
003_ES_ADC_Template.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003404  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000160  08003594  08003594  00013594  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080036f4  080036f4  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080036f4  080036f4  000136f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080036fc  080036fc  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080036fc  080036fc  000136fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003700  08003700  00013700  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003704  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          000000d4  20000070  20000070  00020070  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  20000144  20000144  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c9f6  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001f10  00000000  00000000  0002ca96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loc    0000866e  00000000  00000000  0002e9a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000006c0  00000000  00000000  00037018  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00001868  00000000  00000000  000376d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000225dd  00000000  00000000  00038f40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000f992  00000000  00000000  0005b51d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d0e60  00000000  00000000  0006aeaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000050  00000000  00000000  0013bd0f  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000020ac  00000000  00000000  0013bd60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800357c 	.word	0x0800357c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	0800357c 	.word	0x0800357c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <lcd_init>:
	HAL_I2C_Master_Transmit(lcd_config->i2c_handle, lcd_config->Slave_address,(uint8_t *) data_t, 4, 100);
}


// Inistialiserung des Displays
void lcd_init(LCD_Handle_t* lcd_config){
 8000574:	b530      	push	{r4, r5, lr}
 8000576:	4604      	mov	r4, r0
 8000578:	b08d      	sub	sp, #52	; 0x34
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 800057a:	2032      	movs	r0, #50	; 0x32
 800057c:	f000 fcf2 	bl	8000f64 <HAL_Delay>
	data_t[0] = data_u|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 8000580:	79a3      	ldrb	r3, [r4, #6]
 8000582:	00db      	lsls	r3, r3, #3
 8000584:	b2d9      	uxtb	r1, r3
	data_t[1] = data_u|0x00 | (lcd_config->bg << BG_BIT_POSITION);  //en=0, rs=0
 8000586:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 800058a:	b2db      	uxtb	r3, r3
	HAL_I2C_Master_Transmit(lcd_config->i2c_handle, lcd_config->Slave_address,(uint8_t *) data_t, 4, 100);
 800058c:	2564      	movs	r5, #100	; 0x64
	data_t[1] = data_u|0x00 | (lcd_config->bg << BG_BIT_POSITION);  //en=0, rs=0
 800058e:	f88d 302d 	strb.w	r3, [sp, #45]	; 0x2d
	HAL_I2C_Master_Transmit(lcd_config->i2c_handle, lcd_config->Slave_address,(uint8_t *) data_t, 4, 100);
 8000592:	2304      	movs	r3, #4
	data_t[2] = data_l|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 8000594:	ea41 0003 	orr.w	r0, r1, r3
	HAL_I2C_Master_Transmit(lcd_config->i2c_handle, lcd_config->Slave_address,(uint8_t *) data_t, 4, 100);
 8000598:	9500      	str	r5, [sp, #0]
	data_t[0] = data_u|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 800059a:	f041 0234 	orr.w	r2, r1, #52	; 0x34
 800059e:	f88d 202c 	strb.w	r2, [sp, #44]	; 0x2c
	data_t[2] = data_l|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 80005a2:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
	HAL_I2C_Master_Transmit(lcd_config->i2c_handle, lcd_config->Slave_address,(uint8_t *) data_t, 4, 100);
 80005a6:	aa0b      	add	r2, sp, #44	; 0x2c
	data_t[3] = data_l|0x00 | (lcd_config->bg << BG_BIT_POSITION); //en=0, rs=0
 80005a8:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
	HAL_I2C_Master_Transmit(lcd_config->i2c_handle, lcd_config->Slave_address,(uint8_t *) data_t, 4, 100);
 80005ac:	6820      	ldr	r0, [r4, #0]
 80005ae:	88a1      	ldrh	r1, [r4, #4]
 80005b0:	f001 f98e 	bl	80018d0 <HAL_I2C_Master_Transmit>
	lcd_command (lcd_config, 0x30);
	HAL_Delay(5);  // wait for >4.1ms
 80005b4:	2005      	movs	r0, #5
 80005b6:	f000 fcd5 	bl	8000f64 <HAL_Delay>
	data_t[0] = data_u|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 80005ba:	79a3      	ldrb	r3, [r4, #6]
	HAL_I2C_Master_Transmit(lcd_config->i2c_handle, lcd_config->Slave_address,(uint8_t *) data_t, 4, 100);
 80005bc:	9500      	str	r5, [sp, #0]
	data_t[0] = data_u|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 80005be:	00db      	lsls	r3, r3, #3
 80005c0:	b2d9      	uxtb	r1, r3
	data_t[1] = data_u|0x00 | (lcd_config->bg << BG_BIT_POSITION);  //en=0, rs=0
 80005c2:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80005c6:	b2db      	uxtb	r3, r3
 80005c8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
	HAL_I2C_Master_Transmit(lcd_config->i2c_handle, lcd_config->Slave_address,(uint8_t *) data_t, 4, 100);
 80005cc:	2304      	movs	r3, #4
	data_t[2] = data_l|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 80005ce:	ea41 0003 	orr.w	r0, r1, r3
	data_t[0] = data_u|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 80005d2:	f041 0234 	orr.w	r2, r1, #52	; 0x34
 80005d6:	f88d 2028 	strb.w	r2, [sp, #40]	; 0x28
	data_t[2] = data_l|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 80005da:	f88d 002a 	strb.w	r0, [sp, #42]	; 0x2a
	HAL_I2C_Master_Transmit(lcd_config->i2c_handle, lcd_config->Slave_address,(uint8_t *) data_t, 4, 100);
 80005de:	aa0a      	add	r2, sp, #40	; 0x28
	data_t[3] = data_l|0x00 | (lcd_config->bg << BG_BIT_POSITION); //en=0, rs=0
 80005e0:	f88d 102b 	strb.w	r1, [sp, #43]	; 0x2b
	HAL_I2C_Master_Transmit(lcd_config->i2c_handle, lcd_config->Slave_address,(uint8_t *) data_t, 4, 100);
 80005e4:	6820      	ldr	r0, [r4, #0]
 80005e6:	88a1      	ldrh	r1, [r4, #4]
 80005e8:	f001 f972 	bl	80018d0 <HAL_I2C_Master_Transmit>
	lcd_command (lcd_config, 0x30);
	HAL_Delay(1);  // wait for >100us
 80005ec:	2001      	movs	r0, #1
 80005ee:	f000 fcb9 	bl	8000f64 <HAL_Delay>
	data_t[0] = data_u|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 80005f2:	79a3      	ldrb	r3, [r4, #6]
	HAL_I2C_Master_Transmit(lcd_config->i2c_handle, lcd_config->Slave_address,(uint8_t *) data_t, 4, 100);
 80005f4:	9500      	str	r5, [sp, #0]
	data_t[0] = data_u|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 80005f6:	00db      	lsls	r3, r3, #3
 80005f8:	b2d9      	uxtb	r1, r3
	data_t[1] = data_u|0x00 | (lcd_config->bg << BG_BIT_POSITION);  //en=0, rs=0
 80005fa:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80005fe:	b2db      	uxtb	r3, r3
 8000600:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
	HAL_I2C_Master_Transmit(lcd_config->i2c_handle, lcd_config->Slave_address,(uint8_t *) data_t, 4, 100);
 8000604:	2304      	movs	r3, #4
	data_t[2] = data_l|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 8000606:	ea41 0003 	orr.w	r0, r1, r3
	data_t[0] = data_u|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 800060a:	f041 0234 	orr.w	r2, r1, #52	; 0x34
 800060e:	f88d 2024 	strb.w	r2, [sp, #36]	; 0x24
	data_t[2] = data_l|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 8000612:	f88d 0026 	strb.w	r0, [sp, #38]	; 0x26
	HAL_I2C_Master_Transmit(lcd_config->i2c_handle, lcd_config->Slave_address,(uint8_t *) data_t, 4, 100);
 8000616:	aa09      	add	r2, sp, #36	; 0x24
	data_t[3] = data_l|0x00 | (lcd_config->bg << BG_BIT_POSITION); //en=0, rs=0
 8000618:	f88d 1027 	strb.w	r1, [sp, #39]	; 0x27
	HAL_I2C_Master_Transmit(lcd_config->i2c_handle, lcd_config->Slave_address,(uint8_t *) data_t, 4, 100);
 800061c:	6820      	ldr	r0, [r4, #0]
 800061e:	88a1      	ldrh	r1, [r4, #4]
 8000620:	f001 f956 	bl	80018d0 <HAL_I2C_Master_Transmit>
	lcd_command (lcd_config, 0x30);
	HAL_Delay(10);
 8000624:	200a      	movs	r0, #10
 8000626:	f000 fc9d 	bl	8000f64 <HAL_Delay>
	data_t[0] = data_u|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 800062a:	79a3      	ldrb	r3, [r4, #6]
	HAL_I2C_Master_Transmit(lcd_config->i2c_handle, lcd_config->Slave_address,(uint8_t *) data_t, 4, 100);
 800062c:	9500      	str	r5, [sp, #0]
	data_t[0] = data_u|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 800062e:	00db      	lsls	r3, r3, #3
 8000630:	b2d9      	uxtb	r1, r3
	data_t[1] = data_u|0x00 | (lcd_config->bg << BG_BIT_POSITION);  //en=0, rs=0
 8000632:	f043 0320 	orr.w	r3, r3, #32
 8000636:	b2db      	uxtb	r3, r3
 8000638:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
	HAL_I2C_Master_Transmit(lcd_config->i2c_handle, lcd_config->Slave_address,(uint8_t *) data_t, 4, 100);
 800063c:	2304      	movs	r3, #4
	data_t[2] = data_l|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 800063e:	ea41 0003 	orr.w	r0, r1, r3
	data_t[0] = data_u|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 8000642:	f041 0224 	orr.w	r2, r1, #36	; 0x24
 8000646:	f88d 2020 	strb.w	r2, [sp, #32]
	data_t[2] = data_l|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 800064a:	f88d 0022 	strb.w	r0, [sp, #34]	; 0x22
	HAL_I2C_Master_Transmit(lcd_config->i2c_handle, lcd_config->Slave_address,(uint8_t *) data_t, 4, 100);
 800064e:	aa08      	add	r2, sp, #32
	data_t[3] = data_l|0x00 | (lcd_config->bg << BG_BIT_POSITION); //en=0, rs=0
 8000650:	f88d 1023 	strb.w	r1, [sp, #35]	; 0x23
	HAL_I2C_Master_Transmit(lcd_config->i2c_handle, lcd_config->Slave_address,(uint8_t *) data_t, 4, 100);
 8000654:	6820      	ldr	r0, [r4, #0]
 8000656:	88a1      	ldrh	r1, [r4, #4]
 8000658:	f001 f93a 	bl	80018d0 <HAL_I2C_Master_Transmit>
	lcd_command (lcd_config,0x20);  // 4bit mode
	HAL_Delay(10);
 800065c:	200a      	movs	r0, #10
 800065e:	f000 fc81 	bl	8000f64 <HAL_Delay>
	HAL_Delay(100);  // wait for >40ms
 8000662:	4628      	mov	r0, r5
 8000664:	f000 fc7e 	bl	8000f64 <HAL_Delay>
	data_t[0] = data_u|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 8000668:	79a3      	ldrb	r3, [r4, #6]
 800066a:	00db      	lsls	r3, r3, #3
	data_t[1] = data_u|0x00 | (lcd_config->bg << BG_BIT_POSITION);  //en=0, rs=0
 800066c:	b25a      	sxtb	r2, r3
 800066e:	f042 0120 	orr.w	r1, r2, #32
	data_t[3] = data_l|0x00 | (lcd_config->bg << BG_BIT_POSITION); //en=0, rs=0
 8000672:	f062 027f 	orn	r2, r2, #127	; 0x7f
	data_t[0] = data_u|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 8000676:	b2db      	uxtb	r3, r3
	data_t[3] = data_l|0x00 | (lcd_config->bg << BG_BIT_POSITION); //en=0, rs=0
 8000678:	b2d2      	uxtb	r2, r2
	data_t[0] = data_u|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 800067a:	f043 0024 	orr.w	r0, r3, #36	; 0x24
	data_t[1] = data_u|0x00 | (lcd_config->bg << BG_BIT_POSITION);  //en=0, rs=0
 800067e:	b2c9      	uxtb	r1, r1
	data_t[2] = data_l|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 8000680:	f063 037b 	orn	r3, r3, #123	; 0x7b
		assert( (data_t[i] & 1 << 1)  == 0);
 8000684:	0795      	lsls	r5, r2, #30
	data_t[0] = data_u|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 8000686:	f88d 001c 	strb.w	r0, [sp, #28]
	data_t[1] = data_u|0x00 | (lcd_config->bg << BG_BIT_POSITION);  //en=0, rs=0
 800068a:	f88d 101d 	strb.w	r1, [sp, #29]
	data_t[2] = data_l|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 800068e:	f88d 301e 	strb.w	r3, [sp, #30]
	data_t[3] = data_l|0x00 | (lcd_config->bg << BG_BIT_POSITION); //en=0, rs=0
 8000692:	f88d 201f 	strb.w	r2, [sp, #31]
		assert( (data_t[i] & 1 << 1)  == 0);
 8000696:	f100 8082 	bmi.w	800079e <lcd_init+0x22a>
	HAL_I2C_Master_Transmit(lcd_config->i2c_handle, lcd_config->Slave_address,(uint8_t *) data_t, 4, 100);
 800069a:	2564      	movs	r5, #100	; 0x64
 800069c:	88a1      	ldrh	r1, [r4, #4]
 800069e:	9500      	str	r5, [sp, #0]
 80006a0:	2304      	movs	r3, #4
 80006a2:	aa07      	add	r2, sp, #28
 80006a4:	6820      	ldr	r0, [r4, #0]
 80006a6:	f001 f913 	bl	80018d0 <HAL_I2C_Master_Transmit>

	// dislay initialisation
	lcd_command(lcd_config, CMD_LCD_SET_4BIT_2LINE);
	HAL_Delay(100);
 80006aa:	4628      	mov	r0, r5
 80006ac:	f000 fc5a 	bl	8000f64 <HAL_Delay>
	data_t[0] = data_u|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 80006b0:	79a3      	ldrb	r3, [r4, #6]
 80006b2:	00db      	lsls	r3, r3, #3
 80006b4:	b2da      	uxtb	r2, r3
	data_t[3] = data_l|0x00 | (lcd_config->bg << BG_BIT_POSITION); //en=0, rs=0
 80006b6:	f063 030f 	orn	r3, r3, #15
	data_t[0] = data_u|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 80006ba:	f042 0104 	orr.w	r1, r2, #4
	data_t[3] = data_l|0x00 | (lcd_config->bg << BG_BIT_POSITION); //en=0, rs=0
 80006be:	b2db      	uxtb	r3, r3
	data_t[0] = data_u|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 80006c0:	f88d 1018 	strb.w	r1, [sp, #24]
		assert( (data_t[i] & 1 << 1)  == 0);
 80006c4:	0798      	lsls	r0, r3, #30
	data_t[2] = data_l|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 80006c6:	f062 010b 	orn	r1, r2, #11
	data_t[1] = data_u|0x00 | (lcd_config->bg << BG_BIT_POSITION);  //en=0, rs=0
 80006ca:	f88d 2019 	strb.w	r2, [sp, #25]
	data_t[2] = data_l|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 80006ce:	f88d 101a 	strb.w	r1, [sp, #26]
	data_t[3] = data_l|0x00 | (lcd_config->bg << BG_BIT_POSITION); //en=0, rs=0
 80006d2:	f88d 301b 	strb.w	r3, [sp, #27]
		assert( (data_t[i] & 1 << 1)  == 0);
 80006d6:	d462      	bmi.n	800079e <lcd_init+0x22a>
	HAL_I2C_Master_Transmit(lcd_config->i2c_handle, lcd_config->Slave_address,(uint8_t *) data_t, 4, 100);
 80006d8:	88a1      	ldrh	r1, [r4, #4]
 80006da:	9500      	str	r5, [sp, #0]
 80006dc:	2304      	movs	r3, #4
 80006de:	aa06      	add	r2, sp, #24
 80006e0:	6820      	ldr	r0, [r4, #0]
 80006e2:	f001 f8f5 	bl	80018d0 <HAL_I2C_Master_Transmit>
	lcd_command (lcd_config, CMD_LCD_CONTROL_ON);
	HAL_Delay(100);
 80006e6:	4628      	mov	r0, r5
 80006e8:	f000 fc3c 	bl	8000f64 <HAL_Delay>
	data_t[0] = data_u|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 80006ec:	79a3      	ldrb	r3, [r4, #6]
 80006ee:	00db      	lsls	r3, r3, #3
 80006f0:	b2da      	uxtb	r2, r3
 80006f2:	f042 0104 	orr.w	r1, r2, #4
	data_t[3] = data_l|0x00 | (lcd_config->bg << BG_BIT_POSITION); //en=0, rs=0
 80006f6:	f043 0310 	orr.w	r3, r3, #16
 80006fa:	b2db      	uxtb	r3, r3
	data_t[0] = data_u|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 80006fc:	f88d 1014 	strb.w	r1, [sp, #20]
	data_t[2] = data_l|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 8000700:	f042 0114 	orr.w	r1, r2, #20
 8000704:	f88d 1016 	strb.w	r1, [sp, #22]
		assert( (data_t[i] & 1 << 1)  == 0);
 8000708:	0799      	lsls	r1, r3, #30
	data_t[1] = data_u|0x00 | (lcd_config->bg << BG_BIT_POSITION);  //en=0, rs=0
 800070a:	f88d 2015 	strb.w	r2, [sp, #21]
	data_t[3] = data_l|0x00 | (lcd_config->bg << BG_BIT_POSITION); //en=0, rs=0
 800070e:	f88d 3017 	strb.w	r3, [sp, #23]
		assert( (data_t[i] & 1 << 1)  == 0);
 8000712:	d444      	bmi.n	800079e <lcd_init+0x22a>
	HAL_I2C_Master_Transmit(lcd_config->i2c_handle, lcd_config->Slave_address,(uint8_t *) data_t, 4, 100);
 8000714:	88a1      	ldrh	r1, [r4, #4]
 8000716:	9500      	str	r5, [sp, #0]
 8000718:	2304      	movs	r3, #4
 800071a:	aa05      	add	r2, sp, #20
 800071c:	6820      	ldr	r0, [r4, #0]
 800071e:	f001 f8d7 	bl	80018d0 <HAL_I2C_Master_Transmit>
	lcd_command (lcd_config, CMD_LCD_CLEAR);
	HAL_Delay(100);
 8000722:	4628      	mov	r0, r5
 8000724:	f000 fc1e 	bl	8000f64 <HAL_Delay>
	data_t[0] = data_u|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 8000728:	79a3      	ldrb	r3, [r4, #6]
 800072a:	00db      	lsls	r3, r3, #3
 800072c:	b2da      	uxtb	r2, r3
	data_t[3] = data_l|0x00 | (lcd_config->bg << BG_BIT_POSITION); //en=0, rs=0
 800072e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
	data_t[0] = data_u|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 8000732:	f042 0104 	orr.w	r1, r2, #4
	data_t[3] = data_l|0x00 | (lcd_config->bg << BG_BIT_POSITION); //en=0, rs=0
 8000736:	b2db      	uxtb	r3, r3
	data_t[0] = data_u|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 8000738:	f88d 1010 	strb.w	r1, [sp, #16]
	data_t[1] = data_u|0x00 | (lcd_config->bg << BG_BIT_POSITION);  //en=0, rs=0
 800073c:	f88d 2011 	strb.w	r2, [sp, #17]
	data_t[2] = data_l|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 8000740:	ea42 0105 	orr.w	r1, r2, r5
		assert( (data_t[i] & 1 << 1)  == 0);
 8000744:	079a      	lsls	r2, r3, #30
	data_t[2] = data_l|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 8000746:	f88d 1012 	strb.w	r1, [sp, #18]
	data_t[3] = data_l|0x00 | (lcd_config->bg << BG_BIT_POSITION); //en=0, rs=0
 800074a:	f88d 3013 	strb.w	r3, [sp, #19]
		assert( (data_t[i] & 1 << 1)  == 0);
 800074e:	d426      	bmi.n	800079e <lcd_init+0x22a>
	HAL_I2C_Master_Transmit(lcd_config->i2c_handle, lcd_config->Slave_address,(uint8_t *) data_t, 4, 100);
 8000750:	88a1      	ldrh	r1, [r4, #4]
 8000752:	9500      	str	r5, [sp, #0]
 8000754:	2304      	movs	r3, #4
 8000756:	aa04      	add	r2, sp, #16
 8000758:	6820      	ldr	r0, [r4, #0]
 800075a:	f001 f8b9 	bl	80018d0 <HAL_I2C_Master_Transmit>
	lcd_command (lcd_config, CMD_LCD_ENTRY_MODE_INC);
	HAL_Delay(100);
 800075e:	4628      	mov	r0, r5
 8000760:	f000 fc00 	bl	8000f64 <HAL_Delay>
	data_t[0] = data_u|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 8000764:	79a3      	ldrb	r3, [r4, #6]
 8000766:	00db      	lsls	r3, r3, #3
 8000768:	b2da      	uxtb	r2, r3
	data_t[3] = data_l|0x00 | (lcd_config->bg << BG_BIT_POSITION); //en=0, rs=0
 800076a:	f063 030f 	orn	r3, r3, #15
 800076e:	b2db      	uxtb	r3, r3
	data_t[0] = data_u|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 8000770:	f042 0004 	orr.w	r0, r2, #4
	data_t[2] = data_l|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 8000774:	f062 010b 	orn	r1, r2, #11
	data_t[3] = data_l|0x00 | (lcd_config->bg << BG_BIT_POSITION); //en=0, rs=0
 8000778:	f88d 300f 	strb.w	r3, [sp, #15]
		assert( (data_t[i] & 1 << 1)  == 0);
 800077c:	079b      	lsls	r3, r3, #30
	data_t[0] = data_u|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 800077e:	f88d 000c 	strb.w	r0, [sp, #12]
	data_t[1] = data_u|0x00 | (lcd_config->bg << BG_BIT_POSITION);  //en=0, rs=0
 8000782:	f88d 200d 	strb.w	r2, [sp, #13]
	data_t[2] = data_l|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 8000786:	f88d 100e 	strb.w	r1, [sp, #14]
		assert( (data_t[i] & 1 << 1)  == 0);
 800078a:	d408      	bmi.n	800079e <lcd_init+0x22a>
	HAL_I2C_Master_Transmit(lcd_config->i2c_handle, lcd_config->Slave_address,(uint8_t *) data_t, 4, 100);
 800078c:	88a1      	ldrh	r1, [r4, #4]
 800078e:	6820      	ldr	r0, [r4, #0]
 8000790:	9500      	str	r5, [sp, #0]
 8000792:	2304      	movs	r3, #4
 8000794:	aa03      	add	r2, sp, #12
 8000796:	f001 f89b 	bl	80018d0 <HAL_I2C_Master_Transmit>
	lcd_command (lcd_config, CMD_LCD_CONTROL_ON);
}
 800079a:	b00d      	add	sp, #52	; 0x34
 800079c:	bd30      	pop	{r4, r5, pc}
		assert( (data_t[i] & 1 << 1)  == 0);
 800079e:	4b03      	ldr	r3, [pc, #12]	; (80007ac <lcd_init+0x238>)
 80007a0:	4a03      	ldr	r2, [pc, #12]	; (80007b0 <lcd_init+0x23c>)
 80007a2:	4804      	ldr	r0, [pc, #16]	; (80007b4 <lcd_init+0x240>)
 80007a4:	2112      	movs	r1, #18
 80007a6:	f001 fceb 	bl	8002180 <__assert_func>
 80007aa:	bf00      	nop
 80007ac:	080035b8 	.word	0x080035b8
 80007b0:	080035f0 	.word	0x080035f0
 80007b4:	080035d4 	.word	0x080035d4

080007b8 <printText>:



void printText(LCD_Handle_t* lcd_config, char *Text, uint32_t delayvalue){
 80007b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	data_t[0] = data_u|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 80007bc:	7984      	ldrb	r4, [r0, #6]
 80007be:	00e4      	lsls	r4, r4, #3
void printText(LCD_Handle_t* lcd_config, char *Text, uint32_t delayvalue){
 80007c0:	b084      	sub	sp, #16
	data_t[0] = data_u|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 80007c2:	b2e3      	uxtb	r3, r4
	data_t[3] = data_l|0x00 | (lcd_config->bg << BG_BIT_POSITION); //en=0, rs=0
 80007c4:	f044 0410 	orr.w	r4, r4, #16
 80007c8:	b2e4      	uxtb	r4, r4
	data_t[1] = data_u|0x00 | (lcd_config->bg << BG_BIT_POSITION);  //en=0, rs=0
 80007ca:	f88d 300d 	strb.w	r3, [sp, #13]
	data_t[3] = data_l|0x00 | (lcd_config->bg << BG_BIT_POSITION); //en=0, rs=0
 80007ce:	f88d 400f 	strb.w	r4, [sp, #15]
void printText(LCD_Handle_t* lcd_config, char *Text, uint32_t delayvalue){
 80007d2:	4617      	mov	r7, r2
		assert( (data_t[i] & 1 << 1)  == 0);
 80007d4:	f014 0402 	ands.w	r4, r4, #2
	data_t[0] = data_u|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 80007d8:	f043 0204 	orr.w	r2, r3, #4
	data_t[2] = data_l|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 80007dc:	f043 0314 	orr.w	r3, r3, #20
	data_t[0] = data_u|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 80007e0:	f88d 200c 	strb.w	r2, [sp, #12]
	data_t[2] = data_l|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 80007e4:	f88d 300e 	strb.w	r3, [sp, #14]
		assert( (data_t[i] & 1 << 1)  == 0);
 80007e8:	d161      	bne.n	80008ae <printText+0xf6>
	HAL_I2C_Master_Transmit(lcd_config->i2c_handle, lcd_config->Slave_address,(uint8_t *) data_t, 4, 100);
 80007ea:	f04f 0864 	mov.w	r8, #100	; 0x64
 80007ee:	f8cd 8000 	str.w	r8, [sp]
 80007f2:	aa03      	add	r2, sp, #12
 80007f4:	460e      	mov	r6, r1
 80007f6:	2304      	movs	r3, #4
 80007f8:	8881      	ldrh	r1, [r0, #4]
 80007fa:	4605      	mov	r5, r0
 80007fc:	6800      	ldr	r0, [r0, #0]
 80007fe:	f001 f867 	bl	80018d0 <HAL_I2C_Master_Transmit>
	lcd_command(lcd_config, CMD_LCD_CLEAR);
	HAL_Delay(delayvalue);
 8000802:	4638      	mov	r0, r7
 8000804:	f000 fbae 	bl	8000f64 <HAL_Delay>
	// Print a text to the display
	char *tmp = Text;
	uint8_t counter = 0;

	while(*tmp != '\0')
 8000808:	7832      	ldrb	r2, [r6, #0]
 800080a:	b35a      	cbz	r2, 8000864 <printText+0xac>
	data_t[0] = data_u|0x05| (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=1
 800080c:	79ab      	ldrb	r3, [r5, #6]
	HAL_I2C_Master_Transmit(lcd_config->i2c_handle, lcd_config->Slave_address,(uint8_t *) data_t, 4, 100);
 800080e:	6828      	ldr	r0, [r5, #0]
	data_t[0] = data_u|0x05| (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=1
 8000810:	00db      	lsls	r3, r3, #3
 8000812:	b2db      	uxtb	r3, r3
	data_u = (letter&0xf0);
 8000814:	f022 010f 	bic.w	r1, r2, #15
	data_t[2] = data_l|0x05| (lcd_config->bg << BG_BIT_POSITION); //en=1, rs=1
 8000818:	ea43 1202 	orr.w	r2, r3, r2, lsl #4
 800081c:	b2d2      	uxtb	r2, r2
	data_t[0] = data_u|0x05| (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=1
 800081e:	430b      	orrs	r3, r1
	data_t[1] = data_u|0x01| (lcd_config->bg << BG_BIT_POSITION); //en=0, rs=1
 8000820:	f043 0c01 	orr.w	ip, r3, #1
	data_t[3] = data_l|0x01| (lcd_config->bg << BG_BIT_POSITION);  //en=0, rs=1
 8000824:	f042 0e01 	orr.w	lr, r2, #1
	HAL_I2C_Master_Transmit(lcd_config->i2c_handle, lcd_config->Slave_address,(uint8_t *) data_t, 4, 100);
 8000828:	88a9      	ldrh	r1, [r5, #4]
 800082a:	f8cd 8000 	str.w	r8, [sp]
	data_t[0] = data_u|0x05| (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=1
 800082e:	f043 0a05 	orr.w	sl, r3, #5
	data_t[2] = data_l|0x05| (lcd_config->bg << BG_BIT_POSITION); //en=1, rs=1
 8000832:	f042 0905 	orr.w	r9, r2, #5
	HAL_I2C_Master_Transmit(lcd_config->i2c_handle, lcd_config->Slave_address,(uint8_t *) data_t, 4, 100);
 8000836:	2304      	movs	r3, #4
 8000838:	aa03      	add	r2, sp, #12
	{
		printLetter(lcd_config, *tmp);
		tmp++;
		counter++;
 800083a:	3401      	adds	r4, #1
	data_t[1] = data_u|0x01| (lcd_config->bg << BG_BIT_POSITION); //en=0, rs=1
 800083c:	f88d c00d 	strb.w	ip, [sp, #13]
	data_t[3] = data_l|0x01| (lcd_config->bg << BG_BIT_POSITION);  //en=0, rs=1
 8000840:	f88d e00f 	strb.w	lr, [sp, #15]
	data_t[0] = data_u|0x05| (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=1
 8000844:	f88d a00c 	strb.w	sl, [sp, #12]
	data_t[2] = data_l|0x05| (lcd_config->bg << BG_BIT_POSITION); //en=1, rs=1
 8000848:	f88d 900e 	strb.w	r9, [sp, #14]
		counter++;
 800084c:	b2e4      	uxtb	r4, r4
	HAL_I2C_Master_Transmit(lcd_config->i2c_handle, lcd_config->Slave_address,(uint8_t *) data_t, 4, 100);
 800084e:	f001 f83f 	bl	80018d0 <HAL_I2C_Master_Transmit>
		HAL_Delay(delayvalue);
 8000852:	4638      	mov	r0, r7
 8000854:	f000 fb86 	bl	8000f64 <HAL_Delay>
		if(counter >= 16)
 8000858:	2c0f      	cmp	r4, #15
 800085a:	d806      	bhi.n	800086a <printText+0xb2>
	while(*tmp != '\0')
 800085c:	f816 2f01 	ldrb.w	r2, [r6, #1]!
 8000860:	2a00      	cmp	r2, #0
 8000862:	d1d3      	bne.n	800080c <printText+0x54>
			lcd_command(lcd_config, CMD_LCD_SET_SECOND_LINE);
			HAL_Delay(delayvalue);
			counter = 0;
		}
	}
}
 8000864:	b004      	add	sp, #16
 8000866:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	data_t[0] = data_u|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 800086a:	79ab      	ldrb	r3, [r5, #6]
	HAL_I2C_Master_Transmit(lcd_config->i2c_handle, lcd_config->Slave_address,(uint8_t *) data_t, 4, 100);
 800086c:	88a9      	ldrh	r1, [r5, #4]
 800086e:	f8cd 8000 	str.w	r8, [sp]
	data_t[0] = data_u|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 8000872:	00db      	lsls	r3, r3, #3
 8000874:	b2d8      	uxtb	r0, r3
 8000876:	f060 023b 	orn	r2, r0, #59	; 0x3b
	data_t[1] = data_u|0x00 | (lcd_config->bg << BG_BIT_POSITION);  //en=0, rs=0
 800087a:	f063 033f 	orn	r3, r3, #63	; 0x3f
	data_t[2] = data_l|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 800087e:	f040 0404 	orr.w	r4, r0, #4
	data_t[0] = data_u|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 8000882:	f88d 200c 	strb.w	r2, [sp, #12]
	data_t[1] = data_u|0x00 | (lcd_config->bg << BG_BIT_POSITION);  //en=0, rs=0
 8000886:	f88d 300d 	strb.w	r3, [sp, #13]
	HAL_I2C_Master_Transmit(lcd_config->i2c_handle, lcd_config->Slave_address,(uint8_t *) data_t, 4, 100);
 800088a:	aa03      	add	r2, sp, #12
 800088c:	2304      	movs	r3, #4
	data_t[3] = data_l|0x00 | (lcd_config->bg << BG_BIT_POSITION); //en=0, rs=0
 800088e:	f88d 000f 	strb.w	r0, [sp, #15]
	HAL_I2C_Master_Transmit(lcd_config->i2c_handle, lcd_config->Slave_address,(uint8_t *) data_t, 4, 100);
 8000892:	6828      	ldr	r0, [r5, #0]
	data_t[2] = data_l|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 8000894:	f88d 400e 	strb.w	r4, [sp, #14]
	HAL_I2C_Master_Transmit(lcd_config->i2c_handle, lcd_config->Slave_address,(uint8_t *) data_t, 4, 100);
 8000898:	f001 f81a 	bl	80018d0 <HAL_I2C_Master_Transmit>
			HAL_Delay(delayvalue);
 800089c:	4638      	mov	r0, r7
 800089e:	f000 fb61 	bl	8000f64 <HAL_Delay>
	while(*tmp != '\0')
 80008a2:	f816 2f01 	ldrb.w	r2, [r6, #1]!
 80008a6:	2a00      	cmp	r2, #0
 80008a8:	d0dc      	beq.n	8000864 <printText+0xac>
			counter = 0;
 80008aa:	2400      	movs	r4, #0
 80008ac:	e7ae      	b.n	800080c <printText+0x54>
		assert( (data_t[i] & 1 << 1)  == 0);
 80008ae:	4b03      	ldr	r3, [pc, #12]	; (80008bc <printText+0x104>)
 80008b0:	4a03      	ldr	r2, [pc, #12]	; (80008c0 <printText+0x108>)
 80008b2:	4804      	ldr	r0, [pc, #16]	; (80008c4 <printText+0x10c>)
 80008b4:	2112      	movs	r1, #18
 80008b6:	f001 fc63 	bl	8002180 <__assert_func>
 80008ba:	bf00      	nop
 80008bc:	080035b8 	.word	0x080035b8
 80008c0:	080035f0 	.word	0x080035f0
 80008c4:	080035d4 	.word	0x080035d4

080008c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008c8:	b510      	push	{r4, lr}
 80008ca:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008cc:	222c      	movs	r2, #44	; 0x2c
 80008ce:	2100      	movs	r1, #0
 80008d0:	a809      	add	r0, sp, #36	; 0x24
 80008d2:	f001 fcaf 	bl	8002234 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008d6:	2300      	movs	r3, #0
 80008d8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80008dc:	e9cd 3304 	strd	r3, r3, [sp, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008e0:	491f      	ldr	r1, [pc, #124]	; (8000960 <SystemClock_Config+0x98>)
 80008e2:	9300      	str	r3, [sp, #0]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008e4:	9306      	str	r3, [sp, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008e6:	6c08      	ldr	r0, [r1, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80008e8:	4a1e      	ldr	r2, [pc, #120]	; (8000964 <SystemClock_Config+0x9c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 80008ea:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 80008ee:	6408      	str	r0, [r1, #64]	; 0x40
 80008f0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80008f2:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 80008f6:	9100      	str	r1, [sp, #0]
 80008f8:	9900      	ldr	r1, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80008fa:	9301      	str	r3, [sp, #4]
 80008fc:	6811      	ldr	r1, [r2, #0]
 80008fe:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8000902:	6011      	str	r1, [r2, #0]
 8000904:	6812      	ldr	r2, [r2, #0]
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000906:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000908:	2002      	movs	r0, #2
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800090a:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800090e:	9201      	str	r2, [sp, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000910:	9008      	str	r0, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000912:	2101      	movs	r1, #1
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000914:	2210      	movs	r2, #16
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000916:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000918:	e9cd 120b 	strd	r1, r2, [sp, #44]	; 0x2c
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800091c:	9c01      	ldr	r4, [sp, #4]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800091e:	f001 f969 	bl	8001bf4 <HAL_RCC_OscConfig>
 8000922:	b108      	cbz	r0, 8000928 <SystemClock_Config+0x60>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000924:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000926:	e7fe      	b.n	8000926 <SystemClock_Config+0x5e>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000928:	ed9f 7b09 	vldr	d7, [pc, #36]	; 8000950 <SystemClock_Config+0x88>
 800092c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8000930:	ed9f 7b09 	vldr	d7, [pc, #36]	; 8000958 <SystemClock_Config+0x90>
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000934:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000938:	4601      	mov	r1, r0
 800093a:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800093c:	ed8d 7b04 	vstr	d7, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000940:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000942:	f001 fb6f 	bl	8002024 <HAL_RCC_ClockConfig>
 8000946:	b108      	cbz	r0, 800094c <SystemClock_Config+0x84>
 8000948:	b672      	cpsid	i
	while (1)
 800094a:	e7fe      	b.n	800094a <SystemClock_Config+0x82>
}
 800094c:	b014      	add	sp, #80	; 0x50
 800094e:	bd10      	pop	{r4, pc}
 8000950:	0000000f 	.word	0x0000000f
	...
 800095c:	00001400 	.word	0x00001400
 8000960:	40023800 	.word	0x40023800
 8000964:	40007000 	.word	0x40007000

08000968 <main>:
{
 8000968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800096c:	2400      	movs	r4, #0
{
 800096e:	b091      	sub	sp, #68	; 0x44
  HAL_Init();
 8000970:	f000 facc 	bl	8000f0c <HAL_Init>
  SystemClock_Config();
 8000974:	f7ff ffa8 	bl	80008c8 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000978:	e9cd 4408 	strd	r4, r4, [sp, #32]
 800097c:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000980:	4ba9      	ldr	r3, [pc, #676]	; (8000c28 <main+0x2c0>)
 8000982:	9400      	str	r4, [sp, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000984:	940c      	str	r4, [sp, #48]	; 0x30
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000986:	6b19      	ldr	r1, [r3, #48]	; 0x30
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000988:	48a8      	ldr	r0, [pc, #672]	; (8000c2c <main+0x2c4>)
  hi2c1.Instance = I2C1;
 800098a:	4da9      	ldr	r5, [pc, #676]	; (8000c30 <main+0x2c8>)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800098c:	f041 0110 	orr.w	r1, r1, #16
 8000990:	6319      	str	r1, [r3, #48]	; 0x30
 8000992:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000994:	f001 0110 	and.w	r1, r1, #16
 8000998:	9100      	str	r1, [sp, #0]
 800099a:	9900      	ldr	r1, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800099c:	9401      	str	r4, [sp, #4]
 800099e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80009a0:	f041 0104 	orr.w	r1, r1, #4
 80009a4:	6319      	str	r1, [r3, #48]	; 0x30
 80009a6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80009a8:	f001 0104 	and.w	r1, r1, #4
 80009ac:	9101      	str	r1, [sp, #4]
 80009ae:	9901      	ldr	r1, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009b0:	9402      	str	r4, [sp, #8]
 80009b2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80009b4:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 80009b8:	6319      	str	r1, [r3, #48]	; 0x30
 80009ba:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80009bc:	f001 0180 	and.w	r1, r1, #128	; 0x80
 80009c0:	9102      	str	r1, [sp, #8]
 80009c2:	9902      	ldr	r1, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009c4:	9403      	str	r4, [sp, #12]
 80009c6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80009c8:	f041 0101 	orr.w	r1, r1, #1
 80009cc:	6319      	str	r1, [r3, #48]	; 0x30
 80009ce:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80009d0:	f001 0101 	and.w	r1, r1, #1
 80009d4:	9103      	str	r1, [sp, #12]
 80009d6:	9903      	ldr	r1, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009d8:	9404      	str	r4, [sp, #16]
 80009da:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80009dc:	f041 0102 	orr.w	r1, r1, #2
 80009e0:	6319      	str	r1, [r3, #48]	; 0x30
 80009e2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80009e4:	f001 0102 	and.w	r1, r1, #2
 80009e8:	9104      	str	r1, [sp, #16]
 80009ea:	9904      	ldr	r1, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009ec:	9405      	str	r4, [sp, #20]
 80009ee:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80009f0:	f041 0108 	orr.w	r1, r1, #8
 80009f4:	6319      	str	r1, [r3, #48]	; 0x30
 80009f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f8:	f003 0308 	and.w	r3, r3, #8
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80009fc:	4622      	mov	r2, r4
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009fe:	9305      	str	r3, [sp, #20]
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000a00:	2108      	movs	r1, #8
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a02:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000a04:	f000 fe98 	bl	8001738 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000a08:	2201      	movs	r2, #1
 8000a0a:	4611      	mov	r1, r2
 8000a0c:	4889      	ldr	r0, [pc, #548]	; (8000c34 <main+0x2cc>)
 8000a0e:	f000 fe93 	bl	8001738 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000a12:	4889      	ldr	r0, [pc, #548]	; (8000c38 <main+0x2d0>)
 8000a14:	4622      	mov	r2, r4
 8000a16:	f24f 0110 	movw	r1, #61456	; 0xf010
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000a1a:	2600      	movs	r6, #0
 8000a1c:	2700      	movs	r7, #0
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000a1e:	f000 fe8b 	bl	8001738 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000a22:	2208      	movs	r2, #8
 8000a24:	2301      	movs	r3, #1
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000a26:	4881      	ldr	r0, [pc, #516]	; (8000c2c <main+0x2c4>)
 8000a28:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000a2a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8000a2e:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000a32:	f04f 0a01 	mov.w	sl, #1
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000a36:	f000 fd5f 	bl	80014f8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000a3a:	f04f 0b01 	mov.w	fp, #1
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000a3e:	487d      	ldr	r0, [pc, #500]	; (8000c34 <main+0x2cc>)
 8000a40:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000a42:	f04f 0805 	mov.w	r8, #5
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000a46:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
 8000a4a:	e9cd ab08 	strd	sl, fp, [sp, #32]
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000a4e:	f000 fd53 	bl	80014f8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000a52:	2208      	movs	r2, #8
 8000a54:	2302      	movs	r3, #2
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000a56:	4877      	ldr	r0, [pc, #476]	; (8000c34 <main+0x2cc>)
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000a58:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000a5c:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000a5e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8000a62:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000a66:	f000 fd47 	bl	80014f8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = B1_Pin;
 8000a6a:	2201      	movs	r2, #1
 8000a6c:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a70:	4872      	ldr	r0, [pc, #456]	; (8000c3c <main+0x2d4>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a72:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a74:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = B1_Pin;
 8000a76:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000a7a:	f04f 0906 	mov.w	r9, #6
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a7e:	f000 fd3b 	bl	80014f8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000a82:	2210      	movs	r2, #16
 8000a84:	2302      	movs	r3, #2
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000a86:	486d      	ldr	r0, [pc, #436]	; (8000c3c <main+0x2d4>)
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000a88:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000a8c:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000a8e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8000a92:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000a96:	f000 fd2f 	bl	80014f8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000a9a:	22e0      	movs	r2, #224	; 0xe0
 8000a9c:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a9e:	4867      	ldr	r0, [pc, #412]	; (8000c3c <main+0x2d4>)
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000aa0:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aa4:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000aa6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8000aaa:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aae:	f000 fd23 	bl	80014f8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000ab2:	2204      	movs	r2, #4
 8000ab4:	2300      	movs	r3, #0
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000ab6:	4862      	ldr	r0, [pc, #392]	; (8000c40 <main+0x2d8>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab8:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000aba:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000abc:	e9cd 2308 	strd	r2, r3, [sp, #32]
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000ac0:	f000 fd1a 	bl	80014f8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000ac4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000ac8:	2302      	movs	r3, #2
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000aca:	485d      	ldr	r0, [pc, #372]	; (8000c40 <main+0x2d8>)
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000acc:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000ad0:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000ad2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8000ad6:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000ada:	f000 fd0d 	bl	80014f8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000ade:	f24f 0210 	movw	r2, #61456	; 0xf010
 8000ae2:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ae4:	4854      	ldr	r0, [pc, #336]	; (8000c38 <main+0x2d0>)
 8000ae6:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000ae8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8000aec:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000af0:	f000 fd02 	bl	80014f8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000af4:	f44f 52a4 	mov.w	r2, #5248	; 0x1480
 8000af8:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000afa:	484e      	ldr	r0, [pc, #312]	; (8000c34 <main+0x2cc>)
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000afc:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b00:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000b02:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8000b06:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b0a:	f000 fcf5 	bl	80014f8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8000b0e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b12:	2300      	movs	r3, #0
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8000b14:	4849      	ldr	r0, [pc, #292]	; (8000c3c <main+0x2d4>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b16:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8000b18:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8000b1a:	e9cd 2308 	strd	r2, r3, [sp, #32]
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8000b1e:	f000 fceb 	bl	80014f8 <HAL_GPIO_Init>
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000b22:	230a      	movs	r3, #10
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8000b24:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b28:	4844      	ldr	r0, [pc, #272]	; (8000c3c <main+0x2d4>)
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000b2a:	930c      	str	r3, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b2c:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8000b2e:	2302      	movs	r3, #2
 8000b30:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8000b34:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b38:	f000 fcde 	bl	80014f8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000b3c:	2220      	movs	r2, #32
 8000b3e:	2300      	movs	r3, #0
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000b40:	483d      	ldr	r0, [pc, #244]	; (8000c38 <main+0x2d0>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b42:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000b44:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000b46:	e9cd 2308 	strd	r2, r3, [sp, #32]
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000b4a:	f000 fcd5 	bl	80014f8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000b4e:	2202      	movs	r2, #2
 8000b50:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000b54:	4835      	ldr	r0, [pc, #212]	; (8000c2c <main+0x2c4>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b56:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000b58:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000b5a:	e9cd 2308 	strd	r2, r3, [sp, #32]
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000b5e:	f000 fccb 	bl	80014f8 <HAL_GPIO_Init>
  hi2c1.Init.ClockSpeed = 100000;
 8000b62:	4b38      	ldr	r3, [pc, #224]	; (8000c44 <main+0x2dc>)
 8000b64:	4a38      	ldr	r2, [pc, #224]	; (8000c48 <main+0x2e0>)
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b66:	4628      	mov	r0, r5
  hi2c1.Init.ClockSpeed = 100000;
 8000b68:	e9c5 2300 	strd	r2, r3, [r5]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b6c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  hi2c1.Init.OwnAddress1 = 0;
 8000b70:	e9c5 4402 	strd	r4, r4, [r5, #8]
  hi2c1.Init.OwnAddress2 = 0;
 8000b74:	e9c5 4405 	strd	r4, r4, [r5, #20]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b78:	e9c5 4407 	strd	r4, r4, [r5, #28]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b7c:	612b      	str	r3, [r5, #16]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b7e:	f000 fddf 	bl	8001740 <HAL_I2C_Init>
 8000b82:	b108      	cbz	r0, 8000b88 <main+0x220>
 8000b84:	b672      	cpsid	i
	while (1)
 8000b86:	e7fe      	b.n	8000b86 <main+0x21e>
  hadc1.Instance = ADC1;
 8000b88:	4c30      	ldr	r4, [pc, #192]	; (8000c4c <main+0x2e4>)
 8000b8a:	4b31      	ldr	r3, [pc, #196]	; (8000c50 <main+0x2e8>)
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b8c:	4a31      	ldr	r2, [pc, #196]	; (8000c54 <main+0x2ec>)
  hadc1.Instance = ADC1;
 8000b8e:	6023      	str	r3, [r4, #0]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b90:	2300      	movs	r3, #0
  hadc1.Init.NbrOfConversion = 1;
 8000b92:	2601      	movs	r6, #1
  ADC_ChannelConfTypeDef sConfig = {0};
 8000b94:	e9cd 0008 	strd	r0, r0, [sp, #32]
 8000b98:	e9cd 000a 	strd	r0, r0, [sp, #40]	; 0x28
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000b9c:	e9c4 0001 	strd	r0, r0, [r4, #4]
  hadc1.Init.ScanConvMode = DISABLE;
 8000ba0:	6120      	str	r0, [r4, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000ba2:	7620      	strb	r0, [r4, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ba4:	f884 0020 	strb.w	r0, [r4, #32]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ba8:	60e0      	str	r0, [r4, #12]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000baa:	f884 0030 	strb.w	r0, [r4, #48]	; 0x30
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000bae:	e9c4 230a 	strd	r2, r3, [r4, #40]	; 0x28
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000bb2:	4620      	mov	r0, r4
  hadc1.Init.NbrOfConversion = 1;
 8000bb4:	61e6      	str	r6, [r4, #28]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000bb6:	6166      	str	r6, [r4, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000bb8:	f000 f9e6 	bl	8000f88 <HAL_ADC_Init>
 8000bbc:	b108      	cbz	r0, 8000bc2 <main+0x25a>
 8000bbe:	b672      	cpsid	i
	while (1)
 8000bc0:	e7fe      	b.n	8000bc0 <main+0x258>
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000bc2:	900a      	str	r0, [sp, #40]	; 0x28
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bc4:	a908      	add	r1, sp, #32
 8000bc6:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_1;
 8000bc8:	e9cd ab08 	strd	sl, fp, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bcc:	f000 fb7c 	bl	80012c8 <HAL_ADC_ConfigChannel>
 8000bd0:	b108      	cbz	r0, 8000bd6 <main+0x26e>
 8000bd2:	b672      	cpsid	i
	while (1)
 8000bd4:	e7fe      	b.n	8000bd4 <main+0x26c>
	lcd_handle.Slave_address = 0x4E;
 8000bd6:	234e      	movs	r3, #78	; 0x4e
	lcd_init(&lcd_handle);
 8000bd8:	a806      	add	r0, sp, #24
	lcd_handle.Slave_address = 0x4E;
 8000bda:	f8ad 301c 	strh.w	r3, [sp, #28]
	lcd_handle.i2c_handle = &hi2c1;
 8000bde:	9506      	str	r5, [sp, #24]
	lcd_handle.bg = 1;
 8000be0:	f88d 601e 	strb.w	r6, [sp, #30]
	lcd_init(&lcd_handle);
 8000be4:	f7ff fcc6 	bl	8000574 <lcd_init>
	printText(&lcd_handle, text, delayValue);
 8000be8:	491b      	ldr	r1, [pc, #108]	; (8000c58 <main+0x2f0>)
		sprintf(msg, "V1: %hu ", adc_value);
 8000bea:	4d1c      	ldr	r5, [pc, #112]	; (8000c5c <main+0x2f4>)
	printText(&lcd_handle, text, delayValue);
 8000bec:	2264      	movs	r2, #100	; 0x64
 8000bee:	a806      	add	r0, sp, #24
 8000bf0:	f7ff fde2 	bl	80007b8 <printText>
		HAL_ADC_Start(&hadc1);
 8000bf4:	4620      	mov	r0, r4
 8000bf6:	f000 fa75 	bl	80010e4 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000bfa:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000bfe:	4620      	mov	r0, r4
 8000c00:	f000 fb04 	bl	800120c <HAL_ADC_PollForConversion>
		adc_value = HAL_ADC_GetValue(&hadc1);
 8000c04:	4620      	mov	r0, r4
 8000c06:	f000 fb5b 	bl	80012c0 <HAL_ADC_GetValue>
		sprintf(msg, "V1: %hu ", adc_value);
 8000c0a:	4629      	mov	r1, r5
 8000c0c:	b282      	uxth	r2, r0
 8000c0e:	a808      	add	r0, sp, #32
 8000c10:	f001 fe06 	bl	8002820 <siprintf>
		printText(&lcd_handle, msg, 1);
 8000c14:	a806      	add	r0, sp, #24
 8000c16:	2201      	movs	r2, #1
 8000c18:	a908      	add	r1, sp, #32
 8000c1a:	f7ff fdcd 	bl	80007b8 <printText>
		HAL_Delay(500);
 8000c1e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c22:	f000 f99f 	bl	8000f64 <HAL_Delay>
	while (1)
 8000c26:	e7e5      	b.n	8000bf4 <main+0x28c>
 8000c28:	40023800 	.word	0x40023800
 8000c2c:	40021000 	.word	0x40021000
 8000c30:	200000d8 	.word	0x200000d8
 8000c34:	40020800 	.word	0x40020800
 8000c38:	40020c00 	.word	0x40020c00
 8000c3c:	40020000 	.word	0x40020000
 8000c40:	40020400 	.word	0x40020400
 8000c44:	000186a0 	.word	0x000186a0
 8000c48:	40005400 	.word	0x40005400
 8000c4c:	20000090 	.word	0x20000090
 8000c50:	40012000 	.word	0x40012000
 8000c54:	0f000001 	.word	0x0f000001
 8000c58:	08003594 	.word	0x08003594
 8000c5c:	080035fc 	.word	0x080035fc

08000c60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c60:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c62:	4b0d      	ldr	r3, [pc, #52]	; (8000c98 <HAL_MspInit+0x38>)
 8000c64:	2100      	movs	r1, #0
 8000c66:	9100      	str	r1, [sp, #0]
 8000c68:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000c6a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000c6e:	645a      	str	r2, [r3, #68]	; 0x44
 8000c70:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000c72:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8000c76:	9200      	str	r2, [sp, #0]
 8000c78:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c7a:	9101      	str	r1, [sp, #4]
 8000c7c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c7e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000c82:	641a      	str	r2, [r3, #64]	; 0x40
 8000c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c8a:	9301      	str	r3, [sp, #4]
 8000c8c:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000c8e:	2007      	movs	r0, #7
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c90:	b002      	add	sp, #8
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000c92:	f000 bbc7 	b.w	8001424 <HAL_NVIC_SetPriorityGrouping>
 8000c96:	bf00      	nop
 8000c98:	40023800 	.word	0x40023800
 8000c9c:	00000000 	.word	0x00000000

08000ca0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000ca0:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 8000ca2:	4a19      	ldr	r2, [pc, #100]	; (8000d08 <HAL_ADC_MspInit+0x68>)
 8000ca4:	6801      	ldr	r1, [r0, #0]
{
 8000ca6:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca8:	2300      	movs	r3, #0
  if(hadc->Instance==ADC1)
 8000caa:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cac:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8000cb0:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8000cb4:	9306      	str	r3, [sp, #24]
  if(hadc->Instance==ADC1)
 8000cb6:	d002      	beq.n	8000cbe <HAL_ADC_MspInit+0x1e>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000cb8:	b009      	add	sp, #36	; 0x24
 8000cba:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000cbe:	f502 328c 	add.w	r2, r2, #71680	; 0x11800
 8000cc2:	9300      	str	r3, [sp, #0]
 8000cc4:	6c50      	ldr	r0, [r2, #68]	; 0x44
 8000cc6:	f440 7080 	orr.w	r0, r0, #256	; 0x100
 8000cca:	6450      	str	r0, [r2, #68]	; 0x44
 8000ccc:	6c50      	ldr	r0, [r2, #68]	; 0x44
 8000cce:	f400 7080 	and.w	r0, r0, #256	; 0x100
 8000cd2:	9000      	str	r0, [sp, #0]
 8000cd4:	9800      	ldr	r0, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cd6:	9301      	str	r3, [sp, #4]
 8000cd8:	6b13      	ldr	r3, [r2, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cda:	480c      	ldr	r0, [pc, #48]	; (8000d0c <HAL_ADC_MspInit+0x6c>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cdc:	f043 0301 	orr.w	r3, r3, #1
 8000ce0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ce2:	6b13      	ldr	r3, [r2, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000ce4:	ed9f 7b06 	vldr	d7, [pc, #24]	; 8000d00 <HAL_ADC_MspInit+0x60>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ce8:	f003 0301 	and.w	r3, r3, #1
 8000cec:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cee:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000cf0:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cf4:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cf6:	f000 fbff 	bl	80014f8 <HAL_GPIO_Init>
}
 8000cfa:	b009      	add	sp, #36	; 0x24
 8000cfc:	f85d fb04 	ldr.w	pc, [sp], #4
 8000d00:	00000002 	.word	0x00000002
 8000d04:	00000003 	.word	0x00000003
 8000d08:	40012000 	.word	0x40012000
 8000d0c:	40020000 	.word	0x40020000

08000d10 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000d10:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hi2c->Instance==I2C1)
 8000d12:	4b18      	ldr	r3, [pc, #96]	; (8000d74 <HAL_I2C_MspInit+0x64>)
 8000d14:	6802      	ldr	r2, [r0, #0]
{
 8000d16:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d18:	2400      	movs	r4, #0
  if(hi2c->Instance==I2C1)
 8000d1a:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d1c:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8000d20:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8000d24:	9406      	str	r4, [sp, #24]
  if(hi2c->Instance==I2C1)
 8000d26:	d001      	beq.n	8000d2c <HAL_I2C_MspInit+0x1c>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000d28:	b009      	add	sp, #36	; 0x24
 8000d2a:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d2c:	4d12      	ldr	r5, [pc, #72]	; (8000d78 <HAL_I2C_MspInit+0x68>)
 8000d2e:	9400      	str	r4, [sp, #0]
 8000d30:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d32:	4812      	ldr	r0, [pc, #72]	; (8000d7c <HAL_I2C_MspInit+0x6c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d34:	f043 0302 	orr.w	r3, r3, #2
 8000d38:	632b      	str	r3, [r5, #48]	; 0x30
 8000d3a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8000d3c:	f003 0302 	and.w	r3, r3, #2
 8000d40:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000d42:	f44f 7210 	mov.w	r2, #576	; 0x240
 8000d46:	2312      	movs	r3, #18
 8000d48:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d4c:	2301      	movs	r3, #1
 8000d4e:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d50:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000d52:	2304      	movs	r3, #4
 8000d54:	9306      	str	r3, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d56:	9a00      	ldr	r2, [sp, #0]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d58:	f000 fbce 	bl	80014f8 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000d5c:	9401      	str	r4, [sp, #4]
 8000d5e:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8000d60:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000d64:	642b      	str	r3, [r5, #64]	; 0x40
 8000d66:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8000d68:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d6c:	9301      	str	r3, [sp, #4]
 8000d6e:	9b01      	ldr	r3, [sp, #4]
}
 8000d70:	b009      	add	sp, #36	; 0x24
 8000d72:	bd30      	pop	{r4, r5, pc}
 8000d74:	40005400 	.word	0x40005400
 8000d78:	40023800 	.word	0x40023800
 8000d7c:	40020400 	.word	0x40020400

08000d80 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d80:	e7fe      	b.n	8000d80 <NMI_Handler>
 8000d82:	bf00      	nop

08000d84 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d84:	e7fe      	b.n	8000d84 <HardFault_Handler>
 8000d86:	bf00      	nop

08000d88 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d88:	e7fe      	b.n	8000d88 <MemManage_Handler>
 8000d8a:	bf00      	nop

08000d8c <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d8c:	e7fe      	b.n	8000d8c <BusFault_Handler>
 8000d8e:	bf00      	nop

08000d90 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d90:	e7fe      	b.n	8000d90 <UsageFault_Handler>
 8000d92:	bf00      	nop

08000d94 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d94:	4770      	bx	lr
 8000d96:	bf00      	nop

08000d98 <DebugMon_Handler>:
 8000d98:	4770      	bx	lr
 8000d9a:	bf00      	nop

08000d9c <PendSV_Handler>:
 8000d9c:	4770      	bx	lr
 8000d9e:	bf00      	nop

08000da0 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000da0:	f000 b8ce 	b.w	8000f40 <HAL_IncTick>

08000da4 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8000da4:	2001      	movs	r0, #1
 8000da6:	4770      	bx	lr

08000da8 <_kill>:

int _kill(int pid, int sig)
{
 8000da8:	b508      	push	{r3, lr}
	errno = EINVAL;
 8000daa:	f001 fa07 	bl	80021bc <__errno>
 8000dae:	2316      	movs	r3, #22
 8000db0:	6003      	str	r3, [r0, #0]
	return -1;
}
 8000db2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000db6:	bd08      	pop	{r3, pc}

08000db8 <_exit>:

void _exit (int status)
{
 8000db8:	b508      	push	{r3, lr}
	errno = EINVAL;
 8000dba:	f001 f9ff 	bl	80021bc <__errno>
 8000dbe:	2316      	movs	r3, #22
 8000dc0:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 8000dc2:	e7fe      	b.n	8000dc2 <_exit+0xa>

08000dc4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000dc4:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dc6:	1e16      	subs	r6, r2, #0
 8000dc8:	dd07      	ble.n	8000dda <_read+0x16>
 8000dca:	460c      	mov	r4, r1
 8000dcc:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 8000dce:	f3af 8000 	nop.w
 8000dd2:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dd6:	42a5      	cmp	r5, r4
 8000dd8:	d1f9      	bne.n	8000dce <_read+0xa>
	}

return len;
}
 8000dda:	4630      	mov	r0, r6
 8000ddc:	bd70      	pop	{r4, r5, r6, pc}
 8000dde:	bf00      	nop

08000de0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000de0:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000de2:	1e16      	subs	r6, r2, #0
 8000de4:	dd07      	ble.n	8000df6 <_write+0x16>
 8000de6:	460c      	mov	r4, r1
 8000de8:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 8000dea:	f814 0b01 	ldrb.w	r0, [r4], #1
 8000dee:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000df2:	42ac      	cmp	r4, r5
 8000df4:	d1f9      	bne.n	8000dea <_write+0xa>
	}
	return len;
}
 8000df6:	4630      	mov	r0, r6
 8000df8:	bd70      	pop	{r4, r5, r6, pc}
 8000dfa:	bf00      	nop

08000dfc <_close>:

int _close(int file)
{
	return -1;
}
 8000dfc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop

08000e04 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8000e04:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e08:	604b      	str	r3, [r1, #4]
	return 0;
}
 8000e0a:	2000      	movs	r0, #0
 8000e0c:	4770      	bx	lr
 8000e0e:	bf00      	nop

08000e10 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8000e10:	2001      	movs	r0, #1
 8000e12:	4770      	bx	lr

08000e14 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8000e14:	2000      	movs	r0, #0
 8000e16:	4770      	bx	lr

08000e18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e18:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e1a:	4c0c      	ldr	r4, [pc, #48]	; (8000e4c <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e1c:	4b0c      	ldr	r3, [pc, #48]	; (8000e50 <_sbrk+0x38>)
 8000e1e:	490d      	ldr	r1, [pc, #52]	; (8000e54 <_sbrk+0x3c>)
  if (NULL == __sbrk_heap_end)
 8000e20:	6822      	ldr	r2, [r4, #0]
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e22:	1a59      	subs	r1, r3, r1
  if (NULL == __sbrk_heap_end)
 8000e24:	b12a      	cbz	r2, 8000e32 <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e26:	4410      	add	r0, r2
 8000e28:	4288      	cmp	r0, r1
 8000e2a:	d807      	bhi.n	8000e3c <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8000e2c:	6020      	str	r0, [r4, #0]

  return (void *)prev_heap_end;
}
 8000e2e:	4610      	mov	r0, r2
 8000e30:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8000e32:	4a09      	ldr	r2, [pc, #36]	; (8000e58 <_sbrk+0x40>)
 8000e34:	6022      	str	r2, [r4, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8000e36:	4410      	add	r0, r2
 8000e38:	4288      	cmp	r0, r1
 8000e3a:	d9f7      	bls.n	8000e2c <_sbrk+0x14>
    errno = ENOMEM;
 8000e3c:	f001 f9be 	bl	80021bc <__errno>
 8000e40:	230c      	movs	r3, #12
    return (void *)-1;
 8000e42:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    errno = ENOMEM;
 8000e46:	6003      	str	r3, [r0, #0]
}
 8000e48:	4610      	mov	r0, r2
 8000e4a:	bd10      	pop	{r4, pc}
 8000e4c:	2000012c 	.word	0x2000012c
 8000e50:	20020000 	.word	0x20020000
 8000e54:	00000400 	.word	0x00000400
 8000e58:	20000148 	.word	0x20000148

08000e5c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e5c:	4a03      	ldr	r2, [pc, #12]	; (8000e6c <SystemInit+0x10>)
 8000e5e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8000e62:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e66:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e6a:	4770      	bx	lr
 8000e6c:	e000ed00 	.word	0xe000ed00

08000e70 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000e70:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ea8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e74:	480d      	ldr	r0, [pc, #52]	; (8000eac <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000e76:	490e      	ldr	r1, [pc, #56]	; (8000eb0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000e78:	4a0e      	ldr	r2, [pc, #56]	; (8000eb4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000e7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e7c:	e002      	b.n	8000e84 <LoopCopyDataInit>

08000e7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e82:	3304      	adds	r3, #4

08000e84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e88:	d3f9      	bcc.n	8000e7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e8a:	4a0b      	ldr	r2, [pc, #44]	; (8000eb8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000e8c:	4c0b      	ldr	r4, [pc, #44]	; (8000ebc <LoopFillZerobss+0x26>)
  movs r3, #0
 8000e8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e90:	e001      	b.n	8000e96 <LoopFillZerobss>

08000e92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e94:	3204      	adds	r2, #4

08000e96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e98:	d3fb      	bcc.n	8000e92 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000e9a:	f7ff ffdf 	bl	8000e5c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e9e:	f001 f9a5 	bl	80021ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ea2:	f7ff fd61 	bl	8000968 <main>
  bx  lr    
 8000ea6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000ea8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000eac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000eb0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000eb4:	08003704 	.word	0x08003704
  ldr r2, =_sbss
 8000eb8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000ebc:	20000144 	.word	0x20000144

08000ec0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ec0:	e7fe      	b.n	8000ec0 <ADC_IRQHandler>
	...

08000ec4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ec4:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ec6:	4a0e      	ldr	r2, [pc, #56]	; (8000f00 <HAL_InitTick+0x3c>)
 8000ec8:	4b0e      	ldr	r3, [pc, #56]	; (8000f04 <HAL_InitTick+0x40>)
 8000eca:	7812      	ldrb	r2, [r2, #0]
 8000ecc:	681b      	ldr	r3, [r3, #0]
{
 8000ece:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ed0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ed4:	fbb0 f0f2 	udiv	r0, r0, r2
 8000ed8:	fbb3 f0f0 	udiv	r0, r3, r0
 8000edc:	f000 faf2 	bl	80014c4 <HAL_SYSTICK_Config>
 8000ee0:	b908      	cbnz	r0, 8000ee6 <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ee2:	2d0f      	cmp	r5, #15
 8000ee4:	d901      	bls.n	8000eea <HAL_InitTick+0x26>
    return HAL_ERROR;
 8000ee6:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000ee8:	bd38      	pop	{r3, r4, r5, pc}
 8000eea:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000eec:	4602      	mov	r2, r0
 8000eee:	4629      	mov	r1, r5
 8000ef0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ef4:	f000 faa8 	bl	8001448 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ef8:	4b03      	ldr	r3, [pc, #12]	; (8000f08 <HAL_InitTick+0x44>)
 8000efa:	4620      	mov	r0, r4
 8000efc:	601d      	str	r5, [r3, #0]
}
 8000efe:	bd38      	pop	{r3, r4, r5, pc}
 8000f00:	20000004 	.word	0x20000004
 8000f04:	20000000 	.word	0x20000000
 8000f08:	20000008 	.word	0x20000008

08000f0c <HAL_Init>:
{
 8000f0c:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f0e:	4b0b      	ldr	r3, [pc, #44]	; (8000f3c <HAL_Init+0x30>)
 8000f10:	681a      	ldr	r2, [r3, #0]
 8000f12:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000f16:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f18:	681a      	ldr	r2, [r3, #0]
 8000f1a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000f1e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f20:	681a      	ldr	r2, [r3, #0]
 8000f22:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000f26:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f28:	2003      	movs	r0, #3
 8000f2a:	f000 fa7b 	bl	8001424 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f2e:	2000      	movs	r0, #0
 8000f30:	f7ff ffc8 	bl	8000ec4 <HAL_InitTick>
  HAL_MspInit();
 8000f34:	f7ff fe94 	bl	8000c60 <HAL_MspInit>
}
 8000f38:	2000      	movs	r0, #0
 8000f3a:	bd08      	pop	{r3, pc}
 8000f3c:	40023c00 	.word	0x40023c00

08000f40 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000f40:	4a03      	ldr	r2, [pc, #12]	; (8000f50 <HAL_IncTick+0x10>)
 8000f42:	4b04      	ldr	r3, [pc, #16]	; (8000f54 <HAL_IncTick+0x14>)
 8000f44:	6811      	ldr	r1, [r2, #0]
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	440b      	add	r3, r1
 8000f4a:	6013      	str	r3, [r2, #0]
}
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop
 8000f50:	20000130 	.word	0x20000130
 8000f54:	20000004 	.word	0x20000004

08000f58 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000f58:	4b01      	ldr	r3, [pc, #4]	; (8000f60 <HAL_GetTick+0x8>)
 8000f5a:	6818      	ldr	r0, [r3, #0]
}
 8000f5c:	4770      	bx	lr
 8000f5e:	bf00      	nop
 8000f60:	20000130 	.word	0x20000130

08000f64 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f64:	b538      	push	{r3, r4, r5, lr}
 8000f66:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000f68:	f7ff fff6 	bl	8000f58 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f6c:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8000f6e:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8000f70:	d002      	beq.n	8000f78 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f72:	4b04      	ldr	r3, [pc, #16]	; (8000f84 <HAL_Delay+0x20>)
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f78:	f7ff ffee 	bl	8000f58 <HAL_GetTick>
 8000f7c:	1b43      	subs	r3, r0, r5
 8000f7e:	42a3      	cmp	r3, r4
 8000f80:	d3fa      	bcc.n	8000f78 <HAL_Delay+0x14>
  {
  }
}
 8000f82:	bd38      	pop	{r3, r4, r5, pc}
 8000f84:	20000004 	.word	0x20000004

08000f88 <HAL_ADC_Init>:
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000f88:	2800      	cmp	r0, #0
 8000f8a:	f000 809f 	beq.w	80010cc <HAL_ADC_Init+0x144>
{
 8000f8e:	b538      	push	{r3, r4, r5, lr}
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000f90:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8000f92:	4604      	mov	r4, r0
 8000f94:	b13d      	cbz	r5, 8000fa6 <HAL_ADC_Init+0x1e>
    hadc->Lock = HAL_UNLOCKED;
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000f96:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000f98:	06db      	lsls	r3, r3, #27
 8000f9a:	d50c      	bpl.n	8000fb6 <HAL_ADC_Init+0x2e>
  {
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    tmp_hal_status = HAL_ERROR;
 8000fa2:	2001      	movs	r0, #1

  /* Return function status */
  return tmp_hal_status;
}
 8000fa4:	bd38      	pop	{r3, r4, r5, pc}
    HAL_ADC_MspInit(hadc);
 8000fa6:	f7ff fe7b 	bl	8000ca0 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8000faa:	6465      	str	r5, [r4, #68]	; 0x44
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000fac:	6c23      	ldr	r3, [r4, #64]	; 0x40
    hadc->Lock = HAL_UNLOCKED;
 8000fae:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000fb2:	06db      	lsls	r3, r3, #27
 8000fb4:	d4f2      	bmi.n	8000f9c <HAL_ADC_Init+0x14>
    ADC_STATE_CLR_SET(hadc->State,
 8000fb6:	6c23      	ldr	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8000fb8:	4a48      	ldr	r2, [pc, #288]	; (80010dc <HAL_ADC_Init+0x154>)
    ADC_STATE_CLR_SET(hadc->State,
 8000fba:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000fbe:	f023 0302 	bic.w	r3, r3, #2
 8000fc2:	f043 0302 	orr.w	r3, r3, #2
 8000fc6:	6423      	str	r3, [r4, #64]	; 0x40
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8000fc8:	6851      	ldr	r1, [r2, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000fca:	6823      	ldr	r3, [r4, #0]
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8000fcc:	f421 3140 	bic.w	r1, r1, #196608	; 0x30000
 8000fd0:	6051      	str	r1, [r2, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8000fd2:	6851      	ldr	r1, [r2, #4]
 8000fd4:	6860      	ldr	r0, [r4, #4]
 8000fd6:	4301      	orrs	r1, r0
 8000fd8:	6051      	str	r1, [r2, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000fda:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000fdc:	6925      	ldr	r5, [r4, #16]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000fde:	68a0      	ldr	r0, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000fe0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000fe4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000fe6:	6859      	ldr	r1, [r3, #4]
 8000fe8:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
 8000fec:	6059      	str	r1, [r3, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000fee:	6859      	ldr	r1, [r3, #4]
 8000ff0:	f021 7140 	bic.w	r1, r1, #50331648	; 0x3000000
 8000ff4:	6059      	str	r1, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000ff6:	685a      	ldr	r2, [r3, #4]
 8000ff8:	4302      	orrs	r2, r0
 8000ffa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000ffc:	6899      	ldr	r1, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000ffe:	68e0      	ldr	r0, [r4, #12]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001000:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 8001004:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001006:	689a      	ldr	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001008:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800100a:	4302      	orrs	r2, r0
 800100c:	609a      	str	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800100e:	4a34      	ldr	r2, [pc, #208]	; (80010e0 <HAL_ADC_Init+0x158>)
 8001010:	4291      	cmp	r1, r2
 8001012:	d052      	beq.n	80010ba <HAL_ADC_Init+0x132>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001014:	6898      	ldr	r0, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001016:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001018:	f020 6070 	bic.w	r0, r0, #251658240	; 0xf000000
 800101c:	6098      	str	r0, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800101e:	689a      	ldr	r2, [r3, #8]
 8001020:	4311      	orrs	r1, r2
 8001022:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001024:	6899      	ldr	r1, [r3, #8]
 8001026:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 800102a:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800102c:	689a      	ldr	r2, [r3, #8]
 800102e:	432a      	orrs	r2, r5
 8001030:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001032:	689a      	ldr	r2, [r3, #8]
 8001034:	f022 0202 	bic.w	r2, r2, #2
 8001038:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800103a:	689a      	ldr	r2, [r3, #8]
 800103c:	7e21      	ldrb	r1, [r4, #24]
 800103e:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8001042:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001044:	f894 2020 	ldrb.w	r2, [r4, #32]
 8001048:	2a00      	cmp	r2, #0
 800104a:	d041      	beq.n	80010d0 <HAL_ADC_Init+0x148>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800104c:	6859      	ldr	r1, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800104e:	6a62      	ldr	r2, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001050:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8001054:	6059      	str	r1, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001056:	6858      	ldr	r0, [r3, #4]
 8001058:	f420 4060 	bic.w	r0, r0, #57344	; 0xe000
 800105c:	6058      	str	r0, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800105e:	1e51      	subs	r1, r2, #1
 8001060:	685a      	ldr	r2, [r3, #4]
 8001062:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001066:	605a      	str	r2, [r3, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001068:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800106a:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800106c:	6965      	ldr	r5, [r4, #20]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800106e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001072:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001074:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001076:	3901      	subs	r1, #1
 8001078:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 800107c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800107e:	6899      	ldr	r1, [r3, #8]
 8001080:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 8001084:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001086:	6899      	ldr	r1, [r3, #8]
 8001088:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
 800108c:	ea41 2142 	orr.w	r1, r1, r2, lsl #9
 8001090:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001092:	6899      	ldr	r1, [r3, #8]
 8001094:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8001098:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800109a:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 800109c:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800109e:	ea42 2285 	orr.w	r2, r2, r5, lsl #10
 80010a2:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 80010a4:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 80010a6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80010a8:	f023 0303 	bic.w	r3, r3, #3
 80010ac:	f043 0301 	orr.w	r3, r3, #1
 80010b0:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 80010b2:	2300      	movs	r3, #0
 80010b4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 80010b8:	bd38      	pop	{r3, r4, r5, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80010ba:	689a      	ldr	r2, [r3, #8]
 80010bc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80010c0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80010c2:	689a      	ldr	r2, [r3, #8]
 80010c4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80010c8:	609a      	str	r2, [r3, #8]
 80010ca:	e7b2      	b.n	8001032 <HAL_ADC_Init+0xaa>
    return HAL_ERROR;
 80010cc:	2001      	movs	r0, #1
}
 80010ce:	4770      	bx	lr
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80010d0:	685a      	ldr	r2, [r3, #4]
 80010d2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80010d6:	605a      	str	r2, [r3, #4]
 80010d8:	e7c6      	b.n	8001068 <HAL_ADC_Init+0xe0>
 80010da:	bf00      	nop
 80010dc:	40012300 	.word	0x40012300
 80010e0:	0f000001 	.word	0x0f000001

080010e4 <HAL_ADC_Start>:
{
 80010e4:	b410      	push	{r4}
  __HAL_LOCK(hadc);
 80010e6:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 80010ea:	b083      	sub	sp, #12
  __IO uint32_t counter = 0U;
 80010ec:	2100      	movs	r1, #0
  __HAL_LOCK(hadc);
 80010ee:	2b01      	cmp	r3, #1
  __IO uint32_t counter = 0U;
 80010f0:	9101      	str	r1, [sp, #4]
  __HAL_LOCK(hadc);
 80010f2:	d077      	beq.n	80011e4 <HAL_ADC_Start+0x100>
 80010f4:	2301      	movs	r3, #1
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80010f6:	6801      	ldr	r1, [r0, #0]
  __HAL_LOCK(hadc);
 80010f8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80010fc:	688b      	ldr	r3, [r1, #8]
 80010fe:	07dc      	lsls	r4, r3, #31
 8001100:	4602      	mov	r2, r0
 8001102:	d414      	bmi.n	800112e <HAL_ADC_Start+0x4a>
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001104:	4b3c      	ldr	r3, [pc, #240]	; (80011f8 <HAL_ADC_Start+0x114>)
 8001106:	4c3d      	ldr	r4, [pc, #244]	; (80011fc <HAL_ADC_Start+0x118>)
 8001108:	681b      	ldr	r3, [r3, #0]
    __HAL_ADC_ENABLE(hadc);
 800110a:	6888      	ldr	r0, [r1, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800110c:	fba4 4303 	umull	r4, r3, r4, r3
 8001110:	0c9b      	lsrs	r3, r3, #18
 8001112:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    __HAL_ADC_ENABLE(hadc);
 8001116:	f040 0001 	orr.w	r0, r0, #1
 800111a:	6088      	str	r0, [r1, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800111c:	9301      	str	r3, [sp, #4]
    while(counter != 0U)
 800111e:	9b01      	ldr	r3, [sp, #4]
 8001120:	b12b      	cbz	r3, 800112e <HAL_ADC_Start+0x4a>
      counter--;
 8001122:	9b01      	ldr	r3, [sp, #4]
 8001124:	3b01      	subs	r3, #1
 8001126:	9301      	str	r3, [sp, #4]
    while(counter != 0U)
 8001128:	9b01      	ldr	r3, [sp, #4]
 800112a:	2b00      	cmp	r3, #0
 800112c:	d1f9      	bne.n	8001122 <HAL_ADC_Start+0x3e>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800112e:	6888      	ldr	r0, [r1, #8]
    ADC_STATE_CLR_SET(hadc->State,
 8001130:	6c13      	ldr	r3, [r2, #64]	; 0x40
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001132:	f010 0001 	ands.w	r0, r0, #1
 8001136:	d031      	beq.n	800119c <HAL_ADC_Start+0xb8>
    ADC_STATE_CLR_SET(hadc->State,
 8001138:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800113c:	f023 0301 	bic.w	r3, r3, #1
 8001140:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001144:	6413      	str	r3, [r2, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001146:	684b      	ldr	r3, [r1, #4]
 8001148:	0558      	lsls	r0, r3, #21
 800114a:	d505      	bpl.n	8001158 <HAL_ADC_Start+0x74>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800114c:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800114e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001152:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001156:	6413      	str	r3, [r2, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001158:	6c13      	ldr	r3, [r2, #64]	; 0x40
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800115a:	4c29      	ldr	r4, [pc, #164]	; (8001200 <HAL_ADC_Start+0x11c>)
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800115c:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001160:	bf1c      	itt	ne
 8001162:	6c53      	ldrne	r3, [r2, #68]	; 0x44
 8001164:	f023 0306 	bicne.w	r3, r3, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8001168:	6453      	str	r3, [r2, #68]	; 0x44
    __HAL_UNLOCK(hadc);
 800116a:	2000      	movs	r0, #0
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800116c:	f06f 0322 	mvn.w	r3, #34	; 0x22
    __HAL_UNLOCK(hadc);
 8001170:	f882 003c 	strb.w	r0, [r2, #60]	; 0x3c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001174:	600b      	str	r3, [r1, #0]
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001176:	6863      	ldr	r3, [r4, #4]
 8001178:	f013 031f 	ands.w	r3, r3, #31
 800117c:	d119      	bne.n	80011b2 <HAL_ADC_Start+0xce>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800117e:	4a21      	ldr	r2, [pc, #132]	; (8001204 <HAL_ADC_Start+0x120>)
 8001180:	4291      	cmp	r1, r2
 8001182:	d026      	beq.n	80011d2 <HAL_ADC_Start+0xee>
 8001184:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8001188:	4291      	cmp	r1, r2
 800118a:	d01f      	beq.n	80011cc <HAL_ADC_Start+0xe8>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800118c:	4a1e      	ldr	r2, [pc, #120]	; (8001208 <HAL_ADC_Start+0x124>)
 800118e:	4291      	cmp	r1, r2
 8001190:	d02d      	beq.n	80011ee <HAL_ADC_Start+0x10a>
  return HAL_OK;
 8001192:	2000      	movs	r0, #0
}
 8001194:	b003      	add	sp, #12
 8001196:	f85d 4b04 	ldr.w	r4, [sp], #4
 800119a:	4770      	bx	lr
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800119c:	f043 0310 	orr.w	r3, r3, #16
 80011a0:	6413      	str	r3, [r2, #64]	; 0x40
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011a2:	6c53      	ldr	r3, [r2, #68]	; 0x44
 80011a4:	f043 0301 	orr.w	r3, r3, #1
 80011a8:	6453      	str	r3, [r2, #68]	; 0x44
}
 80011aa:	b003      	add	sp, #12
 80011ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80011b0:	4770      	bx	lr
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80011b2:	4b14      	ldr	r3, [pc, #80]	; (8001204 <HAL_ADC_Start+0x120>)
 80011b4:	4299      	cmp	r1, r3
 80011b6:	d1f8      	bne.n	80011aa <HAL_ADC_Start+0xc6>
 80011b8:	688b      	ldr	r3, [r1, #8]
 80011ba:	f013 5340 	ands.w	r3, r3, #805306368	; 0x30000000
 80011be:	d1f4      	bne.n	80011aa <HAL_ADC_Start+0xc6>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80011c0:	688a      	ldr	r2, [r1, #8]
 80011c2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
  return HAL_OK;
 80011c6:	4618      	mov	r0, r3
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80011c8:	608a      	str	r2, [r1, #8]
 80011ca:	e7ee      	b.n	80011aa <HAL_ADC_Start+0xc6>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80011cc:	6862      	ldr	r2, [r4, #4]
 80011ce:	06d2      	lsls	r2, r2, #27
 80011d0:	d1df      	bne.n	8001192 <HAL_ADC_Start+0xae>
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80011d2:	6888      	ldr	r0, [r1, #8]
 80011d4:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 80011d8:	d1db      	bne.n	8001192 <HAL_ADC_Start+0xae>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80011da:	688b      	ldr	r3, [r1, #8]
 80011dc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80011e0:	608b      	str	r3, [r1, #8]
 80011e2:	e7e2      	b.n	80011aa <HAL_ADC_Start+0xc6>
  __HAL_LOCK(hadc);
 80011e4:	2002      	movs	r0, #2
}
 80011e6:	b003      	add	sp, #12
 80011e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80011ec:	4770      	bx	lr
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80011ee:	6862      	ldr	r2, [r4, #4]
 80011f0:	06d3      	lsls	r3, r2, #27
 80011f2:	d4ce      	bmi.n	8001192 <HAL_ADC_Start+0xae>
 80011f4:	e7ed      	b.n	80011d2 <HAL_ADC_Start+0xee>
 80011f6:	bf00      	nop
 80011f8:	20000000 	.word	0x20000000
 80011fc:	431bde83 	.word	0x431bde83
 8001200:	40012300 	.word	0x40012300
 8001204:	40012000 	.word	0x40012000
 8001208:	40012200 	.word	0x40012200

0800120c <HAL_ADC_PollForConversion>:
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800120c:	6803      	ldr	r3, [r0, #0]
 800120e:	689a      	ldr	r2, [r3, #8]
{
 8001210:	b570      	push	{r4, r5, r6, lr}
 8001212:	460d      	mov	r5, r1
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001214:	0551      	lsls	r1, r2, #21
{
 8001216:	4604      	mov	r4, r0
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001218:	d502      	bpl.n	8001220 <HAL_ADC_PollForConversion+0x14>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800121a:	689b      	ldr	r3, [r3, #8]
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800121c:	05da      	lsls	r2, r3, #23
 800121e:	d445      	bmi.n	80012ac <HAL_ADC_PollForConversion+0xa0>
  tickstart = HAL_GetTick();
 8001220:	f7ff fe9a 	bl	8000f58 <HAL_GetTick>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001224:	6822      	ldr	r2, [r4, #0]
  tickstart = HAL_GetTick();
 8001226:	4606      	mov	r6, r0
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001228:	1c6b      	adds	r3, r5, #1
 800122a:	d124      	bne.n	8001276 <HAL_ADC_PollForConversion+0x6a>
 800122c:	6813      	ldr	r3, [r2, #0]
 800122e:	0798      	lsls	r0, r3, #30
 8001230:	d5fc      	bpl.n	800122c <HAL_ADC_PollForConversion+0x20>
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001232:	f06f 0312 	mvn.w	r3, #18
 8001236:	6013      	str	r3, [r2, #0]
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001238:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800123a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800123e:	6423      	str	r3, [r4, #64]	; 0x40
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001240:	6893      	ldr	r3, [r2, #8]
 8001242:	f013 5f40 	tst.w	r3, #805306368	; 0x30000000
 8001246:	d114      	bne.n	8001272 <HAL_ADC_PollForConversion+0x66>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001248:	7e20      	ldrb	r0, [r4, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800124a:	b990      	cbnz	r0, 8001272 <HAL_ADC_PollForConversion+0x66>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800124c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800124e:	f413 0f70 	tst.w	r3, #15728640	; 0xf00000
 8001252:	d002      	beq.n	800125a <HAL_ADC_PollForConversion+0x4e>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001254:	6893      	ldr	r3, [r2, #8]
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001256:	055a      	lsls	r2, r3, #21
 8001258:	d40b      	bmi.n	8001272 <HAL_ADC_PollForConversion+0x66>
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800125a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800125c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001260:	6423      	str	r3, [r4, #64]	; 0x40
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001262:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001264:	04db      	lsls	r3, r3, #19
 8001266:	d404      	bmi.n	8001272 <HAL_ADC_PollForConversion+0x66>
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001268:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800126a:	f043 0301 	orr.w	r3, r3, #1
 800126e:	6423      	str	r3, [r4, #64]	; 0x40
}
 8001270:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8001272:	2000      	movs	r0, #0
}
 8001274:	bd70      	pop	{r4, r5, r6, pc}
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001276:	6813      	ldr	r3, [r2, #0]
 8001278:	0799      	lsls	r1, r3, #30
 800127a:	d4da      	bmi.n	8001232 <HAL_ADC_PollForConversion+0x26>
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800127c:	b95d      	cbnz	r5, 8001296 <HAL_ADC_PollForConversion+0x8a>
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800127e:	6813      	ldr	r3, [r2, #0]
 8001280:	f013 0302 	ands.w	r3, r3, #2
 8001284:	d1d0      	bne.n	8001228 <HAL_ADC_PollForConversion+0x1c>
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001286:	6c22      	ldr	r2, [r4, #64]	; 0x40
          __HAL_UNLOCK(hadc);
 8001288:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800128c:	f042 0204 	orr.w	r2, r2, #4
 8001290:	6422      	str	r2, [r4, #64]	; 0x40
          return HAL_TIMEOUT;
 8001292:	2003      	movs	r0, #3
}
 8001294:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001296:	f7ff fe5f 	bl	8000f58 <HAL_GetTick>
 800129a:	1b80      	subs	r0, r0, r6
 800129c:	42a8      	cmp	r0, r5
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800129e:	6822      	ldr	r2, [r4, #0]
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80012a0:	d9c2      	bls.n	8001228 <HAL_ADC_PollForConversion+0x1c>
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80012a2:	6813      	ldr	r3, [r2, #0]
 80012a4:	f013 0302 	ands.w	r3, r3, #2
 80012a8:	d1be      	bne.n	8001228 <HAL_ADC_PollForConversion+0x1c>
 80012aa:	e7ec      	b.n	8001286 <HAL_ADC_PollForConversion+0x7a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012ac:	6c03      	ldr	r3, [r0, #64]	; 0x40
    __HAL_UNLOCK(hadc);
 80012ae:	2200      	movs	r2, #0
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012b0:	f043 0320 	orr.w	r3, r3, #32
    __HAL_UNLOCK(hadc);
 80012b4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012b8:	6403      	str	r3, [r0, #64]	; 0x40
    return HAL_ERROR;
 80012ba:	2001      	movs	r0, #1
}
 80012bc:	bd70      	pop	{r4, r5, r6, pc}
 80012be:	bf00      	nop

080012c0 <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 80012c0:	6803      	ldr	r3, [r0, #0]
 80012c2:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 80012c4:	4770      	bx	lr
 80012c6:	bf00      	nop

080012c8 <HAL_ADC_ConfigChannel>:
{
 80012c8:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(hadc);
 80012ca:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 80012ce:	b083      	sub	sp, #12
  __IO uint32_t counter = 0U;
 80012d0:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 80012d2:	2b01      	cmp	r3, #1
  __IO uint32_t counter = 0U;
 80012d4:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 80012d6:	f000 809c 	beq.w	8001412 <HAL_ADC_ConfigChannel+0x14a>
 80012da:	2301      	movs	r3, #1
 80012dc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 80012e0:	680c      	ldr	r4, [r1, #0]
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80012e2:	6803      	ldr	r3, [r0, #0]
  if (sConfig->Channel > ADC_CHANNEL_9)
 80012e4:	2c09      	cmp	r4, #9
 80012e6:	d82d      	bhi.n	8001344 <HAL_ADC_ConfigChannel+0x7c>
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80012e8:	691d      	ldr	r5, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80012ea:	688a      	ldr	r2, [r1, #8]
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80012ec:	eb04 0e44 	add.w	lr, r4, r4, lsl #1
 80012f0:	f04f 0c07 	mov.w	ip, #7
 80012f4:	fa0c fc0e 	lsl.w	ip, ip, lr
 80012f8:	ea25 050c 	bic.w	r5, r5, ip
 80012fc:	611d      	str	r5, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80012fe:	691d      	ldr	r5, [r3, #16]
 8001300:	fa02 f20e 	lsl.w	r2, r2, lr
 8001304:	432a      	orrs	r2, r5
 8001306:	611a      	str	r2, [r3, #16]
  if (sConfig->Rank < 7U)
 8001308:	684a      	ldr	r2, [r1, #4]
 800130a:	2a06      	cmp	r2, #6
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800130c:	46a4      	mov	ip, r4
  if (sConfig->Rank < 7U)
 800130e:	d82f      	bhi.n	8001370 <HAL_ADC_ConfigChannel+0xa8>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001310:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001314:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001316:	3a05      	subs	r2, #5
 8001318:	f04f 0e1f 	mov.w	lr, #31
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800131c:	fa0c fc02 	lsl.w	ip, ip, r2
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001320:	fa0e f202 	lsl.w	r2, lr, r2
 8001324:	ea21 0202 	bic.w	r2, r1, r2
 8001328:	635a      	str	r2, [r3, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800132a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800132c:	ea4c 0202 	orr.w	r2, ip, r2
 8001330:	635a      	str	r2, [r3, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001332:	4a39      	ldr	r2, [pc, #228]	; (8001418 <HAL_ADC_ConfigChannel+0x150>)
 8001334:	4293      	cmp	r3, r2
 8001336:	d030      	beq.n	800139a <HAL_ADC_ConfigChannel+0xd2>
  __HAL_UNLOCK(hadc);
 8001338:	2300      	movs	r3, #0
 800133a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 800133e:	4618      	mov	r0, r3
}
 8001340:	b003      	add	sp, #12
 8001342:	bd30      	pop	{r4, r5, pc}
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001344:	fa1f fc84 	uxth.w	ip, r4
 8001348:	eb0c 024c 	add.w	r2, ip, ip, lsl #1
 800134c:	68dd      	ldr	r5, [r3, #12]
 800134e:	f1a2 0e1e 	sub.w	lr, r2, #30
 8001352:	2207      	movs	r2, #7
 8001354:	fa02 f20e 	lsl.w	r2, r2, lr
 8001358:	ea25 0202 	bic.w	r2, r5, r2
 800135c:	60da      	str	r2, [r3, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800135e:	688a      	ldr	r2, [r1, #8]
 8001360:	68dd      	ldr	r5, [r3, #12]
 8001362:	fa02 f20e 	lsl.w	r2, r2, lr
 8001366:	432a      	orrs	r2, r5
 8001368:	60da      	str	r2, [r3, #12]
  if (sConfig->Rank < 7U)
 800136a:	684a      	ldr	r2, [r1, #4]
 800136c:	2a06      	cmp	r2, #6
 800136e:	d9cf      	bls.n	8001310 <HAL_ADC_ConfigChannel+0x48>
  else if (sConfig->Rank < 13U)
 8001370:	2a0c      	cmp	r2, #12
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001372:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  else if (sConfig->Rank < 13U)
 8001376:	d836      	bhi.n	80013e6 <HAL_ADC_ConfigChannel+0x11e>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001378:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800137a:	3a23      	subs	r2, #35	; 0x23
 800137c:	251f      	movs	r5, #31
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800137e:	fa0c fc02 	lsl.w	ip, ip, r2
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001382:	fa05 f202 	lsl.w	r2, r5, r2
 8001386:	ea21 0202 	bic.w	r2, r1, r2
 800138a:	631a      	str	r2, [r3, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800138c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800138e:	ea4c 0202 	orr.w	r2, ip, r2
 8001392:	631a      	str	r2, [r3, #48]	; 0x30
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001394:	4a20      	ldr	r2, [pc, #128]	; (8001418 <HAL_ADC_ConfigChannel+0x150>)
 8001396:	4293      	cmp	r3, r2
 8001398:	d1ce      	bne.n	8001338 <HAL_ADC_ConfigChannel+0x70>
 800139a:	2c12      	cmp	r4, #18
 800139c:	d032      	beq.n	8001404 <HAL_ADC_ConfigChannel+0x13c>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800139e:	f1a4 0310 	sub.w	r3, r4, #16
 80013a2:	2b01      	cmp	r3, #1
 80013a4:	d8c8      	bhi.n	8001338 <HAL_ADC_ConfigChannel+0x70>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80013a6:	4a1d      	ldr	r2, [pc, #116]	; (800141c <HAL_ADC_ConfigChannel+0x154>)
 80013a8:	6853      	ldr	r3, [r2, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80013aa:	2c10      	cmp	r4, #16
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80013ac:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80013b0:	6053      	str	r3, [r2, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80013b2:	d1c1      	bne.n	8001338 <HAL_ADC_ConfigChannel+0x70>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80013b4:	4b1a      	ldr	r3, [pc, #104]	; (8001420 <HAL_ADC_ConfigChannel+0x158>)
 80013b6:	f102 7246 	add.w	r2, r2, #51904512	; 0x3180000
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f502 322e 	add.w	r2, r2, #178176	; 0x2b800
 80013c0:	f202 3283 	addw	r2, r2, #899	; 0x383
 80013c4:	fba2 2303 	umull	r2, r3, r2, r3
 80013c8:	0c9b      	lsrs	r3, r3, #18
 80013ca:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80013ce:	005b      	lsls	r3, r3, #1
 80013d0:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 80013d2:	9b01      	ldr	r3, [sp, #4]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d0af      	beq.n	8001338 <HAL_ADC_ConfigChannel+0x70>
        counter--;
 80013d8:	9b01      	ldr	r3, [sp, #4]
 80013da:	3b01      	subs	r3, #1
 80013dc:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 80013de:	9b01      	ldr	r3, [sp, #4]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d1f9      	bne.n	80013d8 <HAL_ADC_ConfigChannel+0x110>
 80013e4:	e7a8      	b.n	8001338 <HAL_ADC_ConfigChannel+0x70>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80013e6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80013e8:	3a41      	subs	r2, #65	; 0x41
 80013ea:	251f      	movs	r5, #31
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80013ec:	fa0c fc02 	lsl.w	ip, ip, r2
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80013f0:	fa05 f202 	lsl.w	r2, r5, r2
 80013f4:	ea21 0202 	bic.w	r2, r1, r2
 80013f8:	62da      	str	r2, [r3, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80013fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80013fc:	ea4c 0202 	orr.w	r2, ip, r2
 8001400:	62da      	str	r2, [r3, #44]	; 0x2c
 8001402:	e796      	b.n	8001332 <HAL_ADC_ConfigChannel+0x6a>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001404:	f8d2 3304 	ldr.w	r3, [r2, #772]	; 0x304
 8001408:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800140c:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001410:	e792      	b.n	8001338 <HAL_ADC_ConfigChannel+0x70>
  __HAL_LOCK(hadc);
 8001412:	2002      	movs	r0, #2
}
 8001414:	b003      	add	sp, #12
 8001416:	bd30      	pop	{r4, r5, pc}
 8001418:	40012000 	.word	0x40012000
 800141c:	40012300 	.word	0x40012300
 8001420:	20000000 	.word	0x20000000

08001424 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001424:	4907      	ldr	r1, [pc, #28]	; (8001444 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001426:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001428:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800142a:	f64f 00ff 	movw	r0, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800142e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001432:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001434:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001436:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800143a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 800143e:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001440:	4770      	bx	lr
 8001442:	bf00      	nop
 8001444:	e000ed00 	.word	0xe000ed00

08001448 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001448:	4b1c      	ldr	r3, [pc, #112]	; (80014bc <HAL_NVIC_SetPriority+0x74>)
 800144a:	68db      	ldr	r3, [r3, #12]
 800144c:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001450:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001452:	f1c3 0e07 	rsb	lr, r3, #7
 8001456:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800145a:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800145e:	bf28      	it	cs
 8001460:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001464:	f1bc 0f06 	cmp.w	ip, #6
 8001468:	d91b      	bls.n	80014a2 <HAL_NVIC_SetPriority+0x5a>
 800146a:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800146c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8001470:	fa0c fc03 	lsl.w	ip, ip, r3
 8001474:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001478:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800147c:	fa0c fc0e 	lsl.w	ip, ip, lr
 8001480:	ea21 010c 	bic.w	r1, r1, ip
 8001484:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8001486:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001488:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 800148c:	db0c      	blt.n	80014a8 <HAL_NVIC_SetPriority+0x60>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800148e:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8001492:	0109      	lsls	r1, r1, #4
 8001494:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8001498:	b2c9      	uxtb	r1, r1
 800149a:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800149e:	f85d fb04 	ldr.w	pc, [sp], #4
 80014a2:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014a4:	4613      	mov	r3, r2
 80014a6:	e7e7      	b.n	8001478 <HAL_NVIC_SetPriority+0x30>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014a8:	4b05      	ldr	r3, [pc, #20]	; (80014c0 <HAL_NVIC_SetPriority+0x78>)
 80014aa:	f000 000f 	and.w	r0, r0, #15
 80014ae:	0109      	lsls	r1, r1, #4
 80014b0:	4403      	add	r3, r0
 80014b2:	b2c9      	uxtb	r1, r1
 80014b4:	7619      	strb	r1, [r3, #24]
 80014b6:	f85d fb04 	ldr.w	pc, [sp], #4
 80014ba:	bf00      	nop
 80014bc:	e000ed00 	.word	0xe000ed00
 80014c0:	e000ecfc 	.word	0xe000ecfc

080014c4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014c4:	3801      	subs	r0, #1
 80014c6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80014ca:	d210      	bcs.n	80014ee <HAL_SYSTICK_Config+0x2a>
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014cc:	b410      	push	{r4}
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014ce:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014d2:	4c08      	ldr	r4, [pc, #32]	; (80014f4 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014d4:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014d6:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
 80014da:	f884 c023 	strb.w	ip, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014de:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014e0:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014e2:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014e4:	619a      	str	r2, [r3, #24]
   return SysTick_Config(TicksNumb);
}
 80014e6:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014ea:	6119      	str	r1, [r3, #16]
 80014ec:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80014ee:	2001      	movs	r0, #1
 80014f0:	4770      	bx	lr
 80014f2:	bf00      	nop
 80014f4:	e000ed00 	.word	0xe000ed00

080014f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014fc:	2200      	movs	r2, #0
 80014fe:	680c      	ldr	r4, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001500:	f8df a22c 	ldr.w	sl, [pc, #556]	; 8001730 <HAL_GPIO_Init+0x238>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001504:	4e83      	ldr	r6, [pc, #524]	; (8001714 <HAL_GPIO_Init+0x21c>)
{
 8001506:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001508:	4613      	mov	r3, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800150a:	4689      	mov	r9, r1
 800150c:	e005      	b.n	800151a <HAL_GPIO_Init+0x22>
  for(position = 0U; position < GPIO_NUMBER; position++)
 800150e:	3301      	adds	r3, #1
 8001510:	2b10      	cmp	r3, #16
 8001512:	f102 0202 	add.w	r2, r2, #2
 8001516:	f000 8089 	beq.w	800162c <HAL_GPIO_Init+0x134>
    ioposition = 0x01U << position;
 800151a:	2101      	movs	r1, #1
 800151c:	4099      	lsls	r1, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800151e:	ea01 0b04 	and.w	fp, r1, r4
    if(iocurrent == ioposition)
 8001522:	43a1      	bics	r1, r4
 8001524:	d1f3      	bne.n	800150e <HAL_GPIO_Init+0x16>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001526:	f8d9 c004 	ldr.w	ip, [r9, #4]
 800152a:	f00c 0103 	and.w	r1, ip, #3
 800152e:	1e4d      	subs	r5, r1, #1
 8001530:	2d01      	cmp	r5, #1
 8001532:	d97e      	bls.n	8001632 <HAL_GPIO_Init+0x13a>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001534:	2903      	cmp	r1, #3
 8001536:	f040 80be 	bne.w	80016b6 <HAL_GPIO_Init+0x1be>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800153a:	4091      	lsls	r1, r2
 800153c:	43cd      	mvns	r5, r1
      temp = GPIOx->MODER;
 800153e:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001540:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001542:	4329      	orrs	r1, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001544:	f41c 3f40 	tst.w	ip, #196608	; 0x30000
      GPIOx->MODER = temp;
 8001548:	6001      	str	r1, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800154a:	d0e0      	beq.n	800150e <HAL_GPIO_Init+0x16>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800154c:	2100      	movs	r1, #0
 800154e:	9103      	str	r1, [sp, #12]
 8001550:	f8da 1044 	ldr.w	r1, [sl, #68]	; 0x44
 8001554:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8001558:	f8ca 1044 	str.w	r1, [sl, #68]	; 0x44
 800155c:	f8da 1044 	ldr.w	r1, [sl, #68]	; 0x44
 8001560:	f401 4180 	and.w	r1, r1, #16384	; 0x4000
 8001564:	9103      	str	r1, [sp, #12]
 8001566:	9903      	ldr	r1, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8001568:	f023 0103 	bic.w	r1, r3, #3
 800156c:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8001570:	f501 319c 	add.w	r1, r1, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001574:	f003 0703 	and.w	r7, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8001578:	f8d1 e008 	ldr.w	lr, [r1, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800157c:	00bf      	lsls	r7, r7, #2
 800157e:	250f      	movs	r5, #15
 8001580:	40bd      	lsls	r5, r7
 8001582:	ea2e 0805 	bic.w	r8, lr, r5
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001586:	4d64      	ldr	r5, [pc, #400]	; (8001718 <HAL_GPIO_Init+0x220>)
 8001588:	42a8      	cmp	r0, r5
 800158a:	d024      	beq.n	80015d6 <HAL_GPIO_Init+0xde>
 800158c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001590:	42a8      	cmp	r0, r5
 8001592:	f000 8094 	beq.w	80016be <HAL_GPIO_Init+0x1c6>
 8001596:	4d61      	ldr	r5, [pc, #388]	; (800171c <HAL_GPIO_Init+0x224>)
 8001598:	42a8      	cmp	r0, r5
 800159a:	f000 8097 	beq.w	80016cc <HAL_GPIO_Init+0x1d4>
 800159e:	4d60      	ldr	r5, [pc, #384]	; (8001720 <HAL_GPIO_Init+0x228>)
 80015a0:	42a8      	cmp	r0, r5
 80015a2:	f000 809a 	beq.w	80016da <HAL_GPIO_Init+0x1e2>
 80015a6:	4d5f      	ldr	r5, [pc, #380]	; (8001724 <HAL_GPIO_Init+0x22c>)
 80015a8:	42a8      	cmp	r0, r5
 80015aa:	f000 809d 	beq.w	80016e8 <HAL_GPIO_Init+0x1f0>
 80015ae:	4d5e      	ldr	r5, [pc, #376]	; (8001728 <HAL_GPIO_Init+0x230>)
 80015b0:	42a8      	cmp	r0, r5
 80015b2:	f000 80a0 	beq.w	80016f6 <HAL_GPIO_Init+0x1fe>
 80015b6:	4d5d      	ldr	r5, [pc, #372]	; (800172c <HAL_GPIO_Init+0x234>)
 80015b8:	42a8      	cmp	r0, r5
 80015ba:	f000 80a3 	beq.w	8001704 <HAL_GPIO_Init+0x20c>
 80015be:	f8df e174 	ldr.w	lr, [pc, #372]	; 8001734 <HAL_GPIO_Init+0x23c>
 80015c2:	4570      	cmp	r0, lr
 80015c4:	bf0c      	ite	eq
 80015c6:	f04f 0e07 	moveq.w	lr, #7
 80015ca:	f04f 0e08 	movne.w	lr, #8
 80015ce:	fa0e f707 	lsl.w	r7, lr, r7
 80015d2:	ea48 0807 	orr.w	r8, r8, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 80015d6:	f8c1 8008 	str.w	r8, [r1, #8]
        temp = EXTI->RTSR;
 80015da:	68b1      	ldr	r1, [r6, #8]
        temp &= ~((uint32_t)iocurrent);
 80015dc:	ea6f 070b 	mvn.w	r7, fp
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80015e0:	f41c 1f80 	tst.w	ip, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 80015e4:	bf0c      	ite	eq
 80015e6:	4039      	andeq	r1, r7
        {
          temp |= iocurrent;
 80015e8:	ea4b 0101 	orrne.w	r1, fp, r1
        }
        EXTI->RTSR = temp;
 80015ec:	60b1      	str	r1, [r6, #8]

        temp = EXTI->FTSR;
 80015ee:	68f5      	ldr	r5, [r6, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80015f0:	f41c 1f00 	tst.w	ip, #2097152	; 0x200000
        temp &= ~((uint32_t)iocurrent);
 80015f4:	bf0c      	ite	eq
 80015f6:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80015f8:	ea4b 0505 	orrne.w	r5, fp, r5
        }
        EXTI->FTSR = temp;
 80015fc:	60f5      	str	r5, [r6, #12]

        temp = EXTI->EMR;
 80015fe:	6875      	ldr	r5, [r6, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001600:	f41c 3f00 	tst.w	ip, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8001604:	bf0c      	ite	eq
 8001606:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001608:	ea4b 0505 	orrne.w	r5, fp, r5
        }
        EXTI->EMR = temp;
 800160c:	6075      	str	r5, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800160e:	6831      	ldr	r1, [r6, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001610:	f41c 3f80 	tst.w	ip, #65536	; 0x10000
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001614:	f103 0301 	add.w	r3, r3, #1
        temp &= ~((uint32_t)iocurrent);
 8001618:	bf0c      	ite	eq
 800161a:	4039      	andeq	r1, r7
        {
          temp |= iocurrent;
 800161c:	ea4b 0101 	orrne.w	r1, fp, r1
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001620:	2b10      	cmp	r3, #16
        }
        EXTI->IMR = temp;
 8001622:	6031      	str	r1, [r6, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001624:	f102 0202 	add.w	r2, r2, #2
 8001628:	f47f af77 	bne.w	800151a <HAL_GPIO_Init+0x22>
      }
    }
  }
}
 800162c:	b005      	add	sp, #20
 800162e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001632:	f8d9 500c 	ldr.w	r5, [r9, #12]
        temp = GPIOx->OSPEEDR; 
 8001636:	6887      	ldr	r7, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001638:	fa05 f802 	lsl.w	r8, r5, r2
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800163c:	2503      	movs	r5, #3
 800163e:	fa05 fe02 	lsl.w	lr, r5, r2
 8001642:	ea27 070e 	bic.w	r7, r7, lr
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001646:	ea48 0707 	orr.w	r7, r8, r7
        GPIOx->OSPEEDR = temp;
 800164a:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 800164c:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800164e:	ea6f 050e 	mvn.w	r5, lr
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001652:	ea27 0e0b 	bic.w	lr, r7, fp
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001656:	f3cc 1700 	ubfx	r7, ip, #4, #1
 800165a:	409f      	lsls	r7, r3
 800165c:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8001660:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8001662:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001664:	ea07 0e05 	and.w	lr, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001668:	f8d9 7008 	ldr.w	r7, [r9, #8]
 800166c:	4097      	lsls	r7, r2
 800166e:	ea47 070e 	orr.w	r7, r7, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001672:	2902      	cmp	r1, #2
        GPIOx->PUPDR = temp;
 8001674:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001676:	fa01 f102 	lsl.w	r1, r1, r2
 800167a:	f47f af60 	bne.w	800153e <HAL_GPIO_Init+0x46>
        temp = GPIOx->AFR[position >> 3U];
 800167e:	ea4f 0ed3 	mov.w	lr, r3, lsr #3
 8001682:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001686:	f003 0807 	and.w	r8, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 800168a:	f8de 7020 	ldr.w	r7, [lr, #32]
 800168e:	9700      	str	r7, [sp, #0]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001690:	f8d9 7010 	ldr.w	r7, [r9, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001694:	ea4f 0888 	mov.w	r8, r8, lsl #2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001698:	fa07 f708 	lsl.w	r7, r7, r8
 800169c:	9701      	str	r7, [sp, #4]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800169e:	270f      	movs	r7, #15
 80016a0:	fa07 f808 	lsl.w	r8, r7, r8
 80016a4:	9f00      	ldr	r7, [sp, #0]
 80016a6:	ea27 0808 	bic.w	r8, r7, r8
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80016aa:	9f01      	ldr	r7, [sp, #4]
 80016ac:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->AFR[position >> 3U] = temp;
 80016b0:	f8ce 7020 	str.w	r7, [lr, #32]
 80016b4:	e743      	b.n	800153e <HAL_GPIO_Init+0x46>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80016b6:	2503      	movs	r5, #3
 80016b8:	4095      	lsls	r5, r2
 80016ba:	43ed      	mvns	r5, r5
 80016bc:	e7d1      	b.n	8001662 <HAL_GPIO_Init+0x16a>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80016be:	f04f 0e01 	mov.w	lr, #1
 80016c2:	fa0e f707 	lsl.w	r7, lr, r7
 80016c6:	ea48 0807 	orr.w	r8, r8, r7
 80016ca:	e784      	b.n	80015d6 <HAL_GPIO_Init+0xde>
 80016cc:	f04f 0e02 	mov.w	lr, #2
 80016d0:	fa0e f707 	lsl.w	r7, lr, r7
 80016d4:	ea48 0807 	orr.w	r8, r8, r7
 80016d8:	e77d      	b.n	80015d6 <HAL_GPIO_Init+0xde>
 80016da:	f04f 0e03 	mov.w	lr, #3
 80016de:	fa0e f707 	lsl.w	r7, lr, r7
 80016e2:	ea48 0807 	orr.w	r8, r8, r7
 80016e6:	e776      	b.n	80015d6 <HAL_GPIO_Init+0xde>
 80016e8:	f04f 0e04 	mov.w	lr, #4
 80016ec:	fa0e f707 	lsl.w	r7, lr, r7
 80016f0:	ea48 0807 	orr.w	r8, r8, r7
 80016f4:	e76f      	b.n	80015d6 <HAL_GPIO_Init+0xde>
 80016f6:	f04f 0e05 	mov.w	lr, #5
 80016fa:	fa0e f707 	lsl.w	r7, lr, r7
 80016fe:	ea48 0807 	orr.w	r8, r8, r7
 8001702:	e768      	b.n	80015d6 <HAL_GPIO_Init+0xde>
 8001704:	f04f 0e06 	mov.w	lr, #6
 8001708:	fa0e f707 	lsl.w	r7, lr, r7
 800170c:	ea48 0807 	orr.w	r8, r8, r7
 8001710:	e761      	b.n	80015d6 <HAL_GPIO_Init+0xde>
 8001712:	bf00      	nop
 8001714:	40013c00 	.word	0x40013c00
 8001718:	40020000 	.word	0x40020000
 800171c:	40020800 	.word	0x40020800
 8001720:	40020c00 	.word	0x40020c00
 8001724:	40021000 	.word	0x40021000
 8001728:	40021400 	.word	0x40021400
 800172c:	40021800 	.word	0x40021800
 8001730:	40023800 	.word	0x40023800
 8001734:	40021c00 	.word	0x40021c00

08001738 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001738:	b902      	cbnz	r2, 800173c <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800173a:	0409      	lsls	r1, r1, #16
 800173c:	6181      	str	r1, [r0, #24]
  }
}
 800173e:	4770      	bx	lr

08001740 <HAL_I2C_Init>:
{
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001740:	2800      	cmp	r0, #0
 8001742:	f000 80b9 	beq.w	80018b8 <HAL_I2C_Init+0x178>
{
 8001746:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001748:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800174c:	4604      	mov	r4, r0
 800174e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001752:	2b00      	cmp	r3, #0
 8001754:	f000 8098 	beq.w	8001888 <HAL_I2C_Init+0x148>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001758:	6823      	ldr	r3, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 800175a:	2224      	movs	r2, #36	; 0x24
 800175c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8001760:	681a      	ldr	r2, [r3, #0]
 8001762:	f022 0201 	bic.w	r2, r2, #1
 8001766:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001768:	681a      	ldr	r2, [r3, #0]
 800176a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800176e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001770:	681a      	ldr	r2, [r3, #0]
 8001772:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001776:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001778:	f000 fcf2 	bl	8002160 <HAL_RCC_GetPCLK1Freq>

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800177c:	6863      	ldr	r3, [r4, #4]
 800177e:	494f      	ldr	r1, [pc, #316]	; (80018bc <HAL_I2C_Init+0x17c>)
 8001780:	428b      	cmp	r3, r1
 8001782:	d84f      	bhi.n	8001824 <HAL_I2C_Init+0xe4>
 8001784:	4a4e      	ldr	r2, [pc, #312]	; (80018c0 <HAL_I2C_Init+0x180>)
 8001786:	4290      	cmp	r0, r2
 8001788:	d97c      	bls.n	8001884 <HAL_I2C_Init+0x144>
  {
    return HAL_ERROR;
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800178a:	4d4e      	ldr	r5, [pc, #312]	; (80018c4 <HAL_I2C_Init+0x184>)
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800178c:	005a      	lsls	r2, r3, #1
  freqrange = I2C_FREQRANGE(pclk1);
 800178e:	fba5 3500 	umull	r3, r5, r5, r0
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001792:	1e43      	subs	r3, r0, #1
 8001794:	fbb3 f3f2 	udiv	r3, r3, r2
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001798:	6822      	ldr	r2, [r4, #0]
 800179a:	6850      	ldr	r0, [r2, #4]
 800179c:	f020 003f 	bic.w	r0, r0, #63	; 0x3f
 80017a0:	ea40 4095 	orr.w	r0, r0, r5, lsr #18
 80017a4:	6050      	str	r0, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 80017a6:	0ca9      	lsrs	r1, r5, #18
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80017a8:	f101 0c01 	add.w	ip, r1, #1
 80017ac:	6a11      	ldr	r1, [r2, #32]
 80017ae:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 80017b2:	ea41 010c 	orr.w	r1, r1, ip
 80017b6:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80017b8:	69d1      	ldr	r1, [r2, #28]
 80017ba:	f640 7efc 	movw	lr, #4092	; 0xffc
 80017be:	3301      	adds	r3, #1
 80017c0:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 80017c4:	ea13 0f0e 	tst.w	r3, lr
 80017c8:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80017cc:	d161      	bne.n	8001892 <HAL_I2C_Init+0x152>
 80017ce:	2304      	movs	r3, #4
 80017d0:	430b      	orrs	r3, r1
 80017d2:	61d3      	str	r3, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80017d4:	e9d4 3007 	ldrd	r3, r0, [r4, #28]
 80017d8:	6811      	ldr	r1, [r2, #0]
 80017da:	4303      	orrs	r3, r0
 80017dc:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 80017e0:	430b      	orrs	r3, r1
 80017e2:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80017e4:	6891      	ldr	r1, [r2, #8]
 80017e6:	e9d4 0303 	ldrd	r0, r3, [r4, #12]
 80017ea:	f421 4103 	bic.w	r1, r1, #33536	; 0x8300
 80017ee:	4303      	orrs	r3, r0
 80017f0:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80017f4:	430b      	orrs	r3, r1
 80017f6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80017f8:	e9d4 3005 	ldrd	r3, r0, [r4, #20]
 80017fc:	68d1      	ldr	r1, [r2, #12]
 80017fe:	4303      	orrs	r3, r0
 8001800:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8001804:	430b      	orrs	r3, r1
 8001806:	60d3      	str	r3, [r2, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001808:	6811      	ldr	r1, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800180a:	2300      	movs	r3, #0
  __HAL_I2C_ENABLE(hi2c);
 800180c:	f041 0101 	orr.w	r1, r1, #1
  hi2c->State = HAL_I2C_STATE_READY;
 8001810:	2020      	movs	r0, #32
  __HAL_I2C_ENABLE(hi2c);
 8001812:	6011      	str	r1, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001814:	6423      	str	r3, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001816:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800181a:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800181c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e

  return HAL_OK;
 8001820:	4618      	mov	r0, r3
}
 8001822:	bd70      	pop	{r4, r5, r6, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001824:	4a28      	ldr	r2, [pc, #160]	; (80018c8 <HAL_I2C_Init+0x188>)
 8001826:	4290      	cmp	r0, r2
 8001828:	d92c      	bls.n	8001884 <HAL_I2C_Init+0x144>
  freqrange = I2C_FREQRANGE(pclk1);
 800182a:	4d26      	ldr	r5, [pc, #152]	; (80018c4 <HAL_I2C_Init+0x184>)
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800182c:	4e27      	ldr	r6, [pc, #156]	; (80018cc <HAL_I2C_Init+0x18c>)
  freqrange = I2C_FREQRANGE(pclk1);
 800182e:	fba5 2c00 	umull	r2, ip, r5, r0
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001832:	6822      	ldr	r2, [r4, #0]
 8001834:	6855      	ldr	r5, [r2, #4]
 8001836:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 800183a:	ea45 459c 	orr.w	r5, r5, ip, lsr #18
 800183e:	6055      	str	r5, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 8001840:	ea4f 419c 	mov.w	r1, ip, lsr #18
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001844:	f44f 7596 	mov.w	r5, #300	; 0x12c
 8001848:	fb05 f101 	mul.w	r1, r5, r1
 800184c:	fba6 5101 	umull	r5, r1, r6, r1
 8001850:	6a15      	ldr	r5, [r2, #32]
 8001852:	0989      	lsrs	r1, r1, #6
 8001854:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8001858:	3101      	adds	r1, #1
 800185a:	4329      	orrs	r1, r5
 800185c:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800185e:	69d1      	ldr	r1, [r2, #28]
 8001860:	68a5      	ldr	r5, [r4, #8]
 8001862:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8001866:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 800186a:	b9ad      	cbnz	r5, 8001898 <HAL_I2C_Init+0x158>
 800186c:	3801      	subs	r0, #1
 800186e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001872:	fbb0 f3f3 	udiv	r3, r0, r3
 8001876:	3301      	adds	r3, #1
 8001878:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800187c:	b1d3      	cbz	r3, 80018b4 <HAL_I2C_Init+0x174>
 800187e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001882:	e7a5      	b.n	80017d0 <HAL_I2C_Init+0x90>
    return HAL_ERROR;
 8001884:	2001      	movs	r0, #1
}
 8001886:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8001888:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 800188c:	f7ff fa40 	bl	8000d10 <HAL_I2C_MspInit>
 8001890:	e762      	b.n	8001758 <HAL_I2C_Init+0x18>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001892:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001896:	e79b      	b.n	80017d0 <HAL_I2C_Init+0x90>
 8001898:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800189c:	3801      	subs	r0, #1
 800189e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80018a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80018a6:	3301      	adds	r3, #1
 80018a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80018ac:	b113      	cbz	r3, 80018b4 <HAL_I2C_Init+0x174>
 80018ae:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80018b2:	e78d      	b.n	80017d0 <HAL_I2C_Init+0x90>
 80018b4:	2301      	movs	r3, #1
 80018b6:	e78b      	b.n	80017d0 <HAL_I2C_Init+0x90>
    return HAL_ERROR;
 80018b8:	2001      	movs	r0, #1
}
 80018ba:	4770      	bx	lr
 80018bc:	000186a0 	.word	0x000186a0
 80018c0:	001e847f 	.word	0x001e847f
 80018c4:	431bde83 	.word	0x431bde83
 80018c8:	003d08ff 	.word	0x003d08ff
 80018cc:	10624dd3 	.word	0x10624dd3

080018d0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80018d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80018d4:	4605      	mov	r5, r0
 80018d6:	b083      	sub	sp, #12
 80018d8:	4699      	mov	r9, r3
 80018da:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 80018dc:	4688      	mov	r8, r1
 80018de:	4692      	mov	sl, r2
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80018e0:	f7ff fb3a 	bl	8000f58 <HAL_GetTick>

  if (hi2c->State == HAL_I2C_STATE_READY)
 80018e4:	f895 303d 	ldrb.w	r3, [r5, #61]	; 0x3d
 80018e8:	2b20      	cmp	r3, #32
 80018ea:	d003      	beq.n	80018f4 <HAL_I2C_Master_Transmit+0x24>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
    {
      return HAL_BUSY;
 80018ec:	2002      	movs	r0, #2
  }
  else
  {
    return HAL_BUSY;
  }
}
 80018ee:	b003      	add	sp, #12
 80018f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80018f4:	4606      	mov	r6, r0
 80018f6:	e005      	b.n	8001904 <HAL_I2C_Master_Transmit+0x34>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80018f8:	f7ff fb2e 	bl	8000f58 <HAL_GetTick>
 80018fc:	1b80      	subs	r0, r0, r6
 80018fe:	2819      	cmp	r0, #25
 8001900:	f200 80f5 	bhi.w	8001aee <HAL_I2C_Master_Transmit+0x21e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001904:	682c      	ldr	r4, [r5, #0]
 8001906:	69a3      	ldr	r3, [r4, #24]
 8001908:	ea6f 0c03 	mvn.w	ip, r3
 800190c:	f01c 0b02 	ands.w	fp, ip, #2
 8001910:	d0f2      	beq.n	80018f8 <HAL_I2C_Master_Transmit+0x28>
    __HAL_LOCK(hi2c);
 8001912:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 8001916:	2b01      	cmp	r3, #1
 8001918:	d0e8      	beq.n	80018ec <HAL_I2C_Master_Transmit+0x1c>
 800191a:	2301      	movs	r3, #1
 800191c:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001920:	6823      	ldr	r3, [r4, #0]
 8001922:	07d9      	lsls	r1, r3, #31
 8001924:	d56f      	bpl.n	8001a06 <HAL_I2C_Master_Transmit+0x136>
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001926:	6823      	ldr	r3, [r4, #0]
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001928:	4a97      	ldr	r2, [pc, #604]	; (8001b88 <HAL_I2C_Master_Transmit+0x2b8>)
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800192a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800192e:	6023      	str	r3, [r4, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001930:	2321      	movs	r3, #33	; 0x21
 8001932:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001936:	2310      	movs	r3, #16
 8001938:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800193c:	2300      	movs	r3, #0
 800193e:	642b      	str	r3, [r5, #64]	; 0x40
    hi2c->XferCount   = Size;
 8001940:	f8a5 902a 	strh.w	r9, [r5, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001944:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001946:	62ea      	str	r2, [r5, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8001948:	852b      	strh	r3, [r5, #40]	; 0x28
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800194a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
    hi2c->pBuffPtr    = pData;
 800194c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001950:	2b08      	cmp	r3, #8
 8001952:	d006      	beq.n	8001962 <HAL_I2C_Master_Transmit+0x92>
 8001954:	2b01      	cmp	r3, #1
 8001956:	d004      	beq.n	8001962 <HAL_I2C_Master_Transmit+0x92>
 8001958:	4293      	cmp	r3, r2
 800195a:	d002      	beq.n	8001962 <HAL_I2C_Master_Transmit+0x92>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800195c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800195e:	2b12      	cmp	r3, #18
 8001960:	d103      	bne.n	800196a <HAL_I2C_Master_Transmit+0x9a>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001962:	6823      	ldr	r3, [r4, #0]
 8001964:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001968:	6023      	str	r3, [r4, #0]
 800196a:	1c7b      	adds	r3, r7, #1
 800196c:	d13d      	bne.n	80019ea <HAL_I2C_Master_Transmit+0x11a>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800196e:	6963      	ldr	r3, [r4, #20]
 8001970:	07d8      	lsls	r0, r3, #31
 8001972:	d5fc      	bpl.n	800196e <HAL_I2C_Master_Transmit+0x9e>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001974:	692b      	ldr	r3, [r5, #16]
 8001976:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800197a:	d149      	bne.n	8001a10 <HAL_I2C_Master_Transmit+0x140>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800197c:	f008 01fe 	and.w	r1, r8, #254	; 0xfe
 8001980:	6121      	str	r1, [r4, #16]
 8001982:	1c78      	adds	r0, r7, #1
 8001984:	d004      	beq.n	8001990 <HAL_I2C_Master_Transmit+0xc0>
 8001986:	e0d8      	b.n	8001b3a <HAL_I2C_Master_Transmit+0x26a>
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001988:	6963      	ldr	r3, [r4, #20]
 800198a:	055a      	lsls	r2, r3, #21
 800198c:	f100 80bd 	bmi.w	8001b0a <HAL_I2C_Master_Transmit+0x23a>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001990:	6963      	ldr	r3, [r4, #20]
 8001992:	0799      	lsls	r1, r3, #30
 8001994:	d5f8      	bpl.n	8001988 <HAL_I2C_Master_Transmit+0xb8>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001996:	2300      	movs	r3, #0
 8001998:	9301      	str	r3, [sp, #4]
 800199a:	6963      	ldr	r3, [r4, #20]
 800199c:	9301      	str	r3, [sp, #4]
 800199e:	69a3      	ldr	r3, [r4, #24]
 80019a0:	9301      	str	r3, [sp, #4]
    while (hi2c->XferSize > 0U)
 80019a2:	8d2b      	ldrh	r3, [r5, #40]	; 0x28
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80019a4:	9a01      	ldr	r2, [sp, #4]
    while (hi2c->XferSize > 0U)
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d074      	beq.n	8001a94 <HAL_I2C_Master_Transmit+0x1c4>
 80019aa:	1c79      	adds	r1, r7, #1
 80019ac:	d17f      	bne.n	8001aae <HAL_I2C_Master_Transmit+0x1de>
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80019ae:	6963      	ldr	r3, [r4, #20]
 80019b0:	061a      	lsls	r2, r3, #24
 80019b2:	d441      	bmi.n	8001a38 <HAL_I2C_Master_Transmit+0x168>
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80019b4:	6963      	ldr	r3, [r4, #20]
 80019b6:	055b      	lsls	r3, r3, #21
 80019b8:	d5f9      	bpl.n	80019ae <HAL_I2C_Master_Transmit+0xde>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

    hi2c->PreviousState       = I2C_STATE_NONE;
 80019ba:	2200      	movs	r2, #0
    hi2c->State               = HAL_I2C_STATE_READY;
 80019bc:	2320      	movs	r3, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80019be:	f46f 6180 	mvn.w	r1, #1024	; 0x400
 80019c2:	6161      	str	r1, [r4, #20]
    hi2c->PreviousState       = I2C_STATE_NONE;
 80019c4:	632a      	str	r2, [r5, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80019c6:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80019ca:	f885 203e 	strb.w	r2, [r5, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80019ce:	6c2b      	ldr	r3, [r5, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80019d0:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80019d4:	f043 0304 	orr.w	r3, r3, #4
 80019d8:	642b      	str	r3, [r5, #64]	; 0x40
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80019da:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 80019dc:	2b04      	cmp	r3, #4
 80019de:	f000 80e4 	beq.w	8001baa <HAL_I2C_Master_Transmit+0x2da>
      return HAL_ERROR;
 80019e2:	2001      	movs	r0, #1
}
 80019e4:	b003      	add	sp, #12
 80019e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80019ea:	6963      	ldr	r3, [r4, #20]
 80019ec:	07d9      	lsls	r1, r3, #31
 80019ee:	d4c1      	bmi.n	8001974 <HAL_I2C_Master_Transmit+0xa4>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80019f0:	f7ff fab2 	bl	8000f58 <HAL_GetTick>
 80019f4:	1b80      	subs	r0, r0, r6
 80019f6:	4287      	cmp	r7, r0
 80019f8:	f0c0 80af 	bcc.w	8001b5a <HAL_I2C_Master_Transmit+0x28a>
 80019fc:	2f00      	cmp	r7, #0
 80019fe:	f000 80ac 	beq.w	8001b5a <HAL_I2C_Master_Transmit+0x28a>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001a02:	682c      	ldr	r4, [r5, #0]
 8001a04:	e7b1      	b.n	800196a <HAL_I2C_Master_Transmit+0x9a>
      __HAL_I2C_ENABLE(hi2c);
 8001a06:	6823      	ldr	r3, [r4, #0]
 8001a08:	f043 0301 	orr.w	r3, r3, #1
 8001a0c:	6023      	str	r3, [r4, #0]
 8001a0e:	e78a      	b.n	8001926 <HAL_I2C_Master_Transmit+0x56>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001a10:	ea4f 13e8 	mov.w	r3, r8, asr #7
 8001a14:	f003 0306 	and.w	r3, r3, #6
 8001a18:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8001a1c:	6123      	str	r3, [r4, #16]
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
 8001a1e:	1c7b      	adds	r3, r7, #1
 8001a20:	d003      	beq.n	8001a2a <HAL_I2C_Master_Transmit+0x15a>
 8001a22:	e0b3      	b.n	8001b8c <HAL_I2C_Master_Transmit+0x2bc>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001a24:	6963      	ldr	r3, [r4, #20]
 8001a26:	0559      	lsls	r1, r3, #21
 8001a28:	d46f      	bmi.n	8001b0a <HAL_I2C_Master_Transmit+0x23a>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001a2a:	6963      	ldr	r3, [r4, #20]
 8001a2c:	0718      	lsls	r0, r3, #28
 8001a2e:	d5f9      	bpl.n	8001a24 <HAL_I2C_Master_Transmit+0x154>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001a30:	fa5f f388 	uxtb.w	r3, r8
 8001a34:	6123      	str	r3, [r4, #16]
 8001a36:	e7a4      	b.n	8001982 <HAL_I2C_Master_Transmit+0xb2>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001a38:	6a68      	ldr	r0, [r5, #36]	; 0x24
      hi2c->XferSize--;
 8001a3a:	f8b5 c028 	ldrh.w	ip, [r5, #40]	; 0x28
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001a3e:	4601      	mov	r1, r0
      hi2c->XferSize--;
 8001a40:	f10c 32ff 	add.w	r2, ip, #4294967295	; 0xffffffff
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001a44:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001a48:	6123      	str	r3, [r4, #16]
      hi2c->XferCount--;
 8001a4a:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8001a4c:	6269      	str	r1, [r5, #36]	; 0x24
      hi2c->XferCount--;
 8001a4e:	3b01      	subs	r3, #1
 8001a50:	b29b      	uxth	r3, r3
 8001a52:	856b      	strh	r3, [r5, #42]	; 0x2a
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001a54:	6963      	ldr	r3, [r4, #20]
      hi2c->XferSize--;
 8001a56:	b292      	uxth	r2, r2
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001a58:	0759      	lsls	r1, r3, #29
      hi2c->XferSize--;
 8001a5a:	852a      	strh	r2, [r5, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001a5c:	d50c      	bpl.n	8001a78 <HAL_I2C_Master_Transmit+0x1a8>
 8001a5e:	b15a      	cbz	r2, 8001a78 <HAL_I2C_Master_Transmit+0x1a8>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001a60:	7843      	ldrb	r3, [r0, #1]
 8001a62:	6123      	str	r3, [r4, #16]
        hi2c->XferCount--;
 8001a64:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 8001a66:	3b01      	subs	r3, #1
        hi2c->XferSize--;
 8001a68:	f1ac 0c02 	sub.w	ip, ip, #2
        hi2c->pBuffPtr++;
 8001a6c:	3002      	adds	r0, #2
        hi2c->XferCount--;
 8001a6e:	b29b      	uxth	r3, r3
        hi2c->XferSize--;
 8001a70:	f8a5 c028 	strh.w	ip, [r5, #40]	; 0x28
        hi2c->pBuffPtr++;
 8001a74:	6268      	str	r0, [r5, #36]	; 0x24
        hi2c->XferCount--;
 8001a76:	856b      	strh	r3, [r5, #42]	; 0x2a
        hi2c->XferSize--;
 8001a78:	1c78      	adds	r0, r7, #1
 8001a7a:	d128      	bne.n	8001ace <HAL_I2C_Master_Transmit+0x1fe>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001a7c:	6963      	ldr	r3, [r4, #20]
 8001a7e:	0759      	lsls	r1, r3, #29
 8001a80:	d405      	bmi.n	8001a8e <HAL_I2C_Master_Transmit+0x1be>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001a82:	6963      	ldr	r3, [r4, #20]
 8001a84:	055a      	lsls	r2, r3, #21
 8001a86:	d498      	bmi.n	80019ba <HAL_I2C_Master_Transmit+0xea>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001a88:	6963      	ldr	r3, [r4, #20]
 8001a8a:	0759      	lsls	r1, r3, #29
 8001a8c:	d5f9      	bpl.n	8001a82 <HAL_I2C_Master_Transmit+0x1b2>
    while (hi2c->XferSize > 0U)
 8001a8e:	8d2b      	ldrh	r3, [r5, #40]	; 0x28
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d18a      	bne.n	80019aa <HAL_I2C_Master_Transmit+0xda>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001a94:	6823      	ldr	r3, [r4, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a96:	2000      	movs	r0, #0
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001a98:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    hi2c->State = HAL_I2C_STATE_READY;
 8001a9c:	2220      	movs	r2, #32
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001a9e:	6023      	str	r3, [r4, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8001aa0:	f885 203d 	strb.w	r2, [r5, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 8001aa4:	f885 003c 	strb.w	r0, [r5, #60]	; 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001aa8:	f885 003e 	strb.w	r0, [r5, #62]	; 0x3e
    return HAL_OK;
 8001aac:	e71f      	b.n	80018ee <HAL_I2C_Master_Transmit+0x1e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001aae:	6963      	ldr	r3, [r4, #20]
 8001ab0:	0618      	lsls	r0, r3, #24
 8001ab2:	d4c1      	bmi.n	8001a38 <HAL_I2C_Master_Transmit+0x168>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001ab4:	6963      	ldr	r3, [r4, #20]
 8001ab6:	0558      	lsls	r0, r3, #21
 8001ab8:	f53f af7f 	bmi.w	80019ba <HAL_I2C_Master_Transmit+0xea>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001abc:	f7ff fa4c 	bl	8000f58 <HAL_GetTick>
 8001ac0:	1b80      	subs	r0, r0, r6
 8001ac2:	4287      	cmp	r7, r0
 8001ac4:	d378      	bcc.n	8001bb8 <HAL_I2C_Master_Transmit+0x2e8>
 8001ac6:	2f00      	cmp	r7, #0
 8001ac8:	d076      	beq.n	8001bb8 <HAL_I2C_Master_Transmit+0x2e8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001aca:	682c      	ldr	r4, [r5, #0]
 8001acc:	e76d      	b.n	80019aa <HAL_I2C_Master_Transmit+0xda>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001ace:	6963      	ldr	r3, [r4, #20]
 8001ad0:	075b      	lsls	r3, r3, #29
 8001ad2:	d4dc      	bmi.n	8001a8e <HAL_I2C_Master_Transmit+0x1be>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001ad4:	6963      	ldr	r3, [r4, #20]
 8001ad6:	055b      	lsls	r3, r3, #21
 8001ad8:	f53f af6f 	bmi.w	80019ba <HAL_I2C_Master_Transmit+0xea>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001adc:	f7ff fa3c 	bl	8000f58 <HAL_GetTick>
 8001ae0:	1b80      	subs	r0, r0, r6
 8001ae2:	4287      	cmp	r7, r0
 8001ae4:	d368      	bcc.n	8001bb8 <HAL_I2C_Master_Transmit+0x2e8>
 8001ae6:	2f00      	cmp	r7, #0
 8001ae8:	d066      	beq.n	8001bb8 <HAL_I2C_Master_Transmit+0x2e8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001aea:	682c      	ldr	r4, [r5, #0]
 8001aec:	e7c4      	b.n	8001a78 <HAL_I2C_Master_Transmit+0x1a8>
        hi2c->State             = HAL_I2C_STATE_READY;
 8001aee:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8001af0:	f8c5 b030 	str.w	fp, [r5, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8001af4:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001af8:	f885 b03e 	strb.w	fp, [r5, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001afc:	6c2b      	ldr	r3, [r5, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8001afe:	f885 b03c 	strb.w	fp, [r5, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001b02:	f043 0320 	orr.w	r3, r3, #32
 8001b06:	642b      	str	r3, [r5, #64]	; 0x40
 8001b08:	e6f0      	b.n	80018ec <HAL_I2C_Master_Transmit+0x1c>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b0a:	6823      	ldr	r3, [r4, #0]
 8001b0c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b10:	6023      	str	r3, [r4, #0]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8001b12:	2200      	movs	r2, #0
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001b14:	f46f 6180 	mvn.w	r1, #1024	; 0x400
      hi2c->State               = HAL_I2C_STATE_READY;
 8001b18:	2320      	movs	r3, #32
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001b1a:	6161      	str	r1, [r4, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8001b1c:	632a      	str	r2, [r5, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001b1e:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001b22:	f885 203e 	strb.w	r2, [r5, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001b26:	6c2b      	ldr	r3, [r5, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8001b28:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001b2c:	f043 0304 	orr.w	r3, r3, #4
      return HAL_ERROR;
 8001b30:	2001      	movs	r0, #1
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001b32:	642b      	str	r3, [r5, #64]	; 0x40
}
 8001b34:	b003      	add	sp, #12
 8001b36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001b3a:	6963      	ldr	r3, [r4, #20]
 8001b3c:	079b      	lsls	r3, r3, #30
 8001b3e:	f53f af2a 	bmi.w	8001996 <HAL_I2C_Master_Transmit+0xc6>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001b42:	6963      	ldr	r3, [r4, #20]
 8001b44:	055b      	lsls	r3, r3, #21
 8001b46:	d4e0      	bmi.n	8001b0a <HAL_I2C_Master_Transmit+0x23a>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001b48:	f7ff fa06 	bl	8000f58 <HAL_GetTick>
 8001b4c:	1b80      	subs	r0, r0, r6
 8001b4e:	4287      	cmp	r7, r0
 8001b50:	d340      	bcc.n	8001bd4 <HAL_I2C_Master_Transmit+0x304>
 8001b52:	2f00      	cmp	r7, #0
 8001b54:	d03e      	beq.n	8001bd4 <HAL_I2C_Master_Transmit+0x304>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001b56:	682c      	ldr	r4, [r5, #0]
 8001b58:	e713      	b.n	8001982 <HAL_I2C_Master_Transmit+0xb2>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8001b5a:	2300      	movs	r3, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 8001b5c:	2220      	movs	r2, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8001b5e:	632b      	str	r3, [r5, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8001b60:	f885 203d 	strb.w	r2, [r5, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001b64:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001b68:	6c2a      	ldr	r2, [r5, #64]	; 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001b6a:	6829      	ldr	r1, [r5, #0]
        __HAL_UNLOCK(hi2c);
 8001b6c:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001b70:	f042 0220 	orr.w	r2, r2, #32
 8001b74:	642a      	str	r2, [r5, #64]	; 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001b76:	680b      	ldr	r3, [r1, #0]
 8001b78:	05da      	lsls	r2, r3, #23
 8001b7a:	f57f af32 	bpl.w	80019e2 <HAL_I2C_Master_Transmit+0x112>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001b7e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b82:	642b      	str	r3, [r5, #64]	; 0x40
 8001b84:	e72d      	b.n	80019e2 <HAL_I2C_Master_Transmit+0x112>
 8001b86:	bf00      	nop
 8001b88:	ffff0000 	.word	0xffff0000
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001b8c:	6963      	ldr	r3, [r4, #20]
 8001b8e:	071a      	lsls	r2, r3, #28
 8001b90:	f53f af4e 	bmi.w	8001a30 <HAL_I2C_Master_Transmit+0x160>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001b94:	6963      	ldr	r3, [r4, #20]
 8001b96:	055a      	lsls	r2, r3, #21
 8001b98:	d4b7      	bmi.n	8001b0a <HAL_I2C_Master_Transmit+0x23a>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001b9a:	f7ff f9dd 	bl	8000f58 <HAL_GetTick>
 8001b9e:	1b80      	subs	r0, r0, r6
 8001ba0:	4287      	cmp	r7, r0
 8001ba2:	d317      	bcc.n	8001bd4 <HAL_I2C_Master_Transmit+0x304>
 8001ba4:	b1b7      	cbz	r7, 8001bd4 <HAL_I2C_Master_Transmit+0x304>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001ba6:	682c      	ldr	r4, [r5, #0]
 8001ba8:	e739      	b.n	8001a1e <HAL_I2C_Master_Transmit+0x14e>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001baa:	682a      	ldr	r2, [r5, #0]
 8001bac:	6813      	ldr	r3, [r2, #0]
 8001bae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
        return HAL_ERROR;
 8001bb2:	2001      	movs	r0, #1
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001bb4:	6013      	str	r3, [r2, #0]
 8001bb6:	e69a      	b.n	80018ee <HAL_I2C_Master_Transmit+0x1e>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8001bb8:	2200      	movs	r2, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 8001bba:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8001bbc:	632a      	str	r2, [r5, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8001bbe:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001bc2:	f885 203e 	strb.w	r2, [r5, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001bc6:	6c2b      	ldr	r3, [r5, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8001bc8:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001bcc:	f043 0320 	orr.w	r3, r3, #32
 8001bd0:	642b      	str	r3, [r5, #64]	; 0x40
        return HAL_ERROR;
 8001bd2:	e702      	b.n	80019da <HAL_I2C_Master_Transmit+0x10a>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001bd4:	2200      	movs	r2, #0
        hi2c->State               = HAL_I2C_STATE_READY;
 8001bd6:	2320      	movs	r3, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001bd8:	632a      	str	r2, [r5, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001bda:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001bde:	f885 203e 	strb.w	r2, [r5, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001be2:	6c2b      	ldr	r3, [r5, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8001be4:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001be8:	f043 0320 	orr.w	r3, r3, #32
 8001bec:	642b      	str	r3, [r5, #64]	; 0x40
      return HAL_ERROR;
 8001bee:	2001      	movs	r0, #1
 8001bf0:	e67d      	b.n	80018ee <HAL_I2C_Master_Transmit+0x1e>
 8001bf2:	bf00      	nop

08001bf4 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001bf4:	2800      	cmp	r0, #0
 8001bf6:	f000 81a2 	beq.w	8001f3e <HAL_RCC_OscConfig+0x34a>
{
 8001bfa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001bfe:	6803      	ldr	r3, [r0, #0]
 8001c00:	07dd      	lsls	r5, r3, #31
{
 8001c02:	b082      	sub	sp, #8
 8001c04:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c06:	d52f      	bpl.n	8001c68 <HAL_RCC_OscConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001c08:	499e      	ldr	r1, [pc, #632]	; (8001e84 <HAL_RCC_OscConfig+0x290>)
 8001c0a:	688a      	ldr	r2, [r1, #8]
 8001c0c:	f002 020c 	and.w	r2, r2, #12
 8001c10:	2a04      	cmp	r2, #4
 8001c12:	f000 80ed 	beq.w	8001df0 <HAL_RCC_OscConfig+0x1fc>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c16:	688a      	ldr	r2, [r1, #8]
 8001c18:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001c1c:	2a08      	cmp	r2, #8
 8001c1e:	f000 80e3 	beq.w	8001de8 <HAL_RCC_OscConfig+0x1f4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c22:	6863      	ldr	r3, [r4, #4]
 8001c24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c28:	f000 80ec 	beq.w	8001e04 <HAL_RCC_OscConfig+0x210>
 8001c2c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c30:	f000 8175 	beq.w	8001f1e <HAL_RCC_OscConfig+0x32a>
 8001c34:	4d93      	ldr	r5, [pc, #588]	; (8001e84 <HAL_RCC_OscConfig+0x290>)
 8001c36:	682a      	ldr	r2, [r5, #0]
 8001c38:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001c3c:	602a      	str	r2, [r5, #0]
 8001c3e:	682a      	ldr	r2, [r5, #0]
 8001c40:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001c44:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	f040 80e1 	bne.w	8001e0e <HAL_RCC_OscConfig+0x21a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c4c:	f7ff f984 	bl	8000f58 <HAL_GetTick>
 8001c50:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c52:	e005      	b.n	8001c60 <HAL_RCC_OscConfig+0x6c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c54:	f7ff f980 	bl	8000f58 <HAL_GetTick>
 8001c58:	1b80      	subs	r0, r0, r6
 8001c5a:	2864      	cmp	r0, #100	; 0x64
 8001c5c:	f200 8101 	bhi.w	8001e62 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c60:	682b      	ldr	r3, [r5, #0]
 8001c62:	039b      	lsls	r3, r3, #14
 8001c64:	d4f6      	bmi.n	8001c54 <HAL_RCC_OscConfig+0x60>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c66:	6823      	ldr	r3, [r4, #0]
 8001c68:	079f      	lsls	r7, r3, #30
 8001c6a:	d528      	bpl.n	8001cbe <HAL_RCC_OscConfig+0xca>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001c6c:	4a85      	ldr	r2, [pc, #532]	; (8001e84 <HAL_RCC_OscConfig+0x290>)
 8001c6e:	6891      	ldr	r1, [r2, #8]
 8001c70:	f011 0f0c 	tst.w	r1, #12
 8001c74:	f000 8090 	beq.w	8001d98 <HAL_RCC_OscConfig+0x1a4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c78:	6891      	ldr	r1, [r2, #8]
 8001c7a:	f001 010c 	and.w	r1, r1, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001c7e:	2908      	cmp	r1, #8
 8001c80:	f000 8086 	beq.w	8001d90 <HAL_RCC_OscConfig+0x19c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001c84:	68e3      	ldr	r3, [r4, #12]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	f000 810e 	beq.w	8001ea8 <HAL_RCC_OscConfig+0x2b4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c8c:	4b7e      	ldr	r3, [pc, #504]	; (8001e88 <HAL_RCC_OscConfig+0x294>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c8e:	4e7d      	ldr	r6, [pc, #500]	; (8001e84 <HAL_RCC_OscConfig+0x290>)
        __HAL_RCC_HSI_ENABLE();
 8001c90:	2201      	movs	r2, #1
 8001c92:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001c94:	f7ff f960 	bl	8000f58 <HAL_GetTick>
 8001c98:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c9a:	e005      	b.n	8001ca8 <HAL_RCC_OscConfig+0xb4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c9c:	f7ff f95c 	bl	8000f58 <HAL_GetTick>
 8001ca0:	1b40      	subs	r0, r0, r5
 8001ca2:	2802      	cmp	r0, #2
 8001ca4:	f200 80dd 	bhi.w	8001e62 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ca8:	6833      	ldr	r3, [r6, #0]
 8001caa:	0798      	lsls	r0, r3, #30
 8001cac:	d5f6      	bpl.n	8001c9c <HAL_RCC_OscConfig+0xa8>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cae:	6833      	ldr	r3, [r6, #0]
 8001cb0:	6922      	ldr	r2, [r4, #16]
 8001cb2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001cb6:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001cba:	6033      	str	r3, [r6, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cbc:	6823      	ldr	r3, [r4, #0]
 8001cbe:	071a      	lsls	r2, r3, #28
 8001cc0:	d451      	bmi.n	8001d66 <HAL_RCC_OscConfig+0x172>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cc2:	0758      	lsls	r0, r3, #29
 8001cc4:	d52f      	bpl.n	8001d26 <HAL_RCC_OscConfig+0x132>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cc6:	4a6f      	ldr	r2, [pc, #444]	; (8001e84 <HAL_RCC_OscConfig+0x290>)
 8001cc8:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001cca:	f013 5380 	ands.w	r3, r3, #268435456	; 0x10000000
 8001cce:	d07f      	beq.n	8001dd0 <HAL_RCC_OscConfig+0x1dc>
    FlagStatus       pwrclkchanged = RESET;
 8001cd0:	2500      	movs	r5, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cd2:	4e6e      	ldr	r6, [pc, #440]	; (8001e8c <HAL_RCC_OscConfig+0x298>)
 8001cd4:	6833      	ldr	r3, [r6, #0]
 8001cd6:	05d9      	lsls	r1, r3, #23
 8001cd8:	f140 80b3 	bpl.w	8001e42 <HAL_RCC_OscConfig+0x24e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cdc:	68a3      	ldr	r3, [r4, #8]
 8001cde:	2b01      	cmp	r3, #1
 8001ce0:	f000 80c3 	beq.w	8001e6a <HAL_RCC_OscConfig+0x276>
 8001ce4:	2b05      	cmp	r3, #5
 8001ce6:	f000 812c 	beq.w	8001f42 <HAL_RCC_OscConfig+0x34e>
 8001cea:	4e66      	ldr	r6, [pc, #408]	; (8001e84 <HAL_RCC_OscConfig+0x290>)
 8001cec:	6f32      	ldr	r2, [r6, #112]	; 0x70
 8001cee:	f022 0201 	bic.w	r2, r2, #1
 8001cf2:	6732      	str	r2, [r6, #112]	; 0x70
 8001cf4:	6f32      	ldr	r2, [r6, #112]	; 0x70
 8001cf6:	f022 0204 	bic.w	r2, r2, #4
 8001cfa:	6732      	str	r2, [r6, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	f040 80b9 	bne.w	8001e74 <HAL_RCC_OscConfig+0x280>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d02:	f7ff f929 	bl	8000f58 <HAL_GetTick>

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d06:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001d0a:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d0c:	e005      	b.n	8001d1a <HAL_RCC_OscConfig+0x126>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d0e:	f7ff f923 	bl	8000f58 <HAL_GetTick>
 8001d12:	1bc0      	subs	r0, r0, r7
 8001d14:	4540      	cmp	r0, r8
 8001d16:	f200 80a4 	bhi.w	8001e62 <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d1a:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8001d1c:	0798      	lsls	r0, r3, #30
 8001d1e:	d4f6      	bmi.n	8001d0e <HAL_RCC_OscConfig+0x11a>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001d20:	2d00      	cmp	r5, #0
 8001d22:	f040 8106 	bne.w	8001f32 <HAL_RCC_OscConfig+0x33e>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d26:	69a0      	ldr	r0, [r4, #24]
 8001d28:	b1c8      	cbz	r0, 8001d5e <HAL_RCC_OscConfig+0x16a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001d2a:	4d56      	ldr	r5, [pc, #344]	; (8001e84 <HAL_RCC_OscConfig+0x290>)
 8001d2c:	68ab      	ldr	r3, [r5, #8]
 8001d2e:	f003 030c 	and.w	r3, r3, #12
 8001d32:	2b08      	cmp	r3, #8
 8001d34:	f000 80c9 	beq.w	8001eca <HAL_RCC_OscConfig+0x2d6>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d38:	4b53      	ldr	r3, [pc, #332]	; (8001e88 <HAL_RCC_OscConfig+0x294>)
 8001d3a:	2200      	movs	r2, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d3c:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8001d3e:	661a      	str	r2, [r3, #96]	; 0x60
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d40:	f000 8109 	beq.w	8001f56 <HAL_RCC_OscConfig+0x362>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d44:	f7ff f908 	bl	8000f58 <HAL_GetTick>
 8001d48:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d4a:	e005      	b.n	8001d58 <HAL_RCC_OscConfig+0x164>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d4c:	f7ff f904 	bl	8000f58 <HAL_GetTick>
 8001d50:	1b00      	subs	r0, r0, r4
 8001d52:	2802      	cmp	r0, #2
 8001d54:	f200 8085 	bhi.w	8001e62 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d58:	682b      	ldr	r3, [r5, #0]
 8001d5a:	019b      	lsls	r3, r3, #6
 8001d5c:	d4f6      	bmi.n	8001d4c <HAL_RCC_OscConfig+0x158>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8001d5e:	2000      	movs	r0, #0
}
 8001d60:	b002      	add	sp, #8
 8001d62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001d66:	6963      	ldr	r3, [r4, #20]
 8001d68:	b30b      	cbz	r3, 8001dae <HAL_RCC_OscConfig+0x1ba>
      __HAL_RCC_LSI_ENABLE();
 8001d6a:	4b47      	ldr	r3, [pc, #284]	; (8001e88 <HAL_RCC_OscConfig+0x294>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d6c:	4e45      	ldr	r6, [pc, #276]	; (8001e84 <HAL_RCC_OscConfig+0x290>)
      __HAL_RCC_LSI_ENABLE();
 8001d6e:	2201      	movs	r2, #1
 8001d70:	f8c3 2e80 	str.w	r2, [r3, #3712]	; 0xe80
      tickstart = HAL_GetTick();
 8001d74:	f7ff f8f0 	bl	8000f58 <HAL_GetTick>
 8001d78:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d7a:	e004      	b.n	8001d86 <HAL_RCC_OscConfig+0x192>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d7c:	f7ff f8ec 	bl	8000f58 <HAL_GetTick>
 8001d80:	1b40      	subs	r0, r0, r5
 8001d82:	2802      	cmp	r0, #2
 8001d84:	d86d      	bhi.n	8001e62 <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d86:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8001d88:	079b      	lsls	r3, r3, #30
 8001d8a:	d5f7      	bpl.n	8001d7c <HAL_RCC_OscConfig+0x188>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d8c:	6823      	ldr	r3, [r4, #0]
 8001d8e:	e798      	b.n	8001cc2 <HAL_RCC_OscConfig+0xce>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d90:	6852      	ldr	r2, [r2, #4]
 8001d92:	0256      	lsls	r6, r2, #9
 8001d94:	f53f af76 	bmi.w	8001c84 <HAL_RCC_OscConfig+0x90>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d98:	4a3a      	ldr	r2, [pc, #232]	; (8001e84 <HAL_RCC_OscConfig+0x290>)
 8001d9a:	6812      	ldr	r2, [r2, #0]
 8001d9c:	0795      	lsls	r5, r2, #30
 8001d9e:	d544      	bpl.n	8001e2a <HAL_RCC_OscConfig+0x236>
 8001da0:	68e2      	ldr	r2, [r4, #12]
 8001da2:	2a01      	cmp	r2, #1
 8001da4:	d041      	beq.n	8001e2a <HAL_RCC_OscConfig+0x236>
        return HAL_ERROR;
 8001da6:	2001      	movs	r0, #1
}
 8001da8:	b002      	add	sp, #8
 8001daa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 8001dae:	4a36      	ldr	r2, [pc, #216]	; (8001e88 <HAL_RCC_OscConfig+0x294>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001db0:	4e34      	ldr	r6, [pc, #208]	; (8001e84 <HAL_RCC_OscConfig+0x290>)
      __HAL_RCC_LSI_DISABLE();
 8001db2:	f8c2 3e80 	str.w	r3, [r2, #3712]	; 0xe80
      tickstart = HAL_GetTick();
 8001db6:	f7ff f8cf 	bl	8000f58 <HAL_GetTick>
 8001dba:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dbc:	e004      	b.n	8001dc8 <HAL_RCC_OscConfig+0x1d4>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001dbe:	f7ff f8cb 	bl	8000f58 <HAL_GetTick>
 8001dc2:	1b40      	subs	r0, r0, r5
 8001dc4:	2802      	cmp	r0, #2
 8001dc6:	d84c      	bhi.n	8001e62 <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dc8:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8001dca:	079f      	lsls	r7, r3, #30
 8001dcc:	d4f7      	bmi.n	8001dbe <HAL_RCC_OscConfig+0x1ca>
 8001dce:	e7dd      	b.n	8001d8c <HAL_RCC_OscConfig+0x198>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dd0:	9301      	str	r3, [sp, #4]
 8001dd2:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001dd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dd8:	6413      	str	r3, [r2, #64]	; 0x40
 8001dda:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001ddc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001de0:	9301      	str	r3, [sp, #4]
 8001de2:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001de4:	2501      	movs	r5, #1
 8001de6:	e774      	b.n	8001cd2 <HAL_RCC_OscConfig+0xde>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001de8:	684a      	ldr	r2, [r1, #4]
 8001dea:	0250      	lsls	r0, r2, #9
 8001dec:	f57f af19 	bpl.w	8001c22 <HAL_RCC_OscConfig+0x2e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001df0:	4a24      	ldr	r2, [pc, #144]	; (8001e84 <HAL_RCC_OscConfig+0x290>)
 8001df2:	6812      	ldr	r2, [r2, #0]
 8001df4:	0391      	lsls	r1, r2, #14
 8001df6:	f57f af37 	bpl.w	8001c68 <HAL_RCC_OscConfig+0x74>
 8001dfa:	6862      	ldr	r2, [r4, #4]
 8001dfc:	2a00      	cmp	r2, #0
 8001dfe:	f47f af33 	bne.w	8001c68 <HAL_RCC_OscConfig+0x74>
 8001e02:	e7d0      	b.n	8001da6 <HAL_RCC_OscConfig+0x1b2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e04:	4a1f      	ldr	r2, [pc, #124]	; (8001e84 <HAL_RCC_OscConfig+0x290>)
 8001e06:	6813      	ldr	r3, [r2, #0]
 8001e08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e0c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001e0e:	f7ff f8a3 	bl	8000f58 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e12:	4e1c      	ldr	r6, [pc, #112]	; (8001e84 <HAL_RCC_OscConfig+0x290>)
        tickstart = HAL_GetTick();
 8001e14:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e16:	e004      	b.n	8001e22 <HAL_RCC_OscConfig+0x22e>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e18:	f7ff f89e 	bl	8000f58 <HAL_GetTick>
 8001e1c:	1b40      	subs	r0, r0, r5
 8001e1e:	2864      	cmp	r0, #100	; 0x64
 8001e20:	d81f      	bhi.n	8001e62 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e22:	6833      	ldr	r3, [r6, #0]
 8001e24:	039a      	lsls	r2, r3, #14
 8001e26:	d5f7      	bpl.n	8001e18 <HAL_RCC_OscConfig+0x224>
 8001e28:	e71d      	b.n	8001c66 <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e2a:	4916      	ldr	r1, [pc, #88]	; (8001e84 <HAL_RCC_OscConfig+0x290>)
 8001e2c:	6920      	ldr	r0, [r4, #16]
 8001e2e:	680a      	ldr	r2, [r1, #0]
 8001e30:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8001e34:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 8001e38:	600a      	str	r2, [r1, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e3a:	071a      	lsls	r2, r3, #28
 8001e3c:	f57f af41 	bpl.w	8001cc2 <HAL_RCC_OscConfig+0xce>
 8001e40:	e791      	b.n	8001d66 <HAL_RCC_OscConfig+0x172>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e42:	6833      	ldr	r3, [r6, #0]
 8001e44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e48:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001e4a:	f7ff f885 	bl	8000f58 <HAL_GetTick>
 8001e4e:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e50:	6833      	ldr	r3, [r6, #0]
 8001e52:	05da      	lsls	r2, r3, #23
 8001e54:	f53f af42 	bmi.w	8001cdc <HAL_RCC_OscConfig+0xe8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e58:	f7ff f87e 	bl	8000f58 <HAL_GetTick>
 8001e5c:	1bc0      	subs	r0, r0, r7
 8001e5e:	2802      	cmp	r0, #2
 8001e60:	d9f6      	bls.n	8001e50 <HAL_RCC_OscConfig+0x25c>
            return HAL_TIMEOUT;
 8001e62:	2003      	movs	r0, #3
}
 8001e64:	b002      	add	sp, #8
 8001e66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e6a:	4a06      	ldr	r2, [pc, #24]	; (8001e84 <HAL_RCC_OscConfig+0x290>)
 8001e6c:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8001e6e:	f043 0301 	orr.w	r3, r3, #1
 8001e72:	6713      	str	r3, [r2, #112]	; 0x70
      tickstart = HAL_GetTick();
 8001e74:	f7ff f870 	bl	8000f58 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e78:	4f02      	ldr	r7, [pc, #8]	; (8001e84 <HAL_RCC_OscConfig+0x290>)
      tickstart = HAL_GetTick();
 8001e7a:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e7c:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e80:	e00b      	b.n	8001e9a <HAL_RCC_OscConfig+0x2a6>
 8001e82:	bf00      	nop
 8001e84:	40023800 	.word	0x40023800
 8001e88:	42470000 	.word	0x42470000
 8001e8c:	40007000 	.word	0x40007000
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e90:	f7ff f862 	bl	8000f58 <HAL_GetTick>
 8001e94:	1b80      	subs	r0, r0, r6
 8001e96:	4540      	cmp	r0, r8
 8001e98:	d8e3      	bhi.n	8001e62 <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e9a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001e9c:	079b      	lsls	r3, r3, #30
 8001e9e:	d5f7      	bpl.n	8001e90 <HAL_RCC_OscConfig+0x29c>
    if(pwrclkchanged == SET)
 8001ea0:	2d00      	cmp	r5, #0
 8001ea2:	f43f af40 	beq.w	8001d26 <HAL_RCC_OscConfig+0x132>
 8001ea6:	e044      	b.n	8001f32 <HAL_RCC_OscConfig+0x33e>
        __HAL_RCC_HSI_DISABLE();
 8001ea8:	4a42      	ldr	r2, [pc, #264]	; (8001fb4 <HAL_RCC_OscConfig+0x3c0>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001eaa:	4e43      	ldr	r6, [pc, #268]	; (8001fb8 <HAL_RCC_OscConfig+0x3c4>)
        __HAL_RCC_HSI_DISABLE();
 8001eac:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001eae:	f7ff f853 	bl	8000f58 <HAL_GetTick>
 8001eb2:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001eb4:	e004      	b.n	8001ec0 <HAL_RCC_OscConfig+0x2cc>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001eb6:	f7ff f84f 	bl	8000f58 <HAL_GetTick>
 8001eba:	1b40      	subs	r0, r0, r5
 8001ebc:	2802      	cmp	r0, #2
 8001ebe:	d8d0      	bhi.n	8001e62 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ec0:	6833      	ldr	r3, [r6, #0]
 8001ec2:	0799      	lsls	r1, r3, #30
 8001ec4:	d4f7      	bmi.n	8001eb6 <HAL_RCC_OscConfig+0x2c2>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ec6:	6823      	ldr	r3, [r4, #0]
 8001ec8:	e6f9      	b.n	8001cbe <HAL_RCC_OscConfig+0xca>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001eca:	2801      	cmp	r0, #1
 8001ecc:	f43f af48 	beq.w	8001d60 <HAL_RCC_OscConfig+0x16c>
        pll_config = RCC->PLLCFGR;
 8001ed0:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ed2:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ed4:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ed8:	4291      	cmp	r1, r2
 8001eda:	f47f af64 	bne.w	8001da6 <HAL_RCC_OscConfig+0x1b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ede:	6a22      	ldr	r2, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001ee0:	f003 013f 	and.w	r1, r3, #63	; 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ee4:	4291      	cmp	r1, r2
 8001ee6:	f47f af5e 	bne.w	8001da6 <HAL_RCC_OscConfig+0x1b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001eea:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001eec:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8001ef0:	401a      	ands	r2, r3
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001ef2:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8001ef6:	f47f af56 	bne.w	8001da6 <HAL_RCC_OscConfig+0x1b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001efa:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001efc:	0852      	lsrs	r2, r2, #1
 8001efe:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 8001f02:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001f04:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8001f08:	f47f af4d 	bne.w	8001da6 <HAL_RCC_OscConfig+0x1b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001f0c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001f0e:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001f12:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
            return HAL_TIMEOUT;
 8001f16:	bf14      	ite	ne
 8001f18:	2001      	movne	r0, #1
 8001f1a:	2000      	moveq	r0, #0
 8001f1c:	e720      	b.n	8001d60 <HAL_RCC_OscConfig+0x16c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f1e:	4b26      	ldr	r3, [pc, #152]	; (8001fb8 <HAL_RCC_OscConfig+0x3c4>)
 8001f20:	681a      	ldr	r2, [r3, #0]
 8001f22:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001f26:	601a      	str	r2, [r3, #0]
 8001f28:	681a      	ldr	r2, [r3, #0]
 8001f2a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001f2e:	601a      	str	r2, [r3, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001f30:	e76d      	b.n	8001e0e <HAL_RCC_OscConfig+0x21a>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f32:	4a21      	ldr	r2, [pc, #132]	; (8001fb8 <HAL_RCC_OscConfig+0x3c4>)
 8001f34:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001f36:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f3a:	6413      	str	r3, [r2, #64]	; 0x40
 8001f3c:	e6f3      	b.n	8001d26 <HAL_RCC_OscConfig+0x132>
    return HAL_ERROR;
 8001f3e:	2001      	movs	r0, #1
}
 8001f40:	4770      	bx	lr
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f42:	4b1d      	ldr	r3, [pc, #116]	; (8001fb8 <HAL_RCC_OscConfig+0x3c4>)
 8001f44:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001f46:	f042 0204 	orr.w	r2, r2, #4
 8001f4a:	671a      	str	r2, [r3, #112]	; 0x70
 8001f4c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001f4e:	f042 0201 	orr.w	r2, r2, #1
 8001f52:	671a      	str	r2, [r3, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001f54:	e78e      	b.n	8001e74 <HAL_RCC_OscConfig+0x280>
        tickstart = HAL_GetTick();
 8001f56:	f7fe ffff 	bl	8000f58 <HAL_GetTick>
 8001f5a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f5c:	e005      	b.n	8001f6a <HAL_RCC_OscConfig+0x376>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f5e:	f7fe fffb 	bl	8000f58 <HAL_GetTick>
 8001f62:	1b80      	subs	r0, r0, r6
 8001f64:	2802      	cmp	r0, #2
 8001f66:	f63f af7c 	bhi.w	8001e62 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f6a:	682b      	ldr	r3, [r5, #0]
 8001f6c:	0199      	lsls	r1, r3, #6
 8001f6e:	d4f6      	bmi.n	8001f5e <HAL_RCC_OscConfig+0x36a>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001f70:	e9d4 3107 	ldrd	r3, r1, [r4, #28]
 8001f74:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001f76:	430b      	orrs	r3, r1
 8001f78:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001f7c:	e9d4 210a 	ldrd	r2, r1, [r4, #40]	; 0x28
 8001f80:	0852      	lsrs	r2, r2, #1
 8001f82:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8001f86:	3a01      	subs	r2, #1
        __HAL_RCC_PLL_ENABLE();
 8001f88:	490a      	ldr	r1, [pc, #40]	; (8001fb4 <HAL_RCC_OscConfig+0x3c0>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001f8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 8001f8e:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001f90:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001f92:	660a      	str	r2, [r1, #96]	; 0x60
        tickstart = HAL_GetTick();
 8001f94:	f7fe ffe0 	bl	8000f58 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f98:	4d07      	ldr	r5, [pc, #28]	; (8001fb8 <HAL_RCC_OscConfig+0x3c4>)
        tickstart = HAL_GetTick();
 8001f9a:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f9c:	e005      	b.n	8001faa <HAL_RCC_OscConfig+0x3b6>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f9e:	f7fe ffdb 	bl	8000f58 <HAL_GetTick>
 8001fa2:	1b00      	subs	r0, r0, r4
 8001fa4:	2802      	cmp	r0, #2
 8001fa6:	f63f af5c 	bhi.w	8001e62 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001faa:	682b      	ldr	r3, [r5, #0]
 8001fac:	019a      	lsls	r2, r3, #6
 8001fae:	d5f6      	bpl.n	8001f9e <HAL_RCC_OscConfig+0x3aa>
 8001fb0:	e6d5      	b.n	8001d5e <HAL_RCC_OscConfig+0x16a>
 8001fb2:	bf00      	nop
 8001fb4:	42470000 	.word	0x42470000
 8001fb8:	40023800 	.word	0x40023800

08001fbc <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001fbc:	4916      	ldr	r1, [pc, #88]	; (8002018 <HAL_RCC_GetSysClockFreq+0x5c>)
{
 8001fbe:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001fc0:	688b      	ldr	r3, [r1, #8]
 8001fc2:	f003 030c 	and.w	r3, r3, #12
 8001fc6:	2b04      	cmp	r3, #4
 8001fc8:	d01b      	beq.n	8002002 <HAL_RCC_GetSysClockFreq+0x46>
 8001fca:	2b08      	cmp	r3, #8
 8001fcc:	d117      	bne.n	8001ffe <HAL_RCC_GetSysClockFreq+0x42>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001fce:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001fd0:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001fd2:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001fd4:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001fd8:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001fdc:	d113      	bne.n	8002006 <HAL_RCC_GetSysClockFreq+0x4a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001fde:	480f      	ldr	r0, [pc, #60]	; (800201c <HAL_RCC_GetSysClockFreq+0x60>)
 8001fe0:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001fe4:	fba1 0100 	umull	r0, r1, r1, r0
 8001fe8:	f7fe f942 	bl	8000270 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001fec:	4b0a      	ldr	r3, [pc, #40]	; (8002018 <HAL_RCC_GetSysClockFreq+0x5c>)
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001ff4:	3301      	adds	r3, #1
 8001ff6:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8001ff8:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001ffc:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 8001ffe:	4807      	ldr	r0, [pc, #28]	; (800201c <HAL_RCC_GetSysClockFreq+0x60>)
}
 8002000:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002002:	4807      	ldr	r0, [pc, #28]	; (8002020 <HAL_RCC_GetSysClockFreq+0x64>)
}
 8002004:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002006:	4806      	ldr	r0, [pc, #24]	; (8002020 <HAL_RCC_GetSysClockFreq+0x64>)
 8002008:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800200c:	2300      	movs	r3, #0
 800200e:	fba1 0100 	umull	r0, r1, r1, r0
 8002012:	f7fe f92d 	bl	8000270 <__aeabi_uldivmod>
 8002016:	e7e9      	b.n	8001fec <HAL_RCC_GetSysClockFreq+0x30>
 8002018:	40023800 	.word	0x40023800
 800201c:	00f42400 	.word	0x00f42400
 8002020:	007a1200 	.word	0x007a1200

08002024 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8002024:	2800      	cmp	r0, #0
 8002026:	f000 8087 	beq.w	8002138 <HAL_RCC_ClockConfig+0x114>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800202a:	4a48      	ldr	r2, [pc, #288]	; (800214c <HAL_RCC_ClockConfig+0x128>)
 800202c:	6813      	ldr	r3, [r2, #0]
 800202e:	f003 0307 	and.w	r3, r3, #7
 8002032:	428b      	cmp	r3, r1
{
 8002034:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002038:	460d      	mov	r5, r1
 800203a:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800203c:	d209      	bcs.n	8002052 <HAL_RCC_ClockConfig+0x2e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800203e:	b2cb      	uxtb	r3, r1
 8002040:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002042:	6813      	ldr	r3, [r2, #0]
 8002044:	f003 0307 	and.w	r3, r3, #7
 8002048:	428b      	cmp	r3, r1
 800204a:	d002      	beq.n	8002052 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 800204c:	2001      	movs	r0, #1
}
 800204e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002052:	6823      	ldr	r3, [r4, #0]
 8002054:	0798      	lsls	r0, r3, #30
 8002056:	d514      	bpl.n	8002082 <HAL_RCC_ClockConfig+0x5e>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002058:	0759      	lsls	r1, r3, #29
 800205a:	d504      	bpl.n	8002066 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800205c:	493c      	ldr	r1, [pc, #240]	; (8002150 <HAL_RCC_ClockConfig+0x12c>)
 800205e:	688a      	ldr	r2, [r1, #8]
 8002060:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 8002064:	608a      	str	r2, [r1, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002066:	071a      	lsls	r2, r3, #28
 8002068:	d504      	bpl.n	8002074 <HAL_RCC_ClockConfig+0x50>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800206a:	4939      	ldr	r1, [pc, #228]	; (8002150 <HAL_RCC_ClockConfig+0x12c>)
 800206c:	688a      	ldr	r2, [r1, #8]
 800206e:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 8002072:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002074:	4936      	ldr	r1, [pc, #216]	; (8002150 <HAL_RCC_ClockConfig+0x12c>)
 8002076:	68a0      	ldr	r0, [r4, #8]
 8002078:	688a      	ldr	r2, [r1, #8]
 800207a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800207e:	4302      	orrs	r2, r0
 8002080:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002082:	07df      	lsls	r7, r3, #31
 8002084:	d521      	bpl.n	80020ca <HAL_RCC_ClockConfig+0xa6>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002086:	6862      	ldr	r2, [r4, #4]
 8002088:	2a01      	cmp	r2, #1
 800208a:	d057      	beq.n	800213c <HAL_RCC_ClockConfig+0x118>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800208c:	1e93      	subs	r3, r2, #2
 800208e:	2b01      	cmp	r3, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002090:	4b2f      	ldr	r3, [pc, #188]	; (8002150 <HAL_RCC_ClockConfig+0x12c>)
 8002092:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002094:	d94d      	bls.n	8002132 <HAL_RCC_ClockConfig+0x10e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002096:	0799      	lsls	r1, r3, #30
 8002098:	d5d8      	bpl.n	800204c <HAL_RCC_ClockConfig+0x28>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800209a:	4e2d      	ldr	r6, [pc, #180]	; (8002150 <HAL_RCC_ClockConfig+0x12c>)
 800209c:	68b3      	ldr	r3, [r6, #8]
 800209e:	f023 0303 	bic.w	r3, r3, #3
 80020a2:	4313      	orrs	r3, r2
 80020a4:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80020a6:	f7fe ff57 	bl	8000f58 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020aa:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80020ae:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020b0:	e004      	b.n	80020bc <HAL_RCC_ClockConfig+0x98>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020b2:	f7fe ff51 	bl	8000f58 <HAL_GetTick>
 80020b6:	1bc0      	subs	r0, r0, r7
 80020b8:	4540      	cmp	r0, r8
 80020ba:	d844      	bhi.n	8002146 <HAL_RCC_ClockConfig+0x122>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020bc:	68b3      	ldr	r3, [r6, #8]
 80020be:	6862      	ldr	r2, [r4, #4]
 80020c0:	f003 030c 	and.w	r3, r3, #12
 80020c4:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80020c8:	d1f3      	bne.n	80020b2 <HAL_RCC_ClockConfig+0x8e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80020ca:	4a20      	ldr	r2, [pc, #128]	; (800214c <HAL_RCC_ClockConfig+0x128>)
 80020cc:	6813      	ldr	r3, [r2, #0]
 80020ce:	f003 0307 	and.w	r3, r3, #7
 80020d2:	42ab      	cmp	r3, r5
 80020d4:	d906      	bls.n	80020e4 <HAL_RCC_ClockConfig+0xc0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020d6:	b2eb      	uxtb	r3, r5
 80020d8:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020da:	6813      	ldr	r3, [r2, #0]
 80020dc:	f003 0307 	and.w	r3, r3, #7
 80020e0:	42ab      	cmp	r3, r5
 80020e2:	d1b3      	bne.n	800204c <HAL_RCC_ClockConfig+0x28>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020e4:	6823      	ldr	r3, [r4, #0]
 80020e6:	075a      	lsls	r2, r3, #29
 80020e8:	d506      	bpl.n	80020f8 <HAL_RCC_ClockConfig+0xd4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80020ea:	4919      	ldr	r1, [pc, #100]	; (8002150 <HAL_RCC_ClockConfig+0x12c>)
 80020ec:	68e0      	ldr	r0, [r4, #12]
 80020ee:	688a      	ldr	r2, [r1, #8]
 80020f0:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 80020f4:	4302      	orrs	r2, r0
 80020f6:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020f8:	071b      	lsls	r3, r3, #28
 80020fa:	d507      	bpl.n	800210c <HAL_RCC_ClockConfig+0xe8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80020fc:	4a14      	ldr	r2, [pc, #80]	; (8002150 <HAL_RCC_ClockConfig+0x12c>)
 80020fe:	6921      	ldr	r1, [r4, #16]
 8002100:	6893      	ldr	r3, [r2, #8]
 8002102:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002106:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800210a:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800210c:	f7ff ff56 	bl	8001fbc <HAL_RCC_GetSysClockFreq>
 8002110:	4a0f      	ldr	r2, [pc, #60]	; (8002150 <HAL_RCC_ClockConfig+0x12c>)
 8002112:	4c10      	ldr	r4, [pc, #64]	; (8002154 <HAL_RCC_ClockConfig+0x130>)
 8002114:	6892      	ldr	r2, [r2, #8]
 8002116:	4910      	ldr	r1, [pc, #64]	; (8002158 <HAL_RCC_ClockConfig+0x134>)
 8002118:	f3c2 1203 	ubfx	r2, r2, #4, #4
 800211c:	4603      	mov	r3, r0
 800211e:	5ca2      	ldrb	r2, [r4, r2]
  HAL_InitTick (uwTickPrio);
 8002120:	480e      	ldr	r0, [pc, #56]	; (800215c <HAL_RCC_ClockConfig+0x138>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002122:	40d3      	lsrs	r3, r2
  HAL_InitTick (uwTickPrio);
 8002124:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002126:	600b      	str	r3, [r1, #0]
  HAL_InitTick (uwTickPrio);
 8002128:	f7fe fecc 	bl	8000ec4 <HAL_InitTick>
  return HAL_OK;
 800212c:	2000      	movs	r0, #0
}
 800212e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002132:	0198      	lsls	r0, r3, #6
 8002134:	d4b1      	bmi.n	800209a <HAL_RCC_ClockConfig+0x76>
 8002136:	e789      	b.n	800204c <HAL_RCC_ClockConfig+0x28>
    return HAL_ERROR;
 8002138:	2001      	movs	r0, #1
}
 800213a:	4770      	bx	lr
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800213c:	4b04      	ldr	r3, [pc, #16]	; (8002150 <HAL_RCC_ClockConfig+0x12c>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	039e      	lsls	r6, r3, #14
 8002142:	d4aa      	bmi.n	800209a <HAL_RCC_ClockConfig+0x76>
 8002144:	e782      	b.n	800204c <HAL_RCC_ClockConfig+0x28>
        return HAL_TIMEOUT;
 8002146:	2003      	movs	r0, #3
 8002148:	e781      	b.n	800204e <HAL_RCC_ClockConfig+0x2a>
 800214a:	bf00      	nop
 800214c:	40023c00 	.word	0x40023c00
 8002150:	40023800 	.word	0x40023800
 8002154:	08003608 	.word	0x08003608
 8002158:	20000000 	.word	0x20000000
 800215c:	20000008 	.word	0x20000008

08002160 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002160:	4b04      	ldr	r3, [pc, #16]	; (8002174 <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 8002162:	4905      	ldr	r1, [pc, #20]	; (8002178 <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002164:	689b      	ldr	r3, [r3, #8]
 8002166:	4a05      	ldr	r2, [pc, #20]	; (800217c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002168:	6808      	ldr	r0, [r1, #0]
 800216a:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800216e:	5cd3      	ldrb	r3, [r2, r3]
}
 8002170:	40d8      	lsrs	r0, r3
 8002172:	4770      	bx	lr
 8002174:	40023800 	.word	0x40023800
 8002178:	20000000 	.word	0x20000000
 800217c:	08003618 	.word	0x08003618

08002180 <__assert_func>:
 8002180:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002182:	4614      	mov	r4, r2
 8002184:	461a      	mov	r2, r3
 8002186:	4b09      	ldr	r3, [pc, #36]	; (80021ac <__assert_func+0x2c>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4605      	mov	r5, r0
 800218c:	68d8      	ldr	r0, [r3, #12]
 800218e:	b14c      	cbz	r4, 80021a4 <__assert_func+0x24>
 8002190:	4b07      	ldr	r3, [pc, #28]	; (80021b0 <__assert_func+0x30>)
 8002192:	9100      	str	r1, [sp, #0]
 8002194:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8002198:	4906      	ldr	r1, [pc, #24]	; (80021b4 <__assert_func+0x34>)
 800219a:	462b      	mov	r3, r5
 800219c:	f000 f814 	bl	80021c8 <fiprintf>
 80021a0:	f000 fc1e 	bl	80029e0 <abort>
 80021a4:	4b04      	ldr	r3, [pc, #16]	; (80021b8 <__assert_func+0x38>)
 80021a6:	461c      	mov	r4, r3
 80021a8:	e7f3      	b.n	8002192 <__assert_func+0x12>
 80021aa:	bf00      	nop
 80021ac:	2000000c 	.word	0x2000000c
 80021b0:	08003620 	.word	0x08003620
 80021b4:	0800362d 	.word	0x0800362d
 80021b8:	0800365b 	.word	0x0800365b

080021bc <__errno>:
 80021bc:	4b01      	ldr	r3, [pc, #4]	; (80021c4 <__errno+0x8>)
 80021be:	6818      	ldr	r0, [r3, #0]
 80021c0:	4770      	bx	lr
 80021c2:	bf00      	nop
 80021c4:	2000000c 	.word	0x2000000c

080021c8 <fiprintf>:
 80021c8:	b40e      	push	{r1, r2, r3}
 80021ca:	b503      	push	{r0, r1, lr}
 80021cc:	4601      	mov	r1, r0
 80021ce:	ab03      	add	r3, sp, #12
 80021d0:	4805      	ldr	r0, [pc, #20]	; (80021e8 <fiprintf+0x20>)
 80021d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80021d6:	6800      	ldr	r0, [r0, #0]
 80021d8:	9301      	str	r3, [sp, #4]
 80021da:	f000 f85d 	bl	8002298 <_vfiprintf_r>
 80021de:	b002      	add	sp, #8
 80021e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80021e4:	b003      	add	sp, #12
 80021e6:	4770      	bx	lr
 80021e8:	2000000c 	.word	0x2000000c

080021ec <__libc_init_array>:
 80021ec:	b570      	push	{r4, r5, r6, lr}
 80021ee:	4d0d      	ldr	r5, [pc, #52]	; (8002224 <__libc_init_array+0x38>)
 80021f0:	4c0d      	ldr	r4, [pc, #52]	; (8002228 <__libc_init_array+0x3c>)
 80021f2:	1b64      	subs	r4, r4, r5
 80021f4:	10a4      	asrs	r4, r4, #2
 80021f6:	2600      	movs	r6, #0
 80021f8:	42a6      	cmp	r6, r4
 80021fa:	d109      	bne.n	8002210 <__libc_init_array+0x24>
 80021fc:	4d0b      	ldr	r5, [pc, #44]	; (800222c <__libc_init_array+0x40>)
 80021fe:	4c0c      	ldr	r4, [pc, #48]	; (8002230 <__libc_init_array+0x44>)
 8002200:	f001 f9bc 	bl	800357c <_init>
 8002204:	1b64      	subs	r4, r4, r5
 8002206:	10a4      	asrs	r4, r4, #2
 8002208:	2600      	movs	r6, #0
 800220a:	42a6      	cmp	r6, r4
 800220c:	d105      	bne.n	800221a <__libc_init_array+0x2e>
 800220e:	bd70      	pop	{r4, r5, r6, pc}
 8002210:	f855 3b04 	ldr.w	r3, [r5], #4
 8002214:	4798      	blx	r3
 8002216:	3601      	adds	r6, #1
 8002218:	e7ee      	b.n	80021f8 <__libc_init_array+0xc>
 800221a:	f855 3b04 	ldr.w	r3, [r5], #4
 800221e:	4798      	blx	r3
 8002220:	3601      	adds	r6, #1
 8002222:	e7f2      	b.n	800220a <__libc_init_array+0x1e>
 8002224:	080036fc 	.word	0x080036fc
 8002228:	080036fc 	.word	0x080036fc
 800222c:	080036fc 	.word	0x080036fc
 8002230:	08003700 	.word	0x08003700

08002234 <memset>:
 8002234:	4402      	add	r2, r0
 8002236:	4603      	mov	r3, r0
 8002238:	4293      	cmp	r3, r2
 800223a:	d100      	bne.n	800223e <memset+0xa>
 800223c:	4770      	bx	lr
 800223e:	f803 1b01 	strb.w	r1, [r3], #1
 8002242:	e7f9      	b.n	8002238 <memset+0x4>

08002244 <__sfputc_r>:
 8002244:	6893      	ldr	r3, [r2, #8]
 8002246:	3b01      	subs	r3, #1
 8002248:	2b00      	cmp	r3, #0
 800224a:	b410      	push	{r4}
 800224c:	6093      	str	r3, [r2, #8]
 800224e:	da08      	bge.n	8002262 <__sfputc_r+0x1e>
 8002250:	6994      	ldr	r4, [r2, #24]
 8002252:	42a3      	cmp	r3, r4
 8002254:	db01      	blt.n	800225a <__sfputc_r+0x16>
 8002256:	290a      	cmp	r1, #10
 8002258:	d103      	bne.n	8002262 <__sfputc_r+0x1e>
 800225a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800225e:	f000 baff 	b.w	8002860 <__swbuf_r>
 8002262:	6813      	ldr	r3, [r2, #0]
 8002264:	1c58      	adds	r0, r3, #1
 8002266:	6010      	str	r0, [r2, #0]
 8002268:	7019      	strb	r1, [r3, #0]
 800226a:	4608      	mov	r0, r1
 800226c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002270:	4770      	bx	lr

08002272 <__sfputs_r>:
 8002272:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002274:	4606      	mov	r6, r0
 8002276:	460f      	mov	r7, r1
 8002278:	4614      	mov	r4, r2
 800227a:	18d5      	adds	r5, r2, r3
 800227c:	42ac      	cmp	r4, r5
 800227e:	d101      	bne.n	8002284 <__sfputs_r+0x12>
 8002280:	2000      	movs	r0, #0
 8002282:	e007      	b.n	8002294 <__sfputs_r+0x22>
 8002284:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002288:	463a      	mov	r2, r7
 800228a:	4630      	mov	r0, r6
 800228c:	f7ff ffda 	bl	8002244 <__sfputc_r>
 8002290:	1c43      	adds	r3, r0, #1
 8002292:	d1f3      	bne.n	800227c <__sfputs_r+0xa>
 8002294:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002298 <_vfiprintf_r>:
 8002298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800229c:	460d      	mov	r5, r1
 800229e:	b09d      	sub	sp, #116	; 0x74
 80022a0:	4614      	mov	r4, r2
 80022a2:	4698      	mov	r8, r3
 80022a4:	4606      	mov	r6, r0
 80022a6:	b118      	cbz	r0, 80022b0 <_vfiprintf_r+0x18>
 80022a8:	6983      	ldr	r3, [r0, #24]
 80022aa:	b90b      	cbnz	r3, 80022b0 <_vfiprintf_r+0x18>
 80022ac:	f000 fcba 	bl	8002c24 <__sinit>
 80022b0:	4b89      	ldr	r3, [pc, #548]	; (80024d8 <_vfiprintf_r+0x240>)
 80022b2:	429d      	cmp	r5, r3
 80022b4:	d11b      	bne.n	80022ee <_vfiprintf_r+0x56>
 80022b6:	6875      	ldr	r5, [r6, #4]
 80022b8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80022ba:	07d9      	lsls	r1, r3, #31
 80022bc:	d405      	bmi.n	80022ca <_vfiprintf_r+0x32>
 80022be:	89ab      	ldrh	r3, [r5, #12]
 80022c0:	059a      	lsls	r2, r3, #22
 80022c2:	d402      	bmi.n	80022ca <_vfiprintf_r+0x32>
 80022c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80022c6:	f000 fd4b 	bl	8002d60 <__retarget_lock_acquire_recursive>
 80022ca:	89ab      	ldrh	r3, [r5, #12]
 80022cc:	071b      	lsls	r3, r3, #28
 80022ce:	d501      	bpl.n	80022d4 <_vfiprintf_r+0x3c>
 80022d0:	692b      	ldr	r3, [r5, #16]
 80022d2:	b9eb      	cbnz	r3, 8002310 <_vfiprintf_r+0x78>
 80022d4:	4629      	mov	r1, r5
 80022d6:	4630      	mov	r0, r6
 80022d8:	f000 fb14 	bl	8002904 <__swsetup_r>
 80022dc:	b1c0      	cbz	r0, 8002310 <_vfiprintf_r+0x78>
 80022de:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80022e0:	07dc      	lsls	r4, r3, #31
 80022e2:	d50e      	bpl.n	8002302 <_vfiprintf_r+0x6a>
 80022e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80022e8:	b01d      	add	sp, #116	; 0x74
 80022ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80022ee:	4b7b      	ldr	r3, [pc, #492]	; (80024dc <_vfiprintf_r+0x244>)
 80022f0:	429d      	cmp	r5, r3
 80022f2:	d101      	bne.n	80022f8 <_vfiprintf_r+0x60>
 80022f4:	68b5      	ldr	r5, [r6, #8]
 80022f6:	e7df      	b.n	80022b8 <_vfiprintf_r+0x20>
 80022f8:	4b79      	ldr	r3, [pc, #484]	; (80024e0 <_vfiprintf_r+0x248>)
 80022fa:	429d      	cmp	r5, r3
 80022fc:	bf08      	it	eq
 80022fe:	68f5      	ldreq	r5, [r6, #12]
 8002300:	e7da      	b.n	80022b8 <_vfiprintf_r+0x20>
 8002302:	89ab      	ldrh	r3, [r5, #12]
 8002304:	0598      	lsls	r0, r3, #22
 8002306:	d4ed      	bmi.n	80022e4 <_vfiprintf_r+0x4c>
 8002308:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800230a:	f000 fd2a 	bl	8002d62 <__retarget_lock_release_recursive>
 800230e:	e7e9      	b.n	80022e4 <_vfiprintf_r+0x4c>
 8002310:	2300      	movs	r3, #0
 8002312:	9309      	str	r3, [sp, #36]	; 0x24
 8002314:	2320      	movs	r3, #32
 8002316:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800231a:	f8cd 800c 	str.w	r8, [sp, #12]
 800231e:	2330      	movs	r3, #48	; 0x30
 8002320:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80024e4 <_vfiprintf_r+0x24c>
 8002324:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002328:	f04f 0901 	mov.w	r9, #1
 800232c:	4623      	mov	r3, r4
 800232e:	469a      	mov	sl, r3
 8002330:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002334:	b10a      	cbz	r2, 800233a <_vfiprintf_r+0xa2>
 8002336:	2a25      	cmp	r2, #37	; 0x25
 8002338:	d1f9      	bne.n	800232e <_vfiprintf_r+0x96>
 800233a:	ebba 0b04 	subs.w	fp, sl, r4
 800233e:	d00b      	beq.n	8002358 <_vfiprintf_r+0xc0>
 8002340:	465b      	mov	r3, fp
 8002342:	4622      	mov	r2, r4
 8002344:	4629      	mov	r1, r5
 8002346:	4630      	mov	r0, r6
 8002348:	f7ff ff93 	bl	8002272 <__sfputs_r>
 800234c:	3001      	adds	r0, #1
 800234e:	f000 80aa 	beq.w	80024a6 <_vfiprintf_r+0x20e>
 8002352:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002354:	445a      	add	r2, fp
 8002356:	9209      	str	r2, [sp, #36]	; 0x24
 8002358:	f89a 3000 	ldrb.w	r3, [sl]
 800235c:	2b00      	cmp	r3, #0
 800235e:	f000 80a2 	beq.w	80024a6 <_vfiprintf_r+0x20e>
 8002362:	2300      	movs	r3, #0
 8002364:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002368:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800236c:	f10a 0a01 	add.w	sl, sl, #1
 8002370:	9304      	str	r3, [sp, #16]
 8002372:	9307      	str	r3, [sp, #28]
 8002374:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002378:	931a      	str	r3, [sp, #104]	; 0x68
 800237a:	4654      	mov	r4, sl
 800237c:	2205      	movs	r2, #5
 800237e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002382:	4858      	ldr	r0, [pc, #352]	; (80024e4 <_vfiprintf_r+0x24c>)
 8002384:	f7fd ff24 	bl	80001d0 <memchr>
 8002388:	9a04      	ldr	r2, [sp, #16]
 800238a:	b9d8      	cbnz	r0, 80023c4 <_vfiprintf_r+0x12c>
 800238c:	06d1      	lsls	r1, r2, #27
 800238e:	bf44      	itt	mi
 8002390:	2320      	movmi	r3, #32
 8002392:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002396:	0713      	lsls	r3, r2, #28
 8002398:	bf44      	itt	mi
 800239a:	232b      	movmi	r3, #43	; 0x2b
 800239c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80023a0:	f89a 3000 	ldrb.w	r3, [sl]
 80023a4:	2b2a      	cmp	r3, #42	; 0x2a
 80023a6:	d015      	beq.n	80023d4 <_vfiprintf_r+0x13c>
 80023a8:	9a07      	ldr	r2, [sp, #28]
 80023aa:	4654      	mov	r4, sl
 80023ac:	2000      	movs	r0, #0
 80023ae:	f04f 0c0a 	mov.w	ip, #10
 80023b2:	4621      	mov	r1, r4
 80023b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80023b8:	3b30      	subs	r3, #48	; 0x30
 80023ba:	2b09      	cmp	r3, #9
 80023bc:	d94e      	bls.n	800245c <_vfiprintf_r+0x1c4>
 80023be:	b1b0      	cbz	r0, 80023ee <_vfiprintf_r+0x156>
 80023c0:	9207      	str	r2, [sp, #28]
 80023c2:	e014      	b.n	80023ee <_vfiprintf_r+0x156>
 80023c4:	eba0 0308 	sub.w	r3, r0, r8
 80023c8:	fa09 f303 	lsl.w	r3, r9, r3
 80023cc:	4313      	orrs	r3, r2
 80023ce:	9304      	str	r3, [sp, #16]
 80023d0:	46a2      	mov	sl, r4
 80023d2:	e7d2      	b.n	800237a <_vfiprintf_r+0xe2>
 80023d4:	9b03      	ldr	r3, [sp, #12]
 80023d6:	1d19      	adds	r1, r3, #4
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	9103      	str	r1, [sp, #12]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	bfbb      	ittet	lt
 80023e0:	425b      	neglt	r3, r3
 80023e2:	f042 0202 	orrlt.w	r2, r2, #2
 80023e6:	9307      	strge	r3, [sp, #28]
 80023e8:	9307      	strlt	r3, [sp, #28]
 80023ea:	bfb8      	it	lt
 80023ec:	9204      	strlt	r2, [sp, #16]
 80023ee:	7823      	ldrb	r3, [r4, #0]
 80023f0:	2b2e      	cmp	r3, #46	; 0x2e
 80023f2:	d10c      	bne.n	800240e <_vfiprintf_r+0x176>
 80023f4:	7863      	ldrb	r3, [r4, #1]
 80023f6:	2b2a      	cmp	r3, #42	; 0x2a
 80023f8:	d135      	bne.n	8002466 <_vfiprintf_r+0x1ce>
 80023fa:	9b03      	ldr	r3, [sp, #12]
 80023fc:	1d1a      	adds	r2, r3, #4
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	9203      	str	r2, [sp, #12]
 8002402:	2b00      	cmp	r3, #0
 8002404:	bfb8      	it	lt
 8002406:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800240a:	3402      	adds	r4, #2
 800240c:	9305      	str	r3, [sp, #20]
 800240e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80024f4 <_vfiprintf_r+0x25c>
 8002412:	7821      	ldrb	r1, [r4, #0]
 8002414:	2203      	movs	r2, #3
 8002416:	4650      	mov	r0, sl
 8002418:	f7fd feda 	bl	80001d0 <memchr>
 800241c:	b140      	cbz	r0, 8002430 <_vfiprintf_r+0x198>
 800241e:	2340      	movs	r3, #64	; 0x40
 8002420:	eba0 000a 	sub.w	r0, r0, sl
 8002424:	fa03 f000 	lsl.w	r0, r3, r0
 8002428:	9b04      	ldr	r3, [sp, #16]
 800242a:	4303      	orrs	r3, r0
 800242c:	3401      	adds	r4, #1
 800242e:	9304      	str	r3, [sp, #16]
 8002430:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002434:	482c      	ldr	r0, [pc, #176]	; (80024e8 <_vfiprintf_r+0x250>)
 8002436:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800243a:	2206      	movs	r2, #6
 800243c:	f7fd fec8 	bl	80001d0 <memchr>
 8002440:	2800      	cmp	r0, #0
 8002442:	d03f      	beq.n	80024c4 <_vfiprintf_r+0x22c>
 8002444:	4b29      	ldr	r3, [pc, #164]	; (80024ec <_vfiprintf_r+0x254>)
 8002446:	bb1b      	cbnz	r3, 8002490 <_vfiprintf_r+0x1f8>
 8002448:	9b03      	ldr	r3, [sp, #12]
 800244a:	3307      	adds	r3, #7
 800244c:	f023 0307 	bic.w	r3, r3, #7
 8002450:	3308      	adds	r3, #8
 8002452:	9303      	str	r3, [sp, #12]
 8002454:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002456:	443b      	add	r3, r7
 8002458:	9309      	str	r3, [sp, #36]	; 0x24
 800245a:	e767      	b.n	800232c <_vfiprintf_r+0x94>
 800245c:	fb0c 3202 	mla	r2, ip, r2, r3
 8002460:	460c      	mov	r4, r1
 8002462:	2001      	movs	r0, #1
 8002464:	e7a5      	b.n	80023b2 <_vfiprintf_r+0x11a>
 8002466:	2300      	movs	r3, #0
 8002468:	3401      	adds	r4, #1
 800246a:	9305      	str	r3, [sp, #20]
 800246c:	4619      	mov	r1, r3
 800246e:	f04f 0c0a 	mov.w	ip, #10
 8002472:	4620      	mov	r0, r4
 8002474:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002478:	3a30      	subs	r2, #48	; 0x30
 800247a:	2a09      	cmp	r2, #9
 800247c:	d903      	bls.n	8002486 <_vfiprintf_r+0x1ee>
 800247e:	2b00      	cmp	r3, #0
 8002480:	d0c5      	beq.n	800240e <_vfiprintf_r+0x176>
 8002482:	9105      	str	r1, [sp, #20]
 8002484:	e7c3      	b.n	800240e <_vfiprintf_r+0x176>
 8002486:	fb0c 2101 	mla	r1, ip, r1, r2
 800248a:	4604      	mov	r4, r0
 800248c:	2301      	movs	r3, #1
 800248e:	e7f0      	b.n	8002472 <_vfiprintf_r+0x1da>
 8002490:	ab03      	add	r3, sp, #12
 8002492:	9300      	str	r3, [sp, #0]
 8002494:	462a      	mov	r2, r5
 8002496:	4b16      	ldr	r3, [pc, #88]	; (80024f0 <_vfiprintf_r+0x258>)
 8002498:	a904      	add	r1, sp, #16
 800249a:	4630      	mov	r0, r6
 800249c:	f3af 8000 	nop.w
 80024a0:	4607      	mov	r7, r0
 80024a2:	1c78      	adds	r0, r7, #1
 80024a4:	d1d6      	bne.n	8002454 <_vfiprintf_r+0x1bc>
 80024a6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80024a8:	07d9      	lsls	r1, r3, #31
 80024aa:	d405      	bmi.n	80024b8 <_vfiprintf_r+0x220>
 80024ac:	89ab      	ldrh	r3, [r5, #12]
 80024ae:	059a      	lsls	r2, r3, #22
 80024b0:	d402      	bmi.n	80024b8 <_vfiprintf_r+0x220>
 80024b2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80024b4:	f000 fc55 	bl	8002d62 <__retarget_lock_release_recursive>
 80024b8:	89ab      	ldrh	r3, [r5, #12]
 80024ba:	065b      	lsls	r3, r3, #25
 80024bc:	f53f af12 	bmi.w	80022e4 <_vfiprintf_r+0x4c>
 80024c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80024c2:	e711      	b.n	80022e8 <_vfiprintf_r+0x50>
 80024c4:	ab03      	add	r3, sp, #12
 80024c6:	9300      	str	r3, [sp, #0]
 80024c8:	462a      	mov	r2, r5
 80024ca:	4b09      	ldr	r3, [pc, #36]	; (80024f0 <_vfiprintf_r+0x258>)
 80024cc:	a904      	add	r1, sp, #16
 80024ce:	4630      	mov	r0, r6
 80024d0:	f000 f880 	bl	80025d4 <_printf_i>
 80024d4:	e7e4      	b.n	80024a0 <_vfiprintf_r+0x208>
 80024d6:	bf00      	nop
 80024d8:	080036b4 	.word	0x080036b4
 80024dc:	080036d4 	.word	0x080036d4
 80024e0:	08003694 	.word	0x08003694
 80024e4:	08003660 	.word	0x08003660
 80024e8:	0800366a 	.word	0x0800366a
 80024ec:	00000000 	.word	0x00000000
 80024f0:	08002273 	.word	0x08002273
 80024f4:	08003666 	.word	0x08003666

080024f8 <_printf_common>:
 80024f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80024fc:	4616      	mov	r6, r2
 80024fe:	4699      	mov	r9, r3
 8002500:	688a      	ldr	r2, [r1, #8]
 8002502:	690b      	ldr	r3, [r1, #16]
 8002504:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002508:	4293      	cmp	r3, r2
 800250a:	bfb8      	it	lt
 800250c:	4613      	movlt	r3, r2
 800250e:	6033      	str	r3, [r6, #0]
 8002510:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002514:	4607      	mov	r7, r0
 8002516:	460c      	mov	r4, r1
 8002518:	b10a      	cbz	r2, 800251e <_printf_common+0x26>
 800251a:	3301      	adds	r3, #1
 800251c:	6033      	str	r3, [r6, #0]
 800251e:	6823      	ldr	r3, [r4, #0]
 8002520:	0699      	lsls	r1, r3, #26
 8002522:	bf42      	ittt	mi
 8002524:	6833      	ldrmi	r3, [r6, #0]
 8002526:	3302      	addmi	r3, #2
 8002528:	6033      	strmi	r3, [r6, #0]
 800252a:	6825      	ldr	r5, [r4, #0]
 800252c:	f015 0506 	ands.w	r5, r5, #6
 8002530:	d106      	bne.n	8002540 <_printf_common+0x48>
 8002532:	f104 0a19 	add.w	sl, r4, #25
 8002536:	68e3      	ldr	r3, [r4, #12]
 8002538:	6832      	ldr	r2, [r6, #0]
 800253a:	1a9b      	subs	r3, r3, r2
 800253c:	42ab      	cmp	r3, r5
 800253e:	dc26      	bgt.n	800258e <_printf_common+0x96>
 8002540:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002544:	1e13      	subs	r3, r2, #0
 8002546:	6822      	ldr	r2, [r4, #0]
 8002548:	bf18      	it	ne
 800254a:	2301      	movne	r3, #1
 800254c:	0692      	lsls	r2, r2, #26
 800254e:	d42b      	bmi.n	80025a8 <_printf_common+0xb0>
 8002550:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002554:	4649      	mov	r1, r9
 8002556:	4638      	mov	r0, r7
 8002558:	47c0      	blx	r8
 800255a:	3001      	adds	r0, #1
 800255c:	d01e      	beq.n	800259c <_printf_common+0xa4>
 800255e:	6823      	ldr	r3, [r4, #0]
 8002560:	68e5      	ldr	r5, [r4, #12]
 8002562:	6832      	ldr	r2, [r6, #0]
 8002564:	f003 0306 	and.w	r3, r3, #6
 8002568:	2b04      	cmp	r3, #4
 800256a:	bf08      	it	eq
 800256c:	1aad      	subeq	r5, r5, r2
 800256e:	68a3      	ldr	r3, [r4, #8]
 8002570:	6922      	ldr	r2, [r4, #16]
 8002572:	bf0c      	ite	eq
 8002574:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002578:	2500      	movne	r5, #0
 800257a:	4293      	cmp	r3, r2
 800257c:	bfc4      	itt	gt
 800257e:	1a9b      	subgt	r3, r3, r2
 8002580:	18ed      	addgt	r5, r5, r3
 8002582:	2600      	movs	r6, #0
 8002584:	341a      	adds	r4, #26
 8002586:	42b5      	cmp	r5, r6
 8002588:	d11a      	bne.n	80025c0 <_printf_common+0xc8>
 800258a:	2000      	movs	r0, #0
 800258c:	e008      	b.n	80025a0 <_printf_common+0xa8>
 800258e:	2301      	movs	r3, #1
 8002590:	4652      	mov	r2, sl
 8002592:	4649      	mov	r1, r9
 8002594:	4638      	mov	r0, r7
 8002596:	47c0      	blx	r8
 8002598:	3001      	adds	r0, #1
 800259a:	d103      	bne.n	80025a4 <_printf_common+0xac>
 800259c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80025a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80025a4:	3501      	adds	r5, #1
 80025a6:	e7c6      	b.n	8002536 <_printf_common+0x3e>
 80025a8:	18e1      	adds	r1, r4, r3
 80025aa:	1c5a      	adds	r2, r3, #1
 80025ac:	2030      	movs	r0, #48	; 0x30
 80025ae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80025b2:	4422      	add	r2, r4
 80025b4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80025b8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80025bc:	3302      	adds	r3, #2
 80025be:	e7c7      	b.n	8002550 <_printf_common+0x58>
 80025c0:	2301      	movs	r3, #1
 80025c2:	4622      	mov	r2, r4
 80025c4:	4649      	mov	r1, r9
 80025c6:	4638      	mov	r0, r7
 80025c8:	47c0      	blx	r8
 80025ca:	3001      	adds	r0, #1
 80025cc:	d0e6      	beq.n	800259c <_printf_common+0xa4>
 80025ce:	3601      	adds	r6, #1
 80025d0:	e7d9      	b.n	8002586 <_printf_common+0x8e>
	...

080025d4 <_printf_i>:
 80025d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80025d8:	7e0f      	ldrb	r7, [r1, #24]
 80025da:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80025dc:	2f78      	cmp	r7, #120	; 0x78
 80025de:	4691      	mov	r9, r2
 80025e0:	4680      	mov	r8, r0
 80025e2:	460c      	mov	r4, r1
 80025e4:	469a      	mov	sl, r3
 80025e6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80025ea:	d807      	bhi.n	80025fc <_printf_i+0x28>
 80025ec:	2f62      	cmp	r7, #98	; 0x62
 80025ee:	d80a      	bhi.n	8002606 <_printf_i+0x32>
 80025f0:	2f00      	cmp	r7, #0
 80025f2:	f000 80d8 	beq.w	80027a6 <_printf_i+0x1d2>
 80025f6:	2f58      	cmp	r7, #88	; 0x58
 80025f8:	f000 80a3 	beq.w	8002742 <_printf_i+0x16e>
 80025fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002600:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002604:	e03a      	b.n	800267c <_printf_i+0xa8>
 8002606:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800260a:	2b15      	cmp	r3, #21
 800260c:	d8f6      	bhi.n	80025fc <_printf_i+0x28>
 800260e:	a101      	add	r1, pc, #4	; (adr r1, 8002614 <_printf_i+0x40>)
 8002610:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002614:	0800266d 	.word	0x0800266d
 8002618:	08002681 	.word	0x08002681
 800261c:	080025fd 	.word	0x080025fd
 8002620:	080025fd 	.word	0x080025fd
 8002624:	080025fd 	.word	0x080025fd
 8002628:	080025fd 	.word	0x080025fd
 800262c:	08002681 	.word	0x08002681
 8002630:	080025fd 	.word	0x080025fd
 8002634:	080025fd 	.word	0x080025fd
 8002638:	080025fd 	.word	0x080025fd
 800263c:	080025fd 	.word	0x080025fd
 8002640:	0800278d 	.word	0x0800278d
 8002644:	080026b1 	.word	0x080026b1
 8002648:	0800276f 	.word	0x0800276f
 800264c:	080025fd 	.word	0x080025fd
 8002650:	080025fd 	.word	0x080025fd
 8002654:	080027af 	.word	0x080027af
 8002658:	080025fd 	.word	0x080025fd
 800265c:	080026b1 	.word	0x080026b1
 8002660:	080025fd 	.word	0x080025fd
 8002664:	080025fd 	.word	0x080025fd
 8002668:	08002777 	.word	0x08002777
 800266c:	682b      	ldr	r3, [r5, #0]
 800266e:	1d1a      	adds	r2, r3, #4
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	602a      	str	r2, [r5, #0]
 8002674:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002678:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800267c:	2301      	movs	r3, #1
 800267e:	e0a3      	b.n	80027c8 <_printf_i+0x1f4>
 8002680:	6820      	ldr	r0, [r4, #0]
 8002682:	6829      	ldr	r1, [r5, #0]
 8002684:	0606      	lsls	r6, r0, #24
 8002686:	f101 0304 	add.w	r3, r1, #4
 800268a:	d50a      	bpl.n	80026a2 <_printf_i+0xce>
 800268c:	680e      	ldr	r6, [r1, #0]
 800268e:	602b      	str	r3, [r5, #0]
 8002690:	2e00      	cmp	r6, #0
 8002692:	da03      	bge.n	800269c <_printf_i+0xc8>
 8002694:	232d      	movs	r3, #45	; 0x2d
 8002696:	4276      	negs	r6, r6
 8002698:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800269c:	485e      	ldr	r0, [pc, #376]	; (8002818 <_printf_i+0x244>)
 800269e:	230a      	movs	r3, #10
 80026a0:	e019      	b.n	80026d6 <_printf_i+0x102>
 80026a2:	680e      	ldr	r6, [r1, #0]
 80026a4:	602b      	str	r3, [r5, #0]
 80026a6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80026aa:	bf18      	it	ne
 80026ac:	b236      	sxthne	r6, r6
 80026ae:	e7ef      	b.n	8002690 <_printf_i+0xbc>
 80026b0:	682b      	ldr	r3, [r5, #0]
 80026b2:	6820      	ldr	r0, [r4, #0]
 80026b4:	1d19      	adds	r1, r3, #4
 80026b6:	6029      	str	r1, [r5, #0]
 80026b8:	0601      	lsls	r1, r0, #24
 80026ba:	d501      	bpl.n	80026c0 <_printf_i+0xec>
 80026bc:	681e      	ldr	r6, [r3, #0]
 80026be:	e002      	b.n	80026c6 <_printf_i+0xf2>
 80026c0:	0646      	lsls	r6, r0, #25
 80026c2:	d5fb      	bpl.n	80026bc <_printf_i+0xe8>
 80026c4:	881e      	ldrh	r6, [r3, #0]
 80026c6:	4854      	ldr	r0, [pc, #336]	; (8002818 <_printf_i+0x244>)
 80026c8:	2f6f      	cmp	r7, #111	; 0x6f
 80026ca:	bf0c      	ite	eq
 80026cc:	2308      	moveq	r3, #8
 80026ce:	230a      	movne	r3, #10
 80026d0:	2100      	movs	r1, #0
 80026d2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80026d6:	6865      	ldr	r5, [r4, #4]
 80026d8:	60a5      	str	r5, [r4, #8]
 80026da:	2d00      	cmp	r5, #0
 80026dc:	bfa2      	ittt	ge
 80026de:	6821      	ldrge	r1, [r4, #0]
 80026e0:	f021 0104 	bicge.w	r1, r1, #4
 80026e4:	6021      	strge	r1, [r4, #0]
 80026e6:	b90e      	cbnz	r6, 80026ec <_printf_i+0x118>
 80026e8:	2d00      	cmp	r5, #0
 80026ea:	d04d      	beq.n	8002788 <_printf_i+0x1b4>
 80026ec:	4615      	mov	r5, r2
 80026ee:	fbb6 f1f3 	udiv	r1, r6, r3
 80026f2:	fb03 6711 	mls	r7, r3, r1, r6
 80026f6:	5dc7      	ldrb	r7, [r0, r7]
 80026f8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80026fc:	4637      	mov	r7, r6
 80026fe:	42bb      	cmp	r3, r7
 8002700:	460e      	mov	r6, r1
 8002702:	d9f4      	bls.n	80026ee <_printf_i+0x11a>
 8002704:	2b08      	cmp	r3, #8
 8002706:	d10b      	bne.n	8002720 <_printf_i+0x14c>
 8002708:	6823      	ldr	r3, [r4, #0]
 800270a:	07de      	lsls	r6, r3, #31
 800270c:	d508      	bpl.n	8002720 <_printf_i+0x14c>
 800270e:	6923      	ldr	r3, [r4, #16]
 8002710:	6861      	ldr	r1, [r4, #4]
 8002712:	4299      	cmp	r1, r3
 8002714:	bfde      	ittt	le
 8002716:	2330      	movle	r3, #48	; 0x30
 8002718:	f805 3c01 	strble.w	r3, [r5, #-1]
 800271c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8002720:	1b52      	subs	r2, r2, r5
 8002722:	6122      	str	r2, [r4, #16]
 8002724:	f8cd a000 	str.w	sl, [sp]
 8002728:	464b      	mov	r3, r9
 800272a:	aa03      	add	r2, sp, #12
 800272c:	4621      	mov	r1, r4
 800272e:	4640      	mov	r0, r8
 8002730:	f7ff fee2 	bl	80024f8 <_printf_common>
 8002734:	3001      	adds	r0, #1
 8002736:	d14c      	bne.n	80027d2 <_printf_i+0x1fe>
 8002738:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800273c:	b004      	add	sp, #16
 800273e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002742:	4835      	ldr	r0, [pc, #212]	; (8002818 <_printf_i+0x244>)
 8002744:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002748:	6829      	ldr	r1, [r5, #0]
 800274a:	6823      	ldr	r3, [r4, #0]
 800274c:	f851 6b04 	ldr.w	r6, [r1], #4
 8002750:	6029      	str	r1, [r5, #0]
 8002752:	061d      	lsls	r5, r3, #24
 8002754:	d514      	bpl.n	8002780 <_printf_i+0x1ac>
 8002756:	07df      	lsls	r7, r3, #31
 8002758:	bf44      	itt	mi
 800275a:	f043 0320 	orrmi.w	r3, r3, #32
 800275e:	6023      	strmi	r3, [r4, #0]
 8002760:	b91e      	cbnz	r6, 800276a <_printf_i+0x196>
 8002762:	6823      	ldr	r3, [r4, #0]
 8002764:	f023 0320 	bic.w	r3, r3, #32
 8002768:	6023      	str	r3, [r4, #0]
 800276a:	2310      	movs	r3, #16
 800276c:	e7b0      	b.n	80026d0 <_printf_i+0xfc>
 800276e:	6823      	ldr	r3, [r4, #0]
 8002770:	f043 0320 	orr.w	r3, r3, #32
 8002774:	6023      	str	r3, [r4, #0]
 8002776:	2378      	movs	r3, #120	; 0x78
 8002778:	4828      	ldr	r0, [pc, #160]	; (800281c <_printf_i+0x248>)
 800277a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800277e:	e7e3      	b.n	8002748 <_printf_i+0x174>
 8002780:	0659      	lsls	r1, r3, #25
 8002782:	bf48      	it	mi
 8002784:	b2b6      	uxthmi	r6, r6
 8002786:	e7e6      	b.n	8002756 <_printf_i+0x182>
 8002788:	4615      	mov	r5, r2
 800278a:	e7bb      	b.n	8002704 <_printf_i+0x130>
 800278c:	682b      	ldr	r3, [r5, #0]
 800278e:	6826      	ldr	r6, [r4, #0]
 8002790:	6961      	ldr	r1, [r4, #20]
 8002792:	1d18      	adds	r0, r3, #4
 8002794:	6028      	str	r0, [r5, #0]
 8002796:	0635      	lsls	r5, r6, #24
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	d501      	bpl.n	80027a0 <_printf_i+0x1cc>
 800279c:	6019      	str	r1, [r3, #0]
 800279e:	e002      	b.n	80027a6 <_printf_i+0x1d2>
 80027a0:	0670      	lsls	r0, r6, #25
 80027a2:	d5fb      	bpl.n	800279c <_printf_i+0x1c8>
 80027a4:	8019      	strh	r1, [r3, #0]
 80027a6:	2300      	movs	r3, #0
 80027a8:	6123      	str	r3, [r4, #16]
 80027aa:	4615      	mov	r5, r2
 80027ac:	e7ba      	b.n	8002724 <_printf_i+0x150>
 80027ae:	682b      	ldr	r3, [r5, #0]
 80027b0:	1d1a      	adds	r2, r3, #4
 80027b2:	602a      	str	r2, [r5, #0]
 80027b4:	681d      	ldr	r5, [r3, #0]
 80027b6:	6862      	ldr	r2, [r4, #4]
 80027b8:	2100      	movs	r1, #0
 80027ba:	4628      	mov	r0, r5
 80027bc:	f7fd fd08 	bl	80001d0 <memchr>
 80027c0:	b108      	cbz	r0, 80027c6 <_printf_i+0x1f2>
 80027c2:	1b40      	subs	r0, r0, r5
 80027c4:	6060      	str	r0, [r4, #4]
 80027c6:	6863      	ldr	r3, [r4, #4]
 80027c8:	6123      	str	r3, [r4, #16]
 80027ca:	2300      	movs	r3, #0
 80027cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80027d0:	e7a8      	b.n	8002724 <_printf_i+0x150>
 80027d2:	6923      	ldr	r3, [r4, #16]
 80027d4:	462a      	mov	r2, r5
 80027d6:	4649      	mov	r1, r9
 80027d8:	4640      	mov	r0, r8
 80027da:	47d0      	blx	sl
 80027dc:	3001      	adds	r0, #1
 80027de:	d0ab      	beq.n	8002738 <_printf_i+0x164>
 80027e0:	6823      	ldr	r3, [r4, #0]
 80027e2:	079b      	lsls	r3, r3, #30
 80027e4:	d413      	bmi.n	800280e <_printf_i+0x23a>
 80027e6:	68e0      	ldr	r0, [r4, #12]
 80027e8:	9b03      	ldr	r3, [sp, #12]
 80027ea:	4298      	cmp	r0, r3
 80027ec:	bfb8      	it	lt
 80027ee:	4618      	movlt	r0, r3
 80027f0:	e7a4      	b.n	800273c <_printf_i+0x168>
 80027f2:	2301      	movs	r3, #1
 80027f4:	4632      	mov	r2, r6
 80027f6:	4649      	mov	r1, r9
 80027f8:	4640      	mov	r0, r8
 80027fa:	47d0      	blx	sl
 80027fc:	3001      	adds	r0, #1
 80027fe:	d09b      	beq.n	8002738 <_printf_i+0x164>
 8002800:	3501      	adds	r5, #1
 8002802:	68e3      	ldr	r3, [r4, #12]
 8002804:	9903      	ldr	r1, [sp, #12]
 8002806:	1a5b      	subs	r3, r3, r1
 8002808:	42ab      	cmp	r3, r5
 800280a:	dcf2      	bgt.n	80027f2 <_printf_i+0x21e>
 800280c:	e7eb      	b.n	80027e6 <_printf_i+0x212>
 800280e:	2500      	movs	r5, #0
 8002810:	f104 0619 	add.w	r6, r4, #25
 8002814:	e7f5      	b.n	8002802 <_printf_i+0x22e>
 8002816:	bf00      	nop
 8002818:	08003671 	.word	0x08003671
 800281c:	08003682 	.word	0x08003682

08002820 <siprintf>:
 8002820:	b40e      	push	{r1, r2, r3}
 8002822:	b500      	push	{lr}
 8002824:	b09c      	sub	sp, #112	; 0x70
 8002826:	ab1d      	add	r3, sp, #116	; 0x74
 8002828:	9002      	str	r0, [sp, #8]
 800282a:	9006      	str	r0, [sp, #24]
 800282c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002830:	4809      	ldr	r0, [pc, #36]	; (8002858 <siprintf+0x38>)
 8002832:	9107      	str	r1, [sp, #28]
 8002834:	9104      	str	r1, [sp, #16]
 8002836:	4909      	ldr	r1, [pc, #36]	; (800285c <siprintf+0x3c>)
 8002838:	f853 2b04 	ldr.w	r2, [r3], #4
 800283c:	9105      	str	r1, [sp, #20]
 800283e:	6800      	ldr	r0, [r0, #0]
 8002840:	9301      	str	r3, [sp, #4]
 8002842:	a902      	add	r1, sp, #8
 8002844:	f000 fc86 	bl	8003154 <_svfiprintf_r>
 8002848:	9b02      	ldr	r3, [sp, #8]
 800284a:	2200      	movs	r2, #0
 800284c:	701a      	strb	r2, [r3, #0]
 800284e:	b01c      	add	sp, #112	; 0x70
 8002850:	f85d eb04 	ldr.w	lr, [sp], #4
 8002854:	b003      	add	sp, #12
 8002856:	4770      	bx	lr
 8002858:	2000000c 	.word	0x2000000c
 800285c:	ffff0208 	.word	0xffff0208

08002860 <__swbuf_r>:
 8002860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002862:	460e      	mov	r6, r1
 8002864:	4614      	mov	r4, r2
 8002866:	4605      	mov	r5, r0
 8002868:	b118      	cbz	r0, 8002872 <__swbuf_r+0x12>
 800286a:	6983      	ldr	r3, [r0, #24]
 800286c:	b90b      	cbnz	r3, 8002872 <__swbuf_r+0x12>
 800286e:	f000 f9d9 	bl	8002c24 <__sinit>
 8002872:	4b21      	ldr	r3, [pc, #132]	; (80028f8 <__swbuf_r+0x98>)
 8002874:	429c      	cmp	r4, r3
 8002876:	d12b      	bne.n	80028d0 <__swbuf_r+0x70>
 8002878:	686c      	ldr	r4, [r5, #4]
 800287a:	69a3      	ldr	r3, [r4, #24]
 800287c:	60a3      	str	r3, [r4, #8]
 800287e:	89a3      	ldrh	r3, [r4, #12]
 8002880:	071a      	lsls	r2, r3, #28
 8002882:	d52f      	bpl.n	80028e4 <__swbuf_r+0x84>
 8002884:	6923      	ldr	r3, [r4, #16]
 8002886:	b36b      	cbz	r3, 80028e4 <__swbuf_r+0x84>
 8002888:	6923      	ldr	r3, [r4, #16]
 800288a:	6820      	ldr	r0, [r4, #0]
 800288c:	1ac0      	subs	r0, r0, r3
 800288e:	6963      	ldr	r3, [r4, #20]
 8002890:	b2f6      	uxtb	r6, r6
 8002892:	4283      	cmp	r3, r0
 8002894:	4637      	mov	r7, r6
 8002896:	dc04      	bgt.n	80028a2 <__swbuf_r+0x42>
 8002898:	4621      	mov	r1, r4
 800289a:	4628      	mov	r0, r5
 800289c:	f000 f92e 	bl	8002afc <_fflush_r>
 80028a0:	bb30      	cbnz	r0, 80028f0 <__swbuf_r+0x90>
 80028a2:	68a3      	ldr	r3, [r4, #8]
 80028a4:	3b01      	subs	r3, #1
 80028a6:	60a3      	str	r3, [r4, #8]
 80028a8:	6823      	ldr	r3, [r4, #0]
 80028aa:	1c5a      	adds	r2, r3, #1
 80028ac:	6022      	str	r2, [r4, #0]
 80028ae:	701e      	strb	r6, [r3, #0]
 80028b0:	6963      	ldr	r3, [r4, #20]
 80028b2:	3001      	adds	r0, #1
 80028b4:	4283      	cmp	r3, r0
 80028b6:	d004      	beq.n	80028c2 <__swbuf_r+0x62>
 80028b8:	89a3      	ldrh	r3, [r4, #12]
 80028ba:	07db      	lsls	r3, r3, #31
 80028bc:	d506      	bpl.n	80028cc <__swbuf_r+0x6c>
 80028be:	2e0a      	cmp	r6, #10
 80028c0:	d104      	bne.n	80028cc <__swbuf_r+0x6c>
 80028c2:	4621      	mov	r1, r4
 80028c4:	4628      	mov	r0, r5
 80028c6:	f000 f919 	bl	8002afc <_fflush_r>
 80028ca:	b988      	cbnz	r0, 80028f0 <__swbuf_r+0x90>
 80028cc:	4638      	mov	r0, r7
 80028ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80028d0:	4b0a      	ldr	r3, [pc, #40]	; (80028fc <__swbuf_r+0x9c>)
 80028d2:	429c      	cmp	r4, r3
 80028d4:	d101      	bne.n	80028da <__swbuf_r+0x7a>
 80028d6:	68ac      	ldr	r4, [r5, #8]
 80028d8:	e7cf      	b.n	800287a <__swbuf_r+0x1a>
 80028da:	4b09      	ldr	r3, [pc, #36]	; (8002900 <__swbuf_r+0xa0>)
 80028dc:	429c      	cmp	r4, r3
 80028de:	bf08      	it	eq
 80028e0:	68ec      	ldreq	r4, [r5, #12]
 80028e2:	e7ca      	b.n	800287a <__swbuf_r+0x1a>
 80028e4:	4621      	mov	r1, r4
 80028e6:	4628      	mov	r0, r5
 80028e8:	f000 f80c 	bl	8002904 <__swsetup_r>
 80028ec:	2800      	cmp	r0, #0
 80028ee:	d0cb      	beq.n	8002888 <__swbuf_r+0x28>
 80028f0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80028f4:	e7ea      	b.n	80028cc <__swbuf_r+0x6c>
 80028f6:	bf00      	nop
 80028f8:	080036b4 	.word	0x080036b4
 80028fc:	080036d4 	.word	0x080036d4
 8002900:	08003694 	.word	0x08003694

08002904 <__swsetup_r>:
 8002904:	4b32      	ldr	r3, [pc, #200]	; (80029d0 <__swsetup_r+0xcc>)
 8002906:	b570      	push	{r4, r5, r6, lr}
 8002908:	681d      	ldr	r5, [r3, #0]
 800290a:	4606      	mov	r6, r0
 800290c:	460c      	mov	r4, r1
 800290e:	b125      	cbz	r5, 800291a <__swsetup_r+0x16>
 8002910:	69ab      	ldr	r3, [r5, #24]
 8002912:	b913      	cbnz	r3, 800291a <__swsetup_r+0x16>
 8002914:	4628      	mov	r0, r5
 8002916:	f000 f985 	bl	8002c24 <__sinit>
 800291a:	4b2e      	ldr	r3, [pc, #184]	; (80029d4 <__swsetup_r+0xd0>)
 800291c:	429c      	cmp	r4, r3
 800291e:	d10f      	bne.n	8002940 <__swsetup_r+0x3c>
 8002920:	686c      	ldr	r4, [r5, #4]
 8002922:	89a3      	ldrh	r3, [r4, #12]
 8002924:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002928:	0719      	lsls	r1, r3, #28
 800292a:	d42c      	bmi.n	8002986 <__swsetup_r+0x82>
 800292c:	06dd      	lsls	r5, r3, #27
 800292e:	d411      	bmi.n	8002954 <__swsetup_r+0x50>
 8002930:	2309      	movs	r3, #9
 8002932:	6033      	str	r3, [r6, #0]
 8002934:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002938:	81a3      	strh	r3, [r4, #12]
 800293a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800293e:	e03e      	b.n	80029be <__swsetup_r+0xba>
 8002940:	4b25      	ldr	r3, [pc, #148]	; (80029d8 <__swsetup_r+0xd4>)
 8002942:	429c      	cmp	r4, r3
 8002944:	d101      	bne.n	800294a <__swsetup_r+0x46>
 8002946:	68ac      	ldr	r4, [r5, #8]
 8002948:	e7eb      	b.n	8002922 <__swsetup_r+0x1e>
 800294a:	4b24      	ldr	r3, [pc, #144]	; (80029dc <__swsetup_r+0xd8>)
 800294c:	429c      	cmp	r4, r3
 800294e:	bf08      	it	eq
 8002950:	68ec      	ldreq	r4, [r5, #12]
 8002952:	e7e6      	b.n	8002922 <__swsetup_r+0x1e>
 8002954:	0758      	lsls	r0, r3, #29
 8002956:	d512      	bpl.n	800297e <__swsetup_r+0x7a>
 8002958:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800295a:	b141      	cbz	r1, 800296e <__swsetup_r+0x6a>
 800295c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002960:	4299      	cmp	r1, r3
 8002962:	d002      	beq.n	800296a <__swsetup_r+0x66>
 8002964:	4630      	mov	r0, r6
 8002966:	f000 fa8b 	bl	8002e80 <_free_r>
 800296a:	2300      	movs	r3, #0
 800296c:	6363      	str	r3, [r4, #52]	; 0x34
 800296e:	89a3      	ldrh	r3, [r4, #12]
 8002970:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002974:	81a3      	strh	r3, [r4, #12]
 8002976:	2300      	movs	r3, #0
 8002978:	6063      	str	r3, [r4, #4]
 800297a:	6923      	ldr	r3, [r4, #16]
 800297c:	6023      	str	r3, [r4, #0]
 800297e:	89a3      	ldrh	r3, [r4, #12]
 8002980:	f043 0308 	orr.w	r3, r3, #8
 8002984:	81a3      	strh	r3, [r4, #12]
 8002986:	6923      	ldr	r3, [r4, #16]
 8002988:	b94b      	cbnz	r3, 800299e <__swsetup_r+0x9a>
 800298a:	89a3      	ldrh	r3, [r4, #12]
 800298c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002990:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002994:	d003      	beq.n	800299e <__swsetup_r+0x9a>
 8002996:	4621      	mov	r1, r4
 8002998:	4630      	mov	r0, r6
 800299a:	f000 fa09 	bl	8002db0 <__smakebuf_r>
 800299e:	89a0      	ldrh	r0, [r4, #12]
 80029a0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80029a4:	f010 0301 	ands.w	r3, r0, #1
 80029a8:	d00a      	beq.n	80029c0 <__swsetup_r+0xbc>
 80029aa:	2300      	movs	r3, #0
 80029ac:	60a3      	str	r3, [r4, #8]
 80029ae:	6963      	ldr	r3, [r4, #20]
 80029b0:	425b      	negs	r3, r3
 80029b2:	61a3      	str	r3, [r4, #24]
 80029b4:	6923      	ldr	r3, [r4, #16]
 80029b6:	b943      	cbnz	r3, 80029ca <__swsetup_r+0xc6>
 80029b8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80029bc:	d1ba      	bne.n	8002934 <__swsetup_r+0x30>
 80029be:	bd70      	pop	{r4, r5, r6, pc}
 80029c0:	0781      	lsls	r1, r0, #30
 80029c2:	bf58      	it	pl
 80029c4:	6963      	ldrpl	r3, [r4, #20]
 80029c6:	60a3      	str	r3, [r4, #8]
 80029c8:	e7f4      	b.n	80029b4 <__swsetup_r+0xb0>
 80029ca:	2000      	movs	r0, #0
 80029cc:	e7f7      	b.n	80029be <__swsetup_r+0xba>
 80029ce:	bf00      	nop
 80029d0:	2000000c 	.word	0x2000000c
 80029d4:	080036b4 	.word	0x080036b4
 80029d8:	080036d4 	.word	0x080036d4
 80029dc:	08003694 	.word	0x08003694

080029e0 <abort>:
 80029e0:	b508      	push	{r3, lr}
 80029e2:	2006      	movs	r0, #6
 80029e4:	f000 fcee 	bl	80033c4 <raise>
 80029e8:	2001      	movs	r0, #1
 80029ea:	f7fe f9e5 	bl	8000db8 <_exit>
	...

080029f0 <__sflush_r>:
 80029f0:	898a      	ldrh	r2, [r1, #12]
 80029f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80029f6:	4605      	mov	r5, r0
 80029f8:	0710      	lsls	r0, r2, #28
 80029fa:	460c      	mov	r4, r1
 80029fc:	d458      	bmi.n	8002ab0 <__sflush_r+0xc0>
 80029fe:	684b      	ldr	r3, [r1, #4]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	dc05      	bgt.n	8002a10 <__sflush_r+0x20>
 8002a04:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	dc02      	bgt.n	8002a10 <__sflush_r+0x20>
 8002a0a:	2000      	movs	r0, #0
 8002a0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002a10:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002a12:	2e00      	cmp	r6, #0
 8002a14:	d0f9      	beq.n	8002a0a <__sflush_r+0x1a>
 8002a16:	2300      	movs	r3, #0
 8002a18:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002a1c:	682f      	ldr	r7, [r5, #0]
 8002a1e:	602b      	str	r3, [r5, #0]
 8002a20:	d032      	beq.n	8002a88 <__sflush_r+0x98>
 8002a22:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002a24:	89a3      	ldrh	r3, [r4, #12]
 8002a26:	075a      	lsls	r2, r3, #29
 8002a28:	d505      	bpl.n	8002a36 <__sflush_r+0x46>
 8002a2a:	6863      	ldr	r3, [r4, #4]
 8002a2c:	1ac0      	subs	r0, r0, r3
 8002a2e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002a30:	b10b      	cbz	r3, 8002a36 <__sflush_r+0x46>
 8002a32:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002a34:	1ac0      	subs	r0, r0, r3
 8002a36:	2300      	movs	r3, #0
 8002a38:	4602      	mov	r2, r0
 8002a3a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002a3c:	6a21      	ldr	r1, [r4, #32]
 8002a3e:	4628      	mov	r0, r5
 8002a40:	47b0      	blx	r6
 8002a42:	1c43      	adds	r3, r0, #1
 8002a44:	89a3      	ldrh	r3, [r4, #12]
 8002a46:	d106      	bne.n	8002a56 <__sflush_r+0x66>
 8002a48:	6829      	ldr	r1, [r5, #0]
 8002a4a:	291d      	cmp	r1, #29
 8002a4c:	d82c      	bhi.n	8002aa8 <__sflush_r+0xb8>
 8002a4e:	4a2a      	ldr	r2, [pc, #168]	; (8002af8 <__sflush_r+0x108>)
 8002a50:	40ca      	lsrs	r2, r1
 8002a52:	07d6      	lsls	r6, r2, #31
 8002a54:	d528      	bpl.n	8002aa8 <__sflush_r+0xb8>
 8002a56:	2200      	movs	r2, #0
 8002a58:	6062      	str	r2, [r4, #4]
 8002a5a:	04d9      	lsls	r1, r3, #19
 8002a5c:	6922      	ldr	r2, [r4, #16]
 8002a5e:	6022      	str	r2, [r4, #0]
 8002a60:	d504      	bpl.n	8002a6c <__sflush_r+0x7c>
 8002a62:	1c42      	adds	r2, r0, #1
 8002a64:	d101      	bne.n	8002a6a <__sflush_r+0x7a>
 8002a66:	682b      	ldr	r3, [r5, #0]
 8002a68:	b903      	cbnz	r3, 8002a6c <__sflush_r+0x7c>
 8002a6a:	6560      	str	r0, [r4, #84]	; 0x54
 8002a6c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002a6e:	602f      	str	r7, [r5, #0]
 8002a70:	2900      	cmp	r1, #0
 8002a72:	d0ca      	beq.n	8002a0a <__sflush_r+0x1a>
 8002a74:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002a78:	4299      	cmp	r1, r3
 8002a7a:	d002      	beq.n	8002a82 <__sflush_r+0x92>
 8002a7c:	4628      	mov	r0, r5
 8002a7e:	f000 f9ff 	bl	8002e80 <_free_r>
 8002a82:	2000      	movs	r0, #0
 8002a84:	6360      	str	r0, [r4, #52]	; 0x34
 8002a86:	e7c1      	b.n	8002a0c <__sflush_r+0x1c>
 8002a88:	6a21      	ldr	r1, [r4, #32]
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	4628      	mov	r0, r5
 8002a8e:	47b0      	blx	r6
 8002a90:	1c41      	adds	r1, r0, #1
 8002a92:	d1c7      	bne.n	8002a24 <__sflush_r+0x34>
 8002a94:	682b      	ldr	r3, [r5, #0]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d0c4      	beq.n	8002a24 <__sflush_r+0x34>
 8002a9a:	2b1d      	cmp	r3, #29
 8002a9c:	d001      	beq.n	8002aa2 <__sflush_r+0xb2>
 8002a9e:	2b16      	cmp	r3, #22
 8002aa0:	d101      	bne.n	8002aa6 <__sflush_r+0xb6>
 8002aa2:	602f      	str	r7, [r5, #0]
 8002aa4:	e7b1      	b.n	8002a0a <__sflush_r+0x1a>
 8002aa6:	89a3      	ldrh	r3, [r4, #12]
 8002aa8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002aac:	81a3      	strh	r3, [r4, #12]
 8002aae:	e7ad      	b.n	8002a0c <__sflush_r+0x1c>
 8002ab0:	690f      	ldr	r7, [r1, #16]
 8002ab2:	2f00      	cmp	r7, #0
 8002ab4:	d0a9      	beq.n	8002a0a <__sflush_r+0x1a>
 8002ab6:	0793      	lsls	r3, r2, #30
 8002ab8:	680e      	ldr	r6, [r1, #0]
 8002aba:	bf08      	it	eq
 8002abc:	694b      	ldreq	r3, [r1, #20]
 8002abe:	600f      	str	r7, [r1, #0]
 8002ac0:	bf18      	it	ne
 8002ac2:	2300      	movne	r3, #0
 8002ac4:	eba6 0807 	sub.w	r8, r6, r7
 8002ac8:	608b      	str	r3, [r1, #8]
 8002aca:	f1b8 0f00 	cmp.w	r8, #0
 8002ace:	dd9c      	ble.n	8002a0a <__sflush_r+0x1a>
 8002ad0:	6a21      	ldr	r1, [r4, #32]
 8002ad2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002ad4:	4643      	mov	r3, r8
 8002ad6:	463a      	mov	r2, r7
 8002ad8:	4628      	mov	r0, r5
 8002ada:	47b0      	blx	r6
 8002adc:	2800      	cmp	r0, #0
 8002ade:	dc06      	bgt.n	8002aee <__sflush_r+0xfe>
 8002ae0:	89a3      	ldrh	r3, [r4, #12]
 8002ae2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ae6:	81a3      	strh	r3, [r4, #12]
 8002ae8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002aec:	e78e      	b.n	8002a0c <__sflush_r+0x1c>
 8002aee:	4407      	add	r7, r0
 8002af0:	eba8 0800 	sub.w	r8, r8, r0
 8002af4:	e7e9      	b.n	8002aca <__sflush_r+0xda>
 8002af6:	bf00      	nop
 8002af8:	20400001 	.word	0x20400001

08002afc <_fflush_r>:
 8002afc:	b538      	push	{r3, r4, r5, lr}
 8002afe:	690b      	ldr	r3, [r1, #16]
 8002b00:	4605      	mov	r5, r0
 8002b02:	460c      	mov	r4, r1
 8002b04:	b913      	cbnz	r3, 8002b0c <_fflush_r+0x10>
 8002b06:	2500      	movs	r5, #0
 8002b08:	4628      	mov	r0, r5
 8002b0a:	bd38      	pop	{r3, r4, r5, pc}
 8002b0c:	b118      	cbz	r0, 8002b16 <_fflush_r+0x1a>
 8002b0e:	6983      	ldr	r3, [r0, #24]
 8002b10:	b90b      	cbnz	r3, 8002b16 <_fflush_r+0x1a>
 8002b12:	f000 f887 	bl	8002c24 <__sinit>
 8002b16:	4b14      	ldr	r3, [pc, #80]	; (8002b68 <_fflush_r+0x6c>)
 8002b18:	429c      	cmp	r4, r3
 8002b1a:	d11b      	bne.n	8002b54 <_fflush_r+0x58>
 8002b1c:	686c      	ldr	r4, [r5, #4]
 8002b1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d0ef      	beq.n	8002b06 <_fflush_r+0xa>
 8002b26:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002b28:	07d0      	lsls	r0, r2, #31
 8002b2a:	d404      	bmi.n	8002b36 <_fflush_r+0x3a>
 8002b2c:	0599      	lsls	r1, r3, #22
 8002b2e:	d402      	bmi.n	8002b36 <_fflush_r+0x3a>
 8002b30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002b32:	f000 f915 	bl	8002d60 <__retarget_lock_acquire_recursive>
 8002b36:	4628      	mov	r0, r5
 8002b38:	4621      	mov	r1, r4
 8002b3a:	f7ff ff59 	bl	80029f0 <__sflush_r>
 8002b3e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002b40:	07da      	lsls	r2, r3, #31
 8002b42:	4605      	mov	r5, r0
 8002b44:	d4e0      	bmi.n	8002b08 <_fflush_r+0xc>
 8002b46:	89a3      	ldrh	r3, [r4, #12]
 8002b48:	059b      	lsls	r3, r3, #22
 8002b4a:	d4dd      	bmi.n	8002b08 <_fflush_r+0xc>
 8002b4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002b4e:	f000 f908 	bl	8002d62 <__retarget_lock_release_recursive>
 8002b52:	e7d9      	b.n	8002b08 <_fflush_r+0xc>
 8002b54:	4b05      	ldr	r3, [pc, #20]	; (8002b6c <_fflush_r+0x70>)
 8002b56:	429c      	cmp	r4, r3
 8002b58:	d101      	bne.n	8002b5e <_fflush_r+0x62>
 8002b5a:	68ac      	ldr	r4, [r5, #8]
 8002b5c:	e7df      	b.n	8002b1e <_fflush_r+0x22>
 8002b5e:	4b04      	ldr	r3, [pc, #16]	; (8002b70 <_fflush_r+0x74>)
 8002b60:	429c      	cmp	r4, r3
 8002b62:	bf08      	it	eq
 8002b64:	68ec      	ldreq	r4, [r5, #12]
 8002b66:	e7da      	b.n	8002b1e <_fflush_r+0x22>
 8002b68:	080036b4 	.word	0x080036b4
 8002b6c:	080036d4 	.word	0x080036d4
 8002b70:	08003694 	.word	0x08003694

08002b74 <std>:
 8002b74:	2300      	movs	r3, #0
 8002b76:	b510      	push	{r4, lr}
 8002b78:	4604      	mov	r4, r0
 8002b7a:	e9c0 3300 	strd	r3, r3, [r0]
 8002b7e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002b82:	6083      	str	r3, [r0, #8]
 8002b84:	8181      	strh	r1, [r0, #12]
 8002b86:	6643      	str	r3, [r0, #100]	; 0x64
 8002b88:	81c2      	strh	r2, [r0, #14]
 8002b8a:	6183      	str	r3, [r0, #24]
 8002b8c:	4619      	mov	r1, r3
 8002b8e:	2208      	movs	r2, #8
 8002b90:	305c      	adds	r0, #92	; 0x5c
 8002b92:	f7ff fb4f 	bl	8002234 <memset>
 8002b96:	4b05      	ldr	r3, [pc, #20]	; (8002bac <std+0x38>)
 8002b98:	6263      	str	r3, [r4, #36]	; 0x24
 8002b9a:	4b05      	ldr	r3, [pc, #20]	; (8002bb0 <std+0x3c>)
 8002b9c:	62a3      	str	r3, [r4, #40]	; 0x28
 8002b9e:	4b05      	ldr	r3, [pc, #20]	; (8002bb4 <std+0x40>)
 8002ba0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002ba2:	4b05      	ldr	r3, [pc, #20]	; (8002bb8 <std+0x44>)
 8002ba4:	6224      	str	r4, [r4, #32]
 8002ba6:	6323      	str	r3, [r4, #48]	; 0x30
 8002ba8:	bd10      	pop	{r4, pc}
 8002baa:	bf00      	nop
 8002bac:	080033fd 	.word	0x080033fd
 8002bb0:	0800341f 	.word	0x0800341f
 8002bb4:	08003457 	.word	0x08003457
 8002bb8:	0800347b 	.word	0x0800347b

08002bbc <_cleanup_r>:
 8002bbc:	4901      	ldr	r1, [pc, #4]	; (8002bc4 <_cleanup_r+0x8>)
 8002bbe:	f000 b8af 	b.w	8002d20 <_fwalk_reent>
 8002bc2:	bf00      	nop
 8002bc4:	08002afd 	.word	0x08002afd

08002bc8 <__sfmoreglue>:
 8002bc8:	b570      	push	{r4, r5, r6, lr}
 8002bca:	2268      	movs	r2, #104	; 0x68
 8002bcc:	1e4d      	subs	r5, r1, #1
 8002bce:	4355      	muls	r5, r2
 8002bd0:	460e      	mov	r6, r1
 8002bd2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002bd6:	f000 f9bf 	bl	8002f58 <_malloc_r>
 8002bda:	4604      	mov	r4, r0
 8002bdc:	b140      	cbz	r0, 8002bf0 <__sfmoreglue+0x28>
 8002bde:	2100      	movs	r1, #0
 8002be0:	e9c0 1600 	strd	r1, r6, [r0]
 8002be4:	300c      	adds	r0, #12
 8002be6:	60a0      	str	r0, [r4, #8]
 8002be8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002bec:	f7ff fb22 	bl	8002234 <memset>
 8002bf0:	4620      	mov	r0, r4
 8002bf2:	bd70      	pop	{r4, r5, r6, pc}

08002bf4 <__sfp_lock_acquire>:
 8002bf4:	4801      	ldr	r0, [pc, #4]	; (8002bfc <__sfp_lock_acquire+0x8>)
 8002bf6:	f000 b8b3 	b.w	8002d60 <__retarget_lock_acquire_recursive>
 8002bfa:	bf00      	nop
 8002bfc:	20000135 	.word	0x20000135

08002c00 <__sfp_lock_release>:
 8002c00:	4801      	ldr	r0, [pc, #4]	; (8002c08 <__sfp_lock_release+0x8>)
 8002c02:	f000 b8ae 	b.w	8002d62 <__retarget_lock_release_recursive>
 8002c06:	bf00      	nop
 8002c08:	20000135 	.word	0x20000135

08002c0c <__sinit_lock_acquire>:
 8002c0c:	4801      	ldr	r0, [pc, #4]	; (8002c14 <__sinit_lock_acquire+0x8>)
 8002c0e:	f000 b8a7 	b.w	8002d60 <__retarget_lock_acquire_recursive>
 8002c12:	bf00      	nop
 8002c14:	20000136 	.word	0x20000136

08002c18 <__sinit_lock_release>:
 8002c18:	4801      	ldr	r0, [pc, #4]	; (8002c20 <__sinit_lock_release+0x8>)
 8002c1a:	f000 b8a2 	b.w	8002d62 <__retarget_lock_release_recursive>
 8002c1e:	bf00      	nop
 8002c20:	20000136 	.word	0x20000136

08002c24 <__sinit>:
 8002c24:	b510      	push	{r4, lr}
 8002c26:	4604      	mov	r4, r0
 8002c28:	f7ff fff0 	bl	8002c0c <__sinit_lock_acquire>
 8002c2c:	69a3      	ldr	r3, [r4, #24]
 8002c2e:	b11b      	cbz	r3, 8002c38 <__sinit+0x14>
 8002c30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002c34:	f7ff bff0 	b.w	8002c18 <__sinit_lock_release>
 8002c38:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002c3c:	6523      	str	r3, [r4, #80]	; 0x50
 8002c3e:	4b13      	ldr	r3, [pc, #76]	; (8002c8c <__sinit+0x68>)
 8002c40:	4a13      	ldr	r2, [pc, #76]	; (8002c90 <__sinit+0x6c>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	62a2      	str	r2, [r4, #40]	; 0x28
 8002c46:	42a3      	cmp	r3, r4
 8002c48:	bf04      	itt	eq
 8002c4a:	2301      	moveq	r3, #1
 8002c4c:	61a3      	streq	r3, [r4, #24]
 8002c4e:	4620      	mov	r0, r4
 8002c50:	f000 f820 	bl	8002c94 <__sfp>
 8002c54:	6060      	str	r0, [r4, #4]
 8002c56:	4620      	mov	r0, r4
 8002c58:	f000 f81c 	bl	8002c94 <__sfp>
 8002c5c:	60a0      	str	r0, [r4, #8]
 8002c5e:	4620      	mov	r0, r4
 8002c60:	f000 f818 	bl	8002c94 <__sfp>
 8002c64:	2200      	movs	r2, #0
 8002c66:	60e0      	str	r0, [r4, #12]
 8002c68:	2104      	movs	r1, #4
 8002c6a:	6860      	ldr	r0, [r4, #4]
 8002c6c:	f7ff ff82 	bl	8002b74 <std>
 8002c70:	68a0      	ldr	r0, [r4, #8]
 8002c72:	2201      	movs	r2, #1
 8002c74:	2109      	movs	r1, #9
 8002c76:	f7ff ff7d 	bl	8002b74 <std>
 8002c7a:	68e0      	ldr	r0, [r4, #12]
 8002c7c:	2202      	movs	r2, #2
 8002c7e:	2112      	movs	r1, #18
 8002c80:	f7ff ff78 	bl	8002b74 <std>
 8002c84:	2301      	movs	r3, #1
 8002c86:	61a3      	str	r3, [r4, #24]
 8002c88:	e7d2      	b.n	8002c30 <__sinit+0xc>
 8002c8a:	bf00      	nop
 8002c8c:	0800365c 	.word	0x0800365c
 8002c90:	08002bbd 	.word	0x08002bbd

08002c94 <__sfp>:
 8002c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c96:	4607      	mov	r7, r0
 8002c98:	f7ff ffac 	bl	8002bf4 <__sfp_lock_acquire>
 8002c9c:	4b1e      	ldr	r3, [pc, #120]	; (8002d18 <__sfp+0x84>)
 8002c9e:	681e      	ldr	r6, [r3, #0]
 8002ca0:	69b3      	ldr	r3, [r6, #24]
 8002ca2:	b913      	cbnz	r3, 8002caa <__sfp+0x16>
 8002ca4:	4630      	mov	r0, r6
 8002ca6:	f7ff ffbd 	bl	8002c24 <__sinit>
 8002caa:	3648      	adds	r6, #72	; 0x48
 8002cac:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002cb0:	3b01      	subs	r3, #1
 8002cb2:	d503      	bpl.n	8002cbc <__sfp+0x28>
 8002cb4:	6833      	ldr	r3, [r6, #0]
 8002cb6:	b30b      	cbz	r3, 8002cfc <__sfp+0x68>
 8002cb8:	6836      	ldr	r6, [r6, #0]
 8002cba:	e7f7      	b.n	8002cac <__sfp+0x18>
 8002cbc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002cc0:	b9d5      	cbnz	r5, 8002cf8 <__sfp+0x64>
 8002cc2:	4b16      	ldr	r3, [pc, #88]	; (8002d1c <__sfp+0x88>)
 8002cc4:	60e3      	str	r3, [r4, #12]
 8002cc6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002cca:	6665      	str	r5, [r4, #100]	; 0x64
 8002ccc:	f000 f847 	bl	8002d5e <__retarget_lock_init_recursive>
 8002cd0:	f7ff ff96 	bl	8002c00 <__sfp_lock_release>
 8002cd4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002cd8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002cdc:	6025      	str	r5, [r4, #0]
 8002cde:	61a5      	str	r5, [r4, #24]
 8002ce0:	2208      	movs	r2, #8
 8002ce2:	4629      	mov	r1, r5
 8002ce4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002ce8:	f7ff faa4 	bl	8002234 <memset>
 8002cec:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002cf0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002cf4:	4620      	mov	r0, r4
 8002cf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002cf8:	3468      	adds	r4, #104	; 0x68
 8002cfa:	e7d9      	b.n	8002cb0 <__sfp+0x1c>
 8002cfc:	2104      	movs	r1, #4
 8002cfe:	4638      	mov	r0, r7
 8002d00:	f7ff ff62 	bl	8002bc8 <__sfmoreglue>
 8002d04:	4604      	mov	r4, r0
 8002d06:	6030      	str	r0, [r6, #0]
 8002d08:	2800      	cmp	r0, #0
 8002d0a:	d1d5      	bne.n	8002cb8 <__sfp+0x24>
 8002d0c:	f7ff ff78 	bl	8002c00 <__sfp_lock_release>
 8002d10:	230c      	movs	r3, #12
 8002d12:	603b      	str	r3, [r7, #0]
 8002d14:	e7ee      	b.n	8002cf4 <__sfp+0x60>
 8002d16:	bf00      	nop
 8002d18:	0800365c 	.word	0x0800365c
 8002d1c:	ffff0001 	.word	0xffff0001

08002d20 <_fwalk_reent>:
 8002d20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002d24:	4606      	mov	r6, r0
 8002d26:	4688      	mov	r8, r1
 8002d28:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002d2c:	2700      	movs	r7, #0
 8002d2e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002d32:	f1b9 0901 	subs.w	r9, r9, #1
 8002d36:	d505      	bpl.n	8002d44 <_fwalk_reent+0x24>
 8002d38:	6824      	ldr	r4, [r4, #0]
 8002d3a:	2c00      	cmp	r4, #0
 8002d3c:	d1f7      	bne.n	8002d2e <_fwalk_reent+0xe>
 8002d3e:	4638      	mov	r0, r7
 8002d40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002d44:	89ab      	ldrh	r3, [r5, #12]
 8002d46:	2b01      	cmp	r3, #1
 8002d48:	d907      	bls.n	8002d5a <_fwalk_reent+0x3a>
 8002d4a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002d4e:	3301      	adds	r3, #1
 8002d50:	d003      	beq.n	8002d5a <_fwalk_reent+0x3a>
 8002d52:	4629      	mov	r1, r5
 8002d54:	4630      	mov	r0, r6
 8002d56:	47c0      	blx	r8
 8002d58:	4307      	orrs	r7, r0
 8002d5a:	3568      	adds	r5, #104	; 0x68
 8002d5c:	e7e9      	b.n	8002d32 <_fwalk_reent+0x12>

08002d5e <__retarget_lock_init_recursive>:
 8002d5e:	4770      	bx	lr

08002d60 <__retarget_lock_acquire_recursive>:
 8002d60:	4770      	bx	lr

08002d62 <__retarget_lock_release_recursive>:
 8002d62:	4770      	bx	lr

08002d64 <__swhatbuf_r>:
 8002d64:	b570      	push	{r4, r5, r6, lr}
 8002d66:	460e      	mov	r6, r1
 8002d68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002d6c:	2900      	cmp	r1, #0
 8002d6e:	b096      	sub	sp, #88	; 0x58
 8002d70:	4614      	mov	r4, r2
 8002d72:	461d      	mov	r5, r3
 8002d74:	da08      	bge.n	8002d88 <__swhatbuf_r+0x24>
 8002d76:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	602a      	str	r2, [r5, #0]
 8002d7e:	061a      	lsls	r2, r3, #24
 8002d80:	d410      	bmi.n	8002da4 <__swhatbuf_r+0x40>
 8002d82:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d86:	e00e      	b.n	8002da6 <__swhatbuf_r+0x42>
 8002d88:	466a      	mov	r2, sp
 8002d8a:	f000 fb9d 	bl	80034c8 <_fstat_r>
 8002d8e:	2800      	cmp	r0, #0
 8002d90:	dbf1      	blt.n	8002d76 <__swhatbuf_r+0x12>
 8002d92:	9a01      	ldr	r2, [sp, #4]
 8002d94:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8002d98:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8002d9c:	425a      	negs	r2, r3
 8002d9e:	415a      	adcs	r2, r3
 8002da0:	602a      	str	r2, [r5, #0]
 8002da2:	e7ee      	b.n	8002d82 <__swhatbuf_r+0x1e>
 8002da4:	2340      	movs	r3, #64	; 0x40
 8002da6:	2000      	movs	r0, #0
 8002da8:	6023      	str	r3, [r4, #0]
 8002daa:	b016      	add	sp, #88	; 0x58
 8002dac:	bd70      	pop	{r4, r5, r6, pc}
	...

08002db0 <__smakebuf_r>:
 8002db0:	898b      	ldrh	r3, [r1, #12]
 8002db2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002db4:	079d      	lsls	r5, r3, #30
 8002db6:	4606      	mov	r6, r0
 8002db8:	460c      	mov	r4, r1
 8002dba:	d507      	bpl.n	8002dcc <__smakebuf_r+0x1c>
 8002dbc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002dc0:	6023      	str	r3, [r4, #0]
 8002dc2:	6123      	str	r3, [r4, #16]
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	6163      	str	r3, [r4, #20]
 8002dc8:	b002      	add	sp, #8
 8002dca:	bd70      	pop	{r4, r5, r6, pc}
 8002dcc:	ab01      	add	r3, sp, #4
 8002dce:	466a      	mov	r2, sp
 8002dd0:	f7ff ffc8 	bl	8002d64 <__swhatbuf_r>
 8002dd4:	9900      	ldr	r1, [sp, #0]
 8002dd6:	4605      	mov	r5, r0
 8002dd8:	4630      	mov	r0, r6
 8002dda:	f000 f8bd 	bl	8002f58 <_malloc_r>
 8002dde:	b948      	cbnz	r0, 8002df4 <__smakebuf_r+0x44>
 8002de0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002de4:	059a      	lsls	r2, r3, #22
 8002de6:	d4ef      	bmi.n	8002dc8 <__smakebuf_r+0x18>
 8002de8:	f023 0303 	bic.w	r3, r3, #3
 8002dec:	f043 0302 	orr.w	r3, r3, #2
 8002df0:	81a3      	strh	r3, [r4, #12]
 8002df2:	e7e3      	b.n	8002dbc <__smakebuf_r+0xc>
 8002df4:	4b0d      	ldr	r3, [pc, #52]	; (8002e2c <__smakebuf_r+0x7c>)
 8002df6:	62b3      	str	r3, [r6, #40]	; 0x28
 8002df8:	89a3      	ldrh	r3, [r4, #12]
 8002dfa:	6020      	str	r0, [r4, #0]
 8002dfc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e00:	81a3      	strh	r3, [r4, #12]
 8002e02:	9b00      	ldr	r3, [sp, #0]
 8002e04:	6163      	str	r3, [r4, #20]
 8002e06:	9b01      	ldr	r3, [sp, #4]
 8002e08:	6120      	str	r0, [r4, #16]
 8002e0a:	b15b      	cbz	r3, 8002e24 <__smakebuf_r+0x74>
 8002e0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002e10:	4630      	mov	r0, r6
 8002e12:	f000 fb6b 	bl	80034ec <_isatty_r>
 8002e16:	b128      	cbz	r0, 8002e24 <__smakebuf_r+0x74>
 8002e18:	89a3      	ldrh	r3, [r4, #12]
 8002e1a:	f023 0303 	bic.w	r3, r3, #3
 8002e1e:	f043 0301 	orr.w	r3, r3, #1
 8002e22:	81a3      	strh	r3, [r4, #12]
 8002e24:	89a0      	ldrh	r0, [r4, #12]
 8002e26:	4305      	orrs	r5, r0
 8002e28:	81a5      	strh	r5, [r4, #12]
 8002e2a:	e7cd      	b.n	8002dc8 <__smakebuf_r+0x18>
 8002e2c:	08002bbd 	.word	0x08002bbd

08002e30 <memcpy>:
 8002e30:	440a      	add	r2, r1
 8002e32:	4291      	cmp	r1, r2
 8002e34:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8002e38:	d100      	bne.n	8002e3c <memcpy+0xc>
 8002e3a:	4770      	bx	lr
 8002e3c:	b510      	push	{r4, lr}
 8002e3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002e42:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002e46:	4291      	cmp	r1, r2
 8002e48:	d1f9      	bne.n	8002e3e <memcpy+0xe>
 8002e4a:	bd10      	pop	{r4, pc}

08002e4c <memmove>:
 8002e4c:	4288      	cmp	r0, r1
 8002e4e:	b510      	push	{r4, lr}
 8002e50:	eb01 0402 	add.w	r4, r1, r2
 8002e54:	d902      	bls.n	8002e5c <memmove+0x10>
 8002e56:	4284      	cmp	r4, r0
 8002e58:	4623      	mov	r3, r4
 8002e5a:	d807      	bhi.n	8002e6c <memmove+0x20>
 8002e5c:	1e43      	subs	r3, r0, #1
 8002e5e:	42a1      	cmp	r1, r4
 8002e60:	d008      	beq.n	8002e74 <memmove+0x28>
 8002e62:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002e66:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002e6a:	e7f8      	b.n	8002e5e <memmove+0x12>
 8002e6c:	4402      	add	r2, r0
 8002e6e:	4601      	mov	r1, r0
 8002e70:	428a      	cmp	r2, r1
 8002e72:	d100      	bne.n	8002e76 <memmove+0x2a>
 8002e74:	bd10      	pop	{r4, pc}
 8002e76:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002e7a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002e7e:	e7f7      	b.n	8002e70 <memmove+0x24>

08002e80 <_free_r>:
 8002e80:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002e82:	2900      	cmp	r1, #0
 8002e84:	d044      	beq.n	8002f10 <_free_r+0x90>
 8002e86:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002e8a:	9001      	str	r0, [sp, #4]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	f1a1 0404 	sub.w	r4, r1, #4
 8002e92:	bfb8      	it	lt
 8002e94:	18e4      	addlt	r4, r4, r3
 8002e96:	f000 fb4b 	bl	8003530 <__malloc_lock>
 8002e9a:	4a1e      	ldr	r2, [pc, #120]	; (8002f14 <_free_r+0x94>)
 8002e9c:	9801      	ldr	r0, [sp, #4]
 8002e9e:	6813      	ldr	r3, [r2, #0]
 8002ea0:	b933      	cbnz	r3, 8002eb0 <_free_r+0x30>
 8002ea2:	6063      	str	r3, [r4, #4]
 8002ea4:	6014      	str	r4, [r2, #0]
 8002ea6:	b003      	add	sp, #12
 8002ea8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002eac:	f000 bb46 	b.w	800353c <__malloc_unlock>
 8002eb0:	42a3      	cmp	r3, r4
 8002eb2:	d908      	bls.n	8002ec6 <_free_r+0x46>
 8002eb4:	6825      	ldr	r5, [r4, #0]
 8002eb6:	1961      	adds	r1, r4, r5
 8002eb8:	428b      	cmp	r3, r1
 8002eba:	bf01      	itttt	eq
 8002ebc:	6819      	ldreq	r1, [r3, #0]
 8002ebe:	685b      	ldreq	r3, [r3, #4]
 8002ec0:	1949      	addeq	r1, r1, r5
 8002ec2:	6021      	streq	r1, [r4, #0]
 8002ec4:	e7ed      	b.n	8002ea2 <_free_r+0x22>
 8002ec6:	461a      	mov	r2, r3
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	b10b      	cbz	r3, 8002ed0 <_free_r+0x50>
 8002ecc:	42a3      	cmp	r3, r4
 8002ece:	d9fa      	bls.n	8002ec6 <_free_r+0x46>
 8002ed0:	6811      	ldr	r1, [r2, #0]
 8002ed2:	1855      	adds	r5, r2, r1
 8002ed4:	42a5      	cmp	r5, r4
 8002ed6:	d10b      	bne.n	8002ef0 <_free_r+0x70>
 8002ed8:	6824      	ldr	r4, [r4, #0]
 8002eda:	4421      	add	r1, r4
 8002edc:	1854      	adds	r4, r2, r1
 8002ede:	42a3      	cmp	r3, r4
 8002ee0:	6011      	str	r1, [r2, #0]
 8002ee2:	d1e0      	bne.n	8002ea6 <_free_r+0x26>
 8002ee4:	681c      	ldr	r4, [r3, #0]
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	6053      	str	r3, [r2, #4]
 8002eea:	4421      	add	r1, r4
 8002eec:	6011      	str	r1, [r2, #0]
 8002eee:	e7da      	b.n	8002ea6 <_free_r+0x26>
 8002ef0:	d902      	bls.n	8002ef8 <_free_r+0x78>
 8002ef2:	230c      	movs	r3, #12
 8002ef4:	6003      	str	r3, [r0, #0]
 8002ef6:	e7d6      	b.n	8002ea6 <_free_r+0x26>
 8002ef8:	6825      	ldr	r5, [r4, #0]
 8002efa:	1961      	adds	r1, r4, r5
 8002efc:	428b      	cmp	r3, r1
 8002efe:	bf04      	itt	eq
 8002f00:	6819      	ldreq	r1, [r3, #0]
 8002f02:	685b      	ldreq	r3, [r3, #4]
 8002f04:	6063      	str	r3, [r4, #4]
 8002f06:	bf04      	itt	eq
 8002f08:	1949      	addeq	r1, r1, r5
 8002f0a:	6021      	streq	r1, [r4, #0]
 8002f0c:	6054      	str	r4, [r2, #4]
 8002f0e:	e7ca      	b.n	8002ea6 <_free_r+0x26>
 8002f10:	b003      	add	sp, #12
 8002f12:	bd30      	pop	{r4, r5, pc}
 8002f14:	20000138 	.word	0x20000138

08002f18 <sbrk_aligned>:
 8002f18:	b570      	push	{r4, r5, r6, lr}
 8002f1a:	4e0e      	ldr	r6, [pc, #56]	; (8002f54 <sbrk_aligned+0x3c>)
 8002f1c:	460c      	mov	r4, r1
 8002f1e:	6831      	ldr	r1, [r6, #0]
 8002f20:	4605      	mov	r5, r0
 8002f22:	b911      	cbnz	r1, 8002f2a <sbrk_aligned+0x12>
 8002f24:	f000 fa16 	bl	8003354 <_sbrk_r>
 8002f28:	6030      	str	r0, [r6, #0]
 8002f2a:	4621      	mov	r1, r4
 8002f2c:	4628      	mov	r0, r5
 8002f2e:	f000 fa11 	bl	8003354 <_sbrk_r>
 8002f32:	1c43      	adds	r3, r0, #1
 8002f34:	d00a      	beq.n	8002f4c <sbrk_aligned+0x34>
 8002f36:	1cc4      	adds	r4, r0, #3
 8002f38:	f024 0403 	bic.w	r4, r4, #3
 8002f3c:	42a0      	cmp	r0, r4
 8002f3e:	d007      	beq.n	8002f50 <sbrk_aligned+0x38>
 8002f40:	1a21      	subs	r1, r4, r0
 8002f42:	4628      	mov	r0, r5
 8002f44:	f000 fa06 	bl	8003354 <_sbrk_r>
 8002f48:	3001      	adds	r0, #1
 8002f4a:	d101      	bne.n	8002f50 <sbrk_aligned+0x38>
 8002f4c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8002f50:	4620      	mov	r0, r4
 8002f52:	bd70      	pop	{r4, r5, r6, pc}
 8002f54:	2000013c 	.word	0x2000013c

08002f58 <_malloc_r>:
 8002f58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f5c:	1ccd      	adds	r5, r1, #3
 8002f5e:	f025 0503 	bic.w	r5, r5, #3
 8002f62:	3508      	adds	r5, #8
 8002f64:	2d0c      	cmp	r5, #12
 8002f66:	bf38      	it	cc
 8002f68:	250c      	movcc	r5, #12
 8002f6a:	2d00      	cmp	r5, #0
 8002f6c:	4607      	mov	r7, r0
 8002f6e:	db01      	blt.n	8002f74 <_malloc_r+0x1c>
 8002f70:	42a9      	cmp	r1, r5
 8002f72:	d905      	bls.n	8002f80 <_malloc_r+0x28>
 8002f74:	230c      	movs	r3, #12
 8002f76:	603b      	str	r3, [r7, #0]
 8002f78:	2600      	movs	r6, #0
 8002f7a:	4630      	mov	r0, r6
 8002f7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002f80:	4e2e      	ldr	r6, [pc, #184]	; (800303c <_malloc_r+0xe4>)
 8002f82:	f000 fad5 	bl	8003530 <__malloc_lock>
 8002f86:	6833      	ldr	r3, [r6, #0]
 8002f88:	461c      	mov	r4, r3
 8002f8a:	bb34      	cbnz	r4, 8002fda <_malloc_r+0x82>
 8002f8c:	4629      	mov	r1, r5
 8002f8e:	4638      	mov	r0, r7
 8002f90:	f7ff ffc2 	bl	8002f18 <sbrk_aligned>
 8002f94:	1c43      	adds	r3, r0, #1
 8002f96:	4604      	mov	r4, r0
 8002f98:	d14d      	bne.n	8003036 <_malloc_r+0xde>
 8002f9a:	6834      	ldr	r4, [r6, #0]
 8002f9c:	4626      	mov	r6, r4
 8002f9e:	2e00      	cmp	r6, #0
 8002fa0:	d140      	bne.n	8003024 <_malloc_r+0xcc>
 8002fa2:	6823      	ldr	r3, [r4, #0]
 8002fa4:	4631      	mov	r1, r6
 8002fa6:	4638      	mov	r0, r7
 8002fa8:	eb04 0803 	add.w	r8, r4, r3
 8002fac:	f000 f9d2 	bl	8003354 <_sbrk_r>
 8002fb0:	4580      	cmp	r8, r0
 8002fb2:	d13a      	bne.n	800302a <_malloc_r+0xd2>
 8002fb4:	6821      	ldr	r1, [r4, #0]
 8002fb6:	3503      	adds	r5, #3
 8002fb8:	1a6d      	subs	r5, r5, r1
 8002fba:	f025 0503 	bic.w	r5, r5, #3
 8002fbe:	3508      	adds	r5, #8
 8002fc0:	2d0c      	cmp	r5, #12
 8002fc2:	bf38      	it	cc
 8002fc4:	250c      	movcc	r5, #12
 8002fc6:	4629      	mov	r1, r5
 8002fc8:	4638      	mov	r0, r7
 8002fca:	f7ff ffa5 	bl	8002f18 <sbrk_aligned>
 8002fce:	3001      	adds	r0, #1
 8002fd0:	d02b      	beq.n	800302a <_malloc_r+0xd2>
 8002fd2:	6823      	ldr	r3, [r4, #0]
 8002fd4:	442b      	add	r3, r5
 8002fd6:	6023      	str	r3, [r4, #0]
 8002fd8:	e00e      	b.n	8002ff8 <_malloc_r+0xa0>
 8002fda:	6822      	ldr	r2, [r4, #0]
 8002fdc:	1b52      	subs	r2, r2, r5
 8002fde:	d41e      	bmi.n	800301e <_malloc_r+0xc6>
 8002fe0:	2a0b      	cmp	r2, #11
 8002fe2:	d916      	bls.n	8003012 <_malloc_r+0xba>
 8002fe4:	1961      	adds	r1, r4, r5
 8002fe6:	42a3      	cmp	r3, r4
 8002fe8:	6025      	str	r5, [r4, #0]
 8002fea:	bf18      	it	ne
 8002fec:	6059      	strne	r1, [r3, #4]
 8002fee:	6863      	ldr	r3, [r4, #4]
 8002ff0:	bf08      	it	eq
 8002ff2:	6031      	streq	r1, [r6, #0]
 8002ff4:	5162      	str	r2, [r4, r5]
 8002ff6:	604b      	str	r3, [r1, #4]
 8002ff8:	4638      	mov	r0, r7
 8002ffa:	f104 060b 	add.w	r6, r4, #11
 8002ffe:	f000 fa9d 	bl	800353c <__malloc_unlock>
 8003002:	f026 0607 	bic.w	r6, r6, #7
 8003006:	1d23      	adds	r3, r4, #4
 8003008:	1af2      	subs	r2, r6, r3
 800300a:	d0b6      	beq.n	8002f7a <_malloc_r+0x22>
 800300c:	1b9b      	subs	r3, r3, r6
 800300e:	50a3      	str	r3, [r4, r2]
 8003010:	e7b3      	b.n	8002f7a <_malloc_r+0x22>
 8003012:	6862      	ldr	r2, [r4, #4]
 8003014:	42a3      	cmp	r3, r4
 8003016:	bf0c      	ite	eq
 8003018:	6032      	streq	r2, [r6, #0]
 800301a:	605a      	strne	r2, [r3, #4]
 800301c:	e7ec      	b.n	8002ff8 <_malloc_r+0xa0>
 800301e:	4623      	mov	r3, r4
 8003020:	6864      	ldr	r4, [r4, #4]
 8003022:	e7b2      	b.n	8002f8a <_malloc_r+0x32>
 8003024:	4634      	mov	r4, r6
 8003026:	6876      	ldr	r6, [r6, #4]
 8003028:	e7b9      	b.n	8002f9e <_malloc_r+0x46>
 800302a:	230c      	movs	r3, #12
 800302c:	603b      	str	r3, [r7, #0]
 800302e:	4638      	mov	r0, r7
 8003030:	f000 fa84 	bl	800353c <__malloc_unlock>
 8003034:	e7a1      	b.n	8002f7a <_malloc_r+0x22>
 8003036:	6025      	str	r5, [r4, #0]
 8003038:	e7de      	b.n	8002ff8 <_malloc_r+0xa0>
 800303a:	bf00      	nop
 800303c:	20000138 	.word	0x20000138

08003040 <_realloc_r>:
 8003040:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003044:	4680      	mov	r8, r0
 8003046:	4614      	mov	r4, r2
 8003048:	460e      	mov	r6, r1
 800304a:	b921      	cbnz	r1, 8003056 <_realloc_r+0x16>
 800304c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003050:	4611      	mov	r1, r2
 8003052:	f7ff bf81 	b.w	8002f58 <_malloc_r>
 8003056:	b92a      	cbnz	r2, 8003064 <_realloc_r+0x24>
 8003058:	f7ff ff12 	bl	8002e80 <_free_r>
 800305c:	4625      	mov	r5, r4
 800305e:	4628      	mov	r0, r5
 8003060:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003064:	f000 fa70 	bl	8003548 <_malloc_usable_size_r>
 8003068:	4284      	cmp	r4, r0
 800306a:	4607      	mov	r7, r0
 800306c:	d802      	bhi.n	8003074 <_realloc_r+0x34>
 800306e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003072:	d812      	bhi.n	800309a <_realloc_r+0x5a>
 8003074:	4621      	mov	r1, r4
 8003076:	4640      	mov	r0, r8
 8003078:	f7ff ff6e 	bl	8002f58 <_malloc_r>
 800307c:	4605      	mov	r5, r0
 800307e:	2800      	cmp	r0, #0
 8003080:	d0ed      	beq.n	800305e <_realloc_r+0x1e>
 8003082:	42bc      	cmp	r4, r7
 8003084:	4622      	mov	r2, r4
 8003086:	4631      	mov	r1, r6
 8003088:	bf28      	it	cs
 800308a:	463a      	movcs	r2, r7
 800308c:	f7ff fed0 	bl	8002e30 <memcpy>
 8003090:	4631      	mov	r1, r6
 8003092:	4640      	mov	r0, r8
 8003094:	f7ff fef4 	bl	8002e80 <_free_r>
 8003098:	e7e1      	b.n	800305e <_realloc_r+0x1e>
 800309a:	4635      	mov	r5, r6
 800309c:	e7df      	b.n	800305e <_realloc_r+0x1e>

0800309e <__ssputs_r>:
 800309e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80030a2:	688e      	ldr	r6, [r1, #8]
 80030a4:	429e      	cmp	r6, r3
 80030a6:	4682      	mov	sl, r0
 80030a8:	460c      	mov	r4, r1
 80030aa:	4690      	mov	r8, r2
 80030ac:	461f      	mov	r7, r3
 80030ae:	d838      	bhi.n	8003122 <__ssputs_r+0x84>
 80030b0:	898a      	ldrh	r2, [r1, #12]
 80030b2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80030b6:	d032      	beq.n	800311e <__ssputs_r+0x80>
 80030b8:	6825      	ldr	r5, [r4, #0]
 80030ba:	6909      	ldr	r1, [r1, #16]
 80030bc:	eba5 0901 	sub.w	r9, r5, r1
 80030c0:	6965      	ldr	r5, [r4, #20]
 80030c2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80030c6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80030ca:	3301      	adds	r3, #1
 80030cc:	444b      	add	r3, r9
 80030ce:	106d      	asrs	r5, r5, #1
 80030d0:	429d      	cmp	r5, r3
 80030d2:	bf38      	it	cc
 80030d4:	461d      	movcc	r5, r3
 80030d6:	0553      	lsls	r3, r2, #21
 80030d8:	d531      	bpl.n	800313e <__ssputs_r+0xa0>
 80030da:	4629      	mov	r1, r5
 80030dc:	f7ff ff3c 	bl	8002f58 <_malloc_r>
 80030e0:	4606      	mov	r6, r0
 80030e2:	b950      	cbnz	r0, 80030fa <__ssputs_r+0x5c>
 80030e4:	230c      	movs	r3, #12
 80030e6:	f8ca 3000 	str.w	r3, [sl]
 80030ea:	89a3      	ldrh	r3, [r4, #12]
 80030ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80030f0:	81a3      	strh	r3, [r4, #12]
 80030f2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80030f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80030fa:	6921      	ldr	r1, [r4, #16]
 80030fc:	464a      	mov	r2, r9
 80030fe:	f7ff fe97 	bl	8002e30 <memcpy>
 8003102:	89a3      	ldrh	r3, [r4, #12]
 8003104:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003108:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800310c:	81a3      	strh	r3, [r4, #12]
 800310e:	6126      	str	r6, [r4, #16]
 8003110:	6165      	str	r5, [r4, #20]
 8003112:	444e      	add	r6, r9
 8003114:	eba5 0509 	sub.w	r5, r5, r9
 8003118:	6026      	str	r6, [r4, #0]
 800311a:	60a5      	str	r5, [r4, #8]
 800311c:	463e      	mov	r6, r7
 800311e:	42be      	cmp	r6, r7
 8003120:	d900      	bls.n	8003124 <__ssputs_r+0x86>
 8003122:	463e      	mov	r6, r7
 8003124:	6820      	ldr	r0, [r4, #0]
 8003126:	4632      	mov	r2, r6
 8003128:	4641      	mov	r1, r8
 800312a:	f7ff fe8f 	bl	8002e4c <memmove>
 800312e:	68a3      	ldr	r3, [r4, #8]
 8003130:	1b9b      	subs	r3, r3, r6
 8003132:	60a3      	str	r3, [r4, #8]
 8003134:	6823      	ldr	r3, [r4, #0]
 8003136:	4433      	add	r3, r6
 8003138:	6023      	str	r3, [r4, #0]
 800313a:	2000      	movs	r0, #0
 800313c:	e7db      	b.n	80030f6 <__ssputs_r+0x58>
 800313e:	462a      	mov	r2, r5
 8003140:	f7ff ff7e 	bl	8003040 <_realloc_r>
 8003144:	4606      	mov	r6, r0
 8003146:	2800      	cmp	r0, #0
 8003148:	d1e1      	bne.n	800310e <__ssputs_r+0x70>
 800314a:	6921      	ldr	r1, [r4, #16]
 800314c:	4650      	mov	r0, sl
 800314e:	f7ff fe97 	bl	8002e80 <_free_r>
 8003152:	e7c7      	b.n	80030e4 <__ssputs_r+0x46>

08003154 <_svfiprintf_r>:
 8003154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003158:	4698      	mov	r8, r3
 800315a:	898b      	ldrh	r3, [r1, #12]
 800315c:	061b      	lsls	r3, r3, #24
 800315e:	b09d      	sub	sp, #116	; 0x74
 8003160:	4607      	mov	r7, r0
 8003162:	460d      	mov	r5, r1
 8003164:	4614      	mov	r4, r2
 8003166:	d50e      	bpl.n	8003186 <_svfiprintf_r+0x32>
 8003168:	690b      	ldr	r3, [r1, #16]
 800316a:	b963      	cbnz	r3, 8003186 <_svfiprintf_r+0x32>
 800316c:	2140      	movs	r1, #64	; 0x40
 800316e:	f7ff fef3 	bl	8002f58 <_malloc_r>
 8003172:	6028      	str	r0, [r5, #0]
 8003174:	6128      	str	r0, [r5, #16]
 8003176:	b920      	cbnz	r0, 8003182 <_svfiprintf_r+0x2e>
 8003178:	230c      	movs	r3, #12
 800317a:	603b      	str	r3, [r7, #0]
 800317c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003180:	e0d1      	b.n	8003326 <_svfiprintf_r+0x1d2>
 8003182:	2340      	movs	r3, #64	; 0x40
 8003184:	616b      	str	r3, [r5, #20]
 8003186:	2300      	movs	r3, #0
 8003188:	9309      	str	r3, [sp, #36]	; 0x24
 800318a:	2320      	movs	r3, #32
 800318c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003190:	f8cd 800c 	str.w	r8, [sp, #12]
 8003194:	2330      	movs	r3, #48	; 0x30
 8003196:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8003340 <_svfiprintf_r+0x1ec>
 800319a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800319e:	f04f 0901 	mov.w	r9, #1
 80031a2:	4623      	mov	r3, r4
 80031a4:	469a      	mov	sl, r3
 80031a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80031aa:	b10a      	cbz	r2, 80031b0 <_svfiprintf_r+0x5c>
 80031ac:	2a25      	cmp	r2, #37	; 0x25
 80031ae:	d1f9      	bne.n	80031a4 <_svfiprintf_r+0x50>
 80031b0:	ebba 0b04 	subs.w	fp, sl, r4
 80031b4:	d00b      	beq.n	80031ce <_svfiprintf_r+0x7a>
 80031b6:	465b      	mov	r3, fp
 80031b8:	4622      	mov	r2, r4
 80031ba:	4629      	mov	r1, r5
 80031bc:	4638      	mov	r0, r7
 80031be:	f7ff ff6e 	bl	800309e <__ssputs_r>
 80031c2:	3001      	adds	r0, #1
 80031c4:	f000 80aa 	beq.w	800331c <_svfiprintf_r+0x1c8>
 80031c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80031ca:	445a      	add	r2, fp
 80031cc:	9209      	str	r2, [sp, #36]	; 0x24
 80031ce:	f89a 3000 	ldrb.w	r3, [sl]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	f000 80a2 	beq.w	800331c <_svfiprintf_r+0x1c8>
 80031d8:	2300      	movs	r3, #0
 80031da:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80031de:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80031e2:	f10a 0a01 	add.w	sl, sl, #1
 80031e6:	9304      	str	r3, [sp, #16]
 80031e8:	9307      	str	r3, [sp, #28]
 80031ea:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80031ee:	931a      	str	r3, [sp, #104]	; 0x68
 80031f0:	4654      	mov	r4, sl
 80031f2:	2205      	movs	r2, #5
 80031f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80031f8:	4851      	ldr	r0, [pc, #324]	; (8003340 <_svfiprintf_r+0x1ec>)
 80031fa:	f7fc ffe9 	bl	80001d0 <memchr>
 80031fe:	9a04      	ldr	r2, [sp, #16]
 8003200:	b9d8      	cbnz	r0, 800323a <_svfiprintf_r+0xe6>
 8003202:	06d0      	lsls	r0, r2, #27
 8003204:	bf44      	itt	mi
 8003206:	2320      	movmi	r3, #32
 8003208:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800320c:	0711      	lsls	r1, r2, #28
 800320e:	bf44      	itt	mi
 8003210:	232b      	movmi	r3, #43	; 0x2b
 8003212:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003216:	f89a 3000 	ldrb.w	r3, [sl]
 800321a:	2b2a      	cmp	r3, #42	; 0x2a
 800321c:	d015      	beq.n	800324a <_svfiprintf_r+0xf6>
 800321e:	9a07      	ldr	r2, [sp, #28]
 8003220:	4654      	mov	r4, sl
 8003222:	2000      	movs	r0, #0
 8003224:	f04f 0c0a 	mov.w	ip, #10
 8003228:	4621      	mov	r1, r4
 800322a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800322e:	3b30      	subs	r3, #48	; 0x30
 8003230:	2b09      	cmp	r3, #9
 8003232:	d94e      	bls.n	80032d2 <_svfiprintf_r+0x17e>
 8003234:	b1b0      	cbz	r0, 8003264 <_svfiprintf_r+0x110>
 8003236:	9207      	str	r2, [sp, #28]
 8003238:	e014      	b.n	8003264 <_svfiprintf_r+0x110>
 800323a:	eba0 0308 	sub.w	r3, r0, r8
 800323e:	fa09 f303 	lsl.w	r3, r9, r3
 8003242:	4313      	orrs	r3, r2
 8003244:	9304      	str	r3, [sp, #16]
 8003246:	46a2      	mov	sl, r4
 8003248:	e7d2      	b.n	80031f0 <_svfiprintf_r+0x9c>
 800324a:	9b03      	ldr	r3, [sp, #12]
 800324c:	1d19      	adds	r1, r3, #4
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	9103      	str	r1, [sp, #12]
 8003252:	2b00      	cmp	r3, #0
 8003254:	bfbb      	ittet	lt
 8003256:	425b      	neglt	r3, r3
 8003258:	f042 0202 	orrlt.w	r2, r2, #2
 800325c:	9307      	strge	r3, [sp, #28]
 800325e:	9307      	strlt	r3, [sp, #28]
 8003260:	bfb8      	it	lt
 8003262:	9204      	strlt	r2, [sp, #16]
 8003264:	7823      	ldrb	r3, [r4, #0]
 8003266:	2b2e      	cmp	r3, #46	; 0x2e
 8003268:	d10c      	bne.n	8003284 <_svfiprintf_r+0x130>
 800326a:	7863      	ldrb	r3, [r4, #1]
 800326c:	2b2a      	cmp	r3, #42	; 0x2a
 800326e:	d135      	bne.n	80032dc <_svfiprintf_r+0x188>
 8003270:	9b03      	ldr	r3, [sp, #12]
 8003272:	1d1a      	adds	r2, r3, #4
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	9203      	str	r2, [sp, #12]
 8003278:	2b00      	cmp	r3, #0
 800327a:	bfb8      	it	lt
 800327c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8003280:	3402      	adds	r4, #2
 8003282:	9305      	str	r3, [sp, #20]
 8003284:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003350 <_svfiprintf_r+0x1fc>
 8003288:	7821      	ldrb	r1, [r4, #0]
 800328a:	2203      	movs	r2, #3
 800328c:	4650      	mov	r0, sl
 800328e:	f7fc ff9f 	bl	80001d0 <memchr>
 8003292:	b140      	cbz	r0, 80032a6 <_svfiprintf_r+0x152>
 8003294:	2340      	movs	r3, #64	; 0x40
 8003296:	eba0 000a 	sub.w	r0, r0, sl
 800329a:	fa03 f000 	lsl.w	r0, r3, r0
 800329e:	9b04      	ldr	r3, [sp, #16]
 80032a0:	4303      	orrs	r3, r0
 80032a2:	3401      	adds	r4, #1
 80032a4:	9304      	str	r3, [sp, #16]
 80032a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80032aa:	4826      	ldr	r0, [pc, #152]	; (8003344 <_svfiprintf_r+0x1f0>)
 80032ac:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80032b0:	2206      	movs	r2, #6
 80032b2:	f7fc ff8d 	bl	80001d0 <memchr>
 80032b6:	2800      	cmp	r0, #0
 80032b8:	d038      	beq.n	800332c <_svfiprintf_r+0x1d8>
 80032ba:	4b23      	ldr	r3, [pc, #140]	; (8003348 <_svfiprintf_r+0x1f4>)
 80032bc:	bb1b      	cbnz	r3, 8003306 <_svfiprintf_r+0x1b2>
 80032be:	9b03      	ldr	r3, [sp, #12]
 80032c0:	3307      	adds	r3, #7
 80032c2:	f023 0307 	bic.w	r3, r3, #7
 80032c6:	3308      	adds	r3, #8
 80032c8:	9303      	str	r3, [sp, #12]
 80032ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80032cc:	4433      	add	r3, r6
 80032ce:	9309      	str	r3, [sp, #36]	; 0x24
 80032d0:	e767      	b.n	80031a2 <_svfiprintf_r+0x4e>
 80032d2:	fb0c 3202 	mla	r2, ip, r2, r3
 80032d6:	460c      	mov	r4, r1
 80032d8:	2001      	movs	r0, #1
 80032da:	e7a5      	b.n	8003228 <_svfiprintf_r+0xd4>
 80032dc:	2300      	movs	r3, #0
 80032de:	3401      	adds	r4, #1
 80032e0:	9305      	str	r3, [sp, #20]
 80032e2:	4619      	mov	r1, r3
 80032e4:	f04f 0c0a 	mov.w	ip, #10
 80032e8:	4620      	mov	r0, r4
 80032ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 80032ee:	3a30      	subs	r2, #48	; 0x30
 80032f0:	2a09      	cmp	r2, #9
 80032f2:	d903      	bls.n	80032fc <_svfiprintf_r+0x1a8>
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d0c5      	beq.n	8003284 <_svfiprintf_r+0x130>
 80032f8:	9105      	str	r1, [sp, #20]
 80032fa:	e7c3      	b.n	8003284 <_svfiprintf_r+0x130>
 80032fc:	fb0c 2101 	mla	r1, ip, r1, r2
 8003300:	4604      	mov	r4, r0
 8003302:	2301      	movs	r3, #1
 8003304:	e7f0      	b.n	80032e8 <_svfiprintf_r+0x194>
 8003306:	ab03      	add	r3, sp, #12
 8003308:	9300      	str	r3, [sp, #0]
 800330a:	462a      	mov	r2, r5
 800330c:	4b0f      	ldr	r3, [pc, #60]	; (800334c <_svfiprintf_r+0x1f8>)
 800330e:	a904      	add	r1, sp, #16
 8003310:	4638      	mov	r0, r7
 8003312:	f3af 8000 	nop.w
 8003316:	1c42      	adds	r2, r0, #1
 8003318:	4606      	mov	r6, r0
 800331a:	d1d6      	bne.n	80032ca <_svfiprintf_r+0x176>
 800331c:	89ab      	ldrh	r3, [r5, #12]
 800331e:	065b      	lsls	r3, r3, #25
 8003320:	f53f af2c 	bmi.w	800317c <_svfiprintf_r+0x28>
 8003324:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003326:	b01d      	add	sp, #116	; 0x74
 8003328:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800332c:	ab03      	add	r3, sp, #12
 800332e:	9300      	str	r3, [sp, #0]
 8003330:	462a      	mov	r2, r5
 8003332:	4b06      	ldr	r3, [pc, #24]	; (800334c <_svfiprintf_r+0x1f8>)
 8003334:	a904      	add	r1, sp, #16
 8003336:	4638      	mov	r0, r7
 8003338:	f7ff f94c 	bl	80025d4 <_printf_i>
 800333c:	e7eb      	b.n	8003316 <_svfiprintf_r+0x1c2>
 800333e:	bf00      	nop
 8003340:	08003660 	.word	0x08003660
 8003344:	0800366a 	.word	0x0800366a
 8003348:	00000000 	.word	0x00000000
 800334c:	0800309f 	.word	0x0800309f
 8003350:	08003666 	.word	0x08003666

08003354 <_sbrk_r>:
 8003354:	b538      	push	{r3, r4, r5, lr}
 8003356:	4d06      	ldr	r5, [pc, #24]	; (8003370 <_sbrk_r+0x1c>)
 8003358:	2300      	movs	r3, #0
 800335a:	4604      	mov	r4, r0
 800335c:	4608      	mov	r0, r1
 800335e:	602b      	str	r3, [r5, #0]
 8003360:	f7fd fd5a 	bl	8000e18 <_sbrk>
 8003364:	1c43      	adds	r3, r0, #1
 8003366:	d102      	bne.n	800336e <_sbrk_r+0x1a>
 8003368:	682b      	ldr	r3, [r5, #0]
 800336a:	b103      	cbz	r3, 800336e <_sbrk_r+0x1a>
 800336c:	6023      	str	r3, [r4, #0]
 800336e:	bd38      	pop	{r3, r4, r5, pc}
 8003370:	20000140 	.word	0x20000140

08003374 <_raise_r>:
 8003374:	291f      	cmp	r1, #31
 8003376:	b538      	push	{r3, r4, r5, lr}
 8003378:	4604      	mov	r4, r0
 800337a:	460d      	mov	r5, r1
 800337c:	d904      	bls.n	8003388 <_raise_r+0x14>
 800337e:	2316      	movs	r3, #22
 8003380:	6003      	str	r3, [r0, #0]
 8003382:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003386:	bd38      	pop	{r3, r4, r5, pc}
 8003388:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800338a:	b112      	cbz	r2, 8003392 <_raise_r+0x1e>
 800338c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8003390:	b94b      	cbnz	r3, 80033a6 <_raise_r+0x32>
 8003392:	4620      	mov	r0, r4
 8003394:	f000 f830 	bl	80033f8 <_getpid_r>
 8003398:	462a      	mov	r2, r5
 800339a:	4601      	mov	r1, r0
 800339c:	4620      	mov	r0, r4
 800339e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80033a2:	f000 b817 	b.w	80033d4 <_kill_r>
 80033a6:	2b01      	cmp	r3, #1
 80033a8:	d00a      	beq.n	80033c0 <_raise_r+0x4c>
 80033aa:	1c59      	adds	r1, r3, #1
 80033ac:	d103      	bne.n	80033b6 <_raise_r+0x42>
 80033ae:	2316      	movs	r3, #22
 80033b0:	6003      	str	r3, [r0, #0]
 80033b2:	2001      	movs	r0, #1
 80033b4:	e7e7      	b.n	8003386 <_raise_r+0x12>
 80033b6:	2400      	movs	r4, #0
 80033b8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80033bc:	4628      	mov	r0, r5
 80033be:	4798      	blx	r3
 80033c0:	2000      	movs	r0, #0
 80033c2:	e7e0      	b.n	8003386 <_raise_r+0x12>

080033c4 <raise>:
 80033c4:	4b02      	ldr	r3, [pc, #8]	; (80033d0 <raise+0xc>)
 80033c6:	4601      	mov	r1, r0
 80033c8:	6818      	ldr	r0, [r3, #0]
 80033ca:	f7ff bfd3 	b.w	8003374 <_raise_r>
 80033ce:	bf00      	nop
 80033d0:	2000000c 	.word	0x2000000c

080033d4 <_kill_r>:
 80033d4:	b538      	push	{r3, r4, r5, lr}
 80033d6:	4d07      	ldr	r5, [pc, #28]	; (80033f4 <_kill_r+0x20>)
 80033d8:	2300      	movs	r3, #0
 80033da:	4604      	mov	r4, r0
 80033dc:	4608      	mov	r0, r1
 80033de:	4611      	mov	r1, r2
 80033e0:	602b      	str	r3, [r5, #0]
 80033e2:	f7fd fce1 	bl	8000da8 <_kill>
 80033e6:	1c43      	adds	r3, r0, #1
 80033e8:	d102      	bne.n	80033f0 <_kill_r+0x1c>
 80033ea:	682b      	ldr	r3, [r5, #0]
 80033ec:	b103      	cbz	r3, 80033f0 <_kill_r+0x1c>
 80033ee:	6023      	str	r3, [r4, #0]
 80033f0:	bd38      	pop	{r3, r4, r5, pc}
 80033f2:	bf00      	nop
 80033f4:	20000140 	.word	0x20000140

080033f8 <_getpid_r>:
 80033f8:	f7fd bcd4 	b.w	8000da4 <_getpid>

080033fc <__sread>:
 80033fc:	b510      	push	{r4, lr}
 80033fe:	460c      	mov	r4, r1
 8003400:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003404:	f000 f8a8 	bl	8003558 <_read_r>
 8003408:	2800      	cmp	r0, #0
 800340a:	bfab      	itete	ge
 800340c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800340e:	89a3      	ldrhlt	r3, [r4, #12]
 8003410:	181b      	addge	r3, r3, r0
 8003412:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003416:	bfac      	ite	ge
 8003418:	6563      	strge	r3, [r4, #84]	; 0x54
 800341a:	81a3      	strhlt	r3, [r4, #12]
 800341c:	bd10      	pop	{r4, pc}

0800341e <__swrite>:
 800341e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003422:	461f      	mov	r7, r3
 8003424:	898b      	ldrh	r3, [r1, #12]
 8003426:	05db      	lsls	r3, r3, #23
 8003428:	4605      	mov	r5, r0
 800342a:	460c      	mov	r4, r1
 800342c:	4616      	mov	r6, r2
 800342e:	d505      	bpl.n	800343c <__swrite+0x1e>
 8003430:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003434:	2302      	movs	r3, #2
 8003436:	2200      	movs	r2, #0
 8003438:	f000 f868 	bl	800350c <_lseek_r>
 800343c:	89a3      	ldrh	r3, [r4, #12]
 800343e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003442:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003446:	81a3      	strh	r3, [r4, #12]
 8003448:	4632      	mov	r2, r6
 800344a:	463b      	mov	r3, r7
 800344c:	4628      	mov	r0, r5
 800344e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003452:	f000 b817 	b.w	8003484 <_write_r>

08003456 <__sseek>:
 8003456:	b510      	push	{r4, lr}
 8003458:	460c      	mov	r4, r1
 800345a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800345e:	f000 f855 	bl	800350c <_lseek_r>
 8003462:	1c43      	adds	r3, r0, #1
 8003464:	89a3      	ldrh	r3, [r4, #12]
 8003466:	bf15      	itete	ne
 8003468:	6560      	strne	r0, [r4, #84]	; 0x54
 800346a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800346e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003472:	81a3      	strheq	r3, [r4, #12]
 8003474:	bf18      	it	ne
 8003476:	81a3      	strhne	r3, [r4, #12]
 8003478:	bd10      	pop	{r4, pc}

0800347a <__sclose>:
 800347a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800347e:	f000 b813 	b.w	80034a8 <_close_r>
	...

08003484 <_write_r>:
 8003484:	b538      	push	{r3, r4, r5, lr}
 8003486:	4d07      	ldr	r5, [pc, #28]	; (80034a4 <_write_r+0x20>)
 8003488:	4604      	mov	r4, r0
 800348a:	4608      	mov	r0, r1
 800348c:	4611      	mov	r1, r2
 800348e:	2200      	movs	r2, #0
 8003490:	602a      	str	r2, [r5, #0]
 8003492:	461a      	mov	r2, r3
 8003494:	f7fd fca4 	bl	8000de0 <_write>
 8003498:	1c43      	adds	r3, r0, #1
 800349a:	d102      	bne.n	80034a2 <_write_r+0x1e>
 800349c:	682b      	ldr	r3, [r5, #0]
 800349e:	b103      	cbz	r3, 80034a2 <_write_r+0x1e>
 80034a0:	6023      	str	r3, [r4, #0]
 80034a2:	bd38      	pop	{r3, r4, r5, pc}
 80034a4:	20000140 	.word	0x20000140

080034a8 <_close_r>:
 80034a8:	b538      	push	{r3, r4, r5, lr}
 80034aa:	4d06      	ldr	r5, [pc, #24]	; (80034c4 <_close_r+0x1c>)
 80034ac:	2300      	movs	r3, #0
 80034ae:	4604      	mov	r4, r0
 80034b0:	4608      	mov	r0, r1
 80034b2:	602b      	str	r3, [r5, #0]
 80034b4:	f7fd fca2 	bl	8000dfc <_close>
 80034b8:	1c43      	adds	r3, r0, #1
 80034ba:	d102      	bne.n	80034c2 <_close_r+0x1a>
 80034bc:	682b      	ldr	r3, [r5, #0]
 80034be:	b103      	cbz	r3, 80034c2 <_close_r+0x1a>
 80034c0:	6023      	str	r3, [r4, #0]
 80034c2:	bd38      	pop	{r3, r4, r5, pc}
 80034c4:	20000140 	.word	0x20000140

080034c8 <_fstat_r>:
 80034c8:	b538      	push	{r3, r4, r5, lr}
 80034ca:	4d07      	ldr	r5, [pc, #28]	; (80034e8 <_fstat_r+0x20>)
 80034cc:	2300      	movs	r3, #0
 80034ce:	4604      	mov	r4, r0
 80034d0:	4608      	mov	r0, r1
 80034d2:	4611      	mov	r1, r2
 80034d4:	602b      	str	r3, [r5, #0]
 80034d6:	f7fd fc95 	bl	8000e04 <_fstat>
 80034da:	1c43      	adds	r3, r0, #1
 80034dc:	d102      	bne.n	80034e4 <_fstat_r+0x1c>
 80034de:	682b      	ldr	r3, [r5, #0]
 80034e0:	b103      	cbz	r3, 80034e4 <_fstat_r+0x1c>
 80034e2:	6023      	str	r3, [r4, #0]
 80034e4:	bd38      	pop	{r3, r4, r5, pc}
 80034e6:	bf00      	nop
 80034e8:	20000140 	.word	0x20000140

080034ec <_isatty_r>:
 80034ec:	b538      	push	{r3, r4, r5, lr}
 80034ee:	4d06      	ldr	r5, [pc, #24]	; (8003508 <_isatty_r+0x1c>)
 80034f0:	2300      	movs	r3, #0
 80034f2:	4604      	mov	r4, r0
 80034f4:	4608      	mov	r0, r1
 80034f6:	602b      	str	r3, [r5, #0]
 80034f8:	f7fd fc8a 	bl	8000e10 <_isatty>
 80034fc:	1c43      	adds	r3, r0, #1
 80034fe:	d102      	bne.n	8003506 <_isatty_r+0x1a>
 8003500:	682b      	ldr	r3, [r5, #0]
 8003502:	b103      	cbz	r3, 8003506 <_isatty_r+0x1a>
 8003504:	6023      	str	r3, [r4, #0]
 8003506:	bd38      	pop	{r3, r4, r5, pc}
 8003508:	20000140 	.word	0x20000140

0800350c <_lseek_r>:
 800350c:	b538      	push	{r3, r4, r5, lr}
 800350e:	4d07      	ldr	r5, [pc, #28]	; (800352c <_lseek_r+0x20>)
 8003510:	4604      	mov	r4, r0
 8003512:	4608      	mov	r0, r1
 8003514:	4611      	mov	r1, r2
 8003516:	2200      	movs	r2, #0
 8003518:	602a      	str	r2, [r5, #0]
 800351a:	461a      	mov	r2, r3
 800351c:	f7fd fc7a 	bl	8000e14 <_lseek>
 8003520:	1c43      	adds	r3, r0, #1
 8003522:	d102      	bne.n	800352a <_lseek_r+0x1e>
 8003524:	682b      	ldr	r3, [r5, #0]
 8003526:	b103      	cbz	r3, 800352a <_lseek_r+0x1e>
 8003528:	6023      	str	r3, [r4, #0]
 800352a:	bd38      	pop	{r3, r4, r5, pc}
 800352c:	20000140 	.word	0x20000140

08003530 <__malloc_lock>:
 8003530:	4801      	ldr	r0, [pc, #4]	; (8003538 <__malloc_lock+0x8>)
 8003532:	f7ff bc15 	b.w	8002d60 <__retarget_lock_acquire_recursive>
 8003536:	bf00      	nop
 8003538:	20000134 	.word	0x20000134

0800353c <__malloc_unlock>:
 800353c:	4801      	ldr	r0, [pc, #4]	; (8003544 <__malloc_unlock+0x8>)
 800353e:	f7ff bc10 	b.w	8002d62 <__retarget_lock_release_recursive>
 8003542:	bf00      	nop
 8003544:	20000134 	.word	0x20000134

08003548 <_malloc_usable_size_r>:
 8003548:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800354c:	1f18      	subs	r0, r3, #4
 800354e:	2b00      	cmp	r3, #0
 8003550:	bfbc      	itt	lt
 8003552:	580b      	ldrlt	r3, [r1, r0]
 8003554:	18c0      	addlt	r0, r0, r3
 8003556:	4770      	bx	lr

08003558 <_read_r>:
 8003558:	b538      	push	{r3, r4, r5, lr}
 800355a:	4d07      	ldr	r5, [pc, #28]	; (8003578 <_read_r+0x20>)
 800355c:	4604      	mov	r4, r0
 800355e:	4608      	mov	r0, r1
 8003560:	4611      	mov	r1, r2
 8003562:	2200      	movs	r2, #0
 8003564:	602a      	str	r2, [r5, #0]
 8003566:	461a      	mov	r2, r3
 8003568:	f7fd fc2c 	bl	8000dc4 <_read>
 800356c:	1c43      	adds	r3, r0, #1
 800356e:	d102      	bne.n	8003576 <_read_r+0x1e>
 8003570:	682b      	ldr	r3, [r5, #0]
 8003572:	b103      	cbz	r3, 8003576 <_read_r+0x1e>
 8003574:	6023      	str	r3, [r4, #0]
 8003576:	bd38      	pop	{r3, r4, r5, pc}
 8003578:	20000140 	.word	0x20000140

0800357c <_init>:
 800357c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800357e:	bf00      	nop
 8003580:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003582:	bc08      	pop	{r3}
 8003584:	469e      	mov	lr, r3
 8003586:	4770      	bx	lr

08003588 <_fini>:
 8003588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800358a:	bf00      	nop
 800358c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800358e:	bc08      	pop	{r3}
 8003590:	469e      	mov	lr, r3
 8003592:	4770      	bx	lr
