
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 10000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/aniket/Desktop/sem/cs622/cs622-project/champsim/dpc3_traces/644.nab_s-5853B.champsimtrace.xz
CPU 0 L2C next line prefetcher
LLC Next Line Prefetcher

Warmup complete CPU 0 instructions: 1000003 cycles: 500569 (Simulation time: 0 hr 0 min 2 sec) 

Heartbeat CPU 0 instructions: 10000001 cycles: 13587523 heartbeat IPC: 0.735969 cumulative IPC: 0.687708 (Simulation time: 0 hr 0 min 28 sec) 
Finished CPU 0 instructions: 10000000 cycles: 14553655 cumulative IPC: 0.687113 (Simulation time: 0 hr 0 min 31 sec) 

CPU 0 Branch Prediction Accuracy: 99.9322% MPKI: 0.0507 Average ROB Occupancy at Mispredict: 130.793

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.687113 instructions: 10000000 cycles: 14553655
L1D TOTAL     ACCESS:    3276711  HIT:    3207553  MISS:      69158
L1D LOAD      ACCESS:    2105882  HIT:    2102189  MISS:       3693
L1D RFO       ACCESS:    1105407  HIT:    1105342  MISS:         65
L1D PREFETCH  ACCESS:      65422  HIT:         22  MISS:      65400
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:      71488  ISSUED:      71488  USEFUL:      48503  USELESS:      22754
L1D AVERAGE MISS LATENCY: 19.7106 cycles
L1I TOTAL     ACCESS:    3806274  HIT:    3806174  MISS:        100
L1I LOAD      ACCESS:    3806274  HIT:    3806174  MISS:        100
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I AVERAGE MISS LATENCY: 110 cycles
L2C TOTAL     ACCESS:      85893  HIT:      83415  MISS:       2478
L2C LOAD      ACCESS:       3793  HIT:       3628  MISS:        165
L2C RFO       ACCESS:         65  HIT:         44  MISS:         21
L2C PREFETCH  ACCESS:      66950  HIT:      64658  MISS:       2292
L2C WRITEBACK ACCESS:      15085  HIT:      15085  MISS:          0
L2C PREFETCH  REQUESTED:       4771  ISSUED:       4663  USEFUL:        633  USELESS:          0
L2C AVERAGE MISS LATENCY: 130.944 cycles
LLC TOTAL     ACCESS:       2503  HIT:         25  MISS:       2478
LLC LOAD      ACCESS:        156  HIT:          0  MISS:        156
LLC RFO       ACCESS:         21  HIT:          0  MISS:         21
LLC PREFETCH  ACCESS:       2326  HIT:         25  MISS:       2301
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:        467  ISSUED:        460  USEFUL:          2  USELESS:          0
LLC AVERAGE MISS LATENCY: 100.859 cycles
Major fault: 0 Minor fault: 148
=== CPU 0 L1D Prefetcher Statistics ===
[MLOP] History of tracked zone:
IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
IIIIIIIIIIIIIIIIIA1111IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
IIIIIIIIIIIIIIIIIAA1111IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
IIIIIIIIIIIIIIIIIAAA1111IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
IIIIIIIIIIIIIIIIIAAA11A1111IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
IIIIIIIIIIIIIIIIIAAA11AA1111IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
IIIIIIIIIIIIIIIIIAAA11AAA1111IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
IIIIIIIIIIIIIIIIIAAA11AAAA1111IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
IIIIIIIIIIIIIIIIIAAA11AAAAA1111IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
IIIIIIIIIIIIIIIIIAAA11AAAAA1A1111IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
IIIIIIIIIIIIIIIIIAAA11AIAAA1A1111IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
IIIIIIIIIIIIIIIIIAAA11AIAIA1A1111IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
IIIIIIIIIIIIIIIIIAAA11AIAII1A1111IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
IIIIIIIIIIIIIIIIIIAA11AIAII1A1111IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
IIIIIIIIIIIIIIIIIIAA11AIIII1A1111IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
IIIIIIIIIIIIIIIIIIIA11AIIII1A1111IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
IIIIIIIIIIIIIIIIIIIA11AIIIIIA1111IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
IIIIIIIIIIIIIIIIIIII11AIIIIIA1111IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
IIIIIIIIIIIIIIIIIIIII1AIIIIIA1111IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
IIIIIIIIIIIIIIIIIIIIIIAIIIIIA1111IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
IIIIIIIIIIIIIIIIIIIIIIIIIIIIA1111IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
IIIIIIIIIIIIIIIIIIIIIIIIIIIIA1I11IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
IIIIIIIIIIIIIIIIIIIIIIIIIIIII1I11IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII11IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII1IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
[MLOP] Prefetch Degree Mean: 5.28155
[MLOP] Prefetch Degree SD: 0.688568
[MLOP] Max Score Left Mean (%): 71.3515
[MLOP] Max Score Left SD (%): 7.77112
[MLOP] Max Score Right Mean (%): 91.9359
[MLOP] Max Score Right SD (%): 3.28175
CPU 0 L2C next line prefetcher final stats
LLC Next Line Prefetcher Final Stats: none

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1904  ROW_BUFFER_MISS:        574
 DBUS_CONGESTED:        462
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 AVG_CONGESTED_CYCLE: 6
