{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654674737727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654674737737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 08 16:52:17 2022 " "Processing started: Wed Jun 08 16:52:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654674737737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654674737737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off phasegen_test -c phasegen_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off phasegen_test -c phasegen_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654674737737 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654674738266 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654674738267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/public/syncro.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/public/syncro.v" { { "Info" "ISGN_ENTITY_NAME" "1 syncro " "Found entity 1: syncro" {  } { { "../../hw2019/verilog-src/public/syncro.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/syncro.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654674748540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654674748540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/public/led_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/public/led_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_driver " "Found entity 1: led_driver" {  } { { "../../hw2019/verilog-src/public/led_driver.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/led_driver.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654674748544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654674748544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/public/phasegen_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/public/phasegen_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 phasegen_test " "Found entity 1: phasegen_test" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654674748549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654674748549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/templates/phasegen.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/templates/phasegen.v" { { "Info" "ISGN_ENTITY_NAME" "1 phasegen " "Found entity 1: phasegen" {  } { { "../../hw2019/verilog-src/templates/phasegen.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/phasegen.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654674748553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654674748553 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "phasegen_test " "Elaborating entity \"phasegen_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654674748584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_driver led_driver:led_driver_inst " "Elaborating entity \"led_driver\" for hierarchy \"led_driver:led_driver_inst\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "led_driver_inst" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654674748590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syncro syncro:syncro_b4 " "Elaborating entity \"syncro\" for hierarchy \"syncro:syncro_b4\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "syncro_b4" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654674748594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phasegen phasegen:pg_inst " "Elaborating entity \"phasegen\" for hierarchy \"phasegen:pg_inst\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "pg_inst" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654674748599 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "phasegen.v(74) " "Verilog HDL Case Statement warning at phasegen.v(74): case item expression never matches the case expression" {  } { { "../../hw2019/verilog-src/templates/phasegen.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/phasegen.v" 74 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1654674748600 "|phasegen_test|phasegen:pg_inst"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "phasegen.v(83) " "Verilog HDL Case Statement warning at phasegen.v(83): case item expression never matches the case expression" {  } { { "../../hw2019/verilog-src/templates/phasegen.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/phasegen.v" 83 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1654674748600 "|phasegen_test|phasegen:pg_inst"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../hw2019/verilog-src/public/led_driver.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/led_driver.v" 200 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1654674749040 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1654674749041 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_x\[0\] GND " "Pin \"seg_x\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_x[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_x\[1\] GND " "Pin \"seg_x\[1\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_x[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_x\[2\] GND " "Pin \"seg_x\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_x[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_x\[3\] GND " "Pin \"seg_x\[3\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_x[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_x\[4\] GND " "Pin \"seg_x\[4\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_x[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_x\[5\] GND " "Pin \"seg_x\[5\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_x[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_x\[6\] GND " "Pin \"seg_x\[6\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_x[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_x\[7\] GND " "Pin \"seg_x\[7\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_x[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_y\[0\] GND " "Pin \"seg_y\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_y[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_y\[1\] GND " "Pin \"seg_y\[1\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_y[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_y\[2\] GND " "Pin \"seg_y\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_y[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_y\[3\] GND " "Pin \"seg_y\[3\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_y[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_y\[4\] GND " "Pin \"seg_y\[4\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_y[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_y\[5\] GND " "Pin \"seg_y\[5\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_y[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_y\[6\] GND " "Pin \"seg_y\[6\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_y[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_y\[7\] GND " "Pin \"seg_y\[7\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_y[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[0\] GND " "Pin \"led_out\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|led_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_a\[0\] GND " "Pin \"seg_a\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_a[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_a\[2\] GND " "Pin \"seg_a\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_a[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_a\[3\] GND " "Pin \"seg_a\[3\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_a[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_a\[4\] GND " "Pin \"seg_a\[4\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_a[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_a\[5\] GND " "Pin \"seg_a\[5\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_a[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_a\[6\] GND " "Pin \"seg_a\[6\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_a[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_a\[7\] GND " "Pin \"seg_a\[7\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_a[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_b\[0\] GND " "Pin \"seg_b\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_b\[2\] GND " "Pin \"seg_b\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_b\[3\] GND " "Pin \"seg_b\[3\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_b\[4\] GND " "Pin \"seg_b\[4\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_b[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_b\[5\] GND " "Pin \"seg_b\[5\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_b[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_b\[6\] GND " "Pin \"seg_b\[6\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_b[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_b\[7\] GND " "Pin \"seg_b\[7\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_b[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_c\[0\] GND " "Pin \"seg_c\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_c[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_c\[2\] GND " "Pin \"seg_c\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_c[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_c\[3\] GND " "Pin \"seg_c\[3\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_c[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_c\[4\] GND " "Pin \"seg_c\[4\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_c[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_c\[5\] GND " "Pin \"seg_c\[5\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_c[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_c\[6\] GND " "Pin \"seg_c\[6\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_c[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_c\[7\] GND " "Pin \"seg_c\[7\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_c[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_d\[0\] GND " "Pin \"seg_d\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_d[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_d\[2\] GND " "Pin \"seg_d\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_d[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_d\[3\] GND " "Pin \"seg_d\[3\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_d[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_d\[4\] GND " "Pin \"seg_d\[4\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_d[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_d\[5\] GND " "Pin \"seg_d\[5\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_d[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_d\[6\] GND " "Pin \"seg_d\[6\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_d[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_d\[7\] GND " "Pin \"seg_d\[7\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_d[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_e\[0\] GND " "Pin \"seg_e\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_e[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_e\[1\] GND " "Pin \"seg_e\[1\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_e[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_e\[2\] GND " "Pin \"seg_e\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_e[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_e\[3\] GND " "Pin \"seg_e\[3\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_e[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_e\[4\] GND " "Pin \"seg_e\[4\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_e[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_e\[5\] GND " "Pin \"seg_e\[5\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_e[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_e\[6\] GND " "Pin \"seg_e\[6\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_e[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_e\[7\] GND " "Pin \"seg_e\[7\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_e[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_f\[0\] GND " "Pin \"seg_f\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_f[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_f\[1\] GND " "Pin \"seg_f\[1\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_f[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_f\[2\] GND " "Pin \"seg_f\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_f[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_f\[3\] GND " "Pin \"seg_f\[3\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_f[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_f\[4\] GND " "Pin \"seg_f\[4\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_f[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_f\[5\] GND " "Pin \"seg_f\[5\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_f[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_f\[6\] GND " "Pin \"seg_f\[6\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_f[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_f\[7\] GND " "Pin \"seg_f\[7\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_f[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_g\[0\] GND " "Pin \"seg_g\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_g\[1\] GND " "Pin \"seg_g\[1\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_g\[2\] GND " "Pin \"seg_g\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_g\[3\] GND " "Pin \"seg_g\[3\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_g\[4\] GND " "Pin \"seg_g\[4\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_g[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_g\[5\] GND " "Pin \"seg_g\[5\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_g[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_g\[6\] GND " "Pin \"seg_g\[6\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_g[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_g\[7\] GND " "Pin \"seg_g\[7\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_g[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_h\[0\] GND " "Pin \"seg_h\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_h[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_h\[1\] GND " "Pin \"seg_h\[1\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_h[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_h\[2\] GND " "Pin \"seg_h\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_h[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_h\[3\] GND " "Pin \"seg_h\[3\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_h[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_h\[4\] GND " "Pin \"seg_h\[4\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_h[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_h\[5\] GND " "Pin \"seg_h\[5\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_h[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_h\[6\] GND " "Pin \"seg_h\[6\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_h[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_h\[7\] GND " "Pin \"seg_h\[7\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654674749059 "|phasegen_test|seg_h[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1654674749059 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654674749142 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654674749673 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654674749673 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "41 " "Design contains 41 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_a0 " "No output dependent on input pin \"psw_a0\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|psw_a0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_a1 " "No output dependent on input pin \"psw_a1\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|psw_a1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_a2 " "No output dependent on input pin \"psw_a2\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|psw_a2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_a3 " "No output dependent on input pin \"psw_a3\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|psw_a3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_a4 " "No output dependent on input pin \"psw_a4\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|psw_a4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_b0 " "No output dependent on input pin \"psw_b0\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|psw_b0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_b1 " "No output dependent on input pin \"psw_b1\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|psw_b1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_b2 " "No output dependent on input pin \"psw_b2\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|psw_b2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_b3 " "No output dependent on input pin \"psw_b3\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|psw_b3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_c0 " "No output dependent on input pin \"psw_c0\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|psw_c0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_c1 " "No output dependent on input pin \"psw_c1\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|psw_c1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_c2 " "No output dependent on input pin \"psw_c2\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|psw_c2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_c3 " "No output dependent on input pin \"psw_c3\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|psw_c3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_d0 " "No output dependent on input pin \"psw_d0\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|psw_d0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_d1 " "No output dependent on input pin \"psw_d1\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|psw_d1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_d2 " "No output dependent on input pin \"psw_d2\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|psw_d2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_d3 " "No output dependent on input pin \"psw_d3\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|psw_d3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hex_a\[0\] " "No output dependent on input pin \"hex_a\[0\]\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|hex_a[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hex_a\[1\] " "No output dependent on input pin \"hex_a\[1\]\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|hex_a[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hex_a\[2\] " "No output dependent on input pin \"hex_a\[2\]\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|hex_a[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hex_a\[3\] " "No output dependent on input pin \"hex_a\[3\]\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|hex_a[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hex_b\[0\] " "No output dependent on input pin \"hex_b\[0\]\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|hex_b[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hex_b\[1\] " "No output dependent on input pin \"hex_b\[1\]\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|hex_b[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hex_b\[2\] " "No output dependent on input pin \"hex_b\[2\]\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|hex_b[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hex_b\[3\] " "No output dependent on input pin \"hex_b\[3\]\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|hex_b[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[0\] " "No output dependent on input pin \"dip_a\[0\]\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|dip_a[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[1\] " "No output dependent on input pin \"dip_a\[1\]\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|dip_a[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[2\] " "No output dependent on input pin \"dip_a\[2\]\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|dip_a[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[3\] " "No output dependent on input pin \"dip_a\[3\]\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|dip_a[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[4\] " "No output dependent on input pin \"dip_a\[4\]\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|dip_a[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[5\] " "No output dependent on input pin \"dip_a\[5\]\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|dip_a[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[6\] " "No output dependent on input pin \"dip_a\[6\]\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|dip_a[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[7\] " "No output dependent on input pin \"dip_a\[7\]\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|dip_a[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[0\] " "No output dependent on input pin \"dip_b\[0\]\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|dip_b[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[1\] " "No output dependent on input pin \"dip_b\[1\]\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|dip_b[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[2\] " "No output dependent on input pin \"dip_b\[2\]\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|dip_b[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[3\] " "No output dependent on input pin \"dip_b\[3\]\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|dip_b[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[4\] " "No output dependent on input pin \"dip_b\[4\]\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|dip_b[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[5\] " "No output dependent on input pin \"dip_b\[5\]\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|dip_b[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[6\] " "No output dependent on input pin \"dip_b\[6\]\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|dip_b[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[7\] " "No output dependent on input pin \"dip_b\[7\]\"" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654674749714 "|phasegen_test|dip_b[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1654674749714 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "228 " "Implemented 228 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Implemented 47 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654674749716 ""} { "Info" "ICUT_CUT_TM_OPINS" "105 " "Implemented 105 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654674749716 ""} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Implemented 76 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654674749716 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654674749716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 123 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 123 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654674749738 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 08 16:52:29 2022 " "Processing ended: Wed Jun 08 16:52:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654674749738 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654674749738 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654674749738 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654674749738 ""}
