"/* Copyright 2019 The TensorFlow Authors. All Rights Reserved.\n\nLicensed under the Apache License, Version 2.0 (the \"License\");\nyou may not use this file except in compliance with the License.\nYou may obtain a copy of the License at\n\n    http://www.apache.org/licenses/LICENSE-2.0\n\nUnless required by applicable law or agreed to in writing, software\ndistributed under the License is distributed on an \"AS IS\" BASIS,\nWITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\nSee the License for the specific language governing permissions and\nlimitations under the License.\n==============================================================================*/\n\n// See docs in ../ops/math_ops.cc.\n\n#ifndef TENSORFLOW_CORE_KERNELS_SEGMENT_REDUCTION_OPS_IMPL_H_\n#define TENSORFLOW_CORE_KERNELS_SEGMENT_REDUCTION_OPS_IMPL_H_\n\n#define EIGEN_USE_THREADS\n#if GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n#define EIGEN_USE_GPU\n#endif  // GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\n#include <vector>\n\n#include \"third_party/eigen3/Eigen/Core\"\n#include \"third_party/eigen3/unsupported/Eigen/CXX11/Tensor\"\n#include \"tensorflow/core/framework/bounds_check.h\"\n#include \"tensorflow/core/framework/numeric_op.h\"\n#include \"tensorflow/core/framework/op_kernel.h\"\n#include \"tensorflow/core/framework/register_types.h\"\n#include \"tensorflow/core/framework/tensor.h\"\n#include \"tensorflow/core/framework/tensor_types.h\"\n#include \"tensorflow/core/framework/tensor_util.h\"\n#include \"tensorflow/core/framework/types.h\"\n#include \"tensorflow/core/kernels/segment_reduction_ops.h\"\n#include \"tensorflow/core/lib/core/status.h\"\n#include \"tensorflow/core/platform/logging.h\"\n#include \"tensorflow/core/util/determinism.h\"\n#include \"tensorflow/core/util/util.h\"\n\n#if GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n#include \"tensorflow/core/common_runtime/gpu/gpu_event_mgr.h\"\n#endif  // GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\n#if GOOGLE_CUDA\n#include \"tensorflow/core/util/gpu_solvers.h\"\n#include \"tensorflow/stream_executor/cuda/cuda_activation.h\"\n\nusing stream_executor::cuda::ScopedActivateExecutorContext;\n#elif TENSORFLOW_USE_ROCM\n#include \"tensorflow/core/platform/rocm.h\"\n#include \"tensorflow/core/util/gpu_solvers.h\"\nusing stream_executor::rocm::ScopedActivateExecutorContext;\n#endif  // GOOGLE_CUDA\n\nnamespace tensorflow {\n\ntypedef Eigen::ThreadPoolDevice CPUDevice;\ntypedef Eigen::GpuDevice GPUDevice;\n\nnamespace internal {\nStatus ValidateSegmentReduction(OpKernelContext* c, const Tensor& input,\n                                const Tensor& segment_ids);\nStatus ValidateUnsortedSegmentReduction(OpKernel* op_kernel,\n                                        OpKernelContext* context,\n                                        const Tensor& data,\n                                        const Tensor& segment_ids,\n                                        const Tensor& num_segments);\nStatus ValidateSparseSegmentReduction(OpKernelContext* context,\n                                      const Tensor& input,\n                                      const Tensor& indices,\n                                      const Tensor& segment_ids,\n                                      bool has_num_segments);\n}  // namespace internal\n\n// This operator handles reducing segments along the first dimension.\n// See core/ops/math_ops.cc for more details.\ntemplate <typename Device, class T, class Index, typename Reducer,\n          int default_value>\nclass SegmentReductionOp : public OpKernel {\n public:\n  explicit SegmentReductionOp(OpKernelConstruction* context)\n      : OpKernel(context) {}\n\n  void Compute(OpKernelContext* context) override {\n    const Tensor& input = context->input(0);\n    const Tensor& segment_ids = context->input(1);\n\n    OP_REQUIRES_OK(context, internal::ValidateSegmentReduction(context, input,\n                                                               segment_ids));\n\n    const int64_t num_indices = segment_ids.NumElements();\n    auto input_flat = input.flat_outer_dims<T>();\n    const int64_t num_col = input_flat.dimension(1);\n\n    const auto segment_vec = segment_ids.vec<Index>();\n    // Note that the current implementation assumes that segment_vec values are\n    // sorted.\n    const Index output_rows =\n        num_indices > 0\n            ? internal::SubtleMustCopy(segment_vec(num_indices - 1)) + 1\n            : 0;\n    OP_REQUIRES(context, output_rows >= 0,\n                errors::InvalidArgument(\"segment ids must be >= 0\"));\n\n    OP_REQUIRES(context, input.dims() >= 1,\n                errors::InvalidArgument(\"Shape must be at least rank 1\"));\n\n    TensorShape output_shape = input.shape();\n    // Since we're changing the first dimension of the shape, we need to make\n    // sure the new shape won't overflow.\n    OP_REQUIRES_OK(context, output_shape.SetDimWithStatus(0, output_rows));\n\n    // Note that we do not initialize the output buffer with a default value, so\n    // we need to explicitly set missing indices to the default value.\n    Tensor* output = nullptr;\n    OP_REQUIRES_OK(context, context->allocate_output(0, output_shape, &output));\n    if (num_indices == 0) return;\n    OP_REQUIRES(context, output_rows > 0,\n                errors::InvalidArgument(\"segment ids must be >= 0\"));\n    auto output_flat = output->flat_outer_dims<T>();\n\n#if !defined(EIGEN_HAS_INDEX_LIST)\n    Eigen::DSizes<Eigen::DenseIndex, 1> dims_to_reduce;\n    dims_to_reduce[0] = 0;\n#else\n    Eigen::IndexList<Eigen::type2index<0> > dims_to_reduce;\n#endif\n    Index start = 0, end = 1;\n\n    Index uninitialized_index = 0;  // Index from which the output is not set.\n    Index out_index = internal::SubtleMustCopy(segment_vec(start));\n\n    // TODO(agarwal): if this loop becomes a bottleneck, consider sharding it\n    // across threads.\n    Eigen::DSizes<Eigen::DenseIndex, 1> out_slice_shape(num_col);\n    while (end <= num_indices) {\n      // We initialize next_index to 0 to avoid \"warning: 'next_index' may be\n      // used uninitialized in this function\" in the Mac build (since the\n      // compiler isn't smart enough to realize the code is safe).\n      Index next_index = 0;\n      if (end < num_indices) {\n        next_index = internal::SubtleMustCopy(segment_vec(end));\n        if (out_index == next_index) {\n          ++end;\n          continue;\n        }\n        // We have a new segment here.  Verify that the segment ids are growing.\n        OP_REQUIRES(context, out_index < next_index,\n                    errors::InvalidArgument(\"segment ids are not increasing\"));\n      }\n\n      // Process segment [start, end)\n      const T* in_slice_ptr = &input_flat(start, 0);\n      typedef Eigen::TensorMap<Eigen::Tensor<T, 1, Eigen::RowMajor>,\n                               Eigen::Unaligned>\n          OutT;\n\n      OP_REQUIRES(\n          context, FastBoundsCheck(out_index, output_rows),\n          errors::InvalidArgument(\n              \"Segment id \", out_index, \" out of range [0, \", output_rows,\n              \"), possibly because 'segment_ids' input is not sorted.\"));\n\n      // If there is a gap between two indices, we need to set that gap to the\n      // default value.\n      if (out_index > uninitialized_index) {\n        Eigen::DSizes<Eigen::DenseIndex, 2> gap_slice_shape(\n            out_index - uninitialized_index, num_col);\n        Eigen::TensorMap<Eigen::Tensor<T, 2, Eigen::RowMajor>, Eigen::Unaligned>\n            gap_slice(&output_flat(uninitialized_index, 0), gap_slice_shape);\n        gap_slice.setConstant(T(default_value));\n      }\n\n      T* out_slice_ptr = &output_flat(out_index, 0);\n      OutT out_slice(out_slice_ptr, out_slice_shape);\n      // We don't use out_slice.device(context->eigen_device<Device>)\n      // because these pieces of work are likely to be very small and\n      // the context switching overhead dwarfs any benefit we get from\n      // using another thread to do this work.\n      if (start == end - 1) {\n        typedef Eigen::TensorMap<Eigen::Tensor<const T, 1, Eigen::RowMajor>,\n                                 Eigen::Unaligned>\n            InT;\n        InT in_slice(in_slice_ptr, out_slice_shape);\n        out_slice = in_slice;\n      } else {\n        Eigen::DSizes<Eigen::DenseIndex, 2> in_slice_shape(end - start,\n                                                           num_col);\n        typedef Eigen::TensorMap<Eigen::Tensor<const T, 2, Eigen::RowMajor>,\n                                 Eigen::Unaligned>\n            InT;\n        InT in_slice(in_slice_ptr, in_slice_shape);\n\n        out_slice = in_slice.reduce(dims_to_reduce, Reducer());\n      }\n      if (end >= num_indices) break;\n      start = end;\n      ++end;\n      uninitialized_index = out_index + 1;\n      out_index = next_index;\n    }\n  }\n};\n\n#if GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\n//  SegmentReductionGPUOp is a segment reduction operator implemented for GPU\n//  only.\n//  TODO: This implementation of SegmentReductionGPUOp is sometimes slower than\n//  its unsorted counterpart (mostly when problem size is small).\n//  This is due to the following two main reasons and a cost-effective way\n//  to resolve these problems is desirable.\n//  1. Sorted segment reduction requires a memory transfer from device to host\n//     in order to know the size of the output dimension whereas unsorted\n//     segment reduction receives the size of the output dimension as an input\n//     parameter.\n//  2. Sorted segment reduction is essentially a tiled version of unsorted\n//     segment reduction and therefore such optimization comes at an inherent\n//     cost. However such cost may not be justified when the problem size is\n//     small. When to use the tiled version or the untiled version depends on\n//     many factors including data alignments, ratio of calculation to memory\n//     traffic and obviously, the problem sizes.\ntemplate <class T, class Index, class SegmentReductionFunctor, bool IsMean>\nclass SegmentReductionGPUOp : public AsyncOpKernel {\n public:\n  explicit SegmentReductionGPUOp(OpKernelConstruction* context)\n      : AsyncOpKernel(context) {}\n\n  void ComputeAsync(OpKernelContext* context, DoneCallback done) override {\n    const Tensor& input = context->input(0);\n    const Tensor& segment_ids = context->input(1);\n\n    OP_REQUIRES_ASYNC(\n        context, TensorShapeUtils::IsVector(segment_ids.shape()),\n        errors::InvalidArgument(\"segment_ids should be a vector.\"), done);\n\n    OP_REQUIRES_ASYNC(context, input.dims() >= 1,\n                      errors::InvalidArgument(\"Shape must be at least rank 1\"),\n                      done);\n\n    const int64_t num_indices = segment_ids.NumElements();\n    OP_REQUIRES_ASYNC(\n        context, num_indices == input.dim_size(0),\n        errors::InvalidArgument(\n            \"segment_ids should be the same size as dimension 0 of\"\n            \" input.\"),\n        done);\n\n    if (num_indices == 0) {\n      TensorShape output_shape = input.shape();\n      output_shape.set_dim(0, 0);\n\n      Tensor* output = nullptr;\n      OP_REQUIRES_OK_ASYNC(\n          context, context->allocate_output(0, output_shape, &output), done);\n      done();\n      return;\n    }\n\n    se::DeviceMemoryBase output_rows_device(\n        const_cast<Tensor&>(segment_ids).template flat<Index>().data() +\n        (num_indices - 1));\n    ScratchSpace<Index> output_rows_host(context, 1, /* on_host */ true);\n\n    auto stream = context->op_device_context()->stream();\n    OP_REQUIRES_ASYNC(\n        context,\n        stream\n            ->ThenMemcpy(output_rows_host.mutable_data(), output_rows_device,\n                         sizeof(Index))\n            .ok(),\n        errors::Internal(type_string() +\n                         \": failed to copy output_rows from device\"),\n        done);\n\n    SegmentReductionFunctor functor_;\n    auto create_and_check_output = [context, output_rows_host, &input,\n                                    &segment_ids, &functor_, done]() {\n      // Ensure that within the callback, the proper GPU settings are\n      // configured.\n      auto stream = context->op_device_context()->stream();\n      ScopedActivateExecutorContext scoped_activation{stream->parent()};\n\n      Index output_rows = *output_rows_host.data();\n      output_rows++;\n      OP_REQUIRES_ASYNC(context, output_rows > 0,\n                        errors::InvalidArgument(\"segment ids must be >= 0\"),\n                        done);\n\n      TensorShape output_shape = input.shape();\n      // Since we're changing the first dimension of the shape, we need to make\n      // sure the new shape won't overflow.\n      OP_REQUIRES_OK_ASYNC(context,\n                           output_shape.SetDimWithStatus(0, output_rows), done);\n\n      Tensor* output = nullptr;\n      OP_REQUIRES_OK_ASYNC(\n          context, context->allocate_output(0, output_shape, &output), done);\n\n      bool use_deterministic_kernels =\n#if defined(PLATFORM_WINDOWS)\n          // See comment in segment_reduction_ops_gpu_0.cu.cc regarding Windows\n          // CI build error.\n          false;\n#else\n          UseDeterministicSegmentReductions() ||\n          (!SegmentReductionFunctor::atomic_reduction_is_associative &&\n           OpDeterminismRequired());\n#endif\n\n      // The determinism check is here, rather than inside the functor (as it is\n      // for the unsorted segment reduction ops) because the done callback\n      // (required for OP_REQUIRES_ASYNC) is not available inside the functor.\n      bool determinism_requirement_met =\n          use_deterministic_kernels ||\n          SegmentReductionFunctor::atomic_reduction_is_associative ||\n          !OpDeterminismRequired() ||\n          DisableSegmentReductionOpDeterminismExceptions();\n      OP_REQUIRES_ASYNC(\n          context, determinism_requirement_met,\n          errors::Unimplemented(\n              \"Deterministic GPU implementation of sorted segment reduction op\"\n              \" not available.\"),\n          done);\n\n      auto output_flat = output->flat_outer_dims<T>();\n      auto data_ptr = input.template flat<T>().data();\n      auto segment_flat = segment_ids.flat<Index>();\n      functor_(context, context->eigen_device<GPUDevice>(), output_rows,\n               segment_ids.shape(), IsMean, segment_flat, input.NumElements(),\n               data_ptr, output_flat);\n\n      done();\n    };\n\n    context->device()->tensorflow_gpu_device_info()->event_mgr->ThenExecute(\n        stream, create_and_check_output);\n  }\n};\n#endif  // GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\n// ____________________________________________________________________________\n// Unsorted segment reduction ops.\n\nnamespace functor {\n\n// The ReductionFunctor implementation for CPU.\ntemplate <typename T, typename Index, typename InitialValueF,\n          typename ReductionF>\nstruct UnsortedSegmentFunctor<CPUDevice, T, Index, InitialValueF, ReductionF> {\n  void operator()(OpKernelContext* ctx, const TensorShape& segment_ids_shape,\n                  typename TTypes<Index>::ConstFlat segment_ids,\n                  typename TTypes<T, 2>::ConstTensor data,\n                  typename TTypes<T, 2>::Tensor output) {\n    output.setConstant(InitialValueF()());\n    if (data.size() == 0) {\n      return;\n    }\n    const int64_t N = segment_ids.dimension(0);\n    const int64_t num_segments = output.dimension(0);\n    ReductionF reduction;\n    for (int64_t i = 0; i < N; ++i) {\n      Index j = internal::SubtleMustCopy(segment_ids(i));\n      if (j < 0) {\n        continue;\n      }\n      OP_REQUIRES(ctx, FastBoundsCheck(j, num_segments),\n                  errors::InvalidArgument(\n                      \"segment_ids\", SliceDebugString(segment_ids_shape, i),\n                      \" = \", j, \" is out of range [0, \", num_segments, \")\"));\n      reduction(data.template chip<0>(i), output.template chip<0>(j));\n    }\n  }\n};\n\ntemplate <typename T>\nusing MatrixChip = Eigen::TensorChippingOp<0l, typename TTypes<T, 2>::Matrix>;\n\ntemplate <typename T>\nusing constMatrixChip =\n    Eigen::TensorChippingOp<0l, const typename TTypes<T, 2>::ConstMatrix>;\n\n// reduction functors\ntemplate <typename T>\nstruct SumOp {\n  void operator()(const constMatrixChip<T> data, MatrixChip<T> output) {\n    output += data;\n  }\n};\n\ntemplate <typename T>\nstruct MaxOp {\n  void operator()(const constMatrixChip<T> data, MatrixChip<T> output) {\n    output = data.cwiseMax(output);\n  }\n};\n\ntemplate <typename T>\nstruct MinOp {\n  void operator()(const constMatrixChip<T> data, MatrixChip<T> output) {\n    output = data.cwiseMin(output);\n  }\n};\n\ntemplate <typename T>\nstruct ProdOp {\n  void operator()(const constMatrixChip<T> data, MatrixChip<T> output) {\n    output *= data;\n  }\n};\n}  // namespace functor\n\n// The UnsortedSegmentReduction OpKernel. The DeviceReductionFunctor\n// is the device specific implementation of the reduction. These device\n// specific implementations are templated themselves with the corresponding\n// initial value functors and reduction functors.\ntemplate <typename T, typename Index, typename DeviceReductionFunctor>\nclass UnsortedSegmentReductionOp : public OpKernel {\n public:\n  explicit UnsortedSegmentReductionOp(OpKernelConstruction* context)\n      : OpKernel(context), reduction_functor_(DeviceReductionFunctor()) {}\n\n  void Compute(OpKernelContext* context) override {\n    const Tensor& data = context->input(0);\n    const Tensor& segment_ids = context->input(1);\n    const Tensor& num_segments = context->input(2);\n    OP_REQUIRES_OK(context,\n                   internal::ValidateUnsortedSegmentReduction(\n                       this, context, data, segment_ids, num_segments));\n    const auto segment_flat = segment_ids.flat<Index>();\n    const int64_t output_rows = internal::SubtleMustCopy(static_cast<int64_t>(\n        num_segments.dtype() == DT_INT32 ? num_segments.scalar<int32>()()\n                                         : num_segments.scalar<int64_t>()()));\n    OP_REQUIRES(context, output_rows >= 0,\n                errors::InvalidArgument(\"Input num_segments == \", output_rows,\n                                        \" must not be negative.\"));\n    TensorShape output_shape;\n    output_shape.AddDim(output_rows);\n    for (int i = segment_ids.dims(); i < data.dims(); i++) {\n      output_shape.AddDim(data.dim_size(i));\n    }\n    Tensor* output = nullptr;\n    OP_REQUIRES_OK(context, context->allocate_output(0, output_shape, &output));\n    auto output_flat = output->flat_outer_dims<T>();\n    auto data_flat = data.flat_inner_outer_dims<T, 2>(segment_ids.dims() - 1);\n    reduction_functor_(context, segment_ids.shape(), segment_flat, data_flat,\n                       output_flat);\n  }\n\n protected:\n  DeviceReductionFunctor reduction_functor_;\n};\n\n// ____________________________________________________________________________\n// Sparse segment reduction ops.\n\n// Same as SegmentReductionOp but takes as input a \"sparse\" tensor, represented\n// by two dense tensors, one containing the data, and the other containing\n// indices into the data.\n//\n// The template parameters are:\n// * Device: An Eigen device object, on which the kernel will execute.\n// * T: The value type.\n// * Index: The element type of the indices tensor (int32 or int64).\n// * SegmentId: The element type of the segment_ids tensor (int32 or int64).\ntemplate <typename Device, class T, typename Index, typename SegmentId>\nclass SparseSegmentReductionOpBase : public OpKernel {\n public:\n  explicit SparseSegmentReductionOpBase(OpKernelConstruction* context,\n                                        bool is_mean, bool is_sqrtn,\n                                        bool has_num_segments, T default_value)\n      : OpKernel(context),\n        is_mean_(is_mean),\n        is_sqrtn_(is_sqrtn),\n        has_num_segments_(has_num_segments),\n        default_value_(default_value) {}\n\n  void Compute(OpKernelContext* context) override {\n    const Tensor& input = context->input(0);\n    const Tensor& indices = context->input(1);\n    const Tensor& segment_ids = context->input(2);\n\n    OP_REQUIRES_OK(\n        context, internal::ValidateSparseSegmentReduction(\n                     context, input, indices, segment_ids, has_num_segments_));\n\n    Index output_rows = -1;\n    if (has_num_segments_) {\n      const Tensor& num_segments = context->input(3);\n      // Note that there is a Tnumsegments parameter on the op, but it is not\n      // plumbed through to here and so always takes its default value of int32.\n      output_rows = internal::SubtleMustCopy(num_segments.scalar<int32>()());\n    }\n    const int64_t num_indices = indices.NumElements();\n\n    auto input_flat = input.flat_outer_dims<T>();\n    const int64_t num_col = input_flat.dimension(1);\n    const auto indices_vec = indices.vec<Index>();\n    const auto segment_vec = segment_ids.vec<SegmentId>();\n    // Note that the current implementation assumes that segment_vec values are\n    // sorted.\n    const SegmentId last_segment_id_plus_one =\n        num_indices > 0\n            ? internal::SubtleMustCopy(segment_vec(num_indices - 1)) + 1\n            : 0;\n    if (has_num_segments_) {\n      OP_REQUIRES(\n          context, output_rows >= last_segment_id_plus_one,\n          errors::InvalidArgument(\"segment ids must be < num_segments\"));\n    } else {\n      output_rows = last_segment_id_plus_one;\n    }\n    OP_REQUIRES(context, output_rows >= 0,\n                errors::InvalidArgument(\"segment ids must be >= 0\"));\n\n    TensorShape output_shape = input.shape();\n    output_shape.set_dim(0, output_rows);\n\n    // Note that we do not initialize the output buffer with a default value, so\n    // we need to explicitly set missing indices to the default value.\n    Tensor* output = nullptr;\n    OP_REQUIRES_OK(context, context->allocate_output(0, output_shape, &output));\n    if (num_indices == 0) {\n      if (output_rows > 0) {\n        output->flat_outer_dims<T>().setConstant(default_value_);\n      }\n      return;\n    }\n    OP_REQUIRES(context, output_rows > 0,\n                errors::InvalidArgument(\"segment ids must be >= 0\"));\n    auto output_flat = output->flat_outer_dims<T>();\n\n    Tensor temp;\n    if (input.dtype() == DT_BFLOAT16 || input.dtype() == DT_HALF) {\n      temp = tensorflow::Tensor(DT_FLOAT, output_shape);\n    }\n    auto temp_flat = temp.flat_outer_dims<float>();\n\n    int64_t start = 0, end = 1;\n    // Index from which the output is not initialized.\n    SegmentId uninitialized_index = 0;\n    SegmentId out_index = internal::SubtleMustCopy(segment_vec(start));\n\n    while (true) {\n      // We initialize next_index to 0 to avoid \"warning: 'next_index' may be\n      // used uninitialized in this function\" in the Mac build (since the\n      // compiler isn't smart enough to realize the code is safe).\n      SegmentId next_index = 0;\n      if (end < num_indices) {\n        next_index = internal::SubtleMustCopy(segment_vec(end));\n        if (out_index == next_index) {\n          ++end;\n          continue;\n        }\n        // We have a new segment here.  Verify that the segment ids are growing.\n        OP_REQUIRES(context, out_index < next_index,\n                    errors::InvalidArgument(\"segment ids are not increasing\"));\n      }\n\n      OP_REQUIRES(\n          context, FastBoundsCheck(out_index, output_rows),\n          errors::InvalidArgument(\n              \"Segment id \", out_index, \" out of range [0, \", output_rows,\n              \"), possibly because 'segment_ids' input is not sorted.\"));\n\n      // If there is a gap between two indices, we need to set that gap to the\n      // default value.\n      if (out_index > uninitialized_index) {\n        Eigen::DSizes<Eigen::DenseIndex, 2> gap_slice_shape(\n            out_index - uninitialized_index, num_col);\n        Eigen::TensorMap<Eigen::Tensor<T, 2, Eigen::RowMajor>, Eigen::Unaligned>\n            gap_slice(&output_flat(uninitialized_index, 0), gap_slice_shape);\n        gap_slice.setConstant(default_value_);\n      }\n\n      auto out = output_flat.template chip<0>(out_index);\n      auto temp = temp_flat.template chip<0>(out_index);\n      const int bad_offset = Reduce<T, Index>(input_flat, indices_vec, start,\n                                              end - start, out, temp);\n      OP_REQUIRES(context, bad_offset < 0,\n                  errors::InvalidArgument(\n                      \"Bad: indices[\", start + bad_offset,\n                      \"] == \", indices_vec(start + bad_offset),\n                      \" out of range [0, \", input_flat.dimension(0), \")\"));\n\n      start = end;\n      ++end;\n      uninitialized_index = out_index + 1;\n      out_index = next_index;\n      if (end > num_indices) break;\n    }\n\n    // Fill the gap at the end with the default value.\n    if (uninitialized_index < output_rows) {\n      Eigen::DSizes<Eigen::DenseIndex, 2> gap_slice_shape(\n          output_rows - uninitialized_index, num_col);\n      Eigen::TensorMap<Eigen::Tensor<T, 2, Eigen::RowMajor>, Eigen::Unaligned>\n          gap_slice(&output_flat(uninitialized_index, 0), gap_slice_shape);\n      gap_slice.setConstant(default_value_);\n    }\n  }\n\n private:\n  template <typename Tin>\n  using EnableIfBfloat16OrHalf =\n      typename std::enable_if<std::is_same<Tin, bfloat16>::value ||\n                                  std::is_same<Tin, Eigen::half>::value,\n                              int>::type;\n  template <typename Tin>\n  using EnableIfNotBfloat16OrHalf =\n      typename std::enable_if<!std::is_same<Tin, bfloat16>::value &&\n                                  !std::is_same<Tin, Eigen::half>::value,\n                              int>::type;\n\n  template <typename Tin, typename Tindex, EnableIfNotBfloat16OrHalf<Tin> = 0>\n  EIGEN_ALWAYS_INLINE auto fetch_val(\n      const typename TTypes<Tin>::ConstMatrix& input_flat, Tindex index) {\n    return input_flat.template chip<0>(index);\n  }\n\n  template <typename Tin, typename Tindex, EnableIfBfloat16OrHalf<Tin> = 0>\n  EIGEN_ALWAYS_INLINE auto fetch_val(\n      const typename TTypes<Tin>::ConstMatrix& input_flat, Tindex index) {\n    return input_flat.template chip<0>(index).template cast<float>();\n  }\n\n  template <typename Tout>\n  EIGEN_ALWAYS_INLINE Tout get_scaling_factor(int64_t num) {\n    Tout m(1);\n    if (is_mean_ && (num < 10)) {\n      m = Tout(num);\n    }\n    if (is_sqrtn_ && (num < 10)) {\n      m = Tout(sqrt(num));\n    }\n    return Tout(1) / m;\n  }\n\n  template <typename Tin, typename Tindex, EnableIfNotBfloat16OrHalf<Tin> = 0>\n  int64_t Reduce(\n      const typename TTypes<Tin>::ConstMatrix& input_flat,\n      const typename TTypes<Tindex>::ConstVec& indices_vec, int64_t start,\n      int64_t num, Eigen::TensorChippingOp<0, typename TTypes<Tin>::Matrix> out,\n      Eigen::TensorChippingOp<0, typename TTypes<float>::Matrix> temp) {\n    return ReduceImpl<Tin, Tindex, Tin>(input_flat, indices_vec, start, num,\n                                        out, get_scaling_factor<Tin>(num));\n  }\n\n  template <typename Tin, typename Tindex, EnableIfBfloat16OrHalf<Tin> = 0>\n  int64_t Reduce(\n      const typename TTypes<Tin>::ConstMatrix& input_flat,\n      const typename TTypes<Tindex>::ConstVec& indices_vec, int64_t start,\n      int64_t num, Eigen::TensorChippingOp<0, typename TTypes<Tin>::Matrix> out,\n      Eigen::TensorChippingOp<0, typename TTypes<float>::Matrix> temp) {\n    int64_t res =\n        ReduceImpl<Tin, Tindex, float>(input_flat, indices_vec, start, num,\n                                       temp, get_scaling_factor<float>(num));\n    out = temp.template cast<Tin>();\n    return res;\n  }\n\n  template <typename Tin, typename Tindex, typename Tout>\n  int64_t ReduceImpl(\n      const typename TTypes<Tin>::ConstMatrix& input_flat,\n      const typename TTypes<Tindex>::ConstVec& indices_vec, int64_t start,\n      int64_t num,\n      Eigen::TensorChippingOp<0, typename TTypes<Tout>::Matrix> out,\n      const Tout scaling_factor) {\n#define INDEX(n, i)                               \\\n  const auto index##n = indices_vec(start + (i)); \\\n  if (!FastBoundsCheck(index##n, input_flat.dimension(0))) return (i);\n\n#define L(n) fetch_val<Tin, Tindex>(input_flat, index##n)\n\n    if (num == 1) {\n      INDEX(0, 0);\n      out = L(0);\n    } else {\n      int64_t r = num & 7;\n      switch (r) {\n        case 2: {\n          INDEX(0, 0);\n          INDEX(1, 1);\n          out = (L(0) + L(1)) * scaling_factor;\n          break;\n        }\n        case 3: {\n          INDEX(0, 0);\n          INDEX(1, 1);\n          INDEX(2, 2);\n          out = (L(0) + L(1) + L(2)) * scaling_factor;\n          break;\n        }\n        case 4: {\n          INDEX(0, 0);\n          INDEX(1, 1);\n          INDEX(2, 2);\n          INDEX(3, 3);\n          out = (L(0) + L(1) + L(2) + L(3)) * scaling_factor;\n          break;\n        }\n        case 5: {\n          INDEX(0, 0);\n          INDEX(1, 1);\n          INDEX(2, 2);\n          INDEX(3, 3);\n          INDEX(4, 4);\n          out = (L(0) + L(1) + L(2) + L(3) + L(4)) * scaling_factor;\n          break;\n        }\n        case 6: {\n          INDEX(0, 0);\n          INDEX(1, 1);\n          INDEX(2, 2);\n          INDEX(3, 3);\n          INDEX(4, 4);\n          INDEX(5, 5);\n          out = (L(0) + L(1) + L(2) + L(3) + L(4) + L(5)) * scaling_factor;\n          break;\n        }\n        case 7: {\n          INDEX(0, 0);\n          INDEX(1, 1);\n          INDEX(2, 2);\n          INDEX(3, 3);\n          INDEX(4, 4);\n          INDEX(5, 5);\n          INDEX(6, 6);\n          out =\n              (L(0) + L(1) + L(2) + L(3) + L(4) + L(5) + L(6)) * scaling_factor;\n          break;\n        }\n        case 0: {\n          INDEX(0, 0);\n          INDEX(1, 1);\n          INDEX(2, 2);\n          INDEX(3, 3);\n          INDEX(4, 4);\n          INDEX(5, 5);\n          INDEX(6, 6);\n          INDEX(7, 7);\n          out = (L(0) + L(1) + L(2) + L(3) + L(4) + L(5) + L(6) + L(7)) *\n                scaling_factor;\n          r = 8;\n          break;\n        }\n        case 1: {\n          INDEX(0, 0);\n          INDEX(1, 1);\n          INDEX(2, 2);\n          INDEX(3, 3);\n          INDEX(4, 4);\n          INDEX(5, 5);\n          INDEX(6, 6);\n          INDEX(7, 7);\n          INDEX(8, 8);\n          out = (L(0) + L(1) + L(2) + L(3) + L(4) + L(5) + L(6) + L(7) + L(8)) *\n                scaling_factor;\n          r = 9;\n          break;\n        }\n      }\n      for (; r < num; r += 8) {\n        INDEX(0, r);\n        INDEX(1, r + 1);\n        INDEX(2, r + 2);\n        INDEX(3, r + 3);\n        INDEX(4, r + 4);\n        INDEX(5, r + 5);\n        INDEX(6, r + 6);\n        INDEX(7, r + 7);\n        out += L(0) + L(1) + L(2) + L(3) + L(4) + L(5) + L(6) + L(7);\n      }\n      if (is_mean_ && num >= 10) {\n        out = out / static_cast<Tout>(num);\n      }\n      if (is_sqrtn_ && num >= 10) {\n        out = out / static_cast<Tout>(sqrt(num));\n      }\n    }\n\n    return -1;\n#undef L\n#undef INDEX\n  }\n\n  const bool is_mean_;\n  const bool is_sqrtn_;\n  const bool has_num_segments_;\n  const T default_value_;\n};\n\n#if GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\n// Specialization for GPU. Must be Async because may need to wait for a host to\n// device memcpy before allocating output.\ntemplate <class T, typename Index, typename SegmentId>\nclass SparseSegmentReductionOpBase<GPUDevice, T, Index, SegmentId>\n    : public AsyncOpKernel {\n public:\n  explicit SparseSegmentReductionOpBase(OpKernelConstruction* context,\n                                        bool is_mean, bool is_sqrtn,\n                                        bool has_num_segments, T default_value)\n      : AsyncOpKernel(context),\n        is_mean_(is_mean),\n        is_sqrtn_(is_sqrtn),\n        has_num_segments_(has_num_segments),\n        default_value_(default_value) {}\n\n  void ComputeAsync(OpKernelContext* context, DoneCallback done) override {\n    const Tensor& input = context->input(0);\n    const Tensor& indices = context->input(1);\n    const Tensor& segment_ids = context->input(2);\n\n    OP_REQUIRES_OK_ASYNC(\n        context,\n        internal::ValidateSparseSegmentReduction(\n            context, input, indices, segment_ids, has_num_segments_),\n        done);\n\n    ScratchSpace<SegmentId> last_segment_id_host(context, 1, /*on_host=*/true);\n\n    auto create_and_check_output = [this, context, input, indices, segment_ids,\n                                    last_segment_id_host, done]() {\n      // Ensure that within the callback, the proper GPU settings are\n      // configured.\n      auto stream = context->op_device_context()->stream();\n      ScopedActivateExecutorContext scoped_activation{stream->parent()};\n\n      SegmentId last_segment_id = *last_segment_id_host.data();\n      SegmentId output_rows = last_segment_id + 1;\n      OP_REQUIRES_ASYNC(context, output_rows > 0,\n                        errors::InvalidArgument(\"segment ids must be >= 0\"),\n                        done);\n\n      TensorShape output_shape = input.shape();\n      output_shape.set_dim(0, output_rows);\n\n      Tensor* output = nullptr;\n      OP_REQUIRES_OK_ASYNC(\n          context, context->allocate_output(0, output_shape, &output), done);\n\n      auto input_flat = input.flat_outer_dims<T>();\n      const auto indices_vec = indices.vec<Index>();\n      const auto segment_ids_vec = segment_ids.vec<SegmentId>();\n      auto output_flat = output->flat_outer_dims<T>();\n\n      functor::SparseSegmentReductionFunctor<T, Index, SegmentId> functor;\n      OP_REQUIRES_OK_ASYNC(\n          context,\n          functor(context, is_mean_, is_sqrtn_, default_value_, input_flat,\n                  indices_vec, segment_ids_vec, output_flat),\n          done);\n      done();\n    };\n\n    if (has_num_segments_) {\n      // No need to do any device to host memcpy, just compute synchronously.\n      const Tensor& num_segments_t = context->input(3);\n      SegmentId num_segments =\n          internal::SubtleMustCopy(num_segments_t.dtype() == DT_INT32\n                                       ? num_segments_t.scalar<int32>()()\n                                       : num_segments_t.scalar<int64_t>()());\n      *last_segment_id_host.mutable_data() = num_segments - 1;\n      create_and_check_output();\n    } else {\n      const int64_t num_indices = indices.NumElements();\n      // Need to copy last element of segment_ids from device to host, and then\n      // asynchronously allocate the output and finish the computation.\n      se::DeviceMemoryBase last_segment_id_device(\n          const_cast<Tensor&>(segment_ids).template flat<SegmentId>().data() +\n          (num_indices - 1));\n      auto stream = context->op_device_context()->stream();\n      OP_REQUIRES_ASYNC(\n          context,\n          stream\n              ->ThenMemcpy(last_segment_id_host.mutable_data(),\n                           last_segment_id_device, sizeof(SegmentId))\n              .ok(),\n          errors::Internal(type_string() +\n                           \": failed to copy last_segment_id from device\"),\n          done);\n      context->device()->tensorflow_gpu_device_info()->event_mgr->ThenExecute(\n          stream, create_and_check_output);\n    }\n  }\n\n private:\n  const bool is_mean_;\n  const bool is_sqrtn_;\n  const bool has_num_segments_;\n  const T default_value_;\n};\n\n#endif  // GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\ntemplate <typename Device, class T, typename Index, typename SegmentId>\nclass SparseSegmentReductionMeanOp\n    : public SparseSegmentReductionOpBase<Device, T, Index, SegmentId> {\n public:\n  explicit SparseSegmentReductionMeanOp(OpKernelConstruction* context)\n      : SparseSegmentReductionOpBase<Device, T, Index, SegmentId>(\n            context, true /*is_mean*/, false /*is_sqrtn*/,\n            false /* has_num_segments */, T(0) /* default_value */) {}\n};\n\ntemplate <typename Device, class T, typename Index, typename SegmentId>\nclass SparseSegmentReductionMeanWithNumSegmentsOp\n    : public SparseSegmentReductionOpBase<Device, T, Index, SegmentId> {\n public:\n  explicit SparseSegmentReductionMeanWithNumSegmentsOp(\n      OpKernelConstruction* context)\n      : SparseSegmentReductionOpBase<Device, T, Index, SegmentId>(\n            context, true /*is_mean*/, false /*is_sqrtn*/,\n            true /* has_num_segments */, T(0) /* default_value */) {}\n};\n\ntemplate <typename Device, class T, typename Index, typename SegmentId>\nclass SparseSegmentReductionSqrtNOp\n    : public SparseSegmentReductionOpBase<Device, T, Index, SegmentId> {\n public:\n  explicit SparseSegmentReductionSqrtNOp(OpKernelConstruction* context)\n      : SparseSegmentReductionOpBase<Device, T, Index, SegmentId>(\n            context, false /*is_mean*/, true /*is_sqrtn*/,\n            false /* has_num_segments */, T(0) /* default_value */) {}\n};\n\ntemplate <typename Device, class T, typename Index, typename SegmentId>\nclass SparseSegmentReductionSqrtNWithNumSegmentsOp\n    : public SparseSegmentReductionOpBase<Device, T, Index, SegmentId> {\n public:\n  explicit SparseSegmentReductionSqrtNWithNumSegmentsOp(\n      OpKernelConstruction* context)\n      : SparseSegmentReductionOpBase<Device, T, Index, SegmentId>(\n            context, false /*is_mean*/, true /*is_sqrtn*/,\n            true /* has_num_segments */, T(0) /* default_value */) {}\n};\n\ntemplate <typename Device, class T, typename Index, typename SegmentId>\nclass SparseSegmentReductionSumOp\n    : public SparseSegmentReductionOpBase<Device, T, Index, SegmentId> {\n public:\n  explicit SparseSegmentReductionSumOp(OpKernelConstruction* context)\n      : SparseSegmentReductionOpBase<Device, T, Index, SegmentId>(\n            context, false /*is_mean*/, false /*is_sqrtn*/,\n            false /* has_num_segments */, T(0) /* default_value */) {}\n};\n\ntemplate <typename Device, class T, typename Index, typename SegmentId>\nclass SparseSegmentReductionSumWithNumSegmentsOp\n    : public SparseSegmentReductionOpBase<Device, T, Index, SegmentId> {\n public:\n  explicit SparseSegmentReductionSumWithNumSegmentsOp(\n      OpKernelConstruction* context)\n      : SparseSegmentReductionOpBase<Device, T, Index, SegmentId>(\n            context, false /*is_mean*/, false /*is_sqrtn*/,\n            true /* has_num_segments */, T(0) /* default_value */) {}\n};\n\nnamespace functor {\n\ntemplate <typename T, typename Index, typename SegmentId>\nstruct SparseSegmentGradFunctor<CPUDevice, T, Index, SegmentId> {\n  void operator()(OpKernelContext* context,\n                  SparseSegmentReductionOperation operation,\n                  typename TTypes<T>::ConstMatrix input_flat,\n                  typename TTypes<Index>::ConstVec indices_vec,\n                  typename TTypes<SegmentId>::ConstVec segment_vec,\n                  typename TTypes<T>::Matrix output_flat) {\n    const int64_t N = indices_vec.size();\n    const SegmentId M = output_flat.dimension(0);\n\n    // Note that similar to SparseSegmentMean, we assume that segment_vec is\n    // already sorted and has non-negative values.\n    const SegmentId num_segments = input_flat.dimension(0);\n    const SegmentId last_segment_id_plus_one =\n        internal::SubtleMustCopy(segment_vec(N - 1)) + 1;\n    OP_REQUIRES(context, last_segment_id_plus_one <= num_segments,\n                errors::InvalidArgument(\"Invalid number of segments\"));\n\n    // Compute scaling factors for input.\n    std::vector<double> scaling(\n        (operation == SparseSegmentReductionOperation::kSum ? 0 : num_segments),\n        0.0);\n    if (operation != SparseSegmentReductionOperation::kSum) {\n      for (int64_t i = 0; i < N; ++i) {\n        const SegmentId idx = internal::SubtleMustCopy(segment_vec(i));\n        OP_REQUIRES(\n            context, FastBoundsCheck(idx, num_segments),\n            errors::InvalidArgument(\"Segment id \", idx, \" out of range [0, \",\n                                    num_segments, \").\"));\n        scaling[idx] += 1;\n      }\n      for (size_t i = 0; i < scaling.size(); ++i) {\n        switch (operation) {\n          case SparseSegmentReductionOperation::kSum: {\n            OP_REQUIRES(\n                context, false,\n                errors::Internal(\n                    \"Should not happen: sum inside SparseSegmentReductionOp \"\n                    \"scaling generation.\"));\n          }\n          case SparseSegmentReductionOperation::kMean: {\n            scaling[i] = 1.0 / std::max(scaling[i], 1.0);\n            break;\n          }\n          case SparseSegmentReductionOperation::kSqrtN: {\n            scaling[i] = 1.0 / sqrt(std::max(scaling[i], 1.0));\n            break;\n          }\n            // No default to get compiler warnings for missing cases.\n        }\n      }\n    }\n\n    output_flat.setZero();\n    std::vector<bool> is_modified(M, false);\n\n    for (int64_t i = 0; i < N; ++i) {\n      const Index output_idx = internal::SubtleMustCopy(indices_vec(i));\n      OP_REQUIRES(context, FastBoundsCheck(output_idx, M),\n                  errors::InvalidArgument(\"Index \", output_idx,\n                                          \" out of range [0, \", M, \").\"));\n\n      const SegmentId idx = internal::SubtleMustCopy(segment_vec(i));\n      OP_REQUIRES(\n          context, FastBoundsCheck(idx, num_segments),\n          errors::InvalidArgument(\"Segment id \", idx, \" out of range [0, \",\n                                  num_segments, \").\"));\n\n      const T scale = (operation == SparseSegmentReductionOperation::kSum\n                           ? static_cast<T>(1)\n                           : static_cast<T>(scaling[idx]));\n      if (is_modified[output_idx]) {\n        if (scale == 1.0) {\n          output_flat.template chip<0>(output_idx) +=\n              input_flat.template chip<0>(idx);\n        } else {\n          output_flat.template chip<0>(output_idx) +=\n              input_flat.template chip<0>(idx) * scale;\n        }\n      } else {\n        if (scale == 1.0) {\n          output_flat.template chip<0>(output_idx) =\n              input_flat.template chip<0>(idx);\n        } else {\n          output_flat.template chip<0>(output_idx) =\n              input_flat.template chip<0>(idx) * scale;\n        }\n      }\n      is_modified[output_idx] = true;\n    }\n  }\n};\n\n}  // namespace functor\n\n// Implements the common logic for the gradients of SparseSegmentReduction\n// kernels.\n//\n// The template parameters are:\n// * Device: An Eigen device object, on which the kernel will execute.\n// * T: The value type.\n// * Index: The element type of the indices tensor (int32 or int64).\n// * SegmentId: The element type of the segment_ids tensor (int32 or int64).\ntemplate <typename Device, class T, typename Index, typename SegmentId>\nclass SparseSegmentGradOpBase : public OpKernel {\n public:\n  explicit SparseSegmentGradOpBase(OpKernelConstruction* context,\n                                   SparseSegmentReductionOperation operation)\n      : OpKernel(context), operation_(operation) {}\n\n  void Compute(OpKernelContext* context) override {\n    const Tensor& input = context->input(0);\n    const Tensor& indices = context->input(1);\n    const Tensor& segment_ids = context->input(2);\n    const Tensor& output_dim0 = context->input(3);\n\n    OP_REQUIRES(context, TensorShapeUtils::IsVector(indices.shape()),\n                errors::InvalidArgument(\"indices should be a vector.\"));\n    OP_REQUIRES(context, TensorShapeUtils::IsVector(segment_ids.shape()),\n                errors::InvalidArgument(\"segment_ids should be a vector.\"));\n    OP_REQUIRES(context, TensorShapeUtils::IsScalar(output_dim0.shape()),\n                errors::InvalidArgument(\"output_dim0 should be a scalar.\"));\n\n    const int64_t N = indices.NumElements();\n    OP_REQUIRES(context, N == segment_ids.NumElements(),\n                errors::InvalidArgument(\n                    \"segment_ids and indices should have same size.\"));\n    const SegmentId M = internal::SubtleMustCopy(output_dim0.scalar<int32>()());\n\n    auto input_flat = input.flat_outer_dims<T>();\n    const auto indices_vec = indices.vec<Index>();\n    const auto segment_vec = segment_ids.vec<SegmentId>();\n\n    TensorShape output_shape = input.shape();\n    output_shape.set_dim(0, M);\n    Tensor* output = nullptr;\n    OP_REQUIRES_OK(context, context->allocate_output(0, output_shape, &output));\n    if (M == 0 || N == 0) return;\n\n    auto output_flat = output->flat_outer_dims<T>();\n    functor::SparseSegmentGradFunctor<Device, T, Index, SegmentId>()(\n        context, operation_, input_flat, indices_vec, segment_vec, output_flat);\n  }\n\n private:\n  const SparseSegmentReductionOperation operation_;\n};\n\ntemplate <typename Device, class T, typename Index, typename SegmentId>\nclass SparseSegmentSumGradOp\n    : public SparseSegmentGradOpBase<Device, T, Index, SegmentId> {\n public:\n  explicit SparseSegmentSumGradOp(OpKernelConstruction* context)\n      : SparseSegmentGradOpBase<Device, T, Index, SegmentId>(\n            context, SparseSegmentReductionOperation::kSum) {}\n};\n\ntemplate <typename Device, class T, typename Index, typename SegmentId>\nclass SparseSegmentMeanGradOp\n    : public SparseSegmentGradOpBase<Device, T, Index, SegmentId> {\n public:\n  explicit SparseSegmentMeanGradOp(OpKernelConstruction* context)\n      : SparseSegmentGradOpBase<Device, T, Index, SegmentId>(\n            context, SparseSegmentReductionOperation::kMean) {}\n};\n\ntemplate <typename Device, class T, typename Index, typename SegmentId>\nclass SparseSegmentSqrtNGradOp\n    : public SparseSegmentGradOpBase<Device, T, Index, SegmentId> {\n public:\n  explicit SparseSegmentSqrtNGradOp(OpKernelConstruction* context)\n      : SparseSegmentGradOpBase<Device, T, Index, SegmentId>(\n            context, SparseSegmentReductionOperation::kSqrtN) {}\n};\n\n}  // namespace tensorflow\n\n#endif  // TENSORFLOW_CORE_KERNELS_SEGMENT_REDUCTION_OPS_IMPL_H_"