<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8">
  <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
  <meta name="description" content="">
  <meta name="author" content="">

  <title>William Wang</title>

  <!-- Bootstrap core CSS -->
  <link href="vendor/bootstrap/css/bootstrap.min.css" rel="stylesheet">

  <!-- Custom fonts for this template -->
  <link href="https://fonts.googleapis.com/css?family=Saira+Extra+Condensed:500,700" rel="stylesheet">
  <link href="https://fonts.googleapis.com/css?family=Muli:400,400i,800,800i" rel="stylesheet">
  <link href="vendor/fontawesome-free/css/all.min.css" rel="stylesheet">

  <!-- Custom styles for this template -->
  <link href="css/resume.min.css" rel="stylesheet">

</head>

<body id="page-top">

  <nav class="navbar navbar-expand-lg navbar-dark bg-primary fixed-top" id="sideNav">
    <a class="navbar-brand js-scroll-trigger" href="#page-top">
      <span class="d-block d-lg-none">William Wang</span>
      <span class="d-none d-lg-block">
        <img class="img-fluid img-profile rounded-circle mx-auto mb-2" src="img/profile.jpg" alt="">
      </span>
    </a>
    <button class="navbar-toggler" type="button" data-toggle="collapse" data-target="#navbarSupportedContent" aria-controls="navbarSupportedContent" aria-expanded="false" aria-label="Toggle navigation">
      <span class="navbar-toggler-icon"></span>
    </button>
    <div class="collapse navbar-collapse" id="navbarSupportedContent">
      <ul class="navbar-nav">
        <li class="nav-item">
          <a class="nav-link js-scroll-trigger" href="#about">About</a>
        </li>
        <li class="nav-item">
          <a class="nav-link js-scroll-trigger" href="#experience">Publications</a>
        </li>
        <li class="nav-item">
          <a class="nav-link js-scroll-trigger" href="#education">Patents</a>
        </li>
        <li class="nav-item">
          <a class="nav-link js-scroll-trigger" href="#skills">Talks</a>
        </li>
        <li class="nav-item">
          <a class="nav-link js-scroll-trigger" href="#interests">Interests</a>
        </li>
        <li class="nav-item">
          <a class="nav-link js-scroll-trigger" href="#awards">Services</a>
        </li>
        <li class="nav-item">
          <a class="nav-link js-scroll-trigger" href="#press">Press</a>
        </li>
      </ul>
    </div>
  </nav>

  <div class="container-fluid p-0">

    <section class="resume-section p-3 p-lg-5 d-flex align-items-center" id="about">
      <div class="w-100">
        <h1 class="mb-0">William
          <span class="text-primary">Wang</span>
        </h1>
        <div class="subheading mb-5">
          <a href="https://goo.gl/maps/BvT6njPBdX5jVmuQA">Find me</a>
        </div>

        <p class="lead mb-3"> <a href=img/ACACES2006.png>I</a>'m a researcher at Arm Research in Cambridge, where I lead the systems research on non-volatile memories. My current  research focus is on addressing persistent memory programming challenges with the right architectural and microarchitectural support.</p>
        
         <p class="lead mb-3"> If you're interested in finding out more about my research area, an overview can be found in my recent keynote [<a href=pdf/PIRL20.pdf>slides</a>|<a href="https://youtu.be/8QAuN8CL5Zg">video</a>] at <a href="https://pirl.nvsl.io/">PIRL'20</a> in October 2020, as well as my more recent invited talk [<a href=pdf/vcew21.pdf>slides</a>] at <a href="http://vcew.org/">VCEW'21</a> in June 2021 and talk [<a href=pdf/dagstuhl21264.pdf>slides</a>] at <a href="https://www.dagstuhl.de/en/program/calendar/semhp/?semnr=21462"> Dagstuhl Seminar 21462</a> in November 2021, as well as my invited talk [<a href="pdf/nanda22.pdf">slides</a>] at <a href="http://cc.doc.ic.ac.uk/nanda/">NANDA Workshop</a> in September 2022. You can also find a few blogs I wrote to introduce research publications in <a href="https://community.arm.com/developer/research/b/articles/posts/simplifying-persistent-programming-with-microarchitectural-support">microarchitectural support</a>, <a href="https://community.arm.com/developer/research/b/articles/posts/relaxed-persist-ordering-using-strand-persistency">architectural support</a>, and <a href="https://community.arm.com/developer/research/b/articles/posts/persistency-for-synchronization-free-regions">language support </a> of persistent programming. </p>

        <div class="social-icons">
          <a href="https://scholar.google.co.uk/citations?user=nJ9OLBoAAAAJ&hl=en&authuser=1">
            <i class="fab fa-google"></i>
          </a>
        </div>
      </div>
    </section>

    <hr class="m-0">

    <section class="resume-section p-3 p-lg-5 d-flex justify-content-center" id="experience">
      <div class="w-100">
        <h2 class="mb-5">Selected Publications</h2>
        
        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=https://doi.org/10.1109/TCAD.2022.3168263>Pragmatic Memory-System Support for Intermittent Computing using Emerging Non-Volatile Memory</a></h3>
            <div class="subheading mb-3">NVM for IoT</div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">TCAD, April 2022</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/hpca21.pdf>BBB: Simplifying Persistent Programming using Battery-Backed Buffers</a></h3>
            <div class="subheading mb-3">Addressing NVM Programming Challenges</div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">HPCA'21, March 2021</span>
          </div>
        </div>

         <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/enssys2020.pdf>Energy-aware HW/SW Co-modeling of Batteryless Wireless
              Sensor Nodes</a></h3>
            <div class="subheading mb-3">NVM for IoT</div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">ENSsys'20, November 2020</span>
          </div>
        </div>

         <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=https://arxiv.org/pdf/2007.03152.pdf>The gem5 Simulator: Version 20.0+</a></h3>
            <div class="subheading mb-3">Research Infrastructure</div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">arXiv, September 2020</span>
          </div>
        </div>


        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/isca2020.pdf>Relaxed Persist Ordering Using Strand Persistency</a></h3>
            <div class="subheading mb-3">Addressing NVM Programming Challenges</div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">ISCA'20, June 2020</span>
          </div>
        </div>

         <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/ispass2020.pdf>Fused: Closed-loop Performance and Energy Simulation of Embedded Systems</a></h3>
            <div class="subheading mb-3">NVM for IoT</div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">ISPASS'20, April 2020</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/nvmw2020.pdf>Hardware Implementation of Strand Persistency</a></h3>
            <div class="subheading mb-3">Addressing NVM Programming Challenges</div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">NVMW'20, March 2020</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/spaa19_paper.pdf>Persistent Atomics for Implementing Durable Lock-Free Data Structures for Non-Volatile Memory</a></h3>
            <div class="subheading mb-3">Addressing NVM Programming Challenges</div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">SPAA'19, June 2019</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/toppicks-19.pdf>Language support for memory persistency</a></h3>
            <div class="subheading mb-3">Addressing NVM Programming Challenges</div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">IEEE Micro Top Picks, May-June 2019</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/dac19.pdf>Efficient State Retention through Paged Memory Management for Reactive Transient Computing</a></h3>
            <div class="subheading mb-3">NVM for IoT</div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">DAC'19, June 2019</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/nvmw19.pdf>Strand Persistency</a></h3>
            <div class="subheading mb-3">Addressing NVM Programming Challenges</div>
            <p> </p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">NVMW'19, March 2019</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/fast19.pdf>Software Wear Management for Persistent Memories</a></h3>
            <div class="subheading mb-3">Addressing NVM Endurance Challenges</div>
            <p> </p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">FAST'19, February 2019</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/memsys18_paper.pdf>Quantifying the performance overheads of PMDK</a></h3>
            <div class="subheading mb-3">Addressing NVM Programming Challenges</div>
            <p> </p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">MEMSYS'18, October 2018</span>
          </div>
        </div>


        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/pldi18.pdf>Persistency for synchronization-free regions</a></h3>
            <div class="subheading mb-3">Addressing NVM Programming Challenges</div>
              <p> </p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">PLDI'18, June 2018</span>
          </div>
        </div>


        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/memsys17.pdf>Composing lifetime enhancing techniques for non-volatile main memories</a></h3>
            <div class="subheading mb-3">Addressing NVM Endurance Challenges</div>
              <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">MEMSYS'17, October 2017</span>
          </div>
        </div>


        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/memsys15.pdf>Inefficiencies in the Cache Hierarchy: A Sensitivity Study of Cacheline Size with Mobile Workloads</a></h3>
            <div class="subheading mb-3">Pushing Mobile Performance and Efficiency Boundary</div>
              <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">MEMSYS'15, October 2015</span>
          </div>
        </div>


        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/iiswc13.pdf>A structured approach to the simulation, analysis and characterization of smartphone applications</a></h3>
            <div class="subheading mb-3">Pushing Mobile Performance and Efficiency Boundary</div>
              <p> </p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">IISWC'13, September 2013</span>
          </div>
        </div>

      </div>

    </section>

    <hr class="m-0">

    <section class="resume-section p-3 p-lg-5 d-flex align-items-center" id="education">
      <div class="w-100">
        <h2 class="mb-5">Selected Patents</h2>
        
        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href="https://www.ipo.gov.uk/p-ipsum/Case/ApplicationNumber/GB2218617.5">TRIGGERED-PRODUCER AND TRIGGERED-CONSUMER INSTRUCTIONS</a></h3>
            <div class="subheading mb-3">Processor Architecture，UK App No. 2218617.5 </div>
              <p> Architectural support for synchronization of asynchronous instructions in a dataflow triggered instruction set architecture.</p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">December 2022</span>
          </div>
        </div>
        
         <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href="">ISSUING A SEQUENCE OF INSTRUCTIONS INCLUDING A CONDITION-DEPENDENT INSTRUCTION</a></h3>
            <div class="subheading mb-3">Processor Architecture - Hybrid Dataflow/vonNeumann Architecture, US17/942,554</div>
              <p> An apparatus, method and computer program, the apparatus comprising processing circuitry to execute instructions, issue circuitry to issue the instructions for execution by the processing circuitry, and candidate instruction storage circuitry to store a plurality of condition- dependent instructions, each specifying at least one condition. The issue circuitry is configured to issue a given condition-dependent instruction in response to a determination or a prediction of the at least one condition specified by the given condition-dependent instruction being met, and when the given condition-dependent instruction is a sequence-start instruction, the issue circuitry is responsive to the determination or prediction to issue a sequence of instructions comprising the sequence-start instruction and at least one subsequent instruction. </p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">September 2022</span>
          </div>
        </div>
        
        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href="https://www.ipo.gov.uk/p-ipsum/Case/ApplicationNumber/GB2105240.2">APPARATUS AND METHOD FOR GENERATING DEBUG INFORMATION</a></h3>
            <div class="subheading mb-3">Processor Architecture，UK Patent No.: GB2605796 </div>
              <p> </p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">April 2021</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href="https://patents.google.com/patent/US20210286625A1/en">Systems and Methods for Defining and Enforcing Ordered Constraints</a></h3>
            <div class="subheading mb-3">Processor Architecture，US Patent No.:11,740,908 </div>
              <p> In a particular implementation, a method includes: receiving, at a computing device, first and second instructions of a plurality of instructions obtained from a memory, where the first instruction corresponds to a preceding instruction of a second instruction, and where the second instruction corresponds to a succeeding instruction of the first instruction; determining a dependency of the first and second instructions; sending the first and second instructions to an issue queue of the computing device; executing, at the computing device, the first and second instructions; and completing, at the computing device, the first and second instructions.</p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">December 2020</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href="https://patents.google.com/patent/US11513962B2/en">Draining Operation to Cause Store Data to be Written to Persistent Memory</a></h3>
            <div class="subheading mb-3">Processor Microarchitecture，US Patent No.: 11,513,962</div>
              <p> </p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">October 2020</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href="https://patents.google.com/patent/GB2598784A">Draining Operation for Draining Dirty Cache Lines to Persistent Memory</a></h3>
            <div class="subheading mb-3">Processor Microarchitecture，UK Patent No.: GB2598784</div>
              <p> </p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">September 2020</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href="https://patents.google.com/patent/US11409617B2/en">Hardware Bitvector Techniques</a></h3>
            <div class="subheading mb-3">Processor Microarchitecture，US Patent No.:11,409,617 </div>
              <p> </p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">May 2020</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href="https://patents.google.com/patent/GB2591813B/en">Task-Aware Checkpointing for Intermittent Compute</a></h3>
            <div class="subheading mb-3">Processor Microarchitecture, UK Patent No.: GB2591813 </div>
              <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">February 2020</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href="https://patents.google.com/patent/US10956166B2/en">Instruction ordering</a></h3>
            <div class="subheading mb-3">Processor Architecture, US Patent No.: 10,956,166 </div>
              <p> </p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">March 2019</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=https://patents.google.com/patent/US10866890B2/en>Method and apparatus for implementing lock-free data structures</a></h3>
            <div class="subheading mb-3"> Processor Architecture, US Patent No.: 10,866,890</div>
              <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">November 2018</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=https://patents.google.com/patent/US10445238B1/en>Robust Transactional Memory</a></h3>
            <div class="subheading mb-3">Processor Microarchitecture, US Patent No.: 10,445,238</div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">April 2018</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=https://patents.google.com/patent/US11182106B2/en>Energy conservation for memory applications</a></h3>
            <div class="subheading mb-3">Memory System, US Patent No. 11,182,106</div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">March 2018</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=https://patents.google.com/patent/US10831678B2>Multi-tier cache placement mechanism</a></h3>
            <div class="subheading mb-3">Processor Microarchitecture, US Patent No.: 10,831,678 </div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">November 2017</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=https://patents.google.com/patent/US11137919B2/en>Initialisation of a storage device</a></h3>
            <div class="subheading mb-3">Memory System, US Patent No.: 11,137,919 </div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">October 2017</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=https://patents.google.com/patent/US10642743B2>Apparatus and method of handling caching of persistent data</a></h3>
            <div class="subheading mb-3">Memory System, US Patent No.: 10,642,743 </div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">June 2017</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=https://patents.google.com/patent/US10964386B2/en>Initialisation of a storage device</a></h3>
            <div class="subheading mb-3">Memory System, UK Patent No.: 2561011, US Patent No.: 10,964,386 </div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">March 2017</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=https://patents.google.com/patent/US10847204B2/en>Control of refresh operation for memory regions</a></h3>
            <div class="subheading mb-3">Memory System, UK Patent No.: 2560968, US Patent No.: 10,847,204</div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">March 2017</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=https://patents.google.com/patent/US10719236B2/en>Non-volatile buffer for memory operations</a></h3>
            <div class="subheading mb-3">Processor Microarchitecture, Memory System, US Patent No.: 10,719,236</div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">November 2015</span>
          </div>
        </div>


      </div>
    </section>

    <hr class="m-0">

    <section class="resume-section p-3 p-lg-5 d-flex align-items-center" id="skills">
      <div class="w-100">
        <h2 class="mb-5">Talks</h2>

        <div class="subheading mb-3"></div>
        <ul class="fa-ul mb-0">
          <li>
            <i class="fa-li fa fa-check"></i>
            <a href="http://cc.doc.ic.ac.uk/nanda/">NANDA Workshop 2022 </a>: <a href="pdf/nanda22.pdf">"Architectural Support for Persistent Memory"</a>
            </li>  
          <li>
            <i class="fa-li fa fa-check"></i>
            <a href="https://www.dagstuhl.de/en/program/calendar/semhp/?semnr=21462">Dagstuhl Seminar 21462</a>: <a href="pdf/dagstuhl21264.pdf">"Architectural Support for Persistent Programming"</a>
            </li>    
          <li>
            <i class="fa-li fa fa-check"></i>
            <a href="http://vcew.org">VCEW'21</a>: <a href="pdf/vcew21.pdf">"Architectural Support for Persistent Memory"</a>
            </li>
          <li>
            <i class="fa-li fa fa-check"></i>
            <a href="https://youtu.be/8QAuN8CL5Zg">PIRL'20 Keynote </a>: <a href="pdf/PIRL20.pdf">"Architectural Support for Persistent Memory Programming"</a>
            </li>
          <li>
            <i class="fa-li fa fa-check"></i>
            <a href="pdf/isca20_blog.pdf">ISCA'20 Blog: "Relaxed Persist Ordering Using Strand Persistency" </a>
            </li>
          <li>
            <i class="fa-li fa fa-check"></i>
            <a href="pdf/spaa19_talk.pdf">SPAA'19 Talk: "Persistent Atomics for Implementing Durable Lock-free Data Structures for Non-Volatile Memory" </a>
            </li>
          <li>
            <i class="fa-li fa fa-check"></i>
            <a href="pdf/spaa19_paper.pdf">SPAA'19 Paper: "Persistent Atomics for Implementing Durable Lock-free Data Structures for Non-Volatile Memory"</a>
          </li>
          <li>
            <i class="fa-li fa fa-check"></i>
            <a href="pdf/memsys18_talk.pdf">MEMSYS'18 Talk: "Quantifying the performance overheads of PMDK" </a>
          </li>
          <li>
            <i class="fa-li fa fa-check"></i>
            <a href="pdf/memsys18_paper.pdf">MEMSYS'18 Paper: "Quantifying the performance overheads of PMDK"</a>
          </li>
          <li>
            <i class="fa-li fa fa-check"></i>
            <a href="https://www.gem5.org/events/asplos-2017">ASPLOS'17 Tutorial: "Architectural Exploration with gem5" </a>
          </li>
          <li>
            <i class="fa-li fa fa-check"></i>
            <a href="pdf/mimoics17_talk.pdf">MIMOICS'17 Invited Talk: "Genomics at Arm" </a> and <a href="pdf/sve2-genomics.png"> Bit shuffle ISA ext. in SVE2 for genomics </a>
          </li>
          <li>
            <i class="fa-li fa fa-check"></i>
            <a href="pdf/mspc14_talk.pdf">MSPC'14 Talk: "DataProf: Exposing Data Movements in the Memory Hierarchy" </a>
          </li>
          <li>
            <i class="fa-li fa fa-check"></i>
            <a href="pdf/mspc14_poster.pdf"> MSPC'14 Poster: "Data Profiler: Exposing Data Movements"</a>
          </li>
        </ul>
      </div>
    </section>

    <hr class="m-0">

    <section class="resume-section p-3 p-lg-5 d-flex align-items-center" id="interests">
      <div class="w-100">
        <h2 class="mb-5">Research Interests</h2>
        <p>In addition to architectural and microarchitectural support for persistent memory, I've looked into programming lanaguages and operating systems support for persistent memory, and thought about tackling translation, protection and persistence holistically. Apart from systems research related to non-volatile memory, I've also looked into novel use cases of emerging non-volatile memories, ranging from off-chip to on-chip memory use cases, and from uses as memory to uses as analog computing device for machine learning and bioinformatics. </p>

        <p class="mb-3">Outside of memory, I'm interested in exploring pushing up the boundary between hardware and software, e.g., from RISC to EDGE, just as non-volatile memory shifts up the boundary between volatility and non-volatility from memory/storage to caches/memory. You can find some of my thoughts in this direction in the short <a href="pdf/2022.pdf"> write-up (中文)</a>, and my patents related to distributed memory spatial architectures such as the hybrid dataflow architecture with triggered instruction set architecture. In addition to looking up and looking forward in computer architecture, in my spare time, I also enjoy looking back (and looking down the stacks) of past computer architectures, here's an example collection of computer architectures that I <a href="img/cpus.jpeg">curated</a> and <a href="https://docs.google.com/spreadsheets/d/1IfR0QCjPB6yqX2sVtCwCtKcedRa48KJ2YosNK845GxI/edit?usp=sharing">researched</a>. </p>

        <p>In the past, I've also led the project on accelerating genomics on Arm, you can find the invited talk that I gave at Cambridge University Computer Laboratory on <a href="pdf/mimoics17_talk.pdf">Genomics at Arm</a>, in which <a href="pdf/sve2-genomics.png"> the bit shuffle ISA extensions </a> were accepted to SVE2, also a short abstract on <a href="pdf/accelerator_abstract.pdf">Hardware Accelerators for Genomic Data Processing</a>. In addition, I've spent a couple of years working on the <a href="https://arxiv.org/pdf/2007.03152.pdf">gem5</a> <a href="https://github.com/gem5/gem5/commits?author=wilwan01">simulator</a> around 2010, <a href="https://github.com/gem5/gem5/commit/f9d403a7b95c50a8b75f8442101eb87ca465f967">refactoring the memory subsystems</a> and <a href="https://github.com/gem5/gem5/commit/612f8f074fa1099cf70faf495d46cc647762a031">verifying the AArch64 ISA support </a> (including getting <a href="https://github.com/torvalds/linux/commit/3370e13aa463adb84488ebf0e599e3dc0024315b">Linux</a> to boot on gem5 AArch64)</a>, alongside many system and CPU studies with the simulator. </p>

        <p class="mb-1">Please <a href="mailto:william.wang at arm.com">get in touch</a> if you are interested in exploring collaboration opportunities. At present, I'm very fortunate to work with talented PhD students <a href="https://community.arm.com/developer/research/b/articles/posts/arm-research-centre-of-excellence-university-of-southampton">Sivert Sliper</a> and <a href="https://community.arm.com/developer/research/b/articles/posts/university-of-edinburgh-an-arm-research-centre-of-excellence">Dmitrii Ustiugov</a> as their industrial supervisor, along with their academic supervisors. </p>
      </div>
    </section>

    <hr class="m-0">

    <section class="resume-section p-3 p-lg-5 d-flex align-items-center" id="awards">
      <div class="w-100">
        <h2 class="mb-5">Services &amp; Awards</h2>
        <ul class="fa-ul mb-0">
          <li>
            <i class="fa-li fa fa-trophy text-warning"></i>
            <a href=https://www.snia.org/forums/cmsi/nvmp>Member of SNIA NVM Programming Technical Working Group</a></li>
          <li>
            <i class="fa-li fa fa-trophy text-warning"></i>
            <a href=https://www.hipeac.net/network/#/members/list/>Member of HiPEAC</a></li>
          <li>
            <i class="fa-li fa fa-trophy text-warning"></i>
            <a href=http://www.sagestorage.eu/>Consortium member of EU funded project SAGE2</a></li>
          <li>
            <i class="fa-li fa fa-trophy text-warning"></i>
            <a href=https://www.hpca-conf.org/2020/program-committee>Program Committee for HPCA 2020</a> </li>
          <li>
            <i class="fa-li fa fa-trophy text-warning"></i>
            <a href=http://nvmw.ucsd.edu/about>Program Committee for NVMW 2020, NVMW 2021 and NVMW 2023</a> </li>
          <li>
            <i class="fa-li fa fa-trophy text-warning"></i>
            <a href=http://www.gem5.org/events/asplos-2017>Organizer of Architectural Exploration with Gem5 Tutorial at ASPLOS 2017</a></li>
          <li>
            <i class="fa-li fa fa-trophy text-warning"></i>
            <a href=https://taco.acm.org>Reviewer for ACM Transactions on Architecture and Code Optimization (TACO) 2018-19</a></li>
          <li>
            <i class="fa-li fa fa-trophy text-warning"></i>
            <a href=https://www.computer.org/csdl/journal/ca>Reviewer for IEEE Computer Architecture Letters 2020 </a></li>
          <li>
            <i class="fa-li fa fa-trophy text-warning"></i>
            <a href=https://www.computer.org/csdl/journal/ec>Reviewer for IEEE Transactions on Emerging Topics in Computing 2020 </a></li>
          <li>
            <i class="fa-li fa fa-trophy text-warning"></i>
            <a href=https://www.arm.com/company/events/research-summit>Program Committee and Session Chair for Arm Research Summit 2016-20 </a></li>
          <li>
            <i class="fa-li fa fa-trophy text-warning"></i>
            <a href=https://akolli.github.io/pubs/lsmp-toppicks19.pdf>IEEE Micro Top Picks 2019</a></li>
          <li>
            <i class="fa-li fa fa-trophy text-warning"></i>
            <a href=pdf/mspc14_award.jpg>Best Poster Award at MSPC'14</a></li>
          <li>
            <i class="fa-li fa fa-trophy text-warning"></i>
            <a href=http://iiswc.org/iiswc2020/committee2020.html>Organizing Committee for IISWC 2020</a></li>
          <li>
            <i class="fa-li fa fa-trophy text-warning"></i>
            <a href=img/patents_cube.jpeg>Arm Patent Award</a></li>
        </ul>
      </div>
    </section>

 <hr class="m-0">

    <section class="resume-section p-3 p-lg-5 d-flex align-items-center" id="press">
      <div class="w-100">
        <h2 class="mb-5">Press</h2>
        <ul class="fa-ul mb-0">
          <li>
            <i class="fa-li fa fa-newspaper text-warning"></i>
            <a href=https://semiengineering.com/blog-review-may-5/> Semiconductor Engineering, May 5th, 2021</a> </li>
          <li>
            <i class="fa-li fa fa-newspaper text-warning"></i>
            <a href=https://semiengineering.com/blog-review-june-17-2/> Semiconductor Engineering, June 17th, 2020</a></li>
          <li>
            <i class="fa-li fa fa-newspaper text-warning"></i>
            <a href=https://semiengineering.com/blog-review-july-11/> Semiconductor Engineering, July 11th, 2018 </a> </li>
        </ul>
      </div>
    </section>

  </div>

  <!-- Bootstrap core JavaScript -->
  <script src="vendor/jquery/jquery.min.js"></script>
  <script src="vendor/bootstrap/js/bootstrap.bundle.min.js"></script>

  <!-- Plugin JavaScript -->
  <script src="vendor/jquery-easing/jquery.easing.min.js"></script>

  <!-- Custom scripts for this template -->
  <script src="js/resume.min.js"></script>

</body>

</html>
