{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749774054767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749774054767 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 12 21:20:54 2025 " "Processing started: Thu Jun 12 21:20:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749774054767 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749774054767 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tp -c datapathTestbench " "Command: quartus_map --read_settings_files=on --write_settings_files=off tp -c datapathTestbench" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749774054767 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749774055145 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749774055145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manoel c/documents/tp02-5377-5389/src/regmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/manoel c/documents/tp02-5377-5389/src/regmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 regMemory " "Found entity 1: regMemory" {  } { { "../regMemory.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/regMemory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749774061566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749774061566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manoel c/documents/tp02-5377-5389/src/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/manoel c/documents/tp02-5377-5389/src/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../pc.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/pc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749774061570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749774061570 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../mux.v " "Entity \"mux\" obtained from \"../mux.v\" instead of from Quartus Prime megafunction library" {  } { { "../mux.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/mux.v" 2 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1749774061573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manoel c/documents/tp02-5377-5389/src/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/manoel c/documents/tp02-5377-5389/src/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../mux.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/mux.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749774061573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749774061573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manoel c/documents/tp02-5377-5389/src/instructionmem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/manoel c/documents/tp02-5377-5389/src/instructionmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMem " "Found entity 1: instructionMem" {  } { { "../instructionMem.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/instructionMem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749774061576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749774061576 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "immGen.v(21) " "Verilog HDL warning at immGen.v(21): extended using \"x\" or \"z\"" {  } { { "../immGen.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/immGen.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1749774061579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manoel c/documents/tp02-5377-5389/src/immgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/manoel c/documents/tp02-5377-5389/src/immgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 immG " "Found entity 1: immG" {  } { { "../immGen.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/immGen.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749774061580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749774061580 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control.v(17) " "Verilog HDL warning at control.v(17): extended using \"x\" or \"z\"" {  } { { "../control.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/control.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1749774061591 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "immGen.v(21) " "Verilog HDL warning at immGen.v(21): extended using \"x\" or \"z\"" {  } { { "../immGen.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/immGen.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1749774061594 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "immG immGen.v(2) " "Verilog HDL error at immGen.v(2): module \"immG\" cannot be declared more than once" {  } { { "../immGen.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/immGen.v" 2 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1749774061596 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "immG immGen.v(2) " "HDL info at immGen.v(2): see declaration for object \"immG\"" {  } { { "../immGen.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/immGen.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749774061596 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "instructionMem instructionMem.v(2) " "Ignored design unit \"instructionMem\" at instructionMem.v(2) due to previous errors" {  } { { "../instructionMem.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/instructionMem.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1749774061598 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mux mux.v(2) " "Ignored design unit \"mux\" at mux.v(2) due to previous errors" {  } { { "../mux.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/mux.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1749774061599 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "pc pc.v(3) " "Ignored design unit \"pc\" at pc.v(3) due to previous errors" {  } { { "../pc.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/pc.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1749774061601 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "regMemory regMemory.v(3) " "Ignored design unit \"regMemory\" at regMemory.v(3) due to previous errors" {  } { { "../regMemory.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/regMemory.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1749774061601 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "datapath datapath.v(13) " "Ignored design unit \"datapath\" at datapath.v(13) due to previous errors" {  } { { "../datapath.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/datapath.v" 13 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1749774061601 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapathTestbench.v(30) " "Verilog HDL warning at datapathTestbench.v(30): extended using \"x\" or \"z\"" {  } { { "../datapathTestbench.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/datapathTestbench.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1749774061602 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "datapathTestbench datapathTestbench.v(4) " "Ignored design unit \"datapathTestbench\" at datapathTestbench.v(4) due to previous errors" {  } { { "../datapathTestbench.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/datapathTestbench.v" 4 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1749774061602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manoel c/documents/tp02-5377-5389/src/datapathtestbench.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/manoel c/documents/tp02-5377-5389/src/datapathtestbench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749774061602 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "add add.v(2) " "Verilog HDL error at add.v(2): module \"add\" cannot be declared more than once" {  } { { "../add.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/add.v" 2 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1749774061608 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "add add.v(2) " "HDL info at add.v(2): see declaration for object \"add\"" {  } { { "../add.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/add.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749774061608 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "alu alu.v(2) " "Ignored design unit \"alu\" at alu.v(2) due to previous errors" {  } { { "../alu.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/alu.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1749774061610 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "aluControl aluControl.v(2) " "Ignored design unit \"aluControl\" at aluControl.v(2) due to previous errors" {  } { { "../aluControl.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/aluControl.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1749774061612 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control.v(17) " "Verilog HDL warning at control.v(17): extended using \"x\" or \"z\"" {  } { { "../control.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/control.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1749774061612 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "control control.v(2) " "Ignored design unit \"control\" at control.v(2) due to previous errors" {  } { { "../control.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/control.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1749774061614 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "dataMemory dataMemory.v(2) " "Ignored design unit \"dataMemory\" at dataMemory.v(2) due to previous errors" {  } { { "../dataMemory.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/dataMemory.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1749774061615 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "immGen.v(21) " "Verilog HDL warning at immGen.v(21): extended using \"x\" or \"z\"" {  } { { "../immGen.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/immGen.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1749774061616 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "immG immGen.v(2) " "Ignored design unit \"immG\" at immGen.v(2) due to previous errors" {  } { { "../immGen.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/immGen.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1749774061617 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "instructionMem instructionMem.v(2) " "Ignored design unit \"instructionMem\" at instructionMem.v(2) due to previous errors" {  } { { "../instructionMem.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/instructionMem.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1749774061619 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mux mux.v(2) " "Ignored design unit \"mux\" at mux.v(2) due to previous errors" {  } { { "../mux.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/mux.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1749774061621 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "pc pc.v(3) " "Ignored design unit \"pc\" at pc.v(3) due to previous errors" {  } { { "../pc.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/pc.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1749774061622 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "regMemory regMemory.v(3) " "Ignored design unit \"regMemory\" at regMemory.v(3) due to previous errors" {  } { { "../regMemory.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/regMemory.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1749774061622 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "datapath datapath.v(13) " "Ignored design unit \"datapath\" at datapath.v(13) due to previous errors" {  } { { "../datapath.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/datapath.v" 13 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1749774061622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manoel c/documents/tp02-5377-5389/src/datapath.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/manoel c/documents/tp02-5377-5389/src/datapath.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749774061623 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "dataMemory dataMemory.v(2) " "Verilog HDL error at dataMemory.v(2): module \"dataMemory\" cannot be declared more than once" {  } { { "../dataMemory.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/dataMemory.v" 2 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1749774061625 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "dataMemory dataMemory.v(2) " "HDL info at dataMemory.v(2): see declaration for object \"dataMemory\"" {  } { { "../dataMemory.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/dataMemory.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749774061625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manoel c/documents/tp02-5377-5389/src/datamemory.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/manoel c/documents/tp02-5377-5389/src/datamemory.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749774061626 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control.v(17) " "Verilog HDL warning at control.v(17): extended using \"x\" or \"z\"" {  } { { "../control.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/control.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1749774061628 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "control control.v(2) " "Verilog HDL error at control.v(2): module \"control\" cannot be declared more than once" {  } { { "../control.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/control.v" 2 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1749774061628 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "control control.v(2) " "HDL info at control.v(2): see declaration for object \"control\"" {  } { { "../control.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/control.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749774061628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manoel c/documents/tp02-5377-5389/src/control.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/manoel c/documents/tp02-5377-5389/src/control.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749774061628 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "aluControl aluControl.v(2) " "Verilog HDL error at aluControl.v(2): module \"aluControl\" cannot be declared more than once" {  } { { "../aluControl.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/aluControl.v" 2 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1749774061631 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "aluControl aluControl.v(2) " "HDL info at aluControl.v(2): see declaration for object \"aluControl\"" {  } { { "../aluControl.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/aluControl.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749774061631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manoel c/documents/tp02-5377-5389/src/alucontrol.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/manoel c/documents/tp02-5377-5389/src/alucontrol.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749774061631 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "alu alu.v(2) " "Verilog HDL error at alu.v(2): module \"alu\" cannot be declared more than once" {  } { { "../alu.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/alu.v" 2 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1749774061633 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "alu alu.v(2) " "HDL info at alu.v(2): see declaration for object \"alu\"" {  } { { "../alu.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/alu.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749774061633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manoel c/documents/tp02-5377-5389/src/alu.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/manoel c/documents/tp02-5377-5389/src/alu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749774061634 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "add add.v(2) " "Verilog HDL error at add.v(2): module \"add\" cannot be declared more than once" {  } { { "../add.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/add.v" 2 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1749774061636 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "add add.v(2) " "HDL info at add.v(2): see declaration for object \"add\"" {  } { { "../add.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/add.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749774061636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manoel c/documents/tp02-5377-5389/src/add.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/manoel c/documents/tp02-5377-5389/src/add.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749774061636 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Manoel C/Documents/tp02-5377-5389/src/fpga/output_files/datapathTestbench.map.smsg " "Generated suppressed messages file C:/Users/Manoel C/Documents/tp02-5377-5389/src/fpga/output_files/datapathTestbench.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749774061657 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 23 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 23 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749774061700 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 12 21:21:01 2025 " "Processing ended: Thu Jun 12 21:21:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749774061700 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749774061700 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749774061700 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749774061700 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 25 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 25 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749774062285 ""}
