Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7b3f5d1256fe446c97959247fbf0e1bd --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot InstrMem_tb_behav xil_defaultlib.InstrMem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.my_package
Compiling package xil_defaultlib.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.InstrMem [instrmem_default]
Compiling architecture behavior of entity xil_defaultlib.instrmem_tb
Built simulation snapshot InstrMem_tb_behav
