# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../mass_centroid.gen/sources_1/ip/mult_32_20_lm/sim/mult_32_20_lm.vhd" \
"../../../../mass_centroid.gen/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" \
"../../../../mass_centroid.gen/sources_1/ip/adder/sim/adder.vhd" \
"../../../../mass_centroid.gen/sources_1/ip/multiply/sim/multiply.vhd" \

# Do not sort compile order
nosort
