Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 22:36:04 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.328        0.000                      0                 1522        0.093        0.000                      0                 1522       54.305        0.000                       0                   557  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.328        0.000                      0                 1518        0.093        0.000                      0                 1518       54.305        0.000                       0                   557  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.089        0.000                      0                    4        0.887        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.328ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.982ns  (logic 59.944ns (58.208%)  route 43.038ns (41.792%))
  Logic Levels:           321  (CARRY4=285 LUT2=1 LUT3=27 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 116.011 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.567     5.151    sm/clk
    SLICE_X44Y6          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         1.655     7.263    sm/D_states_q[5]
    SLICE_X55Y3          LUT3 (Prop_lut3_I1_O)        0.150     7.413 f  sm/ram_reg_i_178/O
                         net (fo=1, routed)           0.944     8.357    sm/ram_reg_i_178_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.683 r  sm/ram_reg_i_154/O
                         net (fo=1, routed)           0.461     9.144    sm/ram_reg_i_154_n_0
    SLICE_X53Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.268 r  sm/ram_reg_i_125/O
                         net (fo=64, routed)          1.307    10.575    L_reg/M_sm_ra1[0]
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.699 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.860    11.559    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X50Y17         LUT3 (Prop_lut3_I2_O)        0.124    11.683 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.582    12.265    sm/M_alum_a[31]
    SLICE_X49Y20         LUT2 (Prop_lut2_I1_O)        0.124    12.389 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.389    alum/S[0]
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.921 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    12.921    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.035    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.149    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.263    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.009    13.386    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.500 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.500    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.614 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.614    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.728 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.728    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.999 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.070    15.069    alum/temp_out0[31]
    SLICE_X48Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.898 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.898    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.012 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.012    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.126 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.126    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.240 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.240    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.354 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.354    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.468 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    16.477    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.591 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.591    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.705 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.705    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.862 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.237    18.099    alum/temp_out0[30]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.329    18.428 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.428    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.978 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.978    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.092 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.092    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.206 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.206    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.320 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.320    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.434 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.434    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.548 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.548    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.662 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.662    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.776 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.776    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.933 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.965    20.898    alum/temp_out0[29]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    21.227 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.227    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.777 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.777    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.891 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.891    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.005 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.005    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.119 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.119    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.233 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.233    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.347 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.009    22.356    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.470 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.470    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.584 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.584    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.741 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.003    23.744    alum/temp_out0[28]
    SLICE_X39Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    24.529 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.529    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.643 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.643    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.757 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.757    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.871 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.871    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.985 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.985    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.099 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    25.108    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.222 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.222    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.336 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.336    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.493 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.992    26.486    alum/temp_out0[27]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.329    26.815 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.815    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.365 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.365    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.479 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.479    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.593 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.593    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.707 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.707    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.821 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    27.830    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.944 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.944    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.058 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.058    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.172 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.172    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.329 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.012    29.341    alum/temp_out0[26]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.329    29.670 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.670    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.220 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.220    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.334 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.334    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.448 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.448    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.562 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.562    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.676 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.676    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.790 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.790    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.904 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.904    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.018 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    31.027    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.184 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.264    32.448    alum/temp_out0[25]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    32.777 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.777    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.310 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.310    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.427 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.427    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.544 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.544    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.661 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.661    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.778 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.778    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.895 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.895    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.012 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.012    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.129 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.129    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.286 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.792    35.077    alum/temp_out0[24]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332    35.409 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.409    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.959 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.959    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.073 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.073    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.187 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.187    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.301 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.301    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.415 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.415    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.529 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.529    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.643 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.643    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.757 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    36.766    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.923 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.292    38.215    alum/temp_out0[23]
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.544 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.544    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.077 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.077    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.194 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.194    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.311 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.311    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.428 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.428    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.545 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.545    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.662 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.662    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.779 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.779    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.896 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    39.905    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.062 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.218    41.281    alum/temp_out0[22]
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.332    41.613 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.613    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.163 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.163    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.277 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.277    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.391 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.391    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.505 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.505    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.619 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.619    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.733 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.733    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.847 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.847    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.961 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.961    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.118 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.799    43.916    alum/temp_out0[21]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.329    44.245 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.245    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.795 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.795    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.909 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.909    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.023 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.023    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.137 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.137    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.251 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.251    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.365 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.009    45.374    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.488 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.488    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.602 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.602    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.759 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.890    46.649    alum/temp_out0[20]
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.329    46.978 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.978    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.528 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.528    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.642 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.642    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.756 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.756    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.870 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.870    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.984 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.009    47.993    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.107 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.107    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.221 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.221    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.335 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.335    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.492 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.106    49.598    alum/temp_out0[19]
    SLICE_X40Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.383 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.383    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.497 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.497    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.611 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    50.620    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.734 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.734    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.848 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.848    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.962 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.962    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.076 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.076    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.190 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.190    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.347 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.116    52.463    alum/temp_out0[18]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    52.792 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.792    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.325 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.325    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.442 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.442    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.559 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    53.568    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.685 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.685    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.802 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.802    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.919 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.919    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.036 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.036    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.153 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.153    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.310 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.131    55.441    alum/temp_out0[17]
    SLICE_X44Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    56.229 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.229    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.343 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.343    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.457 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.457    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.571 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.571    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.685 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.009    56.694    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.808 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.808    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.922 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.922    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.036 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.036    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.193 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.986    58.179    alum/temp_out0[16]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.329    58.508 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.508    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.058 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.058    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.172 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.172    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.286 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.286    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.400 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.400    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.514 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.009    59.523    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.637 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.637    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.751 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.751    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.865 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.865    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.022 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.411    61.433    alum/temp_out0[15]
    SLICE_X45Y11         LUT3 (Prop_lut3_I0_O)        0.329    61.762 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.762    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.312 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.312    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.426 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.426    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.540 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.540    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.654 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.654    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.768 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.768    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.882 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.882    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.996 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.996    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.110 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.110    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.267 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.076    64.344    alum/temp_out0[14]
    SLICE_X49Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.129 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.129    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.243 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.243    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.357 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.357    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.471 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.471    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.585 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.585    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.699 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.699    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.813 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.813    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.927 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.927    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.084 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.597    66.681    alum/temp_out0[13]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    67.010 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.010    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.543 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.543    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.660 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.660    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.777 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.777    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.894 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.894    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.011 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.011    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.128 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.128    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.245 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.009    68.254    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.371 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.371    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.528 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.041    69.568    alum/temp_out0[12]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.332    69.900 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    69.900    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.450 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.450    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.564 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.564    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.678 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.678    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.792 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.009    70.801    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.915 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.915    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.029 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.029    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.143 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.143    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.300 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.217    72.517    alum/temp_out0[11]
    SLICE_X28Y25         LUT3 (Prop_lut3_I0_O)        0.329    72.846 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.846    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.396 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.396    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.510 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.510    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.624 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.624    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.738 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.738    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.852 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.852    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.966 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.966    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.080 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.080    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.194 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.194    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.351 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.496    75.847    alum/temp_out0[10]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    76.176 r  alum/D_registers_q[7][9]_i_44/O
                         net (fo=1, routed)           0.000    76.176    alum/D_registers_q[7][9]_i_44_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    76.708 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.708    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.822 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.822    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.936 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.936    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.050 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.050    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.164 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.009    77.173    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.287 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.287    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.444 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.137    78.580    alum/temp_out0[9]
    SLICE_X46Y14         LUT3 (Prop_lut3_I0_O)        0.329    78.909 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.909    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.442 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.442    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.559 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.559    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.676 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.676    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.793 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.793    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.910 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.910    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.027 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.027    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.144 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.144    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.261 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.261    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.418 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.155    81.573    alum/temp_out0[8]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.332    81.905 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.905    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.455 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.455    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.569 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.569    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.683 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.683    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.797 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.797    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.911 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.911    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.025 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.025    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.139 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.139    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.253 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.253    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.410 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.186    84.596    alum/temp_out0[7]
    SLICE_X42Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    85.396 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.396    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.513 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.513    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.630 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.630    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.747 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.747    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.864 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.864    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.981 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.981    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.098 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.098    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.215 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.215    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.372 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.976    87.348    alum/temp_out0[6]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    87.680 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.680    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.230 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.230    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.344 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.344    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.458 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.458    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.572 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.572    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.686 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.686    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.800 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.800    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.914 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.914    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.028 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.028    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.185 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.735    89.920    alum/temp_out0[5]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    90.249 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.249    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.782 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.782    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.899 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.899    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.016 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.016    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.133 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.133    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.250 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.250    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.367 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.367    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.484 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.484    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.601 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.601    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.758 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.881    92.639    alum/temp_out0[4]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.332    92.971 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.971    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.521 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.521    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.635 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.635    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.749 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.749    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.863 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.863    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.977 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.977    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.091 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.091    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.205 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.205    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.319 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.319    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.476 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.047    95.524    alum/temp_out0[3]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    95.853 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.853    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.403 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.403    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.517 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.517    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.631 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.631    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.745 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.745    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.859 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.859    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.973 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.973    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.087 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.087    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.201 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.201    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.358 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.021    98.379    alum/temp_out0[2]
    SLICE_X34Y12         LUT3 (Prop_lut3_I0_O)        0.329    98.708 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.708    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.241 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.241    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.358 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.358    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.475 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.475    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.592 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.592    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.709 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.709    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.826 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.826    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.943 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.943    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.060 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.060    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.217 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.892   101.108    alum/temp_out0[1]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.332   101.440 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.440    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.990 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.990    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.104 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.104    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.218 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.218    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.332 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.332    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.446 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.446    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.560 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.560    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.674 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.674    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.788 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.788    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.945 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.715   103.660    sm/temp_out0[0]
    SLICE_X35Y13         LUT5 (Prop_lut5_I4_O)        0.329   103.989 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.760   104.748    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X39Y9          LUT4 (Prop_lut4_I1_O)        0.124   104.872 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.166   105.038    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.124   105.162 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.306   106.469    display/M_alum_out[0]
    SLICE_X57Y3          LUT6 (Prop_lut6_I5_O)        0.124   106.593 r  display/ram_reg_i_44/O
                         net (fo=2, routed)           0.667   107.260    sm/ram_reg[0]
    SLICE_X57Y3          LUT4 (Prop_lut4_I2_O)        0.152   107.412 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.722   108.134    brams/bram2/ram_reg_1[0]
    RAMB18_X2Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.496   116.011    brams/bram2/clk_IBUF_BUFG
    RAMB18_X2Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.271    
                         clock uncertainty           -0.035   116.236    
    RAMB18_X2Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   115.462    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.462    
                         arrival time                        -108.134    
  -------------------------------------------------------------------
                         slack                                  7.328    

Slack (MET) :             7.696ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.823ns  (logic 59.916ns (58.271%)  route 42.907ns (41.729%))
  Logic Levels:           321  (CARRY4=285 LUT2=1 LUT3=27 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 116.011 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.567     5.151    sm/clk
    SLICE_X44Y6          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         1.655     7.263    sm/D_states_q[5]
    SLICE_X55Y3          LUT3 (Prop_lut3_I1_O)        0.150     7.413 f  sm/ram_reg_i_178/O
                         net (fo=1, routed)           0.944     8.357    sm/ram_reg_i_178_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.683 r  sm/ram_reg_i_154/O
                         net (fo=1, routed)           0.461     9.144    sm/ram_reg_i_154_n_0
    SLICE_X53Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.268 r  sm/ram_reg_i_125/O
                         net (fo=64, routed)          1.307    10.575    L_reg/M_sm_ra1[0]
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.699 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.860    11.559    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X50Y17         LUT3 (Prop_lut3_I2_O)        0.124    11.683 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.582    12.265    sm/M_alum_a[31]
    SLICE_X49Y20         LUT2 (Prop_lut2_I1_O)        0.124    12.389 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.389    alum/S[0]
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.921 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    12.921    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.035    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.149    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.263    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.009    13.386    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.500 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.500    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.614 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.614    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.728 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.728    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.999 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.070    15.069    alum/temp_out0[31]
    SLICE_X48Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.898 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.898    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.012 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.012    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.126 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.126    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.240 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.240    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.354 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.354    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.468 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    16.477    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.591 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.591    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.705 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.705    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.862 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.237    18.099    alum/temp_out0[30]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.329    18.428 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.428    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.978 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.978    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.092 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.092    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.206 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.206    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.320 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.320    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.434 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.434    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.548 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.548    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.662 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.662    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.776 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.776    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.933 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.965    20.898    alum/temp_out0[29]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    21.227 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.227    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.777 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.777    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.891 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.891    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.005 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.005    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.119 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.119    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.233 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.233    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.347 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.009    22.356    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.470 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.470    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.584 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.584    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.741 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.003    23.744    alum/temp_out0[28]
    SLICE_X39Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    24.529 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.529    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.643 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.643    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.757 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.757    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.871 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.871    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.985 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.985    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.099 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    25.108    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.222 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.222    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.336 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.336    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.493 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.992    26.486    alum/temp_out0[27]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.329    26.815 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.815    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.365 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.365    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.479 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.479    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.593 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.593    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.707 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.707    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.821 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    27.830    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.944 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.944    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.058 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.058    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.172 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.172    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.329 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.012    29.341    alum/temp_out0[26]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.329    29.670 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.670    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.220 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.220    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.334 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.334    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.448 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.448    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.562 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.562    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.676 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.676    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.790 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.790    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.904 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.904    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.018 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    31.027    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.184 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.264    32.448    alum/temp_out0[25]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    32.777 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.777    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.310 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.310    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.427 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.427    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.544 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.544    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.661 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.661    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.778 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.778    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.895 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.895    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.012 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.012    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.129 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.129    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.286 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.792    35.077    alum/temp_out0[24]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332    35.409 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.409    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.959 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.959    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.073 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.073    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.187 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.187    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.301 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.301    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.415 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.415    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.529 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.529    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.643 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.643    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.757 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    36.766    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.923 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.292    38.215    alum/temp_out0[23]
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.544 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.544    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.077 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.077    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.194 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.194    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.311 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.311    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.428 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.428    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.545 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.545    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.662 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.662    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.779 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.779    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.896 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    39.905    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.062 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.218    41.281    alum/temp_out0[22]
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.332    41.613 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.613    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.163 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.163    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.277 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.277    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.391 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.391    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.505 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.505    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.619 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.619    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.733 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.733    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.847 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.847    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.961 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.961    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.118 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.799    43.916    alum/temp_out0[21]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.329    44.245 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.245    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.795 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.795    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.909 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.909    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.023 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.023    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.137 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.137    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.251 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.251    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.365 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.009    45.374    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.488 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.488    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.602 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.602    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.759 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.890    46.649    alum/temp_out0[20]
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.329    46.978 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.978    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.528 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.528    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.642 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.642    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.756 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.756    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.870 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.870    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.984 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.009    47.993    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.107 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.107    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.221 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.221    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.335 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.335    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.492 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.106    49.598    alum/temp_out0[19]
    SLICE_X40Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.383 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.383    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.497 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.497    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.611 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    50.620    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.734 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.734    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.848 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.848    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.962 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.962    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.076 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.076    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.190 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.190    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.347 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.116    52.463    alum/temp_out0[18]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    52.792 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.792    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.325 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.325    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.442 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.442    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.559 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    53.568    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.685 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.685    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.802 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.802    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.919 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.919    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.036 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.036    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.153 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.153    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.310 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.131    55.441    alum/temp_out0[17]
    SLICE_X44Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    56.229 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.229    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.343 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.343    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.457 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.457    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.571 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.571    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.685 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.009    56.694    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.808 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.808    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.922 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.922    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.036 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.036    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.193 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.986    58.179    alum/temp_out0[16]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.329    58.508 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.508    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.058 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.058    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.172 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.172    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.286 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.286    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.400 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.400    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.514 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.009    59.523    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.637 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.637    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.751 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.751    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.865 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.865    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.022 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.411    61.433    alum/temp_out0[15]
    SLICE_X45Y11         LUT3 (Prop_lut3_I0_O)        0.329    61.762 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.762    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.312 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.312    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.426 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.426    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.540 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.540    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.654 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.654    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.768 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.768    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.882 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.882    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.996 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.996    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.110 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.110    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.267 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.076    64.344    alum/temp_out0[14]
    SLICE_X49Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.129 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.129    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.243 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.243    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.357 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.357    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.471 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.471    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.585 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.585    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.699 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.699    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.813 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.813    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.927 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.927    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.084 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.597    66.681    alum/temp_out0[13]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    67.010 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.010    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.543 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.543    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.660 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.660    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.777 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.777    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.894 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.894    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.011 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.011    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.128 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.128    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.245 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.009    68.254    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.371 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.371    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.528 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.041    69.568    alum/temp_out0[12]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.332    69.900 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    69.900    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.450 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.450    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.564 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.564    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.678 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.678    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.792 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.009    70.801    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.915 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.915    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.029 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.029    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.143 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.143    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.300 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.217    72.517    alum/temp_out0[11]
    SLICE_X28Y25         LUT3 (Prop_lut3_I0_O)        0.329    72.846 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.846    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.396 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.396    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.510 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.510    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.624 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.624    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.738 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.738    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.852 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.852    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.966 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.966    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.080 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.080    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.194 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.194    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.351 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.496    75.847    alum/temp_out0[10]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    76.176 r  alum/D_registers_q[7][9]_i_44/O
                         net (fo=1, routed)           0.000    76.176    alum/D_registers_q[7][9]_i_44_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    76.708 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.708    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.822 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.822    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.936 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.936    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.050 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.050    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.164 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.009    77.173    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.287 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.287    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.444 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.137    78.580    alum/temp_out0[9]
    SLICE_X46Y14         LUT3 (Prop_lut3_I0_O)        0.329    78.909 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.909    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.442 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.442    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.559 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.559    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.676 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.676    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.793 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.793    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.910 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.910    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.027 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.027    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.144 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.144    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.261 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.261    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.418 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.155    81.573    alum/temp_out0[8]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.332    81.905 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.905    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.455 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.455    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.569 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.569    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.683 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.683    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.797 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.797    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.911 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.911    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.025 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.025    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.139 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.139    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.253 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.253    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.410 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.186    84.596    alum/temp_out0[7]
    SLICE_X42Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    85.396 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.396    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.513 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.513    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.630 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.630    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.747 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.747    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.864 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.864    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.981 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.981    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.098 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.098    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.215 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.215    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.372 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.976    87.348    alum/temp_out0[6]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    87.680 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.680    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.230 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.230    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.344 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.344    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.458 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.458    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.572 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.572    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.686 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.686    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.800 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.800    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.914 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.914    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.028 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.028    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.185 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.735    89.920    alum/temp_out0[5]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    90.249 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.249    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.782 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.782    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.899 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.899    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.016 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.016    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.133 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.133    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.250 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.250    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.367 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.367    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.484 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.484    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.601 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.601    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.758 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.881    92.639    alum/temp_out0[4]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.332    92.971 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.971    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.521 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.521    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.635 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.635    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.749 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.749    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.863 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.863    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.977 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.977    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.091 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.091    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.205 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.205    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.319 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.319    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.476 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.047    95.524    alum/temp_out0[3]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    95.853 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.853    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.403 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.403    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.517 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.517    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.631 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.631    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.745 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.745    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.859 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.859    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.973 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.973    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.087 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.087    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.201 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.201    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.358 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.021    98.379    alum/temp_out0[2]
    SLICE_X34Y12         LUT3 (Prop_lut3_I0_O)        0.329    98.708 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.708    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.241 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.241    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.358 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.358    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.475 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.475    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.592 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.592    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.709 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.709    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.826 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.826    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.943 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.943    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.060 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.060    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.217 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.892   101.108    alum/temp_out0[1]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.332   101.440 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.440    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.990 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.990    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.104 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.104    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.218 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.218    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.332 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.332    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.446 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.446    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.560 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.560    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.674 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.674    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.788 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.788    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.945 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.715   103.660    sm/temp_out0[0]
    SLICE_X35Y13         LUT5 (Prop_lut5_I4_O)        0.329   103.989 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.760   104.748    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X39Y9          LUT4 (Prop_lut4_I1_O)        0.124   104.872 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.166   105.038    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.124   105.162 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.306   106.469    display/M_alum_out[0]
    SLICE_X57Y3          LUT6 (Prop_lut6_I5_O)        0.124   106.593 r  display/ram_reg_i_44/O
                         net (fo=2, routed)           0.667   107.260    sm/ram_reg[0]
    SLICE_X57Y3          LUT4 (Prop_lut4_I0_O)        0.124   107.384 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.590   107.974    brams/bram1/ADDRARDADDR[0]
    RAMB18_X2Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.496   116.011    brams/bram1/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.271    
                         clock uncertainty           -0.035   116.236    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.670    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.670    
                         arrival time                        -107.974    
  -------------------------------------------------------------------
                         slack                                  7.696    

Slack (MET) :             7.792ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.213ns  (logic 60.243ns (58.368%)  route 42.970ns (41.632%))
  Logic Levels:           322  (CARRY4=285 LUT2=1 LUT3=27 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.567     5.151    sm/clk
    SLICE_X44Y6          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         1.655     7.263    sm/D_states_q[5]
    SLICE_X55Y3          LUT3 (Prop_lut3_I1_O)        0.150     7.413 f  sm/ram_reg_i_178/O
                         net (fo=1, routed)           0.944     8.357    sm/ram_reg_i_178_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.683 r  sm/ram_reg_i_154/O
                         net (fo=1, routed)           0.461     9.144    sm/ram_reg_i_154_n_0
    SLICE_X53Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.268 r  sm/ram_reg_i_125/O
                         net (fo=64, routed)          1.307    10.575    L_reg/M_sm_ra1[0]
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.699 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.860    11.559    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X50Y17         LUT3 (Prop_lut3_I2_O)        0.124    11.683 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.582    12.265    sm/M_alum_a[31]
    SLICE_X49Y20         LUT2 (Prop_lut2_I1_O)        0.124    12.389 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.389    alum/S[0]
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.921 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    12.921    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.035    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.149    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.263    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.009    13.386    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.500 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.500    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.614 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.614    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.728 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.728    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.999 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.070    15.069    alum/temp_out0[31]
    SLICE_X48Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.898 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.898    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.012 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.012    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.126 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.126    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.240 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.240    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.354 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.354    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.468 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    16.477    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.591 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.591    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.705 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.705    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.862 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.237    18.099    alum/temp_out0[30]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.329    18.428 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.428    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.978 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.978    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.092 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.092    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.206 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.206    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.320 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.320    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.434 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.434    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.548 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.548    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.662 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.662    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.776 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.776    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.933 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.965    20.898    alum/temp_out0[29]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    21.227 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.227    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.777 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.777    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.891 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.891    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.005 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.005    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.119 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.119    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.233 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.233    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.347 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.009    22.356    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.470 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.470    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.584 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.584    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.741 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.003    23.744    alum/temp_out0[28]
    SLICE_X39Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    24.529 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.529    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.643 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.643    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.757 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.757    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.871 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.871    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.985 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.985    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.099 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    25.108    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.222 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.222    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.336 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.336    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.493 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.992    26.486    alum/temp_out0[27]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.329    26.815 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.815    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.365 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.365    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.479 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.479    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.593 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.593    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.707 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.707    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.821 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    27.830    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.944 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.944    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.058 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.058    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.172 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.172    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.329 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.012    29.341    alum/temp_out0[26]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.329    29.670 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.670    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.220 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.220    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.334 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.334    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.448 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.448    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.562 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.562    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.676 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.676    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.790 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.790    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.904 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.904    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.018 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    31.027    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.184 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.264    32.448    alum/temp_out0[25]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    32.777 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.777    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.310 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.310    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.427 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.427    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.544 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.544    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.661 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.661    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.778 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.778    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.895 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.895    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.012 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.012    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.129 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.129    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.286 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.792    35.077    alum/temp_out0[24]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332    35.409 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.409    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.959 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.959    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.073 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.073    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.187 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.187    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.301 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.301    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.415 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.415    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.529 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.529    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.643 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.643    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.757 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    36.766    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.923 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.292    38.215    alum/temp_out0[23]
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.544 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.544    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.077 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.077    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.194 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.194    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.311 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.311    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.428 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.428    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.545 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.545    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.662 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.662    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.779 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.779    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.896 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    39.905    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.062 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.218    41.281    alum/temp_out0[22]
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.332    41.613 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.613    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.163 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.163    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.277 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.277    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.391 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.391    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.505 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.505    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.619 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.619    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.733 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.733    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.847 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.847    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.961 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.961    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.118 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.799    43.916    alum/temp_out0[21]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.329    44.245 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.245    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.795 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.795    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.909 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.909    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.023 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.023    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.137 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.137    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.251 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.251    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.365 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.009    45.374    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.488 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.488    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.602 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.602    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.759 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.890    46.649    alum/temp_out0[20]
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.329    46.978 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.978    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.528 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.528    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.642 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.642    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.756 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.756    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.870 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.870    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.984 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.009    47.993    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.107 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.107    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.221 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.221    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.335 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.335    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.492 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.106    49.598    alum/temp_out0[19]
    SLICE_X40Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.383 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.383    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.497 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.497    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.611 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    50.620    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.734 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.734    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.848 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.848    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.962 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.962    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.076 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.076    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.190 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.190    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.347 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.116    52.463    alum/temp_out0[18]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    52.792 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.792    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.325 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.325    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.442 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.442    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.559 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    53.568    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.685 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.685    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.802 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.802    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.919 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.919    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.036 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.036    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.153 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.153    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.310 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.131    55.441    alum/temp_out0[17]
    SLICE_X44Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    56.229 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.229    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.343 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.343    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.457 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.457    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.571 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.571    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.685 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.009    56.694    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.808 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.808    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.922 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.922    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.036 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.036    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.193 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.986    58.179    alum/temp_out0[16]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.329    58.508 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.508    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.058 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.058    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.172 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.172    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.286 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.286    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.400 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.400    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.514 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.009    59.523    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.637 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.637    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.751 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.751    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.865 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.865    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.022 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.411    61.433    alum/temp_out0[15]
    SLICE_X45Y11         LUT3 (Prop_lut3_I0_O)        0.329    61.762 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.762    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.312 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.312    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.426 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.426    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.540 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.540    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.654 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.654    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.768 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.768    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.882 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.882    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.996 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.996    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.110 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.110    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.267 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.076    64.344    alum/temp_out0[14]
    SLICE_X49Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.129 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.129    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.243 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.243    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.357 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.357    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.471 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.471    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.585 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.585    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.699 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.699    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.813 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.813    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.927 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.927    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.084 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.597    66.681    alum/temp_out0[13]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    67.010 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.010    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.543 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.543    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.660 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.660    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.777 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.777    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.894 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.894    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.011 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.011    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.128 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.128    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.245 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.009    68.254    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.371 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.371    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.528 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.041    69.568    alum/temp_out0[12]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.332    69.900 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    69.900    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.450 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.450    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.564 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.564    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.678 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.678    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.792 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.009    70.801    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.915 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.915    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.029 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.029    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.143 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.143    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.300 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.217    72.517    alum/temp_out0[11]
    SLICE_X28Y25         LUT3 (Prop_lut3_I0_O)        0.329    72.846 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.846    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.396 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.396    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.510 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.510    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.624 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.624    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.738 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.738    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.852 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.852    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.966 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.966    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.080 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.080    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.194 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.194    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.351 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.496    75.847    alum/temp_out0[10]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    76.176 r  alum/D_registers_q[7][9]_i_44/O
                         net (fo=1, routed)           0.000    76.176    alum/D_registers_q[7][9]_i_44_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    76.708 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.708    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.822 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.822    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.936 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.936    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.050 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.050    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.164 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.009    77.173    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.287 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.287    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.444 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.137    78.580    alum/temp_out0[9]
    SLICE_X46Y14         LUT3 (Prop_lut3_I0_O)        0.329    78.909 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.909    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.442 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.442    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.559 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.559    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.676 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.676    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.793 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.793    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.910 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.910    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.027 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.027    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.144 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.144    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.261 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.261    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.418 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.155    81.573    alum/temp_out0[8]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.332    81.905 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.905    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.455 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.455    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.569 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.569    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.683 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.683    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.797 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.797    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.911 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.911    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.025 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.025    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.139 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.139    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.253 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.253    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.410 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.186    84.596    alum/temp_out0[7]
    SLICE_X42Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    85.396 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.396    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.513 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.513    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.630 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.630    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.747 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.747    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.864 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.864    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.981 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.981    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.098 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.098    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.215 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.215    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.372 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.976    87.348    alum/temp_out0[6]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    87.680 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.680    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.230 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.230    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.344 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.344    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.458 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.458    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.572 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.572    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.686 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.686    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.800 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.800    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.914 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.914    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.028 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.028    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.185 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.735    89.920    alum/temp_out0[5]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    90.249 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.249    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.782 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.782    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.899 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.899    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.016 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.016    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.133 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.133    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.250 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.250    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.367 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.367    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.484 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.484    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.601 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.601    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.758 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.881    92.639    alum/temp_out0[4]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.332    92.971 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.971    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.521 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.521    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.635 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.635    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.749 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.749    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.863 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.863    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.977 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.977    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.091 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.091    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.205 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.205    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.319 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.319    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.476 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.047    95.524    alum/temp_out0[3]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    95.853 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.853    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.403 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.403    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.517 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.517    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.631 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.631    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.745 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.745    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.859 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.859    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.973 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.973    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.087 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.087    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.201 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.201    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.358 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.021    98.379    alum/temp_out0[2]
    SLICE_X34Y12         LUT3 (Prop_lut3_I0_O)        0.329    98.708 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.708    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.241 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.241    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.358 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.358    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.475 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.475    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.592 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.592    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.709 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.709    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.826 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.826    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.943 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.943    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.060 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.060    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.217 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.892   101.108    alum/temp_out0[1]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.332   101.440 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.440    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.990 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.990    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.104 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.104    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.218 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.218    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.332 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.332    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.446 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.446    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.560 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.560    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.674 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.674    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.788 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.788    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.945 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.715   103.660    sm/temp_out0[0]
    SLICE_X35Y13         LUT5 (Prop_lut5_I4_O)        0.329   103.989 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.760   104.748    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X39Y9          LUT4 (Prop_lut4_I1_O)        0.124   104.872 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.166   105.038    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.124   105.162 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.934   106.096    sm/D_states_q_reg[4]_0[0]
    SLICE_X43Y6          LUT5 (Prop_lut5_I2_O)        0.119   106.215 f  sm/D_states_q[4]_i_13/O
                         net (fo=2, routed)           0.445   106.660    sm/D_states_q[4]_i_13_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I0_O)        0.332   106.992 f  sm/D_states_q[4]_i_5/O
                         net (fo=1, routed)           0.726   107.717    sm/D_states_q[4]_i_5_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I3_O)        0.124   107.841 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.523   108.364    sm/D_states_d__0[4]
    SLICE_X42Y6          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.447   115.963    sm/clk
    SLICE_X42Y6          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X42Y6          FDSE (Setup_fdse_C_D)       -0.031   116.156    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.156    
                         arrival time                        -108.364    
  -------------------------------------------------------------------
                         slack                                  7.792    

Slack (MET) :             7.994ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.993ns  (logic 60.236ns (58.486%)  route 42.757ns (41.514%))
  Logic Levels:           322  (CARRY4=285 LUT2=2 LUT3=27 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.567     5.151    sm/clk
    SLICE_X44Y6          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         1.655     7.263    sm/D_states_q[5]
    SLICE_X55Y3          LUT3 (Prop_lut3_I1_O)        0.150     7.413 f  sm/ram_reg_i_178/O
                         net (fo=1, routed)           0.944     8.357    sm/ram_reg_i_178_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.683 r  sm/ram_reg_i_154/O
                         net (fo=1, routed)           0.461     9.144    sm/ram_reg_i_154_n_0
    SLICE_X53Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.268 r  sm/ram_reg_i_125/O
                         net (fo=64, routed)          1.307    10.575    L_reg/M_sm_ra1[0]
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.699 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.860    11.559    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X50Y17         LUT3 (Prop_lut3_I2_O)        0.124    11.683 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.582    12.265    sm/M_alum_a[31]
    SLICE_X49Y20         LUT2 (Prop_lut2_I1_O)        0.124    12.389 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.389    alum/S[0]
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.921 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    12.921    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.035    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.149    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.263    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.009    13.386    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.500 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.500    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.614 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.614    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.728 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.728    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.999 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.070    15.069    alum/temp_out0[31]
    SLICE_X48Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.898 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.898    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.012 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.012    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.126 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.126    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.240 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.240    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.354 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.354    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.468 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    16.477    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.591 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.591    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.705 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.705    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.862 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.237    18.099    alum/temp_out0[30]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.329    18.428 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.428    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.978 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.978    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.092 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.092    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.206 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.206    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.320 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.320    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.434 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.434    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.548 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.548    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.662 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.662    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.776 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.776    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.933 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.965    20.898    alum/temp_out0[29]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    21.227 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.227    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.777 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.777    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.891 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.891    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.005 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.005    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.119 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.119    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.233 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.233    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.347 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.009    22.356    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.470 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.470    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.584 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.584    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.741 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.003    23.744    alum/temp_out0[28]
    SLICE_X39Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    24.529 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.529    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.643 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.643    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.757 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.757    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.871 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.871    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.985 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.985    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.099 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    25.108    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.222 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.222    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.336 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.336    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.493 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.992    26.486    alum/temp_out0[27]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.329    26.815 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.815    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.365 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.365    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.479 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.479    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.593 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.593    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.707 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.707    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.821 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    27.830    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.944 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.944    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.058 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.058    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.172 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.172    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.329 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.012    29.341    alum/temp_out0[26]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.329    29.670 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.670    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.220 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.220    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.334 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.334    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.448 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.448    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.562 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.562    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.676 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.676    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.790 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.790    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.904 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.904    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.018 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    31.027    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.184 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.264    32.448    alum/temp_out0[25]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    32.777 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.777    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.310 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.310    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.427 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.427    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.544 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.544    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.661 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.661    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.778 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.778    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.895 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.895    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.012 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.012    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.129 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.129    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.286 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.792    35.077    alum/temp_out0[24]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332    35.409 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.409    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.959 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.959    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.073 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.073    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.187 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.187    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.301 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.301    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.415 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.415    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.529 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.529    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.643 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.643    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.757 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    36.766    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.923 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.292    38.215    alum/temp_out0[23]
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.544 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.544    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.077 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.077    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.194 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.194    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.311 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.311    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.428 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.428    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.545 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.545    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.662 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.662    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.779 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.779    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.896 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    39.905    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.062 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.218    41.281    alum/temp_out0[22]
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.332    41.613 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.613    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.163 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.163    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.277 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.277    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.391 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.391    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.505 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.505    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.619 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.619    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.733 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.733    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.847 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.847    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.961 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.961    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.118 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.799    43.916    alum/temp_out0[21]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.329    44.245 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.245    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.795 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.795    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.909 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.909    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.023 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.023    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.137 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.137    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.251 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.251    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.365 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.009    45.374    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.488 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.488    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.602 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.602    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.759 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.890    46.649    alum/temp_out0[20]
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.329    46.978 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.978    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.528 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.528    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.642 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.642    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.756 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.756    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.870 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.870    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.984 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.009    47.993    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.107 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.107    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.221 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.221    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.335 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.335    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.492 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.106    49.598    alum/temp_out0[19]
    SLICE_X40Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.383 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.383    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.497 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.497    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.611 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    50.620    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.734 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.734    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.848 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.848    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.962 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.962    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.076 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.076    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.190 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.190    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.347 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.116    52.463    alum/temp_out0[18]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    52.792 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.792    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.325 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.325    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.442 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.442    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.559 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    53.568    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.685 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.685    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.802 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.802    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.919 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.919    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.036 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.036    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.153 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.153    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.310 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.131    55.441    alum/temp_out0[17]
    SLICE_X44Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    56.229 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.229    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.343 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.343    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.457 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.457    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.571 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.571    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.685 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.009    56.694    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.808 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.808    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.922 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.922    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.036 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.036    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.193 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.986    58.179    alum/temp_out0[16]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.329    58.508 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.508    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.058 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.058    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.172 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.172    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.286 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.286    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.400 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.400    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.514 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.009    59.523    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.637 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.637    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.751 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.751    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.865 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.865    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.022 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.411    61.433    alum/temp_out0[15]
    SLICE_X45Y11         LUT3 (Prop_lut3_I0_O)        0.329    61.762 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.762    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.312 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.312    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.426 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.426    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.540 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.540    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.654 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.654    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.768 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.768    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.882 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.882    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.996 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.996    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.110 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.110    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.267 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.076    64.344    alum/temp_out0[14]
    SLICE_X49Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.129 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.129    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.243 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.243    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.357 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.357    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.471 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.471    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.585 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.585    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.699 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.699    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.813 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.813    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.927 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.927    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.084 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.597    66.681    alum/temp_out0[13]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    67.010 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.010    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.543 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.543    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.660 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.660    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.777 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.777    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.894 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.894    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.011 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.011    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.128 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.128    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.245 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.009    68.254    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.371 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.371    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.528 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.041    69.568    alum/temp_out0[12]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.332    69.900 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    69.900    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.450 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.450    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.564 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.564    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.678 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.678    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.792 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.009    70.801    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.915 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.915    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.029 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.029    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.143 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.143    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.300 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.217    72.517    alum/temp_out0[11]
    SLICE_X28Y25         LUT3 (Prop_lut3_I0_O)        0.329    72.846 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.846    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.396 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.396    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.510 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.510    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.624 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.624    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.738 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.738    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.852 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.852    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.966 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.966    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.080 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.080    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.194 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.194    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.351 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.496    75.847    alum/temp_out0[10]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    76.176 r  alum/D_registers_q[7][9]_i_44/O
                         net (fo=1, routed)           0.000    76.176    alum/D_registers_q[7][9]_i_44_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    76.708 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.708    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.822 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.822    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.936 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.936    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.050 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.050    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.164 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.009    77.173    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.287 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.287    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.444 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.137    78.580    alum/temp_out0[9]
    SLICE_X46Y14         LUT3 (Prop_lut3_I0_O)        0.329    78.909 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.909    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.442 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.442    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.559 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.559    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.676 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.676    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.793 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.793    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.910 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.910    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.027 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.027    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.144 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.144    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.261 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.261    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.418 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.155    81.573    alum/temp_out0[8]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.332    81.905 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.905    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.455 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.455    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.569 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.569    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.683 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.683    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.797 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.797    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.911 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.911    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.025 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.025    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.139 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.139    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.253 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.253    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.410 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.186    84.596    alum/temp_out0[7]
    SLICE_X42Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    85.396 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.396    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.513 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.513    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.630 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.630    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.747 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.747    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.864 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.864    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.981 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.981    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.098 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.098    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.215 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.215    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.372 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.976    87.348    alum/temp_out0[6]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    87.680 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.680    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.230 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.230    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.344 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.344    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.458 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.458    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.572 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.572    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.686 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.686    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.800 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.800    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.914 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.914    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.028 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.028    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.185 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.735    89.920    alum/temp_out0[5]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    90.249 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.249    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.782 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.782    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.899 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.899    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.016 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.016    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.133 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.133    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.250 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.250    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.367 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.367    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.484 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.484    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.601 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.601    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.758 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.881    92.639    alum/temp_out0[4]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.332    92.971 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.971    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.521 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.521    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.635 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.635    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.749 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.749    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.863 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.863    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.977 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.977    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.091 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.091    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.205 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.205    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.319 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.319    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.476 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.047    95.524    alum/temp_out0[3]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    95.853 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.853    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.403 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.403    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.517 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.517    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.631 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.631    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.745 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.745    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.859 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.859    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.973 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.973    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.087 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.087    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.201 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.201    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.358 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.021    98.379    alum/temp_out0[2]
    SLICE_X34Y12         LUT3 (Prop_lut3_I0_O)        0.329    98.708 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.708    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.241 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.241    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.358 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.358    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.475 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.475    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.592 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.592    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.709 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.709    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.826 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.826    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.943 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.943    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.060 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.060    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.217 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.892   101.108    alum/temp_out0[1]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.332   101.440 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.440    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.990 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.990    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.104 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.104    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.218 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.218    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.332 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.332    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.446 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.446    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.560 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.560    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.674 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.674    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.788 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.788    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.945 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.715   103.660    sm/temp_out0[0]
    SLICE_X35Y13         LUT5 (Prop_lut5_I4_O)        0.329   103.989 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.760   104.748    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X39Y9          LUT4 (Prop_lut4_I1_O)        0.124   104.872 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.166   105.038    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.124   105.162 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.827   105.989    sm/D_states_q_reg[4]_0[0]
    SLICE_X40Y6          LUT2 (Prop_lut2_I1_O)        0.118   106.107 r  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.617   106.724    sm/D_states_q[4]_i_8_n_0
    SLICE_X39Y6          LUT6 (Prop_lut6_I1_O)        0.326   107.050 r  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.499   107.549    sm/D_states_q[1]_i_5_n_0
    SLICE_X39Y6          LUT6 (Prop_lut6_I3_O)        0.124   107.673 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.471   108.144    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X39Y6          FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.445   115.961    sm/clk
    SLICE_X39Y6          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X39Y6          FDRE (Setup_fdre_C_D)       -0.047   116.138    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.138    
                         arrival time                        -108.144    
  -------------------------------------------------------------------
                         slack                                  7.994    

Slack (MET) :             8.051ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.902ns  (logic 60.236ns (58.537%)  route 42.666ns (41.463%))
  Logic Levels:           322  (CARRY4=285 LUT2=2 LUT3=27 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.567     5.151    sm/clk
    SLICE_X44Y6          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         1.655     7.263    sm/D_states_q[5]
    SLICE_X55Y3          LUT3 (Prop_lut3_I1_O)        0.150     7.413 f  sm/ram_reg_i_178/O
                         net (fo=1, routed)           0.944     8.357    sm/ram_reg_i_178_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.683 r  sm/ram_reg_i_154/O
                         net (fo=1, routed)           0.461     9.144    sm/ram_reg_i_154_n_0
    SLICE_X53Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.268 r  sm/ram_reg_i_125/O
                         net (fo=64, routed)          1.307    10.575    L_reg/M_sm_ra1[0]
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.699 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.860    11.559    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X50Y17         LUT3 (Prop_lut3_I2_O)        0.124    11.683 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.582    12.265    sm/M_alum_a[31]
    SLICE_X49Y20         LUT2 (Prop_lut2_I1_O)        0.124    12.389 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.389    alum/S[0]
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.921 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    12.921    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.035    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.149    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.263    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.009    13.386    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.500 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.500    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.614 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.614    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.728 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.728    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.999 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.070    15.069    alum/temp_out0[31]
    SLICE_X48Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.898 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.898    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.012 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.012    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.126 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.126    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.240 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.240    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.354 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.354    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.468 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    16.477    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.591 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.591    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.705 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.705    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.862 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.237    18.099    alum/temp_out0[30]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.329    18.428 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.428    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.978 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.978    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.092 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.092    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.206 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.206    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.320 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.320    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.434 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.434    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.548 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.548    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.662 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.662    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.776 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.776    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.933 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.965    20.898    alum/temp_out0[29]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    21.227 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.227    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.777 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.777    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.891 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.891    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.005 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.005    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.119 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.119    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.233 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.233    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.347 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.009    22.356    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.470 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.470    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.584 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.584    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.741 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.003    23.744    alum/temp_out0[28]
    SLICE_X39Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    24.529 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.529    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.643 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.643    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.757 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.757    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.871 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.871    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.985 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.985    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.099 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    25.108    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.222 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.222    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.336 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.336    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.493 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.992    26.486    alum/temp_out0[27]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.329    26.815 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.815    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.365 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.365    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.479 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.479    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.593 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.593    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.707 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.707    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.821 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    27.830    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.944 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.944    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.058 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.058    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.172 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.172    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.329 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.012    29.341    alum/temp_out0[26]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.329    29.670 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.670    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.220 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.220    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.334 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.334    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.448 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.448    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.562 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.562    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.676 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.676    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.790 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.790    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.904 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.904    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.018 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    31.027    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.184 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.264    32.448    alum/temp_out0[25]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    32.777 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.777    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.310 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.310    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.427 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.427    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.544 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.544    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.661 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.661    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.778 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.778    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.895 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.895    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.012 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.012    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.129 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.129    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.286 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.792    35.077    alum/temp_out0[24]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332    35.409 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.409    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.959 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.959    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.073 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.073    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.187 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.187    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.301 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.301    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.415 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.415    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.529 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.529    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.643 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.643    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.757 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    36.766    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.923 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.292    38.215    alum/temp_out0[23]
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.544 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.544    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.077 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.077    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.194 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.194    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.311 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.311    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.428 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.428    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.545 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.545    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.662 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.662    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.779 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.779    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.896 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    39.905    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.062 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.218    41.281    alum/temp_out0[22]
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.332    41.613 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.613    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.163 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.163    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.277 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.277    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.391 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.391    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.505 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.505    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.619 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.619    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.733 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.733    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.847 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.847    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.961 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.961    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.118 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.799    43.916    alum/temp_out0[21]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.329    44.245 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.245    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.795 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.795    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.909 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.909    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.023 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.023    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.137 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.137    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.251 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.251    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.365 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.009    45.374    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.488 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.488    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.602 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.602    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.759 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.890    46.649    alum/temp_out0[20]
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.329    46.978 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.978    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.528 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.528    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.642 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.642    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.756 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.756    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.870 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.870    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.984 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.009    47.993    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.107 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.107    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.221 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.221    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.335 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.335    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.492 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.106    49.598    alum/temp_out0[19]
    SLICE_X40Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.383 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.383    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.497 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.497    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.611 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    50.620    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.734 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.734    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.848 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.848    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.962 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.962    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.076 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.076    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.190 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.190    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.347 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.116    52.463    alum/temp_out0[18]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    52.792 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.792    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.325 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.325    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.442 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.442    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.559 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    53.568    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.685 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.685    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.802 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.802    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.919 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.919    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.036 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.036    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.153 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.153    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.310 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.131    55.441    alum/temp_out0[17]
    SLICE_X44Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    56.229 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.229    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.343 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.343    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.457 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.457    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.571 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.571    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.685 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.009    56.694    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.808 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.808    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.922 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.922    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.036 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.036    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.193 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.986    58.179    alum/temp_out0[16]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.329    58.508 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.508    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.058 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.058    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.172 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.172    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.286 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.286    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.400 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.400    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.514 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.009    59.523    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.637 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.637    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.751 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.751    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.865 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.865    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.022 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.411    61.433    alum/temp_out0[15]
    SLICE_X45Y11         LUT3 (Prop_lut3_I0_O)        0.329    61.762 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.762    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.312 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.312    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.426 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.426    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.540 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.540    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.654 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.654    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.768 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.768    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.882 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.882    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.996 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.996    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.110 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.110    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.267 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.076    64.344    alum/temp_out0[14]
    SLICE_X49Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.129 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.129    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.243 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.243    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.357 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.357    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.471 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.471    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.585 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.585    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.699 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.699    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.813 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.813    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.927 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.927    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.084 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.597    66.681    alum/temp_out0[13]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    67.010 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.010    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.543 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.543    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.660 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.660    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.777 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.777    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.894 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.894    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.011 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.011    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.128 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.128    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.245 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.009    68.254    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.371 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.371    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.528 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.041    69.568    alum/temp_out0[12]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.332    69.900 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    69.900    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.450 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.450    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.564 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.564    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.678 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.678    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.792 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.009    70.801    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.915 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.915    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.029 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.029    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.143 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.143    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.300 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.217    72.517    alum/temp_out0[11]
    SLICE_X28Y25         LUT3 (Prop_lut3_I0_O)        0.329    72.846 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.846    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.396 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.396    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.510 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.510    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.624 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.624    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.738 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.738    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.852 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.852    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.966 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.966    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.080 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.080    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.194 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.194    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.351 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.496    75.847    alum/temp_out0[10]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    76.176 r  alum/D_registers_q[7][9]_i_44/O
                         net (fo=1, routed)           0.000    76.176    alum/D_registers_q[7][9]_i_44_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    76.708 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.708    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.822 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.822    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.936 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.936    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.050 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.050    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.164 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.009    77.173    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.287 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.287    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.444 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.137    78.580    alum/temp_out0[9]
    SLICE_X46Y14         LUT3 (Prop_lut3_I0_O)        0.329    78.909 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.909    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.442 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.442    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.559 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.559    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.676 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.676    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.793 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.793    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.910 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.910    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.027 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.027    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.144 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.144    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.261 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.261    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.418 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.155    81.573    alum/temp_out0[8]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.332    81.905 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.905    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.455 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.455    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.569 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.569    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.683 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.683    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.797 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.797    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.911 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.911    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.025 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.025    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.139 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.139    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.253 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.253    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.410 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.186    84.596    alum/temp_out0[7]
    SLICE_X42Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    85.396 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.396    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.513 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.513    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.630 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.630    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.747 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.747    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.864 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.864    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.981 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.981    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.098 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.098    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.215 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.215    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.372 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.976    87.348    alum/temp_out0[6]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    87.680 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.680    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.230 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.230    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.344 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.344    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.458 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.458    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.572 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.572    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.686 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.686    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.800 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.800    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.914 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.914    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.028 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.028    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.185 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.735    89.920    alum/temp_out0[5]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    90.249 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.249    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.782 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.782    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.899 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.899    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.016 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.016    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.133 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.133    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.250 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.250    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.367 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.367    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.484 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.484    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.601 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.601    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.758 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.881    92.639    alum/temp_out0[4]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.332    92.971 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.971    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.521 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.521    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.635 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.635    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.749 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.749    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.863 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.863    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.977 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.977    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.091 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.091    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.205 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.205    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.319 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.319    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.476 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.047    95.524    alum/temp_out0[3]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    95.853 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.853    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.403 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.403    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.517 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.517    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.631 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.631    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.745 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.745    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.859 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.859    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.973 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.973    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.087 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.087    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.201 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.201    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.358 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.021    98.379    alum/temp_out0[2]
    SLICE_X34Y12         LUT3 (Prop_lut3_I0_O)        0.329    98.708 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.708    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.241 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.241    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.358 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.358    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.475 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.475    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.592 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.592    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.709 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.709    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.826 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.826    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.943 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.943    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.060 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.060    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.217 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.892   101.108    alum/temp_out0[1]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.332   101.440 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.440    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.990 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.990    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.104 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.104    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.218 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.218    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.332 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.332    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.446 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.446    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.560 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.560    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.674 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.674    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.788 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.788    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.945 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.715   103.660    sm/temp_out0[0]
    SLICE_X35Y13         LUT5 (Prop_lut5_I4_O)        0.329   103.989 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.760   104.748    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X39Y9          LUT4 (Prop_lut4_I1_O)        0.124   104.872 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.166   105.038    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.124   105.162 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.827   105.989    sm/D_states_q_reg[4]_0[0]
    SLICE_X40Y6          LUT2 (Prop_lut2_I1_O)        0.118   106.107 r  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.617   106.724    sm/D_states_q[4]_i_8_n_0
    SLICE_X39Y6          LUT6 (Prop_lut6_I1_O)        0.326   107.050 r  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.500   107.550    sm/D_states_q[1]_i_5_n_0
    SLICE_X39Y6          LUT6 (Prop_lut6_I3_O)        0.124   107.674 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.379   108.053    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X39Y6          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.445   115.961    sm/clk
    SLICE_X39Y6          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X39Y6          FDRE (Setup_fdre_C_D)       -0.081   116.104    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.104    
                         arrival time                        -108.054    
  -------------------------------------------------------------------
                         slack                                  8.051    

Slack (MET) :             8.163ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.633ns  (logic 59.942ns (58.404%)  route 42.691ns (41.596%))
  Logic Levels:           321  (CARRY4=285 LUT2=1 LUT3=27 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.567     5.151    sm/clk
    SLICE_X44Y6          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         1.655     7.263    sm/D_states_q[5]
    SLICE_X55Y3          LUT3 (Prop_lut3_I1_O)        0.150     7.413 f  sm/ram_reg_i_178/O
                         net (fo=1, routed)           0.944     8.357    sm/ram_reg_i_178_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.683 r  sm/ram_reg_i_154/O
                         net (fo=1, routed)           0.461     9.144    sm/ram_reg_i_154_n_0
    SLICE_X53Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.268 r  sm/ram_reg_i_125/O
                         net (fo=64, routed)          1.307    10.575    L_reg/M_sm_ra1[0]
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.699 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.860    11.559    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X50Y17         LUT3 (Prop_lut3_I2_O)        0.124    11.683 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.582    12.265    sm/M_alum_a[31]
    SLICE_X49Y20         LUT2 (Prop_lut2_I1_O)        0.124    12.389 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.389    alum/S[0]
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.921 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    12.921    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.035    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.149    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.263    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.009    13.386    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.500 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.500    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.614 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.614    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.728 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.728    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.999 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.070    15.069    alum/temp_out0[31]
    SLICE_X48Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.898 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.898    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.012 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.012    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.126 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.126    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.240 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.240    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.354 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.354    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.468 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    16.477    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.591 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.591    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.705 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.705    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.862 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.237    18.099    alum/temp_out0[30]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.329    18.428 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.428    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.978 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.978    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.092 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.092    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.206 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.206    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.320 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.320    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.434 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.434    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.548 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.548    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.662 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.662    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.776 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.776    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.933 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.965    20.898    alum/temp_out0[29]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    21.227 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.227    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.777 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.777    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.891 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.891    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.005 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.005    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.119 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.119    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.233 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.233    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.347 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.009    22.356    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.470 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.470    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.584 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.584    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.741 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.003    23.744    alum/temp_out0[28]
    SLICE_X39Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    24.529 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.529    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.643 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.643    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.757 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.757    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.871 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.871    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.985 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.985    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.099 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    25.108    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.222 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.222    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.336 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.336    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.493 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.992    26.486    alum/temp_out0[27]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.329    26.815 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.815    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.365 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.365    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.479 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.479    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.593 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.593    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.707 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.707    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.821 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    27.830    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.944 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.944    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.058 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.058    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.172 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.172    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.329 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.012    29.341    alum/temp_out0[26]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.329    29.670 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.670    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.220 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.220    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.334 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.334    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.448 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.448    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.562 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.562    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.676 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.676    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.790 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.790    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.904 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.904    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.018 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    31.027    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.184 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.264    32.448    alum/temp_out0[25]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    32.777 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.777    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.310 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.310    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.427 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.427    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.544 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.544    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.661 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.661    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.778 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.778    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.895 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.895    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.012 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.012    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.129 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.129    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.286 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.792    35.077    alum/temp_out0[24]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332    35.409 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.409    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.959 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.959    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.073 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.073    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.187 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.187    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.301 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.301    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.415 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.415    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.529 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.529    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.643 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.643    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.757 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    36.766    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.923 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.292    38.215    alum/temp_out0[23]
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.544 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.544    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.077 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.077    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.194 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.194    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.311 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.311    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.428 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.428    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.545 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.545    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.662 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.662    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.779 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.779    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.896 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    39.905    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.062 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.218    41.281    alum/temp_out0[22]
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.332    41.613 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.613    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.163 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.163    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.277 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.277    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.391 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.391    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.505 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.505    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.619 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.619    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.733 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.733    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.847 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.847    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.961 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.961    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.118 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.799    43.916    alum/temp_out0[21]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.329    44.245 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.245    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.795 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.795    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.909 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.909    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.023 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.023    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.137 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.137    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.251 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.251    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.365 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.009    45.374    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.488 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.488    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.602 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.602    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.759 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.890    46.649    alum/temp_out0[20]
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.329    46.978 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.978    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.528 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.528    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.642 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.642    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.756 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.756    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.870 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.870    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.984 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.009    47.993    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.107 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.107    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.221 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.221    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.335 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.335    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.492 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.106    49.598    alum/temp_out0[19]
    SLICE_X40Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.383 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.383    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.497 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.497    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.611 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    50.620    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.734 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.734    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.848 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.848    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.962 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.962    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.076 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.076    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.190 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.190    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.347 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.116    52.463    alum/temp_out0[18]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    52.792 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.792    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.325 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.325    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.442 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.442    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.559 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    53.568    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.685 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.685    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.802 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.802    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.919 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.919    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.036 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.036    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.153 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.153    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.310 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.131    55.441    alum/temp_out0[17]
    SLICE_X44Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    56.229 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.229    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.343 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.343    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.457 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.457    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.571 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.571    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.685 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.009    56.694    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.808 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.808    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.922 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.922    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.036 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.036    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.193 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.986    58.179    alum/temp_out0[16]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.329    58.508 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.508    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.058 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.058    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.172 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.172    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.286 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.286    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.400 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.400    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.514 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.009    59.523    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.637 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.637    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.751 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.751    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.865 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.865    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.022 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.411    61.433    alum/temp_out0[15]
    SLICE_X45Y11         LUT3 (Prop_lut3_I0_O)        0.329    61.762 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.762    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.312 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.312    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.426 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.426    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.540 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.540    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.654 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.654    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.768 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.768    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.882 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.882    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.996 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.996    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.110 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.110    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.267 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.076    64.344    alum/temp_out0[14]
    SLICE_X49Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.129 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.129    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.243 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.243    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.357 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.357    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.471 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.471    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.585 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.585    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.699 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.699    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.813 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.813    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.927 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.927    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.084 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.597    66.681    alum/temp_out0[13]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    67.010 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.010    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.543 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.543    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.660 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.660    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.777 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.777    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.894 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.894    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.011 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.011    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.128 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.128    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.245 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.009    68.254    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.371 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.371    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.528 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.041    69.568    alum/temp_out0[12]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.332    69.900 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    69.900    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.450 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.450    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.564 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.564    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.678 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.678    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.792 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.009    70.801    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.915 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.915    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.029 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.029    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.143 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.143    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.300 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.217    72.517    alum/temp_out0[11]
    SLICE_X28Y25         LUT3 (Prop_lut3_I0_O)        0.329    72.846 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.846    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.396 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.396    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.510 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.510    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.624 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.624    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.738 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.738    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.852 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.852    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.966 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.966    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.080 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.080    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.194 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.194    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.351 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.496    75.847    alum/temp_out0[10]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    76.176 r  alum/D_registers_q[7][9]_i_44/O
                         net (fo=1, routed)           0.000    76.176    alum/D_registers_q[7][9]_i_44_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    76.708 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.708    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.822 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.822    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.936 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.936    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.050 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.050    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.164 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.009    77.173    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.287 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.287    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.444 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.137    78.580    alum/temp_out0[9]
    SLICE_X46Y14         LUT3 (Prop_lut3_I0_O)        0.329    78.909 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.909    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.442 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.442    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.559 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.559    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.676 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.676    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.793 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.793    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.910 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.910    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.027 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.027    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.144 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.144    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.261 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.261    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.418 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.155    81.573    alum/temp_out0[8]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.332    81.905 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.905    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.455 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.455    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.569 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.569    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.683 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.683    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.797 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.797    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.911 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.911    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.025 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.025    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.139 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.139    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.253 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.253    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.410 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.186    84.596    alum/temp_out0[7]
    SLICE_X42Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    85.396 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.396    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.513 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.513    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.630 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.630    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.747 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.747    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.864 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.864    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.981 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.981    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.098 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.098    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.215 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.215    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.372 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.976    87.348    alum/temp_out0[6]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    87.680 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.680    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.230 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.230    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.344 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.344    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.458 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.458    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.572 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.572    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.686 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.686    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.800 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.800    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.914 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.914    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.028 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.028    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.185 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.735    89.920    alum/temp_out0[5]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    90.249 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.249    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.782 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.782    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.899 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.899    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.016 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.016    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.133 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.133    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.250 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.250    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.367 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.367    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.484 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.484    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.601 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.601    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.758 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.881    92.639    alum/temp_out0[4]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.332    92.971 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.971    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.521 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.521    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.635 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.635    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.749 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.749    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.863 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.863    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.977 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.977    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.091 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.091    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.205 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.205    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.319 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.319    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.476 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.047    95.524    alum/temp_out0[3]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    95.853 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.853    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.403 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.403    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.517 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.517    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.631 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.631    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.745 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.745    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.859 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.859    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.973 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.973    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.087 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.087    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.201 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.201    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.358 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.021    98.379    alum/temp_out0[2]
    SLICE_X34Y12         LUT3 (Prop_lut3_I0_O)        0.329    98.708 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.708    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.241 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.241    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.358 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.358    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.475 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.475    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.592 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.592    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.709 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.709    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.826 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.826    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.943 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.943    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.060 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.060    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.217 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.892   101.108    alum/temp_out0[1]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.332   101.440 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.440    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.990 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.990    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.104 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.104    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.218 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.218    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.332 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.332    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.446 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.446    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.560 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.560    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.674 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.674    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.788 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.788    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.945 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.715   103.660    sm/temp_out0[0]
    SLICE_X35Y13         LUT5 (Prop_lut5_I4_O)        0.329   103.989 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.760   104.748    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X39Y9          LUT4 (Prop_lut4_I1_O)        0.124   104.872 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.166   105.038    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.124   105.162 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.168   106.331    sm/D_states_q_reg[4]_0[0]
    SLICE_X49Y6          LUT5 (Prop_lut5_I4_O)        0.124   106.455 f  sm/D_states_q[7]_i_11/O
                         net (fo=3, routed)           0.704   107.159    sm/D_states_q[7]_i_11_n_0
    SLICE_X46Y6          LUT4 (Prop_lut4_I1_O)        0.150   107.309 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.475   107.784    sm/D_states_d__0[6]
    SLICE_X46Y6          FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.448   115.964    sm/clk
    SLICE_X46Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.273   116.237    
                         clock uncertainty           -0.035   116.202    
    SLICE_X46Y6          FDRE (Setup_fdre_C_D)       -0.255   115.947    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        115.947    
                         arrival time                        -107.784    
  -------------------------------------------------------------------
                         slack                                  8.163    

Slack (MET) :             8.250ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.718ns  (logic 60.239ns (58.645%)  route 42.479ns (41.355%))
  Logic Levels:           322  (CARRY4=285 LUT2=1 LUT3=28 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.567     5.151    sm/clk
    SLICE_X44Y6          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         1.655     7.263    sm/D_states_q[5]
    SLICE_X55Y3          LUT3 (Prop_lut3_I1_O)        0.150     7.413 f  sm/ram_reg_i_178/O
                         net (fo=1, routed)           0.944     8.357    sm/ram_reg_i_178_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.683 r  sm/ram_reg_i_154/O
                         net (fo=1, routed)           0.461     9.144    sm/ram_reg_i_154_n_0
    SLICE_X53Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.268 r  sm/ram_reg_i_125/O
                         net (fo=64, routed)          1.307    10.575    L_reg/M_sm_ra1[0]
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.699 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.860    11.559    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X50Y17         LUT3 (Prop_lut3_I2_O)        0.124    11.683 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.582    12.265    sm/M_alum_a[31]
    SLICE_X49Y20         LUT2 (Prop_lut2_I1_O)        0.124    12.389 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.389    alum/S[0]
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.921 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    12.921    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.035    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.149    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.263    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.009    13.386    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.500 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.500    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.614 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.614    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.728 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.728    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.999 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.070    15.069    alum/temp_out0[31]
    SLICE_X48Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.898 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.898    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.012 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.012    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.126 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.126    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.240 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.240    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.354 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.354    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.468 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    16.477    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.591 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.591    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.705 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.705    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.862 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.237    18.099    alum/temp_out0[30]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.329    18.428 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.428    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.978 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.978    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.092 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.092    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.206 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.206    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.320 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.320    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.434 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.434    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.548 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.548    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.662 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.662    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.776 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.776    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.933 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.965    20.898    alum/temp_out0[29]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    21.227 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.227    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.777 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.777    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.891 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.891    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.005 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.005    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.119 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.119    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.233 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.233    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.347 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.009    22.356    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.470 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.470    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.584 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.584    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.741 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.003    23.744    alum/temp_out0[28]
    SLICE_X39Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    24.529 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.529    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.643 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.643    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.757 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.757    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.871 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.871    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.985 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.985    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.099 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    25.108    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.222 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.222    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.336 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.336    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.493 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.992    26.486    alum/temp_out0[27]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.329    26.815 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.815    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.365 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.365    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.479 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.479    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.593 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.593    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.707 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.707    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.821 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    27.830    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.944 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.944    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.058 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.058    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.172 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.172    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.329 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.012    29.341    alum/temp_out0[26]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.329    29.670 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.670    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.220 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.220    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.334 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.334    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.448 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.448    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.562 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.562    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.676 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.676    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.790 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.790    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.904 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.904    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.018 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    31.027    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.184 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.264    32.448    alum/temp_out0[25]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    32.777 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.777    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.310 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.310    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.427 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.427    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.544 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.544    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.661 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.661    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.778 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.778    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.895 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.895    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.012 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.012    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.129 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.129    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.286 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.792    35.077    alum/temp_out0[24]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332    35.409 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.409    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.959 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.959    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.073 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.073    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.187 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.187    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.301 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.301    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.415 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.415    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.529 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.529    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.643 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.643    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.757 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    36.766    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.923 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.292    38.215    alum/temp_out0[23]
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.544 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.544    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.077 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.077    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.194 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.194    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.311 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.311    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.428 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.428    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.545 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.545    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.662 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.662    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.779 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.779    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.896 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    39.905    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.062 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.218    41.281    alum/temp_out0[22]
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.332    41.613 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.613    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.163 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.163    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.277 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.277    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.391 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.391    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.505 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.505    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.619 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.619    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.733 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.733    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.847 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.847    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.961 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.961    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.118 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.799    43.916    alum/temp_out0[21]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.329    44.245 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.245    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.795 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.795    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.909 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.909    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.023 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.023    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.137 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.137    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.251 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.251    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.365 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.009    45.374    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.488 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.488    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.602 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.602    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.759 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.890    46.649    alum/temp_out0[20]
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.329    46.978 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.978    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.528 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.528    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.642 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.642    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.756 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.756    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.870 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.870    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.984 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.009    47.993    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.107 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.107    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.221 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.221    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.335 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.335    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.492 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.106    49.598    alum/temp_out0[19]
    SLICE_X40Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.383 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.383    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.497 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.497    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.611 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    50.620    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.734 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.734    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.848 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.848    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.962 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.962    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.076 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.076    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.190 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.190    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.347 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.116    52.463    alum/temp_out0[18]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    52.792 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.792    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.325 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.325    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.442 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.442    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.559 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    53.568    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.685 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.685    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.802 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.802    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.919 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.919    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.036 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.036    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.153 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.153    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.310 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.131    55.441    alum/temp_out0[17]
    SLICE_X44Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    56.229 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.229    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.343 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.343    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.457 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.457    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.571 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.571    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.685 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.009    56.694    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.808 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.808    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.922 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.922    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.036 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.036    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.193 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.986    58.179    alum/temp_out0[16]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.329    58.508 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.508    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.058 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.058    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.172 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.172    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.286 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.286    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.400 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.400    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.514 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.009    59.523    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.637 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.637    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.751 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.751    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.865 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.865    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.022 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.411    61.433    alum/temp_out0[15]
    SLICE_X45Y11         LUT3 (Prop_lut3_I0_O)        0.329    61.762 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.762    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.312 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.312    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.426 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.426    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.540 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.540    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.654 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.654    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.768 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.768    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.882 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.882    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.996 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.996    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.110 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.110    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.267 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.076    64.344    alum/temp_out0[14]
    SLICE_X49Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.129 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.129    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.243 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.243    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.357 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.357    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.471 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.471    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.585 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.585    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.699 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.699    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.813 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.813    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.927 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.927    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.084 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.597    66.681    alum/temp_out0[13]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    67.010 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.010    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.543 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.543    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.660 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.660    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.777 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.777    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.894 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.894    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.011 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.011    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.128 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.128    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.245 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.009    68.254    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.371 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.371    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.528 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.041    69.568    alum/temp_out0[12]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.332    69.900 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    69.900    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.450 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.450    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.564 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.564    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.678 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.678    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.792 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.009    70.801    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.915 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.915    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.029 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.029    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.143 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.143    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.300 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.217    72.517    alum/temp_out0[11]
    SLICE_X28Y25         LUT3 (Prop_lut3_I0_O)        0.329    72.846 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.846    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.396 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.396    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.510 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.510    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.624 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.624    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.738 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.738    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.852 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.852    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.966 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.966    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.080 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.080    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.194 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.194    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.351 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.496    75.847    alum/temp_out0[10]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    76.176 r  alum/D_registers_q[7][9]_i_44/O
                         net (fo=1, routed)           0.000    76.176    alum/D_registers_q[7][9]_i_44_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    76.708 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.708    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.822 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.822    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.936 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.936    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.050 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.050    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.164 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.009    77.173    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.287 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.287    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.444 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.137    78.580    alum/temp_out0[9]
    SLICE_X46Y14         LUT3 (Prop_lut3_I0_O)        0.329    78.909 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.909    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.442 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.442    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.559 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.559    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.676 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.676    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.793 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.793    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.910 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.910    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.027 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.027    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.144 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.144    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.261 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.261    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.418 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.155    81.573    alum/temp_out0[8]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.332    81.905 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.905    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.455 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.455    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.569 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.569    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.683 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.683    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.797 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.797    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.911 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.911    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.025 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.025    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.139 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.139    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.253 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.253    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.410 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.186    84.596    alum/temp_out0[7]
    SLICE_X42Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    85.396 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.396    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.513 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.513    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.630 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.630    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.747 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.747    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.864 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.864    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.981 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.981    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.098 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.098    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.215 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.215    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.372 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.976    87.348    alum/temp_out0[6]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    87.680 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.680    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.230 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.230    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.344 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.344    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.458 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.458    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.572 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.572    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.686 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.686    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.800 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.800    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.914 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.914    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.028 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.028    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.185 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.735    89.920    alum/temp_out0[5]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    90.249 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.249    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.782 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.782    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.899 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.899    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.016 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.016    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.133 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.133    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.250 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.250    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.367 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.367    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.484 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.484    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.601 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.601    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.758 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.881    92.639    alum/temp_out0[4]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.332    92.971 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.971    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.521 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.521    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.635 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.635    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.749 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.749    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.863 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.863    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.977 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.977    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.091 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.091    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.205 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.205    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.319 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.319    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.476 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.047    95.524    alum/temp_out0[3]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    95.853 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.853    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.403 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.403    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.517 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.517    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.631 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.631    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.745 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.745    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.859 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.859    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.973 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.973    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.087 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.087    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.201 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.201    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.358 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.021    98.379    alum/temp_out0[2]
    SLICE_X34Y12         LUT3 (Prop_lut3_I0_O)        0.329    98.708 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.708    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.241 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.241    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.358 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.358    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.475 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.475    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.592 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.592    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.709 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.709    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.826 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.826    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.943 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.943    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.060 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.060    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.217 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.892   101.108    alum/temp_out0[1]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.332   101.440 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.440    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.990 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.990    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.104 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.104    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.218 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.218    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.332 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.332    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.446 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.446    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.560 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.560    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.674 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.674    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.788 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.788    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.945 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.715   103.660    sm/temp_out0[0]
    SLICE_X35Y13         LUT5 (Prop_lut5_I4_O)        0.329   103.989 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.760   104.748    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X39Y9          LUT4 (Prop_lut4_I1_O)        0.124   104.872 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.166   105.038    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.124   105.162 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.655   105.817    sm/D_states_q_reg[4]_0[0]
    SLICE_X41Y7          LUT3 (Prop_lut3_I1_O)        0.120   105.937 f  sm/D_states_q[3]_i_10/O
                         net (fo=1, routed)           0.428   106.365    sm/D_states_q[3]_i_10_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I4_O)        0.327   106.692 f  sm/D_states_q[3]_i_2/O
                         net (fo=1, routed)           0.590   107.282    sm/D_states_q[3]_i_2_n_0
    SLICE_X42Y6          LUT6 (Prop_lut6_I0_O)        0.124   107.406 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.463   107.869    sm/D_states_d__0[3]
    SLICE_X41Y7          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.446   115.962    sm/clk
    SLICE_X41Y7          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X41Y7          FDSE (Setup_fdse_C_D)       -0.067   116.119    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.119    
                         arrival time                        -107.869    
  -------------------------------------------------------------------
                         slack                                  8.250    

Slack (MET) :             8.481ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.633ns  (logic 60.236ns (58.691%)  route 42.397ns (41.309%))
  Logic Levels:           322  (CARRY4=285 LUT2=2 LUT3=27 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.567     5.151    sm/clk
    SLICE_X44Y6          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         1.655     7.263    sm/D_states_q[5]
    SLICE_X55Y3          LUT3 (Prop_lut3_I1_O)        0.150     7.413 f  sm/ram_reg_i_178/O
                         net (fo=1, routed)           0.944     8.357    sm/ram_reg_i_178_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.683 r  sm/ram_reg_i_154/O
                         net (fo=1, routed)           0.461     9.144    sm/ram_reg_i_154_n_0
    SLICE_X53Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.268 r  sm/ram_reg_i_125/O
                         net (fo=64, routed)          1.307    10.575    L_reg/M_sm_ra1[0]
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.699 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.860    11.559    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X50Y17         LUT3 (Prop_lut3_I2_O)        0.124    11.683 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.582    12.265    sm/M_alum_a[31]
    SLICE_X49Y20         LUT2 (Prop_lut2_I1_O)        0.124    12.389 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.389    alum/S[0]
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.921 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    12.921    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.035    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.149    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.263    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.009    13.386    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.500 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.500    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.614 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.614    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.728 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.728    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.999 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.070    15.069    alum/temp_out0[31]
    SLICE_X48Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.898 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.898    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.012 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.012    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.126 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.126    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.240 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.240    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.354 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.354    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.468 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    16.477    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.591 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.591    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.705 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.705    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.862 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.237    18.099    alum/temp_out0[30]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.329    18.428 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.428    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.978 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.978    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.092 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.092    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.206 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.206    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.320 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.320    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.434 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.434    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.548 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.548    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.662 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.662    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.776 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.776    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.933 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.965    20.898    alum/temp_out0[29]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    21.227 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.227    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.777 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.777    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.891 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.891    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.005 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.005    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.119 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.119    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.233 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.233    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.347 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.009    22.356    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.470 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.470    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.584 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.584    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.741 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.003    23.744    alum/temp_out0[28]
    SLICE_X39Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    24.529 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.529    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.643 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.643    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.757 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.757    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.871 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.871    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.985 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.985    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.099 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    25.108    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.222 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.222    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.336 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.336    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.493 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.992    26.486    alum/temp_out0[27]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.329    26.815 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.815    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.365 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.365    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.479 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.479    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.593 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.593    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.707 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.707    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.821 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    27.830    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.944 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.944    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.058 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.058    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.172 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.172    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.329 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.012    29.341    alum/temp_out0[26]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.329    29.670 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.670    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.220 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.220    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.334 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.334    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.448 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.448    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.562 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.562    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.676 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.676    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.790 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.790    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.904 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.904    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.018 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    31.027    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.184 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.264    32.448    alum/temp_out0[25]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    32.777 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.777    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.310 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.310    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.427 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.427    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.544 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.544    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.661 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.661    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.778 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.778    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.895 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.895    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.012 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.012    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.129 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.129    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.286 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.792    35.077    alum/temp_out0[24]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332    35.409 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.409    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.959 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.959    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.073 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.073    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.187 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.187    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.301 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.301    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.415 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.415    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.529 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.529    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.643 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.643    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.757 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    36.766    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.923 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.292    38.215    alum/temp_out0[23]
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.544 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.544    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.077 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.077    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.194 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.194    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.311 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.311    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.428 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.428    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.545 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.545    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.662 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.662    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.779 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.779    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.896 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    39.905    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.062 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.218    41.281    alum/temp_out0[22]
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.332    41.613 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.613    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.163 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.163    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.277 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.277    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.391 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.391    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.505 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.505    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.619 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.619    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.733 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.733    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.847 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.847    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.961 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.961    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.118 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.799    43.916    alum/temp_out0[21]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.329    44.245 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.245    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.795 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.795    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.909 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.909    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.023 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.023    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.137 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.137    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.251 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.251    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.365 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.009    45.374    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.488 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.488    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.602 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.602    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.759 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.890    46.649    alum/temp_out0[20]
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.329    46.978 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.978    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.528 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.528    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.642 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.642    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.756 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.756    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.870 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.870    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.984 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.009    47.993    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.107 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.107    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.221 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.221    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.335 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.335    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.492 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.106    49.598    alum/temp_out0[19]
    SLICE_X40Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.383 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.383    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.497 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.497    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.611 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    50.620    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.734 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.734    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.848 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.848    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.962 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.962    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.076 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.076    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.190 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.190    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.347 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.116    52.463    alum/temp_out0[18]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    52.792 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.792    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.325 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.325    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.442 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.442    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.559 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    53.568    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.685 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.685    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.802 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.802    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.919 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.919    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.036 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.036    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.153 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.153    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.310 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.131    55.441    alum/temp_out0[17]
    SLICE_X44Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    56.229 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.229    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.343 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.343    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.457 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.457    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.571 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.571    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.685 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.009    56.694    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.808 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.808    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.922 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.922    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.036 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.036    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.193 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.986    58.179    alum/temp_out0[16]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.329    58.508 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.508    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.058 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.058    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.172 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.172    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.286 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.286    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.400 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.400    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.514 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.009    59.523    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.637 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.637    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.751 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.751    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.865 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.865    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.022 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.411    61.433    alum/temp_out0[15]
    SLICE_X45Y11         LUT3 (Prop_lut3_I0_O)        0.329    61.762 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.762    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.312 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.312    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.426 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.426    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.540 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.540    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.654 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.654    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.768 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.768    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.882 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.882    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.996 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.996    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.110 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.110    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.267 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.076    64.344    alum/temp_out0[14]
    SLICE_X49Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.129 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.129    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.243 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.243    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.357 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.357    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.471 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.471    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.585 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.585    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.699 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.699    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.813 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.813    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.927 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.927    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.084 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.597    66.681    alum/temp_out0[13]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    67.010 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.010    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.543 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.543    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.660 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.660    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.777 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.777    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.894 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.894    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.011 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.011    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.128 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.128    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.245 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.009    68.254    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.371 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.371    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.528 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.041    69.568    alum/temp_out0[12]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.332    69.900 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    69.900    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.450 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.450    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.564 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.564    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.678 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.678    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.792 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.009    70.801    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.915 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.915    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.029 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.029    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.143 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.143    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.300 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.217    72.517    alum/temp_out0[11]
    SLICE_X28Y25         LUT3 (Prop_lut3_I0_O)        0.329    72.846 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.846    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.396 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.396    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.510 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.510    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.624 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.624    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.738 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.738    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.852 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.852    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.966 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.966    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.080 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.080    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.194 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.194    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.351 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.496    75.847    alum/temp_out0[10]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    76.176 r  alum/D_registers_q[7][9]_i_44/O
                         net (fo=1, routed)           0.000    76.176    alum/D_registers_q[7][9]_i_44_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    76.708 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.708    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.822 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.822    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.936 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.936    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.050 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.050    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.164 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.009    77.173    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.287 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.287    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.444 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.137    78.580    alum/temp_out0[9]
    SLICE_X46Y14         LUT3 (Prop_lut3_I0_O)        0.329    78.909 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.909    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.442 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.442    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.559 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.559    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.676 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.676    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.793 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.793    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.910 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.910    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.027 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.027    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.144 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.144    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.261 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.261    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.418 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.155    81.573    alum/temp_out0[8]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.332    81.905 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.905    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.455 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.455    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.569 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.569    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.683 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.683    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.797 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.797    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.911 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.911    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.025 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.025    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.139 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.139    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.253 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.253    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.410 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.186    84.596    alum/temp_out0[7]
    SLICE_X42Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    85.396 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.396    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.513 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.513    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.630 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.630    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.747 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.747    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.864 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.864    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.981 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.981    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.098 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.098    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.215 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.215    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.372 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.976    87.348    alum/temp_out0[6]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    87.680 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.680    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.230 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.230    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.344 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.344    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.458 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.458    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.572 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.572    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.686 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.686    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.800 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.800    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.914 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.914    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.028 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.028    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.185 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.735    89.920    alum/temp_out0[5]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    90.249 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.249    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.782 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.782    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.899 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.899    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.016 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.016    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.133 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.133    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.250 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.250    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.367 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.367    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.484 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.484    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.601 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.601    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.758 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.881    92.639    alum/temp_out0[4]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.332    92.971 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.971    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.521 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.521    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.635 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.635    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.749 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.749    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.863 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.863    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.977 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.977    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.091 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.091    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.205 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.205    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.319 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.319    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.476 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.047    95.524    alum/temp_out0[3]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    95.853 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.853    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.403 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.403    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.517 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.517    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.631 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.631    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.745 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.745    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.859 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.859    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.973 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.973    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.087 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.087    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.201 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.201    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.358 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.021    98.379    alum/temp_out0[2]
    SLICE_X34Y12         LUT3 (Prop_lut3_I0_O)        0.329    98.708 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.708    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.241 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.241    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.358 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.358    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.475 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.475    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.592 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.592    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.709 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.709    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.826 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.826    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.943 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.943    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.060 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.060    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.217 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.892   101.108    alum/temp_out0[1]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.332   101.440 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.440    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.990 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.990    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.104 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.104    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.218 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.218    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.332 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.332    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.446 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.446    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.560 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.560    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.674 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.674    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.788 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.788    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.945 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.715   103.660    sm/temp_out0[0]
    SLICE_X35Y13         LUT5 (Prop_lut5_I4_O)        0.329   103.989 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.760   104.748    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X39Y9          LUT4 (Prop_lut4_I1_O)        0.124   104.872 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.166   105.038    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.124   105.162 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.827   105.989    sm/D_states_q_reg[4]_0[0]
    SLICE_X40Y6          LUT2 (Prop_lut2_I1_O)        0.118   106.107 f  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.596   106.703    sm/D_states_q[4]_i_8_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I2_O)        0.326   107.029 r  sm/D_states_q[2]_i_4/O
                         net (fo=4, routed)           0.631   107.660    sm/D_states_q[2]_i_4_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I3_O)        0.124   107.784 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   107.784    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X38Y8          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.444   115.960    sm/clk
    SLICE_X38Y8          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.259   116.219    
                         clock uncertainty           -0.035   116.184    
    SLICE_X38Y8          FDRE (Setup_fdre_C_D)        0.081   116.265    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        116.265    
                         arrival time                        -107.784    
  -------------------------------------------------------------------
                         slack                                  8.481    

Slack (MET) :             8.501ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.609ns  (logic 60.236ns (58.704%)  route 42.373ns (41.296%))
  Logic Levels:           322  (CARRY4=285 LUT2=2 LUT3=27 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.567     5.151    sm/clk
    SLICE_X44Y6          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         1.655     7.263    sm/D_states_q[5]
    SLICE_X55Y3          LUT3 (Prop_lut3_I1_O)        0.150     7.413 f  sm/ram_reg_i_178/O
                         net (fo=1, routed)           0.944     8.357    sm/ram_reg_i_178_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.683 r  sm/ram_reg_i_154/O
                         net (fo=1, routed)           0.461     9.144    sm/ram_reg_i_154_n_0
    SLICE_X53Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.268 r  sm/ram_reg_i_125/O
                         net (fo=64, routed)          1.307    10.575    L_reg/M_sm_ra1[0]
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.699 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.860    11.559    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X50Y17         LUT3 (Prop_lut3_I2_O)        0.124    11.683 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.582    12.265    sm/M_alum_a[31]
    SLICE_X49Y20         LUT2 (Prop_lut2_I1_O)        0.124    12.389 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.389    alum/S[0]
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.921 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    12.921    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.035    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.149    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.263    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.009    13.386    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.500 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.500    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.614 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.614    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.728 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.728    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.999 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.070    15.069    alum/temp_out0[31]
    SLICE_X48Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.898 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.898    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.012 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.012    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.126 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.126    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.240 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.240    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.354 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.354    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.468 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    16.477    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.591 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.591    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.705 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.705    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.862 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.237    18.099    alum/temp_out0[30]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.329    18.428 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.428    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.978 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.978    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.092 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.092    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.206 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.206    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.320 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.320    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.434 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.434    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.548 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.548    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.662 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.662    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.776 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.776    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.933 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.965    20.898    alum/temp_out0[29]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    21.227 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.227    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.777 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.777    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.891 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.891    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.005 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.005    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.119 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.119    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.233 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.233    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.347 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.009    22.356    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.470 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.470    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.584 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.584    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.741 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.003    23.744    alum/temp_out0[28]
    SLICE_X39Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    24.529 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.529    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.643 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.643    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.757 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.757    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.871 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.871    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.985 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.985    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.099 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    25.108    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.222 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.222    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.336 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.336    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.493 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.992    26.486    alum/temp_out0[27]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.329    26.815 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.815    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.365 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.365    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.479 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.479    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.593 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.593    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.707 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.707    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.821 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    27.830    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.944 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.944    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.058 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.058    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.172 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.172    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.329 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.012    29.341    alum/temp_out0[26]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.329    29.670 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.670    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.220 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.220    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.334 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.334    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.448 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.448    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.562 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.562    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.676 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.676    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.790 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.790    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.904 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.904    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.018 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    31.027    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.184 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.264    32.448    alum/temp_out0[25]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    32.777 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.777    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.310 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.310    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.427 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.427    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.544 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.544    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.661 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.661    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.778 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.778    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.895 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.895    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.012 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.012    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.129 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.129    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.286 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.792    35.077    alum/temp_out0[24]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332    35.409 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.409    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.959 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.959    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.073 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.073    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.187 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.187    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.301 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.301    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.415 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.415    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.529 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.529    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.643 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.643    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.757 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    36.766    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.923 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.292    38.215    alum/temp_out0[23]
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.544 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.544    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.077 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.077    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.194 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.194    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.311 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.311    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.428 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.428    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.545 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.545    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.662 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.662    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.779 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.779    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.896 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    39.905    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.062 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.218    41.281    alum/temp_out0[22]
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.332    41.613 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.613    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.163 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.163    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.277 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.277    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.391 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.391    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.505 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.505    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.619 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.619    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.733 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.733    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.847 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.847    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.961 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.961    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.118 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.799    43.916    alum/temp_out0[21]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.329    44.245 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.245    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.795 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.795    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.909 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.909    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.023 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.023    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.137 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.137    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.251 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.251    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.365 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.009    45.374    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.488 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.488    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.602 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.602    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.759 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.890    46.649    alum/temp_out0[20]
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.329    46.978 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.978    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.528 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.528    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.642 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.642    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.756 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.756    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.870 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.870    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.984 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.009    47.993    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.107 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.107    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.221 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.221    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.335 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.335    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.492 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.106    49.598    alum/temp_out0[19]
    SLICE_X40Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.383 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.383    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.497 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.497    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.611 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    50.620    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.734 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.734    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.848 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.848    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.962 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.962    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.076 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.076    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.190 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.190    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.347 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.116    52.463    alum/temp_out0[18]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    52.792 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.792    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.325 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.325    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.442 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.442    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.559 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    53.568    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.685 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.685    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.802 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.802    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.919 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.919    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.036 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.036    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.153 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.153    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.310 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.131    55.441    alum/temp_out0[17]
    SLICE_X44Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    56.229 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.229    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.343 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.343    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.457 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.457    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.571 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.571    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.685 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.009    56.694    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.808 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.808    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.922 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.922    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.036 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.036    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.193 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.986    58.179    alum/temp_out0[16]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.329    58.508 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.508    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.058 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.058    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.172 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.172    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.286 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.286    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.400 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.400    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.514 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.009    59.523    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.637 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.637    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.751 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.751    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.865 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.865    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.022 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.411    61.433    alum/temp_out0[15]
    SLICE_X45Y11         LUT3 (Prop_lut3_I0_O)        0.329    61.762 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.762    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.312 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.312    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.426 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.426    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.540 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.540    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.654 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.654    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.768 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.768    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.882 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.882    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.996 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.996    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.110 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.110    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.267 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.076    64.344    alum/temp_out0[14]
    SLICE_X49Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.129 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.129    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.243 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.243    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.357 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.357    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.471 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.471    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.585 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.585    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.699 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.699    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.813 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.813    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.927 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.927    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.084 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.597    66.681    alum/temp_out0[13]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    67.010 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.010    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.543 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.543    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.660 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.660    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.777 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.777    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.894 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.894    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.011 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.011    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.128 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.128    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.245 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.009    68.254    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.371 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.371    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.528 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.041    69.568    alum/temp_out0[12]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.332    69.900 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    69.900    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.450 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.450    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.564 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.564    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.678 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.678    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.792 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.009    70.801    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.915 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.915    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.029 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.029    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.143 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.143    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.300 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.217    72.517    alum/temp_out0[11]
    SLICE_X28Y25         LUT3 (Prop_lut3_I0_O)        0.329    72.846 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.846    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.396 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.396    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.510 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.510    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.624 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.624    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.738 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.738    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.852 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.852    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.966 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.966    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.080 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.080    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.194 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.194    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.351 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.496    75.847    alum/temp_out0[10]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    76.176 r  alum/D_registers_q[7][9]_i_44/O
                         net (fo=1, routed)           0.000    76.176    alum/D_registers_q[7][9]_i_44_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    76.708 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.708    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.822 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.822    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.936 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.936    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.050 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.050    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.164 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.009    77.173    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.287 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.287    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.444 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.137    78.580    alum/temp_out0[9]
    SLICE_X46Y14         LUT3 (Prop_lut3_I0_O)        0.329    78.909 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.909    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.442 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.442    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.559 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.559    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.676 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.676    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.793 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.793    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.910 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.910    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.027 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.027    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.144 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.144    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.261 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.261    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.418 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.155    81.573    alum/temp_out0[8]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.332    81.905 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.905    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.455 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.455    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.569 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.569    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.683 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.683    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.797 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.797    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.911 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.911    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.025 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.025    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.139 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.139    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.253 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.253    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.410 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.186    84.596    alum/temp_out0[7]
    SLICE_X42Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    85.396 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.396    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.513 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.513    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.630 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.630    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.747 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.747    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.864 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.864    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.981 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.981    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.098 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.098    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.215 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.215    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.372 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.976    87.348    alum/temp_out0[6]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    87.680 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.680    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.230 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.230    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.344 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.344    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.458 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.458    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.572 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.572    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.686 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.686    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.800 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.800    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.914 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.914    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.028 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.028    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.185 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.735    89.920    alum/temp_out0[5]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    90.249 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.249    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.782 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.782    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.899 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.899    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.016 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.016    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.133 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.133    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.250 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.250    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.367 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.367    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.484 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.484    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.601 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.601    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.758 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.881    92.639    alum/temp_out0[4]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.332    92.971 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.971    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.521 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.521    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.635 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.635    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.749 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.749    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.863 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.863    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.977 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.977    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.091 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.091    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.205 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.205    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.319 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.319    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.476 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.047    95.524    alum/temp_out0[3]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    95.853 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.853    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.403 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.403    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.517 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.517    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.631 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.631    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.745 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.745    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.859 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.859    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.973 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.973    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.087 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.087    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.201 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.201    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.358 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.021    98.379    alum/temp_out0[2]
    SLICE_X34Y12         LUT3 (Prop_lut3_I0_O)        0.329    98.708 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.708    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.241 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.241    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.358 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.358    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.475 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.475    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.592 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.592    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.709 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.709    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.826 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.826    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.943 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.943    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.060 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.060    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.217 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.892   101.108    alum/temp_out0[1]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.332   101.440 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.440    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.990 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.990    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.104 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.104    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.218 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.218    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.332 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.332    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.446 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.446    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.560 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.560    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.674 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.674    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.788 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.788    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.945 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.715   103.660    sm/temp_out0[0]
    SLICE_X35Y13         LUT5 (Prop_lut5_I4_O)        0.329   103.989 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.760   104.748    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X39Y9          LUT4 (Prop_lut4_I1_O)        0.124   104.872 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.166   105.038    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.124   105.162 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.827   105.989    sm/D_states_q_reg[4]_0[0]
    SLICE_X40Y6          LUT2 (Prop_lut2_I1_O)        0.118   106.107 f  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.596   106.703    sm/D_states_q[4]_i_8_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I2_O)        0.326   107.029 r  sm/D_states_q[2]_i_4/O
                         net (fo=4, routed)           0.608   107.636    sm/D_states_q[2]_i_4_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I3_O)        0.124   107.760 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000   107.760    sm/D_states_d__0[2]
    SLICE_X38Y8          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.444   115.960    sm/clk
    SLICE_X38Y8          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.259   116.219    
                         clock uncertainty           -0.035   116.184    
    SLICE_X38Y8          FDRE (Setup_fdre_C_D)        0.077   116.261    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.261    
                         arrival time                        -107.761    
  -------------------------------------------------------------------
                         slack                                  8.501    

Slack (MET) :             8.607ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.456ns  (logic 60.236ns (58.792%)  route 42.220ns (41.208%))
  Logic Levels:           322  (CARRY4=285 LUT2=2 LUT3=27 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.567     5.151    sm/clk
    SLICE_X44Y6          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         1.655     7.263    sm/D_states_q[5]
    SLICE_X55Y3          LUT3 (Prop_lut3_I1_O)        0.150     7.413 f  sm/ram_reg_i_178/O
                         net (fo=1, routed)           0.944     8.357    sm/ram_reg_i_178_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.683 r  sm/ram_reg_i_154/O
                         net (fo=1, routed)           0.461     9.144    sm/ram_reg_i_154_n_0
    SLICE_X53Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.268 r  sm/ram_reg_i_125/O
                         net (fo=64, routed)          1.307    10.575    L_reg/M_sm_ra1[0]
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.699 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.860    11.559    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X50Y17         LUT3 (Prop_lut3_I2_O)        0.124    11.683 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.582    12.265    sm/M_alum_a[31]
    SLICE_X49Y20         LUT2 (Prop_lut2_I1_O)        0.124    12.389 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.389    alum/S[0]
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.921 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    12.921    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.035    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.149    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.263    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.009    13.386    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.500 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.500    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.614 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.614    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.728 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.728    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.999 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.070    15.069    alum/temp_out0[31]
    SLICE_X48Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.898 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.898    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.012 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.012    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.126 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.126    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.240 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.240    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.354 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.354    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.468 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    16.477    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.591 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.591    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.705 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.705    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.862 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.237    18.099    alum/temp_out0[30]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.329    18.428 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.428    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.978 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.978    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.092 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.092    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.206 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.206    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.320 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.320    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.434 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.434    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.548 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.548    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.662 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.662    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.776 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.776    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.933 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.965    20.898    alum/temp_out0[29]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    21.227 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.227    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.777 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.777    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.891 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.891    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.005 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.005    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.119 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.119    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.233 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.233    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.347 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.009    22.356    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.470 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.470    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.584 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.584    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.741 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.003    23.744    alum/temp_out0[28]
    SLICE_X39Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    24.529 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.529    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.643 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.643    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.757 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.757    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.871 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.871    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.985 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.985    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.099 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    25.108    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.222 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.222    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.336 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.336    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.493 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.992    26.486    alum/temp_out0[27]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.329    26.815 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.815    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.365 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.365    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.479 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.479    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.593 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.593    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.707 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.707    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.821 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    27.830    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.944 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.944    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.058 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.058    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.172 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.172    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.329 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.012    29.341    alum/temp_out0[26]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.329    29.670 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.670    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.220 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.220    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.334 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.334    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.448 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.448    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.562 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.562    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.676 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.676    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.790 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.790    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.904 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.904    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.018 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    31.027    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.184 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.264    32.448    alum/temp_out0[25]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    32.777 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.777    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.310 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.310    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.427 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.427    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.544 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.544    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.661 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.661    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.778 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.778    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.895 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.895    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.012 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.012    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.129 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.129    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.286 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.792    35.077    alum/temp_out0[24]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332    35.409 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.409    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.959 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.959    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.073 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.073    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.187 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.187    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.301 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.301    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.415 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.415    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.529 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.529    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.643 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.643    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.757 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    36.766    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.923 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.292    38.215    alum/temp_out0[23]
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.544 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.544    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.077 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.077    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.194 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.194    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.311 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.311    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.428 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.428    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.545 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.545    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.662 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.662    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.779 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.779    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.896 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    39.905    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.062 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.218    41.281    alum/temp_out0[22]
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.332    41.613 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.613    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.163 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.163    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.277 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.277    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.391 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.391    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.505 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.505    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.619 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.619    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.733 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.733    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.847 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.847    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.961 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.961    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.118 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.799    43.916    alum/temp_out0[21]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.329    44.245 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.245    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.795 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.795    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.909 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.909    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.023 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.023    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.137 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.137    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.251 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.251    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.365 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.009    45.374    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.488 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.488    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.602 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.602    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.759 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.890    46.649    alum/temp_out0[20]
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.329    46.978 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.978    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.528 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.528    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.642 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.642    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.756 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.756    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.870 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.870    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.984 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.009    47.993    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.107 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.107    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.221 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.221    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.335 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.335    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.492 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.106    49.598    alum/temp_out0[19]
    SLICE_X40Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.383 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.383    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.497 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.497    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.611 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    50.620    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.734 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.734    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.848 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.848    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.962 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.962    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.076 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.076    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.190 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.190    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.347 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.116    52.463    alum/temp_out0[18]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    52.792 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.792    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.325 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.325    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.442 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.442    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.559 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    53.568    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.685 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.685    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.802 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.802    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.919 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.919    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.036 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.036    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.153 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.153    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.310 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.131    55.441    alum/temp_out0[17]
    SLICE_X44Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    56.229 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.229    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.343 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.343    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.457 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.457    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.571 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.571    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.685 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.009    56.694    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.808 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.808    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.922 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.922    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.036 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.036    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.193 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.986    58.179    alum/temp_out0[16]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.329    58.508 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.508    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.058 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.058    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.172 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.172    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.286 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.286    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.400 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.400    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.514 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.009    59.523    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.637 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.637    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.751 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.751    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.865 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.865    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.022 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.411    61.433    alum/temp_out0[15]
    SLICE_X45Y11         LUT3 (Prop_lut3_I0_O)        0.329    61.762 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.762    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.312 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.312    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.426 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.426    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.540 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.540    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.654 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.654    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.768 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.768    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.882 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.882    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.996 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.996    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.110 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.110    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.267 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.076    64.344    alum/temp_out0[14]
    SLICE_X49Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.129 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.129    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.243 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.243    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.357 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.357    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.471 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.471    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.585 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.585    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.699 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.699    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.813 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.813    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.927 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.927    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.084 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.597    66.681    alum/temp_out0[13]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    67.010 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.010    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.543 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.543    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.660 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.660    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.777 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.777    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.894 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.894    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.011 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.011    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.128 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.128    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.245 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.009    68.254    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.371 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.371    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.528 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.041    69.568    alum/temp_out0[12]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.332    69.900 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    69.900    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.450 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.450    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.564 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.564    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.678 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.678    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.792 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.009    70.801    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.915 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.915    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.029 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.029    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.143 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.143    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.300 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.217    72.517    alum/temp_out0[11]
    SLICE_X28Y25         LUT3 (Prop_lut3_I0_O)        0.329    72.846 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.846    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.396 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.396    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.510 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.510    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.624 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.624    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.738 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.738    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.852 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.852    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.966 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.966    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.080 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.080    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.194 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.194    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.351 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.496    75.847    alum/temp_out0[10]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    76.176 r  alum/D_registers_q[7][9]_i_44/O
                         net (fo=1, routed)           0.000    76.176    alum/D_registers_q[7][9]_i_44_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    76.708 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.708    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.822 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.822    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.936 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.936    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.050 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.050    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.164 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.009    77.173    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.287 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.287    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.444 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.137    78.580    alum/temp_out0[9]
    SLICE_X46Y14         LUT3 (Prop_lut3_I0_O)        0.329    78.909 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.909    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.442 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.442    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.559 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.559    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.676 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.676    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.793 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.793    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.910 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.910    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.027 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.027    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.144 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.144    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.261 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.261    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.418 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.155    81.573    alum/temp_out0[8]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.332    81.905 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.905    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.455 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.455    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.569 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.569    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.683 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.683    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.797 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.797    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.911 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.911    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.025 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.025    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.139 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.139    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.253 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.253    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.410 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.186    84.596    alum/temp_out0[7]
    SLICE_X42Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    85.396 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.396    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.513 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.513    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.630 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.630    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.747 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.747    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.864 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.864    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.981 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.981    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.098 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.098    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.215 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.215    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.372 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.976    87.348    alum/temp_out0[6]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    87.680 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.680    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.230 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.230    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.344 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.344    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.458 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.458    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.572 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.572    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.686 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.686    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.800 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.800    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.914 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.914    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.028 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.028    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.185 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.735    89.920    alum/temp_out0[5]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    90.249 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.249    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.782 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.782    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.899 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.899    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.016 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.016    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.133 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.133    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.250 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.250    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.367 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.367    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.484 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.484    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.601 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.601    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.758 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.881    92.639    alum/temp_out0[4]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.332    92.971 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.971    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.521 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.521    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.635 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.635    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.749 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.749    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.863 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.863    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.977 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.977    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.091 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.091    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.205 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.205    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.319 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.319    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.476 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.047    95.524    alum/temp_out0[3]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    95.853 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.853    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.403 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.403    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.517 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.517    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.631 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.631    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.745 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.745    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.859 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.859    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.973 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.973    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.087 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.087    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.201 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.201    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.358 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.021    98.379    alum/temp_out0[2]
    SLICE_X34Y12         LUT3 (Prop_lut3_I0_O)        0.329    98.708 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.708    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.241 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.241    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.358 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.358    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.475 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.475    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.592 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.592    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.709 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.709    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.826 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.826    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.943 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.943    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.060 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.060    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.217 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.892   101.108    alum/temp_out0[1]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.332   101.440 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.440    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.990 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.990    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.104 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.104    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.218 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.218    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.332 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.332    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.446 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.446    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.560 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.560    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.674 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.674    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.788 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.788    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.945 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.715   103.660    sm/temp_out0[0]
    SLICE_X35Y13         LUT5 (Prop_lut5_I4_O)        0.329   103.989 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.760   104.748    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X39Y9          LUT4 (Prop_lut4_I1_O)        0.124   104.872 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.166   105.038    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.124   105.162 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.827   105.989    sm/D_states_q_reg[4]_0[0]
    SLICE_X40Y6          LUT2 (Prop_lut2_I1_O)        0.118   106.107 r  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.617   106.724    sm/D_states_q[4]_i_8_n_0
    SLICE_X39Y6          LUT6 (Prop_lut6_I1_O)        0.326   107.050 r  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.433   107.483    sm/D_states_q[1]_i_5_n_0
    SLICE_X39Y6          LUT6 (Prop_lut6_I3_O)        0.124   107.607 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   107.607    sm/D_states_d__0[1]
    SLICE_X39Y6          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.445   115.961    sm/clk
    SLICE_X39Y6          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X39Y6          FDRE (Setup_fdre_C_D)        0.029   116.214    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.214    
                         arrival time                        -107.607    
  -------------------------------------------------------------------
                         slack                                  8.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.976%)  route 0.274ns (66.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.565     1.509    sr2/clk
    SLICE_X47Y0          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y0          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.274     1.924    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X46Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.835     2.025    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.522    
    SLICE_X46Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.831    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.976%)  route 0.274ns (66.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.565     1.509    sr2/clk
    SLICE_X47Y0          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y0          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.274     1.924    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X46Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.835     2.025    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     1.522    
    SLICE_X46Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.831    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.976%)  route 0.274ns (66.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.565     1.509    sr2/clk
    SLICE_X47Y0          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y0          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.274     1.924    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X46Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.835     2.025    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X46Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.503     1.522    
    SLICE_X46Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.831    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.976%)  route 0.274ns (66.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.565     1.509    sr2/clk
    SLICE_X47Y0          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y0          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.274     1.924    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X46Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.835     2.025    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X46Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.503     1.522    
    SLICE_X46Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.831    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.931%)  route 0.301ns (68.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    sr3/clk
    SLICE_X43Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.301     1.949    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.834     2.024    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.521    
    SLICE_X42Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.931%)  route 0.301ns (68.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    sr3/clk
    SLICE_X43Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.301     1.949    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.834     2.024    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     1.521    
    SLICE_X42Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.931%)  route 0.301ns (68.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    sr3/clk
    SLICE_X43Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.301     1.949    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.834     2.024    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.503     1.521    
    SLICE_X42Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.931%)  route 0.301ns (68.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    sr3/clk
    SLICE_X43Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.301     1.949    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.834     2.024    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.503     1.521    
    SLICE_X42Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_195993351[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_195993351[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.562     1.506    forLoop_idx_0_195993351[3].cond_butt_dirs/sync/clk
    SLICE_X28Y9          FDRE                                         r  forLoop_idx_0_195993351[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  forLoop_idx_0_195993351[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     1.704    forLoop_idx_0_195993351[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X28Y9          FDRE                                         r  forLoop_idx_0_195993351[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.832     2.022    forLoop_idx_0_195993351[3].cond_butt_dirs/sync/clk
    SLICE_X28Y9          FDRE                                         r  forLoop_idx_0_195993351[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X28Y9          FDRE (Hold_fdre_C_D)         0.071     1.577    forLoop_idx_0_195993351[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_195993351[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_195993351[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.562     1.506    forLoop_idx_0_195993351[1].cond_butt_dirs/sync/clk
    SLICE_X28Y9          FDRE                                         r  forLoop_idx_0_195993351[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  forLoop_idx_0_195993351[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.712    forLoop_idx_0_195993351[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X28Y9          FDRE                                         r  forLoop_idx_0_195993351[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.832     2.022    forLoop_idx_0_195993351[1].cond_butt_dirs/sync/clk
    SLICE_X28Y9          FDRE                                         r  forLoop_idx_0_195993351[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X28Y9          FDRE (Hold_fdre_C_D)         0.075     1.581    forLoop_idx_0_195993351[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X2Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X2Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y3    D_pixeldata_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y2    D_pixeldata_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y9    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y18   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y18   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y21   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X52Y21   L_reg/D_registers_q_reg[0][13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.887ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.089ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.602ns  (logic 0.932ns (20.250%)  route 3.670ns (79.750%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.565     5.149    sm/clk
    SLICE_X41Y7          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDSE (Prop_fdse_C_Q)         0.456     5.605 f  sm/D_states_q_reg[3]/Q
                         net (fo=248, routed)         2.070     7.676    sm/D_states_q[3]
    SLICE_X46Y6          LUT2 (Prop_lut2_I0_O)        0.148     7.824 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.960     8.784    sm/D_stage_q[3]_i_2_n_0
    SLICE_X42Y2          LUT6 (Prop_lut6_I4_O)        0.328     9.112 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.640     9.752    fifo_reset_cond/AS[0]
    SLICE_X42Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.448   115.964    fifo_reset_cond/clk
    SLICE_X42Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.273   116.237    
                         clock uncertainty           -0.035   116.202    
    SLICE_X42Y2          FDPE (Recov_fdpe_C_PRE)     -0.361   115.841    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.841    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                106.089    

Slack (MET) :             106.089ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.602ns  (logic 0.932ns (20.250%)  route 3.670ns (79.750%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.565     5.149    sm/clk
    SLICE_X41Y7          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDSE (Prop_fdse_C_Q)         0.456     5.605 f  sm/D_states_q_reg[3]/Q
                         net (fo=248, routed)         2.070     7.676    sm/D_states_q[3]
    SLICE_X46Y6          LUT2 (Prop_lut2_I0_O)        0.148     7.824 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.960     8.784    sm/D_stage_q[3]_i_2_n_0
    SLICE_X42Y2          LUT6 (Prop_lut6_I4_O)        0.328     9.112 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.640     9.752    fifo_reset_cond/AS[0]
    SLICE_X42Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.448   115.964    fifo_reset_cond/clk
    SLICE_X42Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.273   116.237    
                         clock uncertainty           -0.035   116.202    
    SLICE_X42Y2          FDPE (Recov_fdpe_C_PRE)     -0.361   115.841    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.841    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                106.089    

Slack (MET) :             106.089ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.602ns  (logic 0.932ns (20.250%)  route 3.670ns (79.750%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.565     5.149    sm/clk
    SLICE_X41Y7          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDSE (Prop_fdse_C_Q)         0.456     5.605 f  sm/D_states_q_reg[3]/Q
                         net (fo=248, routed)         2.070     7.676    sm/D_states_q[3]
    SLICE_X46Y6          LUT2 (Prop_lut2_I0_O)        0.148     7.824 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.960     8.784    sm/D_stage_q[3]_i_2_n_0
    SLICE_X42Y2          LUT6 (Prop_lut6_I4_O)        0.328     9.112 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.640     9.752    fifo_reset_cond/AS[0]
    SLICE_X42Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.448   115.964    fifo_reset_cond/clk
    SLICE_X42Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.273   116.237    
                         clock uncertainty           -0.035   116.202    
    SLICE_X42Y2          FDPE (Recov_fdpe_C_PRE)     -0.361   115.841    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.841    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                106.089    

Slack (MET) :             106.089ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.602ns  (logic 0.932ns (20.250%)  route 3.670ns (79.750%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.565     5.149    sm/clk
    SLICE_X41Y7          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDSE (Prop_fdse_C_Q)         0.456     5.605 f  sm/D_states_q_reg[3]/Q
                         net (fo=248, routed)         2.070     7.676    sm/D_states_q[3]
    SLICE_X46Y6          LUT2 (Prop_lut2_I0_O)        0.148     7.824 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.960     8.784    sm/D_stage_q[3]_i_2_n_0
    SLICE_X42Y2          LUT6 (Prop_lut6_I4_O)        0.328     9.112 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.640     9.752    fifo_reset_cond/AS[0]
    SLICE_X42Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.448   115.964    fifo_reset_cond/clk
    SLICE_X42Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.273   116.237    
                         clock uncertainty           -0.035   116.202    
    SLICE_X42Y2          FDPE (Recov_fdpe_C_PRE)     -0.361   115.841    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.841    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                106.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.887ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.209ns (24.517%)  route 0.643ns (75.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    sm/clk
    SLICE_X46Y6          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDSE (Prop_fdse_C_Q)         0.164     1.672 r  sm/D_states_q_reg[7]/Q
                         net (fo=190, routed)         0.408     2.080    sm/D_states_q_reg[7]_0[0]
    SLICE_X42Y2          LUT6 (Prop_lut6_I3_O)        0.045     2.125 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.235     2.360    fifo_reset_cond/AS[0]
    SLICE_X42Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.834     2.024    fifo_reset_cond/clk
    SLICE_X42Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X42Y2          FDPE (Remov_fdpe_C_PRE)     -0.071     1.473    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.887ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.209ns (24.517%)  route 0.643ns (75.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    sm/clk
    SLICE_X46Y6          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDSE (Prop_fdse_C_Q)         0.164     1.672 r  sm/D_states_q_reg[7]/Q
                         net (fo=190, routed)         0.408     2.080    sm/D_states_q_reg[7]_0[0]
    SLICE_X42Y2          LUT6 (Prop_lut6_I3_O)        0.045     2.125 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.235     2.360    fifo_reset_cond/AS[0]
    SLICE_X42Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.834     2.024    fifo_reset_cond/clk
    SLICE_X42Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X42Y2          FDPE (Remov_fdpe_C_PRE)     -0.071     1.473    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.887ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.209ns (24.517%)  route 0.643ns (75.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    sm/clk
    SLICE_X46Y6          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDSE (Prop_fdse_C_Q)         0.164     1.672 r  sm/D_states_q_reg[7]/Q
                         net (fo=190, routed)         0.408     2.080    sm/D_states_q_reg[7]_0[0]
    SLICE_X42Y2          LUT6 (Prop_lut6_I3_O)        0.045     2.125 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.235     2.360    fifo_reset_cond/AS[0]
    SLICE_X42Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.834     2.024    fifo_reset_cond/clk
    SLICE_X42Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X42Y2          FDPE (Remov_fdpe_C_PRE)     -0.071     1.473    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.887ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.209ns (24.517%)  route 0.643ns (75.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    sm/clk
    SLICE_X46Y6          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDSE (Prop_fdse_C_Q)         0.164     1.672 r  sm/D_states_q_reg[7]/Q
                         net (fo=190, routed)         0.408     2.080    sm/D_states_q_reg[7]_0[0]
    SLICE_X42Y2          LUT6 (Prop_lut6_I3_O)        0.045     2.125 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.235     2.360    fifo_reset_cond/AS[0]
    SLICE_X42Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.834     2.024    fifo_reset_cond/clk
    SLICE_X42Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X42Y2          FDPE (Remov_fdpe_C_PRE)     -0.071     1.473    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.887    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.136ns  (logic 11.556ns (31.117%)  route 25.580ns (68.883%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=6 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X57Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=13, routed)          1.400     7.008    L_reg/M_sm_timer[5]
    SLICE_X58Y8          LUT5 (Prop_lut5_I4_O)        0.152     7.160 r  L_reg/L_71b2c9e2_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.803     7.963    L_reg/L_71b2c9e2_remainder0_carry_i_27__1_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I5_O)        0.326     8.289 f  L_reg/L_71b2c9e2_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.833     9.122    L_reg/L_71b2c9e2_remainder0_carry_i_13__1_n_0
    SLICE_X62Y9          LUT3 (Prop_lut3_I1_O)        0.150     9.272 f  L_reg/L_71b2c9e2_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           1.003    10.274    L_reg/L_71b2c9e2_remainder0_carry_i_19__1_n_0
    SLICE_X60Y9          LUT5 (Prop_lut5_I3_O)        0.348    10.622 r  L_reg/L_71b2c9e2_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.010    11.632    L_reg/L_71b2c9e2_remainder0_carry_i_10__1_n_0
    SLICE_X61Y8          LUT4 (Prop_lut4_I1_O)        0.328    11.960 r  L_reg/L_71b2c9e2_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.960    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.510 r  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.510    timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_carry_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.624 r  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.624    timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_carry__0_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.958 f  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.955    13.913    L_reg/L_71b2c9e2_remainder0_3[9]
    SLICE_X62Y8          LUT5 (Prop_lut5_I1_O)        0.303    14.216 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.032    15.248    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X62Y7          LUT4 (Prop_lut4_I0_O)        0.124    15.372 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.965    16.337    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I0_O)        0.124    16.461 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.837    17.298    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X62Y6          LUT3 (Prop_lut3_I2_O)        0.150    17.448 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.884    18.332    L_reg/i__carry_i_20__4_n_0
    SLICE_X63Y6          LUT3 (Prop_lut3_I1_O)        0.354    18.686 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.093    19.779    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y5          LUT2 (Prop_lut2_I1_O)        0.326    20.105 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.338    20.443    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.950 r  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.950    timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.064 r  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.064    timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.286 f  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.973    22.259    L_reg/L_71b2c9e2_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X63Y5          LUT5 (Prop_lut5_I2_O)        0.299    22.558 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.991    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y5          LUT5 (Prop_lut5_I0_O)        0.124    23.115 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.353    24.468    L_reg/i__carry_i_14__1_0
    SLICE_X61Y2          LUT3 (Prop_lut3_I0_O)        0.124    24.592 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    25.268    L_reg/i__carry_i_25__3_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I0_O)        0.124    25.392 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.833    26.225    L_reg/i__carry_i_20__3_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I2_O)        0.124    26.349 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.575    26.923    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y2          LUT3 (Prop_lut3_I1_O)        0.118    27.041 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.702    27.743    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y2          LUT5 (Prop_lut5_I0_O)        0.326    28.069 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.069    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.619 r  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.619    timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.733 r  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.733    timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.046 r  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    29.674    timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y4          LUT6 (Prop_lut6_I0_O)        0.306    29.980 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.243    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.367 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.821    31.188    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y4          LUT3 (Prop_lut3_I1_O)        0.124    31.312 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.983    32.295    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y4          LUT6 (Prop_lut6_I4_O)        0.124    32.419 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.984    33.403    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X65Y8          LUT4 (Prop_lut4_I1_O)        0.124    33.527 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.206    38.733    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    42.288 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.288    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.837ns  (logic 11.789ns (32.002%)  route 25.048ns (67.998%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=6 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X57Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=13, routed)          1.400     7.008    L_reg/M_sm_timer[5]
    SLICE_X58Y8          LUT5 (Prop_lut5_I4_O)        0.152     7.160 r  L_reg/L_71b2c9e2_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.803     7.963    L_reg/L_71b2c9e2_remainder0_carry_i_27__1_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I5_O)        0.326     8.289 f  L_reg/L_71b2c9e2_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.833     9.122    L_reg/L_71b2c9e2_remainder0_carry_i_13__1_n_0
    SLICE_X62Y9          LUT3 (Prop_lut3_I1_O)        0.150     9.272 f  L_reg/L_71b2c9e2_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           1.003    10.274    L_reg/L_71b2c9e2_remainder0_carry_i_19__1_n_0
    SLICE_X60Y9          LUT5 (Prop_lut5_I3_O)        0.348    10.622 r  L_reg/L_71b2c9e2_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.010    11.632    L_reg/L_71b2c9e2_remainder0_carry_i_10__1_n_0
    SLICE_X61Y8          LUT4 (Prop_lut4_I1_O)        0.328    11.960 r  L_reg/L_71b2c9e2_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.960    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.510 r  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.510    timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_carry_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.624 r  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.624    timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_carry__0_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.958 f  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.955    13.913    L_reg/L_71b2c9e2_remainder0_3[9]
    SLICE_X62Y8          LUT5 (Prop_lut5_I1_O)        0.303    14.216 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.032    15.248    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X62Y7          LUT4 (Prop_lut4_I0_O)        0.124    15.372 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.965    16.337    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I0_O)        0.124    16.461 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.837    17.298    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X62Y6          LUT3 (Prop_lut3_I2_O)        0.150    17.448 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.884    18.332    L_reg/i__carry_i_20__4_n_0
    SLICE_X63Y6          LUT3 (Prop_lut3_I1_O)        0.354    18.686 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.093    19.779    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y5          LUT2 (Prop_lut2_I1_O)        0.326    20.105 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.338    20.443    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.950 r  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.950    timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.064 r  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.064    timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.286 f  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.973    22.259    L_reg/L_71b2c9e2_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X63Y5          LUT5 (Prop_lut5_I2_O)        0.299    22.558 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.991    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y5          LUT5 (Prop_lut5_I0_O)        0.124    23.115 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.353    24.468    L_reg/i__carry_i_14__1_0
    SLICE_X61Y2          LUT3 (Prop_lut3_I0_O)        0.124    24.592 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    25.268    L_reg/i__carry_i_25__3_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I0_O)        0.124    25.392 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.833    26.225    L_reg/i__carry_i_20__3_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I2_O)        0.124    26.349 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.575    26.923    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y2          LUT3 (Prop_lut3_I1_O)        0.118    27.041 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.702    27.743    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y2          LUT5 (Prop_lut5_I0_O)        0.326    28.069 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.069    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.619 r  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.619    timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.733 r  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.733    timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.046 r  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    29.674    timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y4          LUT6 (Prop_lut6_I0_O)        0.306    29.980 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.243    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.367 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.821    31.188    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y4          LUT3 (Prop_lut3_I1_O)        0.124    31.312 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.983    32.295    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y4          LUT6 (Prop_lut6_I4_O)        0.124    32.419 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.149    33.568    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X65Y8          LUT4 (Prop_lut4_I0_O)        0.152    33.720 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.508    38.229    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    41.989 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.989    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.655ns  (logic 11.785ns (32.151%)  route 24.870ns (67.849%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=6 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X57Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=13, routed)          1.400     7.008    L_reg/M_sm_timer[5]
    SLICE_X58Y8          LUT5 (Prop_lut5_I4_O)        0.152     7.160 r  L_reg/L_71b2c9e2_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.803     7.963    L_reg/L_71b2c9e2_remainder0_carry_i_27__1_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I5_O)        0.326     8.289 f  L_reg/L_71b2c9e2_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.833     9.122    L_reg/L_71b2c9e2_remainder0_carry_i_13__1_n_0
    SLICE_X62Y9          LUT3 (Prop_lut3_I1_O)        0.150     9.272 f  L_reg/L_71b2c9e2_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           1.003    10.274    L_reg/L_71b2c9e2_remainder0_carry_i_19__1_n_0
    SLICE_X60Y9          LUT5 (Prop_lut5_I3_O)        0.348    10.622 r  L_reg/L_71b2c9e2_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.010    11.632    L_reg/L_71b2c9e2_remainder0_carry_i_10__1_n_0
    SLICE_X61Y8          LUT4 (Prop_lut4_I1_O)        0.328    11.960 r  L_reg/L_71b2c9e2_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.960    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.510 r  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.510    timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_carry_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.624 r  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.624    timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_carry__0_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.958 f  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.955    13.913    L_reg/L_71b2c9e2_remainder0_3[9]
    SLICE_X62Y8          LUT5 (Prop_lut5_I1_O)        0.303    14.216 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.032    15.248    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X62Y7          LUT4 (Prop_lut4_I0_O)        0.124    15.372 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.965    16.337    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I0_O)        0.124    16.461 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.837    17.298    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X62Y6          LUT3 (Prop_lut3_I2_O)        0.150    17.448 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.884    18.332    L_reg/i__carry_i_20__4_n_0
    SLICE_X63Y6          LUT3 (Prop_lut3_I1_O)        0.354    18.686 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.093    19.779    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y5          LUT2 (Prop_lut2_I1_O)        0.326    20.105 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.338    20.443    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.950 r  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.950    timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.064 r  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.064    timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.286 f  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.973    22.259    L_reg/L_71b2c9e2_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X63Y5          LUT5 (Prop_lut5_I2_O)        0.299    22.558 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.991    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y5          LUT5 (Prop_lut5_I0_O)        0.124    23.115 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.353    24.468    L_reg/i__carry_i_14__1_0
    SLICE_X61Y2          LUT3 (Prop_lut3_I0_O)        0.124    24.592 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    25.268    L_reg/i__carry_i_25__3_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I0_O)        0.124    25.392 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.833    26.225    L_reg/i__carry_i_20__3_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I2_O)        0.124    26.349 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.575    26.923    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y2          LUT3 (Prop_lut3_I1_O)        0.118    27.041 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.702    27.743    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y2          LUT5 (Prop_lut5_I0_O)        0.326    28.069 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.069    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.619 r  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.619    timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.733 r  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.733    timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.046 r  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    29.674    timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y4          LUT6 (Prop_lut6_I0_O)        0.306    29.980 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.243    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.367 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.821    31.188    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y4          LUT3 (Prop_lut3_I1_O)        0.124    31.312 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.983    32.295    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y4          LUT6 (Prop_lut6_I4_O)        0.124    32.419 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.151    33.570    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X65Y8          LUT4 (Prop_lut4_I1_O)        0.152    33.722 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.328    38.050    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    41.807 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.807    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.351ns  (logic 11.544ns (31.758%)  route 24.807ns (68.243%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=6 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X57Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=13, routed)          1.400     7.008    L_reg/M_sm_timer[5]
    SLICE_X58Y8          LUT5 (Prop_lut5_I4_O)        0.152     7.160 r  L_reg/L_71b2c9e2_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.803     7.963    L_reg/L_71b2c9e2_remainder0_carry_i_27__1_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I5_O)        0.326     8.289 f  L_reg/L_71b2c9e2_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.833     9.122    L_reg/L_71b2c9e2_remainder0_carry_i_13__1_n_0
    SLICE_X62Y9          LUT3 (Prop_lut3_I1_O)        0.150     9.272 f  L_reg/L_71b2c9e2_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           1.003    10.274    L_reg/L_71b2c9e2_remainder0_carry_i_19__1_n_0
    SLICE_X60Y9          LUT5 (Prop_lut5_I3_O)        0.348    10.622 r  L_reg/L_71b2c9e2_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.010    11.632    L_reg/L_71b2c9e2_remainder0_carry_i_10__1_n_0
    SLICE_X61Y8          LUT4 (Prop_lut4_I1_O)        0.328    11.960 r  L_reg/L_71b2c9e2_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.960    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.510 r  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.510    timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_carry_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.624 r  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.624    timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_carry__0_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.958 f  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.955    13.913    L_reg/L_71b2c9e2_remainder0_3[9]
    SLICE_X62Y8          LUT5 (Prop_lut5_I1_O)        0.303    14.216 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.032    15.248    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X62Y7          LUT4 (Prop_lut4_I0_O)        0.124    15.372 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.965    16.337    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I0_O)        0.124    16.461 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.837    17.298    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X62Y6          LUT3 (Prop_lut3_I2_O)        0.150    17.448 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.884    18.332    L_reg/i__carry_i_20__4_n_0
    SLICE_X63Y6          LUT3 (Prop_lut3_I1_O)        0.354    18.686 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.093    19.779    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y5          LUT2 (Prop_lut2_I1_O)        0.326    20.105 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.338    20.443    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.950 r  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.950    timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.064 r  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.064    timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.286 f  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.973    22.259    L_reg/L_71b2c9e2_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X63Y5          LUT5 (Prop_lut5_I2_O)        0.299    22.558 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.991    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y5          LUT5 (Prop_lut5_I0_O)        0.124    23.115 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.353    24.468    L_reg/i__carry_i_14__1_0
    SLICE_X61Y2          LUT3 (Prop_lut3_I0_O)        0.124    24.592 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    25.268    L_reg/i__carry_i_25__3_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I0_O)        0.124    25.392 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.833    26.225    L_reg/i__carry_i_20__3_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I2_O)        0.124    26.349 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.575    26.923    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y2          LUT3 (Prop_lut3_I1_O)        0.118    27.041 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.702    27.743    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y2          LUT5 (Prop_lut5_I0_O)        0.326    28.069 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.069    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.619 r  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.619    timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.733 r  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.733    timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.046 r  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    29.674    timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y4          LUT6 (Prop_lut6_I0_O)        0.306    29.980 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.243    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.367 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.821    31.188    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y4          LUT3 (Prop_lut3_I1_O)        0.124    31.312 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.983    32.295    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y4          LUT6 (Prop_lut6_I4_O)        0.124    32.419 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.151    33.570    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X65Y8          LUT4 (Prop_lut4_I2_O)        0.124    33.694 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.265    37.959    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.503 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.503    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.993ns  (logic 11.553ns (32.099%)  route 24.440ns (67.901%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=7 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X57Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=13, routed)          1.400     7.008    L_reg/M_sm_timer[5]
    SLICE_X58Y8          LUT5 (Prop_lut5_I4_O)        0.152     7.160 r  L_reg/L_71b2c9e2_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.803     7.963    L_reg/L_71b2c9e2_remainder0_carry_i_27__1_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I5_O)        0.326     8.289 f  L_reg/L_71b2c9e2_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.833     9.122    L_reg/L_71b2c9e2_remainder0_carry_i_13__1_n_0
    SLICE_X62Y9          LUT3 (Prop_lut3_I1_O)        0.150     9.272 f  L_reg/L_71b2c9e2_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           1.003    10.274    L_reg/L_71b2c9e2_remainder0_carry_i_19__1_n_0
    SLICE_X60Y9          LUT5 (Prop_lut5_I3_O)        0.348    10.622 r  L_reg/L_71b2c9e2_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.010    11.632    L_reg/L_71b2c9e2_remainder0_carry_i_10__1_n_0
    SLICE_X61Y8          LUT4 (Prop_lut4_I1_O)        0.328    11.960 r  L_reg/L_71b2c9e2_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.960    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.510 r  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.510    timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_carry_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.624 r  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.624    timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_carry__0_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.958 f  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.955    13.913    L_reg/L_71b2c9e2_remainder0_3[9]
    SLICE_X62Y8          LUT5 (Prop_lut5_I1_O)        0.303    14.216 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.032    15.248    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X62Y7          LUT4 (Prop_lut4_I0_O)        0.124    15.372 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.965    16.337    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I0_O)        0.124    16.461 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.837    17.298    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X62Y6          LUT3 (Prop_lut3_I2_O)        0.150    17.448 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.884    18.332    L_reg/i__carry_i_20__4_n_0
    SLICE_X63Y6          LUT3 (Prop_lut3_I1_O)        0.354    18.686 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.093    19.779    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y5          LUT2 (Prop_lut2_I1_O)        0.326    20.105 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.338    20.443    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.950 r  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.950    timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.064 r  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.064    timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.286 f  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.973    22.259    L_reg/L_71b2c9e2_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X63Y5          LUT5 (Prop_lut5_I2_O)        0.299    22.558 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.991    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y5          LUT5 (Prop_lut5_I0_O)        0.124    23.115 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.353    24.468    L_reg/i__carry_i_14__1_0
    SLICE_X61Y2          LUT3 (Prop_lut3_I0_O)        0.124    24.592 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    25.268    L_reg/i__carry_i_25__3_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I0_O)        0.124    25.392 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.833    26.225    L_reg/i__carry_i_20__3_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I2_O)        0.124    26.349 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.575    26.923    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y2          LUT3 (Prop_lut3_I1_O)        0.118    27.041 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.702    27.743    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y2          LUT5 (Prop_lut5_I0_O)        0.326    28.069 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.069    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.619 r  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.619    timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.733 r  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.733    timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.046 r  timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    29.674    timerseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y4          LUT6 (Prop_lut6_I0_O)        0.306    29.980 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.243    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.367 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.821    31.188    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y4          LUT3 (Prop_lut3_I1_O)        0.124    31.312 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.983    32.295    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y4          LUT6 (Prop_lut6_I4_O)        0.124    32.419 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.746    33.165    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X65Y8          LUT3 (Prop_lut3_I1_O)        0.124    33.289 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.303    37.592    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.145 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.145    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.954ns  (logic 12.106ns (33.671%)  route 23.848ns (66.329%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=5 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.478     5.630 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          1.568     7.198    L_reg/M_sm_pbc[4]
    SLICE_X53Y15         LUT5 (Prop_lut5_I3_O)        0.323     7.521 r  L_reg/L_71b2c9e2_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.803     8.324    L_reg/L_71b2c9e2_remainder0_carry_i_27__0_n_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.332     8.656 f  L_reg/L_71b2c9e2_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.668     9.324    L_reg/L_71b2c9e2_remainder0_carry_i_13__0_n_0
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.152     9.476 f  L_reg/L_71b2c9e2_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.669    10.144    L_reg/L_71b2c9e2_remainder0_carry_i_19__0_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I3_O)        0.360    10.504 r  L_reg/L_71b2c9e2_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.030    11.535    L_reg/L_71b2c9e2_remainder0_carry_i_10__0_n_0
    SLICE_X52Y16         LUT2 (Prop_lut2_I1_O)        0.326    11.861 r  L_reg/L_71b2c9e2_remainder0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    11.861    bseg_driver/decimal_renderer/i__carry_i_6__3_0[0]
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    12.469 r  bseg_driver/decimal_renderer/L_71b2c9e2_remainder0_carry/O[3]
                         net (fo=1, routed)           0.811    13.279    L_reg/L_71b2c9e2_remainder0_1[3]
    SLICE_X54Y15         LUT4 (Prop_lut4_I1_O)        0.307    13.586 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.666    15.253    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I3_O)        0.124    15.377 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.452    15.829    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X56Y15         LUT5 (Prop_lut5_I3_O)        0.150    15.979 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.921    16.900    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X56Y17         LUT5 (Prop_lut5_I4_O)        0.354    17.254 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.728    17.982    L_reg/i__carry_i_19__1_n_0
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.354    18.336 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.190    19.526    L_reg/i__carry_i_11__1_n_0
    SLICE_X59Y13         LUT2 (Prop_lut2_I1_O)        0.326    19.852 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.611    20.463    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X58Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.970 r  bseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.970    bseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.084 r  bseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.084    bseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.397 f  bseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.822    22.219    L_reg/L_71b2c9e2_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X59Y15         LUT5 (Prop_lut5_I0_O)        0.306    22.525 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.650    23.176    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X59Y14         LUT5 (Prop_lut5_I0_O)        0.124    23.300 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.773    24.073    L_reg/i__carry_i_14__0_0
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.118    24.191 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.875    25.066    L_reg/i__carry_i_25__1_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I0_O)        0.326    25.392 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           0.824    26.216    L_reg/i__carry_i_14__0_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I3_O)        0.124    26.340 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.584    26.924    L_reg/i__carry_i_13__1_n_0
    SLICE_X62Y13         LUT3 (Prop_lut3_I1_O)        0.150    27.074 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.962    28.035    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X60Y13         LUT5 (Prop_lut5_I0_O)        0.332    28.367 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.367    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.900 r  bseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.900    bseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.017 r  bseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.017    bseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.332 r  bseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.991    30.323    bseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X61Y15         LUT6 (Prop_lut6_I0_O)        0.307    30.630 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.741    31.372    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I1_O)        0.124    31.496 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.733    32.229    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y15         LUT3 (Prop_lut3_I1_O)        0.124    32.353 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.685    33.038    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I4_O)        0.124    33.162 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.833    34.995    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y31         LUT4 (Prop_lut4_I1_O)        0.153    35.148 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.257    37.405    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.701    41.107 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.107    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.751ns  (logic 11.886ns (33.246%)  route 23.866ns (66.754%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=6 LUT4=1 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.478     5.630 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          1.568     7.198    L_reg/M_sm_pbc[4]
    SLICE_X53Y15         LUT5 (Prop_lut5_I3_O)        0.323     7.521 r  L_reg/L_71b2c9e2_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.803     8.324    L_reg/L_71b2c9e2_remainder0_carry_i_27__0_n_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.332     8.656 f  L_reg/L_71b2c9e2_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.668     9.324    L_reg/L_71b2c9e2_remainder0_carry_i_13__0_n_0
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.152     9.476 f  L_reg/L_71b2c9e2_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.669    10.144    L_reg/L_71b2c9e2_remainder0_carry_i_19__0_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I3_O)        0.360    10.504 r  L_reg/L_71b2c9e2_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.030    11.535    L_reg/L_71b2c9e2_remainder0_carry_i_10__0_n_0
    SLICE_X52Y16         LUT2 (Prop_lut2_I1_O)        0.326    11.861 r  L_reg/L_71b2c9e2_remainder0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    11.861    bseg_driver/decimal_renderer/i__carry_i_6__3_0[0]
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    12.469 r  bseg_driver/decimal_renderer/L_71b2c9e2_remainder0_carry/O[3]
                         net (fo=1, routed)           0.811    13.279    L_reg/L_71b2c9e2_remainder0_1[3]
    SLICE_X54Y15         LUT4 (Prop_lut4_I1_O)        0.307    13.586 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.666    15.253    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I3_O)        0.124    15.377 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.452    15.829    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X56Y15         LUT5 (Prop_lut5_I3_O)        0.150    15.979 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.921    16.900    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X56Y17         LUT5 (Prop_lut5_I4_O)        0.354    17.254 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.728    17.982    L_reg/i__carry_i_19__1_n_0
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.354    18.336 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.190    19.526    L_reg/i__carry_i_11__1_n_0
    SLICE_X59Y13         LUT2 (Prop_lut2_I1_O)        0.326    19.852 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.611    20.463    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X58Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.970 r  bseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.970    bseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.084 r  bseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.084    bseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.397 f  bseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.822    22.219    L_reg/L_71b2c9e2_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X59Y15         LUT5 (Prop_lut5_I0_O)        0.306    22.525 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.650    23.176    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X59Y14         LUT5 (Prop_lut5_I0_O)        0.124    23.300 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.773    24.073    L_reg/i__carry_i_14__0_0
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.118    24.191 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.875    25.066    L_reg/i__carry_i_25__1_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I0_O)        0.326    25.392 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           0.824    26.216    L_reg/i__carry_i_14__0_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I3_O)        0.124    26.340 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.584    26.924    L_reg/i__carry_i_13__1_n_0
    SLICE_X62Y13         LUT3 (Prop_lut3_I1_O)        0.150    27.074 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.962    28.035    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X60Y13         LUT5 (Prop_lut5_I0_O)        0.332    28.367 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.367    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.900 r  bseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.900    bseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.017 r  bseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.017    bseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.332 r  bseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.991    30.323    bseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X61Y15         LUT6 (Prop_lut6_I0_O)        0.307    30.630 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.741    31.372    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I1_O)        0.124    31.496 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.733    32.229    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y15         LUT3 (Prop_lut3_I1_O)        0.124    32.353 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.685    33.038    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I4_O)        0.124    33.162 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.852    35.014    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y31         LUT3 (Prop_lut3_I1_O)        0.124    35.138 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.256    37.394    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    40.904 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.904    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.613ns  (logic 11.062ns (31.063%)  route 24.550ns (68.937%))
  Logic Levels:           33  (CARRY4=10 LUT2=3 LUT3=4 LUT4=2 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X55Y11         FDRE                                         r  L_reg/D_registers_q_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.419     5.571 f  L_reg/D_registers_q_reg[2][5]/Q
                         net (fo=13, routed)          1.351     6.922    L_reg/M_sm_pac[5]
    SLICE_X54Y21         LUT5 (Prop_lut5_I4_O)        0.322     7.244 r  L_reg/L_71b2c9e2_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.859     8.103    L_reg/L_71b2c9e2_remainder0_carry_i_27_n_0
    SLICE_X55Y21         LUT6 (Prop_lut6_I5_O)        0.328     8.431 f  L_reg/L_71b2c9e2_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.107     9.538    L_reg/L_71b2c9e2_remainder0_carry_i_13_n_0
    SLICE_X57Y23         LUT2 (Prop_lut2_I0_O)        0.153     9.691 f  L_reg/L_71b2c9e2_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.802    10.493    L_reg/L_71b2c9e2_remainder0_carry_i_15_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I3_O)        0.327    10.820 r  L_reg/L_71b2c9e2_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.906    11.726    L_reg/L_71b2c9e2_remainder0_carry_i_8_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124    11.850 r  L_reg/L_71b2c9e2_remainder0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.850    aseg_driver/decimal_renderer/i__carry_i_6__2[3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.226 r  aseg_driver/decimal_renderer/L_71b2c9e2_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.226    aseg_driver/decimal_renderer/L_71b2c9e2_remainder0_carry_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.343 r  aseg_driver/decimal_renderer/L_71b2c9e2_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.343    aseg_driver/decimal_renderer/L_71b2c9e2_remainder0_carry__0_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.562 f  aseg_driver/decimal_renderer/L_71b2c9e2_remainder0_carry__1/O[0]
                         net (fo=5, routed)           1.336    13.898    L_reg/L_71b2c9e2_remainder0[8]
    SLICE_X60Y22         LUT5 (Prop_lut5_I4_O)        0.295    14.193 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.960    15.153    L_reg/i__carry__1_i_10_n_0
    SLICE_X60Y21         LUT4 (Prop_lut4_I0_O)        0.124    15.277 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.840    16.117    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I0_O)        0.124    16.241 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.808    17.049    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X60Y21         LUT3 (Prop_lut3_I2_O)        0.148    17.197 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.885    18.082    L_reg/i__carry_i_20__0_n_0
    SLICE_X61Y21         LUT3 (Prop_lut3_I1_O)        0.356    18.438 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.597    19.035    L_reg/i__carry_i_11_n_0
    SLICE_X59Y22         LUT2 (Prop_lut2_I1_O)        0.332    19.367 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.803    20.170    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X58Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.677 r  aseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.677    aseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.791 r  aseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.791    aseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.030 f  aseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.028    22.058    L_reg/L_71b2c9e2_remainder0_inferred__1/i__carry__2[2]
    SLICE_X58Y25         LUT5 (Prop_lut5_I1_O)        0.302    22.360 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.794    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X58Y25         LUT5 (Prop_lut5_I0_O)        0.124    22.918 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.842    23.759    aseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry__0_0
    SLICE_X61Y25         LUT2 (Prop_lut2_I0_O)        0.124    23.883 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.159    25.042    L_reg/i__carry_i_13_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I0_O)        0.124    25.166 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.571    25.738    L_reg/i__carry_i_24_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I4_O)        0.124    25.862 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.707    26.569    L_reg/i__carry_i_13_n_0
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.118    26.687 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.533    27.220    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18[0]
    SLICE_X59Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    27.929 r  aseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.929    aseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.043 r  aseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    28.052    aseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.166 r  aseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.166    aseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.388 r  aseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    29.209    aseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X58Y25         LUT6 (Prop_lut6_I5_O)        0.299    29.508 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.601    30.109    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I1_O)        0.124    30.233 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.847    31.080    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y24         LUT3 (Prop_lut3_I1_O)        0.124    31.204 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.002    32.206    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124    32.330 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.858    33.187    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X61Y25         LUT4 (Prop_lut4_I2_O)        0.124    33.311 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.885    37.197    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.765 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.765    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.565ns  (logic 11.298ns (31.766%)  route 24.267ns (68.234%))
  Logic Levels:           33  (CARRY4=10 LUT2=3 LUT3=4 LUT4=2 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X55Y11         FDRE                                         r  L_reg/D_registers_q_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.419     5.571 f  L_reg/D_registers_q_reg[2][5]/Q
                         net (fo=13, routed)          1.351     6.922    L_reg/M_sm_pac[5]
    SLICE_X54Y21         LUT5 (Prop_lut5_I4_O)        0.322     7.244 r  L_reg/L_71b2c9e2_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.859     8.103    L_reg/L_71b2c9e2_remainder0_carry_i_27_n_0
    SLICE_X55Y21         LUT6 (Prop_lut6_I5_O)        0.328     8.431 f  L_reg/L_71b2c9e2_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.107     9.538    L_reg/L_71b2c9e2_remainder0_carry_i_13_n_0
    SLICE_X57Y23         LUT2 (Prop_lut2_I0_O)        0.153     9.691 f  L_reg/L_71b2c9e2_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.802    10.493    L_reg/L_71b2c9e2_remainder0_carry_i_15_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I3_O)        0.327    10.820 r  L_reg/L_71b2c9e2_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.906    11.726    L_reg/L_71b2c9e2_remainder0_carry_i_8_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124    11.850 r  L_reg/L_71b2c9e2_remainder0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.850    aseg_driver/decimal_renderer/i__carry_i_6__2[3]
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.226 r  aseg_driver/decimal_renderer/L_71b2c9e2_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.226    aseg_driver/decimal_renderer/L_71b2c9e2_remainder0_carry_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.343 r  aseg_driver/decimal_renderer/L_71b2c9e2_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.343    aseg_driver/decimal_renderer/L_71b2c9e2_remainder0_carry__0_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.562 f  aseg_driver/decimal_renderer/L_71b2c9e2_remainder0_carry__1/O[0]
                         net (fo=5, routed)           1.336    13.898    L_reg/L_71b2c9e2_remainder0[8]
    SLICE_X60Y22         LUT5 (Prop_lut5_I4_O)        0.295    14.193 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.960    15.153    L_reg/i__carry__1_i_10_n_0
    SLICE_X60Y21         LUT4 (Prop_lut4_I0_O)        0.124    15.277 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.840    16.117    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I0_O)        0.124    16.241 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.808    17.049    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X60Y21         LUT3 (Prop_lut3_I2_O)        0.148    17.197 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.885    18.082    L_reg/i__carry_i_20__0_n_0
    SLICE_X61Y21         LUT3 (Prop_lut3_I1_O)        0.356    18.438 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.597    19.035    L_reg/i__carry_i_11_n_0
    SLICE_X59Y22         LUT2 (Prop_lut2_I1_O)        0.332    19.367 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.803    20.170    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X58Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.677 r  aseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.677    aseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.791 r  aseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.791    aseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.030 f  aseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.028    22.058    L_reg/L_71b2c9e2_remainder0_inferred__1/i__carry__2[2]
    SLICE_X58Y25         LUT5 (Prop_lut5_I1_O)        0.302    22.360 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.794    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X58Y25         LUT5 (Prop_lut5_I0_O)        0.124    22.918 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.842    23.759    aseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry__0_0
    SLICE_X61Y25         LUT2 (Prop_lut2_I0_O)        0.124    23.883 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.159    25.042    L_reg/i__carry_i_13_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I0_O)        0.124    25.166 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.571    25.738    L_reg/i__carry_i_24_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I4_O)        0.124    25.862 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.707    26.569    L_reg/i__carry_i_13_n_0
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.118    26.687 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.533    27.220    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18[0]
    SLICE_X59Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    27.929 r  aseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.929    aseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.043 r  aseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    28.052    aseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.166 r  aseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.166    aseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.388 r  aseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    29.209    aseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X58Y25         LUT6 (Prop_lut6_I5_O)        0.299    29.508 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.601    30.109    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I1_O)        0.124    30.233 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.847    31.080    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y24         LUT3 (Prop_lut3_I1_O)        0.124    31.204 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.002    32.206    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124    32.330 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.858    33.187    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X61Y25         LUT4 (Prop_lut4_I1_O)        0.150    33.337 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.602    36.939    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    40.717 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.717    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.520ns  (logic 11.890ns (33.474%)  route 23.630ns (66.526%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=5 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.478     5.630 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          1.568     7.198    L_reg/M_sm_pbc[4]
    SLICE_X53Y15         LUT5 (Prop_lut5_I3_O)        0.323     7.521 r  L_reg/L_71b2c9e2_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.803     8.324    L_reg/L_71b2c9e2_remainder0_carry_i_27__0_n_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.332     8.656 f  L_reg/L_71b2c9e2_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.668     9.324    L_reg/L_71b2c9e2_remainder0_carry_i_13__0_n_0
    SLICE_X51Y17         LUT3 (Prop_lut3_I1_O)        0.152     9.476 f  L_reg/L_71b2c9e2_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.669    10.144    L_reg/L_71b2c9e2_remainder0_carry_i_19__0_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I3_O)        0.360    10.504 r  L_reg/L_71b2c9e2_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.030    11.535    L_reg/L_71b2c9e2_remainder0_carry_i_10__0_n_0
    SLICE_X52Y16         LUT2 (Prop_lut2_I1_O)        0.326    11.861 r  L_reg/L_71b2c9e2_remainder0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    11.861    bseg_driver/decimal_renderer/i__carry_i_6__3_0[0]
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    12.469 r  bseg_driver/decimal_renderer/L_71b2c9e2_remainder0_carry/O[3]
                         net (fo=1, routed)           0.811    13.279    L_reg/L_71b2c9e2_remainder0_1[3]
    SLICE_X54Y15         LUT4 (Prop_lut4_I1_O)        0.307    13.586 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.666    15.253    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I3_O)        0.124    15.377 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.452    15.829    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X56Y15         LUT5 (Prop_lut5_I3_O)        0.150    15.979 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.921    16.900    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X56Y17         LUT5 (Prop_lut5_I4_O)        0.354    17.254 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.728    17.982    L_reg/i__carry_i_19__1_n_0
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.354    18.336 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.190    19.526    L_reg/i__carry_i_11__1_n_0
    SLICE_X59Y13         LUT2 (Prop_lut2_I1_O)        0.326    19.852 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.611    20.463    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X58Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.970 r  bseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.970    bseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.084 r  bseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.084    bseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.397 f  bseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.822    22.219    L_reg/L_71b2c9e2_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X59Y15         LUT5 (Prop_lut5_I0_O)        0.306    22.525 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.650    23.176    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X59Y14         LUT5 (Prop_lut5_I0_O)        0.124    23.300 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.773    24.073    L_reg/i__carry_i_14__0_0
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.118    24.191 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.875    25.066    L_reg/i__carry_i_25__1_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I0_O)        0.326    25.392 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           0.824    26.216    L_reg/i__carry_i_14__0_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I3_O)        0.124    26.340 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.584    26.924    L_reg/i__carry_i_13__1_n_0
    SLICE_X62Y13         LUT3 (Prop_lut3_I1_O)        0.150    27.074 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.962    28.035    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X60Y13         LUT5 (Prop_lut5_I0_O)        0.332    28.367 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.367    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.900 r  bseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.900    bseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.017 r  bseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.017    bseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.332 r  bseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.991    30.323    bseg_driver/decimal_renderer/L_71b2c9e2_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X61Y15         LUT6 (Prop_lut6_I0_O)        0.307    30.630 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.741    31.372    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I1_O)        0.124    31.496 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.733    32.229    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y15         LUT3 (Prop_lut3_I1_O)        0.124    32.353 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.685    33.038    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I4_O)        0.124    33.162 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.615    34.778    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y31         LUT4 (Prop_lut4_I2_O)        0.124    34.902 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.257    37.159    bseg_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.514    40.673 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.673    bseg[1]
    M4                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.243ns  (logic 1.456ns (64.924%)  route 0.787ns (35.076%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.589     1.533    bseg_driver/ctr/clk
    SLICE_X64Y17         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.312     2.009    bseg_driver/ctr/S[0]
    SLICE_X65Y21         LUT2 (Prop_lut2_I0_O)        0.045     2.054 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.475     2.528    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.776 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.776    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.277ns  (logic 1.454ns (63.843%)  route 0.823ns (36.157%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.589     1.533    bseg_driver/ctr/clk
    SLICE_X64Y17         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.290     1.987    bseg_driver/ctr/S[1]
    SLICE_X65Y21         LUT2 (Prop_lut2_I0_O)        0.045     2.032 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.533     2.565    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.810 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.810    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.312ns  (logic 1.350ns (58.373%)  route 0.962ns (41.627%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.594     1.538    display/clk
    SLICE_X58Y6          FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y6          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.962     2.641    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.850 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.850    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.326ns  (logic 1.479ns (63.565%)  route 0.848ns (36.435%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.589     1.533    bseg_driver/ctr/clk
    SLICE_X64Y17         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.697 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.290     1.987    bseg_driver/ctr/S[1]
    SLICE_X65Y21         LUT2 (Prop_lut2_I0_O)        0.046     2.033 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.557     2.590    bseg_OBUF[5]
    N4                   OBUF (Prop_obuf_I_O)         1.269     3.859 r  bseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.859    bseg[5]
    N4                                                                r  bseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.336ns  (logic 1.492ns (63.876%)  route 0.844ns (36.124%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.589     1.533    bseg_driver/ctr/clk
    SLICE_X64Y17         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.697 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.312     2.009    bseg_driver/ctr/S[0]
    SLICE_X65Y21         LUT2 (Prop_lut2_I1_O)        0.043     2.052 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.532     2.583    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.285     3.868 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.868    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.351ns  (logic 1.409ns (59.937%)  route 0.942ns (40.063%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.585     1.529    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.435     2.105    aseg_driver/ctr/S[0]
    SLICE_X64Y30         LUT2 (Prop_lut2_I1_O)        0.045     2.150 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.507     2.656    aseg_OBUF[5]
    N2                   OBUF (Prop_obuf_I_O)         1.223     3.879 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.879    aseg[5]
    N2                                                                r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.367ns  (logic 1.485ns (62.730%)  route 0.882ns (37.270%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.585     1.529    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.435     2.105    aseg_driver/ctr/S[0]
    SLICE_X64Y30         LUT2 (Prop_lut2_I1_O)        0.043     2.148 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.447     2.595    aseg_OBUF[11]
    P1                   OBUF (Prop_obuf_I_O)         1.301     3.896 r  aseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.896    aseg[11]
    P1                                                                r  aseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.368ns  (logic 1.419ns (59.940%)  route 0.948ns (40.060%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.585     1.529    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.435     2.105    aseg_driver/ctr/S[0]
    SLICE_X64Y30         LUT2 (Prop_lut2_I0_O)        0.045     2.150 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.514     2.663    aseg_OBUF[7]
    M1                   OBUF (Prop_obuf_I_O)         1.233     3.896 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.896    aseg[7]
    M1                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.428ns  (logic 1.482ns (61.034%)  route 0.946ns (38.966%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.585     1.529    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.435     2.105    aseg_driver/ctr/S[0]
    SLICE_X64Y30         LUT2 (Prop_lut2_I1_O)        0.043     2.148 r  aseg_driver/ctr/aseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.511     2.659    aseg_OBUF[8]
    P4                   OBUF (Prop_obuf_I_O)         1.298     3.957 r  aseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.957    aseg[8]
    P4                                                                r  aseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.428ns  (logic 1.360ns (56.024%)  route 1.068ns (43.976%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.594     1.538    display/clk
    SLICE_X58Y4          FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=8, routed)           1.068     2.747    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.219     3.966 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.966    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.510ns  (logic 1.643ns (29.819%)  route 3.867ns (70.181%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.231     4.750    reset_cond/butt_reset_IBUF
    SLICE_X53Y14         LUT1 (Prop_lut1_I0_O)        0.124     4.874 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.636     5.510    reset_cond/M_reset_cond_in
    SLICE_X53Y14         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.447     4.852    reset_cond/clk
    SLICE_X53Y14         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.510ns  (logic 1.643ns (29.819%)  route 3.867ns (70.181%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.231     4.750    reset_cond/butt_reset_IBUF
    SLICE_X53Y14         LUT1 (Prop_lut1_I0_O)        0.124     4.874 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.636     5.510    reset_cond/M_reset_cond_in
    SLICE_X53Y14         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.447     4.852    reset_cond/clk
    SLICE_X53Y14         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.510ns  (logic 1.643ns (29.819%)  route 3.867ns (70.181%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.231     4.750    reset_cond/butt_reset_IBUF
    SLICE_X53Y14         LUT1 (Prop_lut1_I0_O)        0.124     4.874 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.636     5.510    reset_cond/M_reset_cond_in
    SLICE_X53Y14         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.447     4.852    reset_cond/clk
    SLICE_X53Y14         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.510ns  (logic 1.643ns (29.819%)  route 3.867ns (70.181%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.231     4.750    reset_cond/butt_reset_IBUF
    SLICE_X53Y14         LUT1 (Prop_lut1_I0_O)        0.124     4.874 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.636     5.510    reset_cond/M_reset_cond_in
    SLICE_X53Y14         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.447     4.852    reset_cond/clk
    SLICE_X53Y14         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1977299171[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.157ns  (logic 1.640ns (39.453%)  route 2.517ns (60.547%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.517     4.033    forLoop_idx_0_1977299171[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X34Y5          LUT1 (Prop_lut1_I0_O)        0.124     4.157 r  forLoop_idx_0_1977299171[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.157    forLoop_idx_0_1977299171[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X34Y5          FDRE                                         r  forLoop_idx_0_1977299171[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.444     4.849    forLoop_idx_0_1977299171[0].cond_butt_sel_desel/sync/clk
    SLICE_X34Y5          FDRE                                         r  forLoop_idx_0_1977299171[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_195993351[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.097ns  (logic 1.653ns (40.350%)  route 2.444ns (59.650%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.444     3.973    forLoop_idx_0_195993351[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.097 r  forLoop_idx_0_195993351[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.097    forLoop_idx_0_195993351[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X28Y9          FDRE                                         r  forLoop_idx_0_195993351[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.445     4.850    forLoop_idx_0_195993351[3].cond_butt_dirs/sync/clk
    SLICE_X28Y9          FDRE                                         r  forLoop_idx_0_195993351[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_195993351[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.089ns  (logic 1.630ns (39.875%)  route 2.458ns (60.125%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.458     3.965    forLoop_idx_0_195993351[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X38Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.089 r  forLoop_idx_0_195993351[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.089    forLoop_idx_0_195993351[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X38Y30         FDRE                                         r  forLoop_idx_0_195993351[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.434     4.839    forLoop_idx_0_195993351[0].cond_butt_dirs/sync/clk
    SLICE_X38Y30         FDRE                                         r  forLoop_idx_0_195993351[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_195993351[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.088ns  (logic 1.624ns (39.730%)  route 2.464ns (60.270%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.464     3.964    forLoop_idx_0_195993351[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.088 r  forLoop_idx_0_195993351[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.088    forLoop_idx_0_195993351[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X28Y9          FDRE                                         r  forLoop_idx_0_195993351[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.445     4.850    forLoop_idx_0_195993351[1].cond_butt_dirs/sync/clk
    SLICE_X28Y9          FDRE                                         r  forLoop_idx_0_195993351[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1977299171[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.029ns  (logic 1.639ns (40.670%)  route 2.390ns (59.330%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.390     3.905    forLoop_idx_0_1977299171[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X34Y5          LUT1 (Prop_lut1_I0_O)        0.124     4.029 r  forLoop_idx_0_1977299171[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.029    forLoop_idx_0_1977299171[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X34Y5          FDRE                                         r  forLoop_idx_0_1977299171[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.444     4.849    forLoop_idx_0_1977299171[1].cond_butt_sel_desel/sync/clk
    SLICE_X34Y5          FDRE                                         r  forLoop_idx_0_1977299171[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.993ns  (logic 1.474ns (36.908%)  route 2.519ns (63.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           2.519     3.993    butt_cond/sync/D[0]
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.430     4.834    butt_cond/sync/clk
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_195993351[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.263ns  (logic 0.347ns (27.460%)  route 0.916ns (72.540%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.916     1.218    forLoop_idx_0_195993351[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y12         LUT1 (Prop_lut1_I0_O)        0.045     1.263 r  forLoop_idx_0_195993351[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.263    forLoop_idx_0_195993351[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X28Y12         FDRE                                         r  forLoop_idx_0_195993351[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.829     2.019    forLoop_idx_0_195993351[2].cond_butt_dirs/sync/clk
    SLICE_X28Y12         FDRE                                         r  forLoop_idx_0_195993351[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.357ns  (logic 0.330ns (24.318%)  route 1.027ns (75.682%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.027     1.312    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X34Y2          LUT1 (Prop_lut1_I0_O)        0.045     1.357 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.357    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X34Y2          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.832     2.022    cond_butt_next_play/sync/clk
    SLICE_X34Y2          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1977299171[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.383ns  (logic 0.327ns (23.640%)  route 1.056ns (76.360%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.056     1.338    forLoop_idx_0_1977299171[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X34Y5          LUT1 (Prop_lut1_I0_O)        0.045     1.383 r  forLoop_idx_0_1977299171[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.383    forLoop_idx_0_1977299171[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X34Y5          FDRE                                         r  forLoop_idx_0_1977299171[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.831     2.021    forLoop_idx_0_1977299171[1].cond_butt_sel_desel/sync/clk
    SLICE_X34Y5          FDRE                                         r  forLoop_idx_0_1977299171[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_195993351[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.387ns  (logic 0.313ns (22.559%)  route 1.074ns (77.441%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.074     1.342    forLoop_idx_0_195993351[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.387 r  forLoop_idx_0_195993351[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.387    forLoop_idx_0_195993351[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X28Y9          FDRE                                         r  forLoop_idx_0_195993351[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.832     2.022    forLoop_idx_0_195993351[1].cond_butt_dirs/sync/clk
    SLICE_X28Y9          FDRE                                         r  forLoop_idx_0_195993351[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_195993351[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.400ns  (logic 0.341ns (24.384%)  route 1.059ns (75.616%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.059     1.355    forLoop_idx_0_195993351[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.400 r  forLoop_idx_0_195993351[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.400    forLoop_idx_0_195993351[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X28Y9          FDRE                                         r  forLoop_idx_0_195993351[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.832     2.022    forLoop_idx_0_195993351[3].cond_butt_dirs/sync/clk
    SLICE_X28Y9          FDRE                                         r  forLoop_idx_0_195993351[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.403ns  (logic 0.242ns (17.225%)  route 1.161ns (82.775%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.161     1.403    butt_cond/sync/D[0]
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.824     2.014    butt_cond/sync/clk
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_195993351[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.404ns  (logic 0.319ns (22.710%)  route 1.085ns (77.290%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.085     1.359    forLoop_idx_0_195993351[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X38Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.404 r  forLoop_idx_0_195993351[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.404    forLoop_idx_0_195993351[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X38Y30         FDRE                                         r  forLoop_idx_0_195993351[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.822     2.012    forLoop_idx_0_195993351[0].cond_butt_dirs/sync/clk
    SLICE_X38Y30         FDRE                                         r  forLoop_idx_0_195993351[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1977299171[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.423ns  (logic 0.329ns (23.098%)  route 1.094ns (76.902%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.094     1.378    forLoop_idx_0_1977299171[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X34Y5          LUT1 (Prop_lut1_I0_O)        0.045     1.423 r  forLoop_idx_0_1977299171[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.423    forLoop_idx_0_1977299171[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X34Y5          FDRE                                         r  forLoop_idx_0_1977299171[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.831     2.021    forLoop_idx_0_1977299171[0].cond_butt_sel_desel/sync/clk
    SLICE_X34Y5          FDRE                                         r  forLoop_idx_0_1977299171[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.989ns  (logic 0.331ns (16.658%)  route 1.658ns (83.342%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.426     1.712    reset_cond/butt_reset_IBUF
    SLICE_X53Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.757 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.232     1.989    reset_cond/M_reset_cond_in
    SLICE_X53Y14         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.832     2.022    reset_cond/clk
    SLICE_X53Y14         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.989ns  (logic 0.331ns (16.658%)  route 1.658ns (83.342%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.426     1.712    reset_cond/butt_reset_IBUF
    SLICE_X53Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.757 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.232     1.989    reset_cond/M_reset_cond_in
    SLICE_X53Y14         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.832     2.022    reset_cond/clk
    SLICE_X53Y14         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C





