# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do pll_alt_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/lessions/lessions_on_net/prog_with_comments/prj_pll_alt_006 {E:/lessions/lessions_on_net/prog_with_comments/prj_pll_alt_006/pll_100m.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:59 on Jun 18,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/lessions/lessions_on_net/prog_with_comments/prj_pll_alt_006" E:/lessions/lessions_on_net/prog_with_comments/prj_pll_alt_006/pll_100m.v 
# -- Compiling module pll_100m
# 
# Top level modules:
# 	pll_100m
# End time: 17:10:59 on Jun 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/lessions/lessions_on_net/prog_with_comments/prj_pll_alt_006 {E:/lessions/lessions_on_net/prog_with_comments/prj_pll_alt_006/pll_alt_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:59 on Jun 18,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/lessions/lessions_on_net/prog_with_comments/prj_pll_alt_006" E:/lessions/lessions_on_net/prog_with_comments/prj_pll_alt_006/pll_alt_top.v 
# -- Compiling module pll_alt_top
# 
# Top level modules:
# 	pll_alt_top
# End time: 17:10:59 on Jun 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/lessions/lessions_on_net/prog_with_comments/prj_pll_alt_006 {E:/lessions/lessions_on_net/prog_with_comments/prj_pll_alt_006/freq_div_in_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:59 on Jun 18,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/lessions/lessions_on_net/prog_with_comments/prj_pll_alt_006" E:/lessions/lessions_on_net/prog_with_comments/prj_pll_alt_006/freq_div_in_clk.v 
# -- Compiling module freq_div_in_clk
# 
# Top level modules:
# 	freq_div_in_clk
# End time: 17:10:59 on Jun 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/lessions/lessions_on_net/prog_with_comments/prj_pll_alt_006 {E:/lessions/lessions_on_net/prog_with_comments/prj_pll_alt_006/freq_div_in_pul.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:59 on Jun 18,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/lessions/lessions_on_net/prog_with_comments/prj_pll_alt_006" E:/lessions/lessions_on_net/prog_with_comments/prj_pll_alt_006/freq_div_in_pul.v 
# -- Compiling module freq_div_in_pul
# 
# Top level modules:
# 	freq_div_in_pul
# End time: 17:10:59 on Jun 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/lessions/lessions_on_net/prog_with_comments/prj_pll_alt_006/db {E:/lessions/lessions_on_net/prog_with_comments/prj_pll_alt_006/db/pll_100m_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:59 on Jun 18,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/lessions/lessions_on_net/prog_with_comments/prj_pll_alt_006/db" E:/lessions/lessions_on_net/prog_with_comments/prj_pll_alt_006/db/pll_100m_altpll.v 
# -- Compiling module pll_100m_altpll
# 
# Top level modules:
# 	pll_100m_altpll
# End time: 17:11:00 on Jun 18,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/lessions/lessions_on_net/prog_with_comments/prj_pll_alt_006 {E:/lessions/lessions_on_net/prog_with_comments/prj_pll_alt_006/pll_alt_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:00 on Jun 18,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/lessions/lessions_on_net/prog_with_comments/prj_pll_alt_006" E:/lessions/lessions_on_net/prog_with_comments/prj_pll_alt_006/pll_alt_tb.v 
# -- Compiling module pll_tb
# 
# Top level modules:
# 	pll_tb
# End time: 17:11:00 on Jun 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclone10lp_ver -L rtl_work -L work -voptargs="+acc"  pll_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclone10lp_ver -L rtl_work -L work -voptargs=""+acc"" pll_tb 
# Start time: 17:11:00 on Jun 18,2020
# Loading work.pll_tb
# Loading work.pll_alt_top
# Loading work.freq_div_in_clk
# Loading work.freq_div_in_pul
# Loading work.pll_100m
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone 10 LP PLL locked to incoming clock
# Time: 100000  Instance: pll_tb.pll_altera_inst.pll_100m_inst.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : E:/lessions/lessions_on_net/prog_with_comments/prj_pll_alt_006/pll_alt_tb.v(17)
#    Time: 10 us  Iteration: 0  Instance: /pll_tb
# Break in Module pll_tb at E:/lessions/lessions_on_net/prog_with_comments/prj_pll_alt_006/pll_alt_tb.v line 17
add wave -position end  sim:/pll_tb/pll_altera_inst/locked
add wave -position end  sim:/pll_tb/pll_altera_inst/clk_100m
add wave -position end  sim:/pll_tb/pll_altera_inst/us_p
add wave -position end  sim:/pll_tb/pll_altera_inst/ms_p
restart
run
#  Note : Cyclone 10 LP PLL locked to incoming clock
# Time: 100000  Instance: pll_tb.pll_altera_inst.pll_100m_inst.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : E:/lessions/lessions_on_net/prog_with_comments/prj_pll_alt_006/pll_alt_tb.v(17)
#    Time: 10 us  Iteration: 0  Instance: /pll_tb
# Break in Module pll_tb at E:/lessions/lessions_on_net/prog_with_comments/prj_pll_alt_006/pll_alt_tb.v line 17
run
run
run
run
# End time: 17:13:04 on Jun 18,2020, Elapsed time: 0:02:04
# Errors: 0, Warnings: 0
