<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Bus-based Cache Simulator: Cache Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="custom_doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Bus-based Cache Simulator
   &#160;<span id="projectnumber">v3.0</span>
   </div>
   <div id="projectbrief">A tool for education in computing - learn about coherence protocols, replacement policies, and SMP vs DSM</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pri-methods">Private Member Functions</a> &#124;
<a href="#pri-attribs">Private Attributes</a>  </div>
  <div class="headertitle">
<div class="title">Cache Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>An L1 <a class="el" href="classCache.html" title="An L1 Cache with coherence protocol and replacement policy.">Cache</a> with coherence protocol and replacement policy.  
 <a href="classCache.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="cache_8h_source.html">cache.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for Cache:</div>
<div class="dyncontent">
<div class="center"><img src="classCache__inherit__graph.png" border="0" usemap="#aCache_inherit__map" alt="Inheritance graph"/></div>
<map name="aCache_inherit__map" id="aCache_inherit__map">
<area shape="rect" title="An L1 Cache with coherence protocol and replacement policy." alt="" coords="19,80,81,107"/>
<area shape="rect" href="classCacheABC.html" title="The cache interface." alt="" coords="5,5,95,32"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for Cache:</div>
<div class="dyncontent">
<div class="center"><img src="classCache__coll__graph.png" border="0" usemap="#aCache_coll__map" alt="Collaboration graph"/></div>
<map name="aCache_coll__map" id="aCache_coll__map">
<area shape="rect" title="An L1 Cache with coherence protocol and replacement policy." alt="" coords="181,184,243,211"/>
<area shape="rect" href="classMemorySystem.html" title="The MemorySystem class connecting multiple caches and main memory." alt="" coords="69,273,195,300"/>
<area shape="rect" href="classCacheABC.html" title="The cache interface." alt="" coords="222,5,311,32"/>
<area shape="rect" href="classCoherenceProtocol.html" title="The base class for coherence protocols." alt="" coords="195,95,339,121"/>
<area shape="rect" href="classReplacementPolicy.html" title="The base class for replacement policies." alt="" coords="363,95,509,121"/>
<area shape="rect" href="structcache__config.html" title="Configuration for an individual memory system." alt="" coords="5,95,112,121"/>
<area shape="rect" href="structcache__line.html" title="Cache line fields (without data field)" alt="" coords="533,95,624,121"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a1dea1da449f64eac4f3da0dcebb551ce"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCache.html#a1dea1da449f64eac4f3da0dcebb551ce">Cache</a> (<a class="el" href="classMemorySystem.html">MemorySystem</a> &amp;<a class="el" href="classCache.html#a3cdca2023716e3b61d2c4a1d8e796faf">memory_system</a>, uint32_t <a class="el" href="classCache.html#afa21479ccd4c93c1f598d255189bfedd">cache_id</a>, <a class="el" href="structcache__config.html">cache_config</a> &amp;<a class="el" href="classCache.html#aae242b70ee5ebd371e17bdb32680d191">config</a>)</td></tr>
<tr class="memdesc:a1dea1da449f64eac4f3da0dcebb551ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Construct a new cache.  <a href="classCache.html#a1dea1da449f64eac4f3da0dcebb551ce">More...</a><br /></td></tr>
<tr class="separator:a1dea1da449f64eac4f3da0dcebb551ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d696392cb164bfc613350e2cfae2c75"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCache.html#a2d696392cb164bfc613350e2cfae2c75">receivePrRd</a> (<a class="el" href="typedefs_8h.html#a9ebd1e228aedd29e18d3dffa6f49e75a">addr_t</a> addr)</td></tr>
<tr class="memdesc:a2d696392cb164bfc613350e2cfae2c75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Issue a PrRd message to this cache.  <a href="classCache.html#a2d696392cb164bfc613350e2cfae2c75">More...</a><br /></td></tr>
<tr class="separator:a2d696392cb164bfc613350e2cfae2c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb1183ab6577038b0f84417ba37a5fcb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCache.html#adb1183ab6577038b0f84417ba37a5fcb">receivePrWr</a> (<a class="el" href="typedefs_8h.html#a9ebd1e228aedd29e18d3dffa6f49e75a">addr_t</a> addr)</td></tr>
<tr class="memdesc:adb1183ab6577038b0f84417ba37a5fcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Issue a PrWr message to this cache.  <a href="classCache.html#adb1183ab6577038b0f84417ba37a5fcb">More...</a><br /></td></tr>
<tr class="separator:adb1183ab6577038b0f84417ba37a5fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a938d27b50cad98a6d2bdc05af9918346"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCache.html#a938d27b50cad98a6d2bdc05af9918346">issueBusMsg</a> (<a class="el" href="typedefs_8h.html#aa10a9b8c96eca72d094ff96cb6df0157">bus_msg_e</a> bus_msg)</td></tr>
<tr class="memdesc:a938d27b50cad98a6d2bdc05af9918346"><td class="mdescLeft">&#160;</td><td class="mdescRight">Issue a BusRd message to neighboring caches.  <a href="classCache.html#a938d27b50cad98a6d2bdc05af9918346">More...</a><br /></td></tr>
<tr class="separator:a938d27b50cad98a6d2bdc05af9918346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f877ba483e006d239e45028276a2432"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCache.html#a5f877ba483e006d239e45028276a2432">receiveBusMsg</a> (<a class="el" href="typedefs_8h.html#aa10a9b8c96eca72d094ff96cb6df0157">bus_msg_e</a> bus_msg, <a class="el" href="typedefs_8h.html#a9ebd1e228aedd29e18d3dffa6f49e75a">addr_t</a> addr)</td></tr>
<tr class="memdesc:a5f877ba483e006d239e45028276a2432"><td class="mdescLeft">&#160;</td><td class="mdescRight">Issue a bus message to this cache.  <a href="classCache.html#a5f877ba483e006d239e45028276a2432">More...</a><br /></td></tr>
<tr class="separator:a5f877ba483e006d239e45028276a2432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64772464b70ca5a66aa6deefee19a817"><td class="memItemLeft" align="right" valign="top"><a class="el" href="typedefs_8h.html#a52b77dcd6180d54d314b8cbf0b4dc2d9">state_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCache.html#a64772464b70ca5a66aa6deefee19a817">getLineState</a> (uint32_t set_idx, uint32_t way_idx)</td></tr>
<tr class="memdesc:a64772464b70ca5a66aa6deefee19a817"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the state of a line in the cache.  <a href="classCache.html#a64772464b70ca5a66aa6deefee19a817">More...</a><br /></td></tr>
<tr class="separator:a64772464b70ca5a66aa6deefee19a817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b0818a872347ed2c4f16e892c363b72"><td class="memItemLeft" align="right" valign="top">size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCache.html#a1b0818a872347ed2c4f16e892c363b72">getTimestamp</a> (<a class="el" href="typedefs_8h.html#a9ebd1e228aedd29e18d3dffa6f49e75a">addr_t</a> addr)</td></tr>
<tr class="memdesc:a1b0818a872347ed2c4f16e892c363b72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the access number of the most recent edit to a cache line.  <a href="classCache.html#a1b0818a872347ed2c4f16e892c363b72">More...</a><br /></td></tr>
<tr class="separator:a1b0818a872347ed2c4f16e892c363b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2c206e33f3de926b1c0bc4866925d62"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCache.html#ab2c206e33f3de926b1c0bc4866925d62">printStats</a> ()</td></tr>
<tr class="memdesc:ab2c206e33f3de926b1c0bc4866925d62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Print simulation run statistics in CSV format (headerless)  <a href="classCache.html#ab2c206e33f3de926b1c0bc4866925d62">More...</a><br /></td></tr>
<tr class="separator:ab2c206e33f3de926b1c0bc4866925d62"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-methods"></a>
Private Member Functions</h2></td></tr>
<tr class="memitem:af9daee833c517fb6282ad11b5fd3c8d0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCache.html#af9daee833c517fb6282ad11b5fd3c8d0">stateChangeStatistic</a> (<a class="el" href="typedefs_8h.html#a52b77dcd6180d54d314b8cbf0b4dc2d9">state_e</a> before, <a class="el" href="typedefs_8h.html#a52b77dcd6180d54d314b8cbf0b4dc2d9">state_e</a> after)</td></tr>
<tr class="memdesc:af9daee833c517fb6282ad11b5fd3c8d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update the correct state transition statistic.  <a href="classCache.html#af9daee833c517fb6282ad11b5fd3c8d0">More...</a><br /></td></tr>
<tr class="separator:af9daee833c517fb6282ad11b5fd3c8d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac975718313e52d43774f53fe6e72516b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structcache__line.html">cache_line</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCache.html#ac975718313e52d43774f53fe6e72516b">allocate</a> (<a class="el" href="typedefs_8h.html#a9ebd1e228aedd29e18d3dffa6f49e75a">addr_t</a> addr)</td></tr>
<tr class="memdesc:ac975718313e52d43774f53fe6e72516b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize a line in the cache, performing a writeback if necessary.  <a href="classCache.html#ac975718313e52d43774f53fe6e72516b">More...</a><br /></td></tr>
<tr class="separator:ac975718313e52d43774f53fe6e72516b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3ef48876ecee2b0f540aedc1ca53ed9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structcache__line.html">cache_line</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCache.html#ae3ef48876ecee2b0f540aedc1ca53ed9">findLine</a> (<a class="el" href="typedefs_8h.html#a9ebd1e228aedd29e18d3dffa6f49e75a">addr_t</a> addr)</td></tr>
<tr class="memdesc:ae3ef48876ecee2b0f540aedc1ca53ed9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Locate a line in the cache.  <a href="classCache.html#ae3ef48876ecee2b0f540aedc1ca53ed9">More...</a><br /></td></tr>
<tr class="separator:ae3ef48876ecee2b0f540aedc1ca53ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-attribs"></a>
Private Attributes</h2></td></tr>
<tr class="memitem:a3cdca2023716e3b61d2c4a1d8e796faf"><td class="memItemLeft" align="right" valign="top"><a id="a3cdca2023716e3b61d2c4a1d8e796faf"></a>
<a class="el" href="classMemorySystem.html">MemorySystem</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCache.html#a3cdca2023716e3b61d2c4a1d8e796faf">memory_system</a></td></tr>
<tr class="memdesc:a3cdca2023716e3b61d2c4a1d8e796faf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parent memory system. <br /></td></tr>
<tr class="separator:a3cdca2023716e3b61d2c4a1d8e796faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae242b70ee5ebd371e17bdb32680d191"><td class="memItemLeft" align="right" valign="top"><a id="aae242b70ee5ebd371e17bdb32680d191"></a>
<a class="el" href="structcache__config.html">cache_config</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCache.html#aae242b70ee5ebd371e17bdb32680d191">config</a></td></tr>
<tr class="memdesc:aae242b70ee5ebd371e17bdb32680d191"><td class="mdescLeft">&#160;</td><td class="mdescRight">Config from the parent memory system. <br /></td></tr>
<tr class="separator:aae242b70ee5ebd371e17bdb32680d191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa28053c7c31aa82e3821a4b10071386f"><td class="memItemLeft" align="right" valign="top"><a id="aa28053c7c31aa82e3821a4b10071386f"></a>
<a class="el" href="classCoherenceProtocol.html">CoherenceProtocol</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCache.html#aa28053c7c31aa82e3821a4b10071386f">coherence_protocol</a></td></tr>
<tr class="memdesc:aa28053c7c31aa82e3821a4b10071386f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coherence protocol used by this cache. <br /></td></tr>
<tr class="separator:aa28053c7c31aa82e3821a4b10071386f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90ed3d72d94984683412818d9122f3cb"><td class="memItemLeft" align="right" valign="top"><a id="a90ed3d72d94984683412818d9122f3cb"></a>
<a class="el" href="classReplacementPolicy.html">ReplacementPolicy</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCache.html#a90ed3d72d94984683412818d9122f3cb">replacement_policy</a></td></tr>
<tr class="memdesc:a90ed3d72d94984683412818d9122f3cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Replacement policy used by this cache. <br /></td></tr>
<tr class="separator:a90ed3d72d94984683412818d9122f3cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a726d2b40fcfef6168ddafbd1ae834c45"><td class="memItemLeft" align="right" valign="top"><a id="a726d2b40fcfef6168ddafbd1ae834c45"></a>
<a class="el" href="structcache__line.html">cache_line</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCache.html#a726d2b40fcfef6168ddafbd1ae834c45">lines</a></td></tr>
<tr class="memdesc:a726d2b40fcfef6168ddafbd1ae834c45"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classCache.html" title="An L1 Cache with coherence protocol and replacement policy.">Cache</a> lines contained in this cache. <br /></td></tr>
<tr class="separator:a726d2b40fcfef6168ddafbd1ae834c45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa21479ccd4c93c1f598d255189bfedd"><td class="memItemLeft" align="right" valign="top"><a id="afa21479ccd4c93c1f598d255189bfedd"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCache.html#afa21479ccd4c93c1f598d255189bfedd">cache_id</a></td></tr>
<tr class="memdesc:afa21479ccd4c93c1f598d255189bfedd"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID of this cache. <br /></td></tr>
<tr class="separator:afa21479ccd4c93c1f598d255189bfedd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13958292871976fe9ec8de21c18e98a0"><td class="memItemLeft" align="right" valign="top"><a id="a13958292871976fe9ec8de21c18e98a0"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCache.html#a13958292871976fe9ec8de21c18e98a0">num_sets</a></td></tr>
<tr class="memdesc:a13958292871976fe9ec8de21c18e98a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">The number of sets in the cache. <br /></td></tr>
<tr class="separator:a13958292871976fe9ec8de21c18e98a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a681c9e444ec7119279269cbc5330f6f2"><td class="memItemLeft" align="right" valign="top"><a id="a681c9e444ec7119279269cbc5330f6f2"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCache.html#a681c9e444ec7119279269cbc5330f6f2">line_offset</a></td></tr>
<tr class="memdesc:a681c9e444ec7119279269cbc5330f6f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of bits that come before the line offset field. <br /></td></tr>
<tr class="separator:a681c9e444ec7119279269cbc5330f6f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2507bcbd8cbb3998b683a50bcc93ebd0"><td class="memItemLeft" align="right" valign="top"><a id="a2507bcbd8cbb3998b683a50bcc93ebd0"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCache.html#a2507bcbd8cbb3998b683a50bcc93ebd0">tag_offset</a></td></tr>
<tr class="memdesc:a2507bcbd8cbb3998b683a50bcc93ebd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of bits that come before the tag field. <br /></td></tr>
<tr class="separator:a2507bcbd8cbb3998b683a50bcc93ebd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91563d08af0d237f269d4707226fb65a"><td class="memItemLeft" align="right" valign="top"><a id="a91563d08af0d237f269d4707226fb65a"></a>
size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCache.html#a91563d08af0d237f269d4707226fb65a">statistics</a> [<a class="el" href="typedefs_8h.html#a59b9f0509556ef62507aae83719a2805aa3d0c2522686b9a8afee5989a3d9e7c1">N_STATISTICS</a>] = { 0 }</td></tr>
<tr class="memdesc:a91563d08af0d237f269d4707226fb65a"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classCache.html" title="An L1 Cache with coherence protocol and replacement policy.">Cache</a> runtime statistics. <br /></td></tr>
<tr class="separator:a91563d08af0d237f269d4707226fb65a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add59071c30bc57671e63bd0f75119186"><td class="memItemLeft" align="right" valign="top"><a class="el" href="typedefs_8h.html#a9ebd1e228aedd29e18d3dffa6f49e75a">addr_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCache.html#add59071c30bc57671e63bd0f75119186">curr_access_addr</a></td></tr>
<tr class="memdesc:add59071c30bc57671e63bd0f75119186"><td class="mdescLeft">&#160;</td><td class="mdescRight">The address being accessed by the current processor read or write.  <a href="classCache.html#add59071c30bc57671e63bd0f75119186">More...</a><br /></td></tr>
<tr class="separator:add59071c30bc57671e63bd0f75119186"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>An L1 <a class="el" href="classCache.html" title="An L1 Cache with coherence protocol and replacement policy.">Cache</a> with coherence protocol and replacement policy. </p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a1dea1da449f64eac4f3da0dcebb551ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dea1da449f64eac4f3da0dcebb551ce">&#9670;&nbsp;</a></span>Cache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Cache::Cache </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classMemorySystem.html">MemorySystem</a> &amp;&#160;</td>
          <td class="paramname"><em>memory_system</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cache_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structcache__config.html">cache_config</a> &amp;&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Construct a new cache. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">memory_system</td><td>The parent memory system </td></tr>
    <tr><td class="paramname">cache_id</td><td>The ID of this cache </td></tr>
    <tr><td class="paramname">config</td><td>The configuration of the parent memory system </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="ac975718313e52d43774f53fe6e72516b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac975718313e52d43774f53fe6e72516b">&#9670;&nbsp;</a></span>allocate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structcache__line.html">cache_line</a> * Cache::allocate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="typedefs_8h.html#a9ebd1e228aedd29e18d3dffa6f49e75a">addr_t</a>&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Initialize a line in the cache, performing a writeback if necessary. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">addr</td><td>The address that requires caching </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>A pointer to the newly initialized cache line </dd></dl>
<dl class="section note"><dt>Note</dt><dd>The line's state will be 'Invalid' </dd></dl>

</div>
</div>
<a id="ae3ef48876ecee2b0f540aedc1ca53ed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3ef48876ecee2b0f540aedc1ca53ed9">&#9670;&nbsp;</a></span>findLine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structcache__line.html">cache_line</a> * Cache::findLine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="typedefs_8h.html#a9ebd1e228aedd29e18d3dffa6f49e75a">addr_t</a>&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Locate a line in the cache. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">addr</td><td>The address being accessed </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>A pointer to the line if found, else nullptr </dd></dl>

</div>
</div>
<a id="a64772464b70ca5a66aa6deefee19a817"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64772464b70ca5a66aa6deefee19a817">&#9670;&nbsp;</a></span>getLineState()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="typedefs_8h.html#a52b77dcd6180d54d314b8cbf0b4dc2d9">state_e</a> Cache::getLineState </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>set_idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>way_idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the state of a line in the cache. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">set_idx</td><td>The index of the set containing the line </td></tr>
    <tr><td class="paramname">way_idx</td><td>The index of the way containing the line (0 to assoc-1) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The state of the cache line </dd></dl>

<p>Implements <a class="el" href="classCacheABC.html#a3f1554f17d0090f72eb7bef4bf4a0ecf">CacheABC</a>.</p>

</div>
</div>
<a id="a1b0818a872347ed2c4f16e892c363b72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b0818a872347ed2c4f16e892c363b72">&#9670;&nbsp;</a></span>getTimestamp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">size_t Cache::getTimestamp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="typedefs_8h.html#a9ebd1e228aedd29e18d3dffa6f49e75a">addr_t</a>&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the access number of the most recent edit to a cache line. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">addr</td><td>The address to ckeck </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The timestamp of the cache line if the address is in the cache, otherwise 0 </dd></dl>

</div>
</div>
<a id="a938d27b50cad98a6d2bdc05af9918346"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a938d27b50cad98a6d2bdc05af9918346">&#9670;&nbsp;</a></span>issueBusMsg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool Cache::issueBusMsg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="typedefs_8h.html#aa10a9b8c96eca72d094ff96cb6df0157">bus_msg_e</a>&#160;</td>
          <td class="paramname"><em>bus_msg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Issue a BusRd message to neighboring caches. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bus_msg</td><td>The specific bus message </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>True if the 'COPIES-EXIST' line was asserted </dd></dl>

<p>Implements <a class="el" href="classCacheABC.html#a537517291b33eb2d06287dd9d0f321b9">CacheABC</a>.</p>

</div>
</div>
<a id="ab2c206e33f3de926b1c0bc4866925d62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2c206e33f3de926b1c0bc4866925d62">&#9670;&nbsp;</a></span>printStats()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Cache::printStats </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Print simulation run statistics in CSV format (headerless) </p>
<dl class="section note"><dt>Note</dt><dd>Does not produce output if the cache is unused </dd></dl>

</div>
</div>
<a id="a5f877ba483e006d239e45028276a2432"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f877ba483e006d239e45028276a2432">&#9670;&nbsp;</a></span>receiveBusMsg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Cache::receiveBusMsg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="typedefs_8h.html#aa10a9b8c96eca72d094ff96cb6df0157">bus_msg_e</a>&#160;</td>
          <td class="paramname"><em>bus_msg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="typedefs_8h.html#a9ebd1e228aedd29e18d3dffa6f49e75a">addr_t</a>&#160;</td>
          <td class="paramname"><em>addr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Issue a bus message to this cache. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bus_msg</td><td>The specific bus message </td></tr>
    <tr><td class="paramname">addr</td><td>The address accessed </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a2d696392cb164bfc613350e2cfae2c75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d696392cb164bfc613350e2cfae2c75">&#9670;&nbsp;</a></span>receivePrRd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Cache::receivePrRd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="typedefs_8h.html#a9ebd1e228aedd29e18d3dffa6f49e75a">addr_t</a>&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Issue a PrRd message to this cache. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">addr</td><td>The address accessed </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="adb1183ab6577038b0f84417ba37a5fcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb1183ab6577038b0f84417ba37a5fcb">&#9670;&nbsp;</a></span>receivePrWr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Cache::receivePrWr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="typedefs_8h.html#a9ebd1e228aedd29e18d3dffa6f49e75a">addr_t</a>&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Issue a PrWr message to this cache. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">addr</td><td>The address accessed </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af9daee833c517fb6282ad11b5fd3c8d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9daee833c517fb6282ad11b5fd3c8d0">&#9670;&nbsp;</a></span>stateChangeStatistic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Cache::stateChangeStatistic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="typedefs_8h.html#a52b77dcd6180d54d314b8cbf0b4dc2d9">state_e</a>&#160;</td>
          <td class="paramname"><em>before</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="typedefs_8h.html#a52b77dcd6180d54d314b8cbf0b4dc2d9">state_e</a>&#160;</td>
          <td class="paramname"><em>after</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Update the correct state transition statistic. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">before</td><td>The state the line was in before </td></tr>
    <tr><td class="paramname">after</td><td>The new state of the line </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="add59071c30bc57671e63bd0f75119186"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add59071c30bc57671e63bd0f75119186">&#9670;&nbsp;</a></span>curr_access_addr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="typedefs_8h.html#a9ebd1e228aedd29e18d3dffa6f49e75a">addr_t</a> Cache::curr_access_addr</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The address being accessed by the current processor read or write. </p>
<dl class="section note"><dt>Note</dt><dd>Remembering the currently accessed address only works because each memory access is atomic, i.e. all resulting bus messages will finish before the next memory access </dd></dl>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>src/<a class="el" href="cache_8h_source.html">cache.h</a></li>
<li>src/<a class="el" href="cache_8cc.html">cache.cc</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
