Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1612031f8279437b8f95f7671028f93b --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port DEBUGING [D:/gyx_uni/2_spring/cod/lab/lab5/lab5/lab5.srcs/sim_1/new/CPU_tb.v:37]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port we [D:/gyx_uni/2_spring/cod/lab/lab5/lab5/lab5.srcs/sources_1/new/CPU.v:84]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port we [D:/gyx_uni/2_spring/cod/lab/lab5/lab5/lab5.srcs/sources_1/new/CPU.v:85]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port we [D:/gyx_uni/2_spring/cod/lab/lab5/lab5/lab5.srcs/sources_1/new/CPU.v:86]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port we [D:/gyx_uni/2_spring/cod/lab/lab5/lab5/lab5.srcs/sources_1/new/CPU.v:87]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Mux_2
Compiling module xil_defaultlib.Mux_2_5bits
Compiling module xil_defaultlib.Mux_4
Compiling module xil_defaultlib.State_Machine
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.ALU
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.SignExtend_Unit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
