#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c14d00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c14aa0 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_0x1c21030 .functor NOT 1, L_0x1c5fb60, C4<0>, C4<0>, C4<0>;
L_0x1c5f8a0 .functor XOR 298, L_0x1c5f550, L_0x1c5f770, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1c5fa50 .functor XOR 298, L_0x1c5f8a0, L_0x1c5f9b0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1c5d600_0 .net *"_ivl_10", 297 0, L_0x1c5f8a0;  1 drivers
v0x1c5d700_0 .net *"_ivl_12", 297 0, L_0x1c5f9b0;  1 drivers
v0x1c5d7e0_0 .net *"_ivl_14", 297 0, L_0x1c5fa50;  1 drivers
v0x1c5d8a0_0 .net *"_ivl_4", 297 0, L_0x1c5f4b0;  1 drivers
v0x1c5d980_0 .net *"_ivl_6", 297 0, L_0x1c5f550;  1 drivers
v0x1c5dab0_0 .net *"_ivl_8", 297 0, L_0x1c5f770;  1 drivers
v0x1c5db90_0 .var "clk", 0 0;
v0x1c5dc30_0 .net "in", 99 0, v0x1c5c860_0;  1 drivers
v0x1c5dcd0_0 .net "out_any_dut", 99 1, L_0x1c5f410;  1 drivers
v0x1c5de40_0 .net "out_any_ref", 99 1, L_0x1c5ebc0;  1 drivers
v0x1c5df00_0 .net "out_both_dut", 98 0, v0x1c5d1a0_0;  1 drivers
v0x1c5dfd0_0 .net "out_both_ref", 98 0, L_0x1c5e7b0;  1 drivers
v0x1c5e0a0_0 .net "out_different_dut", 99 0, v0x1c5d280_0;  1 drivers
v0x1c5e170_0 .net "out_different_ref", 99 0, L_0x1c5f120;  1 drivers
v0x1c5e240_0 .var/2u "stats1", 287 0;
v0x1c5e300_0 .var/2u "strobe", 0 0;
v0x1c5e3c0_0 .net "tb_match", 0 0, L_0x1c5fb60;  1 drivers
v0x1c5e490_0 .net "tb_mismatch", 0 0, L_0x1c21030;  1 drivers
E_0x1c27f60/0 .event negedge, v0x1c5c780_0;
E_0x1c27f60/1 .event posedge, v0x1c5c780_0;
E_0x1c27f60 .event/or E_0x1c27f60/0, E_0x1c27f60/1;
L_0x1c5f410 .part v0x1c5d070_0, 0, 99;
L_0x1c5f4b0 .concat [ 100 99 99 0], L_0x1c5f120, L_0x1c5ebc0, L_0x1c5e7b0;
L_0x1c5f550 .concat [ 100 99 99 0], L_0x1c5f120, L_0x1c5ebc0, L_0x1c5e7b0;
L_0x1c5f770 .concat [ 100 99 99 0], v0x1c5d280_0, L_0x1c5f410, v0x1c5d1a0_0;
L_0x1c5f9b0 .concat [ 100 99 99 0], L_0x1c5f120, L_0x1c5ebc0, L_0x1c5e7b0;
L_0x1c5fb60 .cmp/eeq 298, L_0x1c5f4b0, L_0x1c5fa50;
S_0x1c148a0 .scope module, "good1" "reference_module" 3 82, 3 4 0, S_0x1c14aa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x1c210a0 .functor AND 100, v0x1c5c860_0, L_0x1c5e620, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x1c5eb00 .functor OR 100, v0x1c5c860_0, L_0x1c5e9c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1c5f120 .functor XOR 100, v0x1c5c860_0, L_0x1c5efe0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1c2ec10_0 .net *"_ivl_1", 98 0, L_0x1c5e580;  1 drivers
v0x1c5b7f0_0 .net *"_ivl_11", 98 0, L_0x1c5e8f0;  1 drivers
v0x1c5b8d0_0 .net *"_ivl_12", 99 0, L_0x1c5e9c0;  1 drivers
L_0x7f808bd61060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c5b990_0 .net *"_ivl_15", 0 0, L_0x7f808bd61060;  1 drivers
v0x1c5ba70_0 .net *"_ivl_16", 99 0, L_0x1c5eb00;  1 drivers
v0x1c5bba0_0 .net *"_ivl_2", 99 0, L_0x1c5e620;  1 drivers
v0x1c5bc80_0 .net *"_ivl_21", 0 0, L_0x1c5ed40;  1 drivers
v0x1c5bd60_0 .net *"_ivl_23", 98 0, L_0x1c5eef0;  1 drivers
v0x1c5be40_0 .net *"_ivl_24", 99 0, L_0x1c5efe0;  1 drivers
L_0x7f808bd61018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c5bfb0_0 .net *"_ivl_5", 0 0, L_0x7f808bd61018;  1 drivers
v0x1c5c090_0 .net *"_ivl_6", 99 0, L_0x1c210a0;  1 drivers
v0x1c5c170_0 .net "in", 99 0, v0x1c5c860_0;  alias, 1 drivers
v0x1c5c250_0 .net "out_any", 99 1, L_0x1c5ebc0;  alias, 1 drivers
v0x1c5c330_0 .net "out_both", 98 0, L_0x1c5e7b0;  alias, 1 drivers
v0x1c5c410_0 .net "out_different", 99 0, L_0x1c5f120;  alias, 1 drivers
L_0x1c5e580 .part v0x1c5c860_0, 1, 99;
L_0x1c5e620 .concat [ 99 1 0 0], L_0x1c5e580, L_0x7f808bd61018;
L_0x1c5e7b0 .part L_0x1c210a0, 0, 99;
L_0x1c5e8f0 .part v0x1c5c860_0, 1, 99;
L_0x1c5e9c0 .concat [ 99 1 0 0], L_0x1c5e8f0, L_0x7f808bd61060;
L_0x1c5ebc0 .part L_0x1c5eb00, 0, 99;
L_0x1c5ed40 .part v0x1c5c860_0, 0, 1;
L_0x1c5eef0 .part v0x1c5c860_0, 1, 99;
L_0x1c5efe0 .concat [ 99 1 0 0], L_0x1c5eef0, L_0x1c5ed40;
S_0x1c5c570 .scope module, "stim1" "stimulus_gen" 3 78, 3 18 0, S_0x1c14aa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 100 "in";
v0x1c5c780_0 .net "clk", 0 0, v0x1c5db90_0;  1 drivers
v0x1c5c860_0 .var "in", 99 0;
v0x1c5c920_0 .net "tb_match", 0 0, L_0x1c5fb60;  alias, 1 drivers
E_0x1c27ae0 .event posedge, v0x1c5c780_0;
E_0x1c283f0 .event negedge, v0x1c5c780_0;
S_0x1c5ca20 .scope module, "top_module1" "top_module" 3 88, 4 1 0, S_0x1c14aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 100 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
v0x1c5ccb0_0 .net *"_ivl_2", 98 0, L_0x1c5f230;  1 drivers
L_0x7f808bd610a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c5cd90_0 .net *"_ivl_4", 0 0, L_0x7f808bd610a8;  1 drivers
v0x1c5ce70_0 .net "in", 99 0, v0x1c5c860_0;  alias, 1 drivers
v0x1c5cf90_0 .net "in_shifted", 99 0, L_0x1c5f2d0;  1 drivers
v0x1c5d070_0 .var "out_any", 99 0;
v0x1c5d1a0_0 .var "out_both", 98 0;
v0x1c5d280_0 .var "out_different", 99 0;
E_0x1c11a20 .event anyedge, v0x1c5c170_0, v0x1c5cf90_0;
L_0x1c5f230 .part v0x1c5c860_0, 0, 99;
L_0x1c5f2d0 .concat [ 1 99 0 0], L_0x7f808bd610a8, L_0x1c5f230;
S_0x1c5d3e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x1c14aa0;
 .timescale -12 -12;
E_0x1c3d190 .event anyedge, v0x1c5e300_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c5e300_0;
    %nor/r;
    %assign/vec4 v0x1c5e300_0, 0;
    %wait E_0x1c3d190;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c5c570;
T_1 ;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1c5c860_0, 0;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c283f0;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1c5c860_0, 0;
    %wait E_0x1c27ae0;
    %vpi_func 3 28 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1c5c860_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1c5ca20;
T_2 ;
    %wait E_0x1c11a20;
    %load/vec4 v0x1c5ce70_0;
    %parti/s 99, 1, 2;
    %load/vec4 v0x1c5cf90_0;
    %parti/s 99, 1, 2;
    %and;
    %store/vec4 v0x1c5d1a0_0, 0, 99;
    %load/vec4 v0x1c5ce70_0;
    %load/vec4 v0x1c5cf90_0;
    %or;
    %store/vec4 v0x1c5d070_0, 0, 100;
    %load/vec4 v0x1c5ce70_0;
    %load/vec4 v0x1c5ce70_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1c5ce70_0;
    %parti/s 99, 1, 2;
    %concat/vec4; draw_concat_vec4
    %xor;
    %store/vec4 v0x1c5d280_0, 0, 100;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1c14aa0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c5db90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c5e300_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1c14aa0;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c5db90_0;
    %inv;
    %store/vec4 v0x1c5db90_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1c14aa0;
T_5 ;
    %vpi_call/w 3 70 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 71 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c5c780_0, v0x1c5e490_0, v0x1c5dc30_0, v0x1c5dfd0_0, v0x1c5df00_0, v0x1c5de40_0, v0x1c5dcd0_0, v0x1c5e170_0, v0x1c5e0a0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1c14aa0;
T_6 ;
    %load/vec4 v0x1c5e240_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1c5e240_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c5e240_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1c5e240_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x1c5e240_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c5e240_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_6.3 ;
    %load/vec4 v0x1c5e240_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0x1c5e240_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c5e240_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.5;
T_6.4 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_6.5 ;
    %load/vec4 v0x1c5e240_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1c5e240_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c5e240_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1c5e240_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1c14aa0;
T_7 ;
    %wait E_0x1c27f60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c5e240_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c5e240_0, 4, 32;
    %load/vec4 v0x1c5e3c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1c5e240_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c5e240_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c5e240_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c5e240_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1c5dfd0_0;
    %load/vec4 v0x1c5dfd0_0;
    %load/vec4 v0x1c5df00_0;
    %xor;
    %load/vec4 v0x1c5dfd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1c5e240_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c5e240_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1c5e240_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c5e240_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x1c5de40_0;
    %load/vec4 v0x1c5de40_0;
    %load/vec4 v0x1c5dcd0_0;
    %xor;
    %load/vec4 v0x1c5de40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x1c5e240_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c5e240_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x1c5e240_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c5e240_0, 4, 32;
T_7.8 ;
    %load/vec4 v0x1c5e170_0;
    %load/vec4 v0x1c5e170_0;
    %load/vec4 v0x1c5e0a0_0;
    %xor;
    %load/vec4 v0x1c5e170_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.12, 6;
    %load/vec4 v0x1c5e240_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c5e240_0, 4, 32;
T_7.14 ;
    %load/vec4 v0x1c5e240_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c5e240_0, 4, 32;
T_7.12 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/gatesv100/gatesv100_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/gatesv100/iter10/response2/top_module.sv";
