Line 373: Instance created for stackId %d
Line 373: Instance created for stackId %d
Line 604: uphy_CPchAndDrxResourcesController_init2 using warmup_time=%d, min_catnap_length=%d
Line 604: uphy_CPchAndDrxResourcesController_init2 using warmup_time=%d, min_catnap_length=%d
Line 657: S0  registeredInfo == NULL pointer
Line 657: S0  registeredInfo == NULL pointer
Line 664: PchAndDrx registerServer: serverId=%d
Line 664: PchAndDrx registerServer: serverId=%d
Line 668: PchAndDrx registerServer: serverId=%d listed already
Line 668: PchAndDrx registerServer: serverId=%d listed already
Line 693: PchAndDrx deregisterServer: serverId=%d
Line 693: PchAndDrx deregisterServer: serverId=%d
Line 697: PchAndDrx deregisterServer: serverId=%d not found
Line 697: PchAndDrx deregisterServer: serverId=%d not found
Line 725: Send GSM resel meas done indication delayCount %d
Line 725: Send GSM resel meas done indication delayCount %d
Line 790: S0  RfbackProcessing: IratMuxConfigCmd failed. errCode=%d, addErrCode=%d
Line 790: S0  RfbackProcessing: IratMuxConfigCmd failed. errCode=%d, addErrCode=%d
Line 796: RfbackProcessing: Antenna switched from EUTRA to UMTS
Line 796: RfbackProcessing: Antenna switched from EUTRA to UMTS
Line 805: Reset Retiring timeout
Line 805: Reset Retiring timeout
Line 820: S0  RfbackProcessingg: AfcEnableCmd failed. errCode=%d, addErrCode=%d
Line 820: S0  RfbackProcessingg: AfcEnableCmd failed. errCode=%d, addErrCode=%d
Line 832: S0  RfbackProcessing : UE did not camp to any frequency
Line 832: S0  RfbackProcessing : UE did not camp to any frequency
Line 847: S0  RfbackProcessing: RF Rx ON command exec failure Error %d, Additional Error %d
Line 847: S0  RfbackProcessing: RF Rx ON command exec failure Error %d, Additional Error %d
Line 854: RfbackProcessing: RfRxOn
Line 854: RfbackProcessing: RfRxOn
Line 868: S0  RxUarfcn_Check: uarfcnCmd Status Not Idle From Fun = %s
Line 868: S0  RxUarfcn_Check: uarfcnCmd Status Not Idle From Fun = %s
Line 874: S0  RxUarfcn_Check: uarfcnCmdhandler Status Not Idle From Fun = %s , possibly RF SYNTH HISR didnt arrive yet for previous rfrxuarfcn command
Line 874: S0  RxUarfcn_Check: uarfcnCmdhandler Status Not Idle From Fun = %s , possibly RF SYNTH HISR didnt arrive yet for previous rfrxuarfcn command
Line 879: S0  RxUarfcn_Check: uarfcnCmdhandler Status Idle From Fun = %s
Line 879: S0  RxUarfcn_Check: uarfcnCmdhandler Status Idle From Fun = %s
Line 887: S0  RfbackProcessing: sendResponseToUphyToken did not get time to run, so clear it
Line 887: S0  RfbackProcessing: sendResponseToUphyToken did not get time to run, so clear it
Line 943: S0  RfbackProcessing: RF UARFCN Error %d, Additional Error %d
Line 943: S0  RfbackProcessing: RF UARFCN Error %d, Additional Error %d
Line 993: S0  Single Update Requested
Line 993: S0  Single Update Requested
Line 1030: uphy_CPchAndDrxResourcesController_RfbackFinished: RF back to UMTS: current (sfn, slot)=(%d, %d), target StartStopDecodingFsmEventId=%d
Line 1030: uphy_CPchAndDrxResourcesController_RfbackFinished: RF back to UMTS: current (sfn, slot)=(%d, %d), target StartStopDecodingFsmEventId=%d
Line 1070: PchAndDrx eutraCellReselectionMeasDone and finished RF back to UMTS: current (sfn, slot)=(%d, %d), target StartStopDecodingFsmEventId=%d(eutraCellReselectionMeasDone)
Line 1070: PchAndDrx eutraCellReselectionMeasDone and finished RF back to UMTS: current (sfn, slot)=(%d, %d), target StartStopDecodingFsmEventId=%d(eutraCellReselectionMeasDone)
Line 1078: PchAndDrx finished RF back to UMTS: current (sfn, slot)=(%d, %d), target StartStopDecodingFsmEventId=%d(RfBackFinished)
Line 1078: PchAndDrx finished RF back to UMTS: current (sfn, slot)=(%d, %d), target StartStopDecodingFsmEventId=%d(RfBackFinished)
Line 1091: PchAndDrx finished RF back to UMTS: current (sfn, slot)=(%d, %d) in Wait for Meas state
Line 1091: PchAndDrx finished RF back to UMTS: current (sfn, slot)=(%d, %d) in Wait for Meas state
Line 1113: S0  uphy_CSleepManager_InitDone
Line 1113: S0  uphy_CSleepManager_InitDone
Line 1129: S0  uphy_CPchAndDrxResourcesController_InitDone: send failed
Line 1129: S0  uphy_CPchAndDrxResourcesController_InitDone: send failed
Line 1134: uphy_CPchAndDrxResourcesController_InitDone: : send succeeded
Line 1134: uphy_CPchAndDrxResourcesController_InitDone: : send succeeded
Line 1167: S0  StartStopDecodingController handleWaking: SleepingController is not turned ON
Line 1167: S0  StartStopDecodingController handleWaking: SleepingController is not turned ON
Line 1213: StartStopDecodingController handleWaking: target StartStopDecodingFsmEventId=%d(WakeUpReq) run at rsn=%d sfn=%d
Line 1213: StartStopDecodingController handleWaking: target StartStopDecodingFsmEventId=%d(WakeUpReq) run at rsn=%d sfn=%d
Line 1235: uphy_CPchAndDrxResourcesController_ChanReconfig: wasHwSleep = %d
Line 1235: uphy_CPchAndDrxResourcesController_ChanReconfig: wasHwSleep = %d
Line 1240: S0  PchAndDrx startPICH: DlPichEnableCmd exec failed. ErrCode=%d, AddErrCode=%d
Line 1240: S0  PchAndDrx startPICH: DlPichEnableCmd exec failed. ErrCode=%d, AddErrCode=%d
Line 1259: uphy_CPchAndDrxResourcesController_StartFee: isUtranCommercialPlmnId=%d,HWFeeEnabled=%d
Line 1259: uphy_CPchAndDrxResourcesController_StartFee: isUtranCommercialPlmnId=%d,HWFeeEnabled=%d
Line 1306: [TX AS] Forcely Rx div on
Line 1306: [TX AS] Forcely Rx div on
Line 1311: [TX AS] TX AS is not supported
Line 1311: [TX AS] TX AS is not supported
Line 1321: PchAndDrx fingerAllocationDone: Sfn=%d, Slot=%d, target StartStopDecodingFsmEventId=%d(fingerAllocationDone)
Line 1321: PchAndDrx fingerAllocationDone: Sfn=%d, Slot=%d, target StartStopDecodingFsmEventId=%d(fingerAllocationDone)
Line 1368: PchAndDrx intraFrequencyCellReselectionMeasDone: current (sfn, slot)=(%d, %d), target StartStopDecodingFsmEventId=%d(intraFrequencyCellReselectionMeasDone)
Line 1368: PchAndDrx intraFrequencyCellReselectionMeasDone: current (sfn, slot)=(%d, %d), target StartStopDecodingFsmEventId=%d(intraFrequencyCellReselectionMeasDone)
Line 1406: PchAndDrx interFrequencyCellReselectionMeasDone: current (sfn, slot)=(%d, %d), target StartStopDecodingFsmEventId=%d(interFrequencyCellReselectionMeasDone)
Line 1406: PchAndDrx interFrequencyCellReselectionMeasDone: current (sfn, slot)=(%d, %d), target StartStopDecodingFsmEventId=%d(interFrequencyCellReselectionMeasDone)
Line 1438: S0  uphy_CPchAndDrxResourcesController_gsmCellReselectionMeasDone: Not In Proper state to handle!
Line 1438: S0  uphy_CPchAndDrxResourcesController_gsmCellReselectionMeasDone: Not In Proper state to handle!
Line 1513: S0  Call to RfbackProcessing skipped. Rat mode %d 
Line 1513: S0  Call to RfbackProcessing skipped. Rat mode %d 
Line 1520: Send Eutra Meas Done forcely
Line 1520: Send Eutra Meas Done forcely
Line 1536: uphy_CPchAndDrxResourcesController_PowerOnInd is called
Line 1536: uphy_CPchAndDrxResourcesController_PowerOnInd is called
Line 1552: uphy_CPchAndDrxResourcesController_ProcessRelease is called
Line 1552: uphy_CPchAndDrxResourcesController_ProcessRelease is called
Line 1616: PchAndDrx process: Sfn=%d, Slot=%d, MsgId=%d(Cfg/Arfcn/CellTrk/Rel)
Line 1616: PchAndDrx process: Sfn=%d, Slot=%d, MsgId=%d(Cfg/Arfcn/CellTrk/Rel)
Line 1635: PchAndDrx receives MsgId=%d(Config), target StartStopDecodingFsmEventId=Release
Line 1635: PchAndDrx receives MsgId=%d(Config), target StartStopDecodingFsmEventId=Release
Line 1639: S0  PchAndDrx process: Config Msg received not in idle state
Line 1639: S0  PchAndDrx process: Config Msg received not in idle state
Line 1643: PchAndDrx receives MsgId=%d(Config), target ResourcesConfigurationEventId=Config
Line 1643: PchAndDrx receives MsgId=%d(Config), target ResourcesConfigurationEventId=Config
Line 1728: Back PchAndDrx receives MsgId=%d(Config), target StartStopDecodingFsmEventId=Release
Line 1728: Back PchAndDrx receives MsgId=%d(Config), target StartStopDecodingFsmEventId=Release
Line 1733: PchAndDrx receives MsgId=%d(Config), target ResourcesConfigurationEventId=Config
Line 1733: PchAndDrx receives MsgId=%d(Config), target ResourcesConfigurationEventId=Config
Line 1738: [fach msg] ARFCN %d, PSC %d
Line 1738: [fach msg] ARFCN %d, PSC %d
Line 1741: [PCH msg] ARFCN %d, PSC %d
Line 1741: [PCH msg] ARFCN %d, PSC %d
Line 1750: DSDS:PCHAndDrx controller receives Rf Use Response from DSLRC Message interface
Line 1750: DSDS:PCHAndDrx controller receives Rf Use Response from DSLRC Message interface
Line 1765: S0  uphy_CPchAndDrxResourcesController_process: RF pause received from DSLRC interface
Line 1765: S0  uphy_CPchAndDrxResourcesController_process: RF pause received from DSLRC interface
Line 1773: S0  DSDS: uphy_CPchAndDrxResourcesController_process: Reset PCH configuration to init
Line 1773: S0  DSDS: uphy_CPchAndDrxResourcesController_process: Reset PCH configuration to init
Line 1779: S0  uphy_CPchAndDrxResourcesController_process: Send RF pause received from DSLRC interface to StartstopFSM
Line 1779: S0  uphy_CPchAndDrxResourcesController_process: Send RF pause received from DSLRC interface to StartstopFSM
Line 1788: S0  DSDS: uphy_CPchAndDrxResourcesController_process: Stop BG-PCH as Pause received
Line 1788: S0  DSDS: uphy_CPchAndDrxResourcesController_process: Stop BG-PCH as Pause received
Line 1799: S0  DSDS:uphy_CPchAndDrxResourcesController_process: RF not in use
Line 1799: S0  DSDS:uphy_CPchAndDrxResourcesController_process: RF not in use
Line 1808: S0  DSDS:uphy_CPchAndDrxResourcesController_process: RF resume received from DSLRC interface
Line 1808: S0  DSDS:uphy_CPchAndDrxResourcesController_process: RF resume received from DSLRC interface
Line 1813: S0  DSDS: uphy_CPchAndDrxResourcesController_process: Restart PCH configuration
Line 1813: S0  DSDS: uphy_CPchAndDrxResourcesController_process: Restart PCH configuration
Line 1820: S0  DSDS: uphy_CPchAndDrxResourcesController_process: Enable PCH decoding
Line 1820: S0  DSDS: uphy_CPchAndDrxResourcesController_process: Enable PCH decoding
Line 1839: S0  DSDS: uphy_CPchAndDrxResourcesController_process: shortCtchPeriod %d Not expected
Line 1839: S0  DSDS: uphy_CPchAndDrxResourcesController_process: shortCtchPeriod %d Not expected
Line 1849: S0  3G3G DSDS: uphy_CPchAndDrxResourcesController_process: Restart BGPCH decoding 
Line 1849: S0  3G3G DSDS: uphy_CPchAndDrxResourcesController_process: Restart BGPCH decoding 
Line 1856: S0  DSDS: EUphyPchAndDrxResourcesControllerMsgId_RfUseResumeReq Rf resumed for BGPCH
Line 1856: S0  DSDS: EUphyPchAndDrxResourcesControllerMsgId_RfUseResumeReq Rf resumed for BGPCH
Line 1863: S0  DSDS: EUphyPchAndDrxResourcesControllerMsgId_RfUseResumeReq Rf not Paused, probably released from URRC
Line 1863: S0  DSDS: EUphyPchAndDrxResourcesControllerMsgId_RfUseResumeReq Rf not Paused, probably released from URRC
Line 1875: PchAndDrx CBS: FACH for CTCH config Req
Line 1875: PchAndDrx CBS: FACH for CTCH config Req
Line 1888: PchAndDrx CBS: change to wakeup SFN  = %d
Line 1888: PchAndDrx CBS: change to wakeup SFN  = %d
Line 1918: S0  PchAndDrx CBS: fachConfigMessage for CBS create failure
Line 1918: S0  PchAndDrx CBS: fachConfigMessage for CBS create failure
Line 1937: S0  fachInfoArray is NULL
Line 1937: S0  fachInfoArray is NULL
Line 1961: S0  PchAndDrx CBS: fachConfigMessage for CBS Send failure
Line 1961: S0  PchAndDrx CBS: fachConfigMessage for CBS Send failure
Line 1991: uphy_CPchAndDrxResourcesController_process: start level-1 scheduling in wakingDuring
Line 1991: uphy_CPchAndDrxResourcesController_process: start level-1 scheduling in wakingDuring
Line 2018: uphy_CPchAndDrxResourcesController_process: No short CTCHPeriod, CTCH decoding token to be scheduled in schedulewakeup
Line 2018: uphy_CPchAndDrxResourcesController_process: No short CTCHPeriod, CTCH decoding token to be scheduled in schedulewakeup
Line 2051: PchAndDrx CBS: CBS Schedule REQ
Line 2051: PchAndDrx CBS: CBS Schedule REQ
Line 2053: S0  PchAndDrx process: nextBlockOffsetFromUBMC = %d CTCHIndexOffset = %d startSfn = %d currentSfn = %d CTCHPeriod = %d drxCycleLength = %d
Line 2053: S0  PchAndDrx process: nextBlockOffsetFromUBMC = %d CTCHIndexOffset = %d startSfn = %d currentSfn = %d CTCHPeriod = %d drxCycleLength = %d
Line 2057: S0  PchAndDrx process: CTCHIndexOffset != nextBlockOffsetFromUBMC 
Line 2057: S0  PchAndDrx process: CTCHIndexOffset != nextBlockOffsetFromUBMC 
Line 2090: S0  PchAndDrx process: numofCBSblks = %d nextBlockOffsetFromUBMC = %d, numofCBSBlocksPerSFNCycle = %d numofSFNCycleToSkip = %d numofDrxCycleToSkip = %d
Line 2090: S0  PchAndDrx process: numofCBSblks = %d nextBlockOffsetFromUBMC = %d, numofCBSBlocksPerSFNCycle = %d numofSFNCycleToSkip = %d numofDrxCycleToSkip = %d
Line 2104: S0  PchAndDrx process: Warning!! This case should not happen
Line 2104: S0  PchAndDrx process: Warning!! This case should not happen
Line 2108: S0  PchAndDrx process: numofCBSblks = %d level2CbsSchedulingDecodingIndex = %d BSArrayIndex = %d BSIndexOfNextLevel2ReceivedScheduleMsg = %d
Line 2108: S0  PchAndDrx process: numofCBSblks = %d level2CbsSchedulingDecodingIndex = %d BSArrayIndex = %d BSIndexOfNextLevel2ReceivedScheduleMsg = %d
Line 2136: S0  PchAndDrx process: numofCBSblks = %d remSFN = %d nextBlockOffsetFromUBMC = %d numSFNToDecode = %d numofCBSBlocksPerSFNCycle = %d numofSFNCycleToSkip = %d numofDrxCycleToSkip = %d
Line 2136: S0  PchAndDrx process: numofCBSblks = %d remSFN = %d nextBlockOffsetFromUBMC = %d numSFNToDecode = %d numofCBSBlocksPerSFNCycle = %d numofSFNCycleToSkip = %d numofDrxCycleToSkip = %d
Line 2143: S0  PchAndDrx process: numSFNToDecode = %d currentRSN = %d absDeadline = %d currentSfn = %d
Line 2143: S0  PchAndDrx process: numSFNToDecode = %d currentRSN = %d absDeadline = %d currentSfn = %d
Line 2187: S0  PchAndDrx process: Gap available within level-2 index = %d numDrxIndices = %d startBsIndex = %d endBsIndex = %d cbsLevel2FrameCount = %d level2CbsSchedulingDecodingIndex = %d
Line 2187: S0  PchAndDrx process: Gap available within level-2 index = %d numDrxIndices = %d startBsIndex = %d endBsIndex = %d cbsLevel2FrameCount = %d level2CbsSchedulingDecodingIndex = %d
Line 2190: S0  PchAndDrx process: Gap available within level-2 BSIndexArray[index] = %d BSIndexArray[index-] = %d bsIndexDiff = %d SFNDiff = %d
Line 2190: S0  PchAndDrx process: Gap available within level-2 BSIndexArray[index] = %d BSIndexArray[index-] = %d bsIndexDiff = %d SFNDiff = %d
Line 2205: S0  PchAndDrx process: No gap available within level-2 index = %d numDrxIndices = %d startBsIndex = %d endBsIndex = %d cbsLevel2FrameCount = %d level2CbsSchedulingDecodingIndex = %d
Line 2205: S0  PchAndDrx process: No gap available within level-2 index = %d numDrxIndices = %d startBsIndex = %d endBsIndex = %d cbsLevel2FrameCount = %d level2CbsSchedulingDecodingIndex = %d
Line 2213: S0  PchAndDrx process : One CTCH block to be read in level-2 cbsLevel2FrameCount = %d
Line 2213: S0  PchAndDrx process : One CTCH block to be read in level-2 cbsLevel2FrameCount = %d
Line 2232: S0  DSDS_CBS: PchAndDrx process pauseSFN %d pausePalTime %x currentPalTime %x sfnDiffPalTime %d newCurrentSFNPalTime %d
Line 2232: S0  DSDS_CBS: PchAndDrx process pauseSFN %d pausePalTime %x currentPalTime %x sfnDiffPalTime %d newCurrentSFNPalTime %d
Line 2246: S0  DSDS_CBS: PchAndDrx process currentSFN %d currentRSN %d relativeTimestampRSN %d pauseSFN %d pauseRSN %d pausePalTime %d
Line 2246: S0  DSDS_CBS: PchAndDrx process currentSFN %d currentRSN %d relativeTimestampRSN %d pauseSFN %d pauseRSN %d pausePalTime %d
Line 2279: S0  DSDS_CBS: PchAndDrx process pauseSFN %d pausePalTime %x currentPalTime %x sfnDiffPalTime %d newCurrentSFNPalTime %d
Line 2279: S0  DSDS_CBS: PchAndDrx process pauseSFN %d pausePalTime %x currentPalTime %x sfnDiffPalTime %d newCurrentSFNPalTime %d
Line 2293: S0  DSDS_CBS: PchAndDrx process pauseSFN %d pauseRSN %d pausePalTime %d
Line 2293: S0  DSDS_CBS: PchAndDrx process pauseSFN %d pauseRSN %d pausePalTime %d
Line 2310: S0  PchAndDrx process: Warning!! This case should not happen
Line 2310: S0  PchAndDrx process: Warning!! This case should not happen
Line 2314: S0  PchAndDrx process: isCBSLevel2CountValid = %d cbsLevel2FrameCount = %d cbsLevel2BlockCount = %d lenCBSschedulePeriod = %d BSIndexArray[0] = %d CTCHIndexOffset = %d
Line 2314: S0  PchAndDrx process: isCBSLevel2CountValid = %d cbsLevel2FrameCount = %d cbsLevel2BlockCount = %d lenCBSschedulePeriod = %d BSIndexArray[0] = %d CTCHIndexOffset = %d
Line 2319: S0  PchAndDrx process: Unexpected condition index = %d numDrxIndices = %d
Line 2319: S0  PchAndDrx process: Unexpected condition index = %d numDrxIndices = %d
Line 2333: PchAndDrx CBS: FACH for CTCH Release Req
Line 2333: PchAndDrx CBS: FACH for CTCH Release Req
Line 2369: PchAndDrx CBS: ResourceFSM in DsSuspend State
Line 2369: PchAndDrx CBS: ResourceFSM in DsSuspend State
Line 2465: S0  DSDS CBS: Post Dummy Stop Decoding event as no PCH decoding is ongoing
Line 2465: S0  DSDS CBS: Post Dummy Stop Decoding event as no PCH decoding is ongoing
Line 2503: S0  PchAndDrx CBS: fachReleaseMessage for CBS Send failure
Line 2503: S0  PchAndDrx CBS: fachReleaseMessage for CBS Send failure
Line 2513: PchAndDrx receives MsgId=%d(CellTrackingInd), target ResourcesConfigurationEventId=CellTrackingInd
Line 2513: PchAndDrx receives MsgId=%d(CellTrackingInd), target ResourcesConfigurationEventId=CellTrackingInd
Line 2521: PchAndDrx receives MsgId=%d(CellTrackingInd), target StartStopDecodingFsmEventId=CellTrackingInd
Line 2521: PchAndDrx receives MsgId=%d(CellTrackingInd), target StartStopDecodingFsmEventId=CellTrackingInd
Line 2531: PchAndDrx receives MsgId=%d(ListenArfcnTransitionAck), target ResourcesConfigurationEventId=ListenArfcnTranAck
Line 2531: PchAndDrx receives MsgId=%d(ListenArfcnTransitionAck), target ResourcesConfigurationEventId=ListenArfcnTranAck
Line 2538: S0  PchAndDrx: ListenArfcnTransitionAck not expected for Gap Pattern Utilities
Line 2538: S0  PchAndDrx: ListenArfcnTransitionAck not expected for Gap Pattern Utilities
Line 2546: S%d  [PCA] Reset pagingPagingConflictCnt
Line 2546: S%d  [PCA] Reset pagingPagingConflictCnt
Line 2604: Short margin: currentSfn =%d slots, pchAndDrxResourcesController_ptr->pich_Sfn =%d, diff(SFN)=%d
Line 2604: Short margin: currentSfn =%d slots, pchAndDrxResourcesController_ptr->pich_Sfn =%d, diff(SFN)=%d
Line 2612: Checking PI time: currentSfn =%d, pchAndDrxResourcesController_ptr->pich_Sfn =%d, diff(SFN)=%d PiPosition = %d
Line 2612: Checking PI time: currentSfn =%d, pchAndDrxResourcesController_ptr->pich_Sfn =%d, diff(SFN)=%d PiPosition = %d
Line 2617: PchAndDrx receives at %d(Release) and event is pended
Line 2617: PchAndDrx receives at %d(Release) and event is pended
Line 2628: Released by InterRatCoordinator
Line 2628: Released by InterRatCoordinator
Line 2649: PchAndDrx receives MsgId=%d(Release), target StartStopDecodingFsmEventId=Release
Line 2649: PchAndDrx receives MsgId=%d(Release), target StartStopDecodingFsmEventId=Release
Line 2657: S0  PchAndDrx receives release event during RfbackProcessing
Line 2657: S0  PchAndDrx receives release event during RfbackProcessing
Line 2686: S0  PchAndDrx receives release event but modem is off
Line 2686: S0  PchAndDrx receives release event but modem is off
Line 2703: Back PchAndDrx receives MsgId=%d(Release), target StartStopDecodingFsmEventId=Release
Line 2703: Back PchAndDrx receives MsgId=%d(Release), target StartStopDecodingFsmEventId=Release
Line 2712: Back PchAndDrx receives MsgId=%d(Release), target ResourcesConfigurationEventId=Release
Line 2712: Back PchAndDrx receives MsgId=%d(Release), target ResourcesConfigurationEventId=Release
Line 2720: S0  PchAndDrx receives release event but modem is off
Line 2720: S0  PchAndDrx receives release event but modem is off
Line 2736: S0  PchAndDrx process: Unknown MsgId=%d
Line 2736: S0  PchAndDrx process: Unknown MsgId=%d
Line 2842: S0  PchAndDrx requestCellTracking: cellSfnReqMsg send failure
Line 2842: S0  PchAndDrx requestCellTracking: cellSfnReqMsg send failure
Line 2854: PchAndDrx requestCellTracking: Sfn=%d, Slot=%d, TransactId=%d, uarfcn=%d, primaryScrCode=%d
Line 2854: PchAndDrx requestCellTracking: Sfn=%d, Slot=%d, TransactId=%d, uarfcn=%d, primaryScrCode=%d
Line 2859: S0  cellSfnReqMsg is NULL
Line 2859: S0  cellSfnReqMsg is NULL
Line 2881: S0  uphy_CPchAndDrxResourcesController_sendIratBplmnStartInd: Irat BPLMN Ind is sent to DSLRC
Line 2881: S0  uphy_CPchAndDrxResourcesController_sendIratBplmnStartInd: Irat BPLMN Ind is sent to DSLRC
Line 2886: S0  uphy_CPchAndDrxResourcesController_sendIratBplmnStartInd: Unable to send Irat BPLMN Ind to DSLRC !!
Line 2886: S0  uphy_CPchAndDrxResourcesController_sendIratBplmnStartInd: Unable to send Irat BPLMN Ind to DSLRC !!
Line 2938: S0  Dereferenced NULL pointer : bplmnSearchController
Line 2938: S0  Dereferenced NULL pointer : bplmnSearchController
Line 2947: Before SMC Correction for client = %d,HwSfn = %d SwSfn = %d
Line 2947: Before SMC Correction for client = %d,HwSfn = %d SwSfn = %d
Line 2955: SMC Correction for client = %d,HwSfn = %d SwSfn = %d
Line 2955: SMC Correction for client = %d,HwSfn = %d SwSfn = %d
Line 2992: uphy_CPchAndDrxResourcesController_scheduleWakeupfornextSleep: timeToGo is minus and adjust: reSyncTime=%d but timeToGo=%d.pchAndDrxResourcesController_ptr->CStartStopDecodingController.CResourcesConfigurationController.maxTTI =%d
Line 2992: uphy_CPchAndDrxResourcesController_scheduleWakeupfornextSleep: timeToGo is minus and adjust: reSyncTime=%d but timeToGo=%d.pchAndDrxResourcesController_ptr->CStartStopDecodingController.CResourcesConfigurationController.maxTTI =%d
Line 3009: DSDS: uphy_CPchAndDrxResourcesController_scheduleWakeupfornextSleep: this_Sfn = %d timeToGo = %d prevPichSfn = %d, drxCycleLength =  %d
Line 3009: DSDS: uphy_CPchAndDrxResourcesController_scheduleWakeupfornextSleep: this_Sfn = %d timeToGo = %d prevPichSfn = %d, drxCycleLength =  %d
Line 3031: S0  DSDS_CBS: uphy_CPchAndDrxResourcesController_scheduleWakeupfornextSleep: early_wakeup is TRUE
Line 3031: S0  DSDS_CBS: uphy_CPchAndDrxResourcesController_scheduleWakeupfornextSleep: early_wakeup is TRUE
Line 3037: S0  DSDS: uphy_CPchAndDrxResourcesController_scheduleWakeupfornextSleep: Time to go= %d initialPagingOccasionSfn = %d, this_Sfn = %d, drxCycleLength = %d 
Line 3037: S0  DSDS: uphy_CPchAndDrxResourcesController_scheduleWakeupfornextSleep: Time to go= %d initialPagingOccasionSfn = %d, this_Sfn = %d, drxCycleLength = %d 
Line 3040: S0  DSDS: uphy_CPchAndDrxResourcesController_scheduleWakeupfornextSleep: Next paging sfn is= %d 
Line 3040: S0  DSDS: uphy_CPchAndDrxResourcesController_scheduleWakeupfornextSleep: Next paging sfn is= %d 
Line 3057: S0  uphy_scheduleWakeupfornextCycle: numofDrxCycleToSkip = %d
Line 3057: S0  uphy_scheduleWakeupfornextCycle: numofDrxCycleToSkip = %d
Line 3069: S0  uphy_scheduleWakeupfornextCycle: Reject during RF request for CTCH, increment index = %d
Line 3069: S0  uphy_scheduleWakeupfornextCycle: Reject during RF request for CTCH, increment index = %d
Line 3093: S0  uphy_scheduleWakeupfornextCycle: index = %d BSIndexArray[index] = %d BSIndexArray[index - ] = %d numOfSFNCycleToSkip = %d numofDrxCycleToSkip = %d
Line 3093: S0  uphy_scheduleWakeupfornextCycle: index = %d BSIndexArray[index] = %d BSIndexArray[index - ] = %d numOfSFNCycleToSkip = %d numofDrxCycleToSkip = %d
Line 3176: S0  uphy_scheduleWakeupfornextCycle: index = %d BSIndexArray[index] = %d BSIndexArray[index - ] = %d numOfSFNCycleToSkip = %d numofDrxCycleToSkip = %d
Line 3176: S0  uphy_scheduleWakeupfornextCycle: index = %d BSIndexArray[index] = %d BSIndexArray[index - ] = %d numOfSFNCycleToSkip = %d numofDrxCycleToSkip = %d
Line 3197: uphy_scheduleWakeupfornextCycle: Taking the next CTCH SFN - %d
Line 3197: uphy_scheduleWakeupfornextCycle: Taking the next CTCH SFN - %d
Line 3240: uphy_scheduleWakeupfornextCycle: wakeSfnCtch: %d, this_Sfn %d, wakeSfnPich: %d, sfnToDecodeFachForCtch %d, isWakeUpSFNForCTCHValid %d
Line 3240: uphy_scheduleWakeupfornextCycle: wakeSfnCtch: %d, this_Sfn %d, wakeSfnPich: %d, sfnToDecodeFachForCtch %d, isWakeUpSFNForCTCHValid %d
Line 3249: uphy_scheduleWakeupfornextCycle: Fach for CTCH SFN in between sleep cycle...Need to wakeup
Line 3249: uphy_scheduleWakeupfornextCycle: Fach for CTCH SFN in between sleep cycle...Need to wakeup
Line 3258: uphy_scheduleWakeupfornextCycle: Fach for CTCH SFN in between sleep cycle...Need to wakeup timeToGo = %d
Line 3258: uphy_scheduleWakeupfornextCycle: Fach for CTCH SFN in between sleep cycle...Need to wakeup timeToGo = %d
Line 3270: uphy_scheduleWakeupfornextCycle: diffCurrentSfnCbs %d min_catnap_length %d
Line 3270: uphy_scheduleWakeupfornextCycle: diffCurrentSfnCbs %d min_catnap_length %d
Line 3291: uphy_scheduleWakeupfornextCycle: diffPichSfnCbs = %d, pich_Sfn =%d, sfnToDecodeFachForCtch = %d isWakeUpSFNForCTCHValid = %d
Line 3291: uphy_scheduleWakeupfornextCycle: diffPichSfnCbs = %d, pich_Sfn =%d, sfnToDecodeFachForCtch = %d isWakeUpSFNForCTCHValid = %d
Line 3347: S0  DSDS: uphy_CPchAndDrxResourcesController_scheduleWakeupfornextSleep: Next wakeup sfn is= %d 
Line 3347: S0  DSDS: uphy_CPchAndDrxResourcesController_scheduleWakeupfornextSleep: Next wakeup sfn is= %d 
Line 3372: scheduleWakeup: bchUsed=%d, sleepNotAllowed=%d, AfterIdleExit=%d, CellReselFlag=%d, isBPLMN = %d, wakeuptimeafter = %d
Line 3372: scheduleWakeup: bchUsed=%d, sleepNotAllowed=%d, AfterIdleExit=%d, CellReselFlag=%d, isBPLMN = %d, wakeuptimeafter = %d
Line 3437: isBplmn = %d, wakeuptimeafter = %d, Available time (ms)= %d, Start time (Us)= %d
Line 3437: isBplmn = %d, wakeuptimeafter = %d, Available time (ms)= %d, Start time (Us)= %d
Line 3441: S0  BPLMNAvailableTimeIndMsg is NULL
Line 3441: S0  BPLMNAvailableTimeIndMsg is NULL
Line 3454: S0  Submitting BPLMN Timeout Timer
Line 3454: S0  Submitting BPLMN Timeout Timer
Line 3496: S0  send failed
Line 3496: S0  send failed
Line 3526: S0  IratMuxConfigCmd failed. errCode=%d, addErrCode=%d
Line 3526: S0  IratMuxConfigCmd failed. errCode=%d, addErrCode=%d
Line 3587: DSDS:uphy_CPchAndDrxResourcesController_AskToDsLrcStf: currentTime=%u microseconds
Line 3587: DSDS:uphy_CPchAndDrxResourcesController_AskToDsLrcStf: currentTime=%u microseconds
Line 3592: RF Reject by DSL1RC when waking up 3G
Line 3592: RF Reject by DSL1RC when waking up 3G
Line 3597: RF Grant by DSL1RC when waking up 3G
Line 3597: RF Grant by DSL1RC when waking up 3G
Line 3629: S0  DSDS:PchAndDrx Real wakeup schedule by UHAL: currenttime=%u[us] SleepDuration = %d[slot], nextEventStartTime = %u[us]
Line 3629: S0  DSDS:PchAndDrx Real wakeup schedule by UHAL: currenttime=%u[us] SleepDuration = %d[slot], nextEventStartTime = %u[us]
Line 3678: RF Reject by DSL1RC when waking up 3G, HWUsageStatus = %d
Line 3678: RF Reject by DSL1RC when waking up 3G, HWUsageStatus = %d
Line 3695: RF Grant by DSL1RC when waking up 3G
Line 3695: RF Grant by DSL1RC when waking up 3G
Line 3712: RF was in use before wakeup for PCH, RF config not reqd
Line 3712: RF was in use before wakeup for PCH, RF config not reqd
Line 3734: S0  SMC Correction for client = %d,HwSfn = %d SwSfn = %d
Line 3734: S0  SMC Correction for client = %d,HwSfn = %d SwSfn = %d
Line 3735: S0  SMC Correction for client = %d,HwSlot = %d PreviousSwSlot = %d
Line 3735: S0  SMC Correction for client = %d,HwSlot = %d PreviousSwSlot = %d
Line 3742: S0  SMC Correction for client = %d,NewSwSlot = %d
Line 3742: S0  SMC Correction for client = %d,NewSwSlot = %d
Line 3838: DRDSDS: PCH-PCH Conflict identified
Line 3838: DRDSDS: PCH-PCH Conflict identified
Line 3842: DRDSDS: DCH-PCH Conflict identified
Line 3842: DRDSDS: DCH-PCH Conflict identified
Line 3861: DSDS: Reject received while updating reason to PS for BG_PCH :: isRfInUseStatus %d
Line 3861: DSDS: Reject received while updating reason to PS for BG_PCH :: isRfInUseStatus %d
Line 3866: DSDS: requestDslrcRfAccess sent to DSLRC interface from %d with cause %d and time %d
Line 3866: DSDS: requestDslrcRfAccess sent to DSLRC interface from %d with cause %d and time %d
Line 3874: DSDS PCHrequeststatus: scheduled time %u requested time %u deviation from scheduled %u Reject/Grant(0/)-(%d), uphydslrcRFState %d
Line 3874: DSDS PCHrequeststatus: scheduled time %u requested time %u deviation from scheduled %u Reject/Grant(0/)-(%d), uphydslrcRFState %d
Line 3923: S0  DSDS: requestDslrcRfAccess sent to DSLRC interface from %d with cause %d and time %d
Line 3923: S0  DSDS: requestDslrcRfAccess sent to DSLRC interface from %d with cause %d and time %d
Line 3930: S0  DSDS: uphy_CPchAndDrxResourcesController_sendDirectRfRequestForMeasure : result %d, isRfInUse %d
Line 3930: S0  DSDS: uphy_CPchAndDrxResourcesController_sendDirectRfRequestForMeasure : result %d, isRfInUse %d
Line 3955: S0  DSDS: Unable to send RF pause done message to DSLRC
Line 3955: S0  DSDS: Unable to send RF pause done message to DSLRC
Line 3959: S0  DSDS: sendRfPauseDone sent to DSLRC interface with %d
Line 3959: S0  DSDS: sendRfPauseDone sent to DSLRC interface with %d
Line 3998: PchAndDrx isCellTrackingCompleted: cellTrackingTransactId=%d
Line 3998: PchAndDrx isCellTrackingCompleted: cellTrackingTransactId=%d
Line 4032: PchAndDrx isCellTrackingCompleted: Unrecognized cellTrackingTransactId=%d
Line 4032: PchAndDrx isCellTrackingCompleted: Unrecognized cellTrackingTransactId=%d
Line 4078: S0  PchAndDrx cancelCellTracking: cellSfnCancelReqMsg send failure
Line 4078: S0  PchAndDrx cancelCellTracking: cellSfnCancelReqMsg send failure
Line 4084: PchAndDrx cancelCellTracking: TransactId=%d, uarfcn=%d, primaryScrCode=%d
Line 4084: PchAndDrx cancelCellTracking: TransactId=%d, uarfcn=%d, primaryScrCode=%d
Line 4089: S0  cellSfnCancelReqMsg is NULL
Line 4089: S0  cellSfnCancelReqMsg is NULL
Line 4116: DrImpossible set to TRUE due to lower DRX
Line 4116: DrImpossible set to TRUE due to lower DRX
Line 4131: PchAndDrx enableEnDecoding: enters into StartStopDecodingController, target StartStopDecodingFsmEventId=%d(Start)
Line 4131: PchAndDrx enableEnDecoding: enters into StartStopDecodingController, target StartStopDecodingFsmEventId=%d(Start)
Line 4143: S0  PchAndDrx startUhalInstances: DlCctrchEnableCmd exec failed
Line 4143: S0  PchAndDrx startUhalInstances: DlCctrchEnableCmd exec failed
Line 4213: S0  PchAndDrx sendConfirmationMsg for release [isPositive: %d]
Line 4213: S0  PchAndDrx sendConfirmationMsg for release [isPositive: %d]
Line 4269: S0  CTCH release by inter RAT coordinator
Line 4269: S0  CTCH release by inter RAT coordinator
Line 4275: S0  Back PCH is released by inter RAT coordinator
Line 4275: S0  Back PCH is released by inter RAT coordinator
Line 4279: S0  PchAndDrx sendConfirmationMsg: doesn't expect to send anything other than release Cnf to interRatCoordinator
Line 4279: S0  PchAndDrx sendConfirmationMsg: doesn't expect to send anything other than release Cnf to interRatCoordinator
Line 4289: S0  PchAndDrx sendConfirmationMsg: send failed
Line 4289: S0  PchAndDrx sendConfirmationMsg: send failed
Line 4293: PchAndDrx sendConfirmationMsg: send succeeded
Line 4293: PchAndDrx sendConfirmationMsg: send succeeded
Line 4298: S0  cnfMsg is NULL
Line 4298: S0  cnfMsg is NULL
Line 4330: S0  PchAndDrx sendConfirmationMsg: Pch configuration failed so setting Tx Tm mode to false
Line 4330: S0  PchAndDrx sendConfirmationMsg: Pch configuration failed so setting Tx Tm mode to false
Line 4372: S0  PchAndDrx sendConfirmationMsg: Wrong MsgId=%d received. Only config and release need confirm
Line 4372: S0  PchAndDrx sendConfirmationMsg: Wrong MsgId=%d received. Only config and release need confirm
Line 4390: S0  PchAndDrx sendConfirmationMsg: send failed
Line 4390: S0  PchAndDrx sendConfirmationMsg: send failed
Line 4396: PchAndDrx sendConfirmationMsg: send succeeded at RSN=%d, Sfn=%d, Slot=%d
Line 4396: PchAndDrx sendConfirmationMsg: send succeeded at RSN=%d, Sfn=%d, Slot=%d
Line 4401: S0  cnfMsg is NULL
Line 4401: S0  cnfMsg is NULL
Line 4425: PchAndDrx configUhalInstances: launch uphy_configUhalInstancesStf
Line 4425: PchAndDrx configUhalInstances: launch uphy_configUhalInstancesStf
Line 4511: S0  UhalConfig in DsSuspend State: Returning Token
Line 4511: S0  UhalConfig in DsSuspend State: Returning Token
Line 4520: PchAndDrx uphy_configUhalInstancesStf: state=%d (StateInit or StateRlConfig)
Line 4520: PchAndDrx uphy_configUhalInstancesStf: state=%d (StateInit or StateRlConfig)
Line 4532: S0  engagedRlPhychLinksArray == NULL pointer
Line 4532: S0  engagedRlPhychLinksArray == NULL pointer
Line 4544: S0  PchAndDrx uphy_configUhalInstancesStf: No more free RL-s
Line 4544: S0  PchAndDrx uphy_configUhalInstancesStf: No more free RL-s
Line 4567: S0  PchAndDrx uphy_configUhalInstancesStf: rakeRl config failed
Line 4567: S0  PchAndDrx uphy_configUhalInstancesStf: rakeRl config failed
Line 4575: PchAndDrx uphy_configUhalInstancesStf: sttdEnabled=%d 
Line 4575: PchAndDrx uphy_configUhalInstancesStf: sttdEnabled=%d 
Line 4602: PchAndDrx uphy_configUhalInstancesStf: state=%d (StatePhyChConfig)
Line 4602: PchAndDrx uphy_configUhalInstancesStf: state=%d (StatePhyChConfig)
Line 4620: S0  PchAndDrx uphy_configUhalInstancesStf: Pich config failed
Line 4620: S0  PchAndDrx uphy_configUhalInstancesStf: Pich config failed
Line 4645: S0  PchAndDrx uphy_configUhalInstancesStf: rakePhyCh config failed
Line 4645: S0  PchAndDrx uphy_configUhalInstancesStf: rakePhyCh config failed
Line 4659: S0  PchAndDrx uphy_configUhalInstancesStf: sccpchRakeNr = %d
Line 4659: S0  PchAndDrx uphy_configUhalInstancesStf: sccpchRakeNr = %d
Line 4672: S0  PchAndDrx uphy_configUhalInstancesStf: rakePhyCh config failed
Line 4672: S0  PchAndDrx uphy_configUhalInstancesStf: rakePhyCh config failed
Line 4692: PchAndDrx uphy_configUhalInstancesStf: state=%d (StateRlPhychConfig)
Line 4692: PchAndDrx uphy_configUhalInstancesStf: state=%d (StateRlPhychConfig)
Line 4704: S0  PchAndDrx uphy_configUhalInstancesStf: rlPhyCh config failed
Line 4704: S0  PchAndDrx uphy_configUhalInstancesStf: rlPhyCh config failed
Line 4739: S0  PchAndDrx uphy_configUhalInstancesStf: rlPhyCh config failed
Line 4739: S0  PchAndDrx uphy_configUhalInstancesStf: rlPhyCh config failed
Line 4756: PchAndDrx uphy_configUhalInstancesStf: state=%d (StateDlTrChConfig)
Line 4756: PchAndDrx uphy_configUhalInstancesStf: state=%d (StateDlTrChConfig)
Line 4761: S0  PchAndDrx uphy_configUhalInstancesStf: Not enough free Trch-s
Line 4761: S0  PchAndDrx uphy_configUhalInstancesStf: Not enough free Trch-s
Line 4775: S0  PchAndDrx uphy_configUhalInstancesStf: trCh config failed
Line 4775: S0  PchAndDrx uphy_configUhalInstancesStf: trCh config failed
Line 4795: S0  PchAndDrx uphy_configUhalInstancesStf: trCh config failed
Line 4795: S0  PchAndDrx uphy_configUhalInstancesStf: trCh config failed
Line 4816: PchAndDrx uphy_configUhalInstancesStf: state=%d (StateDlCctrchConfig)
Line 4816: PchAndDrx uphy_configUhalInstancesStf: state=%d (StateDlCctrchConfig)
Line 4820: S0  PchAndDrx uphy_configUhalInstancesStf: Not enough free Cctrch-s
Line 4820: S0  PchAndDrx uphy_configUhalInstancesStf: Not enough free Cctrch-s
Line 4856: S0  PchAndDrx uphy_configUhalInstancesStf: DlCcTrCh config failed
Line 4856: S0  PchAndDrx uphy_configUhalInstancesStf: DlCcTrCh config failed
Line 4873: S0  PchAndDrx uphy_configUhalInstancesStf: Invalid state=%d
Line 4873: S0  PchAndDrx uphy_configUhalInstancesStf: Invalid state=%d
Line 4880: PchAndDrx uphy_configUhalInstancesStf: state=%d (StateCompleting)
Line 4880: PchAndDrx uphy_configUhalInstancesStf: state=%d (StateCompleting)
Line 4894: S0  PchAndDrx uphy_configUhalInstancesStf: Unknown state=%d
Line 4894: S0  PchAndDrx uphy_configUhalInstancesStf: Unknown state=%d
Line 4901: S0  PchAndDrx uphy_configUhalInstancesStf: UhalCfg Failed
Line 4901: S0  PchAndDrx uphy_configUhalInstancesStf: UhalCfg Failed
Line 4971: PchAndDrx releasePchAndDrxUhalInstances: RSN=%d, Sfn=%d, Slot=%d
Line 4971: PchAndDrx releasePchAndDrxUhalInstances: RSN=%d, Sfn=%d, Slot=%d
Line 4983: S0  PchAndDrx releasePchAndDrxUhalInstances: DlPhychReleaseCmd exec failed. ErrCode=%d, AddErrCode=%d
Line 4983: S0  PchAndDrx releasePchAndDrxUhalInstances: DlPhychReleaseCmd exec failed. ErrCode=%d, AddErrCode=%d
Line 5001: S0  FEE not completed
Line 5001: S0  FEE not completed
Line 5046: PchAndDrx releasePchAndDrxUhalInstances: pchAndDrxResourcesController_ptr->pich_Status=%d , Change to 'Dormant' to ensure CCtrchEnable at next PCH_CONFIG
Line 5046: PchAndDrx releasePchAndDrxUhalInstances: pchAndDrxResourcesController_ptr->pich_Status=%d , Change to 'Dormant' to ensure CCtrchEnable at next PCH_CONFIG
Line 5065: PchAndDrx registerPichIndInterruptHandler: register ESmcDidUphyUhalPichPort
Line 5065: PchAndDrx registerPichIndInterruptHandler: register ESmcDidUphyUhalPichPort
Line 5088: PchAndDrx initData
Line 5088: PchAndDrx initData
Line 5125: S0  PchAndDrx getDrxCycleLength: configMsg==NULL
Line 5125: S0  PchAndDrx getDrxCycleLength: configMsg==NULL
Line 5154: S0  PchAndDrx getDrxCycleLength: Unknown enum drxCycleLength=%d
Line 5154: S0  PchAndDrx getDrxCycleLength: Unknown enum drxCycleLength=%d
Line 5199: PchAndDrx startUhalInstances: RSN=%d, Sfn=%d, Slot=%d, pichStatus=%d(Dormant/NoSig/Nack/Ack)
Line 5199: PchAndDrx startUhalInstances: RSN=%d, Sfn=%d, Slot=%d, pichStatus=%d(Dormant/NoSig/Nack/Ack)
Line 5216: S0  PchAndDrx startUhalInstances: DlCctrchEnableCmd exec failed
Line 5216: S0  PchAndDrx startUhalInstances: DlCctrchEnableCmd exec failed
Line 5225: S0  PchAndDrx startUhalInstances: CcTrCH%d is already running!!
Line 5225: S0  PchAndDrx startUhalInstances: CcTrCH%d is already running!!
Line 5270: PchAndDrx stopUhalInstances: RSN=%d, stopPchSfn=%d, stopPchRSN=%d
Line 5270: PchAndDrx stopUhalInstances: RSN=%d, stopPchSfn=%d, stopPchRSN=%d
Line 5302: isDsRelease set to TRUE because cctrch %d is running in other stack
Line 5302: isDsRelease set to TRUE because cctrch %d is running in other stack
Line 5309: S0  PchAndDrx stopUhalInstances: DlCctrchStopCmd exec failed
Line 5309: S0  PchAndDrx stopUhalInstances: DlCctrchStopCmd exec failed
Line 5317: PchAndDrx stopUhalInstances: CCTrCH not running
Line 5317: PchAndDrx stopUhalInstances: CCTrCH not running
Line 5323: Don't stop cctrch due to time shortage
Line 5323: Don't stop cctrch due to time shortage
Line 5352: PchAndDrx startPICH: rsn=%d, sfn=%d, slot=%d, pichStatus=%d(Dormant/NoSig/Nack/Ack)
Line 5352: PchAndDrx startPICH: rsn=%d, sfn=%d, slot=%d, pichStatus=%d(Dormant/NoSig/Nack/Ack)
Line 5398: S0  wakeUpAfter(%d) < availableTimeForSearch(%d)
Line 5398: S0  wakeUpAfter(%d) < availableTimeForSearch(%d)
Line 5437: S0  isAvailableTimeForBplmnStoredCellSearch: wakeUpAfter(%d) < availableTimeForSearch(%d)
Line 5437: S0  isAvailableTimeForBplmnStoredCellSearch: wakeUpAfter(%d) < availableTimeForSearch(%d)
Line 5482: PchAndDrx clearSleepStart: sleepNotAllowed=%d, shortCtchPeriod = %d
Line 5482: PchAndDrx clearSleepStart: sleepNotAllowed=%d, shortCtchPeriod = %d
Line 5566: S0  PchAndDrx reconfigurePICH: PICH reconfig failed
Line 5566: S0  PchAndDrx reconfigurePICH: PICH reconfig failed
Line 5575: S0  PchAndDrx reconfigurePICH: RL(ScrCodeNr=%d) not found in the PCH MappingDatabase
Line 5575: S0  PchAndDrx reconfigurePICH: RL(ScrCodeNr=%d) not found in the PCH MappingDatabase
Line 5633: S0  PICH WA: oldPichChipOffsetToCpich=%d, piSymbolOffsetToPich=%d,pichChipOffsetToCpich = %d, newPiSymOffset = %d isTxDivCell = %d
Line 5633: S0  PICH WA: oldPichChipOffsetToCpich=%d, piSymbolOffsetToPich=%d,pichChipOffsetToCpich = %d, newPiSymOffset = %d isTxDivCell = %d
Line 5648: S0  PchAndDrx reconfigurePICH: PICH rlPhyCh config failed. rlNr=%d, pichRakeNr=%d
Line 5648: S0  PchAndDrx reconfigurePICH: PICH rlPhyCh config failed. rlNr=%d, pichRakeNr=%d
Line 5658: S0  confirmMsg == NULL pointer
Line 5658: S0  confirmMsg == NULL pointer
Line 5668: PchAndDrx reconfigurePICH: currentRSN=%d, rlNr=%d, pichRakeNr=%d, NP=%d(18/36/72/144), PI=%d, powerOffset=%d, Ovsf=%d
Line 5668: PchAndDrx reconfigurePICH: currentRSN=%d, rlNr=%d, pichRakeNr=%d, NP=%d(18/36/72/144), PI=%d, powerOffset=%d, Ovsf=%d
Line 5684: S0  PchAndDrx reconfigurePICH: PCH DlPhyCh reconfig failed
Line 5684: S0  PchAndDrx reconfigurePICH: PCH DlPhyCh reconfig failed
Line 5698: S0  PchAndDrx reconfigurePICH: PCH RlPhych reconfig failed
Line 5698: S0  PchAndDrx reconfigurePICH: PCH RlPhych reconfig failed
Line 5707: S0  PchAndDrx reconfigurePICH: DlPhychStartCmd exec failed. ErrCode=%d, AddErrCode=%d
Line 5707: S0  PchAndDrx reconfigurePICH: DlPhychStartCmd exec failed. ErrCode=%d, AddErrCode=%d
Line 5718: PchAndDrx reconfigurePICH: Skip config&starting SCCPCH Phych 0 : already running.
Line 5718: PchAndDrx reconfigurePICH: Skip config&starting SCCPCH Phych 0 : already running.
Line 5732: RlReferenceConfigCmd failure: rlNr=%d, errCode=%d, addErrCode=%d
Line 5732: RlReferenceConfigCmd failure: rlNr=%d, errCode=%d, addErrCode=%d
Line 5758: S  uhal_Cmd_exec
Line 5758: S  uhal_Cmd_exec
Line 5797: PchAndDrx releasePICH: RSN=%d, Sfn=%d, Slot=%d, pichRakeNr=%d
Line 5797: PchAndDrx releasePICH: RSN=%d, Sfn=%d, Slot=%d, pichRakeNr=%d
Line 5805: S0  PchAndDrx releasePICH: DlPhychReleaseCmd exec failed. ErrCode=%d, AddErrCode=%d
Line 5805: S0  PchAndDrx releasePICH: DlPhychReleaseCmd exec failed. ErrCode=%d, AddErrCode=%d
Line 5895: Short margin: currentSfn =%d slots, pchAndDrxResourcesController_ptr->pich_Sfn =%d, diff(SFN)=%d
Line 5895: Short margin: currentSfn =%d slots, pchAndDrxResourcesController_ptr->pich_Sfn =%d, diff(SFN)=%d
Line 5968: PchAndDrx :PICH start after=%d slots, currentSfn=%d, currentSlot=%d, pichSfn=%d, pichSlotOffsetToCpich=%d,PqSlot= %d, PiPosition = %d
Line 5968: PchAndDrx :PICH start after=%d slots, currentSfn=%d, currentSlot=%d, pichSfn=%d, pichSlotOffsetToCpich=%d,PqSlot= %d, PiPosition = %d
Line 5997: 3G3G:scheduleDecodingPreparation Skipping PICH Scheduling for 3G3G DSDS
Line 5997: 3G3G:scheduleDecodingPreparation Skipping PICH Scheduling for 3G3G DSDS
Line 6007: 3G3G:scheduleDecodingPreparation Skip PICH scheduling as PI occassion is in past
Line 6007: 3G3G:scheduleDecodingPreparation Skip PICH scheduling as PI occassion is in past
Line 6012: 3G3G:scheduleDecodingPreparation Skip PICH scheduling as Waking Timeout has Occured
Line 6012: 3G3G:scheduleDecodingPreparation Skip PICH scheduling as Waking Timeout has Occured
Line 6100: S0  PchAndDrx scheduleGap: currentRSN %d boundaryRSN %d
Line 6100: S0  PchAndDrx scheduleGap: currentRSN %d boundaryRSN %d
Line 6109: S0  PchAndDrx scheduleGap: currentRSN %d Adjusted boundaryRSN %d
Line 6109: S0  PchAndDrx scheduleGap: currentRSN %d Adjusted boundaryRSN %d
Line 6115: S0  PchAndDrx scheduleGap: pchAndDrxResourcesController_ptr->myTimer!=0 before sumbit new token
Line 6115: S0  PchAndDrx scheduleGap: pchAndDrxResourcesController_ptr->myTimer!=0 before sumbit new token
Line 6153: PchAndDrx scheduleGap: cctrchNr=%d running at gapRsn=%d, currentSfn= %d pchOcassionSfn= %d sfnDiff= %d tti=%d
Line 6153: PchAndDrx scheduleGap: cctrchNr=%d running at gapRsn=%d, currentSfn= %d pchOcassionSfn= %d sfnDiff= %d tti=%d
Line 6159: PchAndDrx scheduleGap(NACK/NoResponse): cctrchNr=%d
Line 6159: PchAndDrx scheduleGap(NACK/NoResponse): cctrchNr=%d
Line 6191: No MP info for serving cell [%d, %d]
Line 6191: No MP info for serving cell [%d, %d]
Line 6197: No Cell Info [%d, %d]
Line 6197: No Cell Info [%d, %d]
Line 6200: S0  Check Serving cell MP info [%d, %d], found = %d
Line 6200: S0  Check Serving cell MP info [%d, %d], found = %d
Line 6283: Forcing adjustedWakeUpAfter to a frame to avoid DRX overlap/conflict with reconfiguration on other stack
Line 6283: Forcing adjustedWakeUpAfter to a frame to avoid DRX overlap/conflict with reconfiguration on other stack
Line 6286: minResUseTimeAdjust %d adjustedWakeUpAfter %d
Line 6286: minResUseTimeAdjust %d adjustedWakeUpAfter %d
Line 6384: S0  PchAndDrx releaseSCCPCH: DlPhychReleaseCmd exec failed. ErrCode=%d, AddErrCode=%d
Line 6384: S0  PchAndDrx releaseSCCPCH: DlPhychReleaseCmd exec failed. ErrCode=%d, AddErrCode=%d
Line 6415: PchAndDrx drxCycleLength > 128 and resyncTime %d
Line 6415: PchAndDrx drxCycleLength > 128 and resyncTime %d
Line 6442: PchAndDrx scheduleWakeup: timeToGo is minus and adjust: reSyncTime=%d but timeToGo=%d.pchAndDrxResourcesController_ptr->CStartStopDecodingController.CResourcesConfigurationController.maxTTI =%d
Line 6442: PchAndDrx scheduleWakeup: timeToGo is minus and adjust: reSyncTime=%d but timeToGo=%d.pchAndDrxResourcesController_ptr->CStartStopDecodingController.CResourcesConfigurationController.maxTTI =%d
Line 6480: PchAndDrx scheduleWakeup: timeToGo is readjusted : reSyncTime=%d but timeToGo=%d,initialPagingOccasionSfn =%d,beforePichSfn = %d,startSleepingTime = %d, currentRSN = %d
Line 6480: PchAndDrx scheduleWakeup: timeToGo is readjusted : reSyncTime=%d but timeToGo=%d,initialPagingOccasionSfn =%d,beforePichSfn = %d,startSleepingTime = %d, currentRSN = %d
Line 6503: PchAndDrx scheduleWakeup:Disable cctrch and clear isFirstDrx flag:timeToGo = %d 
Line 6503: PchAndDrx scheduleWakeup:Disable cctrch and clear isFirstDrx flag:timeToGo = %d 
Line 6516: S0  DSDS_CBS PchAndDrx scheduleWakeup:Don't allow sleep till FACH for CTCH configuration completes 
Line 6516: S0  DSDS_CBS PchAndDrx scheduleWakeup:Don't allow sleep till FACH for CTCH configuration completes 
Line 6534: S0  PchAndDrx scheduleWakeup: numofDrxCycleToSkip = %d
Line 6534: S0  PchAndDrx scheduleWakeup: numofDrxCycleToSkip = %d
Line 6572: S0  PchAndDrx scheduleWakeup: prevPichSFN = %d sfnToDecodeFachForCtch = %d this_Sfn = %d pichCTCHSfnDiff = %d pichCurrentSfnDiff = %d
Line 6572: S0  PchAndDrx scheduleWakeup: prevPichSFN = %d sfnToDecodeFachForCtch = %d this_Sfn = %d pichCTCHSfnDiff = %d pichCurrentSfnDiff = %d
Line 6580: S0  PchAndDrx scheduleWakeup: CTCH SFN is in past -Taking next index = %d
Line 6580: S0  PchAndDrx scheduleWakeup: CTCH SFN is in past -Taking next index = %d
Line 6605: S0  PchAndDrx scheduleWakeup: index = %d BSIndexArray[index] = %d BSIndexArray[index - ] = %d numOfSFNCycleToSkip = %d numofDrxCycleToSkip = %d
Line 6605: S0  PchAndDrx scheduleWakeup: index = %d BSIndexArray[index] = %d BSIndexArray[index - ] = %d numOfSFNCycleToSkip = %d numofDrxCycleToSkip = %d
Line 6624: PchAndDrx scheduleWakeup: late for resync because required reSyncTime=%d but timeToGo=%d
Line 6624: PchAndDrx scheduleWakeup: late for resync because required reSyncTime=%d but timeToGo=%d
Line 6688: S0  PchAndDrx scheduleWakeup: index = %d BSIndexArray[index] = %d BSIndexArray[index - ] = %d numOfSFNCycleToSkip = %d numofDrxCycleToSkip = %d
Line 6688: S0  PchAndDrx scheduleWakeup: index = %d BSIndexArray[index] = %d BSIndexArray[index - ] = %d numOfSFNCycleToSkip = %d numofDrxCycleToSkip = %d
Line 6709: Taking the next CTCH SFN - %d
Line 6709: Taking the next CTCH SFN - %d
Line 6711: wakeSfnCtch: %d, this_Sfn %d, wakeSfnPich: %d, sfnToDecodeFachForCtch %d, isWakeUpSFNForCTCHValid %d
Line 6711: wakeSfnCtch: %d, this_Sfn %d, wakeSfnPich: %d, sfnToDecodeFachForCtch %d, isWakeUpSFNForCTCHValid %d
Line 6720: PchAndDrx CBS: Fach for CTCH SFN in between sleep cycle...Need to wakeup
Line 6720: PchAndDrx CBS: Fach for CTCH SFN in between sleep cycle...Need to wakeup
Line 6738: diffCurrentSfnCbs %d min_catnap_length %d
Line 6738: diffCurrentSfnCbs %d min_catnap_length %d
Line 6761: Sleep: diffPichSfnCbs = %d, pich_Sfn =%d, sfnToDecodeFachForCtch = %d isWakeUpSFNForCTCHValid = %d
Line 6761: Sleep: diffPichSfnCbs = %d, pich_Sfn =%d, sfnToDecodeFachForCtch = %d isWakeUpSFNForCTCHValid = %d
Line 6819: S0  PchAndDrx scheduleWakeup: pchAndDrxResourcesController_ptr->CStartStopDecodingController.myTimer!=0 before submit new token
Line 6819: S0  PchAndDrx scheduleWakeup: pchAndDrxResourcesController_ptr->CStartStopDecodingController.myTimer!=0 before submit new token
Line 6847: PchAndDrx scheduleWakeup: clearSleepStartRsn %d diffRsnCtch %d diffRsnClearSleep %d cancelToken %d  
Line 6847: PchAndDrx scheduleWakeup: clearSleepStartRsn %d diffRsnCtch %d diffRsnClearSleep %d cancelToken %d  
Line 6859: PchAndDrx scheduleWakeup: drxCycleLength=%d, NP=%d(18/36/72/144), PI=%d, powerOffset=%d, Ovsf=%d, IMSI(High 32bits)=0x%08x, IMSI(Low 32bits)=0x%08x
Line 6859: PchAndDrx scheduleWakeup: drxCycleLength=%d, NP=%d(18/36/72/144), PI=%d, powerOffset=%d, Ovsf=%d, IMSI(High 32bits)=0x%08x, IMSI(Low 32bits)=0x%08x
Line 6863: PchAndDrx scheduleWakeup: currentSfn=%d, initPoSfn=%d, timeToGo=%d, pichSfn=%d, sleepTime=%d, reSyncTime=%d, wakeSfn=%d
Line 6863: PchAndDrx scheduleWakeup: currentSfn=%d, initPoSfn=%d, timeToGo=%d, pichSfn=%d, sleepTime=%d, reSyncTime=%d, wakeSfn=%d
Line 6872: scheduleWakeup: bchUsed=%d, sleepNotAllowed=%d, AfterIdleExit=%d, CellReselFlag=%d, isCBS=%d
Line 6872: scheduleWakeup: bchUsed=%d, sleepNotAllowed=%d, AfterIdleExit=%d, CellReselFlag=%d, isCBS=%d
Line 6887: scheduleWakeup: bchUsed=%d, sleepNotAllowed=%d, AfterIdleExit=%d, CellReselFlag=%d, isBPLMN = %d, wakeuptimeafter = %d
Line 6887: scheduleWakeup: bchUsed=%d, sleepNotAllowed=%d, AfterIdleExit=%d, CellReselFlag=%d, isBPLMN = %d, wakeuptimeafter = %d
Line 6951: isBplmn = %d, wakeuptimeafter = %d, Available time (ms)= %d, Start time (Us)= %d
Line 6951: isBplmn = %d, wakeuptimeafter = %d, Available time (ms)= %d, Start time (Us)= %d
Line 6955: S0  BPLMNAvailableTimeIndMsg is NULL
Line 6955: S0  BPLMNAvailableTimeIndMsg is NULL
Line 6968: S0  Submitting BPLMN Timeout Timer
Line 6968: S0  Submitting BPLMN Timeout Timer
Line 7010: S0  send failed
Line 7010: S0  send failed
Line 7042: S0  IratMuxConfigCmd failed. errCode=%d, addErrCode=%d
Line 7042: S0  IratMuxConfigCmd failed. errCode=%d, addErrCode=%d
Line 7105: S0  PchAndDrx scheduleSleeping: pchAndDrxResourcesController_ptr->CStartStopDecodingController.sleepHandlerTimer!=0 before sumbit new token
Line 7105: S0  PchAndDrx scheduleSleeping: pchAndDrxResourcesController_ptr->CStartStopDecodingController.sleepHandlerTimer!=0 before sumbit new token
Line 7115: PchAndDrx scheduleSleeping: RSN=%d, Sfn=%d, Slot=%d, pichStatus=%d(Dormant/NoSig/Nack/Ack)
Line 7115: PchAndDrx scheduleSleeping: RSN=%d, Sfn=%d, Slot=%d, pichStatus=%d(Dormant/NoSig/Nack/Ack)
Line 7200: [TX AS] S0 prvTxAnt=%d txAntennaSel=%d currentTxAntNum=%d 
Line 7200: [TX AS] S0 prvTxAnt=%d txAntennaSel=%d currentTxAntNum=%d 
Line 7205: [TX AS] S0 resync: selectTxAnt 1
Line 7205: [TX AS] S0 resync: selectTxAnt 1
Line 7211: PchAndDrx resync: RSN=%d, Sfn=%d, Slot=%d
Line 7211: PchAndDrx resync: RSN=%d, Sfn=%d, Slot=%d
Line 7258: S0  uphy_CPchAndDrxResourcesController_getListenRSN, this_Sfn=%d, this_slot = %d, diffSfn=%d, diffRsn=%d  PICH SFN = %d
Line 7258: S0  uphy_CPchAndDrxResourcesController_getListenRSN, this_Sfn=%d, this_slot = %d, diffSfn=%d, diffRsn=%d  PICH SFN = %d
Line 7350: S0  message creation failed in uphy_CPchAndDrxResourcesController_RequestMultipathMgmtStopUpdating
Line 7350: S0  message creation failed in uphy_CPchAndDrxResourcesController_RequestMultipathMgmtStopUpdating
Line 7366: S0  PchAndDrx RequestMultipathMgmtStopUpdating: msg send failed
Line 7366: S0  PchAndDrx RequestMultipathMgmtStopUpdating: msg send failed
Line 7380: PchAndDrx RequestMultipathMgmtStopUpdating: msg send succeeded. Sfn=%d, Slot=%d
Line 7380: PchAndDrx RequestMultipathMgmtStopUpdating: msg send succeeded. Sfn=%d, Slot=%d
Line 7400: S0  message creation failed in uphy_CPchAndDrxResourcesController_RequestMultipathMgmtStartUpdating
Line 7400: S0  message creation failed in uphy_CPchAndDrxResourcesController_RequestMultipathMgmtStartUpdating
Line 7414: S0  PchAndDrx RequestMultipathMgmtStartUpdating: msg send failed
Line 7414: S0  PchAndDrx RequestMultipathMgmtStartUpdating: msg send failed
Line 7428: PchAndDrx RequestMultipathMgmtStartUpdating: msg send succeeded. Sfn=%d, Slot=%d
Line 7428: PchAndDrx RequestMultipathMgmtStartUpdating: msg send succeeded. Sfn=%d, Slot=%d
Line 7448: S0  message creation failed in uphy_CPchAndDrxResourcesController_RequestMultipathMgmtStartSingleUpdate
Line 7448: S0  message creation failed in uphy_CPchAndDrxResourcesController_RequestMultipathMgmtStartSingleUpdate
Line 7463: S0  PchAndDrx RequestMultipathMgmtStartSingleUpdate: msg send failed
Line 7463: S0  PchAndDrx RequestMultipathMgmtStartSingleUpdate: msg send failed
Line 7477: PchAndDrx RequestMultipathMgmtStartSingleUpdate: msg send succeeded. Sfn=%d, Slot=%d
Line 7477: PchAndDrx RequestMultipathMgmtStartSingleUpdate: msg send succeeded. Sfn=%d, Slot=%d
Line 7496: PchAndDrx resetDbgInfo
Line 7496: PchAndDrx resetDbgInfo
Line 7531: PchAndDrx triggerMeasurements: startStopFsmState=%d, (sfn, slot)=(%d, %d)
Line 7531: PchAndDrx triggerMeasurements: startStopFsmState=%d, (sfn, slot)=(%d, %d)
Line 7573: PchAndDrx triggerMeasurements: serverId=%d, startStopFsmState=%d(Waking), numOfTotalMidServerInDrx=%d, numOfInraFeqMidServer=%d, mid=%d
Line 7573: PchAndDrx triggerMeasurements: serverId=%d, startStopFsmState=%d(Waking), numOfTotalMidServerInDrx=%d, numOfInraFeqMidServer=%d, mid=%d
Line 7582: S0  PchAndDrx triggerMeasurements: Intrafrequency cell measurement triggering failed. intraFreqMid=%d
Line 7582: S0  PchAndDrx triggerMeasurements: Intrafrequency cell measurement triggering failed. intraFreqMid=%d
Line 7588: S0  PchAndDrx triggerMeasurements: No intrafrequency cell measurement MidServer
Line 7588: S0  PchAndDrx triggerMeasurements: No intrafrequency cell measurement MidServer
Line 7593: S0  PchAndDrx triggerMeasurements: Measurements are already triggered once
Line 7593: S0  PchAndDrx triggerMeasurements: Measurements are already triggered once
Line 7665: PchAndDrx triggerMeasurements: isInterFreqMsmtTriggeringConditionMet=%d
Line 7665: PchAndDrx triggerMeasurements: isInterFreqMsmtTriggeringConditionMet=%d
Line 7669: PchAndDrx triggerMeasurements: serverId=%d, startStopFsmState=%d(Retiring), numOfTotalFddMidServer=%d, numOfTriggeredMidServer=%d, mid=%d
Line 7669: PchAndDrx triggerMeasurements: serverId=%d, startStopFsmState=%d(Retiring), numOfTotalFddMidServer=%d, numOfTriggeredMidServer=%d, mid=%d
Line 7699: PchAndDrx triggerMeasurements: requestType = %d, startStopTriggerCount = %d, startStopTriggerInterval = %d
Line 7699: PchAndDrx triggerMeasurements: requestType = %d, startStopTriggerCount = %d, startStopTriggerInterval = %d
Line 7705: S0  [IRAT U2G] PchAndDrx triggerMeasurements: numOfTriggeredMidServer %d is different from numOfGsmMidServer %d
Line 7705: S0  [IRAT U2G] PchAndDrx triggerMeasurements: numOfTriggeredMidServer %d is different from numOfGsmMidServer %d
Line 7710: S0  [IRAT U2G] PchAndDrx triggerMeasurements: isInterFreqMsmtTriggeringConditionMet == FALSE
Line 7710: S0  [IRAT U2G] PchAndDrx triggerMeasurements: isInterFreqMsmtTriggeringConditionMet == FALSE
Line 7715: S0  PchAndDrx triggerMeasurements: can't find out registeredInfo with fddMid=%d
Line 7715: S0  PchAndDrx triggerMeasurements: can't find out registeredInfo with fddMid=%d
Line 7782: [IRAT U2G] PchAndDrx triggerMeasurements: serverId=0x%x, startStopFsmState=%d(Retiring), numOfTotalGsmMidServer=%d, numOfTriggeredMidServer=%d, mid=%d
Line 7782: [IRAT U2G] PchAndDrx triggerMeasurements: serverId=0x%x, startStopFsmState=%d(Retiring), numOfTotalGsmMidServer=%d, numOfTriggeredMidServer=%d, mid=%d
Line 7812: PchAndDrx triggerMeasurements: requestType = %d, startStopTriggerCount = %d, startStopTriggerInterval = %d
Line 7812: PchAndDrx triggerMeasurements: requestType = %d, startStopTriggerCount = %d, startStopTriggerInterval = %d
Line 7818: S0  [IRAT U2G] PchAndDrx triggerMeasurements: numOfTriggeredMidServer %d is different from numOfFddMidServer %d
Line 7818: S0  [IRAT U2G] PchAndDrx triggerMeasurements: numOfTriggeredMidServer %d is different from numOfFddMidServer %d
Line 7823: S0  [IRAT U2G] PchAndDrx triggerMeasurements: can't find out registeredInfo with gsmMid=%d
Line 7823: S0  [IRAT U2G] PchAndDrx triggerMeasurements: can't find out registeredInfo with gsmMid=%d
Line 7848: S0  [IRAT U2G] PchAndDrx triggerMeasurements: no GSM mid server to trigger
Line 7848: S0  [IRAT U2G] PchAndDrx triggerMeasurements: no GSM mid server to trigger
Line 7857: S0  [IRAT U2G] PchAndDrx triggerMeasurements: don't trigger GSM measurement in case interFreq is on going
Line 7857: S0  [IRAT U2G] PchAndDrx triggerMeasurements: don't trigger GSM measurement in case interFreq is on going
Line 7882: S0  [IRAT U2L] PchAndDrx triggerMeasurements: Already in paused state!! Skip U2L
Line 7882: S0  [IRAT U2L] PchAndDrx triggerMeasurements: Already in paused state!! Skip U2L
Line 7889: S0  [IRAT U2L] PchAndDrx triggerMeasurements: Auto pause is within 95ms timeToAutoPause %d!! Skip U2L
Line 7889: S0  [IRAT U2L] PchAndDrx triggerMeasurements: Auto pause is within 95ms timeToAutoPause %d!! Skip U2L
Line 7895: S0  [IRAT U2L] PchAndDrx triggerMeasurements: MAX_STARVATION_AGE reached, Priority Inversion by allowing U2L
Line 7895: S0  [IRAT U2L] PchAndDrx triggerMeasurements: MAX_STARVATION_AGE reached, Priority Inversion by allowing U2L
Line 7902: S  [IRAT U2L] PchAndDrx triggerMeasurements: Auto pause time is more than 95ms timeToAutoPause %d!! Allow U2L
Line 7902: S  [IRAT U2L] PchAndDrx triggerMeasurements: Auto pause time is more than 95ms timeToAutoPause %d!! Allow U2L
Line 7925: [IRAT U2L] PchAndDrx triggerMeasurements: serverId=0x%x, startStopFsmState=%d(Retiring), numOfTotalEutraMidServer=%d, numOfTriggeredMidServer=%d, mid=%d
Line 7925: [IRAT U2L] PchAndDrx triggerMeasurements: serverId=0x%x, startStopFsmState=%d(Retiring), numOfTotalEutraMidServer=%d, numOfTriggeredMidServer=%d, mid=%d
Line 7953: PchAndDrx triggerMeasurements: requestType = %d, startStopTriggerCount = %d, startStopTriggerInterval = %d
Line 7953: PchAndDrx triggerMeasurements: requestType = %d, startStopTriggerCount = %d, startStopTriggerInterval = %d
Line 7959: S0  [IRAT U2L] PchAndDrx triggerMeasurements: numOfTriggeredMidServer %d is different from numOfEutraMidServer %d
Line 7959: S0  [IRAT U2L] PchAndDrx triggerMeasurements: numOfTriggeredMidServer %d is different from numOfEutraMidServer %d
Line 7964: S0  [IRAT U2L] PchAndDrx triggerMeasurements: can't find out registeredInfo with eutraMid=%d
Line 7964: S0  [IRAT U2L] PchAndDrx triggerMeasurements: can't find out registeredInfo with eutraMid=%d
Line 7978: S0  [IRAT U2L] PchAndDrx triggerMeasurements: no E-UTRA mid server to trigger
Line 7978: S0  [IRAT U2L] PchAndDrx triggerMeasurements: no E-UTRA mid server to trigger
Line 7985: S0  [IRAT U2L] PchAndDrx triggerMeasurements: don't trigger E-UTRA measurement in case interFreq or gsm Meas are on going
Line 7985: S0  [IRAT U2L] PchAndDrx triggerMeasurements: don't trigger E-UTRA measurement in case interFreq or gsm Meas are on going
Line 7993: S0  PchAndDrx triggerMeasurements: Unexpected startStopFsmState=%d(I/D/S/W/R/No)
Line 7993: S0  PchAndDrx triggerMeasurements: Unexpected startStopFsmState=%d(I/D/S/W/R/No)
Line 7999: S0  PchAndDrx triggerMeasurements: isIdleDetectedMsmtTriggered = TRUE
Line 7999: S0  PchAndDrx triggerMeasurements: isIdleDetectedMsmtTriggered = TRUE
Line 8067: PchAndDrx vgmDrxGap: RSN=%d, currentSfn=%d, currentSlot=%d, startSfn=%d, startSlot=%d, durationSfn=%d, durationSlot=%d
Line 8067: PchAndDrx vgmDrxGap: RSN=%d, currentSfn=%d, currentSlot=%d, startSfn=%d, startSlot=%d, durationSfn=%d, durationSlot=%d
Line 8098: PchAndDrx FSM State is IDLE Hence Exit from pichIndInterruptHandler
Line 8098: PchAndDrx FSM State is IDLE Hence Exit from pichIndInterruptHandler
Line 8164: PchAndDrx uphy_pichIndInterruptHandler: pichStatus=(NoResponse:1 or NACK:2) in startStopFsmState=Waking - handleStarting called
Line 8164: PchAndDrx uphy_pichIndInterruptHandler: pichStatus=(NoResponse:1 or NACK:2) in startStopFsmState=Waking - handleStarting called
Line 8189: PchAndDrx uphy_pichIndInterruptHandler: pichStatus=(NoResponse:1 or NACK:2) in startStopFsmState=Decoding - handleStopping called
Line 8189: PchAndDrx uphy_pichIndInterruptHandler: pichStatus=(NoResponse:1 or NACK:2) in startStopFsmState=Decoding - handleStopping called
Line 8222: PchAndDrx uphy_pichIndInterruptHandler: pichStatus=(NoResponse:1 or NACK:2) in startStopFsmState=Retiring - handleSleeping called
Line 8222: PchAndDrx uphy_pichIndInterruptHandler: pichStatus=(NoResponse:1 or NACK:2) in startStopFsmState=Retiring - handleSleeping called
Line 8226: S0  PchAndDrx uphy_pichIndInterruptHandler: pichStatus=%d(NoResponse: or NACK:2) in startStopFsmState=%d(I/D/S/W/R)
Line 8226: S0  PchAndDrx uphy_pichIndInterruptHandler: pichStatus=%d(NoResponse: or NACK:2) in startStopFsmState=%d(I/D/S/W/R)
Line 8245: PchAndDrx uphy_pichIndInterruptHandler: pichStatus=%d(ACK:3), in startStopFsmState=%d(I/D/S/W/R)
Line 8245: PchAndDrx uphy_pichIndInterruptHandler: pichStatus=%d(ACK:3), in startStopFsmState=%d(I/D/S/W/R)
Line 8251: S0  PchAndDrx uphy_pichIndInterruptHandler: PICH IRQ handler called when PCHAndDRX not configured
Line 8251: S0  PchAndDrx uphy_pichIndInterruptHandler: PICH IRQ handler called when PCHAndDRX not configured
Line 8389: Read(LEVEL 1) cbsScheduleSfn = %d,CTCHperiod = %d, Cbsframeoff %d currentSfn = %d
Line 8389: Read(LEVEL 1) cbsScheduleSfn = %d,CTCHperiod = %d, Cbsframeoff %d currentSfn = %d
Line 8399: S0  ReadLevelCbsScheduling: index = %d cbsScheduleSfn = %d numDrxIndices = %d
Line 8399: S0  ReadLevelCbsScheduling: index = %d cbsScheduleSfn = %d numDrxIndices = %d
Line 8405: S0  ReadLevelCbsScheduling: Warning!! Level-2 table not flushed or updated cbsScheduleSfn = %d
Line 8405: S0  ReadLevelCbsScheduling: Warning!! Level-2 table not flushed or updated cbsScheduleSfn = %d
Line 8446: S0  ReadLevelCbsScheduling: nextBlockOffsetFromUBMC = %d tempCTCHIndexOffset = %d numDrxIndices = %d BSIndexArray[numDrxIndices - ] = %d numofSFNCycleToSkip = %d numofDrxCycleToSkip = %d
Line 8446: S0  ReadLevelCbsScheduling: nextBlockOffsetFromUBMC = %d tempCTCHIndexOffset = %d numDrxIndices = %d BSIndexArray[numDrxIndices - ] = %d numofSFNCycleToSkip = %d numofDrxCycleToSkip = %d
Line 8457: S0  ReadLevelCbsScheduling - after updation: CTCHIndexOffset = %d lenCBSSchedPeriod = %d numDrxIndices = %d level2CbsScheduleLastSfn = %d
Line 8457: S0  ReadLevelCbsScheduling - after updation: CTCHIndexOffset = %d lenCBSSchedPeriod = %d numDrxIndices = %d level2CbsScheduleLastSfn = %d
Line 8470: S0  UpdateLevel2CbsScheduling: level2CbsSchedulingInfo[%d] = %d  BSIndexArray[%d] = %d
Line 8470: S0  UpdateLevel2CbsScheduling: level2CbsSchedulingInfo[%d] = %d  BSIndexArray[%d] = %d
Line 8507: S0  Clear Level 2 info at currentSfn = %d
Line 8507: S0  Clear Level 2 info at currentSfn = %d
Line 8537: PchAndDrx CBS Level1 Scheduling info update: Mtti = %d, CTCHperiod = %d, Cbsframeoff = %d, isBMCSchdmsgperiod = %d, BMCSchdmsgperiod = %d numofCBSBlocksPerSFNCycle = %d
Line 8537: PchAndDrx CBS Level1 Scheduling info update: Mtti = %d, CTCHperiod = %d, Cbsframeoff = %d, isBMCSchdmsgperiod = %d, BMCSchdmsgperiod = %d numofCBSBlocksPerSFNCycle = %d
Line 8561: PchAndDrx CBS Level2 Scheduling table
Line 8561: PchAndDrx CBS Level2 Scheduling table
Line 8570: S0  UpdateLevel2CbsScheduling: level2Scheduleupdated = %d currentsfn = %d
Line 8570: S0  UpdateLevel2CbsScheduling: level2Scheduleupdated = %d currentsfn = %d
Line 8588: S0  UpdateLevel2CbsScheduling: CTCHIndexOffset = %d lenCBSSchedPeriod = %d numDrxIndices = %d level2CbsScheduleLastSfn = %d
Line 8588: S0  UpdateLevel2CbsScheduling: CTCHIndexOffset = %d lenCBSSchedPeriod = %d numDrxIndices = %d level2CbsScheduleLastSfn = %d
Line 8598: S0  UpdateLevel2CbsScheduling:  level2CbsSchedulingInfo[%d] = %d  BSIndexArray[%d] = %d
Line 8598: S0  UpdateLevel2CbsScheduling:  level2CbsSchedulingInfo[%d] = %d  BSIndexArray[%d] = %d
Line 8607: S0  UpdateLevel2CbsScheduling: level2CbsSchedulingInfo[%d] = %d  BSIndexArray[%d] = %d numDrxIndices = %d
Line 8607: S0  UpdateLevel2CbsScheduling: level2CbsSchedulingInfo[%d] = %d  BSIndexArray[%d] = %d numDrxIndices = %d
Line 8618: S0  UpdateLevel2CbsScheduling: level2Scheduleupdated = %d currentsfn = %d
Line 8618: S0  UpdateLevel2CbsScheduling: level2Scheduleupdated = %d currentsfn = %d
Line 8633: S0  UpdateLevel2CbsScheduling: CTCHIndexOffset = %d lenCBSSchedPeriod = %d numDrxIndices = %d level2CbsScheduleLastSfn = %d
Line 8633: S0  UpdateLevel2CbsScheduling: CTCHIndexOffset = %d lenCBSSchedPeriod = %d numDrxIndices = %d level2CbsScheduleLastSfn = %d
Line 8643: S0  UpdateLevel2CbsScheduling: templevel2CbsSchedulingInfo[%d] = %d  tempBSIndexArray[%d] = %d
Line 8643: S0  UpdateLevel2CbsScheduling: templevel2CbsSchedulingInfo[%d] = %d  tempBSIndexArray[%d] = %d
Line 8652: S0  UpdateLevel2CbsScheduling: templevel2CbsSchedulingInfo[%d] = %d  tempBSIndexArray[%d] = %d tempNumDrxIndices = %d
Line 8652: S0  UpdateLevel2CbsScheduling: templevel2CbsSchedulingInfo[%d] = %d  tempBSIndexArray[%d] = %d tempNumDrxIndices = %d
Line 8692: PchAndDrx CBS Flush Level1 and Level2 Scheduling table
Line 8692: PchAndDrx CBS Flush Level1 and Level2 Scheduling table
Line 8751: PchAndDrx CBS: prepareFachConfigMessage
Line 8751: PchAndDrx CBS: prepareFachConfigMessage
Line 8829: PchAndDrx CBS: CopySccpchInfo
Line 8829: PchAndDrx CBS: CopySccpchInfo
Line 8847: PchAndDrx CBS: CopyFachInfo
Line 8847: PchAndDrx CBS: CopyFachInfo
Line 8889: S0  DSDS: CPchAndDrxResourcesController Unable to send RF release done message to DSLRC
Line 8889: S0  DSDS: CPchAndDrxResourcesController Unable to send RF release done message to DSLRC
Line 8898: S0  DSDS: CPchAndDrxResourcesController sendRfReleaseDone sent to DSLRC interface with %d
Line 8898: S0  DSDS: CPchAndDrxResourcesController sendRfReleaseDone sent to DSLRC interface with %d
Line 8918: S0  uphy_CPchAndDrxResourcesController_triggerInternalPauseReq: sending EUphyPchAndDrxResourcesControllerMsgId_RfUsePauseReq
Line 8918: S0  uphy_CPchAndDrxResourcesController_triggerInternalPauseReq: sending EUphyPchAndDrxResourcesControllerMsgId_RfUsePauseReq
Line 8926: S0  3G3G DSDS: uphy_CPchAndDrxResourcesController_triggerInternalPauseReq: Suspend PCH configuration
Line 8926: S0  3G3G DSDS: uphy_CPchAndDrxResourcesController_triggerInternalPauseReq: Suspend PCH configuration
Line 8942: S0  uphy_CPchAndDrxResourcesController_triggerInternalResumeReq: sending EUphyPchAndDrxResourcesControllerMsgId_RfUsePauseReq
Line 8942: S0  uphy_CPchAndDrxResourcesController_triggerInternalResumeReq: sending EUphyPchAndDrxResourcesControllerMsgId_RfUsePauseReq
Line 8944: S0  3G3G DSDS: uphy_CPchAndDrxResourcesController_triggerInternalResumeReq: Start PCH Reconfiguration
Line 8944: S0  3G3G DSDS: uphy_CPchAndDrxResourcesController_triggerInternalResumeReq: Start PCH Reconfiguration
Line 9014: CalculateEarlyWakeupTimeInSlots : startStopTriggerCount has reached for non-identified, 60 slots added
Line 9014: CalculateEarlyWakeupTimeInSlots : startStopTriggerCount has reached for non-identified, 60 slots added
Line 9019: CalculateEarlyWakeupTimeInSlots : earlyWakeupSlots %d
Line 9019: CalculateEarlyWakeupTimeInSlots : earlyWakeupSlots %d
Line 9050: CalculateEarlyWakeupTimeInSlots :( numOfInraFeqMidServer not present)
Line 9050: CalculateEarlyWakeupTimeInSlots :( numOfInraFeqMidServer not present)
Line 9089: Rescheduling BPLMN Timeout Timer. bplmnUphyTimeoutRSN = %d, currentRSN = %d, earlyWakeupInSlots = %d
Line 9089: Rescheduling BPLMN Timeout Timer. bplmnUphyTimeoutRSN = %d, currentRSN = %d, earlyWakeupInSlots = %d
Line 9109: Rescheduling BPLMN Timeout Timer 5 slots from currentRSN
Line 9109: Rescheduling BPLMN Timeout Timer 5 slots from currentRSN
Line 9124: BPLMN Timeout Timer rescheduled from %d to %d
Line 9124: BPLMN Timeout Timer rescheduled from %d to %d
Line 9133: BPLMN Timer not running
Line 9133: BPLMN Timer not running
Line 9209: PchAndDrx drxCycleLength > 128 and resyncTime %d
Line 9209: PchAndDrx drxCycleLength > 128 and resyncTime %d
Line 9236: rescheduleWakeupForPCHDecoding: timeToGo is minus and adjust: reSyncTime=%d but timeToGo=%d.pchAndDrxResourcesController_ptr->CStartStopDecodingController.CResourcesConfigurationController.maxTTI =%d
Line 9236: rescheduleWakeupForPCHDecoding: timeToGo is minus and adjust: reSyncTime=%d but timeToGo=%d.pchAndDrxResourcesController_ptr->CStartStopDecodingController.CResourcesConfigurationController.maxTTI =%d
Line 9262: rescheduleWakeupForPCHDecoding: late for resync because required reSyncTime=%d but timeToGo=%d
Line 9262: rescheduleWakeupForPCHDecoding: late for resync because required reSyncTime=%d but timeToGo=%d
Line 9313: S0  rescheduleWakeupForPCHDecoding: pchAndDrxResourcesController_ptr->CStartStopDecodingController.myTimer!=0 before submit new token
Line 9313: S0  rescheduleWakeupForPCHDecoding: pchAndDrxResourcesController_ptr->CStartStopDecodingController.myTimer!=0 before submit new token
Line 9325: rescheduleWakeupForPCHDecoding: drxCycleLength=%d, NP=%d(18/36/72/144), PI=%d, powerOffset=%d, Ovsf=%d, IMSI(High 32bits)=0x%08x, IMSI(Low 32bits)=0x%08x
Line 9325: rescheduleWakeupForPCHDecoding: drxCycleLength=%d, NP=%d(18/36/72/144), PI=%d, powerOffset=%d, Ovsf=%d, IMSI(High 32bits)=0x%08x, IMSI(Low 32bits)=0x%08x
Line 9329: rescheduleWakeupForPCHDecoding: currentSfn=%d, initPoSfn=%d, timeToGo=%d, pichSfn=%d, sleepTime=%d, reSyncTime=%d, wakeSfn=%d
Line 9329: rescheduleWakeupForPCHDecoding: currentSfn=%d, initPoSfn=%d, timeToGo=%d, pichSfn=%d, sleepTime=%d, reSyncTime=%d, wakeSfn=%d
Line 9338: rescheduleWakeupForPCHDecoding: bchUsed=%d, sleepNotAllowed=%d, AfterIdleExit=%d, CellReselFlag=%d, isCBS=%d
Line 9338: rescheduleWakeupForPCHDecoding: bchUsed=%d, sleepNotAllowed=%d, AfterIdleExit=%d, CellReselFlag=%d, isCBS=%d
Line 9350: rescheduleWakeupForPCHDecoding: bchUsed=%d, sleepNotAllowed=%d, AfterIdleExit=%d, CellReselFlag=%d, isBPLMN = %d, wakeuptimeafter = %d
Line 9350: rescheduleWakeupForPCHDecoding: bchUsed=%d, sleepNotAllowed=%d, AfterIdleExit=%d, CellReselFlag=%d, isBPLMN = %d, wakeuptimeafter = %d
Line 9414: rescheduleWakeupForPCHDecoding: isBplmn = %d, wakeuptimeafter = %d, Available time (ms)= %d, Start time (Us)= %d
Line 9414: rescheduleWakeupForPCHDecoding: isBplmn = %d, wakeuptimeafter = %d, Available time (ms)= %d, Start time (Us)= %d
Line 9418: S0  rescheduleWakeupForPCHDecoding: BPLMNAvailableTimeIndMsg is NULL
Line 9418: S0  rescheduleWakeupForPCHDecoding: BPLMNAvailableTimeIndMsg is NULL
Line 9431: S0  rescheduleWakeupForPCHDecoding: Submitting BPLMN Timeout Timer
Line 9431: S0  rescheduleWakeupForPCHDecoding: Submitting BPLMN Timeout Timer
Line 9473: S0  rescheduleWakeupForPCHDecoding: send failed
Line 9473: S0  rescheduleWakeupForPCHDecoding: send failed
Line 9505: S0  rescheduleWakeupForPCHDecoding: IratMuxConfigCmd failed. errCode=%d, addErrCode=%d
Line 9505: S0  rescheduleWakeupForPCHDecoding: IratMuxConfigCmd failed. errCode=%d, addErrCode=%d
Line 9556: S0 DSDS_CBS stopDlPhychAndCctrchForCtch: StartStopState %d
Line 9556: S0 DSDS_CBS stopDlPhychAndCctrchForCtch: StartStopState %d
Line 9564: S0  PchAndDrx releaseSCCPCH: DlPhychReleaseCmd exec failed. ErrCode=%d, AddErrCode=%d
Line 9564: S0  PchAndDrx releaseSCCPCH: DlPhychReleaseCmd exec failed. ErrCode=%d, AddErrCode=%d
Line 9578: S0  Stop CcTrCh - uhal_Cmd_exec
Line 9578: S0  Stop CcTrCh - uhal_Cmd_exec
Line 9598: S0 DSDS_CBS startDlPhychAndCctrchForCtch StartStopState %d
Line 9598: S0 DSDS_CBS startDlPhychAndCctrchForCtch StartStopState %d
Line 9606: S0  PchAndDrx reconfigurePICH: DlPhychStartCmd exec failed. ErrCode=%d, AddErrCode=%d
Line 9606: S0  PchAndDrx reconfigurePICH: DlPhychStartCmd exec failed. ErrCode=%d, AddErrCode=%d
Line 9618: S0  PchAndDrx reconfigurePICH: RL(ScrCodeNr=%d) not found in the PCH MappingDatabase
Line 9618: S0  PchAndDrx reconfigurePICH: RL(ScrCodeNr=%d) not found in the PCH MappingDatabase
Line 9636: RlReferenceConfigCmd failure: rlNr=%d, errCode=%d, addErrCode=%d
Line 9636: RlReferenceConfigCmd failure: rlNr=%d, errCode=%d, addErrCode=%d
Line 9654: S0  confirmMsg == NULL pointer
Line 9654: S0  confirmMsg == NULL pointer
Line 9681: S0 uphy_CPchAndDrxResourcesController_scheduleMeasurements: currentRSN=%d, pichFrameBoundaryRsn=%d, diffRsn=%d, MeasRsn = %d 
Line 9681: S0 uphy_CPchAndDrxResourcesController_scheduleMeasurements: currentRSN=%d, pichFrameBoundaryRsn=%d, diffRsn=%d, MeasRsn = %d 
Line 9707: S0  DSDS:uphy_CSleepManager_tryToSleep: wakeup indicated to dsl1rc=%d microseconds
Line 9707: S0  DSDS:uphy_CSleepManager_tryToSleep: wakeup indicated to dsl1rc=%d microseconds
Line 9718: S0  StartMeasToken not required
Line 9718: S0  StartMeasToken not required
Line 9741: S0  uphy_CPchAndDrxResourcesController_startMeasurements: bch used = %d
Line 9741: S0  uphy_CPchAndDrxResourcesController_startMeasurements: bch used = %d
Line 9770: S0  SMC Correction for client = %d,HwSfn = %d SwSfn = %d
Line 9770: S0  SMC Correction for client = %d,HwSfn = %d SwSfn = %d
Line 9771: S0  SMC Correction for client = %d,HwSlot = %d PreviousSwSlot = %d
Line 9771: S0  SMC Correction for client = %d,HwSlot = %d PreviousSwSlot = %d
Line 9777: S0  SMC Correction for client = %d,NewSwSlot = %d
Line 9777: S0  SMC Correction for client = %d,NewSwSlot = %d
Line 9862: [RMS]  isInterFreqMsmtTriggeringConditionMet=%d
Line 9862: [RMS]  isInterFreqMsmtTriggeringConditionMet=%d
Line 9865: [RMS] : serverId=%d, numOfTotalFddMidServer=%d, numOfTriggeredMidServer=%d, mid=%d
Line 9865: [RMS] : serverId=%d, numOfTotalFddMidServer=%d, numOfTriggeredMidServer=%d, mid=%d
Line 9886: [RMS]  requestType = %d, startStopTriggerCount = %d, startStopTriggerInterval = %d
Line 9886: [RMS]  requestType = %d, startStopTriggerCount = %d, startStopTriggerInterval = %d
Line 9891: S0  [RMS]  numOfTriggeredMidServer %d is different from numOfGsmMidServer %d
Line 9891: S0  [RMS]  numOfTriggeredMidServer %d is different from numOfGsmMidServer %d
Line 9896: S0  [RMS]  isInterFreqMsmtTriggeringConditionMet == FALSE
Line 9896: S0  [RMS]  isInterFreqMsmtTriggeringConditionMet == FALSE
Line 9901: S0  [RMS]  can't find out registeredInfo with fddMid=%d
Line 9901: S0  [RMS]  can't find out registeredInfo with fddMid=%d
Line 9935: [RMS]  serverId=0x%x,  numOfTotalGsmMidServer=%d, numOfTriggeredMidServer=%d, mid=%d
Line 9935: [RMS]  serverId=0x%x,  numOfTotalGsmMidServer=%d, numOfTriggeredMidServer=%d, mid=%d
Line 9952: [RMS] requestType = %d, startStopTriggerCount = %d, startStopTriggerInterval = %d
Line 9952: [RMS] requestType = %d, startStopTriggerCount = %d, startStopTriggerInterval = %d
Line 9957: S0  [RMS]  numOfTriggeredMidServer %d is different from numOfFddMidServer %d
Line 9957: S0  [RMS]  numOfTriggeredMidServer %d is different from numOfFddMidServer %d
Line 9962: S0  [RMS]  can't find out registeredInfo with gsmMid=%d
Line 9962: S0  [RMS]  can't find out registeredInfo with gsmMid=%d
Line 9994: [RMS]  serverId=0x%x, numOfTotalEutraMidServer=%d, numOfTriggeredMidServer=%d, mid=%d
Line 9994: [RMS]  serverId=0x%x, numOfTotalEutraMidServer=%d, numOfTriggeredMidServer=%d, mid=%d
Line 10011: [RMS]  requestType = %d, startStopTriggerCount = %d, startStopTriggerInterval = %d
Line 10011: [RMS]  requestType = %d, startStopTriggerCount = %d, startStopTriggerInterval = %d
Line 10016: S0  [RMS]  numOfTriggeredMidServer %d is different from numOfEutraMidServer %d
Line 10016: S0  [RMS]  numOfTriggeredMidServer %d is different from numOfEutraMidServer %d
Line 10021: S0  [RMS]  can't find out registeredInfo with eutraMid=%d
Line 10021: S0  [RMS]  can't find out registeredInfo with eutraMid=%d
Line 10188: S0  uphy_CPchAndDrxResourcesController_getPqSlot = %d
Line 10188: S0  uphy_CPchAndDrxResourcesController_getPqSlot = %d
Line 10235: checkPagingAvailability : FingerStatus %d DbgLevel %d DsStatus %d waitForSigStop %d MifFreq %d isAvoidngDrxOverlap %d,isAdaptiveWakeup %d
Line 10235: checkPagingAvailability : FingerStatus %d DbgLevel %d DsStatus %d waitForSigStop %d MifFreq %d isAvoidngDrxOverlap %d,isAdaptiveWakeup %d
Line 10245: checkPagingAvailability : SS - Need to check PICH in past %d
Line 10245: checkPagingAvailability : SS - Need to check PICH in past %d
Line 10249: checkPagingAvailability : DS - Need to check PICH in past %d
Line 10249: checkPagingAvailability : DS - Need to check PICH in past %d
Line 10264: [DR-DS]Need to check - PICH in past
Line 10264: [DR-DS]Need to check - PICH in past
Line 10286: Trigger PCH resources release after releasing StartStopFSM
Line 10286: Trigger PCH resources release after releasing StartStopFSM
Line 10330: uphy_CPchAndDrxResourcesController_sendSearcherRequestToDsl1rc: rValue %d
Line 10330: uphy_CPchAndDrxResourcesController_sendSearcherRequestToDsl1rc: rValue %d
Line 10333: Searcher Grant by DSL1RC when waking up 3G
Line 10333: Searcher Grant by DSL1RC when waking up 3G
Line 10361: StartStopDecodingController handleWaking: target StartStopDecodingFsmEventId=%d(WakeUpReq) run at rsn=%d sfn=%d,deadline=%d
Line 10361: StartStopDecodingController handleWaking: target StartStopDecodingFsmEventId=%d(WakeUpReq) run at rsn=%d sfn=%d,deadline=%d
Line 10366: uphy_CPchAndDrxResourcesController_SearcherUseResumeReq: Unexpected CurrentStatus %
Line 10366: uphy_CPchAndDrxResourcesController_SearcherUseResumeReq: Unexpected CurrentStatus %
Line 10383: uphy_CPchAndDrxResourcesController_sendSearcherUseReleaseDone
Line 10383: uphy_CPchAndDrxResourcesController_sendSearcherUseReleaseDone
Line 10387: DSDS: CPchAndDrxResourcesController Unable to send searcher release done message to DSL1RC
Line 10387: DSDS: CPchAndDrxResourcesController Unable to send searcher release done message to DSL1RC
Line 10418: Grant for measurements after transition, trigger meas
Line 10418: Grant for measurements after transition, trigger meas
Line 10448: S0  SMC Correction for client = %d,HwSfn = %d SwSfn = %d
Line 10448: S0  SMC Correction for client = %d,HwSfn = %d SwSfn = %d
Line 10449: S0  SMC Correction for client = %d,HwSlot = %d PreviousSwSlot = %d
Line 10449: S0  SMC Correction for client = %d,HwSlot = %d PreviousSwSlot = %d
Line 10455: S0  SMC Correction for client = %d,NewSwSlot = %d
Line 10455: S0  SMC Correction for client = %d,NewSwSlot = %d
Line 10468: Reject received for measurements, schedule sleeping
Line 10468: Reject received for measurements, schedule sleeping
Line 10479: Reject with retry received for measurements, timeSlotsToWait = %d, retryPeriod = %d 
Line 10479: Reject with retry received for measurements, timeSlotsToWait = %d, retryPeriod = %d 
Line 10497: Reject received for measurements, schedule sleeping
Line 10497: Reject received for measurements, schedule sleeping
Line 10555: DR-DSDS: uphy_CPchAndDrxResourcesController_updateIsDRImpossible isDRImpossible %d
Line 10555: DR-DSDS: uphy_CPchAndDrxResourcesController_updateIsDRImpossible isDRImpossible %d
Line 10568: Searcher Reject by DSL1RC when waking up 3G
Line 10568: Searcher Reject by DSL1RC when waking up 3G
