id	area	title	year	x	y	ix
1162806	SE	rubastem: a method for testing vhdl behavioral models	2004	-4.1977980732844005	10.922239588016788	1162833
1164477	EDA	asynchronous mmc based parallel sa schemes for multiobjective standard cell placement	2006	-3.527969628063754	9.816163282281442	1164504
1165373	EDA	${m}$ -inductive property of sequential circuits	2016	-5.0591515278345325	10.394186572328737	1165400
1166013	EDA	a new approach to hierarchical and statistical timing simulations	1987	-4.687787756348945	11.20557057595706	1166040
1166325	EDA	using satisfiability in application-dependent testing of fpga interconnects	2003	-5.189647088075457	10.745599444485789	1166352
1166755	HCI	"""correction to """"nonlinear feedback shift registers"""""""	1962	-3.956707683836115	9.614280974283913	1166782
1166883	EDA	fault diagnosis of analog circuits based on machine learning	2010	-5.051729030604722	10.723682872197069	1166910
1167084	EDA	an evolutionary approach to design and calibration of reconfigurable ota-c filters	2012	-4.3755001513217975	9.948122150316053	1167111
1167436	EDA	a technology independent approach to hierarchical ic layout extraction	1986	-4.45365707694985	10.81965114260558	1167463
1167613	AI	efficient comparison-based fault diagnosis of multiprocessor systems using genetic algorithms	2001	-4.440356587556264	9.479976523372702	1167640
1167683	EDA	system-design-oriented low noise amplifier modeling	2007	-4.250458759165213	10.855997045003374	1167710
1167739	HCI	higher certainty of error coverage by output data modification	1984	-4.6675976562741015	10.815004221094007	1167766
1168412	EDA	automating the diagnosis and the rectification of design errors with priam	1989	-5.026931281938278	10.311229070825856	1168439
1168895	EDA	fast methods for switch-level verification of mos circuits	1987	-4.3742220983617965	10.81376308423344	1168922
1169042	SE	a generalized multiple-valued decision diagram for reliability analysis of fault-tolerant systems	2016	-5.197795562270726	10.456878542582675	1169069
1169495	HPC	efficiently computing iceberg cubes: a probabilistic approach	2008	-3.5993192886908485	10.387201533289682	1169522
1170472	EDA	efficient multi-objective genetic algorithm for hardware-software partitioning in embedded system design: enga	2009	-3.916869488487804	9.667285296897694	1170499
1170568	EDA	enhancing the performance of multi-cycle path analysis in an industrial setting	2004	-5.128947734691435	10.486004391656966	1170595
1172565	EDA	layout analysis to extract open nets caused by systematic failure mechanisms	2002	-4.98696284087021	10.373787303746	1172592
1174194	DB	the electronic medical record: a temporal multimedia database.	2009	-3.964699853998531	10.994317041021269	1174221
1174390	EDA	automatic synthesis of large moore sequencers	1992	-4.367922343384402	11.271929810510494	1174417
1174628	EDA	qualifying relative timing constraints for asynchronous circuits	2016	-5.033996370654879	10.595460435130796	1174655
1174821	EDA	considering circuit observability don't cares in cnf satisfiability	2005	-4.867114411746304	9.605587969392564	1174848
1175462	ML	empirical evaluation and optimization of hardware-trojan classification for gate-level netlists based on multi-layer neural networks	2018	-4.414201095187304	10.694747262624084	1175489
1175763	Visualization	dynamic testing of control units	1978	-3.576566857236975	11.057761536635967	1175790
1175819	EDA	an efficient approach for error diagnosis in hdl design	2003	-4.558930234995894	10.70608145069936	1175846
1177035	AI	enhanced genetic algorithm kernel applied to a circuit-level optimization e-design environment	2003	-5.000877896107465	9.679496384242448	1177062
1177246	DB	quality-effective repair of multichip module systems	2000	-4.630755118411561	9.780098702775401	1177273
1178566	EDA	timed circuit verification using tel structures	2001	-4.290684322332481	10.537202012219756	1178593
1178677	DB	a jitter suppression technique against data pattern dependency on high-speed interfaces for highly integrated socs	2014	-3.9477399991358015	11.137713810742461	1178704
1178770	EDA	automated design and knowledge discovery of logic circuits using a multi-objective adaptive ga	2005	-4.980194216733528	9.6104546057978	1178797
1180713	EDA	seamless integration of ser in rewiring-based design space exploration	2006	-5.257476329291076	11.108772555367649	1180740
1180789	Mobile	circuit design for wireless energy harvesting	2016	-3.7152640611957617	10.828359669846346	1180816
1181840	SE	encoded finite-state machines for non-concurrent error detection and identification	2003	-5.0857056831546865	10.472725473049074	1181867
1182351	EDA	diagnosis of delay faults considering hazards	2015	-5.239364863659461	11.256545604000275	1182378
1182556	Logic	practical considerations in formal equivalence checking of powerpc(tm) microprocessors	1998	-3.685039511833234	11.151081289718269	1182583
1183697	EDA	diagnosis of board-level functional failures under uncertainty using dempster–shafer theory	2012	-4.94420806526618	10.929012676281124	1183724
1184374	AI	an example illustrating the imprecision of the efficient approach for diagnosis of petri nets via integer linear programming	2012	-4.486201526551707	9.86155245964312	1184401
1184502	EDA	hazard correction in asynchronous sequential circuits	1965	-4.221819530292389	10.135777921411018	1184529
1184636	EDA	complex network application in fault diagnosis of analog circuits	2011	-4.9492003255291515	9.877752600427925	1184663
1184946	EDA	automatic technology mapping for generalized fundamental-mode asynchronous designs	1993	-4.804294777794876	10.58368016452817	1184973
1185380	EDA	impact of interconnect advanced patterning options on circuit design	2017	-3.9750011892607935	10.56306624856316	1185407
1187026	EDA	a parallel sequential test generation system descartes based on real-valued logic simulation	1995	-4.0532491573324725	9.775362703372966	1187053
1187490	EDA	design of a low-power multiple-valued integrated circuit based on dynamic source-coupled logic	2005	-4.2157723148213035	11.016306004786882	1187517
1187670	EDA	fieldplacer - a flexible, fast and unconstrained force-directed placement method for heterogeneous reconfigurable logic architectures	2017	-4.4218618646001815	9.71021648295773	1187697
1188690	EDA	logic design of nano sequential machines	2006	-4.9825474008539015	10.452183753066507	1188717
1189597	EDA	verilog-ams: mixed-signal simulation and cross domain connect modules	2000	-3.5709529996214964	11.174703590835142	1189624
1189787	EDA	modulo-n counters: design and analysis of delay-insensitive circuits	1992	-3.767732432021551	9.983828313387104	1189814
1190082	EDA	automatic eb fault tracing system by successive circuit extraction from vlsi cad layout data	1997	-4.717932242631038	10.958954836228793	1190109
1190621	EDA	fast multi-level test generation at the rtl	2016	-4.319557667916551	10.93047870667075	1190648
1191668	EDA	task mapping in heterogeneous mpsocs for system level design	2008	-3.6942053484947937	9.61240114429812	1191695
1192138	EDA	a method to enhance the fault coverage obtained by output response comparison of identical circuits	2001	-5.0333059570220495	11.134529209993856	1192165
1193159	EDA	an automatic interconnection rectification technique for soc design integration	2003	-4.058979449415137	11.275729959416491	1193186
1194513	EDA	a novel sbst generation technique for path-delay faults in microprocessors exploiting gate- and rt-level descriptions	2008	-4.693593497589566	10.755427779572889	1194540
1195906	EDA	sequence invariant state machine compiler	1991	-3.922924010265529	10.803363757862003	1195933
1196521	EDA	a note on three-valued logic simulation	1972	-4.495377475769828	10.547785562617472	1196548
1196632	EDA	the vlsi design automation assistant: prototype system	1983	-3.400163278015688	10.901670283222208	1196659
1198147	Logic	fault dictionary size reduction through test response superposition	2002	-4.469049521986553	10.12360054389069	1198174
1199753	EDA	testability estimation based on controllability and observability parameters	2006	-4.65057223131934	10.904740773522203	1199780
1200385	EDA	sequential test generation based on real-valued logic simulation	1992	-5.2619292043836365	10.145265884164424	1200412
1200518	Arch	deterministic microcode machine generation	2017	-4.440670459566274	10.950989831356923	1200545
1200593	EDA	signature based diagnosis for logic bist	2006	-5.044089936941357	10.984176268635883	1200620
1201232	EDA	ehwpack: a parallel software/hardware environment for evolvable hardware	2000	-3.807407004377173	10.235395924175569	1201259
1202271	Embedded	behavioural modelling, simulation, test and diagnosis of mems using anns	2005	-4.480193660858881	10.563822152277318	1202298
1202359	Arch	re-programmable mvl circuits and architecture to enable evolvable mvl hardware	2003	-3.8181657147898	10.051797051811382	1202386
1202657	EDA	a novel analog module generator environment	1996	-3.9449341809605514	10.850913048816183	1202684
1202706	EDA	proofs: a fast, memory efficient sequential circuit fault simulator	1990	-4.730053662427305	10.383402587660443	1202733
1202973	SE	assertion-based verification of signal processing systems with affine arithmetic	2012	-4.247050044215306	10.052831457339382	1203000
1203281	EDA	aw expanded logic equation list for checkout	1969	-3.39721053191572	10.988636301784252	1203308
1203852	EDA	accurate full-chip estimation of power map, current densities and temperature for em assessment	2014	-4.679723996860244	11.275363326052206	1203879
1204493	EDA	minimizing production test time to detect faults in analog circuits	1994	-5.043876968655273	11.188743688175919	1204520
1205674	EDA	occom-efficient computation of observability-based code coveragemetrics for functional verification	2001	-4.39401934061875	10.494318021608931	1205701
1206057	AI	a novel method of failure sample selection for electrical systems using ant colony optimization	2016	-5.148528315522984	10.632567791896248	1206084
1206065	EDA	on the hardware-software partitioning problem: system modeling and partitioning techniques	2003	-4.1239667938078	9.432803444023492	1206092
1206582	EDA	robust switch-level test generation	1992	-5.0306808103474365	11.157719652254297	1206609
1206875	HCI	timing-driven chip design	2004	-3.653077749896924	10.522796850720447	1206902
1207272	Logic	sword - module-based sat solving.	2009	-4.548771600415553	9.477149912607599	1207299
1207874	EDA	evolution of digital logic functionality via a genetic algorithm	2009	-4.699012177035843	9.894165856028275	1207901
1208605	EDA	ficom: a framework for incremental consistency maintenance in multi-representation, structural vlsi databases	1992	-4.338234594132556	10.589502927055612	1208632
1208736	EDA	finder: a cad system-based electron beam tester for fault diagnosis of vlsi circuits	1986	-5.1164710473457715	11.262741702966233	1208763
1209253	EDA	a multi-objective genetic algorithm framework for design space exploration of reliable fpga-based systems	2010	-3.989070567303565	10.041467784732086	1209280
1209887	EDA	a shared bist optimization methodology for memory test	2010	-4.677219619346473	11.25859633788028	1209914
1210441	EDA	design verification based on functional abstraction	1979	-3.4107837084167096	11.017438076835628	1210468
1210706	EDA	logic optimization and equivalence checking by implication analysis	1997	-5.173663770521545	10.261655016312204	1210733
1211424	EDA	fast fault simulation for bist applications	1995	-5.2566878677049065	10.745705494966645	1211451
1211772	EDA	fault models and test generation for iddq testing: embedded tutorial	2000	-4.684755883293847	11.034693956434175	1211799
1211913	Logic	a pc knowledge-based environment for vlsi layout verification	1992	-4.708109059909762	10.412199097531431	1211940
1212107	SE	address sequences and backgrounds with different hamming distances for multiple run march tests	2008	-5.261082093174687	10.828470893704347	1212134
1212307	Robotics	unsupervised learning for signal mapping in dynamic photon emission	2015	-4.852684049787558	10.822855842083435	1212334
1213890	EDA	fast enhancement of validation test sets for improving the stuck-at fault coverage of rtl circuits	2009	-4.9516443084530835	10.874300410536618	1213917
1213892	EDA	timing analysis for synthesis in microprocessor interface design	1994	-3.4870177167885807	10.873845006490114	1213919
1214179	EDA	a codesign tool to validate and improve an fpga based test strategy for high resolution audio adc	2005	-3.4613369676547325	11.005618136047024	1214206
1215787	EDA	eight-bit adc using non-volatile flash memory	2019	-3.811389380542134	10.905702243529246	1215814
1216050	Visualization	properties of faults and criticalities of values under tests for combinational networks	1975	-4.8819675965457545	10.356181549663676	1216077
1216142	EDA	effective use of boolean satisfiability procedures in the formal verification of superscalar and vliw microprocessors	2003	-3.917596043737507	10.249340842383443	1216169
1216384	EDA	trans: a fast and memory-efficient path delay fault simulator	1994	-4.804296467941719	10.662215641028686	1216411
1216428	Embedded	functional analysis of circuits under timing variations	2012	-4.795585736919149	10.673910284134381	1216455
1216735	EDA	accurate logic-level current estimation for digital cmos circuits	2006	-4.377364733821113	10.824757797901217	1216762
1220002	Visualization	a 3d rram using a stackable multi-layer 1txr cell	2010	-3.5991705052516334	10.247086861568407	1220029
1220601	NLP	hierarchical test generation using precomputed testsd for modules	1988	-4.494706770145156	10.601789148115538	1220628
1222519	HCI	design automation for digital microfluidic biochips	2014	-3.3812199313214717	10.348269548264163	1222546
1222831	EDA	on the use of compact modeling for rf/analog design automation	2013	-4.21652503367841	11.025677832054043	1222858
1223127	OS	a new differential raid for high reliable all flash array	2014	-3.3647647996832792	10.365070093282917	1223154
1223232	EDA	slocop-ii: a versatile timing verification system for mosvlsi	1990	-4.644522670509925	10.19559399196756	1223259
1224613	Robotics	detection and location of faults and defects using digital signal processing	1995	-4.4303235020434	11.03832867115382	1224640
1224906	EDA	systematic development of analog circuit structural macromodels through behavioral model decoupling	2005	-4.46878150352339	10.71594163840294	1224933
1225735	Logic	a new approach for debugging logic circuits without explicitly debugging their functionality	2016	-4.856766934229904	10.595619480624887	1225762
1226750	EDA	fil-dga based hardware optimization system	2018	-4.014427003001459	9.474973280441652	1226777
1227344	EDA	automatic generation and characterization of cmos polycells	1981	-4.0438885081560985	11.211760884048394	1227371
1227628	EDA	automatic modelling of mos transistor networks for test pattern generation.	1986	-4.249323395939379	10.517127101038984	1227655
1228456	SE	contradiction analysis for constraint-based random simulation	2008	-4.322181120358852	10.814443261255505	1228483
1228462	EDA	inclusion of power consumption information in high-level modeling of linear analog blocks	2011	-3.936751982443573	9.67456402894102	1228489
1229063	EDA	behavioral fault modeling in a vhdl synthesis environment	1999	-4.019691974430759	10.86217498974952	1229090
1230400	EDA	the acceleration of vhdl simulation by classifying events	1997	-4.1562176128759365	10.690581779992318	1230427
1230795	Vision	study of correlation of testability aspects of rtl description and resulting structural implementations	1999	-4.2062387585868946	11.083227378759027	1230822
1231897	Logic	a cellular automata based highly accurate memory test hardware realizing march c-	2016	-4.49226108693137	10.84141487521821	1231924
1232199	SE	adder: a proposal for an improved model for studying technological evolution	2012	-3.597861742757518	10.002420171402312	1232226
1232574	EDA	testability implications of performance-driven logic synthesis	1995	-4.70445182827954	10.755586708060813	1232601
1233473	EDA	using synthesis techniques in sat solvers	2004	-5.080968098258358	9.852631187818973	1233500
1233565	EDA	automatic design of exhaustively self-testing chips with bilbo modules.	1985	-4.111098407992934	10.294133339650338	1233592
1233712	ML	formal analysis of soft errors using theorem proving	2012	-5.143338043853786	10.761180794242222	1233739
1234501	DB	soft error tolerance using hvdq (horizontal-vertical-diagonal-queen parity method)	2017	-4.0845700074843565	10.492152074006443	1234528
1234541	Theory	rank-order filtering algorithms: a comparison of vlsi implementations	1993	-3.8835586603189047	10.011915314528789	1234568
1234788	DB	testability measures: a review	1988	-3.7924659513447216	10.045876417283074	1234815
1237549	PL	detection and correction of systematic type i test errors through concurrent engineering	1994	-4.1257336459055285	11.109708585404446	1237576
1238948	EDA	yield of vlsi circuits: myths vs. reality (panel)	1986	-3.6917151505707113	10.466840123810355	1238975
1239998	EDA	efficient optimization methodology for ct functions based on a modified bayesian kriging approach	2012	-4.658267207274212	10.902127493578813	1240025
1240408	Vision	subblock-level matching layout for analog block-pair and its layout-dependent manufacturability evaluation	2016	-3.660976236547664	10.16958400973451	1240435
1241853	EDA	automated design of computer clusters	2015	-4.621774562125178	9.41125905394245	1241880
1242446	Theory	fault detection in bitonic sorting networks	1995	-5.199995262218992	10.03551244683282	1242473
1242647	EDA	functional test generation using constraint logic programming	2001	-4.5521135575365435	9.99966036697601	1242674
1243287	SE	graph based fault model definition for bus testing	2013	-5.235540840255513	10.982177464479722	1243314
1243467	EDA	improving computing systems automatic multiobjective optimization through meta-optimization	2016	-3.6616230636015428	9.517966628978332	1243494
1243476	Visualization	a wire-routing scheme based on trunk-division methods	1977	-4.227175728957078	10.407244477168721	1243503
1244960	EDA	concurrent hierarchical and multilevel simulation of vlsi circuits	1993	-3.7562548358272987	11.012794508543141	1244987
1245632	EDA	circuit compilers don't have to be slow	1988	-3.6399509388962543	10.27350410866977	1245659
1245686	EDA	spatially distributed dual-spacer null convention logic design	2014	-3.702727842170469	9.946723272775204	1245713
1245891	Theory	a reversible version of 4 x 4 bit array multiplier with minimum gates and garbage outputs	2005	-4.1156599928506985	10.039107397614098	1245918
1246543	Logic	error detection and correction in switched linear controllers via periodic and non-concurrent checks	2006	-5.1462369888717285	10.403250368547914	1246570
1247769	EDA	a genetic algorithm for automatic generation of test logic for digital circuits	1996	-5.110778705043039	9.910727416674137	1247796
1247955	EDA	efficient data structures and methodologies for sat-based atpg providing high fault coverage in industrial application	2011	-4.926952626001512	9.913178486766661	1247982
1248811	EDA	an organization for checking experiments on sequential circuits	1966	-4.153167068260854	10.008556513793762	1248838
1249561	EDA	reproduction and detection of board-level functional failure	2012	-5.168030214631362	11.013132779506199	1249588
1250402	EDA	closing the gap between analog and digital	2000	-5.190582745121404	10.70487516068222	1250429
1252406	EDA	instruction-based delay fault self-testing of processor cores	2004	-4.688935543627098	11.101568614452178	1252433
1252501	Arch	a preliminary investigation of observation diversity for enhancing fortuitous detection of defects	2004	-5.10134973055046	10.82119701112442	1252528
1252641	Vision	an analysis model for digital system diagnosis	1970	-4.689305955267306	10.30865300161716	1252668
1252738	Robotics	practical fault tolerant 2d cellular automata	2015	-4.524915700063591	10.566288573665775	1252765
1252871	Mobile	algorithms for prefix continuity in ipv6 ad hoc networks	2006	-3.6135596548735536	9.455025248795007	1252898
1256002	EDA	solving the fundamental problem of digital design - a systematic review of design methods	2006	-3.4266443503418236	10.807103675613835	1256029
1256307	EDA	reliability evaluation of logic circuits based on transient faults propagation metrics	2017	-4.622241121853946	11.055415691298736	1256334
1256657	EDA	efficient handling of the fault space in functional safety analysis utilizing formal methods	2016	-4.526654756172932	10.640085404935881	1256684
1257701	HCI	macro testability: the results of production device applications	1992	-3.5613509110236206	10.269479232532463	1257728
1257881	Logic	fault coverage of uio-based methods for protocol testing	1993	-4.03409193710926	10.174522699806413	1257908
1257998	EDA	genetic-based high-level synthesis of sigma-delta modulator in systemc-a	2010	-4.229240474526809	10.802219322577256	1258025
1258031	EDA	taking advantage of high level functional information to refine timing analysis and timing modeling	1994	-5.273087012051031	10.543375323922511	1258058
1258901	EDA	containing guardbands: from the macro to micro time domain	2017	-4.029302931463083	10.634259507391164	1258928
1261591	Arch	a new pin electronics architecture for high performance functional module testing	1986	-3.5997771116273074	10.107879432151123	1261618
1262815	EDA	master slice lsi computer aided design system	1974	-3.833080397104102	11.164852289717619	1262842
1264409	EDA	design automation and design space exploration for quantum computers	2017	-3.6049557862191546	11.094431286187739	1264436
1265511	EDA	on the information engine of circuit design	2002	-4.3301641718607256	10.389240388192576	1265538
1265520	EDA	lut based realization of fixed-point multipliers targeting state-of-art fpgas	2017	-5.278144322234884	11.192679586434512	1265547
1267997	NLP	power conditioning provides documented productivity gains in semiconductor fabrication and ate	1985	-3.7872368609025298	10.394178644057376	1268024
1268354	EDA	a novel approach to delay-fault diagnosis	1992	-4.224338236253256	10.033686654353877	1268381
1269218	Theory	evaluation of deterministic fault injection for fault-tolerant protocol testing	1991	-5.028064569384788	10.318306532166137	1269245
1270146	EDA	automatic synthesis of extended burst-mode circuits. ii. (automaticsynthesis)	1999	-4.669148478376703	10.842947324243742	1270173
1270292	EDA	grammar-based optimization of synthesis scenarios	1994	-4.596161581551139	9.792719076271382	1270319
1270542	EDA	test sets for combinational logic - the edge-tracing approach	1980	-5.25273826975336	11.124752425411108	1270569
1270635	AI	an efficient sequential sat solver with improved search strategies	2005	-4.988882882303766	9.489452899258444	1270662
1271117	Visualization	cellular synthesis of synchronous sequential machines	1972	-3.669829910010245	11.215909482782026	1271144
1271284	EDA	managing complexity in design debugging with sequential abstraction and refinement	2011	-4.208856615418636	10.58704906525729	1271311
1271663	EDA	width and depth of combinational logic circuits	1981	-4.0452042107339725	10.13930842927771	1271690
1271700	HPC	generation of address sequences for effective random access memory testing	2007	-4.291653495419782	10.203431402454203	1271727
1271733	EDA	verification of analog and mixed-signal circuits using timed hybrid petri nets	2004	-4.597665571757366	10.500900606940055	1271760
1271736	EDA	system in package. diagnosis and embedded repair	2010	-4.65259408866612	10.833373944675976	1271763
1271856	EDA	random-pattern coverage enhancement and diagnosis for lssd logic self-test	1983	-5.066529023518755	11.212101271053712	1271883
1272483	EDA	fecmos logic inverter circuits with nonvolatile-memory function	2009	-4.12592905869856	10.890775759035305	1272510
1273502	EDA	live demonstration: designing ct bp σδ modulators with www.sigma-delta.de	2018	-3.868753425179024	11.010090169904355	1273529
1273637	EDA	ambiant: automatic generation of behavioral modifications for testability	1993	-3.675135037757909	11.02146641222347	1273664
1274156	EDA	an evolutionary power management algorithm for soc based ehwsystems	2003	-3.792342746350682	10.0823829585446	1274183
1274491	EDA	relating functional schematics to hierarchical mechanical assemblies	1997	-3.4713119426267456	10.603899338933136	1274518
1275147	EDA	a 6.13 µw and 96 db cmos exponential generator	2014	-4.125682992869126	10.429096254064131	1275174
1275535	Robotics	a flexible on-chip evolution system implemented on a xilinx virtex-ii pro device	2005	-3.8043015505584687	9.90045970502431	1275562
1276412	EDA	system testability assessment for integrated diagnostics	1992	-4.419124232003914	10.130908916976557	1276439
1276618	Visualization	r70-16 unate cellular logic	1970	-3.9654180256555134	10.21332040388791	1276645
1276777	EDA	modeling techniques for formal verification of bist controllers and their integration into soc designs	2007	-3.5204210832266165	11.104913727453754	1276804
1277086	EDA	diagnosis of sequence-dependent chips	2002	-5.104224934642518	11.141159519120743	1277113
1277192	EDA	gate-level test generation for sequential circuits	1996	-5.0620359848675145	10.746375736880974	1277219
1277445	EDA	a low energy fib processing, repair, and test system	2003	-3.5903951873157745	9.929463705650246	1277472
1277887	Embedded	methodology of the pre-silicon verification of the processor core	2011	-3.857641728675788	11.099958424908118	1277914
1278965	EDA	easy - a system for computer-aided examination of analog circuits	1998	-4.176380582501014	10.478003824024796	1278992
1279068	Embedded	towards making fault injection on abstract models a more accurate tool for predicting rt-level effects	2017	-3.9241912173082834	11.235561499215573	1279095
1279160	EDA	use of particle swarm optimization to design combinational logic circuits	2003	-5.286339681188587	9.657023580707081	1279187
1280672	SE	built-in testing of memory using an on-chip compact testing scheme	1984	-5.250676863235179	11.195451854278753	1280699
1280854	EDA	an intelligent design system for analogue integrated circuits	1990	-4.4716342025993265	10.208682256675845	1280881
1281417	Robotics	commanded test access port operations	2010	-3.6948859213330887	10.89519345826822	1281444
1281425	EDA	improving testability of non-scan designs during behavioral synthesis	1997	-4.256619386036635	10.905340256701765	1281452
1281577	Embedded	on-line testing of globally asynchronous circuits	2005	-4.967355556517268	11.232602133277686	1281604
1282969	EDA	experiences with concurrent fault simulation of diagnostic programs	1990	-4.257460524385433	10.870254000011117	1282996
1283051	EDA	on-line detection of bridging and delay faults in functional blocks of cmos self-checking circuits	1997	-4.920160420229653	10.940221208179748	1283078
1283069	EDA	evaluating the effectiveness of d-chains in sat-based atpg and diagnostic tpg	2017	-4.799390810069212	9.992012579882104	1283096
1283608	Theory	resistance characterization for weak open defects	2002	-4.225766909579403	10.293545708643839	1283635
1284269	EDA	towards a global solution to high level synthesis problems	1990	-3.805711808935375	9.8074514846771	1284296
1284689	EDA	structured and tuned array generation (stag) for high-performance random logic	2007	-4.204853202232384	11.019050323506837	1284716
1284757	EDA	fault collapsing of multi-conditional faults	2013	-5.105582986883724	11.056730777143024	1284784
1285692	EDA	a methodology for designing optimal self-checking sequential circuits	1991	-4.358226486473661	10.23938131141318	1285719
1286426	EDA	diagnostic fault simulation for synchronous sequential circuits	1997	-5.254376947631664	10.488863531275399	1286453
1286599	PL	a figure of merit for assertions in verification	2019	-5.097192671194691	10.694926555992176	1286626
1286654	EDA	improving digital circuit simulation: a knowledge based approach	1988	-3.5253932680094144	10.775758365235728	1286681
1287451	AI	a circuit-level amoeba-inspired sat solver	2018	-3.4714542025675525	9.553237905651576	1287478
1287463	AI	reasoning over networks by symbolic methods	1999	-4.9176909467092935	9.756490287367859	1287490
1289182	EDA	hardware software partitioning using genetic algorithm	1997	-3.3822146335642627	9.9603010192128	1289209
1289645	EDA	analog circuit verification: a state of an art	2006	-4.008326536961893	10.547419983816932	1289672
1290538	EDA	a benchmark suite to jointly consider logic synthesis and physical design	2015	-4.615214847685856	11.008606771335044	1290565
1291760	EDA	integrated specification, simulation, and fabrication of systolic/wavefront arrays	1991	-3.579069457715975	10.19170744125533	1291787
1292508	EDA	sequential equivalence checking based on k-th invariants and circuit sat solving	2005	-5.087970773572211	9.738575672185245	1292535
1293361	EDA	highlights of cmu research on cad, cam, cat of vlsi circuits	1986	-3.6078368337858415	10.225845696650666	1293388
1294593	EDA	detection of pla multiple crosspoint faults	1991	-5.290665053224392	11.016512883202818	1294620
1294720	EDA	transformation and synthesis of fsms for low-power gated-clock implementation	1995	-5.239193120282928	10.413900935606335	1294747
1294746	AI	model-based diagnosis of analog electronic circuits	1994	-4.469664564848236	10.126901940311988	1294773
1295016	Theory	a dc i-v model for short-channel polygonal enclosed-layout transistors	2009	-4.066025182791563	10.22887565717358	1295043
1297353	Crypto	design aspects and technological scaling limits of zigzag circuit block switch-off schemes	2003	-4.154970330096269	10.559976842272636	1297380
1297795	Logic	fault-tolerant computation in groups and semigroups: applications to automata, dynamic systems and petri nets	2002	-4.585232136613335	10.214020777718117	1297822
1298225	EDA	syndrome testable design of combinational networks for detecting stuck-at and bridging faults	1983	-4.981356461689257	10.45798261641391	1298252
1298761	EDA	measuring the coverage of node shorts by internal access methods	1991	-4.949640929380911	11.098227541496783	1298788
1299266	EDA	diagnostic test generation for arbitrary faults	2006	-5.174654561956967	11.11522245646757	1299293
1299740	Logic	symbolic analysis of electric networks with higher order summative cofactors and parameter decision diagrams	2018	-4.129819921570956	9.771484020368877	1299767
1301325	EDA	an error correction method for neighborhood-level errors in nand flash memories	2017	-3.5235432187678186	10.155264252318752	1301352
1301403	EDA	interconnect faults identification and localization using modified ring lfsrs	2008	-5.159976971340903	10.845642796031377	1301430
1302751	EDA	an efficient methodology for hierarchical synthesis of mixed-signal systems with fully integrated building block topology selection	2007	-4.739075865220935	10.457810514018837	1302778
1302959	EDA	diagnosis and correction of multiple design errors using critical path tracing and mutation analysis	2012	-4.779238444819148	10.841553919434013	1302986
1303552	EDA	modular code generation for emulating the electrical conduction system of the human heart	2016	-3.679428372533247	10.781093068668287	1303579
1303904	SE	a comparison of evolvable hardware architectures for classification tasks	2008	-4.3810771566845315	9.68109983015278	1303931
1304249	EDA	a solution methodology for exact design space exploration in a three-dimensional design space	1997	-4.870605062405816	9.772556820659595	1304276
1304557	EDA	function-based atpg for path delay faults using the launch-off-capture scan architecture	2007	-4.594614707386025	10.970606385914373	1304584
1305405	EDA	"""evolving and analysing """"useful"""" redundant logic"""	2007	-4.114482467397291	10.7777932442033	1305432
1305728	EDA	design for testability - a survey	1982	-3.934548355588016	11.20115443312585	1305755
1306038	EDA	analog genetic encoding for the evolution of circuits and networks	2007	-5.026671846229985	9.494145974209491	1306065
1306955	EDA	a symbolic functional description language	1984	-3.4721288178453285	10.711603584429437	1306982
1307434	Visualization	error detection in digital devices and computer programs with the aid of linear recurrent equations over finite commutative groups	1977	-4.13769208607957	10.084618545029157	1307461
1307714	EDA	forward image computation with backtracing atpg and incremental state-set construction	2005	-4.968510817053303	9.852158925339277	1307741
1308386	EDA	a new architectural-level fault simulation using propagation prediction of grouped fault-effects	1995	-5.117663724056278	10.54312921311905	1308413
1308584	Theory	an ultra-high speed and low complexity quantum-dot cellular automata full adder	2015	-4.2182902097362405	10.89202780346186	1308611
1308664	EDA	module locking in biochemical synthesis	2008	-5.020996695426212	10.120778064525908	1308691
1308801	AI	fpga-based autonomous robot navigation via intrinsic evolution	2004	-4.083304650018662	9.908662204064528	1308828
1309192	EDA	design recovery for incomplete combinational logic	1999	-4.923259735609609	10.252084437521717	1309219
1309790	ML	using crude probability estimates to guide diagnosis	1990	-4.58108892851224	9.540505426408538	1309817
1310882	EDA	towards a world without test escapes: the use of volume diagnosis to improve test quality	2008	-5.1070477363246685	11.108097917644788	1310909
1311117	Logic	quasi-exact logic functions through classification trees	2018	-4.966115426488203	10.008979432169554	1311144
1311180	EDA	highly area- and energy-efficient qr-decomposition cmos macros for a wide range of applications	2017	-3.5998078034622054	10.849230101026242	1311207
1311297	AI	hierarchical constraint transformation based on genetic optimization for analog system synthesis	2006	-4.4091947367038875	10.512206802732363	1311324
1311458	SE	an application of multiple-valued logic to test case generation for software system functional testing	2001	-5.035620694885297	10.508536528254936	1311485
1313206	EDA	modeling of trench-gate type hv-mosfets for circuit simulation	2013	-3.767452339248142	9.973692535279774	1313233
1313383	EDA	read and write analysis for balanced pattern memristor crossbar array	2014	-4.211575942246257	11.013074375667147	1313410
1313580	EDA	an instrumented observability coverage method for system validation	2009	-3.3953924380570104	11.238943772211726	1313607
1314519	EDA	a novel mutation-based validation paradigm for high-level hardware descriptions	2008	-4.026706762230591	11.053837440753377	1314546
1315237	EDA	symbolic analysis for analog circuit design automation	1993	-4.146729840792268	10.523713960205662	1315264
1315282	Graphics	bit-oriented control procedures for computer-to-computer communications systems	1973	-4.213557104105062	10.189489841196384	1315309
1315951	EDA	formal feature analysis of hybrid automata	2016	-3.833957192307092	9.975596032619446	1315978
1316114	EDA	transistor-mapped binary decision diagram for cmos circuits	2006	-4.2439502390592745	10.437510524356268	1316141
1317374	Vision	accord : automatic catching and correction of logic design errors in combinational circuits	1992	-5.149531697645209	9.942482241113678	1317401
1317879	EDA	evolutionary approach to improve wavelet transforms for image compression in embedded systems	2011	-3.9266097064995766	9.644982629328146	1317906
1318373	EDA	live demo: affine arithmetic concept based symbolic circuit analyser	2010	-4.163967415193934	10.618548218978008	1318400
1319859	EDA	an unconventional computing technique for ultra-fast and ultra-low power data mining	2015	-4.509588745370649	10.281620356315246	1319886
1321179	EDA	parallel routing of vlsi circuits based on net independency	1994	-4.29088763590694	10.519761338003002	1321206
1323005	EDA	digital logic simulation in a time-based, table-driven environment	1975	-4.439201161819189	10.882424102572225	1323032
1324035	EDA	implementation and quality testing for compact models implemented in verilog-a	2016	-4.230289459536962	11.212556228495457	1324062
1325552	EDA	clocking scheme selection for circuits made up of a controller and a datapath.	1992	-4.142718426787144	10.940446940485065	1325579
1326843	Arch	practical application of automated fault diagnosis for stuck-at, bridging, and measurement condition dependent faults in fully scanned sequential circuits	1999	-5.015541407480539	10.861879251477564	1326870
1327668	EDA	analytical approach to layout generation of datapath cells	2002	-4.69163534145193	10.987654442540267	1327695
1328707	EDA	algorithmic macromodelling methods for mixed-signal systems	2004	-3.9491409964068733	11.075632242950554	1328734
1328720	EDA	a parallel tabu search algorithm for vlsi standard-cell placement	2000	-3.5698686137237265	9.685760832990184	1328747
1329516	EDA	on improving a fault simulation based test generator for synchronous sequential circuits	2001	-5.283665023821514	10.584693089468304	1329543
1329537	EDA	hardware realization of discrete event system diagnosers	2009	-4.23128251389421	10.417485744725193	1329564
1329685	Graphics	bidirectional incremental evolution in extrinsic evolvable hardware	2000	-4.5668336388130095	10.276926210438793	1329712
1330192	EDA	self-reconfigurable evolvable hardware system for adaptive image processing	2013	-4.068626663956058	9.824816580055158	1330219
1330366	EDA	dynamic feedback controlled static random access memory for low power applications	2017	-3.961796953977644	11.0268115354259	1330393
1331716	HCI	soft error analysis and mitigation at high abstraction levels	2015	-3.639014332569964	10.480114719212557	1331743
1332036	EDA	a graphical system for hierarchical specifications and checkups of vlsi circuits	1990	-3.5708267801755085	10.710268953249061	1332063
1332414	Arch	asynchronous sequential machines designed for fault detection	1974	-4.815217434818812	10.439386536374908	1332441
1333068	Arch	first direct implementation of a true random source on programmable hardware	2005	-4.662143584826593	11.09739802728284	1333095
1333339	ML	efficient aging-aware sram failure probability calculation via particle filter-based importance sampling	2016	-4.33317573390841	11.146670605527998	1333366
1334272	Theory	a debugging model with independent flaws and random masking	1986	-4.925108836421111	10.248992422665019	1334299
1334672	SE	advancing dynamic fault tree analysis	2016	-5.1069092301328	10.34715087258542	1334699
1335222	Arch	on using fpgas to accelerate the emulation of quantum computing	2009	-3.432532367245701	11.174386743148473	1335249
1335467	EDA	concurrent fault simulation and functional level modeling	1977	-3.8240156212461205	10.630226371161825	1335494
1335762	SE	experimental evaluation of pseudorandom test effectiveness	1998	-4.292440412945112	9.919242721059758	1335789
1337920	EDA	intrusive fpga-in-the-loop debugging using a rule-based inference system	2019	-3.5175839186252844	11.085394218415873	1337947
1339447	EDA	a general state graph transformation framework for asynchronous synthesis	1994	-4.670601210023162	10.164070344262852	1339474
1339560	EDA	minimizing the number of paths in bdds: theory and algorithm	2006	-4.617005771431134	10.097114878416358	1339587
1340584	EDA	designing power converters based on trade-offs and constrains	2016	-4.0896477788331085	11.051533209164958	1340611
1340678	HCI	analysis and study on rfid tag failure phenomenon	2013	-4.483704263464908	9.723169033436552	1340705
1341353	EDA	synthesis of hazard-free multi-level logic under multiple-input changes from binary decision diagrams	1994	-4.799258861272499	10.497443725792305	1341380
1341910	HCI	hierarchical mixed-mode verification of complex fsms described at the rt level	1992	-3.738367748492065	10.277778193290887	1341937
1342113	EDA	a new approach to the evaluation of the reliability of digital systems	1980	-4.4952218089564315	10.706430745955313	1342140
1342635	EDA	characterization and parameterized generation of synthetic combinational benchmark circuits	1998	-4.7588866155073175	10.175733084237358	1342662
1342784	EDA	global: a design for random testability algorithm	1994	-5.119454378372206	10.636598820699508	1342811
1343142	EDA	a new technique for transient analysis of periodically switched circuits	1995	-4.3721207177294135	10.549223146292773	1343169
1343242	EDA	adding debug enhancements to assertion checkers for hardware emulation and silicon debug	2006	-3.645732234032984	11.201756093479993	1343269
1343948	EDA	model checking of analog systems using an analog specification language	2008	-3.695238227836898	10.598255939562517	1343975
1343995	AI	concurrent execution of diagnostic fault simulation and equivalence identification during diagnostic test generation	2003	-5.074312684614387	10.545427028856697	1344022
1345293	EDA	riddle: a foundation for test generation on a high-level design description	1991	-4.6369932314286935	10.188691331718656	1345320
1346164	EDA	automated multi-cycle symbolic timing verification of microprocessor-based designs	1994	-5.118181320020192	10.893000726875023	1346191
1347028	EDA	an eight-bit divider implemented in asynchronous pulse logic	2004	-3.422053421031708	11.148910130674448	1347055
1348374	EDA	cplace: a constructive placer for synchronous and asynchronous circuits	2011	-4.501737647481148	10.899186644467107	1348401
1348789	EDA	an ieee 1149.1 based logic/signature analyzer in a chip	1991	-3.7419104404565497	10.897744543902466	1348816
1349023	EDA	placement-based partitioning for lookup-table-based fpgas	1992	-4.5413600352294985	11.121646005345838	1349050
1349050	Vision	an improved algorithm for deriving checking experiments	1979	-5.296159581466623	9.73831376555209	1349077
1349497	EDA	an efficient sat-based path delay fault atpg with an unified sensitization model	2007	-5.123355952119058	10.164826180440027	1349524
1350199	EDA	hardware software partitioning with integrated hardware design space exploration	1998	-3.424269111895833	10.246528880568649	1350226
1350351	EDA	efficient algorithms for hardware/software partitioning to minimize hardware area	2006	-3.583394911143198	9.811310285348114	1350378
1350463	EDA	mixed-signal bist using correlation and reconfigurable hardware	2000	-4.055251546749388	10.328532487987037	1350490
1350493	Logic	optimization of mutual and signature testing schemes for highly concurrent systems	1998	-4.7933972702244825	10.701228711073	1350520
1350837	EDA	optimization using implicit techniques for industrial designs	1995	-4.9186371168869805	10.164735705812706	1350864
1351253	EDA	on the csc property of signal transition graph specifications for asynchronous circuit design	1998	-5.163152074253401	10.076688841504657	1351280
1351320	EDA	dagon: technology binding and local optimization by dag matching	1987	-5.039217769507607	9.492493658025586	1351347
1351786	HCI	kic2: a low-cost, interactive editor for integrated circuit design.	1982	-3.5359521685303026	10.322089730036346	1351813
1351823	EDA	a knowledge based design system for digital electronics	1980	-3.368431830481878	10.842493634511449	1351850
1353410	HPC	high-density data storage in phase-change memory	2016	-3.3621744179567465	10.556169193435043	1353437
1353945	EDA	an evolutive approach for designing thermal and performance-aware heterogeneous 3d-nocs	2013	-3.9900842949242876	9.951041839096774	1353972
1355585	Embedded	hierarchical calculation of malicious faults for evaluating the fault-tolerance	2008	-4.598770839916362	10.65514402117064	1355612
1356570	DB	application of neural networks in handling large incomplete databases: vlsi design and performance analysis	1991	-3.4291104967335206	9.759689619059683	1356597
1356595	EDA	understanding integrated circuits	1999	-4.0494033112424335	10.967073895465383	1356622
1356630	Robotics	methods for improving test compression	2005	-3.719310195035398	10.05472139848002	1356657
1356726	EDA	danger! submicron defects!	2001	-3.9145803036449616	10.201404394723287	1356753
1356899	EDA	an analog circuit design environment based on cooperating blackboard systems	1991	-3.435038237033396	10.689600966637727	1356926
1357344	EDA	application partitioning on programmable platforms using the ant colony optimization	2006	-3.744253537707739	9.593817044396927	1357371
1357754	EDA	evolutionary algorithms for the mapping of pipelined applications onto heterogeneous embedded systems	2009	-3.680591565230889	9.45469092439727	1357781
1357815	EDA	a graph grammar based approach to automated multi-objective analog circuit design	2009	-4.829102640537584	10.303993114255038	1357842
1358475	Arch	signal domain based reachability analysis in rtl circuits	2015	-5.021094212132058	10.264869723744962	1358502
1358580	EDA	"""an automated f-beam tester with cad interface, """"finder"""": a powerful tool for fault diagnosis of asics"""	1986	-4.001113322842666	10.82660818300262	1358607
1359046	EDA	bist-based fault diagnosis in the presence of embedded memories	1997	-4.924867714718999	11.108401073028944	1359073
1359116	EDA	ehsat: an efficient rtl satisfiability solver using an extended dpll procedure	2007	-4.520443428472875	9.584766320853698	1359143
1359269	SE	a 22n march test for realistic static linked faults in srams	2006	-4.968683704406832	11.19019572955678	1359296
1359712	EDA	towards the complete elimination of gate/switch level simulations	2004	-4.4566723976434455	10.787137850717132	1359739
1360101	HCI	logically micro-programmed computers	1958	-4.513414886882671	9.940954020440431	1360128
1361285	EDA	logic operation-based dft method and 1r memristive crossbar march-like test algorithm	2015	-4.31661850597108	10.608640263482403	1361312
1363257	EDA	design of power efficient stable 1-bit full adder circuit	2018	-4.488191220812627	10.653880440246773	1363284
1363719	Theory	hidel: a language for hierarchical vlsi design	1991	-3.4703295146435384	9.818638702939044	1363746
1364027	EDA	a genetic algorithm for static compaction based on vector omission for synchronous sequential circuits	2002	-4.603433748556223	10.108729379721119	1364054
1364722	Arch	two new and 'more difficult' channel routing problems	1989	-5.145606417447303	10.919389114244339	1364749
1364994	EDA	generating ams behavioral models with formal guarantees on feature accuracy	2017	-3.746505706114376	10.68332121902675	1365021
1365243	EDA	staic: an interactive framework for synthesizing cmos and bicmos analog circuits	1992	-5.230715303266415	10.766677383691194	1365270
1365641	Logic	practical methods for verifying removal of trojan stable operating points	2013	-5.25957737225016	10.963515425766943	1365668
1366900	EDA	general and efficient multiple list traversal for concurrent fault simulation	1991	-4.739298234694953	10.54570932421793	1366927
1367038	EDA	reducing the number of transistors in digital circuits using gate-level evolutionary design	2007	-5.156828284166333	9.856570580724242	1367065
1367123	EDA	using reconfigurable architecture-based intrinsic incremental evolution to evolve a character classification system	2005	-4.514316460947709	9.522210009618474	1367150
1367603	EDA	evolvable building blocks for analog fuzzy logic controllers	2003	-4.2965046938971225	9.790127386994305	1367630
1368484	EDA	deductive fault simulation with functional blocks	1978	-3.9476120584879415	10.277836695341726	1368511
1368871	EDA	block-based schema-driven assertion generation for functional verification	2005	-3.4745034181239003	10.95165978351831	1368898
1368965	DB	a framework for self-reconfigurable dcts based on multiobjective optimization of the power-performance-accuracy space	2012	-4.0881756172872485	9.59973483346493	1368992
1369748	ML	hdl design of pulse density neural network using simultaneous perturbation	1998	-3.741606038110703	9.742658338229056	1369775
1370955	EDA	testable design verification using petri nets	2003	-4.596049193420759	10.604640271851066	1370982
1371729	EDA	klagen - a generator of static cmos-cell layout from circuit schematics	1993	-3.874429415967235	10.149498755843057	1371756
1372769	EDA	behavioral synthesis for hierarchical testability of controller/data path circuits with conditional branches	1994	-5.0158910271345984	10.849120255854793	1372796
1372968	EDA	the incorporation of functional level element routines into an existing digital simulation system	1980	-4.381063825292965	11.197009672382043	1372995
1373726	Logic	functional broadside test generation using a commercial atpg tool	2017	-4.846949096630578	11.008263629952676	1373753
1373943	AI	coverage directed test generation for functional verification using bayesian networks	2003	-4.270051783750727	10.595647716158552	1373970
1374236	AI	testability analysis and improvements of register-transfer level digital circuits	2006	-4.444621550939777	10.666501572838762	1374263
1374804	Logic	high-performance low-power approximate wallace tree multiplier	2018	-3.69419575437045	10.559092951199789	1374831
1375266	ECom	an efficient controlled lfsr hybrid bist scheme	2018	-4.299266555811432	10.411804067740539	1375293
1375623	EDA	tutorial: cmos analog circuits for wireless communications	2001	-4.097230278853913	11.233315234297958	1375650
1377301	EDA	preserving synchronizing sequences of sequential circuits after retiming	2004	-5.277294539343504	10.362539891726954	1377328
1377332	Robotics	behavioural modelling and simulation for heterogeneous design applied to aerospace inertial microinstrumentation development	2007	-3.7485510672100415	11.207208898435724	1377359
1378003	Robotics	a modified steady state genetic algorithm suitable for fast pipelined hardware	2017	-3.86808072249276	9.417198131647588	1378030
1378976	Arch	recursive layout generation	1995	-3.4131719830961003	11.04920133963871	1379003
1379029	Logic	diagnosis infrastructure of software-hardware systems	2011	-4.982334781613667	10.999881518693517	1379056
1380601	AI	fpga based implementation of a hopfield neural network for solving constraint satisfaction problems	1998	-3.4229712075894283	9.845382631303874	1380628
1380868	EDA	fault diagnosis for linear analog circuits	2001	-5.153633130339919	10.834338448282576	1380895
1381279	EDA	dac 97 panel: next-generation hdls	1997	-3.5865043300714916	10.864620671924794	1381306
1381354	EDA	functional level primitives in test generation	1980	-3.6178268605660726	10.546229127869408	1381381
1381962	EDA	large-scale circuit interconnection for boolean function implementation	1971	-4.565348998445648	10.640357300021511	1381989
1383561	EDA	a genetic algorithm high-level optimizer for complex datapath and data-flow digital systems	2007	-4.4752292222361145	9.91631954777333	1383588
1383690	EDA	how do evolved digital logic circuits generalise successfully?	2005	-5.009599637151215	9.401560945252957	1383717
1384238	EDA	systematic synthesis method for analogue circuits. part ii. active-rc circuit synthesis	2004	-3.676461214881455	11.151744054605997	1384265
1384862	Logic	model-based reasoning for electron-beam debugging of vlsi circuits	1991	-4.879269055221725	10.784180352954733	1384889
1385918	Visualization	a theory of totally self-checking system design	1983	-4.85258064833173	11.216968851208874	1385945
1387265	Vision	noise-agnostic adaptive image filtering without training references on an evolvable hardware platform	2013	-3.6021554568139016	10.077880081930477	1387292
1387642	DB	advances in quantum computing fault tolerance and testing	2007	-4.494249048938653	11.207868165668502	1387669
1388047	EDA	a framework for testing core-based systems-on-a-chip	1999	-4.188986120933837	11.140489050905671	1388074
1388171	EDA	advanced vlsi design methodologies for emerging industrial multimedia and communication applications	2014	-3.3932522109597785	9.872250852104845	1388198
1388723	EDA	silicon fault diagnosis using sequence interpolation with backbones	2014	-5.0788833524189885	10.599158461076463	1388750
1389188	EDA	defect diagnosis of digital circuits using surrogate faults	2013	-5.2710131963093225	10.50826919805571	1389215
1389989	EDA	logic synthesis for fpgas of interpreted petri net with common operation memory	2012	-3.9042712381563067	11.019390896005657	1390016
1390178	EDA	automated design for testability of semicustom integrated circuits	1985	-3.981809477130897	10.733581672885432	1390205
1390292	SE	applying feedback information for random partition testing	2018	-4.540422959491067	10.015901280428057	1390319
1393481	EDA	synthesis of multi-cycle circuits from guarded atomic actions	2011	-4.146593669435211	10.521359513573953	1393508
1396392	EDA	fuzzy logic functions synthesis - a cmos current mirror based solution	1993	-4.720465858840644	10.865577638491374	1396419
1396644	EDA	an improved circuit design for parallel sequence generation.	2003	-3.801521050377419	10.067590649333106	1396671
1398571	EDA	a novel double fault diagnosis and detection technique in digital microfluidic biochips	2015	-4.7627851806124095	11.119262381993025	1398598
1399172	AI	learning to do htn planning	2006	-4.6730504014243515	9.98665544390857	1399199
1399449	AI	on adaptive system diagnosis	1984	-4.877117260629525	10.193182956136466	1399476
1400393	EDA	test and diagnosis algorithm generation and evaluation for mram write disturbance fault	2008	-4.89212790538153	10.686481992916967	1400420
1400430	NLP	test generation for multiple state-table faults in finite-state machines	1995	-5.29186535160659	10.19895801855298	1400457
1400499	EDA	acceleration methods for evolutionary design of digital circuits	2012	-3.950309050071192	9.999639906069293	1400526
1400915	Logic	alu synthesis from hdl descriptions to optimized multi-level logic	1992	-4.088242536499424	11.045703831839752	1400942
1401717	EDA	a new sat-based atpg for generating highly compacted test sets	2012	-5.2557774758127715	10.687132131471461	1401744
1401838	EDA	a layout-aware pattern grading procedure for critical paths considering power supply noise and crosstalk	2012	-5.210832749668921	10.898304125879948	1401865
1402334	EDA	generation of very large circuits to benchmark the partitioning of fpga	1999	-4.473335592101041	11.264014357658052	1402361
1402765	EDA	sensor placement for fault isolation in linear differential-algebraic systems	2009	-5.125909323464129	9.419270521435713	1402792
1402919	EDA	simulation-assisted formal verification of nonlinear mixed-signal circuits with bayesian inference guidance	2013	-4.243652546956952	10.245382150162328	1402946
1403318	EDA	a spice model of the ta2o5taox bi-layered rram	2016	-3.921190573425141	10.409744289944893	1403345
1404360	EDA	automatic selection of internal observation signals for design verification	2009	-5.248983865406147	10.780014874809877	1404387
1404366	EDA	engineering change: methodology and applications to behavioral and system synthesis	1999	-3.9825219448004914	11.045525604979836	1404393
1404888	EDA	predicting fault detectability in combinational circuits - a new design tool?	1975	-5.223773943326939	10.73751073690775	1404915
1404951	EDA	a transistor level link for vhdl simulation of vlsi circuits	1995	-4.100350884261911	10.813476797052807	1404978
1405272	EDA	exploiting bounds optimization for the semi-formal verification of analog circuits	2017	-4.5308597472856045	10.240074214648336	1405299
1406489	Arch	analytical study on the reliability of redundancy architecture for flight control computer based on homogeneous markov process	2018	-3.6445022371006734	9.470898008689204	1406516
1406714	EDA	fedex - a fast bridging fault extractor	2001	-5.162997514923969	10.776030009882987	1406741
1407204	EDA	a pruning technique for b&b based design exploration of approximate computing variants	2016	-4.958503904282535	9.998584771099997	1407231
1407260	EDA	a fault-tolerant digital artificial neuron	1993	-4.6945541336008745	11.221094552108394	1407287
1408053	EDA	experiments with the slim circuit compactor	1983	-5.192790533819401	10.474576834431318	1408080
1408438	EDA	fitness landscapes and search in the evolutionary design of digital circuits	2000	-4.11975745859192	9.900958265583153	1408465
1408582	EDA	symbolic algebra and timing driven data-flow synthesis	2001	-3.979484977798128	11.261794443457045	1408609
1408643	EDA	simulation of non-classical faults on the gate level - the fault simulator comsim	1993	-5.051600725534269	10.376355504421326	1408670
1408808	EDA	threading of multiple scan paths in a vlsi circuit	1988	-4.4043562719067015	10.982792745471928	1408835
1409865	Vision	the characteristics of filter algorithm for random number generator	2006	-3.930212843802485	9.476632485337376	1409892
1410663	EDA	optimizing sequential verification by retiming transformations	2000	-5.194655812364769	10.007849412395029	1410690
1412077	EDA	evolutionary technique to elementary coding of the internal states of the state machine	2002	-5.1422801321279135	9.713432578864746	1412104
1412220	EDA	generation of hazard free tests using the d-algorithm in a timing accurate system for logic and deductive fault simulation	1979	-4.565899581366227	10.563354956489643	1412247
1412228	EDA	precise failure localization using automated layout analysis of diagnosis candidates	2008	-5.191147495965066	11.035892687474623	1412255
1412275	EDA	asynchronous circuit synthesis by direct mapping: interfacing to environment	2002	-3.860569575186293	11.228133775710447	1412302
1412288	Embedded	executable assertions for detecting data errors in embedded control systems	2000	-4.888260274747013	11.104518144266217	1412315
1413129	EDA	automatic test pattern generation for functional rtl circuits using assignment decision diagrams	2000	-5.022384639237122	10.783070570333996	1413156
1413798	EDA	generation of the hdl-a-model of a micromembrane from its finite-element-description	1997	-4.2033898799577685	10.553255905158435	1413825
1414071	EDA	distributed fault simulation for sequential circuits by pattern partitioning	1994	-5.261110294048904	10.595830332342114	1414098
1414333	EDA	analog fault ac dictionary creation - the fuzzy set approach	2006	-5.031636935303335	10.589252618419527	1414360
1414373	HPC	layout-aware fast bridge/open test generation by 2-step pattern reordering	2018	-4.593600632786841	10.43298272210977	1414400
1414589	EDA	lmdet: a “naturalness” statistical method for hardware trojan detection	2018	-5.182075672817376	11.129750343225279	1414616
1414881	EDA	design error diagnosis and correction via test vector simulation	1999	-5.09185614553225	10.726666772852171	1414908
1416136	EDA	a methodology for reconfigurable hardware design based upon evolutionary computation	2004	-4.004922345837287	9.67290376949335	1416163
1416683	EDA	atpg tools for delay faults at the functional level *	1999	-5.225474206408411	10.350661591964228	1416710
1417025	EDA	rtl functional verification using excitation and observation coverage	2001	-4.449655072198642	10.794963170375226	1417052
1419296	EDA	using qbf to increase accuracy of sat-based debugging	2010	-4.181262392317353	10.350028363908596	1419323
1420898	EDA	synthesis of hazard-free asynchronous circuits from graphical specifications	1991	-4.183247710927647	10.39161916822861	1420925
1421232	EDA	a novel rtl atpg model based on gate inherent faults of complex gates	2017	-4.568400361370385	11.0036338348514	1421259
1421871	Vision	high speed hardware computation of co-evolution models	1999	-3.6392368469834704	9.927305300849829	1421898
1421875	Arch	casc: compiler assisted self-checking of structural integrity	1997	-3.8162136873194643	10.161877896770438	1421902
1421926	EDA	mixed-mode incremental simulation and concurrent fault simulation	1990	-4.774768109867466	10.918000389924398	1421953
1422325	EDA	soft fault diagnosis of analog circuits via frequency response function measurements	2014	-5.125334228170591	10.503638883154954	1422352
1422470	EDA	overhead reduction techniques for hierarchical fault simulation	1995	-5.200581535735318	10.584671994593565	1422497
1423946	EDA	machine learning-based volume diagnosis	2009	-5.02918046191214	11.266136682717145	1423973
1424721	EDA	automatic generation of behavioral models from switch-level descriptions	1989	-3.832824959507464	10.993805072629506	1424748
1425006	Logic	countermeasure against fault sensitivity analysis based on clock check block	2018	-4.097527993715931	10.650614041756894	1425033
1425313	EDA	equation-based behavioral model generation for nonlinear analog circuits	1996	-4.590942089373158	10.412115099952276	1425340
1426377	EDA	arpia: a high-level evolutionary test signal generator	2001	-4.642057497646699	10.410400428071412	1426404
1426847	Logic	kwire: a multiple-technology, user-reconfigurable wiring tool for vlsi	1984	-4.3195200862490815	10.873519346064356	1426874
1427177	EDA	aspects of digital evolution: evolvability and architecture	1998	-4.329225244023093	9.809397145468472	1427204
1427321	EDA	on the application of local circuit transformations with special emphasis on path delay fault testability	1995	-5.249764390257754	10.371990768645974	1427348
1427743	HPC	plausible clocks: constant size logical clocks for distributed systems	1999	-4.362457827596056	10.164908300240267	1427770
1428141	EDA	sufficient conditions for correct gate-level speed-independent circuits	1994	-5.0862876420616825	9.813955640182435	1428168
1428399	Logic	reset failure analysis of phase change memory based on ge2sb2te5	2017	-4.250357889194427	11.145823992639013	1428426
1428492	SE	quantitative analysis of dynamic fault trees using improved sequential binary decision diagrams	2015	-5.285750667163417	9.855123000810421	1428519
1428949	EDA	a scalable formal debugging approach with auto-correction capability based on static slicing and dynamic ranking for rtl datapath designs	2015	-4.468534300844868	10.964866761505775	1428976
1429108	SE	testing for high reliability: a case study	1976	-3.713705853532621	11.012538933386278	1429135
1429293	EDA	towards line-aware realizations of expressions for hdl-based synthesis of reversible circuits	2015	-3.8300275137506814	11.213951585418174	1429320
1429401	EDA	graphical specification methods for digital telecommuniation asics	1994	-4.043862731989625	11.248443571979484	1429428
1429674	EDA	testability analysis and improvement from vhdl behavioral specifications	1994	-4.670315085981527	10.886920867238324	1429701
1429760	EDA	hardware/software codesign guidelines for system on chip fpga-based sensorless ac drive applications	2013	-4.0733963617054725	9.948537449084286	1429787
1429854	EDA	automated design error debug using high-level decision diagrams and mutation operators	2013	-4.5438825823137226	10.798215037094684	1429881
1430668	EDA	design of robust test criteria in analog testing	1996	-5.239093149978105	10.767253686802318	1430695
1432070	EDA	synthesis of testable finite state machine through decomposition	2005	-4.736461913778721	10.504346891117216	1432097
1432513	EDA	interconnection-delay and clock-skew estimate modelings for floorplan-driven high-level synthesis targeting fpga designs	2016	-3.709141914709893	10.81340908702045	1432540
1433898	EDA	symbolic synthesis of clock-gating logic for power optimization of control-oriented synchronous networks	1997	-5.213349173514955	11.057285807861447	1433925
1434054	AI	diagnostic reasoning in digital systems	1988	-4.660775153054551	10.847414625367337	1434081
1434058	EDA	cadoc : a system for computer aided functional test	1984	-3.739141996957472	10.234490270305434	1434085
1434174	EDA	improved carry chain mapping for the vtr flow	2015	-5.084803488289851	10.904629318530064	1434201
1434471	Embedded	a bdd-based approach to reliability optimal module allocation in networks	2012	-4.63780986738033	9.414072302045245	1434498
1434975	EDA	new algorithms for increased efficiency in hierarchical design rule checking	1987	-4.677621360202279	10.727225996882774	1435002
1436026	Arch	fuzzy-logic-based analog design tools	1996	-3.9737593418267183	10.747508594782401	1436053
1436625	EDA	temporal coverage analysis for dynamic verification	2018	-5.147630030929281	10.669976097640717	1436652
1437274	EDA	compact delay test generation with a realistic low cost fault coverage metric	2009	-5.188833413904896	11.228263361617717	1437301
1438048	EDA	combining atpg and symbolic simulation for efficient validation of embedded array systems	2002	-4.299831264746335	10.4396286918123	1438075
1438944	EDA	a constraint based approach to automatic design of analog cells	1991	-5.228166712751071	10.75110129299851	1438971
1439430	EDA	9-v algorithm for test pattern generation of combinational digital circuits	1978	-5.2579042361058965	10.690365900321737	1439457
1440392	Visualization	benchmarking of test-generation systems	1988	-4.463539908698478	11.01464506447733	1440419
1440681	EDA	rectification of advanced microprocessors without changing routing on fpgas (abstract only)	2013	-4.575209431274637	10.623722517669922	1440708
1442525	Crypto	optimal modes of operation of pseudorandom sequence generators based on dlfsrs	2016	-4.1761979917092535	9.645462581976432	1442552
1443516	EDA	from specification validation to hardware testing: a unified method	1996	-3.718232614552848	11.03861639613043	1443543
1443940	EDA	scoap-based testability analysis from hierarchical netlists	1998	-3.7532545194212874	11.054579023931938	1443967
1444237	Logic	checking integrity during dynamic reordering in decision diagrams	1999	-4.642289155452799	10.3467846727227	1444264
1444704	SE	a new approach to evaluate ladder logic diagrams and petri nets via the if-then transformation	2001	-4.49670556985868	9.698264486958898	1444731
1444733	EDA	evolutionary simulation-based validation	2004	-4.232576769440334	10.475761645677066	1444760
1445609	EDA	reliability of micro-interconnects in 3d ic packages	2013	-3.6980498765161904	10.268571724557752	1445636
1447034	Theory	a mixed-mode analogue and switch level simulator	1991	-3.8184891046448266	10.838579484249074	1447061
1447855	Robotics	multiple-valued pla minimization by concurrent multiple and mixed simulated annealing	1993	-4.178905146759473	10.203238701450463	1447882
1447979	EDA	an mpga-like fpga	1992	-4.519902900050802	10.810190970549442	1448006
1449885	EDA	esta: an expert system for dft rule verification	1988	-4.341919776990852	10.308462615976858	1449912
1450082	EDA	satisfiability-based test generation for nonseparable rtl controller-datapath circuits	2006	-5.204255909839499	9.949124757282853	1450109
1450823	Arch	evaluation of collapsing methods for fault diagnosis	2006	-5.2292392112033275	10.440231346298024	1450850
1454861	Logic	synthesis of pattern generators based on cellular automata with phase shifters	1999	-5.1948726787757495	10.435826120116019	1454888
1455173	EDA	a new reversible logic gate and its applications.	2004	-3.9172911179601586	9.968629858454863	1455200
1455595	EDA	a system for behavior extraction from fpga implementations of synchronous designs	1992	-3.5024562851968564	11.258522749864866	1455622
1455627	EDA	practical and scalable evolution of digital circuits	2009	-4.745382635136494	9.753553251122508	1455654
1455876	EDA	three-dimensional automatic routing for the design of moulded interconnect devices	2011	-4.236943692702042	10.696998979992694	1455903
1456492	EDA	guided gate-level atpg for sequential circuits using a high-level test generation approach	2010	-4.868393435659347	10.403847425240912	1456519
1456642	EDA	soc based floating point implementation of differential evolution algorithm using fpga	2012	-3.5298472327817816	9.463739320092554	1456669
1457138	EDA	decision-theoretic design space exploration of multiprocessor platforms	2010	-3.8852683621071655	9.407508978479356	1457165
1458841	EDA	optimal use of timing resources: a crucial step in test program generation	1988	-4.157905686548107	10.71342550662166	1458868
1459316	EDA	automated synthesis of standard cells using genetic algorithms	2002	-5.191903521846855	11.240113407590792	1459343
1459447	EDA	accumulation-based concurrent fault detection for linear digital state variable systems	2000	-5.186134275315161	11.207097044443646	1459474
1459650	EDA	hierarchical evolutionary synthesis of mems	2004	-5.112307513752847	9.868744148607906	1459677
1460969	PL	fault-tolerant discrete-time linear time-invariant filters	2000	-5.14793135129833	10.278790746770255	1460996
1460992	EDA	efficient march test for 3-coupling faults in random access memories	2001	-5.054744227724816	11.10483868169626	1461019
1461122	EDA	faults coverage improvement based on fault simulation and partial duplication	2010	-5.216382459724088	11.053459815010562	1461149
1461801	EDA	an intrinsic evolvable hardware based on multiplexer module array	2007	-4.371781311360511	10.098446430996995	1461828
1461932	EDA	a hierarchical approach to large circuit symbolic simulation	2001	-4.875065207227204	10.248483645684038	1461959
1463642	Theory	some nonlinear shift register generators	1970	-4.097051462898478	9.565987848537855	1463669
1463764	EDA	bridging the gap between asynchronous design and designers	2004	-3.378044346809751	11.150368776175346	1463791
1464045	EDA	transe: an experimental transformation assistant for digital circuit design	1992	-3.769835111192112	10.105702130322133	1464072
1464471	EDA	algorithmic aspects of hardware/software partitioning: 1d search algorithms	2010	-4.1146688342920985	9.440235912054339	1464498
1465239	EDA	improving polynomial datapath debugging with heds	2014	-4.985534306665291	10.381657598431755	1465266
1465645	EDA	multi-level simulation of large analog systems containing behavioral models	1994	-3.881370474314549	10.676175581577393	1465672
1466048	EDA	realization-independent atpg for designs with unimplemented blocks	2001	-4.758229513512575	10.940673719520259	1466075
1466337	EDA	using system kits and design frames to enhance vlsi prototyping	1985	-3.3954254527896626	10.295344591888226	1466364
1466384	Vision	synthesis of combinational circuits with special fault-handling capabilitie	1995	-4.111110953751696	9.85926940352306	1466411
1467355	SE	read rate profile monitoring for defect detection in rfid systems	2011	-3.919410386289288	10.182358314244322	1467382
1467397	EDA	how many clbs does your circuit need to be implemented? [configurable logic blocks]	2001	-4.053007508253397	11.121936011389554	1467424
1467627	EDA	search space reduction in high level synthesis by use of an initial circuit	1995	-5.059287872263436	10.38527434348283	1467654
1467733	ML	a field programmable gm-c filter array (fpaa) for online adaptation to environmental changes.	2007	-4.662340176263821	10.182093231567734	1467760
1468891	EDA	an efficient and effective methodology on the multiple fault diagnosis	2003	-5.131925969222305	10.895263477568182	1468918
1469157	Theory	the 3-extra connectivity and faulty diagnosability	2018	-3.451308428830301	9.72846998698568	1469184
1469391	EDA	impact of nanotechnology on the performance of cmos digital multipliers	2004	-4.434699892254877	10.9822095429341	1469418
1469534	EDA	a test methodology applied to cellular logic programmable gate arrays	1994	-4.2870407475909325	10.51145304087455	1469561
1470271	EDA	mos modeling, design quality, and modern analog design (tutorial abstract).	2002	-3.884014981480167	10.781861674082869	1470298
1470320	EDA	a transistor-level test strategy for c/sup 2/mos mousetrap asynchronous pipelines	2006	-4.3404947815616115	11.169064306942998	1470347
1470632	EDA	transformational placement and synthesis	2000	-4.8016204969238245	10.462180452903839	1470659
1471312	EDA	evolving multiplier circuits by training set and training vector partitioning	2003	-4.990894916892028	9.684627158816623	1471339
1472003	EDA	an efficient multi-level algorithm for 3d-ic tsv assignment	2017	-4.033381214111703	10.736787364559676	1472030
1472787	HPC	optical quantum computing with active multiplexing and switching	2015	-3.804576819331485	9.783256773200929	1472814
1474170	EDA	adaptive data model for efficient constraint handling in ams ic design	2013	-3.8304542380474382	10.843831711456854	1474197
1474201	EDA	pams: an expert system for parameterized module synthesis	1987	-3.997837133708568	11.023838940668288	1474228
1474458	EDA	a three-step decomposition method for the evolutionary design of sequential logic circuits	2009	-4.9836873237963655	9.608443582908967	1474485
1474663	EDA	resource optimization for emulation of behavioral models of mixed signal circuits on fpga: a case study of dc-dc buck converter	2017	-4.2875596520121855	11.130877548801667	1474690
1474863	EDA	an efficient assertion checker for combinational properties	1997	-4.715031561121414	10.407446666671479	1474890
1475233	Theory	minimal standby redundancy allocation in a k	2005	-4.592799934584803	9.856096912410216	1475260
1476243	SE	a memory specific notation for fault modeling	2001	-4.082248319479688	10.94553186840457	1476270
1476985	AI	energy consumption by reversible ircuits in the 130 nm and 65 nm nodes	2014	-4.322769655915796	10.967218401319439	1477012
1477504	Embedded	performance analysis of an evolutionary algorithm for fault detection in t-diagnosable multi-processor systems	2007	-4.077203899989878	9.775013987363764	1477531
1479187	Robotics	dft+emulation – a faster way to close verification	2018	-3.5079472777983103	10.913381036683466	1479214
1479797	EDA	a data structure for mos circuits	1983	-4.7461008656869765	11.019911227247666	1479824
1480787	Embedded	an efficient cursor search algorithm	2013	-4.165009587324727	9.426520295075195	1480814
1482597	EDA	fast fault translation	1998	-5.146991205766805	10.58726012243563	1482624
1482690	Arch	a scalable design for vlsi dictionary machines	1995	-4.401218663337691	11.024899275259076	1482717
1482840	Embedded	the identification of combinational logic switching structure	1963	-4.079247368338389	10.27850879249485	1482867
1482960	EDA	a preliminary look at error avoidance in digital logic via feedback equalization	2011	-4.340071416431189	10.854311026434292	1482987
1485338	EDA	an efficient parallel critical path algorithm	1994	-4.790877386241071	10.628176832410716	1485365
1485362	EDA	an improved switch-level simulator for mos circuits	1983	-4.6323566026789065	10.175872922515897	1485389
1485380	Arch	can concurrent checkers help bist?	1992	-4.845092252844777	10.467201909746011	1485407
1486028	Logic	extracting complete set of equations to analyze vhdl-ams descriptions	2013	-3.891447422916991	10.674466950476551	1486055
1487645	EDA	selection of microprocessor equipment	1978	-3.5276174773182944	10.624227419466377	1487672
1487942	EDA	deductive fault simulation for asynchronous sequential circuits	2009	-5.0947050434233745	10.438457990851328	1487969
1491593	EDA	"""corrigendum to """"high throughput asynchronous noc design under high process variation"""" [integr. vlsi j. (2015) 1-13]"""	2016	-3.5166655050497435	11.035734685738046	1491620
1491647	EDA	high-level design of a ternary asynchronous multiplexer	2005	-4.195459968223253	10.760234324341194	1491674
1492208	Embedded	design of real-time computer-based systems using developmental genetic programming	2015	-3.8392737618386734	9.581950809258156	1492235
1492228	EDA	utilizing don't care states in sat-based bounded sequential problems	2005	-4.728510282045857	9.851842519449066	1492255
1494621	Theory	some easily programmed pseudo-random normal generators.	1979	-4.167696842418791	9.59551954270484	1494648
1494682	EDA	sifu! - a didactic stuck-at fault simulator	2003	-4.844502331724733	11.163278611562061	1494709
1497137	Vision	a function-independent self-test for large programmable logic arrays	1983	-4.932529112694507	10.908707478077352	1497164
1497246	EDA	optimal statistical chip disposition	2011	-5.102325216886201	10.486720134851916	1497273
1498055	Visualization	gate-level information-flow tracking for secure architectures	2010	-3.9882389350269234	10.40536056035454	1498082
1499266	EDA	advanced techniques for power modeling, analysis and optimization in digital systems	2009	-3.4751838185879182	10.050826970906142	1499293
1499275	EDA	design automation for interwell connectivity estimation in petroleum cyber-physical systems	2017	-4.108392174316565	9.441414356827924	1499302
1499509	EDA	cost-driven statistical analysis for selection of alternative measurements of analog circuits	2014	-5.119517462895157	11.213480240589004	1499536
1499838	Embedded	behavioral modelling of rf filters in vhdl-ams for automated architectural and parametric optimization	2004	-4.277709237814158	10.609882872858316	1499865
1500430	EDA	an efficient test vector generation for checking analog/mixed-signal functional models	2010	-4.7569323333646905	10.61750307359472	1500457
1501600	EDA	a soft computing approach to crack detection and impact source identification with field-programmable gate array implementation	2013	-3.6440428765810986	10.899619580836404	1501627
1502202	EDA	an automatic test generation algorithm for hardware description languages	1989	-3.7602201067435215	10.968525414914419	1502229
1503512	EDA	verification and synthesis of counters based on symbolic techniques	1997	-4.500229927893313	10.059252539562609	1503539
1504166	EDA	clock domain crossing fault model and coverage metric for validation of soc design	2007	-4.48858665060433	11.1862741875825	1504193
1504718	ECom	design of 3-d quantum-dot cellular automata adders	2015	-3.980951845944892	10.163905275475171	1504745
1505378	EDA	simulation-based functional test generation for embedded processors	2006	-5.133294087131636	10.471941289545788	1505405
1505519	EDA	the case for analog circuit verification	2006	-4.359409802226963	10.953475614459435	1505546
1506325	Embedded	evolutionary techniques for precise and real-time implementation of low-power fir filters	2008	-3.8720434048797383	10.321839322300924	1506352
1507103	EDA	feasible evolutionary and self-repairing hardware by means of the dynamic reconfiguration capabilities of the fipsoc devices	1998	-3.8736422494645937	10.451094188549373	1507130
1507111	ML	simulation data mining for functional test pattern justification	2005	-4.888195590948317	10.043297597338947	1507138
1507211	EDA	cycle-based symbolic simulation of gate-level synchronous circuits	1999	-3.4051834552129523	11.050679300101645	1507238
1507242	EDA	linear test times for delay-insensitive circuits: a compilation strategy	1993	-3.8438803444632414	9.924018498774094	1507269
1508147	EDA	parallel mixed-level power simulation based on spatio-temporal circuit partitioning	1999	-4.444603061782951	10.70046404103688	1508174
1508759	Graphics	following the path of evolvable hardware - introduction	1999	-4.275611709636125	9.631221192020787	1508786
1510052	EDA	gate-delay fault diagnosis using the inject-and-evaluate paradigm	2002	-5.264997105571473	10.781735677641047	1510079
1510261	EDA	proposal of flexible implementation of genetic algorithms on fpgas	2007	-3.965341061733364	9.764401432764506	1510288
1510599	EDA	a novel specification based test pattern generation using genetic algorithm and wavelets	2005	-5.118400327019034	10.930599556424136	1510626
1510674	EDA	analog ic design automation. ii. automated circuit correction by qualitative reasoning	1995	-4.537908432327941	10.253605403782359	1510701
1510690	EDA	on rtl testability and gate-level stuck-at-fault coverage correlation for scan circuits	2011	-4.564700172841959	10.891440271074105	1510717
1511765	EDA	fail-safe protection circuit for industrial safety applications	2015	-4.163317005937022	10.828493336429222	1511792
1512486	EDA	digital system design automation&#8212;a method for designing a digital system as a sequential network system	1968	-3.4862687583471303	10.876500818982064	1512513
1513158	EDA	a generic software system for drift reliability optimization of vlsi circuits	1992	-4.424409771851498	11.230429854267623	1513185
1514129	EDA	hardware implementations of real-time reconfigurable wsat variants	2003	-3.8626335878769957	9.943590344777327	1514156
1514411	Robotics	pso for fault-tolerant nearest neighbor classification employing reconfigurable, analog hardware implementation in low power intelligent sensor systems	2008	-4.738802089025318	9.832100009004286	1514438
1515140	EDA	an evolutionary approach to automatic generation of vhdl code for low-power digital filters	2001	-4.933721105402935	9.739857125489456	1515167
1517165	EDA	asynchronous circuit synthesis with boolean satisfiability	1995	-3.6026931358773	10.857015670039662	1517192
1517505	Logic	evolutionary approach to solve the complex-triangle elimination (cte) problem of vlsi floor-planning.	2003	-3.970296197917217	9.756269922754004	1517532
1518790	EDA	synthesis of power-managed sequential components based oncomputational kernel extraction	2001	-4.7958969881686455	10.37407728269699	1518817
1519455	EDA	scan chain diagnosis based on unsupervised machine learning	2017	-5.275701036619727	10.977067322120345	1519482
1519585	EDA	evolution of robustness in an electronics design	2000	-4.9672514927537375	9.48739476350559	1519612
1520130	SE	improved representatives for unrepairability judging and economic repair solutions of memories	2006	-4.949619204600445	10.457900999217225	1520157
1520536	Crypto	an 4-state 3-neighborhood cellular automata pseudorandom number generator based on 2-state 3-neighborhood evolution	2010	-4.210022979775668	9.448803521491088	1520563
1521338	EDA	pseudorandom testing	1987	-5.277336871557238	10.834562307198038	1521365
1521589	EDA	procedural analog design (pad) tool	2003	-4.349676435138024	10.904184235663514	1521616
1521789	EDA	a hiererachical, error-tolerant compactor	1984	-4.843656918812148	11.049058525426384	1521816
1522087	EDA	a classical parameter identification method and a modern test generation algorithm	2011	-5.2292359033619675	10.602797741821638	1522114
1522167	EDA	reasoning about the vhdl standard logic package signal data type	1993	-3.998202354026801	10.712926225171783	1522194
1523154	EDA	formal verification of combinational circuit	1997	-4.850912524421466	10.067148108235077	1523181
1525327	Embedded	the degree of masking fault tolerance vs. temporal redundancy	2011	-4.377419492306033	10.387147248164617	1525354
1525654	Arch	low-power implementation of fir filters within an adaptive reconfigurable architecture	2006	-4.145117688500672	9.819584058928426	1525681
1526365	EDA	a laminate design system	1965	-3.3935114588695194	11.086753947241442	1526392
1526369	EDA	complexity enabled design space exploration	2011	-4.863087416788157	9.726049272313846	1526396
1526518	Arch	lateral coupling faults in multi-ported register files and methods for their testing	2016	-4.525318192180734	10.762816841754306	1526545
1526603	Crypto	realization of self-repairing and evolvable hardware structures by means of implicit self-configuration	1999	-3.7639170722251314	11.136762475720289	1526630
1527223	EDA	multi-objective design strategy for high-level low power design of dsp systems	1999	-5.0763534931761445	9.973612491338068	1527250
1527441	PL	functional units with conditional input/output behavior in vliw processors	2001	-4.397400230216837	11.204952155111993	1527468
1528300	Vision	the role of pattern recognition in vlsi testing	1986	-3.448684017449591	9.865823940168204	1528327
1528392	EDA	enhancing sat-based bounded model checking using sequential logic implications	2004	-4.917442658626478	9.730288446963508	1528419
1528612	Embedded	computational complexity issues in operative diagnosis of graph-based systems	1993	-4.881550562494104	9.901463192276669	1528639
1528660	HPC	ecological informatics as an advanced interdisciplinary interpretation of ecosystems	2006	-3.711264663862644	10.650197573958211	1528687
1528803	EDA	debugging with dominance: on-the-fly rtl debug solution implications	2011	-4.8459333229988255	10.068447632998557	1528830
1528989	HCI	heresy: a hybrid approach to automatic schematic generation (for vlsi)	1991	-5.039339698986599	10.181893014789342	1529016
1529365	EDA	hierarchical test generation for combinational circuits with real defects coverage	2002	-5.0524274116434995	10.90613412500018	1529392
1529595	Arch	design and fpga implementation of a structure of evolutionary digital filters for hardware implementation	2005	-3.937279876130493	9.59241098935876	1529622
1530056	ML	design of a dedicated neural network on silicon: application to optical character recognition	1993	-3.37477455296848	10.043148222891293	1530083
1531082	Logic	optimized parity-based error detection and correction methods for residue number system	2019	-3.436129450497893	9.974295650613069	1531109
1531711	Arch	utilization of on-line (concurrent) checkers during built-in-self-test and vice versa	1996	-4.923467192878271	11.024341445434985	1531738
1532661	EDA	a study of mixed mode test pattern generation methods	1991	-4.058815942417757	10.291565228521609	1532688
1533019	HPC	dsm: a heuristic dynamic spiral mapping algorithm for network on chip	2008	-3.390610142883129	10.225995438451056	1533046
1535072	Theory	multipliers for bounded l2-convergence of double sequences	2012	-3.7915884739925496	9.62553283411823	1535099
1536079	EDA	panel: the world is going... analog & mixed-signal! what about eda?	2014	-3.6783638180506486	10.809904902079618	1536106
1536129	EDA	data-driven fault diagnosis with missing syndromes imputation for functional test through conditional specification	2017	-4.9292400658589814	11.232532969500804	1536156
1536349	EDA	automated design of switched current sigma-delta modulator with a new comparator structure	2013	-4.5251838623900325	11.17082183374942	1536376
1537439	EDA	automatic partitioning for deterministic test	1992	-4.1223951641865675	10.178320390963169	1537466
1537792	Vision	on the design of pseudoexhaustive testable pla's	1988	-5.197695448826846	11.214009143461324	1537819
1538163	EDA	verifying equivalence of digital signal processing circuits	2012	-3.9934287451119648	10.733005474930168	1538190
1539640	EDA	a behavioral signal path modeling methodology for qualitative insight in and efficient sizing of cmos opamps	1997	-5.066432929639896	10.38439535520676	1539667
1540111	EDA	fault (in)dependent cost estimates and conflict-directed backtracking to guide sequential circuit test generation	1999	-5.235788310439955	10.359223095275528	1540138
1540148	EDA	medusa--a simulator for modular circuits	1982	-3.4891952784181504	11.007795303885711	1540175
1540777	EDA	a fast exploration procedure for analog high-level specification translation	2008	-5.13507454059724	10.748213599739486	1540804
1541250	EDA	bit-parallel multidelay simulation	1996	-4.537181929355316	10.812179927282033	1541277
1541779	Embedded	fast: a fault analysis software tool	2014	-4.083298191488107	11.033470009299066	1541806
1542726	SE	comparison of three automated stacking alternatives by means of simulation	2005	-3.7405058028921614	11.196884679399657	1542753
1542837	EDA	spider, a chip planner for isl technology	1984	-4.155543795839758	11.202751778718383	1542864
1543090	EDA	a size sensitivity method for interactive mos circuit sizing	2012	-4.291893614928802	10.831288492741363	1543117
1543131	Theory	an algorithm for constructing orthogonal and nearly-orthogonal arrays with mixed levels and small runs	2002	-3.391165231424854	9.897163866117221	1543158
1543154	EDA	a fast algorithm for testability analysis of large linear time-invariant networks	2017	-5.10200340067745	9.654315100601693	1543181
1544237	SE	design of reliable software via general combination of n-version programming and acceptance testing	1996	-4.04404524020194	10.122934526555342	1544264
1545947	EDA	a novel methodology for design of cyclic combinational circuits	2016	-4.2080775683668215	10.014549254613447	1545974
1546275	AI	on the diagnosing algorithm for networks	2000	-4.356343309595468	10.495223719141935	1546302
1546907	EDA	efficient audio filter using folded pipelining architecture based on retiming using evolutionary computation	2015	-4.515639753098127	10.243555794935586	1546934
1547778	EDA	live demonstration: using simulink s-functions for the efficient modeling and simulation of analog integrated circuits and systems	2014	-3.624838175797055	11.198569889657836	1547805
1548501	EDA	robust and nonrobust path delay fault simulation by parallel processing of patterns	1992	-5.2323852526660275	10.759313622386406	1548528
1548642	EDA	advances in automated source-level debugging of verilog designs	2008	-4.165821674845799	10.948013106801223	1548669
1549064	EDA	co-evolution of test programs and stimuli vectors for testing of embedded peripheral cores	2007	-3.9087250813949734	10.86871412441978	1549091
1549804	Theory	in situ design of register operations	2008	-3.7585703571740647	10.185969737160304	1549831
1551154	EDA	simmos: a multiple-delay switch-level simulator	1986	-5.029143787428496	10.94912134997395	1551181
1551197	EDA	circuits for high-performance low-power very large scale integration of circuits logic	2006	-3.8104030673642053	10.851552128246665	1551224
1552128	EDA	new genetic operators to facilitate understanding of evolved transistor circuits	2004	-5.146803549475519	9.735906244500784	1552155
1552423	EDA	implementation of combinational and sequential functions in embedded firmware	2007	-4.970794103634512	10.836466785562797	1552450
1553156	EDA	issues related to the formulation of dft solution for analog circuit test using equivalent fault analysis	2003	-4.804946884602859	10.785940963369894	1553183
1553689	EDA	a practical approach for monitoring analog circuits	2006	-3.916298163504187	10.771880295470948	1553716
1553712	DB	design of programmable logic arrays for parallel testing	1985	-3.665991232512937	9.989383309895741	1553739
1553918	EDA	high volume diagnosis in memory bist based on compressed failure data	2010	-5.126211061781639	11.05986242033626	1553945
1554292	EDA	a unified platform for design and verification of mixed-signal systems based on systemc ams	2012	-3.8031001872482437	11.032358978952816	1554319
1554543	EDA	standard cell and full custom power-balanced logic : asic implementation	2008	-3.7011138826843015	10.931221062089502	1554570
1554609	EDA	a vhdl error simulator for functional test generation	2000	-4.420235598278505	10.989128035239348	1554636
1555221	EDA	using functional fault simulation and the difference fault model to estimate implementation fault coverage	1990	-5.158091111014143	11.022198196206524	1555248
1555610	EDA	must: multiple-stem analysis for identifying sequentially untestable faults	2000	-5.004668166555947	10.683489840898496	1555637
1555968	EDA	gpu-based n-detect transition fault atpg	2013	-4.903625682303482	11.211154062003699	1555995
1556022	Theory	silicon photonics: ready to go the distance?	2016	-3.387472692838139	10.831906425079534	1556049
1556687	EDA	"""testing of asynchronous designs by """"inappropriate"""" means. synchronous approach"""	2002	-4.458889207836738	11.053751434441725	1556714
1556852	Embedded	high-accuracy flush-and-scan software diagnostic	2001	-5.206096784343885	11.230070419955132	1556879
1557376	Robotics	a time-variant reliability modeling and analysis method of multi-state complex electromechanical system	2015	-4.614296834054259	9.464953477964944	1557403
1557731	EDA	analog techniques ii	2013	-4.044355838559259	10.66605808678433	1557758
1557893	Crypto	on a method of pseudo-random numbers generation	1966	-4.009917244781558	9.374604781731486	1557920
1558043	EDA	sequential logic synthesis for testability using register-transfer level descriptions	1990	-4.787749683888282	10.784622129263774	1558070
1558356	Embedded	#sat-based vulnerability analysis of security components — a case study	2012	-5.203879143560623	10.10045005357743	1558383
1558655	EDA	transforming behavioral specifications to facilitate synthesis of testable designs	1994	-4.766583558511791	11.10277432936065	1558682
1558859	EDA	oracle - a simulator for bipolar and mos ic design	1984	-4.524803206619893	10.950622808451529	1558886
1560507	SE	defect level prediction for i_ddq testing	1998	-5.074082146483836	11.055832093065849	1560534
1562508	EDA	asynchronous state machine synthesis using data driven clocks	1992	-3.5544121797956056	10.945975134185634	1562535
1562859	EDA	test generation and fault simulation for cell fault model using stuck-at fault model based test tools	1998	-4.7755058273592015	11.13370766729735	1562886
1562898	DB	minimizing the cost of repairing wsi memories	1991	-5.295112134028266	11.009312955140793	1562925
1563395	Arch	microassembly and area reduction techniques for pla microcode	1984	-4.5957298978579075	11.162803149431335	1563422
1563411	EDA	comparing three online evolvable hardware implementations of a classification system	2017	-3.6999318553484657	10.007664707168283	1563438
1564557	EDA	a test-pattern-generation algorithm for sequential circuits	1991	-5.219157060147617	10.176014642367461	1564584
1565004	ML	test generation algorithm for fault detection of analog circuits based on extreme learning machine	2014	-5.158264624118219	10.677324871672342	1565031
1565041	Arch	some studies on microprogram optimization	1980	-4.953213244839542	9.773845441417487	1565068
1565943	EDA	test synthesis for datapaths using datapath-controller functions	2003	-4.768667466408193	11.173105386180275	1565970
1566951	EDA	the evolutionary design and synthesis of non-linear digital vlsi systems	2003	-4.829947224100484	10.18740225764332	1566978
1567999	EDA	smart simulation using collaborative formal and simulation engines	2000	-3.725477907782488	11.012600033309631	1568026
1568236	EDA	hierarchical layout verification	1984	-4.363271134596848	10.974408475347133	1568263
1568874	EDA	comparative performances of soi-based optical interconnect vs. electrical interconnect in analog electronic applications	2017	-3.5109111912748188	10.43626346049607	1568901
1569033	EDA	a multiple application graphics integrated circuit magic ii	1987	-3.3698758064851897	10.999948421946169	1569060
1570228	AI	high-performance parallel implementation of genetic algorithm on fpga	2018	-3.922737112972985	9.473663178483491	1570255
1571219	EDA	calmos : a portable software system for the automatic and interactive layout of mos/lsi	1979	-5.283119529324163	11.273856747738837	1571246
1571405	EDA	generating test programs to cover pipeline interactions	2009	-3.55794265142318	11.051283735320856	1571432
1571826	EDA	a design methodology based upon symbolic layout and integrated cad tools	1982	-3.5427611713670486	11.088544030888434	1571853
1571902	EDA	a variation of lssd and its implications on design and test pattern generation in vlsi	1982	-4.33210562757773	10.879024497035443	1571929
1573383	EDA	on software development to support statistical simulation of analogue circuits	1995	-3.7048916523689948	11.184018278931005	1573410
1573781	EDA	floorplanning automation for partial-reconfigurable fpgas via feasible placements generation	2017	-4.968307621233608	10.343695231749793	1573808
1573903	EDA	a functional bist approach for fir digital filters	1992	-5.269063553242316	10.839004219019609	1573930
1574371	Logic	a new approach to predicting reliable project runtimes via probabilistic model checking	2017	-4.297219152453306	9.485754303475023	1574398
1574400	AI	a new m-sequence based parallel random number generator with reduced correlation	1999	-4.173133655348992	9.445524894655037	1574427
1574671	Arch	verification methodology to guarantee low routing resistance to well taps	2018	-3.9452180936039274	10.174391452891273	1574698
1575235	EDA	signature analysis and test scheduling for self-testable circuits	1991	-5.190235932526145	10.960873115805331	1575262
1576189	PL	toward a resourceful method of software fault tolerance	1999	-4.912713984093272	9.626359496531293	1576216
1576394	EDA	field programmable analog array to implement a programmable chua's circuit	2005	-4.660400672081549	11.182831489765586	1576421
1577005	EDA	engineering change protocols for behavioral and system synthesis	2005	-3.8839050511801623	11.14514783717386	1577032
1577507	EDA	optimization of the theory of fdd of des for alleviation of the state explosion problem and development of cad tools for on-line testing of digital vlsi circuits	2004	-4.6430350362162685	11.079308772007458	1577534
1578467	EDA	speeding-up iddq measurements	2002	-5.27911921008582	11.012368996972661	1578494
1578694	Arch	a customizable fpga ip core implementation of a general purpose genetic algorithm engine	2008	-3.9858154274959903	9.771143766541307	1578721
1578771	EDA	statistical diagnosis of unmodeled systematic timing effects	2008	-5.218307588616258	11.086478653158855	1578798
1578969	EDA	transformation-based verification using generalized retiming	2001	-5.075761931412125	10.023241484653775	1578996
1581151	EDA	algorithms for behavioral test pattern generation from vhdl circuit descriptions containing loop language constructs	1994	-3.5434262736035955	10.798677210217472	1581178
1583568	EDA	a hardware memetic accelerator for vlsi circuit partitioning	2007	-4.0764136090987835	10.016120891163213	1583595
1584123	Theory	exploiting the selfish gene algorithm for evolving cellular automata	2000	-4.994097157015418	9.678396169156333	1584150
1585071	Logic	formal verification of word-level specifications	1999	-3.925099555836425	10.528524153794237	1585098
1588963	Embedded	seu-x: a seu un-excitability prover for sram-fpgas	2012	-4.678032594321592	11.144083364080013	1588990
1589154	Arch	adaptive equalization of digital communication channels using evolvable hardware	1996	-4.147274955803583	9.786013324780132	1589181
1589284	EDA	ccs: a low-power capacitively charge-sharing transmitter for noc links	2014	-4.480791414387324	11.283452087500448	1589311
1589902	Logic	formal verification using bounded model checking: sat versus sequential atpg engines	2003	-4.08376280879084	10.022764008539676	1589929
1590180	EDA	the s-algorithm: a promising solution for systematic functional test generation	1985	-4.509631609476877	10.559090378568957	1590207
1590312	SE	modeling test escape rate as a function of multiple coverages	2008	-4.81940640648617	10.146662943044788	1590339
1590422	SE	the coupling model for function and delay faults	2005	-5.261574029096247	10.668281887255269	1590449
1591170	EDA	synthesis from multi-cycle atomic actions as a solution to the timing closure problem	2008	-4.4110210501882845	10.47619671775334	1591197
1591328	EDA	research on evolution hardware design based on memetic algorithm	2013	-4.6688432227766015	9.475033426349807	1591355
1591624	EDA	a circuit disassembly technique for synthesizing symbolic layouts from mask descriptions	1990	-4.589071521243827	10.699104769529807	1591651
1592247	EDA	a functional coverage metric for estimating the gate-level fault coverage of functional tests	2006	-4.726617298640467	11.242682933217166	1592274
1593282	EDA	machine learning and structural characteristics for reverse engineering	2019	-4.859933218640495	10.202804440347485	1593309
1593810	Vision	the mc68881: the ieee floating-point standard reduced to one vlsi chip	1984	-3.3665873444448824	10.160072130842744	1593837
1593876	EDA	design of a two-bit-per-cell content-addressable memory using single-electron transistors	2007	-4.183153168700798	10.553831096744704	1593903
1594368	SE	a multiple-valued decision-diagram-based approach to solve dynamic fault trees	2014	-4.787148322581451	10.44973109627464	1594395
1594485	EDA	analog circuit fault diagnosis based on sensitivity computation and functional testing	1992	-5.156295495058941	11.02308517388242	1594512
1594542	EDA	generation of testable designs from behavioral descriptions using high level synthesis tools	1993	-4.190077224587807	11.056873933659864	1594569
1594918	EDA	applying genetic parallel programming to synthesize combinational logic circuits	2007	-4.341213057747252	9.752370390284426	1594945
1595680	AI	on a statistical fault diagnosis approach enabling fast yield ramp-up	2003	-4.881975939067192	10.896319766947341	1595707
1596501	EDA	a comparative study of design for testability methods using high-level and gate-level descriptions	1992	-4.46305797555871	10.864460770204241	1596528
1597050	Robotics	application of the enhanced dynamic causal digraph method on a three-layer board machine	2009	-4.6284172461093815	10.26408530329735	1597077
1597596	EDA	an architectural level test generator for a hierarchical design environment	1991	-4.702999628391245	10.4607914031694	1597623
1598295	EDA	retiming and resynthesis: a complexity perspective	2006	-5.0117491026432965	9.584694574065047	1598322
1598541	Embedded	energy efficient real-time dvs based on genetic algorithm	2008	-4.211642593812694	9.422395739217949	1598568
1598657	EDA	functional simulation and fault diagnosis	1978	-4.383929867106589	10.474085670584287	1598684
1598835	HPC	testability analysis of grounding grids using network transformation	2009	-4.642316925563812	10.463414867897336	1598862
1599136	EDA	application independent module generation in analog layouts	1997	-4.5916369691797785	10.653292594901894	1599163
1599983	EDA	path breaker: a tool for the optimal design of speed independent asynchronous controllers	1992	-4.351056869232279	10.437936321041494	1600010
1600274	AI	weighted random test program generation for a per-pin tester	1990	-4.306426883478145	10.294492231226972	1600301
1600969	EDA	improving small-delay fault coverage of on-chip delay measurement by segmented scan and test point insertion	2014	-5.062105970298483	11.048139411887794	1600996
1601979	Arch	exploiting data flow information in algorithm-based fault tolerance	1993	-4.954478039258418	10.094126877899988	1602006
1602022	EDA	a new method for march test algorithm generation and its application for fault detection in rams	2012	-4.558942310407256	10.550803827385987	1602049
1602764	EDA	efficient heuristic and tabu search for hardware/software partitioning	2013	-3.791560031027464	9.410445188188133	1602791
1602815	EDA	applying verification intention for design customization via property mining under constrained testbenches	2011	-3.5341284711797334	11.1055114336842	1602842
1602900	EDA	generic implementation of multi-valued logic decision diagram packages	2005	-4.708473385059102	9.671326815732318	1602927
1602929	EDA	an effective test generation system for sequential circuits	1986	-5.214448885213456	11.079909086538553	1602956
1603574	EDA	rectification of multiple logic design errors in multiple output circuits	1994	-5.295157094528247	11.044690267499552	1603601
1603711	Arch	a genetic algorithm-based system for generating test programs for microprocessor ip cores	2000	-4.415978654715391	11.035561576173565	1603738
1604500	EDA	a tool for the synthesis of asynchronous speed-independent circuits	2010	-3.518503385074438	10.707225342276137	1604527
1604501	EDA	analysis of reconfiguration options for a reconfigurable polymorphic circuit	2008	-4.068057085454358	9.96535801127449	1604528
1604980	EDA	the stuck-at fault: it ain't over 'til it's over	1998	-5.087329295941831	10.683207603407576	1605007
1605540	EDA	high-level synthesis with multi-objective genetic algorithm: a comparative encoding analysis	2008	-3.746152010904911	9.808472322700323	1605567
1605680	AI	using randomly assembled networks for computation	2008	-3.73992801530572	10.517897954652014	1605707
1606092	Robotics	behaviour of a complex system having stand-by components in spares	1973	-4.8402639969683285	10.099154713481406	1606119
1606618	EDA	a new simulation-based property checking algorithm based on partitioned alternative search space traversal	2006	-4.885104347479941	9.868101690103963	1606645
1608601	EDA	an efficient reuse system for digital circuit design	1999	-3.722612749023568	11.041644367569498	1608628
1608622	EDA	hipare: hierarchical circuit and parameter extraction from mask layout data	1990	-4.86000118378269	10.792930607687923	1608649
1609119	Crypto	a unified scheme for designing testable state machines	2001	-5.048301918596895	11.125664660728432	1609146
1609994	EDA	computer-aided digital system design and analysis using a register transfer language	1964	-3.7977403320525847	10.584405541094084	1610021
1610207	Robotics	optimization of a cascading tmr system configuration using genetic algorithm	2012	-4.29322470605009	11.117441333849332	1610234
1610472	EDA	stochastic evolution algorithm for technology mapping	1998	-4.075217610398028	10.12396880599782	1610499
1610655	EDA	an efficient sat-based test generation algorithm with gpu accelerator	2018	-3.3688125718827466	9.738022967391982	1610682
1613023	EDA	state pruning for test vector generation for a multiprocessor cache coherence protocol	2004	-5.213528945064152	10.127869173542493	1613050
1613609	EDA	design and analysis of a low-power high-speed accuracy-controllable approximate multiplier	2018	-3.4566440581545383	10.531728732182556	1613636
1615332	EDA	stimuli generation with late binding of values	2004	-4.482331788004936	10.712591269846463	1615359
1616917	EDA	a self-adaptive image processing application based on evolvable and scalable hardware	2013	-3.7982842837672104	9.973937993968146	1616944
1617588	Crypto	"""""""cracking"""" a random number generator"""	1977	-3.9796190892268233	9.409727324483413	1617615
1618876	Logic	evc: a validity checker for the logic of equality with uninterpreted functions and memories, exploiting positive equality, and conservative transformations	2001	-3.45196807480928	10.196165929645208	1618903
1620868	EDA	rule-based testability rule check program	1990	-4.498435743231039	10.571066843910398	1620895
1621331	EDA	automatic diagnosis of vlsi digital circuits using algorithmic debugging	1993	-4.626570625956373	10.252089960787096	1621358
1622363	Logic	priority directed test generation for functional verification using neural networks	2005	-4.166624284880434	11.212399097757013	1622390
1624381	Vision	location of a faulty module in a computing system	1990	-4.643304350807604	10.06499534695242	1624408
1624610	Arch	fast and compact evolvable systolic arrays on dynamically reconfigurable fpgas	2015	-4.310891566719416	9.857453809817065	1624637
1624680	EDA	synthesis tool for design of complex polymorphic circuits	2017	-4.259405262641179	11.06941222890769	1624707
1625912	EDA	translation validation of loop invariant code optimizations involving false computations	2017	-4.505684881448752	10.499853137471757	1625939
1626922	EDA	enhanced simulated evolution algorithm for digital circuit design yielding faster execution in a larger solution space	2004	-4.28994800314629	9.644493118304462	1626949
1627260	EDA	a formal method to improve systemverilog functional coverage	2012	-4.1059279569420735	10.683770509908667	1627287
1628982	EDA	instance generation for sat-based atpg	2007	-4.829134347260919	9.60229830025711	1629009
1629077	Robotics	self-test and auto calibration in intelligent sensors : design aids for reconfigurable asics	1996	-3.6956617295497387	11.249692356237396	1629104
1629754	EDA	the methodology of testability prediction for sequential circuits	1996	-4.409451536996944	11.014877925043056	1629781
1630051	Arch	a processor accelerator for software decoding of reed-solomon codes	2012	-3.484939799460621	9.952912963467556	1630078
1630151	EDA	a vlsi design methodology based on parametric macro cells	1984	-4.187233802192842	11.130306394165874	1630178
1630515	EDA	instruction-based self-testing of delay faults in pipelined processors	2006	-4.71402424938552	11.203796287955127	1630542
1631336	SE	exhaustive test pattern generation for parallel testing	2002	-4.339784189083459	10.148303425058092	1631363
1631372	EDA	modular design of asynchronous circuits defined by graphs	1977	-4.685613215627623	10.384277444300249	1631399
1632315	Arch	implementation of particle swarm optimization in fpsoc devices	2017	-3.7287361883326335	9.693798328074324	1632342
1632747	Metrics	a rigorous exposition of the lemma method for analog and mixed-signal testing	1999	-4.743396114582345	10.250011776767431	1632774
1633838	EDA	deterministic test generation for non-classical faults on the gate level	1995	-5.168249744947589	10.506128162310176	1633865
1634643	Robotics	an optimal 2-ft realization of binary symmetric hierarchical tree systems	1982	-4.725400247313987	10.580191115486963	1634670
1634801	DB	unrestricted-rate parallel random input-output codes for multilevel flash memory	2018	-3.6648405619394073	9.638136589166493	1634828
1636678	ML	simulation-based functional test justification using a decision-digram-based boolean data miner	2006	-4.83020995117148	10.039832222028444	1636705
1636952	EDA	nets of variable-threshold threshold elements	1968	-5.261143552260262	9.925067810991896	1636979
1637331	EDA	embedding landscape neutrality to build a bridge from the conventional to a more efficient three-bit multiplier circuit	2000	-4.8993115863004375	9.599796192847304	1637358
1638296	EDA	conservative behavioural modelling in systemc-ams	2015	-3.6010758312779174	10.963292668493102	1638323
1638532	EDA	algebraic analysis of nondeterministic behavior	1980	-4.759124746498472	10.577964807249744	1638559
1638718	Logic	a graph-labeling approach for efficient cone-of-influence computation in model-checking problems with multiple properties	2016	-4.908317531086881	9.89752250279448	1638745
1638890	EDA	application of test-view modeling to hierarchical atpg	2014	-4.155454584048365	11.239707041350043	1638917
1639095	EDA	general solutions of equations in multiple-valued logic?	2010	-3.9921910650481114	9.65675315261908	1639122
1639911	EDA	test generation for synchronous sequential circuits based on fault extraction	1991	-5.191794101006537	10.641589479269733	1639938
1640650	SE	a hierarchical environment for interactive test engineering	1994	-3.3680085991851065	11.102265996452072	1640677
1641196	EDA	general architecture for hardware implementation of genetic algorithm	2006	-3.9412528782183176	9.833954994193528	1641223
1641889	EDA	modeling multi-valued circuits in systemc	2003	-3.384525745294352	11.043633603971683	1641916
1642368	SE	a novel approach for testing memories using a built-in self testing technique	1986	-3.7574242294867366	10.434843333138248	1642395
1642650	SE	on coverage of timing related faults at board level	2016	-4.874276690106619	10.631405781659165	1642677
1642836	NLP	goal-directed vector generation using sample ics	1994	-4.064722395615541	11.183826907173598	1642863
1643370	EDA	préforme/agape: a synergy between symbolic cell design and assembly	1993	-4.658929597801532	10.769765713079426	1643397
1643918	EDA	polynomial complexity asynchronous control circuit synthesis of concurrent specifications based on burst-mode fsm decomposition	2013	-4.327974715105581	10.711413451846527	1643945
1644195	EDA	a standard cell phase locked loop design, analysis and high-level synthesis tool (cellpll)	2017	-4.001463074437614	11.187358757061732	1644222
1645216	EDA	verification of datapath and controller generation phase in high-level synthesis of digital circuits	2010	-3.536757484402062	10.770465065546501	1645243
1645900	EDA	design error diagnosis in digital circuits without error model	1999	-4.894550789559363	10.262215605163087	1645927
1645915	EDA	ordered binary decision diagrams and their significance in computer-aided design of vlsi circuits - a survey	1998	-4.901410310139344	9.897568145586726	1645942
1646712	Robotics	improved diagnosis using enhanced fault dominance	2011	-4.9918742961635365	10.224353023822225	1646739
1646871	EDA	rtl concurrent fault simulation	2003	-3.4438688149803305	11.095194753224726	1646898
1647359	EDA	ramses-ft: a fault simulator for flash memory testing and diagnostics	2002	-4.980740905734381	11.074825334953866	1647386
1647387	EDA	test generation for delay faults on clock lines under launch-on-capture test environment	2013	-4.293486544041596	10.52443423876167	1647414
1647784	Theory	victor : a fast vlsi testability analysis program.	1982	-3.687081777814044	10.266925954247817	1647811
1647816	EDA	the generalized boundary curve-a common method for automatic nominal design and design centering of analog circuits	2000	-4.521455764379703	10.34709193101072	1647843
1648074	EDA	reversible logic synthesis of half, full and parallel subtractors.	2005	-4.247104385981388	10.187181500544693	1648101
1648251	SE	signature testing with guaranteed bounds for fault coverage.	1982	-4.023398294772827	10.074645516703123	1648278
1648891	EDA	using hdls for describing quantum circuits: a framework for efficient quantum algorithm simulation	2004	-5.010288248456422	10.571657079560973	1648918
1649623	EDA	static test compaction for iddq testing of bridging faults in sequential circuits	2000	-4.9926805955081734	10.857380036535114	1649650
1650448	EDA	sequential equivalence checking based on structural similarities	2000	-5.174572499054787	9.933088631856775	1650475
1650523	EDA	identification of unsettable flip-flops for partial scan and faster atpg	1996	-5.217632894756514	10.404427745908539	1650550
1650648	Robotics	fault diagnosis of spc switching systems based on structure and signalling	1985	-5.168870630952917	10.053857971271137	1650675
1650737	Theory	toward an fpga implementation of xcs	2005	-3.788464082967312	9.783164958494707	1650764
1651826	EDA	towards generic on-the-fly reconfigurable sensor electronics for embedded system- first measurement results of reconfigurable folded	2007	-3.8037851018906057	11.134599339217763	1651853
1652215	EDA	compaction of symbolic layout using genetic algorithms	1985	-3.6462983124630464	9.831173573912757	1652242
1653365	ML	xmax: x-tolerant architecture for maximal test compression	2003	-5.284888398385279	11.161728054880607	1653392
1653377	EDA	model checking and graph theory in sequential atpg	1990	-4.334242206671463	9.850536604550667	1653404
1654629	SE	new measures of testability and test complexity for linear analog failure analysis	1981	-5.2839978659288285	10.39750877599871	1654656
1654640	EDA	a divide-and-conquer-based algorithm for automatic simulation vector generation	2004	-5.1359663741456885	10.139227982795186	1654667
1655021	EDA	the number of elements in minimum test set for locally exhaustive testing of combinational circuits with five outputs	1995	-5.133379422564382	10.324217879340939	1655048
1655436	EDA	online testable approaches in reversible logic	2013	-5.012384476575134	11.208086352332213	1655463
1655696	EDA	logic design verification via test generation	1988	-4.865666056633593	10.705892167490571	1655723
1656653	EDA	naturalized communication and testing	2015	-4.377866689186194	11.202126654904234	1656680
1656850	EDA	an efficient procedure for the statistical transient analysis of switching circuits	1971	-5.170609520295158	10.612938442209424	1656877
1657001	EDA	applied boolean equivalence verification and rtl static sign-off	2001	-4.300077462002282	10.563136797882262	1657028
1657026	EDA	design for test of asynchronous null convention logic (ncl) circuits	2008	-5.158906182527869	10.993658562071364	1657053
1659129	EDA	cmos testing at the end of the roadmap: challenges and opportunities.	2006	-3.5357510181270406	10.677965622929317	1659156
1659299	Visualization	accessing 1687 systems using arbitrary protocols	2016	-3.3636438325371447	11.083913111170645	1659326
1659520	EDA	enhancing the control and efficiency of the covering process [logic verification]	2003	-4.316600146963272	9.900168922339653	1659547
1659748	EDA	hardware-in-the-loop model-less diagnostic test generation	2016	-5.10517178236672	11.108186383446037	1659775
1660144	Logic	symbolic analysis methods for masks, circuits, and systems	1993	-4.391163185432168	10.347102488232043	1660171
1662967	Robotics	consensus-based evaluation for fault isolation and on-line evolutionary regeneration	2005	-4.568983809865316	10.163821771573645	1662994
1663317	Arch	state space reconfigurability: a low energy implementation architecture for self modifying finite automata	2010	-3.812263827939908	10.385981460557193	1663344
1663360	DB	phase locking value calculator based on hardware-oriented mathematical expression	2018	-3.4953500097358683	9.66169871654536	1663387
1663443	EDA	stimulus generation for interface protocol verification using the nondeterministic extended finite state machine model	2005	-3.9660618715736113	10.886111629529157	1663470
1663487	EDA	correction to: vlsi-based pipeline architecture for reversible image watermarking by difference expansion with high-level synthesis approach	2018	-3.3969759143320335	10.386711593905238	1663514
1663581	EDA	bist method based on concurrent single-control testability of rtl data paths	2001	-5.272769373762013	10.98591577943455	1663608
1664216	Logic	sat-based sequential depth computation	2003	-5.050921579652663	9.925366794892467	1664243
1666667	EDA	hierarchical test generation using precomputed tests for modules	1990	-4.946123476648217	10.686924588825557	1666694
1668018	NLP	speech emotion profiiling for inter and intra-cultural assessment	2009	-3.4135191559512013	9.763120203244958	1668045
1668402	Theory	on finding minimum deadly sets for directed networks	2001	-5.0268053839617695	10.229288049014297	1668429
1669094	EDA	fpga emulation of quantum circuits	2004	-3.477460898430003	10.450336175686267	1669121
1669566	EDA	using behavioral analysis to improve student confidence with analog circuits	2008	-4.153168788620708	10.541694793029523	1669593
1670040	EDA	generation of performance sensitivities for analog cell layout	1991	-4.854096642042691	10.761555945926613	1670067
1670629	EDA	optimizing the timing architecture of a digital lsi test system	1983	-3.366308348987302	10.00813315854357	1670656
1670826	Embedded	advancements in diagnosis driven yield analysis (ddya): a survey of state-of-the-art scan diagnosis and yield analysis technologies	2015	-4.7838114138538375	11.178432277080207	1670853
1671305	EDA	scan shift time reduction using test compaction for on-chip delay measurement	2014	-4.255302653129804	10.704340942319947	1671332
1671636	EDA	model and algorithm for combinational optimization of information system bandwidth	2011	-3.6996446795779936	9.836246059817547	1671663
1672530	EDA	avoiding irreducible csc conflicts by internal communication	2008	-4.866440779130988	10.035976460776553	1672557
1672619	SE	advanced photomask defect repairing technology using fib and spm	2008	-4.570251545993762	11.1340131262166	1672646
1672759	EDA	synthesis of fully testable sequential machines	1991	-5.145953465848342	10.946393087724541	1672786
1674174	SE	scientific foundations to the multilevel method	1998	-5.20102728330487	10.109148329068594	1674201
1674399	EDA	an enhanced analog/digital gpib based pcb test system	1981	-3.683115402275746	10.115806463407196	1674426
1676580	EDA	decomposed symbolic forward traversals of large finite state machines	1996	-5.2597568497197855	9.879672628360149	1676607
1676984	EDA	hierarchical test generation and design for testability methods for aspps and asips	1999	-5.128290138614983	11.254140480432179	1677011
1677000	EDA	synthesis of testable rtl designs	1998	-4.706211427138398	9.687561143099076	1677027
1677102	EDA	a direct digital frequency synthesizer based on automatic nonuniform piecewise function generation	2012	-4.983014584555279	10.774990716413507	1677129
1677502	HCI	functional notation for nor and nand networks	1961	-3.989650699961493	9.48401784354988	1677529
1678858	Robotics	mpassign: a framework for solving the many-core platform mapping problem	2010	-3.5305200291303227	9.485518762411775	1678885
1679144	EDA	sat-based fault equivalence checking in functional safety verification	2018	-4.863708543516623	10.879809484463232	1679171
1679370	EDA	path delay fault testing of ics with embedded intellectual property blocks	1999	-5.2892202859898605	11.210329512806421	1679397
1679463	SE	an approach that can quickly assess product reliability	2010	-4.4590347776632715	10.581605196238927	1679490
1681157	EDA	modelling digital logic in sdl	1997	-3.502707563605024	10.838142490218994	1681184
1681609	EDA	economically viable automatic insertion of self-test features for custom vlsi	1986	-3.677714113128991	11.157837554266193	1681636
1681651	Vision	functional description of connector-switch-attenuator networks	1988	-3.8362707487630683	10.68414332419842	1681678
1681853	EDA	application of symbolic computer algebra in high-level data-flow synthesis	2003	-3.9222241139615175	11.266613769034347	1681880
1682141	EDA	testing for single intermittent failures in combinational circuits by maximizing the probability of fault detection	1980	-5.19565475452829	11.099973103457058	1682168
1682225	EDA	a new synthesis procedure for atomic rules containing multi-cycle function blocks	2014	-4.4550809756343455	10.355275186396938	1682252
1683021	EDA	diagnosis of transition fault clusters	2011	-5.261262561109065	10.683471791308202	1683048
1683612	Arch	perceived-color approximation transforms for programs that draw	2018	-4.343963994224134	10.458421919922252	1683639
1684292	OS	isdn device testing demands a new level of performance for automatic test equipment	1986	-3.3826459475464894	10.55977509732257	1684319
1685205	Robotics	on the route-oriented method of system diagnostics in digital systems structured as a symmetric bipartite graph	2014	-5.120873496355121	10.199450346634805	1685232
1685207	Embedded	atpg for fault diagnosis on analog electrical networks using evolutionary techniques	2004	-5.018008764663049	10.206574339530377	1685234
1685281	EDA	functional test-sequence grading at register-transfer level	2012	-5.081363994409324	11.059447032681815	1685308
1686150	EDA	simulation based verification of register-transfer level behavioral synthesis tools	1990	-4.486156965893789	10.82994987660026	1686177
1686301	HPC	technology mapping method using integer linear programming for low power consumption and high performance in general-synchronous framework	2016	-4.031555422644258	10.88107940909758	1686328
1686600	EDA	a general and efficient mask pattern generator for non-series-parallel cmos transistor network	1992	-4.350277202184854	10.78009181925764	1686627
1686858	EDA	design of process-variation-resilient analog basic components using magnetic-tunnel-junction devices	2013	-3.9934346252607456	10.486493048527585	1686885
1687049	EDA	dgecs: description generator for evolved circuits synthesis	2012	-3.762672258410429	10.366824807865058	1687076
1688892	EDA	simplifying high-frequency microprocessor design via timing constraint speculation.	2003	-3.7745176678696186	11.047340924964214	1688919
1690391	EDA	has cad for vlsi reached a dead end?	1991	-3.5169944010085388	9.935596432215993	1690418
1690690	EDA	gentest: an automatic test-generation system for sequential circuits	1989	-5.217359686508262	9.945742244366027	1690717
1691856	Embedded	automated logic ser analysis and on-line ser reduction	2004	-4.465914005120494	10.546945736283108	1691883
1693132	HPC	reggen-test pattern generation on register transfer level	1993	-4.371435623440838	10.7628144475313	1693159
1693279	EDA	classification on variation maps: a new placement strategy to alleviate process variation on fpga	2014	-4.143777856320799	10.900021632607984	1693306
1693860	SE	a region-based through-silicon via repair method for clustered faults	2017	-3.968381231005885	10.466388784499543	1693887
1694972	EDA	at-speed delay testing of synchronous sequential circuits	1992	-5.147175333497676	11.017411443018675	1694999
1695288	SE	an rt-level concurrent error detection technique for data dominated systems	2003	-5.068713470928269	10.783475462149719	1695315
1695383	EDA	efficient sat-based techniques for design of experiments by using static variable ordering	2009	-5.283091294496206	9.508358578887563	1695410
1695838	Logic	using higher levels of abstraction for solving optimization problems by boolean satisfiability	2008	-5.284924462192682	9.422833188411817	1695865
1696118	EDA	a new synchronization algorithm for vhdl-ams simulation	2002	-3.8625448170147254	11.067653220941652	1696145
1697544	EDA	a controller resynthesis based method for improving datapath testability	2000	-5.105471119583783	11.036149163559706	1697571
1697905	EDA	analysis and diagnosis of multiple simultaneous defects	2009	-5.0945261274004885	11.146266201537044	1697932
1698660	EDA	the use of inverse layout trees for hierarchical design verification	1988	-4.821809693112547	10.527800703063047	1698687
1699123	EDA	intelligent random vector generator based on probability analysis of circuit structure	2007	-4.585783094305926	10.846332607531927	1699150
1699724	Mobile	bridging dfm analysis and volume diagnostics for yield learning - a case study	2009	-4.949332311962803	11.147885838578118	1699751
1701254	EDA	fault identification in system-level diagnosis: a logic-based framework and an o(n 2\sqrt{τ}/{\log n}) algorithm	2001	-4.872498037147555	9.96985506467142	1701281
1702293	Logic	debugging and diagnosis in equivalence checking of asics	2004	-3.7106003806790335	10.966428191488765	1702320
1702409	EDA	clock cycle estimation based on dead time and control unit area minimization	1994	-4.876819470428563	10.697395019539682	1702436
1702426	EDA	high-coverage atpg for datapath circuits with unimplemented blocks	1998	-4.76005300044045	10.84433899196881	1702453
1702725	EDA	electromigration performance of multi-level damascene copper interconnects	2001	-4.318304068504916	11.16570144434374	1702752
1703001	Visualization	error propagation analysis for single event upset considering masking effects on re-convergent path	2016	-4.001372434915962	10.317255574613027	1703028
1703310	EDA	an incremental learning framework for estimating signal controllability in unit-level verification	2007	-4.3794603500371485	11.149063415469652	1703337
1703367	EDA	3dmia: a multi-objective artificial immune algorithm for 3d-mpsoc multi-application 3d-noc mapping	2013	-4.056796603513899	9.836871517397464	1703394
1703516	EDA	a set of programs for mos design	1981	-4.139254507951617	11.1071693476913	1703543
1704322	EDA	functional test pattern generation for integrated circuits	1984	-3.72223359332663	11.002663269458656	1704349
1705878	EDA	design for testability of gated-clock fsms	1996	-5.011857018032186	11.089974658499736	1705905
1706422	EDA	design considerations for databus charge recovery	2001	-3.8901420471594084	10.931455186880383	1706449
1706549	Mobile	self-diagnosing cellular implementations of finite-state machines	1981	-3.875081264054717	10.314720732404561	1706576
1707033	EDA	a tcad system for vlsi implementation of the cvd process using vhdl	2004	-4.107450959941347	11.234854062657531	1707060
1707769	EDA	test generation for hardware-software covalidation using non-linear programming	2002	-3.978395697544904	10.622743366541858	1707796
1708392	EDA	an accurate time delay model for large digital network simulation	1976	-4.452735188996678	10.313297704881002	1708419
1708564	Arch	developing large binary to bcd conversion structures	1975	-4.059647979767659	9.846759005795516	1708591
1709136	Robotics	diagnosability performance analysis of models and fault detectors	2015	-5.278955381818	9.370238438800746	1709163
1711412	EDA	test generation for digital systems based on alternative graphs	1994	-3.83427032213949	10.82874852324525	1711439
1712053	EDA	on random pattern test length	1983	-5.04302122727877	10.607118109628034	1712080
1712418	EDA	trajectory-directed discrete state space modeling for formal verification of nonlinear analog circuits	2012	-4.9865892620808525	10.183198652791578	1712445
1713035	EDA	optimum polymorphic circuits synthesis method	2018	-4.2692810400092265	10.668260688260608	1713062
1714735	Vision	efficient 3-d fundamental lod-fdtd method incorporated with memristor	2016	-3.7098401858883383	9.709936551153564	1714762
1718246	Arch	everything on the chip: a hardware-based self-contained spatially-structured genetic algorithm for signal processing	2000	-3.715916580762748	9.579435945708976	1718273
1718871	AI	model-based diagnosis through obdd compilation: a complexity analysis	2006	-5.102134031812811	9.835618688465713	1718898
1719512	EDA	a scalable array for cellular genetic algorithms: tsp as case study	2012	-3.765313797221856	9.406590618800058	1719539
1720281	SE	simulation requirements for vectors in ate formats	2004	-4.1138628279605465	11.023625755752112	1720308
1720762	EDA	behavioral synthesis via engineering change	2002	-4.748436917460875	10.194011293850233	1720789
1722336	Vision	optimised state assignment for asynchronous circuit synthesis	1995	-4.881764651742203	10.045984105174565	1722363
1722559	HCI	adaptive smart antennae receiver controlled by a hardware-based genetic optimiser	2005	-3.7368623268941983	9.574623297704363	1722586
1722784	EDA	a low capture power test generation method using capture safe test vectors	2015	-5.180978789060057	10.951026325111346	1722811
1724934	EDA	apss: an automatic pla synthesis system	1983	-4.1686553270711535	11.141950673464141	1724961
1725088	Robotics	diagnostic test generation for statistical bug localization using evolutionary computation	2014	-4.614031333562958	11.168474902357671	1725115
1725331	EDA	analog testing by characteristic observation inference	1999	-5.226645279476599	10.83860791348223	1725358
1727585	EDA	stuck-open fault diagnosis with stuck-at model	2005	-5.119953196833411	11.19210340851871	1727612
1728525	NLP	design and evaluation of a digit-parallel multiple-valued content-addressable memory	1998	-3.8738801598307786	10.140039607868733	1728552
1728953	Embedded	an improved decomposition scheme for assessing the reliability of embedded systems by using dynamic fault trees	2007	-4.8084826901299484	10.068575900733407	1728980
1729375	EDA	databus charge recovery: practical considerations	1999	-3.827400260596857	10.847653568266717	1729402
1729504	Robotics	live demonstration: a 3d die-level integration platform	2014	-3.624415018430205	11.161534747055953	1729531
1729667	Arch	a fast multiplier and divider with parallel array architecture.	1998	-3.402956652271472	10.365851691077351	1729694
1730067	EDA	swim: a knowledge-based digital circuit simulator	1994	-3.8258504609806985	9.980099093521499	1730094
1730337	EDA	miriã_si: a tool for the synthesis of speed-independent multi burst-mode controllers	2005	-4.242982703536022	10.816377246095016	1730364
1730427	EDA	on identifying indistinguishable path delay faults and improving diagnosis	2002	-5.241443688026793	11.172541910928086	1730454
1731096	EDA	fittest bench06: a new set of benchmark circuits reflecting testability properties	2006	-5.265449406423055	11.007611802280342	1731123
1731209	EDA	the use of random simulation in formal verification	1996	-3.6511256445619287	11.028513867520854	1731236
1731726	EDA	ace: a circuit extractor	1983	-4.5633554324432435	11.104132425324936	1731753
1731851	EDA	hierarchical generation of pin accurate systemc models based on rf circuit schematics	2010	-3.6217155098829066	11.159965205138668	1731878
1732684	EDA	temperature gradient-aware thermal simulator for three-dimensional integrated circuits	2017	-3.791539658983909	10.431879809704538	1732711
1733191	Mobile	a cad platform for sensor interfaces in low-power applications	2005	-4.490615933854037	11.106469044133945	1733218
1733961	ML	functional decomposition and its applications in machine learning and neural networks	2001	-4.6960559214836755	9.515561374955382	1733988
1734044	EDA	opsyn - oasys based pseudosynthesis tool	1992	-4.334138883492857	10.949948165429783	1734071
1734422	EDA	analog circuit topological feature extraction with unsupervised learning of new sub-structures	2016	-4.3089294911452365	10.757357373909297	1734449
1735530	EDA	a system of computer programs for efficient test generation for combinational switching circuits	1974	-5.021743186546022	10.429044810425395	1735557
1736064	HPC	self-coordinated on-chip parallel computing: a swarm intelligence approach	2010	-3.7626576503621636	9.649487248727162	1736091
1736677	HCI	a study of faulty signatures using a matrix formulation	1990	-5.2332014901307655	10.269181559115696	1736704
1736956	EDA	a behavioral fault simulator for ideal	1992	-5.105261740894563	10.814648419595343	1736983
1737388	EDA	an esd test reduction method for complex devices	2009	-4.958948217386608	11.155408267909682	1737415
1738349	EDA	identification of soft error glitch-propagation paths: leveraging sat solvers	2012	-5.14908013343772	10.989230729178594	1738376
1739025	EDA	design and use of fault simulation for saturn computer design	1967	-3.918391083179548	10.942397834379012	1739052
1739123	EDA	improving static ordering of bdds for reachability analysis	2002	-5.197743308334951	10.034286418527877	1739150
1739153	EDA	a symbolic-simulation approach to the timing verification of interacting fsms	1995	-4.82264709471303	10.363019591761716	1739180
1739493	EDA	evolutionary system for analog test frequencies selection with fuzzy initialization	2007	-5.242563184725402	9.729085290324374	1739520
1739529	HPC	an efficient fault-tolerant vlsi architecture using parallel evolvable hardware technology	2004	-3.7652343666768058	10.865370247090892	1739556
1741031	Arch	recent advances in verification, equivalence checking & sat solvers	2003	-4.319866315701364	10.014064659519505	1741058
1741169	AI	design and analysis of diagnosis systems using structural methods	2006	-4.925500438582687	9.654093110745382	1741196
1741186	Arch	implicit functionality and multiple branch coverage (ifmb): a testability metric for rt-level	2001	-4.945405309296459	10.978459087229039	1741213
1741639	EDA	progressive-backspace: efficient predecessor computation for post-silicon debug	2012	-5.287990120503204	10.917104017150011	1741666
1741871	EDA	on coosing a hardware descriptive language for digital systems testing/verification	1984	-3.365733210204227	9.961301710472569	1741898
1742196	EDA	impact of mixed-mode self test on life cycle cost of vlsi based design	1984	-3.852899115368431	10.460082851346797	1742223
1743950	EDA	the diagnosis of asynchronous sequential switching systems	1962	-4.243484700839823	10.835483450924132	1743977
1744144	EDA	formal equivalence checking between slm and rtl descriptions	2015	-4.530084157491746	10.46166372656423	1744171
1744574	SE	on defect-level estimation and the clustering effect	1999	-5.201017012211652	10.848712214127925	1744601
1745255	EDA	evolving classifiers on field programmable gate arrays: migrating xcs to fpgas	2006	-3.677718508088752	9.828938692389206	1745282
1746326	AI	heuristic learning based on genetic programming	2002	-5.2344681540026174	9.436572236286171	1746353
1746670	EDA	particle swarm optimization for constrained instruction scheduling	2008	-3.7344781498605855	9.368035850813493	1746697
1746877	EDA	test controller synthesis constrained by circuit testability analysis	2007	-4.268389202363437	11.002276325177576	1746904
1747445	EDA	kandis - a tool for construction of mixed analog/digital systems	1995	-4.169432494546571	10.566448918475732	1747472
1747571	EDA	applying built-in self-test to majority voting fault tolerant circuits	1998	-5.277146799137473	11.205596924403796	1747598
1750728	EDA	a geometric approach for early power grid verification using current constraints	2007	-4.990781367773127	10.9717874845806	1750755
1751177	EDA	the icewater language and interpreter	1984	-4.6831207270038435	10.7309655105375	1751204
1751276	ML	an on-line data collection and analysis system for vlsi devices at wafer probe and final test	1994	-4.040050278170353	11.274927112905953	1751303
1751625	HCI	mitigate erroneous operations of 2t-2mtj stt-mram based on dynamic voltage threshold	2016	-3.782807211826873	10.60897634041691	1751652
1751841	Robotics	a probabilistic method for fault diagnosis of multiprocessor systems	1988	-4.583322133061525	10.186421864429017	1751868
1752301	EDA	minimizing chip count in a microsystem	1982	-3.4228426665251788	10.189882091805664	1752328
1752928	EDA	efficient techniques for automatic verification-oriented test set optimization	2005	-3.7428777967631697	11.123829809754172	1752955
1753746	Visualization	on the properties of sensitized paths	1979	-4.986734708989221	10.42261837816976	1753773
1753870	EDA	a capture-safety checking metric based on transition-time-relation for at-speed scan testing	2013	-4.359801118832748	10.564523714757321	1753897
1753973	EDA	hierarchical design space exploration for a class of digital systems	1993	-3.987578941026524	11.236527921785767	1754000
1754411	EDA	information-driven library-based circuit synthesis	2003	-4.384318882349328	10.979943096830775	1754438
1754446	Embedded	fault analysis for networks with concurrent error detection	1998	-4.870868743690597	11.1803157498309	1754473
1755131	EDA	incremental diagnosis of multiple open-interconnects	2002	-5.2526119482026985	10.365812278392758	1755158
1755459	EDA	simulation-based target test generation techniques for improving the robustness of a software-based-self-test methodology	2005	-4.476659005467003	11.16088766914741	1755486
1755522	EDA	a comparison of different circuit representations for evolutionary analog circuit design	2003	-5.0741715632556375	9.736040381750945	1755549
1755862	EDA	which tester is right for your mcm?	1997	-3.8224859374972646	10.071102337595661	1755889
1756548	EDA	technology mapping of timed circuits	1995	-4.642184574557673	10.480496547824632	1756575
1756841	EDA	fpga based accelerator for 3-sat conflict analysis in sat solvers	2005	-4.7801693912210315	9.90014346628814	1756868
1758793	AI	optimal discrimination between transient and permanent faults	1998	-4.760368202742799	10.006966309746211	1758820
1758838	AI	a vlsi approach to supporting lapd in an exchange termination	1986	-3.416126014191147	9.892187056692972	1758865
1758992	EDA	digital circuit innovations	2007	-3.679294415479165	10.153794731729088	1759019
1760739	EDA	automatic evolution of signal separators using reconfigurable hardware	2003	-4.20301916670384	9.923283538065103	1760766
1761508	ECom	on the problem of masking special errors by serial signature analysis	1999	-3.783509611141321	10.039086413047897	1761535
1762371	EDA	individual data bases for circuit design	1975	-3.715120506506945	9.949548443949562	1762398
1762992	EDA	solving satisfiability problems on fpgas using experimental unit propagation	1999	-3.879304061738819	9.787379727378756	1763019
1763449	Logic	issues in deep submicron state-of-the-art esd design (tutorial abstract).	2002	-3.97266636482566	11.127121927841364	1763476
1763851	Arch	structure-preserving modeling of safety-critical combinational circuits	2017	-4.731809230347356	10.552686319384337	1763878
1765361	ML	deep algorithms: designs for networks	2018	-4.765356784976452	9.55580134204435	1765388
1765590	EDA	design and implementation of synthesis prediction in rtl design	1996	-3.5640268593661584	10.885773583131057	1765617
1765601	EDA	development of neural network tools for rapid computer system design	1993	-3.395188038104831	11.134425106733165	1765628
1765675	EDA	information trans-coders in information-driven circuit synthesis	2004	-4.109562453843628	11.154485492634103	1765702
1766808	SE	a signal-driven discrete relaxation technique for architectural level test generation	1991	-4.86906852660438	10.047284746903216	1766835
1766858	EDA	the algic silicon compiler system: implementation, design experience and results	1987	-4.036115616646053	11.16478598181426	1766885
1766866	EDA	an efficient rule based fault simulator	1992	-4.579387595809775	10.51276481804306	1766893
1767256	EDA	automatic synthesis of combinational logic circuit with gene expression-based clonal selection algorithm	2008	-5.153452730884623	9.597003582630117	1767283
1767568	EDA	coverage of irrelevant components in systems with imperfect fault coverage	2013	-4.24079353347376	10.041322346364394	1767595
1767580	HPC	automatic test pattern generation on parallel processors	1991	-3.3836576856116736	9.656485550776553	1767607
1769187	Embedded	defect analysis for delay-fault bist in fpgas	2003	-4.946985769467164	10.4506516053004	1769214
1770051	EDA	formal methods based synthesis of single event transient tolerant combinational circuits	2017	-5.0061150019495795	10.932587480419896	1770078
1770349	Logic	eca 184 can implement any logic circuits	2018	-3.9847134085955442	10.256622156380674	1770376
1770499	EDA	enhancing design-for-test for active analog filters by using clp	1993	-5.0113470721816435	10.422692783936556	1770526
1770585	EDA	algorithm-driven synthesis of data conversion architectures	1997	-3.880959998917968	10.673037729769572	1770612
1771586	EDA	on code coverage measurement for verilog-a	2004	-4.279541499942129	11.201205989712825	1771613
1771837	NLP	behavioural modelling of mixed signal asics: a new multi-level approach	1994	-4.244729350111021	10.918825022026628	1771864
1771856	EDA	coupling ea and high-level metrics for the automatic generation of test blocks for peripheral cores	2007	-3.8071349217547947	10.459536650999592	1771883
1771875	AI	probabilistic sequential diagnosis by compilation	2008	-4.937620985938897	9.821364928490627	1771902
1772129	Embedded	a simulink block set for the high-level simulation of multistandard radio receivers	2007	-3.7595584047469317	11.251273719277373	1772156
1773105	EDA	efficient logic optimization using regularity extraction	2000	-5.2334635553578215	10.510591780993826	1773132
1774488	EDA	efsm-based model-driven approach to concolic testing of system-level design	2011	-3.494504203576509	10.678467569030976	1774515
1775823	EDA	diagnosis by repeated application of specific test inputs and by output monitoring of the misa	2001	-5.075809250693744	10.466085963778728	1775850
1778291	EDA	hard faults diagnosis in analog circuits using sensitivity analysis	1993	-5.066830411816091	10.391616370871306	1778318
1778562	EDA	dna based evolutionary approach for microprocessor design automation	2007	-4.695232432815153	9.88866807496085	1778589
1780135	EDA	boolean satisfiability in electronic design automation	2000	-4.286139664608226	9.475799777799631	1780162
1780782	EDA	simulating resistive-bridging and stuck-at faults	2003	-5.111152575176545	10.97123963517874	1780809
1781009	Metrics	on faster iddq measurements	2003	-5.275070104487406	11.2312064592657	1781036
1781384	EDA	embedded tutorial: analog-/mixed-signal verification methods for ams coverage analysis	2016	-3.9836694515297992	10.668037564507001	1781411
1781706	EDA	fault detection and input stimulus determination for the testing of analog integrated circuits based on power-supply current monitoring	1994	-5.257417048999276	10.75735503775967	1781733
1782930	EDA	model development and verification for high level analog blocks	1988	-4.008827834097286	10.741140743211536	1782957
1784363	EDA	timing verification using hdtv	1990	-3.652007718552604	10.58313000997089	1784390
1785260	EDA	speeding up combinational synthesis in an fpga cluster	2009	-3.987917678850749	10.105564522771909	1785287
1786141	EDA	test quality for high level structural test	2004	-5.282151391597629	11.157952873515338	1786168
1786472	AI	diagnostic test sets with increased switching activity for transition faults	2013	-4.653215223518228	10.588787717260708	1786499
1787729	EDA	an implementation for test-time reduction in vliw transport-triggered architectures	2002	-4.555569505485449	11.062531573863533	1787756
1788371	AI	automated reuse of design plans	1989	-3.449467787702445	11.040172609764175	1788398
1788403	EDA	on-line circuit analysis and optimization with commercially available time-shared computer systems	1968	-4.316496006818729	11.060956225950846	1788430
1789687	Arch	aisim: functional simulator for analog-to-information perceptual systems	2017	-4.9378233814334545	9.65873366033028	1789714
1790195	EDA	an evaluation of test generation algorithms for combinational circuits	1999	-4.893748724015281	10.599439557512015	1790222
1790506	Arch	a mems writer system embedded for a programmable optically reconfigurable gate array	2011	-3.720457477163201	11.084822816023898	1790533
1791134	EDA	design diagnosis using boolean satisfiability	2004	-4.577553661367367	9.869374017463572	1791161
1792194	EDA	fpga modelling for high-performance algorithms	2004	-3.8729246080676663	10.35256107453881	1792221
1792228	EDA	logic decomposition of asynchronous circuits using stg unfoldings	2010	-4.567069916033009	10.294156634898881	1792255
1792685	EDA	optimal test set selection for fault diagnosis improvement	2011	-4.9556803765060655	10.099437193228304	1792712
1793551	EDA	mosaic: a multiple-strategy oriented sequential atpg for integrated circuits	1997	-4.828769103839727	10.941644604420846	1793578
1795046	SE	a two-level diagnostic model for digital systems	1979	-4.7824293401496725	10.158450391988444	1795073
1795072	EDA	i ddt: fundamentals and test generation	2003	-5.2706339049756625	10.899060539944992	1795099
1795152	EDA	simulation-based diagnostic model for automatic testability analysis of analog circuits	2018	-5.272295040661156	10.637712016017382	1795179
1795870	EDA	nominal-yield-area tradeoff in automatic synthesis of analog circuits: a genetic programming approach using immune-inspired operators	2009	-5.255083284201622	9.608938578113827	1795897
1796694	EDA	a read-out circuit for high-speed non-destructively read stores	1962	-3.5101502527213597	9.914028763876491	1796721
1796972	EDA	"""comments on """"fault testing and diagnosis in combinational digital circuits"""""""	1969	-4.910646028810993	10.706611794554997	1796999
1797758	EDA	automated design of combinatorial logic circuits	2012	-4.623266093929637	10.122396589185911	1797785
1798145	Arch	an inductive method to select simulation points	2015	-4.260426189299428	10.670823917401387	1798172
1799936	EDA	an efficient arithmetic unit based on residue number system	2002	-3.4227514131414134	10.012502498587297	1799963
1800746	EDA	general testers for asynchronous circuits	2004	-5.2839009036632385	10.672138066847019	1800773
1801815	EDA	timing analysis for digital fault simulation using assignable delays	1974	-4.836861737283933	10.840650974989607	1801842
1802261	EDA	multiple genetic algorithm processor for hardware optimization	1996	-3.7573512993089215	9.424378155366933	1802288
1802405	HCI	a web-based system for transformer design	2003	-3.710569274038461	10.292159103904076	1802432
1802597	EDA	detection of hard faults in a combinational circuit using budget constraints	1988	-4.629621556498481	11.150848113848683	1802624
1804181	Embedded	intrinsic embedded hardware evolution of block-based neural networks.	2006	-3.8910528892916094	9.890691319550273	1804208
1805266	EDA	analysis and definition of overall timing accuracy in vlsi test system	1981	-3.4128370472902687	9.975620923433803	1805293
1805330	SE	diagnosis using the formal theory of a signal-processing system	1987	-4.429436738405358	10.001852404754036	1805357
1805420	EDA	a case study on logic diagnosis for system-on-chip	2009	-4.989723549825456	10.868762281371039	1805447
1805991	EDA	layout-aware optimized prebond silicon interposer test synthesis	2017	-3.898759585493715	11.275291159737826	1806018
1806670	EDA	speeding-up heuristic allocation, scheduling and binding with sat-based abstraction/refinement techniques	2010	-3.8263810837445624	10.56430635161532	1806697
1806690	HPC	a new approach to build a low-level malicious fault list starting from high-level description and alternative graphs	1997	-4.350888189177056	10.629819668674813	1806717
1807172	EDA	ic specification language	1979	-3.365488711107566	10.72460748903742	1807199
1807175	EDA	a novel rtl behavioral description based atpg method	2003	-4.889673717507836	10.597656276773623	1807202
1807689	HCI	comparing quality assurance methods and the resulting design strategies: experiences from complex designs	1994	-3.689686103935547	11.259051882267258	1807716
1807870	EDA	a fast and accurate fault tree analysis based on stochastic logic implemented on field-programmable gate arrays	2013	-4.928368882441625	11.038363673933848	1807897
1809028	EDA	exploiting parallelism by data dependency elimination: a case study of circuit simulation algorithms	2013	-4.211596475030071	11.147316195308168	1809055
1809832	AI	a bdd sat solver for satisfiability testing: an industrial case study	1996	-4.78903739175052	9.653595410820714	1809859
1809938	EDA	constrained specification-based test stimulus generation for analog circuits using nonlinear performance prediction models	2002	-5.200013864764054	10.952400841239767	1809965
1810097	Embedded	diversity analysis in the presence of delay faults affecting duplex systems	2006	-5.070249609431108	10.866051844483476	1810124
1810312	NLP	on the automatic generation of test patterns from mixed-level hardware descriptions	1989	-3.6966751734983934	10.661452904202012	1810339
1810585	EDA	test generation using sat-based bounded model checking for validation of pipelined processors	2006	-4.188644685961662	10.549626193474916	1810612
1812380	Arch	efsm manipulation to increase high-level atpg effectiveness	2006	-4.848946891102885	10.098594894504933	1812407
1813018	EDA	controller optimization for protocol intensive applications	1996	-5.034183444650324	10.136678700296393	1813045
1813040	EDA	observation point oriented deterministic diagnosis pattern generation (ddpg) for chain diagnosis	2008	-5.281363475688041	10.962711917790184	1813067
1814196	DB	on the numerical solution of fault trees	2003	-5.013920926830994	9.656228372975743	1814223
1814526	EDA	a behavioral synthesis system for asynchronous circuits	2004	-4.684355482523648	10.199875653194402	1814553
1814733	Crypto	path-pir: lower worst-case bounds by combining oram and pir	2013	-4.131132314416154	9.470545420099672	1814760
1815136	EDA	economic analysis of the hoy wireless test methodology	2010	-3.3883854595750464	10.632110434741927	1815163
1816021	EDA	how much analog does a designer need to know for successful mixed-signal design? (panel)	1998	-3.6790944675260886	10.695364427171652	1816048
1816259	EDA	parallel test generation for sequential circuits on general-purpose multiprocessors	1991	-4.557108074407077	10.8225004606793	1816286
1818142	EDA	improving diagnostic resolution of delay faults using path delay fault model	2003	-5.2039534834027315	11.008075353168774	1818169
1818201	EDA	an approach to reducing the time complexity of analog active circuit evolutionary design	2015	-5.089136350188153	10.48672049418214	1818228
1818865	Embedded	a configurable board-level adaptive incremental diagnosis technique based on decision trees	2015	-4.420562067265727	10.548642317221244	1818892
1819290	EDA	combinational equivalence checking using satisfiability and recursive learning	1999	-4.841954247197688	9.562561648807838	1819317
1820901	EDA	a methodology for efficient design of analog circuits using an automated simulation based synthesis tool	2008	-4.955015664715426	10.79403391102865	1820928
1821714	EDA	handling nondeterminism in logic simulation so that your waveform can be trusted again	2016	-3.7955145017837233	11.027187640841444	1821741
1822710	EDA	intrinsic evolution of digital circuits based on a reconfigurable hyper-structure	2015	-4.284876671389508	9.954406113020944	1822737
1822726	EDA	a parallel residue-to-binary converter for the moduli set {2m-1, 220m+1, 221m+1, ..., 22km+1}	2002	-3.847297716640527	9.98956360496036	1822753
1823302	EDA	using sat-based techniques in low power state assignment	2011	-5.14227052924192	9.781715505494374	1823329
1824747	EDA	introduction to rimep2: a multi-expression programming system for the design of reversible digital circuits	2014	-4.352367362334465	10.851886072853803	1824774
1825325	Robotics	control of cascading failures in coupled map lattices based on adaptive predictive pinning control	2011	-5.076526207297356	10.014620323315189	1825352
1825468	EDA	function-based dynamic compaction and its impact on test set sizes	2003	-4.747874296591951	11.21965416468303	1825495
1825623	EDA	a novel approach for digital waveform compression	2003	-3.865912286504476	11.048145051001411	1825650
1826051	EDA	an optimized simulation-based fault injection and test vector generation using vhdl to calculate fault coverage	2009	-4.595299294222025	11.261836040767164	1826078
1826061	EDA	a trace-based method for delay fault diagnosis in synchronous sequential circuits	1995	-5.2268079230639835	10.93321640034652	1826088
1826939	SE	an economic selecting model for dft strategies	2005	-4.390007876639566	9.955978336386936	1826966
1827241	EDA	using formal tools to study complex circuits behaviour	2002	-4.427635748030757	10.494304242588411	1827268
1827421	EDA	modeling and analysis of substrate noise coupling in analog and rf ics	2012	-4.349930031619329	10.97054248435498	1827448
1827571	EDA	topological analysis for vlsi circuits	1979	-4.551582461138475	10.515577989136954	1827598
1828771	NLP	a knowledge based diagnostic system for automatic test equipment	1986	-3.6873558150205503	10.093974865767528	1828798
1830028	EDA	a noise-aware hybrid method for sdd pattern grading and selection	2010	-5.294679979691007	11.255842410271736	1830055
1830582	AI	eliminating the ouija board: automatic thresholds and probabilistic i_ddq diagnosis	1999	-4.9573226661907706	11.045382397250798	1830609
1830840	EDA	fpga implementation of tabu search for the quadratic assignment problem	2006	-3.7665047429049534	9.456446811994999	1830867
1830924	EDA	yield-aware sizing of pipeline adc using a multiple-objective evolutionary algorithm	2017	-4.9500279422702365	9.814467952238797	1830951
1831679	EDA	automated contactless digital test system for vlsi	1982	-3.4985107821634327	10.118004311724976	1831706
1832568	EDA	behavioral testability insertion for datapath/controller circuits	1997	-4.894098401949725	10.938144085504264	1832595
1833060	EDA	a sequential circuit test generation using threshold-value simulation	1988	-5.002898021449027	10.199434411662065	1833087
1833449	EDA	mining unreachable cross-timeframe state-pairs for bounded sequential equivalence checking	2008	-5.123481040493282	9.939095847054226	1833476
1833609	EDA	automated test generation for debugging arithmetic circuits	2016	-4.042139342788111	10.628966799917183	1833636
1834800	Robotics	acquisition of robot control rules by evolving mdds	2010	-4.6946741864872	9.610316793709883	1834827
1834956	EDA	hierarchical design verification for large digital systems	1981	-3.9758063426252415	11.087158413284856	1834983
1835161	EDA	3d ics and 3d systems	2009	-3.962677771200598	10.929160868473408	1835188
1835478	EDA	a technology independent mos multiplier generator	1984	-4.3513705761289465	11.254870943289307	1835505
1836351	Theory	fault tolerance in co-evolutionary communication of ehw modules	2009	-4.206025825827311	9.941425930995136	1836378
1837291	AI	solving power supply restoration problems with planning via symbolic model checking	2002	-4.944983596602007	9.783258121251679	1837318
1837780	EDA	on the impact of migration parameters on dimep for designing combinational circuits	2007	-4.741407171872393	9.451694566403408	1837807
1839119	Web+IR	reply to 'comments on integer sec-ded codes for low power communications'	2010	-3.6490780165447063	9.56481241911543	1839146
1839732	EDA	evolutionary fault tolerance method based on virtual reconfigurable circuit with neural network architecture	2018	-4.00837806356246	10.522742726928481	1839759
1840213	EDA	fast error diagnosis for combinational verification	2000	-5.205212433173373	10.373274665716453	1840240
1841249	Graphics	an indirect chaining method for addressing on secondary keys	1961	-5.251810412337217	9.413898867599029	1841276
1843114	EDA	design space exploration using time and resource duality with the ant colony optimization	2006	-3.385998557709004	9.948858476273447	1843141
1843393	EDA	characteristics of fault diagnosis for analog circuits based on preset test	2005	-5.085552449043342	10.65444001935758	1843420
1844371	EDA	mead-conway vlsi design course with an industrial slant	1982	-3.459443387857868	9.85633615122367	1844398
1845602	Arch	evolution of self-diagnosing hardware	2003	-4.612291012582274	10.833013746839207	1845629
1846169	Vision	high speed gaml-based phylogenetic tree reconstruction using hw/sw codesign	2003	-3.6987852930784175	9.41334522397718	1846196
1846888	EDA	functional test generation for delay faults in combinational circuits	1995	-5.012258563248159	10.921436387541053	1846915
1846987	EDA	symbolic parasitic extractor for circuit simulation (specs)	1983	-4.65020635100944	11.101619699413922	1847014
1847197	Robotics	fault distinguishing pattern generation	2000	-5.007510324561723	11.22039273203073	1847224
1847494	Visualization	new chips move networking onto silicon	1999	-3.3848947691061886	10.055122307884398	1847521
1848398	EDA	machine-learning framework for automatic netlist creation	2011	-3.80497755950284	11.233033687036462	1848425
1849534	Arch	some experiments in global microcode compaction	1985	-4.451310156663443	10.250888454503986	1849561
1851129	EDA	energy-efficient retiming and scheduling of datapath-dominant digital systems	2011	-3.7507897044412872	10.591256464588328	1851156
1851545	HPC	an investigation of excitation balance and additional mandatory conditions for the diagnosis of fortuitously detected defects	2005	-4.947945134367747	11.251948655749317	1851572
1852001	EDA	grace: generative robust analog circuit exploration	2006	-3.4814249431260533	10.986787114406924	1852028
1852051	EDA	impulse response fault model and fault extraction for functional level analog circuit diagnosis	1995	-5.289539272907652	10.796052137314891	1852078
1852437	EDA	a novel three phase parallel genetic approach to routing for field programmable gate arrays	2002	-4.267683885916424	9.773012745847737	1852464
1852530	Logic	modeling and analysis of noniterated systems: an approach based upon series-parallel posets	1999	-4.792363674033191	10.342692347005539	1852557
1852543	SE	analog assertion-based verification on partial state space representations using asl	2012	-3.895211272439527	10.619435728827849	1852570
1853061	Arch	an online framework for diagnosis of multiple defects in scan chains	2018	-5.228053491055613	11.121404600833237	1853088
1853393	EDA	efficient test set design for analog and mixed-signal circuits and systems	1999	-5.1620379422583245	11.282331615604615	1853420
1854303	EDA	model generation and gate level abstraction of complex cmos custom design for functional and dft validation	2002	-4.206748543208288	11.037719003753836	1854330
1854437	EDA	search-based synthesis of approximate circuits implemented into fpgas	2016	-4.877698989232754	10.648122202496078	1854464
1854622	HPC	improving the scalability of communication-aware task mapping techniques	2009	-3.381873175030345	9.479453655368182	1854649
1855032	EDA	anaconda: simulation-based synthesis of analog circuits viastochastic pattern search	2000	-4.369808665113437	10.585353614784644	1855059
1855269	Visualization	a glass delay line content-addressed memory system	1969	-3.443798920647564	10.721048747550922	1855296
1856524	EDA	siasca: interactive system for the symbolic analysis of analog circuits	2004	-4.2386838067057475	10.431897825394014	1856551
1857162	EDA	an ehw architecture for the design of unconstrained low-power fir filters for sensor control using custom-reconfigurable technology	2005	-4.095261852580274	10.116759782391348	1857189
1857629	EDA	incorporating physical design-for-test into routing	1997	-5.155447756785574	11.278538677619666	1857656
1859125	Embedded	fault diagnosis of ram's from random testing experiments	1990	-5.0233660135971006	10.410277529163997	1859152
1859405	AI	generating march tests automatically	1994	-4.651210315371602	10.304720155921505	1859432
1860073	EDA	test data analytics — exploring spatial and test-item correlations in production test data	2013	-4.909674563771411	10.603453263252804	1860100
1860212	AI	adaptive board-level functional fault diagnosis using decision trees	2012	-5.001528730671813	10.546977900652829	1860239
1860440	EDA	evolution of binary decision diagrams for digital circuit design using genetic programming	1996	-4.995216536397451	9.762297906372764	1860467
1861390	SE	combining dynamic slicing and mutation operators for esl correction	2012	-4.407393742933204	10.967440485488863	1861417
1861411	Logic	the autosun verification environment	2008	-3.4540262470104435	11.00117922733308	1861438
1861447	EDA	integrated heuristic for hardware/software co-design on reconfigurable devices	2012	-3.532977853744365	9.493108013027145	1861474
1861788	Robotics	partitioned incremental evolution of hardware using genetic programming	2008	-4.1771817421255735	9.613834326416747	1861815
1861803	EDA	asynchronous circuit synthesis via direct translation	2002	-3.9374054252042265	10.655703130911302	1861830
1863129	EDA	a test methodology to screen scan-path failures	2016	-4.9845789084554095	11.263034549660597	1863156
1863241	EDA	cad for gigascale soc design and verification solutions	2011	-3.713144634382717	10.834420936898539	1863268
1863269	Logic	random numbers	1994	-4.161592731252334	9.48468187650756	1863296
1863741	EDA	test structure verification of logical bist: problems and solutions	2000	-4.243467552599457	11.222259852291836	1863768
1863860	Robotics	fpga implementation of evolvable block-based neural networks	2006	-3.9952274324810495	9.751954823306882	1863887
1864173	Embedded	fast force-directed/simulated evolution hybrid for multiobjective vlsi cell placement	2004	-4.755173923344228	9.91401808856146	1864200
1865332	EDA	functional test generation for hard-to-reach states using path constraint solving	2016	-4.602839536746828	10.20802034574453	1865359
1865823	EDA	a low-power architecture for the design of a one-dimensional median filter	2015	-3.4750223815759465	10.49697335913861	1865850
1866632	EDA	an analog/rf circuit synthesis and design assistant tool for analog ip: data-ip	2018	-4.859653226128949	10.166700225778364	1866659
1866984	EDA	early formal verification of conditional coverage points to identify intrinsically hard-to-verify logic	2008	-3.527625331929705	10.91717102805613	1867011
1866992	EDA	diagnostic des erreurs de conception dans les circuits digitaux : le cas des erreurs simples. (design error diagnosis in digital circuits: the case of simple errors)	1997	-5.059287379549675	10.67650682709116	1867019
1867807	EDA	a decomposition-based symbolic analysis method for analog synthesis from behavioral specifications	1999	-5.138707559673604	10.052492494773636	1867834
1868168	EDA	on reducing peak capture power of transition delay fault test for socs with unwrapped cores	2006	-3.6096819117264616	10.394358995949824	1868195
1868181	EDA	finding glitches using formal methods	2016	-4.476301903227308	10.811143358568208	1868208
1869172	EDA	diagnosis oriented test pattern generation	1990	-5.06942391741184	10.322129219742848	1869199
1869770	EDA	path-delay fault diagnosis in non-scan sequential circuits with at-speed test application	2000	-5.1791867693631755	11.001324566567874	1869797
1871451	SE	on optimizing wafer-probe testing for product quality using die-yield prediction	1991	-5.10109622958994	11.175539164557085	1871478
1871640	EDA	control optimization in high-level synthesis using behavioral don't cares	1992	-3.7151743798509	10.878865459074529	1871667
1872323	EDA	assertion checking of control dominated systems with nonlinear solvers	2006	-4.2916222660622285	10.2588946367426	1872350
1872441	EDA	sat-based speedpath debugging using x traces	2014	-4.755583830236999	10.860580909460273	1872468
1872782	EDA	high-level synthesis from the synchronous language esterel.	2002	-3.659579179425282	10.66788267753986	1872809
1873508	EDA	a switch-level test generation system for synchronous and asynchronous circuits	1995	-5.1566050150592755	10.540969800151505	1873535
1874154	EDA	particle swarm optimization with discrete recombination: an online optimizer for evolvable hardware	2006	-4.161479257976547	9.458995481382402	1874181
1874591	EDA	synthesis of multilevel fault-tolerant combinational circuits	1995	-5.1821002869056	10.641800658666147	1874618
1874967	EDA	test generation for technology-specific multi-faults based on detectable perturbations	2005	-5.262776585903263	10.670329917649351	1874994
1875002	EDA	efficient selection of suspect sets in unreachable state diagnosis	2016	-4.929707494664377	10.086697333859004	1875029
1875651	EDA	high-speed, low-leakage integrated circuits: an evolutionary algorithm perspective	2007	-4.747218859060927	9.901536625680594	1875678
1875931	EDA	multiple fault testing of large circuits by single fault test sets	1981	-5.2364695630499005	11.131117954478233	1875958
1875954	EDA	observing test response of embedded cores through surrounding logic	1999	-5.184619791462028	11.248141379020913	1875981
1878023	EDA	dingo-xt: a technology description language for analog and digital ic layout	1994	-3.954852820748571	10.831572722562951	1878050
1878694	EDA	an enhanced marking target statement strategy of e-pie for testability estimation	2014	-5.201120854594537	10.410011760342693	1878721
1879127	Logic	how fast will the flip flop?	1994	-5.053061035571114	10.55683141628035	1879154
1879325	EDA	sat-based automatic rectification and debugging of combinational circuits with lut insertions	2012	-4.982806471313956	10.339687027186233	1879352
1880404	EDA	an approach to topology synthesis of analog circuits using hierarchical blocks and symbolic analysis	2006	-4.550621544263771	10.5598223940546	1880431
1881534	EDA	generating test patterns for sequential circuits using random patterns by pli functions	2010	-4.427316425612362	10.760417368037016	1881561
1881779	EDA	efficient grouping of fail chips for volume yield diagnostics	2009	-4.270974642793592	10.643075139591168	1881806
1882040	EDA	test generation for microprocessors	1980	-4.081509149185453	11.134484776855553	1882067
1882339	EDA	parallel time domain analysis and optimization of high-speed vlsi interconnects	1993	-3.4543614840464176	10.429582725564119	1882366
1882546	EDA	measuring the uniqueness and variety of analog circuit design features	2011	-4.472256572308008	10.883704846084282	1882573
1883087	AI	multi-valued logic synthesis	1999	-4.666002455780392	9.780700104045025	1883114
1883863	EDA	accurate simulation of high speed computer logic	1969	-4.393894945159276	10.843346760679418	1883890
1884350	EDA	an intelligent framework for designing analog circuits based on hybrid reasoning	2000	-4.4162575147977945	10.345165110159963	1884377
1884684	HPC	a programmable vlsi array with constant i/o pins	1991	-3.825458229697865	10.739776775983882	1884711
1888068	SE	the software breadboard technique of virtual instrument	2009	-3.4290730482905367	11.200540523636432	1888095
1888470	Logic	specification and synthesis of mixed-mode systems: experiments in a vhdl environment	1993	-3.748578166399199	11.071732958099368	1888497
1889457	EDA	on the analysis of switching circuits by means of petri nets	1978	-4.17448126753926	9.402006229595829	1889484
1889493	Logic	the formal verification of a pipelined double-precision ieee floating-point multiplier	1995	-3.496078943615778	10.762280094612526	1889520
1889707	EDA	corrigendum to 'a multilevel memristor-cmos memory cell as a reram' [microelectron. j. 46(2015) 1283-1290]	2016	-4.150474982218413	10.726312320111672	1889734
1890072	EDA	low power cmos design strategies	1994	-3.487311009178977	10.220865926973005	1890099
1890294	EDA	"""comment on """"event suppression by optimizing vhdl programs"""""""	1999	-3.554331277123515	10.617412132373909	1890321
1891134	HPC	symbolic forward/backward traversals of large finite state machines	2000	-5.063394063893575	9.872831667683476	1891161
1891205	SE	exploring topological structure of boolean expressions for test data selection	2009	-5.2327700369188275	9.97753951660656	1891232
1891211	EDA	bides: a bist design expert system	1991	-4.482617358062054	10.39127642725873	1891238
1891304	EDA	automatic test pattern generation for asynchronous networks	1984	-4.530224590130858	10.779051436955367	1891331
1891609	SE	a hardware implementation of multi-level threshold logic for artificial neural net	2006	-3.557049649986582	10.385258595259824	1891636
1891916	Visualization	computer aids for ic design	1986	-4.231475949744607	10.88384422458517	1891943
1892856	EDA	atlas: an adaptively formed hierarchical cell library based analog synthesis framework	2008	-4.824743006352767	10.203831488351682	1892883
1893324	EDA	structured trace diagnosis for lssd board testing -- an alternative to full fault simulated diagnosis	1981	-4.544894828901613	10.569833913228203	1893351
1893596	SE	analysis of the equivalences and dominances of transient faults at the rt level	2002	-4.369563615632251	10.739860739244367	1893623
1893660	Embedded	a genetic approach to the automatic generation of fuzzy control systems from numerical controllers	2007	-3.72054461942164	9.960939845170756	1893687
1893926	EDA	from truth tables to programming languages: progress in the design of reversible circuits	2011	-3.7742618227789313	11.187221029784828	1893953
1894164	Security	location contexts in role-based security policy enforcement	2009	-4.30512747269006	10.900566125105245	1894191
1894439	EDA	an integrated-circuit crossbar switching system design	1984	-3.9900629376550807	11.108090270333593	1894466
1894717	Arch	march la: a test for linked memory faults	1997	-4.0287640248722445	9.97380650857584	1894744
1895815	Vision	c description reconstruction method from a revised netlist for eco support	2018	-3.8519310901529593	10.243822434586203	1895842
1896722	EDA	classical monte carlo with a fast high-quality pseudo random number library in java	1999	-3.8324345497397303	9.398704263569345	1896749
1897463	EDA	parallel switch level fault simulation algorithm/complexity verification using compiled code vhdl	1993	-4.422307067056964	11.127582755510074	1897490
1897808	Robotics	automated redesign with the general redesign engine	2009	-4.84336280339994	11.135593181414967	1897835
1898940	EDA	efficient single-pattern fault simulation on structurally synthesized bdds	2005	-5.244596122624318	10.224458105448038	1898967
1899109	Theory	probabilistic diagnosis of clustered faults for shared structures	2009	-4.6227519091624645	10.184000168057956	1899136
1899733	EDA	refinement of mixed-signals systems with affine arithmetic	2004	-4.1731938042773535	10.117828855317137	1899760
1900218	EDA	simplifying boolean constraint solving for random simulation-vector generation	2004	-4.325619763758279	10.46573697362744	1900245
1900344	EDA	verifying properties using sequential atpg	2002	-4.6134866136210215	10.550043722427802	1900371
1900558	EDA	the research of self-repairing digital circuit based on embryonic cellular array	2007	-4.37063918478966	10.216081615084107	1900585
1900770	EDA	high-level test generation for design verification of pipelined microprocessors	1999	-3.7731850342614734	10.50437979253757	1900797
1901035	EDA	a fast algorithm to reduce 2-dimensional assignment problems to 1-dimensional assignment problems for fpga-based fault simulation	2003	-4.624229381253472	10.874423063928203	1901062
1901916	EDA	mutation-based diagnostic test generation for hardware design error diagnosis	2010	-4.629908705289433	10.862328938726012	1901943
1902085	AI	innovative practices session 1c screening for layout sensitive defects	2017	-5.1825392518417335	11.199915697140026	1902112
1903098	Robotics	automated recurrent neural network design of a neural controller in a custom power device	2001	-4.97650647789386	9.572111511505463	1903125
1904032	Embedded	theory and applications of cellular automata for vlsi design and testing	2000	-3.5512252545082466	9.912094976966198	1904059
1904353	EDA	an approach for uio generation for fsm verification and validation	1994	-4.797733580044709	10.324332873169878	1904380
1906306	EDA	an improved avpg algorithm for soc design verification using port order fault model	2001	-4.859019371516081	11.267059161116785	1906333
1907193	EDA	global critical path: a tool for system-level timing analysis	2007	-3.725424659142623	10.923950494221618	1907220
1907345	Arch	synthesis at the register transfer level and the behavioral level	1999	-3.6542967896946665	10.313881182973413	1907372
1907649	PL	an alternate checksum method	1964	-5.106649505068006	9.52985179046674	1907676
1909028	PL	efficient reconfigurable embedded parsers	2009	-5.151299556732438	10.155352268001936	1909055
1910418	Crypto	blum-blum-shub pseudorandom bit generator	2005	-4.112819291442958	9.64493012528833	1910445
1911352	EDA	an algorithm to generate tests for mos circuits at the switch level	1985	-3.82673334004707	9.891672205846355	1911379
1911514	OS	a new non-mds raid-6 code to support fast reconstruction and balanced i/os	2015	-3.5858276117084538	9.818316207327516	1911541
1911600	EDA	fault tolerant dynamic antenna array in smart antenna system using evolved virtual reconfigurable circuit	2008	-3.964645508025306	10.477973085653547	1911627
1912291	EDA	tools and techniques for converting simulation models into test patterns	1993	-3.7674071727894916	10.97980760365426	1912318
1912706	Theory	task decomposition and evolvability in intrinsic evolvable hardware	2009	-4.859590617360422	9.646562653072364	1912733
1912810	Theory	minimum maximum reconfiguration cost problem	2016	-3.9158191165823233	10.31582209884306	1912837
1912982	PL	results given by a new evaluation system for placement and routing heuristics	1996	-3.6271694077456194	11.003716714769087	1913009
1913245	Vision	a 250 msps, 0.5 w edram-based search engine dedicated low power fib application	2013	-3.6208287363714833	10.48184665091057	1913272
1913284	Arch	fault identification algorithmic: a new formal approach	1999	-4.33582419165723	10.173746582944831	1913311
1913451	NLP	an efficient procedure for obtaining implication relations and its application to redundancy identification	1998	-5.038910968372639	10.10865809508372	1913478
1913834	EDA	application of constraint logic programming for vlsi cad tools	1994	-3.410021076844436	10.647074835998689	1913861
1914146	EDA	thermal management and reliability of multi-chip power modules	2001	-3.697762402140356	10.42318668471261	1914173
1914173	HPC	efficient distributed processor level fault diagnosis of multiple processor systems	1991	-4.371838381353816	11.218770113950493	1914200
1914227	Robotics	applying input/output control of asynchronous sequential machines to dual ring counters	2012	-4.734395732822068	11.055558172280842	1914254
1915078	SE	network testing system for digital data networks	1986	-3.5367231324661743	10.963568786795273	1915105
1915374	EDA	automated diagnosis of vlsi failures	1991	-5.054637354017074	10.780400343916762	1915401
1915474	Mobile	data analysis of an rfid system for its dependability	2014	-3.837515209635073	10.076763596721957	1915501
1915833	NLP	mixed nets, conversion models, and vhdl-ams	2004	-4.115951904981269	10.8653380145794	1915860
1916289	EDA	analysis of sequential logic circuits	1974	-3.80575735718678	10.03915848145536	1916316
1916747	EDA	efficient transistor-level symbolic timing simulation using cached partial circuit states	2015	-4.413720187556144	10.456723842474423	1916774
1917105	HPC	test pattern considerations for fault tolerant high density dram	1985	-3.3674404616718436	10.841662334233039	1917132
1917536	EDA	ternary logic elements for self-timed integrated systems.	1990	-4.125737273719786	10.85129597124395	1917563
1917714	SE	enhancing on-line testability during synthesis	1993	-4.5637624603968	10.484243450804966	1917741
1917724	EDA	speeding up bounded sequential equivalence checking with cross-timeframe state-pair constraints from data learning	2009	-5.104580958200988	9.911988333851273	1917751
1917954	EDA	an artificial intelligence approach to analog circuit design	1991	-4.019401689106946	10.502270292248085	1917981
1917999	SE	test compaction techniques for assertion-based test generation	2013	-4.377371121652087	10.398770850994568	1918026
1918201	EDA	path-delay fault simulation for a standard scan design methodology	1994	-4.8859481735648815	11.22618686515552	1918228
1919153	EDA	automated synthesis of 8-output voltage distributor using incremental, evolution	2010	-5.066636313707483	10.67587735379327	1919180
1919318	EDA	hierarchical error diagnosis targeting rtl circuits	2000	-4.713939771336333	10.84181711597538	1919345
1919333	EDA	iterative layering: optimizing arithmetic circuits by structuring the information flow	2009	-4.844013920465672	10.52558005020518	1919360
1919349	EDA	temporal properties of self-timed rings	2001	-4.486656783064938	10.052959129179005	1919376
1920141	Logic	static timing analysis and program proof	1995	-3.8185075172715166	10.11092208430208	1920168
1920661	EDA	understanding metrics in logic synthesis for routability enhancement	2003	-4.0530825702220366	10.410760599549157	1920688
1920821	EDA	debugging hardware designs using dynamic dependency graphs	2016	-3.496828551382368	10.986663511773298	1920848
1922862	EDA	scalable fault localization for systemc tlm designs	2013	-4.072341969199032	11.019386512770904	1922889
1923250	EDA	template based: a novel stg based logic synthesis for asynchronous control circuits	2008	-4.9977258963718185	10.292635699652097	1923277
1924195	EDA	aliasing-free space compaction in vlsi with cascade of two-input or/nor logic	2011	-5.141410983002891	10.84908547468421	1924222
1924414	SE	a statistical method for test sequence evaluation	1975	-5.032825144302005	10.45403761602533	1924441
1926669	Embedded	a review of dasie code family: contribution to seu/mbu understanding	2005	-4.118874132204903	10.721515508500232	1926696
1927185	EDA	variable and clause elimination in sat problems using an fpga	2011	-3.7987524951085607	9.836437175938956	1927212
1927974	EDA	kernel-based power optimization of rtl components: exact and approximate extraction algorithms	1999	-5.215209697806392	10.08137234089658	1928001
1928569	EDA	design and implementation of a virtual reconfigurable architecture for different applications of intrinsic evolvable hardware	2008	-4.096275473099069	9.797457937792489	1928596
1928881	EDA	a method for reducing the number of input variables to synchronous sequential circuits	1975	-4.510943236699876	10.018289532218855	1928908
1929262	EDA	an lsi implementation of an adaptive genetic algorithm with on-the fly crossover operator selection	1999	-4.229103693643667	9.816096127940606	1929289
1929683	EDA	from programs to transistors: verifying hardware synthesis tools	1989	-3.3777909785250584	10.992022703210552	1929710
1931751	EDA	dytest: a self-learning algorithm using dynamic testability measures to accelerate test generation	1988	-5.285824892578662	10.012568648249928	1931778
1932125	EDA	design and analysis of a logic model for ultra-low power near threshold adiabatic computing	2018	-4.620483365170967	11.018315190302927	1932152
1932198	EDA	automatic classification of bridge defects	2010	-5.211218166661123	10.886764949478447	1932225
1932275	Arch	a strength pareto evolutionary algorithm for optimizing system-on-chip test schedules	2018	-3.5094546565002163	10.155773001665636	1932302
1933101	Robotics	self-repairing multicellular hardware: a reliability analysis	1999	-3.9478944631914135	9.991196725393886	1933128
1933501	EDA	lazy simulation of digital logic	1991	-4.1498500149544215	10.48759902147476	1933528
1934045	EDA	a mixed approach for unified logic diagnosis	2007	-5.283384643455738	10.828391588640015	1934072
1934373	AI	distributed intelligence for user-oriented computing	1972	-3.8267755646012236	10.5489268373178	1934400
1934424	EDA	scaling rules allow the reuse of mos analog design	2001	-5.1716615397416605	11.227441655519351	1934451
1934574		signature-based method for run-time fault detection in communication protocols	1998	-3.606666048783711	9.668420153503853	1934601
1935359	AI	an improved critical diagnosis reasoning method	1996	-4.99615647871248	9.66089526336792	1935386
1936309	HCI	an analysis of the circuit design process for a complex engineering application	1990	-3.6951058642593746	10.09212582723471	1936336
1936375	Robotics	an optimization mechanism for mid-bond testing of tsv-based 3d socs	2016	-3.911791153299184	10.985184126774168	1936402
1937478	EDA	a new diagnosis approach for handling tolerance in analog and mixed-signal circuits by using fuzzy math	2005	-5.278757465888669	10.668159442355153	1937505
1937518	EDA	algorithms and tools for vlsi design	1993	-3.464876810552518	9.8270528145076	1937545
1937849	EDA	poete: a method to design temperature-aware integrated systems	2018	-3.6285059601529133	10.38519120589276	1937876
1939191	EDA	formal verification atpg search engine emulator (abstract only)	2015	-3.5345044138785053	10.770176099812824	1939218
1939381	EDA	a versatile paradigm for scan chain diagnosis of complex faults using signal processing techniques	2008	-5.273264564415394	11.112317642033501	1939408
1939565	EDA	the use of the electrical simulator spice for behavioral simulation of artificial neural networks	1991	-3.8930714224295273	10.680897495944137	1939592
1939935	EDA	design of fully testable circuits by functional decomposition and implicit test pattern generation	1994	-4.386577917556559	11.013833538355293	1939962
1940202	EDA	sensing circuit for on-line detection of delay faults	1996	-5.276658550814674	11.25228077406207	1940229
1940391	EDA	on the relation between simulation-based and sat-based diagnosis	2006	-4.427070955112059	10.23375217484806	1940418
1940833	EDA	a redefinable symbolic simulation technique to testability design rules checking	1994	-4.5135557443449885	10.583660068027015	1940860
1941238	EDA	a two-level process for diagnosing crosstalk in photonic dilated benes networks	1997	-5.184823345812733	10.652559622957163	1941265
1941596	EDA	testing for timing faults in synchronous sequential integrated circuits	1983	-3.8380394892142218	10.257082652760294	1941623
1941615	EDA	cris: a test cultivation program for sequential vlsi circuits	1992	-5.084256816750871	10.870030242379382	1941642
1941625	EDA	table lookup techniques for fast and flexible digital logic simulation	1980	-3.9465929243083	10.108563476772556	1941652
1941631	NLP	fault diagnosis based on parameters of output responses	2000	-5.0028634646376045	10.305135591273936	1941658
1941656	EDA	increasing the efficiency of simulation-based functional verification through unsupervised support vector analysis	2010	-4.4113132001633515	10.828783265657856	1941683
1941790	Logic	efficient automatic ste refinement using responsibility	2008	-5.141112974861204	10.036465226808762	1941817
1941819	EDA	dynamically resizable binary decision diagrams	2010	-4.174925425185797	10.198117886260858	1941846
1942119	EDA	a new state assignment method targeting fpga implementations	2000	-4.769713862027858	10.804721188055902	1942146
1942417	EDA	hdls modeling technique for burst-mode and extended burst-mode asynchronous circuits	2010	-3.543434055473857	11.176835106376704	1942444
1942624	EDA	an extensive logic simulation method of very large scale computer design	1986	-3.6833679349691715	11.275160245715202	1942651
1943245	AI	advanced ai search techniques in modern digital circuit synthesis	2003	-3.9517963857260474	10.909067368148792	1943272
1943534	Robotics	adaptive plausible clocks	2004	-5.059100528814569	10.90417486743294	1943561
1944256	EDA	an approach to high-level synthesis using constraint logic programming	1998	-4.249476633781944	10.209602374763488	1944283
1945466	EDA	logic design error diagnosis and correction	1994	-5.073741857514727	10.36868981962884	1945493
1946125	SE	application of a logic fault analyzer to the manufacture and maintenance of the control data 7600 computer	1971	-3.8082960635152583	11.238150412666984	1946152
1946687	EDA	a debugging method for gate level circuit designs by introducing programmability	2013	-4.9059902524361085	11.017902895168731	1946714
1946762	EDA	a faithful binary circuit model with adversarial noise	2018	-5.200085216380036	10.331130041734276	1946789
1946956	Theory	evolvable components—from theory to hardware implementations	2005	-4.443917013285157	9.721659385549993	1946983
1947067	EDA	methods of assignment of nodes to pins for multiplexed testers	1982	-3.8842969463376633	10.565787089491591	1947094
1947476	EDA	cacbdd: a bdd package with dynamic cache management	2013	-5.0468825977983816	10.42708388413745	1947503
1948245	EDA	the sizing rules method for analog integrated circuit design	2001	-4.459863631671777	10.843574675677118	1948272
1948888	EDA	test generation for highly sequential scan-testable circuits through logic transformation	1981	-4.008811001216175	10.130934774644944	1948915
1949722	EDA	improving the evolvability of digital multipliers using embedded cartesian genetic programming and product reduction	2005	-5.188733501195276	9.717711404535457	1949749
1950302	EDA	equivalence checking between slm and tlm using coverage directed simulation	2013	-4.6513189653602405	10.661449395136877	1950329
1950367	Graphics	silicon graphics iris system	1984	-3.4601382034436674	9.934300808966627	1950394
1951382	EDA	testability expertise and test planning from high-level specifications	1989	-3.7902378329207873	11.160494881044505	1951409
1951522	EDA	probabilistic bug localization via statistical inference based on partially observed data	2014	-5.190623249886244	10.703500179043939	1951549
1951681	EDA	hazards in asynchronous sequential circuits	1969	-5.290131006061769	10.142292608127596	1951708
1951937	EDA	metric-based transformations for self testable vlsi designs with high test concurrency	1995	-3.9552700625657313	10.836020336431396	1951964
1951938	Visualization	feature based similarity search with application to speedpath analysis	2009	-4.923158554940959	10.761858628858045	1951965
1952072	HPC	design verification of large scientific computers	1977	-4.345260875734389	10.92791866166987	1952099
1952397	EDA	reconfigurable analog vlsi circuits for robot path planning	2011	-4.004932101839715	10.595861106136589	1952424
1953193	EDA	interactive symbolic design for vlsi modules	1982	-3.394079504046581	10.985880271348364	1953220
1953932	EDA	design methods for polymorphic combinational logic circuits based on the bi_decomposition approach	2011	-5.243035795832356	9.80722310648934	1953959
1954313	Logic	generating high-quality tests for boolean circuits by treating tests as proof encoding	2010	-5.091107048137767	9.666149069201886	1954340
1956201	EDA	a system for incremental synthesis to gate-level and reoptimization following rtl design changes	1994	-5.227300088361339	10.553174560384742	1956228
1957187	EDA	timing measurements on cmos vlsi devices designed to drive ttl loads	1986	-4.140630318260799	11.110309798120703	1957214
1958357	EDA	a novel discrete hopfield neural network approach for hardware-software partitioning of rtos in the soc	2006	-3.8844749143286466	9.649928799177482	1958384
1958942	EDA	automatic generation of synchronous test patterns for asynchronous circuits	1997	-4.531686620331571	10.730512552279755	1958969
1959249	EDA	analog and mixed-signal verification using satisfiability solver on discretized models	2017	-4.6552355569295845	10.729646284041086	1959276
1960688	EDA	a new versatile testing interface for failure analysis in integrated circuits	2001	-4.158207446040853	11.157675888172443	1960715
1960806	ECom	a decoder scheme using magnetic-core matrices for systematic codes	1962	-4.052467227579838	9.508882656591918	1960833
1961651	Embedded	hga: a hardware-based genetic algorithm	1995	-3.7324130036926855	9.595273930676882	1961678
1962019	EDA	implementation of neural networks as cmos integrated circuits	1988	-3.729028968013004	10.13914314526828	1962046
1962369	EDA	concurrent automatic test pattern generation algorithm for combinational circuits	1995	-5.140600391632717	10.13517466938453	1962396
1962380	EDA	synthesis of self-testable controllers	1994	-5.115825711305312	10.985227441175711	1962407
1962843	AI	system fault diagnosis based on a fuzzy qualitative approach	1996	-4.765775135684449	10.045879850612122	1962870
1963265	AI	using software agents to generate vlsi	1997	-3.3837941442746025	11.208499732539316	1963292
1964126	Arch	rom fault diagnosis for o(n2) test algorithms	2017	-4.782384191677822	11.102931384475564	1964153
1965839	EDA	automated multi-device placement, i/o voltage supply assignment, and pin assignment in circuit board design	2013	-4.573100533906279	11.07732630002299	1965866
1966092	EDA	exploring memristive nano-scale memory and logic architectures	2016	-4.009774130001282	10.537601513210989	1966119
1966345	Arch	automatic code generation on a move processor using cartesian genetic programming	2010	-3.6014394307595228	10.020176964330435	1966372
1967320	EDA	interconnect length estimation in vlsi designs: a retrospective	2014	-4.3575555474287615	10.865993653187623	1967347
1967546	Robotics	application of set membership identification for fault detection of mems	2006	-5.097276048954336	10.993985204448409	1967573
1967966	EDA	range determinationof design parameters by qualitative reasoning and its application to electronic circuits	1992	-4.019630570523484	10.008032501192911	1967993
1968091	EDA	efficient and robust test generation-based timing analysis	1994	-5.218415362411519	10.423179431872713	1968118
1968213	ML	a hardware-trojan classification method using machine learning at gate-level netlists based on trojan features	2017	-4.4990910866153015	10.862435951144038	1968240
1968262	EDA	a succinct memory model for automated design debugging	2008	-4.4676785443416405	10.26162179849047	1968289
1968494	NLP	efficient test generation for register transfer level descriptions	1987	-4.602235211831355	10.81285262658375	1968521
1968575	Robotics	fault-tolerant configuration of distributed discrete controllers	2003	-3.8949655009447204	10.725764200055163	1968602
1969029	EDA	afta: a formal delay model for functional timing analysis	1998	-3.5006215264626297	10.92979754536258	1969056
1969298	EDA	incorporating faults and fault-tolerance into real-time networks : a graph-transformational approach	2005	-5.049049921814693	9.719786017441997	1969325
1969460	Arch	self-aware hardware acceleration of financial applications on a heterogeneous cluster	2016	-3.5724879200844946	9.651283615981528	1969487
1969669	Logic	formal verification of synthesized mixed signal designs using *bmds	2000	-4.6671054218767365	10.187648976089992	1969696
1970049	EDA	test generation for vlsi circuits from testability profile distribution	2001	-4.645381473727267	10.628145088567038	1970076
1970881	EDA	fitness inheritance in evolutionary and multi-objective high-level synthesis	2007	-5.056572772273098	9.712044662741693	1970908
1974688	Robotics	hazard detection in a gals wrapper: a case study	2005	-4.625280612115459	10.676405584283053	1974715
1974826	EDA	formal verification of bond graph modelled analogue circuits	2011	-4.0177077735929325	10.486101855722008	1974853
1975996	EDA	a new approach of stuck-at fault simulation for synchronous digital systems	1987	-4.865896471304088	10.835600905705364	1976023
1976720	SE	on the automatic generation of test programs for path-delay faults in microprocessor cores	2007	-4.29997713262972	10.990772339282193	1976747
1977355	EDA	chippe: a system for constraint driven behavioral synthesis	1990	-3.6398704373005764	10.495024837196217	1977382
1978930	EDA	minimizing leakage: what if every gate could have its individual threshold voltage?	2007	-5.239767065149451	10.017452674331997	1978957
1978993	EDA	automatic generation of timing specifications for cmos transistor subnetworks	1990	-4.811705238520823	11.080816541626566	1979020
1979032	EDA	functional partitioning and simulation of digital circuits	1970	-5.1779854310772775	10.774335518487241	1979059
1979202	EDA	control path oriented verification of sequential generic circuits with control and data path	1994	-4.74375140723109	10.191176981586096	1979229
1979376	EDA	optimal design of a vlsi processor with spatially and temporally parallel structure	1996	-3.4802170786416915	9.96910272118762	1979403
1979784	EDA	an interactive graphics system for the design of integrated circuits	1978	-4.4847733127979925	11.195091196568036	1979811
1980956	EDA	built-in self-test circuit optimization for embedded cores	2010	-4.335251968037212	10.782864129981244	1980983
1980998	HPC	floating-point multiplier with concurrent error detection capability by partial duplication	2017	-3.611804425711279	10.614347633443293	1981025
1981149	EDA	an efficient design-for-verification technique for hdls	2001	-4.706729235238455	11.202378187977995	1981176
1981555	NLP	toward automated rational reconstruction: a case study	1989	-4.874840203075611	9.657840386328868	1981582
1981621	EDA	aquila: an equivalence checking system for large sequential designs	2000	-5.052359788339324	9.970331084955482	1981648
1981833	HPC	hardware for soft computing and soft computing for hardware	2014	-4.271312476761122	9.568256714111863	1981860
1983749	EDA	adaptive combinational logic circuits based on intrinsic evolvable hardware	2009	-4.4668974505038905	9.498951374392917	1983776
1984005	EDA	a dynamic-bayesian-network-based fault diagnosis methodology considering transient and intermittent faults	2017	-4.694978440211439	10.414575264921712	1984032
1987777	Arch	the effect of hardware needed for redundant interconnection lines and exchangingswitches on the yield of vlsi chips with redundan	1997	-3.605884293057605	10.498379689726587	1987804
1988012	EDA	data path testability analysis based on bdds	1995	-4.335593252591632	10.845634046392231	1988039
1988990	EDA	automatic discovery of rtl benchmark circuits with predefined testability properties	2005	-5.181921167705028	9.966999680471307	1989017
1989907	EDA	genetic algorithms for the optimization of integrated circuits synthesis	1993	-3.754399623587388	10.132344103428842	1989934
1990598	EDA	syndrome simulation and syndrome test for unscanned interconnects	1996	-5.173301359574245	10.56607452307744	1990625
1991084	EDA	chain-based pseudorandom tests for pre-silicon verification of cmp memory systems	2016	-3.766026789502351	10.99361805815401	1991111
1992036	SE	functional memory faults: a formal notation and a taxonomy	2000	-4.719973307406512	10.829938320790978	1992063
1992218	EDA	towards automated evolutionary design of combinational circuits	2000	-5.162617586753677	9.65470460427047	1992245
1994763	EDA	cmos self checking circuits with faulty sequential functional block	1994	-3.9768728184118016	10.261694154231817	1994790
1995829	EDA	applications of clone circuits to issues in physical-design	1999	-5.110825027393114	10.14964690319608	1995856
1995955	EDA	evolutionary design of transistor level digital circuits using discrete simulation	2015	-5.161647755838538	9.966357862003235	1995982
1996977	EDA	design verification of a super-scalar risc processor	1995	-3.712809361491728	11.272814461546092	1997004
1997056	Robotics	a methodology of automation cost assessment under given defective products probability	2018	-4.496686689972903	9.525665839636485	1997083
1997350	EDA	simultaneous reduction of test data volume and testing power for scan-based test	2004	-4.436128062941102	10.339784538610665	1997377
1997727	EDA	virtual reconfigurable circuits for real-world applications of evolvable hardware	2003	-4.033764480711978	10.171060052673651	1997754
1997775	EDA	logic design and synthesis with ieee logic symbols in the demet system	1992	-3.5758147261294906	9.967529018937878	1997802
1998029	Theory	signal-flow graphs and linear feedback shift registers (corresp.)	1967	-4.909214968717626	9.570988126707237	1998056
1998468	AI	"""compact modelling in circuit simulation: the general purpose analyser """"optima 3"""""""	1994	-3.815052860038512	10.5192114428471	1998495
1998657	EDA	a switch level fault simulation environment	2000	-4.2630182599654285	11.023515679687298	1998684
1999091	Arch	engineering design of macromodules	1967	-4.119676984884199	10.1217483021575	1999118
1999308	EDA	automatic design with dependence graphs	1980	-3.7236729626255696	10.943174178779886	1999335
1999500	EDA	evaluating fault emulation on fpga	2004	-4.236721792996011	11.271643574787712	1999527
2002073	EDA	evaluation of toggle coverage for mvl circuits specified in the systemverilog hdl	2007	-3.9749707762958635	10.807793033389485	2002100
2002312	EDA	online evolution of image filters based on dynamic partial reconfiguration of fpga	2015	-4.047133689610549	10.08947812698774	2002339
2004789	EDA	complementary 5t-4mtj nonvolatile tcam cell circuit with phase-selective parallel writing scheme	2014	-3.780324059418748	10.762338561786107	2004816
2005284	EDA	dna and quantum based algorithms for vlsi circuits testing	2004	-4.936790813579172	9.5831252562835	2005311
2005778	EDA	improved force-directed scheduling in high-throughput digital signal processing	1995	-3.4244758682992114	10.741985279463515	2005805
2006226	EDA	a novel hardware implementation of the compact genetic algorithm	2010	-3.5575206609522216	9.625562242108275	2006253
2006233	EDA	algorithmic aspects for multiple-choice hardware/software partitioning	2012	-3.5222275066518183	9.482023461639573	2006260
2006497	EDA	a developmental method for growing graphs and circuits	2003	-5.011878021954982	9.539578416882382	2006524
2006939	HCI	r4x/d4x-formatters for flexible test system architecture	2002	-3.5031113897492885	10.353403792054793	2006966
2007934	EDA	algorithmic macro design system for shift registers.	1977	-3.775120412446789	9.793260297757516	2007961
2008024	EDA	low cost test system speeds design verification for custom vlsi	1985	-3.6040183744467127	11.009360247405539	2008051
2008880	EDA	sat-based complete logic implication with application to logic optimization	2014	-5.272977482390557	10.02235035813088	2008907
2009116	Security	development trends in methods for efficiency evaluation of es-based computer systems	1992	-3.615311496532093	10.1437890397395	2009143
2010240	EDA	ladies: an automatic layout system for analog lsi's	1989	-4.487213913926113	10.575450057835523	2010267
2010782	EDA	guest editorial special section on design verification and validation	2008	-4.4648040969866525	10.738417019617907	2010809
2011525	EDA	meta-model assisted optimization for design space exploration of multi-processor systems-on-chip	2009	-4.671492407973896	9.747301879192998	2011552
2012259	EDA	on the relation between sat and bdds for equivalence checking	2002	-4.8794139019342095	9.64522390668227	2012286
2012976	EDA	virtual prototyping of pressure driven microfluidic systems with systemc-ams extensions	2015	-3.635062501359517	10.783660367778753	2013003
2013071	EDA	test generation for crosstalk-induced delay faults in vlsi circuits using modified fan algorithm	2012	-4.964100913048151	10.965507365565722	2013098
2014319	EDA	reverse-engineering nonlinear analog circuits with evolutionary computation	2014	-5.159943297955237	9.990872188867344	2014346
2015632	EDA	analogue circuit optimization in a graphical environment	1989	-4.049379322776107	10.482142701311384	2015659
2015936	EDA	a formal method for the specification, analysis, and design of register-transfer level digital logic	1981	-3.6569530331434916	10.81561103441543	2015963
2016022	EDA	maximal input reduction of sequential netlists via synergistic reparameterization and localization strategies	2005	-5.13568912844575	9.9433705431054	2016049
2016643	EDA	hierarchical critical area extraction with the eye tool	1995	-4.549145182787302	10.511544939436146	2016670
2016664	SE	designing an effective constraint solver in coverage directed test generation	2009	-3.878839511192917	10.551018211156356	2016691
2017608	EDA	backdrive stress-testing of cmos gate array circuits	1985	-3.845324096908226	10.626766784616473	2017635
2018038	EDA	principles in the evolutionary design of digital circuits—part i	2000	-4.894096160916007	9.520625031924874	2018065
2018782	EDA	compact structural test generation for analog macros	1997	-5.284628583749	10.594989624550044	2018809
2018900	EDA	an automatic functional coverage for digital systems through a binary particle swarm optimization algorithm with a reinitialization mechanism	2017	-5.029383347708193	9.872956884387296	2018927
2018989	EDA	special issue on evolvable hardware	2004	-4.271825829809614	9.953242638552938	2019016
2019571	HPC	a study on substrate noise coupling among tsvs in 3d chip stack	2018	-4.373605250327158	11.061853207793376	2019598
2019577	EDA	parallel fault backtracing for calculation of fault coverage	2008	-5.093994491907532	10.418801971054117	2019604
2019948	Embedded	electrical characterization of megabit drams, part 2: internal testing	1991	-3.888451680901325	10.906345683182778	2019975
2020269	EDA	single-event-upset trends in advanced cmos technologies	2006	-4.005327112739935	10.651030179953974	2020296
2020308	EDA	incremental circuit simulation using waveform relaxation	1992	-4.270050484006313	10.410880601518006	2020335
2020367	EDA	a three-valued system of logic and its application to base three digital circuits	1959	-4.190618973307164	9.997508073706637	2020394
2020702	EDA	a prolog-based connectivity verification tool	1988	-3.5868325976265565	11.265029027161267	2020729
2020784	EDA	"""review of """"asynchronous sequential switching circuits"""" by s. h. unger"""	1973	-4.222138881349065	9.463606303454274	2020811
2021054	EDA	scan-based structure with reduced static and dynamic power consumption	2006	-4.032698613073172	10.206906027243301	2021081
2021779	EDA	an optimized atpg	1980	-5.20662056784312	11.070237461198882	2021806
2021785	Arch	modelling of power distribution network and decoupling network design for high speed vlsi design	2010	-4.239622509136291	10.66423581768733	2021812
2022090	EDA	bottom up synthesis based on fuzzy schedules	1991	-5.153553012915982	9.918283778345033	2022117
2022576	DB	understanding the influence of reset current due to the active region of phase change memory	2017	-4.108056333924811	10.760746421883534	2022603
2023425	EDA	comparator circuits automation by combination of distributed genetic algorithm and hspice optimization	2015	-5.283537871370672	9.942044720626331	2023452
2023516	EDA	b73-12 fault detection in digital circuits	1973	-4.449981679892812	11.023237811634123	2023543
2023968	EDA	engineering a scalable boolean matching based on eda saas 2.0	2010	-5.239661149499443	10.846113301903255	2023995
2023979	EDA	a fast nonenumerative automatic test pattern generator for pathdelay faults	1999	-5.293803537366598	10.487016660911069	2024006
2024999	EDA	enhancement of incremental design for fpgas using circuit similarity	2011	-5.159964339242453	10.606498075500614	2025026
2025190	EDA	speeding up hardware verification by automated data path scaling	2002	-5.235718247227727	10.055526079770935	2025217
2026305	EDA	quick scan chain diagnosis using signal profiling	2005	-5.123630656850172	11.193458926848914	2026332
2026876	EDA	signal to symbol converters: overview, opportunities and challenges	2013	-3.400561342703198	10.0902360961994	2026903
2027036	Robotics	synthesizing synchronous digital vlsi controllers using petri nets	1987	-3.653883201165701	10.137386047202595	2027063
2027270	Logic	factpla : functional analysis and the complexity of testing programmable logic array	1988	-3.9067440631462236	9.886391210785252	2027297
2027510	Vision	automatic detection of spatial signature on wafermaps in a high volume production	1999	-4.715437353762766	11.075785717769623	2027537
2027750	SE	model checking of embedded assembly program based on simulation	2017	-3.804857183185811	10.53342422586216	2027777
2028350	EDA	panda: a reconfigurable architecture that adapts to physical substrate variations	2013	-4.335845917900091	10.885708648560193	2028377
2029207	Logic	conventional verification for unconventional computing: a genetic xor gate example	2014	-4.291756203111529	10.987310029635733	2029234
2030240	EDA	intrinsic evolvable hardware in digital filter design	2004	-4.485056660172392	9.774208338690507	2030267
2030280	Robotics	novel stacked packaging structure using silica-based plc with integrated micro-mirrors and its application to 8ch pd array module	2005	-3.52599488719931	10.074984325249837	2030307
2031013	EDA	how faults can be simulated in self-testable vlsi digital circuits	1998	-4.990511864718503	11.11133389770641	2031040
2031128	EDA	basic vlsi design - systems and circuits (2. ed.)	1988	-3.4493101930585923	9.905297807124343	2031155
2031324	SE	adaptive random testing through dynamic partitioning	2004	-4.152513688584191	9.991411747435802	2031351
2031576	Embedded	optimal structure of multi-state systems with multi-fault coverage	2013	-4.395448127620878	9.976964374779387	2031603
2031684	EDA	high reliability power vdmos transistors in bipolar/cmos/dmos technology	2001	-3.7202740129947434	10.408996122865984	2031711
2031855	SE	salvaging test windows in bist diagnostic	1997	-4.989262882381652	10.527479820661581	2031882
2032164	EDA	fpga circuit optimization using block integration based on multiple output capability	1999	-3.7206558039644646	10.389630644722237	2032191
2034476	EDA	"""correction to """"optimal state assignment for finite state machines"""""""	1986	-4.461951008776998	9.680627327195674	2034503
2034520	EDA	asynchronous circuit designs on an fpga for targeting a power/energy efficient soc	2014	-3.3770034847198027	10.788404467912883	2034547
2036266	EDA	simulation vector generation from hdl descriptions for observability-enhanced statement coverage	1999	-3.9731825192636654	10.426840939627237	2036293
2037063	AI	efficient logic synthesis for fpgas with functional decomposition based on information relationship measure	1998	-4.685043010948901	9.53351554821524	2037090
2037561	EDA	robust methods for emc-driven routing	1994	-4.201866898966804	10.92254750749691	2037588
2038773	EDA	a study in coverage-driven test generation	1999	-3.896114056635045	11.07315212703148	2038800
2038957	EDA	tsg: a test system generator for debugging and regression test of high-level behavioral synthesis tools	1989	-3.492415835255469	10.880086749151161	2038984
2039558	EDA	a low capture power test generation method based on capture safe test vector manipulation	2017	-4.2883516191360815	10.4487852477704	2039585
2041850	HCI	the importance of reuse and development in evolvable hardware	2003	-4.126227459391257	10.242802705081154	2041877
2042397	EDA	towards a formal model of vlsi systems compativle with vhdl	1991	-3.372954559811441	10.609314240645324	2042424
2043019	Robotics	step by step from specification to realization of an electrochemical microsystem	1996	-3.8066703305955385	10.71954755976883	2043046
2043449	EDA	a simple approximation algorithm for two problems in circuit design	1998	-3.881240710800901	10.028412751351784	2043476
2043554	HCI	a novel formalism for partially defined asynchronous feedback digital circuits	2013	-3.6309466512624495	10.620951363479644	2043581
2044583	Arch	an alternative to branch prediction: pre-computed branches	2003	-4.741896995551636	10.86723564279512	2044610
2046080	EDA	a transaction-oriented uvm-based library for verification of analog behavior	2014	-3.607440033376515	11.235408822380498	2046107
2048502	EDA	hierarchical graph reduction approach to symbolic circuit analysis with data sharing and cancellation-free properties	2012	-5.265491299241638	10.098320350797682	2048529
2048704	EDA	compaction of test response at self-testing in the programmable logic matrices	2013	-4.991449081405115	11.06184744733401	2048731
2049434	EDA	an approximate timing analysis method for datapath circuits	1996	-5.187694584615262	10.668907158088047	2049461
2049447	EDA	a technique for transparent fault injection and simulation in vhdl	2001	-4.202490149250978	11.068471798375747	2049474
2049469	EDA	sat-controlled redundancy addition and removal — a novel circuit restructuring technique	2009	-4.5635332789336225	9.467314373826103	2049496
2050781	EDA	a dynamic power estimation method for system on chip designs	2015	-3.6159085836506266	10.961057899877897	2050808
2050984	EDA	cost-aware synthesis of asynchronous circuits based on partial acknowledgement	2006	-4.506589366988422	11.189007201973492	2051011
2051622	Embedded	an embryonic approach to reliable digital instrumentation based on evolvable hardware	2003	-4.131346977374812	10.103804676627703	2051649
2051903	Graphics	ladder-diagram design for programmable controllers	1989	-5.031675903298397	10.888951537542603	2051930
2052470	EDA	application of a survey sampling critical area computation tool in a manufacturing environment	1996	-3.488853558987475	10.594984074854537	2052497
2052742	EDA	a hardware implementation of constraint satisfaction problem based on new reconfigurable lsi architecture	1998	-3.8949614122286977	9.851862071508	2052769
2052908	EDA	critical path tracing: an alternative to fault simulation	1983	-5.277509795554522	10.66775785964157	2052935
2053259	HPC	new diagnosis and test methods with high compaction rates	2006	-4.0791291316389575	10.190117144997943	2053286
2053392	EDA	rtl test justification and propagation analysis for modular designs	1998	-4.067429298192251	10.72777373063799	2053419
2053488	Visualization	note on hazard elimination	1973	-5.122418660985037	9.886147185802525	2053515
2054353	EDA	multiple clock domain synchronization in a qbf-based verification environment	2014	-4.37765094733608	10.959888760159593	2054380
2054696	EDA	parallel pattern fault simulation based on stem faults in combinational circuits	1990	-5.229361558018844	10.60348666024914	2054723
2055122	Logic	signal transition graph constraints for speed-independent ciruit synthesis	1993	-3.811361779651242	9.886589627239267	2055149
2055449	EDA	reality-driven physical synthesis	2012	-4.445142497014412	11.2654343531912	2055476
2056185	EDA	attacking complexity in logic synthesis of asynchronous circuits	2012	-5.0518393393463	10.976527362359526	2056212
2056952	NLP	test generation using event sequence graphs	2006	-3.8581605647885184	9.940017804772458	2056979
2057958	EDA	applications of floating-gate based programmable mixed-signal reconfigurable systems	2016	-3.8457540022302457	11.216732510519693	2057985
2058408	EDA	fsm model abstraction for analog/mixed-signal circuits by learning from i/o trajectories	2011	-4.255180062493192	10.01577130935052	2058435
2058549	EDA	exploiting symbolic techniques for partial scan flip flop selection	1998	-5.1717358005483085	10.684809606364244	2058576
2059173	EDA	behavioral synthesis for testability	1992	-4.882173069832475	10.644385496275117	2059200
2061435	EDA	tiguan: thread-parallel integrated test pattern generator utilizing satisfiability analysis	2009	-4.812934907339637	9.940104081419019	2061462
2061510	EDA	advances in transistor timing, simulation, and optimization (tutorial abstract)	1999	-3.7097320574943566	10.138686296589263	2061537
2062394	EDA	module synthesis for finite state machines	1991	-4.76151646882428	10.638647317794364	2062421
2063626	EDA	using evolutionary algorithms for certifying behavioral models	2008	-4.629754546951112	10.079075639912617	2063653
2063974	AI	programmable nanophotonics for quantum information processing and artificial intelligence	2017	-3.9144164116842717	10.118731397641763	2064001
2064946	EDA	vision: vhdl induced schematic imaging on net-lists	1987	-4.132879711505281	10.884792775910876	2064973
2065309	EDA	proving the correctness of digital hardware designs	1983	-3.4090979639006207	10.594850420114467	2065336
2065661	EDA	verifying real-time properties of mos-transistor circuits	1995	-4.508763327927026	10.294646784137413	2065688
2066640	EDA	a layout checking system for large scale integrated circuits	1977	-5.118251755858107	11.243119215033856	2066667
2067591	EDA	what's between simulation and formal verification? (extended abstract)	1998	-4.0058194946758	10.482281634037909	2067618
2067594	DB	pseudo-exhaustive testing strategy for large combinational circuits	1986	-4.586199909679969	10.28586211721088	2067621
2067929	EDA	automatic identification of assertions and invariants with small numbers of test vectors	2015	-4.880975385805933	10.227468813646574	2067956
2068004	EDA	effect of negative control lines on the exact synthesis of reversible circuits	2013	-4.316465791209178	9.749360355520867	2068031
2068026	Robotics	justin lee: morphogenetic evolvable hardware	2010	-3.8243695556304695	10.08568332391994	2068053
2068403	SE	generation of test patterns for differential diagnosis of digital circuits	1998	-5.1639021751095315	10.4624496451682	2068430
2069135	EDA	a global test point placement algorithm of combinational circuits	1992	-4.005106319516487	10.044745547330908	2069162
2069831	EDA	automatic synthesis of a dual-pla controller with a counter	1990	-4.456368445229394	10.649132105562579	2069858
2069842	SE	automated debugging of verilog designs	2012	-3.39325363470683	11.104449349482417	2069869
2071879	EDA	a logic system for fault test generation	1976	-5.284728779310036	10.326132477289935	2071906
2071971	EDA	integrated scheduling, allocation and binding in high level synthesis for performance-area tradeoff of digital media applications	2011	-4.768824679987566	9.55938528814867	2071998
2072078	EDA	complexity theory and design automation	1980	-4.250431576200919	10.62394232615247	2072105
2072188	Robotics	cheops: an integrated vlsi floor planning and chip assembly system implemented in object oriented lisp	1990	-4.004029424908087	10.585428824203316	2072215
2072318	Theory	algebraic optimisation of nand-nor switching circuits	1977	-4.229977273611474	9.375238714652758	2072345
2073284	EDA	quantum models for description of digital systems	2013	-5.2906748559808205	10.62169900286822	2073311
2073499	EDA	decision selection and learning for an 'all-solutions atpg engine'	2004	-5.131553168074783	9.88233417623656	2073526
2073647	EDA	evolution by means of genetic programming of analog circuits that perform digital functions	1999	-5.213782276419995	9.940794081923428	2073674
2073777	EDA	visualization of coding conflicts in asynchronous circuit design.	2002	-3.685549159501824	10.038593403060613	2073804
2074694	SE	a simple component connection approach for fault tree conversion to binary decision diagram	2006	-5.07897569949134	9.625915048021096	2074721
2074898	Robotics	synthesis for logical initializability of synchronous finite state machines	1997	-5.080457716979027	9.954276053901642	2074925
2075251	Vision	the transistor model of neuron and neuron net	1966	-3.7066908924776607	9.924657608014114	2075278
2075694	EDA	mobility overlap-removal-based leakage power and register-aware scheduling in high-level synthesis	2014	-3.4542482172096967	11.153117499778455	2075721
2075949	EDA	a framework of evolutionary graph generation system and its application to circuit synthesis	2003	-4.531332997917527	9.884001750090821	2075976
2076397	EDA	high-level synthesis optimization with genetic algorithms	1996	-4.034905765086496	9.512756033069014	2076424
2076465	EDA	champ: concurrent hierarchical and multilevel program for simulation of vlsi circuits	1988	-3.657200602826553	11.034165073027888	2076492
2078084	EDA	fault tolerance analysis and self-healing strategy of autonomous, evolvable hardware systems	2011	-4.011139184969525	10.608116695254882	2078111
2079148	EDA	h-scan+: a practical low-overhead rtl design-for-testability technique for industrial designs	1997	-5.192969699203159	11.245257253324931	2079175
2079355	EDA	a novel analog physical synthesis methodology integrating existent design expertise	2015	-4.090511297702163	10.803152652067725	2079382
2079484	Logic	formal reliability analysis using theorem proving	2010	-3.9341769419360544	11.150355723267095	2079511
2079907	EDA	extending remarks on the eustace-mukhopadhyay approach to design rule checking of integrated circuit layouts	1983	-4.036648138332032	10.504106219073266	2079934
2080650	EDA	case study of atpg-based bounded model checking: verifying usb2.0 ip core	2005	-3.5834417943842087	10.898859231540845	2080677
2081073	EDA	a framework for automatic design validation of rtl circuits using atpg and observability-enhanced tag coverage	2006	-4.56478830805	10.7396587006014	2081100
2081516	EDA	sequential fault modeling and test pattern generation for cmos iterative logic arrays	2000	-5.011251881499273	11.0011526408414	2081543
2082215	EDA	ibox — jitter based power supply noise sensor	2014	-4.092235176595765	11.082693194340077	2082242
2082463	Embedded	encoded dynamics for fault tolerance in linear finite-state machines	2002	-4.100189077548942	10.427485554544552	2082490
2082563	EDA	intrinsic evolution of analog circuits on a programmable analog multiplexer array	2004	-4.429913677294856	9.819600541839314	2082590
2082794	SE	experimental results from iddf testing	1996	-5.213955536819936	11.146648897234506	2082821
2083391	EDA	configurable cells: towards dynamic architectures	1983	-3.626647603738202	11.182240945224487	2083418
2083426	EDA	a hierarchical reliability simulation methodology for ams integrated circuits and systems	2012	-3.9014914444123914	10.65350351661516	2083453
2083610	EDA	synthesis of analog circuits using a blackboard approach	1990	-3.444328852949339	10.622610580797632	2083637
2084236	EDA	generalized sat-sweeping for post-mapping optimization	2012	-5.144998115607822	9.510478074851417	2084263
2084817	EDA	datapath scheduling for behavioral description with conditional branches (special section on vlsi design and cad algorithms)	1994	-3.6787186005851855	10.94897786452817	2084844
2084863	Vision	error correction in batch-fabricated memories	1969	-4.168735351943214	10.767925257510877	2084890
2085398	Robotics	achieving higher yield through diagnosis?	2005	-3.837392996259149	11.219315776219164	2085425
2085684	SE	march ic-: an improved version of march c- for adofs detection	2004	-5.009642259395124	11.116466113987697	2085711
2086623	EDA	hierarchical automatic behavioral model generation of nonlinear analog circuits based on nonlinear symbolic techniques	2004	-4.434361356444926	10.467935219682104	2086650
2087471	EDA	multi-clock soc design using protocol conversion	2009	-3.37848499907462	10.966243050077825	2087498
2088205	EDA	hazard correction in asynchronous sequential circuits using inertial delay elements	1973	-4.48847638011546	10.201526103369474	2088232
2089904	EDA	robust buffered clock tree synthesis by sensitivity based link insertion	2013	-4.43510248496043	10.811241278898144	2089931
2089926	EDA	boolean reasoning for digital circuits in presence of unknown values: application to test automation	2014	-4.249568902428724	10.431673096457454	2089953
2090198	EDA	electronic circuit comprising a secret sub-module	2004	-5.253288528977676	11.192072955254732	2090225
2090268	HPC	region-based way-partitioning on l1 data cache for low power	2013	-3.6457318013816273	10.977080350319364	2090295
2090464	EDA	a novel formal approach to generate high-level test vectors without ilp and sat solvers	2007	-5.06699222045445	10.234596112789104	2090491
2090963	Arch	superscalar processor validation at the microarchitecture level	1999	-4.3910995182509485	10.787991817859067	2090990
2091106	Robotics	emergent computing with marching pixels for real-time smart camera applications	2011	-4.023559839161303	9.53087418928762	2091133
2091438	EDA	a test pattern compaction method using sat-based fault grouping	2016	-4.378848027448651	9.959448561141116	2091465
2091857	EDA	identification and modelling of nonlinear dynamic behaviour in analogue circuits	2004	-4.305186051091682	10.384504311851602	2091884
2091964	EDA	trap: test generation driven classification of analog/rf ics using adaptive probabilistic clustering algorithm	2016	-5.206335391427458	11.243365918045855	2091991
2092091	Logic	reliability enhancement of analog-to-digital converters (adcs)	2001	-3.852612082902601	10.805393219739894	2092118
2092519	EDA	reusing learned information in sat-based atpg	2007	-4.964269280242371	9.886684634658355	2092546
2093138	EDA	characterization and parameterized random generation of digital circuits	1996	-4.777131586646177	10.143798745711608	2093165
2093299	EDA	top down design and testability of vlsi circuits	1982	-4.362782914262949	10.949860984973789	2093326
2094045	EDA	verifying deep logic hierarchies with alex	1980	-3.4925108695430764	10.729332414987327	2094072
2094156	EDA	prims: an interactive system for the design of hybrid circuit layout	1976	-4.7321892161151995	11.022460750765038	2094183
2094539	EDA	design for test calculus: an algorithm for dft rules checking	1983	-5.274203316954722	10.295786079935594	2094566
2094621	Logic	connecting pre-silicon and post-silicon verification	2009	-3.9966674538344997	11.187770689665443	2094648
2094825	Graphics	lambda, an integrated master-slice lsi cad system	1983	-4.384749399095157	11.073859680016108	2094852
2095157	Theory	a new residue number system with 5-moduli set: {22q, 2q±3, 2q±1}	2015	-3.532555335052662	9.704642175456248	2095184
2095237	Embedded	hardware implementation of the elitist compact genetic algorithm using cellular automata pseudo-random number generator	2013	-4.168513562056009	9.529416982963314	2095264
2096873	EDA	test generation and testability alternatives exploration of critical algorithms for embedded applications	2002	-4.509303131004804	10.973776165421288	2096900
2096907	EDA	yield analysis modeling	1985	-5.017488476614041	10.882672890618444	2096934
2096919	Robotics	multiple fault diagnosis using mathematical models	2013	-4.670490910072892	10.10415980710725	2096946
2096982	EDA	generating tests for physical failures in mos logic circuits	1983	-4.315524118231732	10.471682636495961	2097009
2097552	EDA	distributed control synthesis for data-dependent iterative algorithms	1994	-3.8019342563470637	10.479514154475694	2097579
2098470	ECom	towards approximate computing with quantum-dot cellular automata	2017	-3.5424560967862515	10.273296066598547	2098497
2099220	EDA	efficient path delay fault test generation algorithms for weighted random robust testing	1996	-4.559455846699647	10.200573047949034	2099247
2099822	EDA	high-level synthesis techniques for functional test pattern execution	1998	-4.533113601688571	10.659889463602957	2099849
2099912	Theory	multiplier theorems	1981	-3.8973130443643065	9.543827762948283	2099939
2099940	Logic	quantum-dot cellular automata: computation with real-world molecules	2015	-3.8132447804216913	9.914851734219404	2099967
2099957	EDA	self-timed approach for reducing on-chip switching noise	2003	-4.3631519023345104	10.947993655957044	2099984
2100009	Theory	test of single fault tolerant controllers in vlsi circuits	1993	-3.484916273138265	10.156599865434275	2100036
2101205	EDA	a coloring approach to the structural diagnosis of interconnects	1996	-5.248019088179314	10.430550160666302	2101232
2102396	NLP	exploiting competing subpopulations for automatic generation of test sequences for digital cicuits	1996	-4.076786868636747	9.587279076223307	2102423
2103623	SE	on multiple fault coverage and aliasing probability measures	1988	-4.796495586612493	10.268758676240274	2103650
2103645	EDA	constraint-based placement and routing for fpgas using self-organizing maps	2008	-4.116786707827476	9.909763284142818	2103672
2103817	EDA	an approach for effective design space exploration	2010	-3.914431705685797	10.499226954754695	2103844
2103972	Embedded	failure analysis of open faults by using detecting/un-detecting information on tests	2004	-5.277238546428215	11.279680578811856	2103999
2104758	SE	enhanced testing performance via unbiased test sets	1995	-5.197188653762943	10.773228602954195	2104785
2106039	Embedded	application mapping onto mesh structured network-on-chip using particle swarm optimization	2011	-3.9013112007700683	9.90436246159508	2106066
2106850	SE	a practical comparator of cost functions and its applications	2015	-4.658417744447501	9.662458929727473	2106877
2107147	EDA	synthesis and optimization for logic-in-memory computing using memristive devices	2018	-4.0315689277529545	10.527891228352113	2107174
2107698	EDA	functional test generation for pipelined computer implementations	1991	-3.3817602271853504	11.268268967943936	2107725
2108739	EDA	analog ic design automation. i. automated circuit generation: new concepts and methods	1995	-4.44127542737553	10.617315279755523	2108766
2108936	EDA	run-time reconfiguration: a method for enhancing the functional density of sram-based fpgas	1996	-4.429299142016177	9.937256667218957	2108963
2110049	EDA	impact of behavioral learning on the compilation of sequential circuit tests	1993	-3.830510214659274	10.785795368933877	2110076
2110294	EDA	focus: a dynamic regression suite generation platform for processor functional verification.	2005	-4.0660900652990515	11.07931233307809	2110321
2111346	EDA	multi-objective optimization and multi-criteria decision aid applied to the design of 3d-stacked integrated circuits	2016	-3.5172654923691504	10.3517606671763	2111373
2112182	EDA	future challenges of deep sub-micron processer design	1996	-3.7802700796972046	10.338443040616854	2112209
2112825	EDA	5-gb/s linear re-driver in 180 nm cmos technology	2018	-4.1251101674401385	10.569329529224419	2112852
2113345	EDA	a register-transfer-level fault simulator for permanent and transient faults in embedded processors	2001	-3.9719789899729063	11.152852672550406	2113372
2114208	Theory	two families of optimal identifying codes in binary hamming spaces	2002	-5.079818774002133	9.575336086123102	2114235
2114713	EDA	efficient equivalence checking with partitions and hierarchical cut-points	2004	-4.738223791526353	10.016551088699462	2114740
2114964	EDA	fast enhancement of validation test sets to improve stuck-at fault coverage for rtl circuits	2007	-4.982098096707271	10.862646877491805	2114991
2115189	EDA	use of the supscripted dalg in submodule testing with applications in cellular arrays	1986	-5.083375599583945	11.060916898886086	2115216
2115302	SE	on dynamic switching of navigation for semi-formal design validation	2008	-4.693768591205288	10.032230810416767	2115329
2115441	Arch	systematic methodology for applying mason's signal flow graph to analysis of feedback circuits	2014	-4.551712290355784	9.936772535876138	2115468
2116332	EDA	deterministic logic bist for transition fault testing	2006	-5.294411974499994	10.555924510064829	2116359
2116517	EDA	multiple fault diagnosis by sensitizing input pairs	1995	-5.162798862117271	11.095144487380647	2116544
2116951	HCI	development of a support tool for pcb design with emc constraint	1998	-4.511441966256516	11.227683463119307	2116978
2117297	EDA	challenges and advances in toffoli network optimisation	2014	-3.7739130814607322	10.617907745332971	2117324
2117672	EDA	multi-objective memetic algorithm applied to the automated synthesis of analog circuits	2006	-5.13948805655749	9.483033215478198	2117699
2117705	EDA	caffeine: template-free symbolic model generation of analog circuits via canonical form functions and genetic programming	2005	-4.895255936292092	10.209392175750637	2117732
2118247	EDA	causal reasoning mining approach to analog circuit verification	2016	-4.5476689480180035	10.775524204032466	2118274
2121089	EDA	incremental synthesis	1994	-4.723165299283107	10.48748291456942	2121116
2122709	SE	research on translucent mechanism-based infeasible path	2008	-5.056572308838053	9.993427157348176	2122736
2122917	EDA	on detecting delay faults using time-to-digital converter embedded in boundary scan	2013	-4.778600782730796	11.160026455952917	2122944
2122922	Logic	a novel collaborative scheme of simulation and model checking for system properties verification	2006	-4.5469024302811	9.856232915395395	2122949
2123223	EDA	hierarchical test generation under intensive global functional constraints	1992	-4.98078403531332	10.572516721531187	2123250
2123616	EDA	decomposition methods for library binding of speed-independent asynchronous designs	1994	-4.7203594003129385	10.441500105027009	2123643
2124368	EDA	dependent latch identification in the reachable state space	2009	-5.098346229255902	9.94486239196643	2124395
2124541	EDA	a brief overview of the black-box behavioural modelling of electronic circuits for transient simulations	2012	-3.91319872983438	11.106859437869414	2124568
2125308	Robotics	using symbolic feasibility tests during design space exploration of heterogeneous multi-processor systems	2005	-3.7402325037346547	9.496495056716334	2125335
2125403	EDA	non-integral event timing for digital logic simulation	1976	-4.290077502590165	10.567434438185083	2125430
2126158	EDA	an approach for selection of test points for analog fault diagnosis	2003	-5.2941667725096275	10.22060777789097	2126185
2126800	EDA	an automatic test generation system for large scale gate arrays	1986	-4.034949691254032	10.109026307442573	2126827
2126854	AI	reverse twin plant for efficient diagnosability testing and optimizing	2015	-4.963494448646644	10.03910298280171	2126881
2127088	Vision	"""unconstrained evolution of analogue computational """"qr"""" circuit with oscillating length representation"""	2008	-5.263538716734057	9.380793782544142	2127115
2127266	EDA	hybrid techniques for fast functional simulation	1998	-4.750259906979052	10.643564903050072	2127293
2128241	SE	on fault classes and error detection capability of specification-based testing	2002	-4.416153650856594	9.907253731037212	2128268
2128554	Graphics	low power clock gating for shift register	2012	-4.461501440167278	11.08875578876056	2128581
2129446	EDA	filter based diagnosis for multiple design errors	2004	-5.189563738974235	10.16496261684424	2129473
2129990	Visualization	good controllability and observability do not guarantee good testability	1983	-4.6299353462446415	10.204922659608703	2130017
2130831	EDA	system verilog assertion debugging based on visualization, simulation results, and mutation	2014	-3.7259944965465768	11.148440123103454	2130858
2131196	Robotics	experimental results in evolutionary fault-recovery for field programmable	2003	-3.921852390283713	10.30546357400179	2131223
2131287	EDA	session 23 — modeling emerging devices	2015	-3.5171700912211703	10.872904488453514	2131314
2131502	EDA	evolution of electronic circuits	2011	-4.5641892862616915	9.635550047563637	2131529
2131701	Vision	realization of tubeless stage in semiconductor exposure system	2008	-3.673275098038431	10.071755962605783	2131728
2132700	AI	research on evolution mechanism in different-structure module redundancy fault-tolerant system	2015	-4.6719601597084734	9.683937088076283	2132727
2133026	SE	on the identification of modular test requirements for low cost hierarchical test path construction	2007	-4.753305024502664	10.708665240481944	2133053
2133047	EDA	using word-level atpg and modular arithmetic constraint-solvingtechniques for assertion property checking	2001	-4.756636669457634	10.124373120869276	2133074
2133879	AI	a knowledge-based system for the analysis and redesign of digital circuit networks	1987	-3.5928509968623104	10.910052633690151	2133906
2134637	EDA	using hardware-based particle swarm method for dynamic optimization of adaptive array antennas	2006	-4.1057323837854085	9.468129865028402	2134664
2134854	EDA	a logic verifier based on boolean comparison	1986	-4.756020432756162	10.212276904150887	2134881
2135889	Logic	partial correctness of c-mos switching circuits: an exercise in applied logic	1988	-4.606761558390793	10.378625752100149	2135916
2136096	SE	unveiling the iscas-85 benchmarks: a case study in reverse engineering	1999	-3.975852694280895	11.214528856530707	2136123
2139283	EDA	fault detection and classification in linear integrated circuits: an application of discrimination analysis and hypothesis testing	1993	-5.2615896761640055	11.24163789829355	2139310
2139518	EDA	spirit: a highly robust combinational test generation algorithm	2001	-5.2827269996961554	10.214224152876444	2139545
2139738	EDA	automatic bias generation using pipeline instruction state coverage for biased random instruction generation	2001	-4.254423880684456	11.092922773165641	2139765
2140093	EDA	postsilicon trace signal selection using machine learning techniques	2017	-5.0782319115128445	10.959543128730257	2140120
2140229	EDA	formal value-range and variable testability techniques for high-level design-for-testability	2000	-4.5166001207811535	10.817808316673348	2140256
2140306	SE	evolving software with multiple outputs and multiple populations	2002	-3.9596103871501422	9.671292521390118	2140333
2140429	EDA	synthesis for industrial-scale analog intellectual property	2001	-3.7514868553100102	11.28470873006494	2140456
2141019	EDA	synthia: synthesis of interacting automata targeting lut-based fpgas	1999	-4.1078260747318565	11.224603308079688	2141046
2141676	Robotics	unconventional arithmetic: a system for computation using action potentials	2014	-3.4361583740055583	10.524180613359755	2141703
2142632	EDA	logic synthesis and optimisation using reed-muller expansions	1995	-4.2009654828006715	9.892120188460156	2142659
2143502	EDA	autonomous fpga fault handling through competitive runtime reconfiguration	2005	-4.540596143552586	10.472331012225363	2143529
2143729	EDA	genetic algorithm accelerator gaa-ii	2000	-4.061237878635569	9.854135769753423	2143756
2144664	EDA	electronic circuit health estimation through kernel learning	2018	-5.281998915205447	10.597431560459317	2144691
2146513	EDA	a post-silicon debug support using high-level design description	2009	-3.6826232775712016	11.09845861151894	2146540
2147740	Crypto	recycling functional test vectors: techniques and tools for pattern conversion	1985	-4.030150686584712	10.282200582842902	2147767
2148476	EDA	approaches to circuit level design for testability	1986	-3.926007181693083	10.21219712954143	2148503
2148501	ML	three-phase chip planning - an improved top-down chip planning strategy	1992	-4.7349479461891	10.328255381119996	2148528
2150194	EDA	evolution using genetic programming of a low-distortion, 96 decibel operational amplifier	1997	-4.688618429782523	9.7137299765373	2150221
2150769	AI	probabilistic mixed-model fault diagnosis	1998	-4.0071563411233075	11.01537195925695	2150796
2151164	EDA	built in defect prognosis for embedded memories	2007	-5.057159079995062	11.249056788758113	2151191
2151290	EDA	cellular automata based deterministic self-test strategies for programmable data paths	1994	-4.867862967198891	11.166922128267926	2151317
2152393	EDA	hierarchical interconnection technology	1987	-3.6749128983498234	11.132345538316184	2152420
2153152	EDA	feature selection for alternate test using wrappers: application to an rf lna case study	2015	-5.042855428346527	10.761842518267446	2153179
2153655	EDA	interconnect diagnosis of bus-connected multi-ram systems	1999	-5.232185761675897	11.203901616371443	2153682
2154273	EDA	corrigendum to 'fault detection and diagnosis capabilities of test sequence selection methods based on the fsm model' : [computer comm. 18(1995) 113]	1996	-5.07856397477694	9.994946857050325	2154300
2155616	OS	study on hypergeometric distribution method of electronic equipment testability demonstration	2008	-4.799418517574718	10.795588057495632	2155643
2156803	Logic	a microprocessor test approach allowing fault localization.	1985	-3.982407822755732	11.156138778305529	2156830
2157629	EDA	design and chip implementation of the segment weighted random bist for low power testing	2007	-4.2923185402951525	10.857469491942716	2157656
2159252	Theory	problems in the physical realization of speed independent circuits	1961	-4.481258983481523	9.858474762130577	2159279
2159448	Robotics	design of a real coded ga processor	2015	-4.010870502116431	9.539229087250012	2159475
2159858	EDA	towards the automatic exploration of arithmetic-circuit architectures	2006	-5.110309598728777	9.965513688414998	2159885
2161693	SE	constrained chinese postman problem with its application on synchronizable protocol test generation	1990	-4.225636563879934	9.721976568072213	2161720
2162407	EDA	automating asic design-for-testability: the vlsi test assistant	1989	-3.6469606801928616	11.185351426965527	2162434
2162581	AI	review of introduction to coding theory by ron m. roth	2006	-3.6970061171962434	10.118445174299703	2162608
2162774	EDA	synthesis and optimization of asynchronous dual rail encoded circuits based on partial acknowledgement	2017	-4.9354878891620455	10.729828639529853	2162801
2163092	EDA	evaluation of entropy driven compression bounds on industrial designs	2008	-4.359799131642654	11.179712556305633	2163119
2164138	AI	knapsack model and algorithm for hardware/software partitioning problem	2004	-3.7856107759156234	9.57800452099816	2164165
2166774	EDA	adaptive genetic algorithm based approach for evolutionary design and multi-objective optimization of logic circuits	2005	-5.040820742301928	9.529801845976431	2166801
2168178	EDA	an area efficient regular expression matching engine using partial reconfiguration for quick pattern updating	2014	-4.048915641927319	11.267762635619016	2168205
2168734	EDA	a highly fault-efficient sat-based atpg flow	2012	-5.0761351539562245	10.374250075382117	2168761
2169131	EDA	evolvable hardware chips for industrial applications	1999	-4.097166101395772	9.756814314097037	2169158
2170019	EDA	adaptive analog-to-digital converter platform for mixed-signal system-on-chip	2005	-4.012897569065433	11.120458731111732	2170046
2170150	EDA	lower bounds on the power consumption in scheduled data flow graphs with resource constraints	2000	-3.8459641844648704	11.187910025377702	2170177
2170834	EDA	rule based testability checker and test generator	1985	-4.3700614418526085	10.383680649804278	2170861
2171760	Logic	experiences with concurrent fault simulation of diagnostic programs	1988	-4.13284962751809	10.873130174187068	2171787
2172825	Arch	mapping a generic systolic array for genetic algorithms onto fpgas - theory and practice	1997	-3.4762457944672622	9.392179366641766	2172852
2173310	EDA	lattice-based boolean diagrams	2016	-5.264482715093492	9.9120180546636	2173337
2173435	EDA	multiple design error diagnosis and correction in digital vlsi circuits	1999	-4.910449005914405	10.116681574956148	2173462
2174186	EDA	evolutionary design of combinational logic circuits using vra processor	2009	-4.564549019361006	9.647045225727911	2174213
2175468	EDA	asynchronous operators of sequential logic: venjunction & sequention	2011	-3.8117890825301934	10.013635073317554	2175495
2175609	HCI	low latency, glitch-free booth encoder-decoder for high speed multipliers	2012	-3.3652162392943548	9.749466110491552	2175636
2175912	Embedded	a totally self-checking checker design for the detection of errors in periodic signals	1975	-5.157223596482407	11.001866063960886	2175939
2176186	EDA	scald: structured computer-aided logic design	1978	-3.499530029030084	11.155771698909623	2176213
2176841	EDA	genetic algorithm based quantum circuit synthesis with adaptive parameters control	2009	-4.853200885591999	9.527447236156275	2176868
2177241	Logic	problem orientated language for logic design	1977	-3.4172226442042137	10.01482379715678	2177268
2177469	EDA	an event scheduling technique for digital logic simulation.	1991	-3.6013426895287477	10.03320970911104	2177496
2178939	Embedded	real-time test data acquisition and data processing enabling closed loop control systems for adaptive test	2016	-3.926921800867812	10.047313637489589	2178966
2179882	AI	probability distrbution of the duration of hidden faulty states in case of incomplete on-line tests	1977	-4.690260160117162	10.351473128121754	2179909
2180005	EDA	efficient symbolic simulation-based verification using the parametric form of boolean expressions	1994	-5.073399143189538	9.844840959348888	2180032
2180100	EDA	on deratings to refine system-level failure rate estimations	2007	-4.37279086072608	10.317432738866913	2180127
2180693	EDA	a robust fault detection scheme for concurrent testing of linear digital systems	2001	-5.104710098218744	11.161946029253556	2180720
2180798	EDA	an evolutionary algorithm for automatic spatial partitioning in reconfigurable environments	2004	-3.937416895883904	10.277575944399453	2180825
2182343	EDA	classifying bad chips and ordering test sets	2006	-4.755703974050196	10.372504111374443	2182370
2182419	EDA	particle swarm optimization for reconfigurable sensor electronics - case study: 3 bit flash adc	2006	-4.445117933476872	10.518400290582564	2182446
2182782	EDA	hand-in-hand verification of high-level synthesis	2007	-3.7859165132927965	10.7703897560203	2182809
2182819	EDA	evolutionary optimisation of a morphological image processor for embedded systems	2008	-3.7310106477280356	9.810200113750064	2182846
2183544	EDA	a hierarchical approach for layout versus circuit consistency check	1980	-4.657628482601152	10.761325014807944	2183571
2184027	EDA	a generalized method for the derivation of non-linear state-space models from circuit schematics	2015	-4.0308845834587315	10.5288002026162	2184054
2184292	EDA	a new approach to timing analysis using event propagation and temporal logic	2004	-4.858349810615046	10.357806071160212	2184319
2184720	EDA	hero: hierarchical emc-constrained routing	1992	-4.1892297397409735	10.959278017279246	2184747
2185180	EDA	forward model checking techniques oriented to buggy designs	1997	-4.853472740968219	9.991662516173882	2185207
2185616	EDA	high speed ant colony optimization cmos chip	2011	-5.1027060609095365	9.4717207672296	2185643
2185701	AI	concurrent diagnosis in digital implementations of neural networks	2002	-4.446887644328688	10.186604323393665	2185728
2185710	EDA	exploitation of hierarchy in analyses of integrated circuit artwork	1982	-4.2823255769834825	10.866523879346934	2185737
2185780	EDA	a discrete formalization of switch-level circuit behavior	1996	-4.2816940435146105	10.443226960297308	2185807
2185847	EDA	evolutionary functional recovery in virtual reconfigurable circuits	2007	-3.9129872148399962	10.62142724210904	2185874
2186773	EDA	testability analysis for test generation in synchronous sequential circuits	1994	-5.176560715130293	10.540102395259398	2186800
2189581	EDA	vhdl synthesis using structured modeling	1989	-3.3871091037850563	10.937280843011568	2189608
2189797	Embedded	design and implementation of an adaptive error control protocol	1999	-3.396097056223793	9.367810256342134	2189824
2190188	EDA	fast timing analysis for hardware-software co-synthesis	1993	-3.8929472417038884	10.765402508268396	2190215
2190322	EDA	tokenized state machine model for synthesis of sequential circuits into eplds and fpgas	1992	-3.804239861127844	10.607929069805348	2190349
2190345	Arch	rapid prototyping with symbolic computation: fast development of quantum annealing solutions	2016	-3.5306511497868125	9.651715708770263	2190372
2190726	DB	a test point insertion method to reduce the number of test patterns	2002	-5.270037493583113	10.01254662654903	2190753
2191044	HCI	transient thermal characteristics of vlsi devices : evaluation and application	1986	-3.716317747950603	10.284437295267123	2191071
2191282	EDA	extracting logic circuit structure from conjunctive normal form descriptions	2007	-5.223565677431947	10.00328742850235	2191309
2191580	Theory	random testing of multi-port static random access memories	2002	-5.256689205024137	11.259447001338375	2191607
2191962	EDA	an evolutionary algorithm based on novel hybrid repair strategy for combinational logic circuits	2015	-5.284423497496894	9.722663630995948	2191989
2192157	EDA	a design methodology for the automatic sizing of standard-cell libraries	2011	-4.514619464471215	11.250928798892904	2192184
2192251	EDA	multi-patch generation for multi-error logic rectification by interpolation with cofactor reduction	2012	-5.258704363811726	10.37561796115552	2192278
2192498	Logic	verification of mixed-signal systems with affine arithmetic assertions	2013	-3.7056666064007002	11.022711003688784	2192525
2192735	EDA	scalability problems of digital circuit evolution: evolvability and efficient designs	2000	-5.054621281880285	9.68562926548101	2192762
2193576	EDA	symfony: a hybrid topological-symbolic atpg exploiting rt-level information	1999	-5.018008677908232	10.370537068624968	2193603
2195239	Robotics	padre: physically-aware diagnostic resolution enhancement	2013	-5.146913849050861	11.047453351729033	2195266
2195873	EDA	a rule-based expert system for the diagnosis of convergence problems in circuit simulation	2006	-3.5725432371806862	10.724704819617203	2195900
2196266	SE	creating structural patterns for at-speed testing: a case study	2013	-5.230559104272305	11.108073105230384	2196293
2196336	SE	event-driven observability enhanced coverage analysis of c programs for functional validation	2003	-4.334727395985793	10.686027490931476	2196363
2196773	Arch	simd architecture for job shop scheduling problem solving	2001	-3.623831017571547	10.08172773090716	2196800
2197803	EDA	enhancing sequential lec using a cumulative verification methodology	2008	-3.881890004237978	10.585430324062573	2197830
2198222	EDA	high-speed concurrent fault simulation with vectors and scalars	1980	-4.075417916753567	10.56098082150402	2198249
2198311	EDA	structure based methods for parallel pattern fault simulation in combinational circuits	1991	-5.158792577857992	10.580273247218749	2198338
2198663	EDA	realistic fault extraction for boards	1996	-4.845476655510948	10.93970643156827	2198690
2198834	EDA	recent advances in low power asynchronous circuit design	2017	-4.0759303697556915	11.146761054146175	2198861
2198897	EDA	a conflict-free approach for parallelizing sat-based de-camouflaging attacks	2018	-4.780008078590903	9.776263034918745	2198924
2199201	EDA	advances in concurrent multilevel simulation	1987	-3.619938847206368	10.952183822205038	2199228
2199345	EDA	snel: a switch-level simulator using multiple levels of functional abstraction	1990	-3.9769149531431904	10.85286709663704	2199372
2199639	EDA	mdg-based state enumeration by retiming and circuit transformation	2004	-4.850185130504865	10.203620258519155	2199666
2199793	EDA	path delay atpg for standard scan design	1995	-5.195539138156168	10.75864026649023	2199820
2200506	SE	scan vs. functional testing - a comparative effectiveness study on motorola's mmc2107/sup tm/	2001	-4.35064493919761	10.995701015792092	2200533
2201843	Embedded	measurement and application of fault latency	1986	-4.53460970268762	10.335728494499577	2201870
2202838	AI	network decomposition using kernighan–lin strategy aided harmony search algorithm	2012	-3.5015438681938456	9.44490236111461	2202865
2203875	EDA	defect tolerance inspired by artificial evolution	2008	-5.182314561404964	10.462102682689727	2203902
2203879	SE	artest: an architectural level test generator for data path faults and control faults	1991	-4.238416062672548	10.806872908161072	2203906
2204200	EDA	thermal investigations of integrated circuits in systems at therminic 2012	2014	-3.6926681816006592	10.192682677581592	2204227
2204261	EDA	a reliability model for various switch designs in hybrid redundancy	1976	-4.532784814804782	10.284318734561774	2204288
2204337	Logic	an abstraction of multi-port memories with arbitrary addressable units	2013	-3.6000827251579737	11.0434498204155	2204364
2204793	EDA	diagnosis of t/s-diagnosable systems	1991	-5.195233567463653	9.868813143965776	2204820
2205530	EDA	random pattern testing for data-line faults in an embedded multiport memory	1985	-3.4693718908637705	10.023523210335318	2205557
2205572	EDA	vlsi design process	1985	-3.72519061910768	10.860236998748093	2205599
2207336	EDA	estimating component-defect probability from masked system success/failure data	1996	-4.981923365488669	10.438728779242515	2207363
2208409	EDA	resta: a robust and extendable symbolic timing analysis tool	2004	-4.639166739538077	11.060730606870976	2208436
2209189	SE	program spectra analysis with theory of evidence	2012	-4.847088909165012	10.34140365196214	2209216
2209584	SE	dependability prediction involving temporal redundancy and the effect of transient faults	2017	-4.103814622893333	10.235222209865588	2209611
2211360	Logic	formal verification of timed vhdl programs	2010	-4.7728934023782905	10.398901714722037	2211387
2211378	Arch	approaches for monitoring vectors on microprocessor buses	2004	-5.150945365753988	10.77123206842643	2211405
2211559	AI	an adaptive algorithm for system level diagnosis	1984	-4.88205355723855	9.772508615102996	2211586
2212039	SE	pattern generation tools for the development of memory core test patterns for rambus devices	2000	-3.7812634555835887	11.016316290468755	2212066
2212382	EDA	logic synthesis for quantum computing	2017	-3.623171401265097	10.862196014692127	2212409
2213874	EDA	towards evolving fault tolerant biologically inspired hardware using evolutionary algorithms	2007	-4.417719073254998	9.550204390405696	2213901
2214707	EDA	contribution to ageing simulation of complex analogue circuit using vhdl-ams behavioural modelling language	2002	-3.6170796591195433	10.399264531276614	2214734
2215089	EDA	test algorithms for double-buffered random access and pointer-addressed memories	1993	-4.393006530821567	10.997512632686565	2215116
2215435	DB	fast and efficient signature-based sub-circuit matching	2016	-4.1453377170175765	10.082263999161126	2215462
2215872	EDA	the 50-million transistor chip: the quality challenge for 2001.	2001	-3.47518190785717	10.346436391365856	2215899
2216097	Logic	on bridging simulation and formal verification	2008	-4.954291888666504	9.72587453771956	2216124
2216522	EDA	formal verification of the ultrasparctm family of processors via atpg methods	1996	-3.9295035847191935	11.21669166405947	2216549
2216849	EDA	workshop - introduction to gate array placement and routing packages	1984	-3.410382284239613	10.230850002824784	2216876
2217066	EDA	evolutionary design space exploration for median circuits	2004	-4.752236196848856	9.596373885821356	2217093
2218935	EDA	a population-oriented architecture for particle swarms	2007	-4.186153276028966	9.524878627529258	2218962
2219567	EDA	analysis of convergence properties of a stochastic evolution algorithm	1996	-5.278317830764865	10.24224773487807	2219594
2220568	EDA	from requirements to comprehensive verification of smart power ics	2010	-3.5579262729112964	10.274031244566117	2220595
2221227	EDA	improved test generation for high-activity circuits	1990	-5.075122203942784	10.804408842627131	2221254
2222190	EDA	new techniques for designing speed independent control logic	1964	-3.9389787091082114	11.09120144917747	2222217
2222841	Crypto	effect of practical assumption in area complexity of vlsi computation	1982	-3.414605302497257	9.928854000974887	2222868
2222975	ML	diagnosis of systems with asymmetric invalidation	1981	-5.178264291143209	9.94046501330187	2223002
2223418	EDA	lsi layout checking using bipolar device recognition technique	1979	-4.297118065113246	10.471392839524595	2223445
2224727	EDA	a new approach for the ladder logic implementation of ramadge-wonham supervisors	2009	-4.996559481712977	9.893686174897859	2224754
2225299	EDA	polaris: polarity propagation algorithm for combinational logic synthesis	1984	-5.161196516776216	10.524420132980618	2225326
2225425	EDA	development of combinational circuits using non-uniform cellular automata: initial results	2009	-5.193717623716221	9.706103708064822	2225452
2226151	Robotics	on system diagnosability in the presence of hybrid faults	1986	-4.7922628893829735	10.21230187076056	2226178
2226426	EDA	non-cycle-accurate sequential equivalence checking	2009	-3.5221688612129243	11.048176953798404	2226453
2226817	Logic	issues that arise in translating vlsi test programs between testers	1986	-3.7956717078469553	10.360621421293695	2226844
2227389	EDA	fpga logic synthesis using quantified boolean satisfiability	2005	-4.149244335088167	10.931007630797124	2227416
2228452	HCI	a novel layout placement structure to mitigate the multi-bit-upset in 6t-sram cell	2014	-4.139281074703268	10.849643010867222	2228479
2228503	EDA	evolutionary design of polymorphic circuits with the improved evolutionary repair	2013	-5.2107647540803175	9.727433151153342	2228530
2229711	SE	a kernel-based approach for functional test program generation	2010	-4.29860277358025	11.115960503912373	2229738
2230248	NLP	a strategy for generating functional tests from device simulations	1988	-3.488914792974728	11.163962161700852	2230275
2230312	EDA	massively parallel hardware architecture for genetic algorithms	2005	-3.793352396470868	9.42953570511664	2230339
2230404	EDA	bites: a bdd based test pattern generator for strong robust path delay faults	1994	-5.2275938390074215	10.579632885026543	2230431
2230926	PL	adaptive approaches to structural software testing (abstract only)	1987	-5.040980260331571	9.653839325996524	2230953
2231063	Logic	finite models, automata, and circuit complexity	1996	-4.025705428797524	9.875735178465405	2231090
2232125	EDA	architectural power analysis for intellectual property-based digital system	2007	-3.4999364568314917	10.326655161804203	2232152
2232769	EDA	microarchitectural synthesis for rapid bist testing	1997	-4.171168792764428	11.213352171844065	2232796
2232838	AI	variable reuse for efficient image computation	2004	-4.962827317044347	9.731637762260794	2232865
2232907	Arch	test vector generation and classification using fsm traversals	2004	-4.734846528907884	10.275988052457146	2232934
2235300	EDA	a practical approach to instruction-based test generation for functional modules of vlsi processors	1997	-4.4069865133706605	11.026225293710016	2235327
2236432	EDA	reliability evaluation of combinational logic circuits by symbolic simulation	1995	-5.204755982689088	11.065623273749633	2236459
2236467	Mobile	an evolvable antenna platform based on reconfigurable reflectarrays	2005	-3.8739143627488564	10.232397668251524	2236494
2236612	Robotics	evolutionary development of generic multipliers: initial results	2007	-4.665687680566732	9.493075158341194	2236639
2237328	EDA	test generation for sequential circuits	1988	-5.251122939325982	10.171582970392917	2237355
2238155	EDA	high-quality sub-function construction in the information-driven circuit synthesis with gates	2005	-4.341436526362154	10.950028725271409	2238182
2239268	ML	probabilistic graphical models for the diagnosis of analog electrical circuits	2005	-5.119698940605813	10.742649698429318	2239295
2239388	Vision	"""comments on """"multiple fault detection in combinational network"""""""	1979	-4.804452603079378	10.186140511851765	2239415
2240148	Arch	evolutionary computation in pre-silicon verification of complex microprocessors	2009	-3.726091811748968	10.690690564262686	2240175
2241029	EDA	selecting test methodologies for plas and random logic modules in vlsi circuits - an expert systems approach	1989	-4.120323238317017	11.100026861077154	2241056
2241399	EDA	adaptive gp-based algorithm for hardware/software co-design of distributed embedded systems	2014	-4.116220168118732	9.693845254784453	2241426
2241524	EDA	hardware reduction in cpld-based moore fsm	2014	-3.689940831153349	9.904432125116706	2241551
2244894	EDA	stars: a target switching algorithm for sequential test generation	1991	-5.19033330168649	10.389645556696768	2244921
2245614	EDA	hierarchical statistical inference model for specification based testing of analog circuits	1998	-4.735357038940555	10.569942962161543	2245641
2245794	AI	extraction and reuse of design patterns from genetic algorithms using case-based reasoning	2005	-4.951439126511851	9.588701366161356	2245821
2246638	EDA	a vlsi fsm design system	1984	-3.4206486382394528	11.234921558864343	2246665
2247513	EDA	a new approach for constructing logic functions after eco	2017	-4.57821075182127	10.97250506362985	2247540
2248019	Robotics	real time diagnosis using single pin probe	1975	-4.960566106780734	11.231914595751311	2248046
2248572	EDA	automatic reliability analysis in the presence of probabilistic common cause failures	2017	-4.935602474954851	11.05940464889309	2248599
2248881	Embedded	coverage modeling for dependability analysis of fault-tolerant systems	1989	-4.183347795496279	9.5432917078252	2248908
2249186	Theory	decision and optimization problems in the unreliable-circuit logic	2017	-4.550610725815028	10.38386954873927	2249213
2250556	EDA	scalable compositional minimization via static analysis	2005	-5.159490603787079	10.076592708207157	2250583
2252223	EDA	a strategy for enhancing fault coverage on vlsi circuit boards using performance in-circuit test techniques	1986	-4.307676700050811	11.217964993582537	2252250
2253413	EDA	design and evaluation of data-dependent hardware for aes encryption algorithm*this work partially appeared as an extended abstract in the 2005 annual meeting record iee japan, vol.3, pp.91--92 (march 2005).	2006	-4.1559951681920735	10.976288744308093	2253440
2254183	EDA	automatic datapath extraction for efficient usage of hdd	1997	-3.7094002276625604	10.556631938209346	2254210
2254948	Theory	gpu optimization of pseudo random number generators for random ordinary differential equations	2014	-3.7284529172039886	9.459852334530693	2254975
2255033	SE	generating test data with enhanced context-free grammars	1990	-4.776066650719574	10.543000030165842	2255060
2255197	EDA	algorithms for fast, memory efficient switch-level fault simulation	1991	-4.996486409877831	10.868777518891084	2255224
2255552	Vision	a silicon-based yiel gain evaluation methodology for embedded-srams with different redundancy scenarios	2002	-3.6164667178328185	9.988168889763939	2255579
2255572	EDA	pruning-based trace signal selection algorithm	2011	-4.698287759754646	10.182596258956837	2255599
2256497	Robotics	binary tree for 1-wire technology in the rom search	2009	-3.3967769379262918	10.33684029912188	2256524
2256920	EDA	modeling and diagnosis of analog circuits with probabilistic graphical models	2004	-5.143078325917854	10.728097793227061	2256947
2260414	Arch	state assignment for finite state machines using t flip-flops	1993	-4.670748555381816	10.690408285239156	2260441
2261279	EDA	application of scan-based dft methodology for detecting static and timing failures in vlsi components	1991	-4.631642443704582	11.010399041150077	2261306
2261452	EDA	incremental algorithms for digital simulation	1989	-3.8841377592643793	10.70771891410969	2261479
2261725	EDA	a cat tool for frequency-domain testing and diagnosis on analog	1997	-4.966039595925512	11.168672707754329	2261752
2261736	EDA	a statistical diagnosis approach for analyzing design–silicon timing mismatch	2009	-5.246597351204257	10.9487195590539	2261763
2262067	EDA	an approach for genetic synthesizer of binary decision diagram	1996	-4.776643849417545	10.06289256313524	2262094
2262210	EDA	accuracy management for mixed-mode digital vlsi simulation	2000	-4.928672162384772	11.213661462238328	2262237
2262330	HCI	energy minimization of full tmr design with optimized selection of temporal/spatial tmr mode and supply voltage	2014	-4.402502807620421	11.14085091733794	2262357
2262389	EDA	advanced assertion-based design for mixed-signal verification	2008	-3.6379009015008457	10.787797825340625	2262416
2262654	AI	solving quantified boolean formulas with circuit observability don't cares	2006	-5.061361644055744	9.833577212165237	2262681
2262960	EDA	simulation of combinational circuits for fault diagnosis	1993	-5.1419688594707775	10.542912231866822	2262987
2263047	EDA	a robust functional eco engine by sat proof minimization and interpolation techniques	2010	-4.8150083314094925	9.962182356392656	2263074
2263824	EDA	managing don't cares in boolean satisfiability	2004	-4.591467662314926	10.282392946826972	2263851
2264111	SE	adaptive test framework for achieving target test quality at minimal cost	2011	-5.046326421801981	11.034066657430806	2264138
2264343	HPC	pipelined diagnosis of wafer-scale linear arrays	1994	-5.195521874562979	10.935519658619656	2264370
2265701	EDA	lds - a description script for layout templates	2011	-4.188457852781572	10.4081506179248	2265728
2265966	Arch	proof-based design of a microelectronic architecture for mpeg-2 bit-rate measurement	2003	-3.485077416350717	10.721261388724349	2265993
2267299	EDA	formal verification of memory circuits by switch-level simulation	1991	-4.109589568187247	10.746976585982592	2267326
2267328	Crypto	complete hardware evolution based sopc for evolvable hardware	2014	-4.155569345894514	9.810963440138961	2267355
2267481	EDA	design of pseudoexhaustive testable pla with low overhead	1993	-5.15717734292903	11.144566183608204	2267508
2268768	EDA	chadd: an add based chisel compiler with reduced syntactic variance	2016	-3.475727851947871	10.935433522072696	2268795
2269963	EDA	a timing verifier and timing profiler for asynchronous circuits	1999	-4.325342293494908	11.210628819578423	2269990
2270118	EDA	pearl: a cmos timing analyzer	1988	-4.582709466787981	10.910026653456123	2270145
2270541	EDA	visualizing test information: a novel approach for improving testability	1993	-4.857786648425488	10.486284816838003	2270568
2271251	Logic	asymptotic properties of systems synthesized for maximum reliability	1964	-4.444453196268643	9.48787510842916	2271278
2272131	EDA	optimal realization of switched-capacitor circuits by symbolic analysis	2015	-4.5417306395178105	10.903665845094721	2272158
2272534	EDA	on the acceleration of test generation algorithms	1983	-5.270777127735572	10.371885204823046	2272561
2272957	EDA	test configurations to enhance the testability of sequential circuits	1995	-5.2804144255180905	11.018094702232561	2272984
2273469	EDA	clock independent timing verification of level-sensitive latches	1991	-4.725813775328579	10.789831822791765	2273496
2273989	EDA	"""automated layout in ashlar: an approach to the problems of """"general cell"""" layout for vlsi"""	1982	-3.8718546418659288	11.158766446027188	2274016
2276076	EDA	evaluation of test generation algorithms	1993	-4.741995822172113	10.951357434697924	2276103
2276081	Arch	testing functional faults in digital systems described by register transfer language	1981	-3.9278475079141177	10.55621562641967	2276108
2277906	EDA	efficient bdd-based fault simulation in presence of unknown values	2011	-5.2858204590569775	10.438289058569053	2277933
2278267	Robotics	retiming and clock skew for synchronous systems	1994	-5.151795014697382	11.238771539019645	2278294
2278767	EDA	fpga circuit optimization based on block integration (abstract)	1998	-3.7275221890863968	10.148027498354113	2278794
2279093	Arch	a fast evolutionary algorithm for image compression in hardware	2002	-4.009296103947938	9.432932884406503	2279120
2279809	EDA	advanced modeling of planarization processes for integrated circuit fabrication	2012	-4.1937948623592565	10.845977545056618	2279836
2281694	SE	scalable conditional equivalence checking: an automated invariant-generation based approach	2009	-3.8881214010507055	10.07764144849357	2281721
2283134	EDA	a shift register based clause evaluator for reconfigurable sat solver	2007	-3.479429726030401	9.807937517550213	2283161
2283149	EDA	evolving optimal multi-objective hardware using strength pareto evolutionary algorithms	2005	-4.781727198128277	9.840189083486294	2283176
2284142	EDA	cont: a concurrent test generation system	1989	-5.207107530935542	10.128579880524708	2284169
2286157	EDA	speed-path debug using at-speed scan test patterns	2009	-4.996931353330068	11.276473809089815	2286184
2287063	EDA	techniques to increase sequential atpg performance	1992	-5.215599675656987	10.675363631788294	2287090
2287289	Logic	an engineering consideration of spectral transforms for ternary logic synthesis	1979	-4.171869138730698	9.594970106545752	2287316
2287732	EDA	iterative-interactive technique for logic partitioning	1974	-3.6118570634061866	9.980667397169132	2287759
2288544	Arch	mealy-to-moore transformation	2017	-4.122948482357884	10.244383841839397	2288571
2288866	EDA	implementing multi-vrc cores to evolve combinational logic circuits in parallel	2007	-4.483539627063576	9.738258904257751	2288893
2289004	EDA	implementing evolution of fir-filters efficiently in an fpga	2003	-4.164146934155186	9.960267355805037	2289031
2289707	Logic	localized verification of modular designs	1995	-3.587170801650564	10.649068195265805	2289734
2289914	EDA	improved diagnosis of realistic interconnect shorts	1997	-4.424207653245207	10.436030508723132	2289941
2290316	Theory	inherent qualities of circuits designed by artificial evolution: a preliminary study of populational fault tolerance	1999	-4.717617640852959	9.565562280262801	2290343
2290362	SE	multiple fault analog circuit testing by sensitivity analysis	1993	-5.241602856017972	10.814054648948536	2290389
2291975	EDA	a general consistency technique for increasing the controllability of high level synthesis tools	1993	-4.097307077545413	10.959583000217052	2292002
2293308	SE	on the effect of defect clustering on test transparency and ic test optimization	1996	-5.058034590323407	11.170464420869818	2293335
2294018	HPC	gap/d: vlsi hardware for parallel and adaptive distributed genetic algorithms	2009	-3.7109390280773806	9.576196080851703	2294045
2294088	ML	representing structure and behavior of digital hardware	1983	-3.880429506816999	11.059016689069912	2294115
2295206	EDA	an analogue module generator for mixed analogue/digital asic design	1995	-4.2174134490551225	11.27963240814637	2295233
2295581	EDA	multiple fault diagnosis in printed circuit boards	1993	-5.044016369689159	11.153286268598082	2295608
2295582	EDA	minimal stimuli generation in simulation-based verification	2013	-4.850558547064591	10.169423860477783	2295609
2295696	EDA	a formal approach to verification of linear analog circuits with parameter tolerances	1998	-4.786038190515214	10.260563171667416	2295723
2295982	EDA	power efficient hierarchical scheduling for dsp transformations	2002	-3.5392765115614893	11.249945167446528	2296009
2296597	AI	fault diagnosis for physical defects of unknown behaviors	2003	-4.527449764066857	10.466999943813523	2296624
2297315	EDA	enhancing high-level control-flow for improved testability	1996	-4.83419300450739	10.807462161426905	2297342
2297458	EDA	an interactive environment for the transparent logic simulation and testing of integrated circuits	1990	-3.433976544553703	11.277556027464142	2297485
2297646	EDA	modeling digital circuits for troubleshooting	1991	-4.074540946787631	10.50890735567716	2297673
2298375	EDA	operational features of an mos timing simulator	1975	-4.573839825310686	10.80805386144614	2298402
2298717	EDA	an evolvable hardware platform based on dsp and fpta	2002	-3.6081147350369163	10.09796816378808	2298744
2299044	EDA	specification-based compaction of directed tests for functional validation of pipelined processors	2008	-4.1168335663654325	10.787967226655436	2299071
2299433	AI	fast sequential atpg based on implicit state enumeration	1991	-5.09967504884905	9.890358023976981	2299460
2300480	EDA	fixing design errors with counterexamples and resynthesis	2007	-4.581204667471905	10.749341340492071	2300507
2301438	EDA	automatic circuit analysis based on mask information	1976	-4.680917586967292	11.089778075622512	2301465
2301636	EDA	computer-aided logic synthesis for vlsi chips	1991	-4.889046296631958	10.579655563342078	2301663
2301646	EDA	on the use of a population-based particle swarm optimizer to design combinational logic circuits	2004	-5.021478738317108	9.396258418017213	2301673
2301772	DB	a word-parallel, bit-serial signature processor for superimposed coding	1986	-3.5578525431502004	10.627781556631591	2301799
2301837	EDA	"""comment on """"a variable counter design technique"""""""	1969	-5.011327963644306	9.613714057017916	2301864
2302436	EDA	an on-chip bus modeling and parameter simulation method based on utilization analysis	2011	-3.713347611221157	11.156084600113648	2302463
2303568	EDA	an rtl abstraction technique for processor microarchitecture validation and test generation	2000	-4.074296012447851	10.510449387921208	2303595
2304505	Theory	a high-speed rsd-based flexible ecc processor for arbitrary curves over general prime field	2018	-3.621708737204949	10.016912283591138	2304532
2306352	EDA	in-circuit mutation-based automatic correction of certain design errors using sat mechanisms	2015	-4.9321569737305655	11.029586385919817	2306379
2306511	Theory	effect of fan-in and fan-out limitations on the value of computer circuits	1963	-3.722227246929517	9.967321769790981	2306538
2307206	Logic	an algorithm for fault detection in logical combinational many-level fan-out networks	1976	-4.885496290223237	10.421229586261703	2307233
2308615	EDA	algebra of switching networks	2015	-4.8693870654682145	9.905597645597249	2308642
2309311	EDA	path-directed abstraction and refinement for sat-based design debugging	2013	-4.4431975155454095	10.536108511957377	2309338
2309828	Theory	advanced statistical testing of quantum random number generators	2018	-3.920875194634208	9.522840340612351	2309855
2310239	EDA	particle swarm optimization on trade-off extraction of analog integrated circuits	2009	-4.059997882493739	9.806423000810911	2310266
2310413	EDA	the cmos/nano interface from a circuits perspective	2003	-4.538766194634217	11.049022812946102	2310440
2312143	ECom	a transistor flip-flop full binary adder	1962	-4.855860523256991	11.147105886706765	2312170
2312193	EDA	enhancing bist based single/multiple stuck-at fault diagnosis by ambiguous test set	2004	-5.2957738826378264	10.627146690939265	2312220
2312306	EDA	on equivalence checking between behavioral and rtl descriptions	2004	-3.492385616461915	10.978688344360958	2312333
2312367	SE	prediction of lin communication robustness against eft events using dedicated failure models	2017	-4.7719559962587015	11.210477936659512	2312394
2312474	Theory	quantum evolutionary cellular automata mapping optimization technique targeting regular network on chip	2016	-4.990464429408123	9.483053700537953	2312501
2313125	EDA	constructive analysis of cyclic circuits	1996	-3.6168374251302184	10.801294022718801	2313152
2313135	EDA	the complete vlsi design system	1979	-3.5260321671173984	10.683052437738217	2313162
2315164	Arch	swat: simulator for waveform-accurate timing including parameter variations and transistor aging	2011	-3.968306574394299	10.237118489853062	2315191
2315336	EDA	an effective and accurate methodology for the cell internal defect diagnosis	2010	-5.222846938503575	11.154609572329656	2315363
2315723	Logic	taste: a tool for analog system testability evaluation	1988	-4.970013968311352	10.265387198077317	2315750
2316604	Arch	applying testability to reliability estimation	1998	-3.91509755420044	11.080737325064254	2316631
2316909	EDA	act: a dft tool for self-timed circuits	1997	-5.24952943219942	10.72901531765051	2316936
2317407	EDA	resistive bridging fault simulation of industrial circuits	2008	-4.490234626462736	11.177073251243005	2317434
2318305	EDA	automatic rectification of design errors in complex processors with programmable hardware	2012	-3.595262516586075	11.244787820125492	2318332
2319212	EDA	an 11-cryotron full adder	1963	-3.6797124503708147	10.007469242119113	2319239
2319829	EDA	a measurement-based approach with accuracy evaluation and its applications to circuit analysis and synthesis	2017	-3.8902769741533314	9.907615439605252	2319856
2320295	EDA	tcad based development of a flash eprom technology	1996	-4.066967738213527	11.02199639100206	2320322
2320517	Mobile	acoustic telemetry for oilfield operations	2013	-3.828509385251397	11.04176985579839	2320544
2321531	DB	test energy minimization for c-testable ilas	1999	-4.173394846235468	9.976581940757693	2321558
2322148	EDA	a fast signature simulation tool for built-in self-testing circuits	1987	-3.763721524244876	11.074954064955973	2322175
2322423	EDA	the virtual feedback problem in hierarchical representations of combinational circuits	1991	-5.243416319435067	9.955880894238707	2322450
2323424	Robotics	identification method of independent module for dynamic fault tree with interdependent basic events and repeated events	2012	-5.0875517204206515	9.71595312594814	2323451
2323732	EDA	programs for verifying circuit connectivity of mos/lsi mask artwork	1982	-4.508854968537816	10.909568128720686	2323759
2324482	EDA	evolutionary computation in the design of logic circuits	2007	-5.052934717428771	9.588551069897173	2324509
2325118	EDA	expert system for the functional test program generation of digital electronic circuit boards	1988	-3.89124446231343	10.92238189155209	2325145
2325740	EDA	random stimuli generation for functional hardware verification as a cp application	2005	-4.0265459334155125	10.22880751157802	2325767
2325985	EDA	aging-aware power or frequency tuning with predictive fault detection	2012	-4.205715020312439	11.009706184285244	2326012
2327885	EDA	an analysis of fault partitioned parallel test generation	1996	-5.137711962590733	10.915992785188562	2327912
2328388	EDA	design for verification at the register transfer level	2002	-4.046444448218879	10.770355846815594	2328415
2328460	EDA	ieee 1500 core wrapper optimization techniques and implementation	2008	-3.641040021215148	10.883645575999584	2328487
2328661	EDA	exact redundant state registers removal based on binary decision diagrams	1991	-4.517608128578101	10.0405769976904	2328688
2328699	EDA	using rt level component descriptions for single stuck-at hierarchical fault simulation	2004	-4.384743702259569	11.029127162041778	2328726
2330744	SE	an optimal test sequence for the jtag/ieee p1149.1 test access port controller	1989	-3.3940464924498888	10.846874238663258	2330771
2330966	EDA	multi-objective artificial immune algorithm for security-constrained multi-application noc mapping	2012	-4.179156576691273	9.869802269072501	2330993
2331485	EDA	automatic import of custom designs into a cell-based environment using switch-level analysis and circuit simulation	1992	-4.446642633259024	10.948977039907579	2331512
2332127	Logic	fpga implementation of evolvable characters recognizer with self-adaptive mutation rates	2007	-4.126811752753472	9.440306752104348	2332154
2333001	EDA	a methodology to reuse random ip stimuli in an soc functional verification environment	2015	-3.705284562941496	11.26082661456733	2333028
2333326	Robotics	diagnosis with limited failure information	2006	-4.987616415004215	11.022843824682038	2333353
2333652	AI	cheeta: composition of hierarchical sequential tests using atket	1993	-4.550926861449967	10.523907987222431	2333679
2334465	EDA	a formal approach to on-line monitoring of digital vlsi circuits: theory, design and implementation	2005	-4.564482561470028	11.143477997307912	2334492
2334540	Vision	design methodology for variation tolerant d-flip-flop using regression analysis	2018	-4.268692025224237	10.967101215338634	2334567
2334569	EDA	effective and efficient fpga synthesis through general functional decomposition	2003	-5.165111453075047	10.553910501861454	2334596
2334598	NLP	design rules for producing logically complete two-process interactions and communications protocols	1978	-5.183874993057464	9.982725683811475	2334625
2334646	EDA	critical area extraction of extra material soft faults	1995	-4.9977152750534035	10.918566396030963	2334673
2334993	EDA	sat based atpg using fast justification and propagation in the implication graph	1999	-5.044684604191278	9.977436016820944	2335020
2336195	EDA	harzard-based atpg for improving delay test quality	2015	-5.2147043157308985	11.20225445661835	2336222
2336513	EDA	mutation rate for evolvable hardware	2005	-4.897274730570332	9.577015202134652	2336540
2337570	EDA	analog layout synthesis with knowledge mining	2015	-4.091388727732788	10.753248223667676	2337597
2338188	ML	minimization of ambiguity in parametric fault diagnosis of analog circuits: a complex network approach	2012	-4.776100968515076	9.673869132868123	2338215
2338210	EDA	arithmetic circuit classification using convolutional neural networks	2018	-4.749275517609626	10.243853013774995	2338237
2338651	EDA	formal verification of analog circuit parameters across variation utilizing sat	2013	-4.873871068350732	10.790851550033672	2338678
2338934	EDA	resolution of encoding conflicts by signal insertion and concurrency reduction based on stg unfoldings	2006	-4.7707829455592	9.944260505426524	2338961
2339326	EDA	mosview: a graphical tool for mos analog design	2003	-4.2134210709850874	10.883241843452476	2339353
2339340	EDA	application of automated model generation techniques to analog/mixed-signal circuits	2007	-4.014774545418862	10.699704799266673	2339367
2340085	EDA	dynamic fault diagnosis for sequential circuits on reconfigurable hardware	1998	-4.688187144442691	11.065921576191569	2340112
2340191	EDA	fault diagnosis for linear analog circuits with symbolic analysis and reduced observable point set	2001	-4.843616308211568	10.079878010407807	2340218
2340780	SE	towards automatic failure analysis of complex ics through e-beam testing	1986	-4.4800186656741605	11.154610651277073	2340807
2341784	EDA	high-level test synthesis: a survey from synthesis process flow perspective	2014	-3.4932761594080253	11.115269486018693	2341811
2342144	EDA	improving test coverage by measuring path delay time including transmission time of ff	2013	-4.0644284891414575	10.190377616707543	2342171
2342295	AI	a high-speed test-generation method using a test generation circuit	1990	-4.560636285164497	9.978403294567302	2342322
2345850	EDA	lsi testing techniques	1983	-4.373900721589174	10.486609627381467	2345877
2345889	Arch	second generation bandwidth engine® ic breaks 4.5 billion accesses/sec	2013	-3.5126972904621776	10.518805537001578	2345916
2346745	EDA	the critter system -- automated critiquing of digital circuit designs	1984	-3.4970993788522136	10.846741347655897	2346772
2347034	EDA	fast functional testing of delay-insensitive circuits	1995	-5.101984339392936	10.87685235975424	2347061
2348530	EDA	semi-algorithmic test pattern generation	2006	-4.6923023571227445	10.592549317486801	2348557
2349400	EDA	salvaging test windows in bist diagnostics	1998	-4.975817845948162	10.514833422356613	2349427
2349569	AI	component-ontological representation of function for reasoning about devices	1998	-3.585596273763441	10.525959288845355	2349596
2350182	Robotics	development of a self-adjusting lighting system based on the user density and mobility	2012	-4.033386626203143	9.780703356870806	2350209
2351403	EDA	optimized synthesis of asynchronous control circuits from graph-theoretic specifications	1992	-5.108006475931641	10.126007471445432	2351430
2351735	EDA	the implementation of a state machine compiler	1987	-3.7713260633233983	11.273233007752895	2351762
2352085	EDA	assertion checking of behavioral descriptions with nonlinear solver	2005	-3.5908212299780136	10.710063297105911	2352112
2354227	EDA	hierarchical layout verification for submicron designs	1990	-4.597984140417285	10.709562267486811	2354254
2354238	EDA	efficient combination of trace and scan signals for post silicon validation and debug	2011	-5.256907219547871	11.219992806235616	2354265
2354264	EDA	solving satisfiability problems using field programmable gate arrays: first results	1996	-4.022498603001603	9.866619161921935	2354291
2355079	EDA	event suppression by optimizing vhdl programs	1998	-4.692974267158717	10.735518302188018	2355106
2355099	EDA	verifying sequential equivalence using atpg techniques	2001	-5.240123317490159	10.05412577036792	2355126
2356731	EDA	design of test generator for embedded self-testing	2015	-5.221960376862937	11.143447169374195	2356758
2356807	EDA	a study of applying rfid for heat block management in ic packaging factory	2010	-4.424377810135546	10.610968332884513	2356834
2357504	Embedded	live demonstration: a scaled-down version of the brainscales wafer-scale neuromorphic system	2012	-3.5048881410082746	10.941415699359736	2357531
2357734	EDA	xprova: formal verification tool with built-in metastability modeling	2017	-4.147429059600246	10.80668118093642	2357761
2358567	EDA	path delay fault simulation on large industrial designs	2006	-5.160626439835413	10.756711288682975	2358594
2358601	EDA	testability improvements based on the combination of analytical and evolutionary approaches at rt level	2002	-5.274240580444009	10.38759946050201	2358628
2359816	EDA	extracting gate-level networks from simulation tables	1998	-3.4126008621946085	10.935465442172005	2359843
2360466	EDA	a perturbation based fault modeling and simulation for mixed-signal circuits	1997	-5.2368534625375265	10.953650074274957	2360493
2361550	Logic	hfmv: hybridizing formal methods and machine learning for verification of analog and mixed-signal circuits	2018	-5.046655411336043	11.114214902784367	2361577
2362707	EDA	yet another silicon compiler	1985	-3.605885102137708	11.135827402803995	2362734
2363128	EDA	hardware implementations of rough set methods in programmable logic devices	2013	-3.9837518439323385	10.30059987806581	2363155
2363306	EDA	a mos modelling technique for 4-state true-value hierarchical logic simulation or karnough knowledge	1981	-4.705589268416901	10.781631849637026	2363333
2363539	EDA	guest editorial: power modeling, estimation and optimization in vlsi systems	2002	-3.45937073498481	10.95152218629178	2363566
2363835	EDA	highly tailored computational electromagnetics methods for nanophotonic design and discovery	2013	-3.5497611058670815	10.281471625823851	2363862
2364018	EDA	an automatic hierarchical delay analysis tool	1994	-4.385619379537055	10.964097943061473	2364045
2364090	SE	spurious activation analysis of safety-instrumented systems	2016	-4.6436602965589655	9.844759396875627	2364117
2364604	Robotics	block-based neural networks	2001	-4.217723831570717	9.54998474083719	2364631
2364964	EDA	on path-based learning and its applications in delay test and diagnosis	2004	-4.937430303347752	10.926298610144922	2364991
2365337	Arch	coupling reduction analysis of bus-invert coding	2005	-4.18735715655187	10.336136713152204	2365364
2366183	EDA	testability analysis based on structural and behavioral information	1993	-4.373975224662348	10.858780577427936	2366210
2366419	EDA	adaptive bacterial foraging driven datapath optimization: exploring power-performance tradeoff in high level synthesis	2015	-4.9646323459246915	9.480815719789463	2366446
2366499	EDA	using boundary scan description language in design	1991	-3.6575673623592246	11.251426882667856	2366526
2366823	Visualization	fabrication technology and electronical characteristics of pt/tio2-x/tio2/tio2+x/pt nano-film memristor	2017	-3.9252516368533286	10.383362645948257	2366850
2367820	EDA	functional test generation for digital circuits described using binary decision diagrams	1986	-5.040615590810848	10.707849322411674	2367847
2369458	HCI	a defect-tolerant and fully testable pla	1988	-5.014877230976299	11.202231822163016	2369485
2369491	EDA	efficient coverage-driven stimulus generation using simultaneous sat solving, with application to systemverilog	2014	-4.587097283875231	10.170441629804746	2369518
2369689	EDA	hlsim-a new hierarchical logic simulator in apl	1992	-4.6770547550629225	10.973938514600368	2369716
2370887	EDA	evolutionary design of analog circuits with a uniform-design based multi-objective adaptive genetic algorithm	2005	-5.229520728797391	9.373404807583237	2370914
2371014	EDA	rt level testability analysis to reduce test application time	1997	-4.299846832052415	10.606671591878436	2371041
2371743	NLP	fanhat: fanout oriented hierarchical automatic test generation system	1989	-5.0161341345976815	10.414283089561325	2371770
2373385	EDA	a control path aware metric for grading functional test vectors	2016	-4.689044223138296	11.02562171492718	2373412
2373676	EDA	an efficient evaluation and vector generation method for observability-enhanced statement coverage	2005	-4.308897313941931	10.458028389674464	2373703
2374881	EDA	top-down heterogeneous synthesis of analog and mixed-signal systems	2006	-4.592294742677958	10.421897713837089	2374908
2375024	EDA	functional vectors generation for rt-level verilog descriptions based on path enumeration and constraint logic programming	2005	-4.5278545786485225	10.476280607362682	2375051
2375562	EDA	automated synthesis of pseudo-exhaustive test generator in vlsi bist design	1994	-5.2489561524270165	10.91497926434601	2375589
2375722	EDA	speculation techniques for high level synthesis of control intensive designs	2001	-3.4114605684757398	11.021501803738992	2375749
2375747	EDA	deductive fault simulation for sequential module circuits	1988	-5.093208186361752	10.29336191789502	2375774
2376173	SE	performance evaluation of two allocation schemes for combinatorial group testing fault isolation	2007	-5.0545631546702845	11.095176375923936	2376200
2376228	EDA	using binary decision diagrams to speed up the test pattern generation of behavioral circuit descriptions written in hardware description languages	1994	-4.543667937038818	10.609001112714529	2376255
2377947	EDA	evolutionary digital circuit design with fast candidate solution establishment in field programmable gate arrays	2014	-4.457943089890068	9.743796428926524	2377974
2378340	EDA	verification testing	1982	-5.0545420803834125	10.457329344380586	2378367
2378620	EDA	area-efficient lut-like programmable logic using atom switch and its delay-optimal mapping algorithm	2017	-3.5312587520133043	10.829165766787627	2378647
2378723	EDA	bounds on algorithm-based fault tolerance in multiple processor systems	1986	-4.979525946579108	9.448764874244402	2378750
2379204	SE	online information utility assessment for per-device adaptive test flow	2018	-5.176854057955491	10.919701011783788	2379231
2379935	EDA	hierarchical test generation with built-in fault diagnosis	1996	-5.26408336699786	10.723181036256461	2379962
2380417	EDA	a mixed-mode simulator	1980	-4.734923341062071	11.10289730420044	2380444
2382345	DB	bypassing bdd construction for reliability analysis	2000	-4.469262083687815	10.072054089451454	2382372
2383248	EDA	a module-level three-stage approach to the evolutionary design of sequential logic circuits	2012	-5.186864999323286	9.681990416392397	2383275
2383523	EDA	maelstrom: efficient simulation-based synthesis for custom analog cells	1999	-3.952994468032256	10.899666364328954	2383550
2384988	EDA	automatic verification stimulus generation for interface protocols modeled with non-deterministic extended fsm	2009	-3.846685397463295	10.985063606924818	2385015
2385830	EDA	switching network logic approach to sequential mos circuit design	1989	-5.0914458688423565	10.842076696868649	2385857
2385996	EDA	defect tolerant molecular electronics: algorithms, architectures, and atoms	2000	-3.6506864625052153	10.02623633842275	2386023
2390175	EDA	template-based circuit understanding	2014	-4.036238860697178	10.568750221006683	2390202
2390435	EDA	d^3fs: a demand driven deductive fault simulator	1988	-4.6655650782891565	10.640769163672072	2390462
2390583	EDA	robust design with virtual tests of mixed-signal circuits in vhdl-ams	2002	-5.236849726729973	11.140918150730293	2390610
2391370	Logic	performance analysis for genetic quantum circuit synthesis	2010	-4.672762439695278	9.455812097840248	2391397
2391584	EDA	extraction and lvs for mixed-domain integrated mems layouts	2002	-4.292423862571375	11.208783265030151	2391611
2391675	EDA	automatic generation of assertions for formal verification of powerpc microprocessor arrays using symbolic trajectory evaluation	1998	-3.717778434826353	10.620685319106572	2391702
2391932	Logic	transformation of equational specification by means of genetic programming	2002	-4.697602094859887	9.535803497763707	2391959
2392198	EDA	complete properties extraction from simulation traces for assertions auto-generation	2015	-4.532181342495719	10.368545840158587	2392225
2393757	EDA	ali: a procedural language to describe vlsi layouts	1982	-3.5396582211667647	10.696268077606064	2393784
2394510	EDA	an automated sat-based method for the design of on-chip bit-flip detectors	2017	-4.786428950143214	10.707669347274868	2394537
2394960	Graphics	automatic data path synthesis	1983	-3.3912071191684223	11.133555060853743	2394987
2395351	EDA	algorithms for current monitor based diagnosis of bridging and leakage faults	1992	-4.6260248656297716	10.53859230638314	2395378
2395507	EDA	hierarchical exploration and selection of transistor-topologies for analog circuit design	2006	-4.696032916432503	10.682925746569236	2395534
2395524	EDA	tao: regular expression-based register-transfer level testability analysis and optimization	2001	-4.5298073894701005	10.822177984500863	2395551
2395611	EDA	parallelized critical path search in electrical circuit designs	2009	-3.4177759403689705	9.8983304471059	2395638
2397218	EDA	algorithmic aspects of area-efficient hardware/software partitioning	2006	-3.516531286225193	9.890999344654144	2397245
2397328	EDA	representations for a rule based assistant for designing combinational circuits	1985	-3.574049005832087	10.533147363701671	2397355
2397781	EDA	functional verification of power gated designs by compositional reasoning	2009	-4.775963129145076	10.606797808323929	2397808
2398140	EDA	checking and deriving module paths in verilog cell library descriptions	2010	-4.871517670060169	10.671995117276609	2398167
2398280	EDA	research and implementation of a high speed test generation for ultra large scale combinational circuits	1999	-4.994507630043698	10.840701142472774	2398307
2398318	Arch	phase-aware optimization in approximate computing	2017	-3.4477696653723777	9.774403876621513	2398345
2399990	EDA	a vxi driver-sensor instrument wlth large tester architecture	1992	-3.514257588986721	11.02808247122032	2400017
2400543	SE	knowledge representation and reasoning in a software synthesis architecture	1992	-4.027112055785964	10.602720981911602	2400570
2400868	EDA	sat-based test pattern generation with improved dynamic compaction	2014	-4.843838507340534	9.764162608421557	2400895
2401096	EDA	state assignment algorithms for parallel controller synthesis	1992	-4.769563914122246	10.382758155684007	2401123
2402231	Logic	comparing topological, symbolic and ga-based atpgs: an experimental approach	1996	-4.717515593293023	10.052902187021406	2402258
2402491	EDA	a simulation-based method for generating tests for sequential circuits	1990	-4.987266953661138	10.178907293146137	2402518
2402562	EDA	fault diagnosis and logic debugging using boolean satisfiability	2003	-4.668010897181941	9.915501617671564	2402589
2403127	EDA	taste: testability analysis engine and opened libraries for digital data path	2008	-4.7164099183568	11.26680324232125	2403154
2403270	Vision	"""another comment on """"negative radix conversion"""""""	1971	-3.701583894247664	9.491078430290004	2403297
2403446	NLP	time-to-market: an issue in mixed-signal vs. analogue	1992	-3.741954807555449	11.166637184389854	2403473
2403591	EDA	evolutionary techniques applied to hardware optimization problems: test and verification of advanced processors	2007	-3.905948561610092	10.786561236132442	2403618
2403837	EDA	analysis and reduction of the voltage noise of multi-layer 3d ic with multi-paired power delivery network	2017	-4.156015141354613	10.982057673433196	2403864
2404243	Robotics	error correction in mobile robot map learning	1992	-4.311766812813241	10.25553200951783	2404270
2404995	EDA	solving the soc test scheduling problem using network flow and reconfigurable wrappers	2003	-3.643958461934741	9.890085592787852	2405022
2406321	EDA	fault diagnosis and logic debugging using boolean satisfiability	2005	-4.7161475610157355	10.371209100399668	2406348
2407309	EDA	structured analog circuit and layout design with transistor array	2013	-3.7788232630363723	9.944990244559186	2407336
2407926	Logic	on-the-fly reduction of stimuli for functional verification	2010	-4.085496664315564	11.224488088981929	2407953
2409061	EDA	a drc-based algorithm for extraction of critical areas for opens in large vlsi circuits	1999	-4.845029780475388	10.463493870617157	2409088
2410214	EDA	evaluation of static variable ordering heuristics for mdd construction	2002	-4.800971096342126	9.868960535683037	2410241
2410645	EDA	a hybrid fault simulator for synchronous sequential circuits	1994	-5.214826876386367	10.328906092538793	2410672
2412411	EDA	diagnosis of multiple physical defects using logic fault models	2010	-5.105654966692849	11.184499037267594	2412438
2413832	EDA	structural and behavioral synthesis for testability techniques	1994	-4.713968873370066	10.782299741701898	2413859
2414394	EDA	fpga based chip emulation system for test development and verification of analog and mixed signal circuits (abstract only)	2010	-3.8097683876518302	11.256475413885873	2414421
2415000	EDA	diagnostic test generation for sequential circuits	2000	-5.273781282013157	10.807197931182657	2415027
2415035	EDA	a hybrid distributed test generation method using deterministic and genetic algorithms	2005	-4.020977908618098	9.437737909824158	2415062
2416190	EDA	experience in functional-level test generation and fault coverage in a silicon compiler	1990	-4.6056183248755245	11.15189784317846	2416217
2417200	AI	neural network recognition of electronic malfunctions	1992	-4.758229952555678	10.624265942429627	2417227
2417208	EDA	hardware accelerators for cartesian genetic programming	2008	-3.766594065441162	9.73091407236932	2417235
2417526	EDA	mixmos: a mixed-level simulator for digital mos circuits using a new algebraic approach	1990	-4.52819856311196	10.833323416109073	2417553
2420114	Logic	a survey of hybrid techniques for functional verification	2007	-3.7513791958566176	10.530903809118202	2420141
2420214	EDA	generation of test cases for hardware design verification of a super-scalar fetch processor	1996	-3.4156621222374346	11.091001501858127	2420241
2420645	Logic	abstraction discovery and refinement for model checking by symbolic trajectory evaluation	2014	-4.334613493322831	10.29209458341657	2420672
2421983	EDA	a new circuit representation method for analog circuit design automation	2008	-5.260415603952536	9.65530535415642	2422010
2422643	EDA	testing logic circuits at different abstraction levels: an experimental evaluation	2016	-4.3145522416486815	10.798605235185812	2422670
2422889	SE	march sl: a test for all static linked memory faults	2003	-4.642359961042604	10.942968619436817	2422916
2423713	EDA	a structural approach to state space decomposition for approximate reachability analysis	1994	-4.962573368083229	10.346880461799175	2423740
2424605	SE	stein: speeding up evaluation activities with a seamless testing environment integrator	2018	-3.411258157935621	9.579011518736012	2424632
2424963	Arch	multiple-level concatenated coding in embryonics: a dependability analysis	2005	-3.759685019274772	11.164915322360695	2424990
2425461	SE	a dfsm-based protocol conformance testing and diagnosing method	2011	-4.133045926758384	10.310268144373818	2425488
2426078	Robotics	a route system based on genetic algorithm for coarse-grain reconfigurable architecture	2009	-3.5371775428103684	9.83822367696308	2426105
2426100	HCI	automated functional coverage directed for complex digital systems	2014	-4.195875240811969	10.843681790710061	2426127
2426448	EDA	a floorplan aware high-level synthesis algorithm with body biasing for delay variation compensation	2017	-3.9728264010843413	10.816000311379607	2426475
2426765	EDA	fuzzy logic synthesis with genetic algorithms	1991	-3.8769479417768724	9.82720081684195	2426792
2427647	EDA	ivams: intelligent metamodel-integrated verilog-ams for circuit-accurate system-level mixed-signal design exploration	2013	-4.993270559081727	9.759145867011489	2427674
2427909	EDA	non-regression approach for the behavioral model generator in mixed-signal system verification	2017	-4.308492930886524	11.054882570044418	2427936
2428635	EDA	astrx/oblx: tools for rapid synthesis of high-performance analog circuits	1994	-4.346516936431196	11.070744040974457	2428662
2428683	EDA	initialization of sequential circuits and its application to atpg	1996	-5.172217265291688	10.476610546029953	2428710
2430235	AI	on the verification of state-coding in stgs	1992	-5.039834424251744	10.020055649415822	2430262
2430856	ML	mathematics of program construction applied to analog neural networks	1989	-4.640125668401423	9.738693754175424	2430883
2431328	EDA	control signal multiplexing based asynchronous data transfer scheme using multiple-valued bidirectional current-mode circuits	2005	-3.5532996508141377	10.680550018991944	2431355
2433098	EDA	efficient boolean characteristic function for timed automatic test pattern generation	2009	-5.246307175643628	10.2846094146995	2433125
2433630	EDA	logic simulation and fault analysis of a self-checking switching processor	1972	-3.567178928624104	11.135596423334905	2433657
2433697	EDA	simulation of non-classical faults on the gate level-fault modeling	1993	-5.142828923621669	11.160044412702137	2433724
2434167	EDA	automated debugging with high level abstraction and refinement	2009	-3.382419873694208	11.132536165452928	2434194
2434822	EDA	hierarchical vlsi fault tracing by successive circuit extraction from cad layout data in the cad-linked eb test system	1997	-5.008709547183598	10.734432669060089	2434849
2434870	EDA	test-purpose-based test generation for distributed test architectures	2001	-3.8133134964034414	9.933224989656413	2434897
2434931	Theory	a fast modular arithmetic algorithm using a residue table (extended abstract)	1988	-3.886463814410377	9.608096830544842	2434958
2436114	EDA	synthesis of asynchronous control circuits with automatically generated relative timing assumptions	1999	-3.705566773312549	11.09380996482236	2436141
2436286	NLP	a space-continuous temperature calculation using an analogue hardware description language	1998	-3.5272222704818343	10.058141747800653	2436313
2436875	EDA	graph-based evolutionary design of arithmetic circuits	2002	-5.175609206903407	9.710209996362616	2436902
2437024	EDA	synthesis of quantum circuits for dedicated physical machine descriptions	2015	-4.146927992755531	11.182363793414993	2437051
2438950	EDA	fortifying analog models with equivalence checking and coverage analysis	2010	-3.8983164051985177	11.020289931774897	2438977
2439430	Arch	automated methods for eliminating x bugs	2014	-4.641018218482166	11.154342561558748	2439457
2441400	EDA	speeding up behavioral test pattern generation using an algorithmic improvement	1994	-4.798196380751785	10.66301982342161	2441427
2441499	ML	exploiting don't cares to minimize *bmds	2001	-5.160341451262523	10.201145792916364	2441526
2441787	EDA	towards a high-level power estimation capability	1995	-4.145266660795432	11.284977007346289	2441814
2442905	EDA	vlsi : how much fault coverage is enough ?	1981	-4.127018410118312	10.45251437621646	2442932
2443296	EDA	symbolic hazard-free minimization and encoding of asynchronous finite state machines	1995	-4.363887253095538	10.522952992989199	2443323
2444498	EDA	logic synthesis and verification algorithms	1996	-3.8388876101050182	11.095323698668912	2444525
2444936	EDA	an approximate voting scheme for reliable computing	2015	-3.626384104894715	9.937166788600862	2444963
2445133	EDA	an efficient energy estimation methodology for quasi delay insensitive template-based asynchronous circuits	2010	-3.9466794250314656	10.08468677047601	2445160
2445412	Vision	built-in self-test: assuring system integrity	1996	-4.349830499065046	11.249134198100435	2445439
2445530	EDA	main frame diagnosis support system	1989	-4.227191827213197	11.211876896642373	2445557
2445588	Theory	elimination of dynamic hazards from signal transition graphs	1996	-5.174044358424039	10.255534566843501	2445615
2446086	EDA	built-in self-test and fault diagnosis of fully differential analogue circuits	1994	-5.2413714148085795	11.102822125275305	2446113
2447082	EDA	design verification using logic tests	1991	-4.120966884035598	10.799526344749394	2447109
2448509	EDA	project verification and construction of superchip tests at the rtl level	2013	-3.5669883005649874	11.028645867591937	2448536
2448680	Embedded	implementing model redundancy in predictive alternate test to improve test confidence	2013	-4.921060510019707	10.621813245596591	2448707
2449831	EDA	closing the gap between process development and mixed signal design and testing	1999	-3.715220878918821	11.069159552938114	2449858
2449994	EDA	reliability improvement by the use of multiple-element switching circuits	1958	-4.678038896230403	10.000379299217203	2450021
2450110	EDA	built-in generation of functional broadside tests	2011	-5.277803659356368	11.067231638062923	2450137
2450622	Metrics	fourier-assisted machine learning of hard disk drive access time models	2013	-3.9319142663389552	9.80861697212203	2450649
2450747	EDA	detecting hard faults with combined approximate forward/backward symbolic techniques	1994	-5.060460476294076	9.856020565707007	2450774
2451228	EDA	removing hazards in multi-level logic optimization for generalized fundamental-mode asynchronous circuits	2008	-4.919366468546629	10.808403791136586	2451255
2452059	EDA	isolation of failing scan cells through convolutional test response compaction	2007	-5.208530336700632	10.533267548143904	2452086
2452069	Logic	a comprehensive system-on-chip logic diagnosis	2010	-4.5074627597404735	10.497248643194453	2452096
2453102	EDA	software transformations for sequential test generation	1995	-4.814575079273821	10.899781734447709	2453129
2454262	EDA	built-in self test and calibration of rf systems for parametric failures	2007	-3.947854165309284	10.247553466401328	2454289
2455539	EDA	symbolic layout compaction review	1988	-3.6414119813412458	10.875719443045373	2455566
2455779	Visualization	circuit testing using the principles of self–nonself discrimination	2008	-4.845402553717924	10.277638382004763	2455806
2456212	Robotics	exploiting ghost-fsms as a bist structure for sequential machines	2003	-5.129317000532419	11.068886496838443	2456239
2456402	EDA	the dynamic reduction of fault simulation	1993	-4.9501317897314285	10.906139251690695	2456429
2457319	EDA	scalable algorithms and design for debug hardware for test, validation and security of mixed signal/rf circuits and systems	2017	-3.484872768677732	10.489436996278092	2457346
2457664	Robotics	an fmux architecture: data modularization and mixed-mode system modeling	2002	-4.023765387844226	10.517681901214932	2457691
2458812	EDA	a new approach for automatic fault diagnosis in analogue circuits	1990	-5.171459104662183	10.658638520902633	2458839
2460117	EDA	group theoretical aspects of reversible logic gates.	1999	-3.9914280631329295	9.826772484948886	2460144
2460175	Networks	advances in pcb routing	2012	-4.03588119080092	11.122313569173395	2460202
2460608	EDA	enhancing topological atpg with high-level information and symbolic techniques	1998	-5.217239050116532	10.299727092823806	2460635
2460848	EDA	a static analysis for the minimization of voters in fault-tolerant circuits	2018	-5.137827993178616	10.383018405986547	2460875
2461094	EDA	thermal investigations of integrated circuits in systems at therminic'11	2013	-3.6599703585068637	10.197069061400788	2461121
2461493	EDA	automatic constraint based test generation for behavioral hdl models	2008	-3.488637288683492	10.675387911377813	2461520
2461679	EDA	deep-submicron noise	1998	-3.66880621030772	10.389509752246603	2461706
2462010	EDA	why partial design verification works better than it should	1988	-4.397879339860045	10.13712746855543	2462037
2462320	EDA	a discussion on test pattern generation for fpga - implemented circuits	2001	-4.829646705857764	11.171285493657756	2462347
2463109	EDA	a hybrid engine for the placement of domain-specific reconfigurable arrays	2007	-4.984284726325263	10.40693004423879	2463136
2463415	SE	a novel topsis-based test vector compaction technique for analog fault detection	2012	-5.091815579765224	10.403526170516557	2463442
2463554	EDA	optimal design and sequential analysis of vlsi testing strategy	1988	-5.115127210686054	10.695538131427938	2463581
2464380	EDA	a heuristic fault dictionary reduction methodology	2007	-4.666222923910218	10.102017115782902	2464407
2465508	EDA	vega: a verification tool based on genetic algorithms	1998	-4.835473430462916	10.091795906989447	2465535
2466100	EDA	tri-state bus conflict checking method for atpg using bdd	1993	-5.1134952340751685	10.900988158527047	2466127
2467270	EDA	hazard correction in synchronous sequential circuits	1975	-4.474109398270329	10.289303387680595	2467297
2467957	EDA	practical advances in asynchronous design and in asynchronous/synchronous interfaces	1999	-3.9786984780135968	10.826667835253632	2467984
2468470	Arch	risa: a hardware platform for evolutionary design	2007	-3.972184530432811	10.276997154610411	2468497
2469470	EDA	an algorithm to generate random large combinational circuits	1993	-5.132956066440176	11.151132451433456	2469497
2469892	EDA	impact of high level functional constraints on testability	1993	-3.778998614750442	11.100616970911586	2469919
2470427	EDA	effective parallel processing techniques for the generation of test data for a logic built-in self test system	2000	-5.046310493211824	10.924322831174354	2470454
2470495	EDA	synthesis of vhdl arrays on ram cells	1992	-4.513469446912598	11.188218532715847	2470522
2471169	EDA	using error latch trace to obtain diagnostic information	1981	-4.051006587923422	11.00743216067426	2471196
2472971	EDA	accelerating fpga routing using architecture-adaptive a* techniques	2005	-3.790626373670485	9.836125840321873	2472998
2473760	EDA	designing digital systems - ssi and msi vs. lsi and vlsi	1987	-3.5457661678911414	11.219704479918883	2473787
2474148	EDA	measuring cadet performance by means of fittest_bench06 benchmark circuits	2008	-3.8490715696096807	10.044506488874694	2474175
2474354	Logic	bit-level analysis of an srt divider circuit	1996	-5.013781700393585	10.304537983122168	2474381
2474928	EDA	an automated passive analog circuit synthesis framework using genetic algorithms	2007	-5.031788075648836	9.63623718000831	2474955
2474932	EDA	parallel x-fault simulation with critical path tracing technique	2010	-5.274136356493017	10.796052179822658	2474959
2475558	EDA	analog functional simulator for multilevel systems	1991	-4.121026701419538	10.668503410578543	2475585
2475718	EDA	computer algebraic approach to verification and debugging of galois field multipliers	2018	-5.274681346565172	10.147366923879867	2475745
2476137	EDA	a novel framework for retiming using evolutionary computation for high level synthesis of digital filters	2015	-4.524042889597347	9.892064654368516	2476164
2476847	EDA	performance bound analysis and retiming of timed circuits	2008	-5.243850057425842	10.434955786594953	2476874
2477447	EDA	automation and optimization of coverage-driven verification	2015	-4.576796115247013	10.170465112876157	2477474
2477501	EDA	: a testable pla design with minimal hardware and test set	1985	-4.308030171420053	10.212153166885999	2477528
2477549	EDA	gapsys: a ga-based tool for automated passive analog circuit synthesis	2007	-5.283923640470033	9.77570447324078	2477576
2477706	EDA	minimising impact of wire resistance in low-power crossbar array write scheme	2017	-3.84960232650332	10.89910954334354	2477733
2478142	SE	constructing control process for wafer defects using data mining technique	2004	-4.943857720368945	11.24026845687938	2478169
2478628	AI	evolutionary techniques for minimizing test signals application time	2002	-4.111663376605978	9.927441085652829	2478655
2478649	EDA	applying simulated evolution to high level synthesis	1993	-4.088212334470404	9.77438823191108	2478676
2479815	EDA	a metric for test set characterization and customization toward fault diagnosis	2013	-4.751381984696785	10.715994813534296	2479842
2480606	EDA	occom: efficient computation of observability-based code coverage metrics for functional verification	1998	-4.373383644991603	10.4547246689468	2480633
2480781	HPC	a new framework for generating optimal march tests for memory arrays	1998	-4.912045439471588	10.629020696329016	2480808
2483492	EDA	neuro-sram technology	2012	-4.34147625485853	10.995119638637021	2483519
2483775	EDA	powerpctm array verification methodology using formal techniques	1996	-4.006334418752534	10.736626202215225	2483802
2483899	EDA	algorithmic nonlinear macromodeling: challenges, solutions and applications in analog/mixed-signal validation	2013	-4.689602902861472	10.61851715113412	2483926
2484124	Theory	investigation of tcads models for characterization of sub 16 nm in _0.53 ga _0.47 as finfet	2017	-4.2403473593318015	10.445396502527382	2484151
2485467	EDA	parallel pattern fault simulation of path delay faults	1989	-5.178976227123637	10.877223122967544	2485494
2485536	EDA	live demonstration: high-level optimization of σδ modulators using multi-objetive evolutionary algorithms	2016	-4.735403212244229	10.206292676505056	2485563
2488247	EDA	efficient bmc for multi-clock systems with clocked specifications	2007	-4.517351280767769	10.599326848958432	2488274
2488325	EDA	"""correction to """"interconnect synthesis without wire tapering"""""""	2002	-3.760467730348668	10.200804303357048	2488352
2489322	EDA	layout-aware pattern evaluation and analysis for power-safe application of transition delay fault patterns	2012	-3.887779697536375	10.194839809723264	2489349
2490629	EDA	increasing robustness of sat-based delay test generation using efficient dynamic learning techniques	2009	-5.223631346476912	11.075116483923562	2490656
2490789	EDA	specification-driven directed test generation for validation of pipelined processors	2008	-3.998228997038337	10.720913003804242	2490816
2492788	EDA	the mutating metric for benchmarking test	2000	-4.205864698152476	11.107519820445608	2492815
2492969	AI	reconfigurable architectures: a new vision for optimization problems	1997	-3.5198957403477062	9.608615140713539	2492996
2493498	EDA	incremental design debugging in a logic synthesis environment	2005	-4.845395961116945	10.425257932475754	2493525
2493680	EDA	trustworthy genetic programming-based synthesis of analog circuit topologies using hierarchical domain-specific building blocks	2011	-5.0265901463412455	9.656250173599318	2493707
2494475	EDA	automatic validation of protocol interfaces described in vhdl	2000	-3.559445708352079	11.090532466968336	2494502
2495028	Arch	constraint generation for software-based post-silicon bug masking with scalable resynthesis technique for constraint optimization	2011	-4.367615178454576	10.882537613316948	2495055
2495369	Theory	a new class of optimal vlsi networks for multidimensional transforms	1990	-3.501165579216148	9.757773846887194	2495396
2495378	EDA	a graph-based approach to optimal scan chain stitching using rtl design descriptions	2012	-4.89615544381904	10.539045593761523	2495405
2495726	EDA	fault isolation in grey systems	1988	-4.923707204535799	10.579079970812387	2495753
2495780	EDA	automatic clock abstraction from sequential circuits	1995	-3.66911768302446	10.871838411050117	2495807
2497704	EDA	a localized probabilistic approach to circuit analysis	2003	-3.9967483334125777	9.971733335645254	2497731
2498394	EDA	packaging design concept simulator for electronic circuit	2000	-3.919886351973862	10.232741586009023	2498421
2498465	Theory	aquisition of multipliers: learning a new class of number	2012	-3.8789425863196834	9.630964206235225	2498492
2498676	EDA	efficient delay test generation for modular circuits	1996	-5.202985339724164	10.486460866189448	2498703
2498678	Theory	optimum allocation of stand-by systems	1969	-4.3985042220664425	10.032164455117641	2498705
2499097	Logic	analysis of cellular automata and genetic algorithm based test pattern generators for built in self test	2012	-5.06503476441901	9.762156805667551	2499124
2499178	Arch	coping with saturating projection stages in rmpi-based compressive sensing	2012	-5.080345071035572	10.992683851876583	2499205
2499902	EDA	multi-level fault simulation of digital systems on decision diagrams	2002	-5.124624648541632	10.574378442729293	2499929
2500051	EDA	an enhanced cut-points algorithm in formal equivalence verification	2001	-4.973958190527057	9.901369216810263	2500078
2500657	Logic	register transfer level synthesis: from theory to practice	1996	-3.5820122622578614	10.17262201854042	2500684
2500692	EDA	accurate polynomial metamodeling-based ultra-fast bee colony optimization of a nano-cmos phase-locked loop	2012	-4.473283963704198	10.186074070207695	2500719
2500755	EDA	partitioning by regularity extraction	1992	-3.562547687698171	10.519376995878627	2500782
2502004	EDA	investigation of a new genetic algorithm designed for system-on-chip realization	2006	-4.28689812510762	9.689233880848661	2502031
2502686	EDA	a 0-1 hardware/software partitioning algorithm over ip cores	2006	-3.7065310546931447	9.787057484136742	2502713
2504307	Robotics	behavioral fault simulation: implementation and experiments results	2002	-4.261579203594195	10.759963370542364	2504334
2504342	EDA	small-delay-fault atpg with waveform accuracy	2012	-5.238714550574	10.824764320860071	2504369
2504364	SE	studies of the sematech iddq test data	2002	-5.101517719035668	11.0400088481374	2504391
2504569	EDA	topological approach to symbolic pole–zero extraction incorporating design knowledge	2017	-4.627302953217356	10.326983681688596	2504596
2504865	EDA	metody akcelerace verifikace logických obvodů ; new methods for increasing efficiency and speed of functional verification	2015	-3.9553052435372216	11.056221575832325	2504892
2505275	EDA	a systematic ehw approach to the evolutionary design of sequential circuits	2016	-4.975455345739223	9.503011957510523	2505302
2505307	EDA	placement of hardware tasks on fpga using the bees algorithm	2011	-3.756899968577808	9.95575257252557	2505334
2505531	EDA	reordering-based test pattern reduction considering critical area-aware weighted fault coverage	2017	-4.124064575367429	10.164320506938749	2505558
2505997	SE	random test generation using concurrent logic simulation	1975	-4.918071492761332	10.317344785115008	2506024
2507356	EDA	a deductive method for simulating faults in logic circuits	1972	-4.9503619970854285	10.442112370990985	2507383
2507504	EDA	bencgen: a digital circuit generation tool for benchmarks	2008	-4.3730257787324796	10.444823664772725	2507531
2507627	EDA	synthesis of hardware for the control of digital systems	1982	-3.6472727913989282	10.745449902482031	2507654
2508334	EDA	multiple reset domains verification using assertion based verification	2017	-4.062511829564153	11.13342277474679	2508361
2510224	EDA	laygen - an evolutionary approach to automatic analog ic layout generation	2005	-4.995346825769281	10.388541654930183	2510251
2510977	ML	dsp synthesized signal source for analog testing stimulus and new test method	1985	-3.998005880414925	10.502662123102676	2511004
2511286	EDA	hardware trojan detection and classification based on steady state learning	2017	-5.26084851009409	11.014526789617056	2511313
2511881	EDA	an introduction into fault-tolerant quantum computing	2015	-4.0027758044012725	10.745463501883984	2511908
2511934	Visualization	a unified view of test compression methods	1987	-4.549438439557648	10.845821284275978	2511961
2511946	EDA	automatic generation of functional logic test programs through simulation	1970	-4.245239113249486	11.249199574944415	2511973
2512155	EDA	auto-interactive schematics to layout translation	1985	-4.628668422739751	10.709374515922699	2512182
2512412	SE	fully automated semiconductor operating condition testing	2006	-4.619476517468592	11.23796403670566	2512439
2512731	Logic	stimuli generation framework for testing multiple processes in vhdl	2014	-3.6465070123964267	10.968028804136507	2512758
2513031	Robotics	sequential fault diagnosis of modular systems	1984	-4.473013339894556	9.760273590160812	2513058
2515841	EDA	an error-controlled methodology for approximate hierarchical symbolic analysis	2000	-5.135858140812013	10.056458125957533	2515868
2516475	EDA	circuit profiling mechanisms for high-level atpg	2006	-3.976999210144852	11.089324169575217	2516502
2516590	EDA	veriful: verification using functional learning	1995	-5.065001349328216	10.13446232079494	2516617
2517240	EDA	fast hierarchical multi-level fault simulation of sequential circuits with switch-level accuracy	1993	-4.852084651337239	10.523977553193976	2517267
2517465	EDA	evaluating static cmos complex cells in technology mapping	2011	-3.742476776769864	10.176881812710867	2517492
2518530	EDA	modeling and accelerated mixed-signal simulation of a control system	2018	-3.4910823092724566	11.22099732278613	2518557
2520001	EDA	rex, automatic extraction of rt-level descriptions from integrated circuit layout data	1986	-3.738123564535437	10.210936423805151	2520028
2520386	EDA	force-directed list scheduling for digital microfluidic biochips	2012	-4.195498428743471	9.405168270799498	2520413
2521278	EDA	algorithms for the optimal state assignment of asynchronous state machines	1995	-4.5797072539931785	10.534797559707352	2521305
2521491	EDA	fault-tolerant in-memory crossbar computing using quantified constraint solving	2015	-5.148040220193108	10.324889793174675	2521518
2521495	EDA	a behavioral modeling system for cell compilers	1985	-3.541072121217212	11.049750475077307	2521522
2521911	Visualization	a note on a modified ternary simulator capable of initializing all fault machine memory elements	1973	-5.194054546724439	10.429039014488556	2521938
2522401	SE	orderly random testing for both hardware and software	2008	-5.252421689869691	9.980579015924194	2522428
2522634	EDA	methodology to design-for-testability automation for mixed-signal integrated circuits	2013	-3.7455608740439965	11.263832622469227	2522661
2523530	EDA	functional test generation based on word-level sat	2005	-4.719752625853472	9.989021668183376	2523557
2525381	EDA	improving evolutionary exploration to area-time optimization of fpga designs	2008	-4.166201893652748	9.986327778096651	2525408
2525467	Arch	redundancy effect on yield of binary tree rams	1991	-5.13426864880981	11.228176979622402	2525494
2525688	EDA	diagnosis of scan cells in bist environment	1999	-5.23374996773238	11.130333210561604	2525715
2528769	EDA	concurrent transient fault simulation for analog circuits	2003	-5.217760478675542	10.876493878023153	2528796
2530682	PL	optimal design of checks for error detection and location in fault-tolerant multiprocessor systems	1993	-5.0458919149291095	10.094896977449226	2530709
2530699	EDA	extraction of gate level models from transistor circuits by four-valued symbolic analysis	1991	-4.993338847675361	11.141953967735105	2530726
2530725	SE	exploiting moea to automatically geneate test programs for path-delay faults in microprocessors	2008	-4.816014598229071	10.606524343553039	2530752
2531222	EDA	fault diagnosis of analog circuits by operation-region model and x-y zoning method	2004	-5.21761543242671	10.845197531241183	2531249
2531492	EDA	incremental circuit simulation analysis for design modification and verification	2009	-4.714431306352004	10.892417792554475	2531519
2531837	EDA	a critical path delay check system	1981	-4.320732742644479	10.61214913215187	2531864
2532231	EDA	fast design-space exploration method for sw/hw codesign on fpgas	2014	-4.25910664872635	9.82183199086813	2532258
2532362	Logic	automatic verilog code generation through grammatical evolution	2005	-3.795706560487621	10.629916284218742	2532389
2532516	EDA	parallel graph colouring using fpgas	1997	-4.2475729710652415	9.655922502590242	2532543
2533976	SE	concurrent stimulus and defect magnitude optimization for detection of weakest shorts and opens in analog circuits	2016	-5.254167066798752	11.10922124100968	2534003
2534944	Embedded	clocking schemes for high-speed digital systems	1986	-4.300277562549858	11.083923510736554	2534971
2535244	EDA	a survey of bottom-up behavioral modeling methods for analog circuits	2003	-4.408961987376458	10.622064661046275	2535271
2535435	EDA	simplifying sequential circuit test generation	1994	-4.314017287815426	10.205462295911376	2535462
2535901	AI	an event-based architecture for solving constraint satisfaction problems	2015	-4.0116414269611385	11.184631382202015	2535928
2536285	EDA	statistical failure analysis of system timing	1984	-4.6789847216135945	10.83352306154807	2536312
2536495	EDA	concat: conflict driven learning in atpg for industrial designs	2008	-4.985392106185183	10.46270090154858	2536522
2536987	AI	improving fpga routing architectures using architecture and cad interactions	1992	-4.490068614338691	10.180275720341351	2537014
2537126	EDA	parallel genetic algorithms for simulation-based sequential circuit test generation	1997	-3.5946091986884205	9.574575001797054	2537153
2537658	EDA	nanoelectronic circuits	2010	-3.7937003930989097	10.217082581676664	2537685
2537699	EDA	automated floating-point to fixed-point conversion with the fixify environment	2005	-4.1490603288278685	9.761030116186546	2537726
2537992	EDA	simulation of large asynchronous logic circuits using an ambiguous gate model	1971	-4.867493376528425	11.193883723190279	2538019
2538068	Visualization	trade-offs in test data compression and deterministic x-masking of responses	2011	-4.835131376840079	11.222320770150398	2538095
2538330	AI	verification and diagnosis infrastructure of soc hdl-model	2012	-5.257395715381672	10.812785317037447	2538357
2538517	EDA	test generation for large logic networks	1977	-4.551866495660901	10.474965214156766	2538544
2539010	Robotics	digital implementation of fuzzy petri net based on asynchronous fuzzy rs flip-flop	2004	-3.623383625348368	10.707430655993141	2539037
2539936	EDA	high level fault modeling of asynchronous circuits	1995	-4.732941033112136	10.777979089126443	2539963
2540150	Crypto	evaluation criteria for physical random number generators	2009	-3.9552357754049017	9.396830982400733	2540177
2540715	EDA	design concept for a microprocessor-based temperature controller	1982	-3.5078354839159687	11.272394917862293	2540742
2540758	EDA	design and power analysis of new coplanar one-bit full-adder cell in quantum-dot cellular automata	2018	-4.901369945983221	11.218679743582666	2540785
2540839	EDA	the scan line approach to design rules checking: computational experiences	1984	-5.27369679927098	11.13626845839516	2540866
2541386	EDA	timing analysis of computer hardware	1982	-4.936769961440982	11.121057651714239	2541413
2541566	DB	interconnect-driven floorplanning with noise-aware buffer planning	2013	-3.9361787951551217	10.444451572443386	2541593
2542749	EDA	adaptive debug and diagnosis without fault dictionaries	2007	-4.3417423111063265	11.276773598467019	2542776
2545117	EDA	syrec: a programming language for synthesis of reversible circuits	2010	-3.5680548839446233	10.874234806960866	2545144
2546102	AI	formal verification and diagnosis of combinationalcircuit designs with propositional logic	1997	-4.851518014761524	10.259281134993264	2546129
2546496	SE	excitation, observation, and elf-md: optimization criteria for high quality test sets	2004	-5.056738798805854	10.994712734810822	2546523
2547367	EDA	splm: a flexible and accurate reliability assessment model for logic circuits	2019	-4.229103411576078	10.448452913017798	2547394
2547492	SE	a divide and conquer testing strategy for detection of multiple faults by sfdts	1986	-4.234243448523966	10.033752414429953	2547519
2548222	EDA	timed supersetting and the synthesis of large telescopic units	1998	-4.232103365980704	10.713860636572699	2548249
2548958	HCI	advancement of superconductor digital electronics	2012	-3.6028735647377257	10.08604423392598	2548985
2549277	EDA	analog vlsi circuit-level synthesis using multi-placement structures	2005	-5.2631822062611775	10.323873788402278	2549304
2549900	Arch	boolean decomposition of binary image operators	2002	-4.036479521891588	9.608507871220764	2549927
2550265	EDA	high performance data-path synthesis via communication metrics	1992	-4.251969370958733	11.256146958991305	2550292
2551917	EDA	fast detection of node mergers using logic implications	2009	-4.731867932172999	10.262483350059398	2551944
2552282	ML	neural networks-based optimization of vlsi wafer fabrication	1999	-3.442490653412463	9.862072388058635	2552309
2552670	EDA	data structures for boolean functions	2001	-4.421126760198446	9.527740838024672	2552697
2552675	ML	a behavioral approach to testability analysis for neural networks	1992	-4.295461802652391	10.495136007173985	2552702
2553608	EDA	combinational techniques for sequential equivalence checking	2010	-5.1258644903682375	10.065814869802466	2553635
2554320	HCI	a novel design in formal verification corresponding to mixed signals by differential learning	2017	-4.8815879370903845	10.928968801060961	2554347
2554739	EDA	improving verification coverage of analog circuit blocks by state space-guided transient simulation	2010	-4.774517966144511	10.482231292564963	2554766
2555502	EDA	approximate bdd optimization with prioritized ε-preferred evolutionary algorithm	2016	-5.103239652730488	9.914652417333976	2555529
2556231	EDA	fundamental mode and pulse mode operations of sequential circuits	1962	-4.190784363728861	10.36468642098266	2556258
2556427	Vision	a pulse-generator-free hybrid latch based flip-flop (phlff)	2012	-4.374868758314384	10.89676159655504	2556454
2556918	EDA	testing of asynchronous null conventional logic (ncl) circuits in synchronous-based desig	2007	-5.24639403352483	11.099154837832042	2556945
2557047	Arch	functional block identification in circuit design recovery	2016	-4.452183989410584	10.577880315836703	2557074
2557565	Logic	on-chip generation of primary input sequences for multicycle functional broadside tests	2018	-4.621050813954733	10.776759526573008	2557592
2557972	EDA	forecasting the efficiency of test generation algorithms for digital circuits	2000	-4.901608939699903	10.453105126845728	2557999
2558229	EDA	efficient march tests for a reduced 3-coupling and 4-coupling faults in random-access memories	2004	-5.106544990820863	11.045293236173773	2558256
2559010	EDA	fault-test analysis techniques based on logic simulation	1972	-4.942873993431949	10.503821892507117	2559037
2560263	EDA	triple module redundancy of a laser array driver circuit for optically reconfigurable gate arrays	2012	-4.198452658407963	10.930250094936962	2560290
2560298	Theory	fpga-based high-speed emulator of quantum computing	2003	-3.529418396910076	10.298314578785568	2560325
2560826	Theory	from design validation to hardware testing: a unified approach	1999	-3.9085013499655545	11.09383333691396	2560853
2560870	EDA	"""comments on """"nonlinear sequential circuits"""""""	1971	-4.523962730470495	10.044429365544776	2560897
2560953	Robotics	network initialization in a switch-level simulator	1995	-4.486486524121663	10.56496495327748	2560980
2561440	EDA	semiconductor test equipment viewed as an auto-alignment system	1985	-3.859171676610056	10.672307038913482	2561467
2561923	EDA	don't care minimization of multi-level sequential logic networks	1990	-4.752518284803811	9.814682290928603	2561950
2564322	EDA	esp: placement by simulated evolution	1989	-4.280583911769637	9.676167891524829	2564349
2565437	Theory	design of new multiplier/squarer using montgomery algorithm over gf(2m) based on cellular automata	2002	-3.7440365616617313	10.08761504568722	2565464
2565457	Logic	hardware verification	1985	-3.6622511669646363	10.998743686032235	2565484
2565460	SE	microsystem testing: challenge or common knowledge?	1998	-4.0376312245827135	11.248062639770934	2565487
2565730	ML	evolving structured programs with hierarchical instructions and skip nodes	1998	-4.058842901323358	10.150835911587516	2565757
2566071	EDA	test pattern generation for sequential mos circuits by symbolic fault simulation	1989	-5.293618785413903	10.47433982872482	2566098
2567582	EDA	scan path in cmos semicustom lsi chips ?	1984	-4.206632649496804	10.953605265169184	2567609
2567782	EDA	a discrete event systems approach to online testing of digital vlsi circuits	2004	-4.577221902254175	11.103908345750966	2567809
2567925	EDA	integrating path and timing analysis using instruction-level simulation techniques	1998	-5.152385013234043	10.532272173404543	2567952
2569171	EDA	a vertically integrated vlsi design environment	1983	-3.3853433407901115	11.276390603508444	2569198
2569415	EDA	semi-formal verification of the quasi-static behavior of mixed-signal circuits by sat-based property checking	2004	-4.072530873958252	10.163677421452396	2569442
2569541	EDA	a clockless future for systems on chip	2003	-3.4401798112424014	10.750628160408242	2569568
2569906	Logic	an architectural level test generator based on nonlinear equation solving	1993	-4.906057285398155	10.049598095067346	2569933
2572427	EDA	gatto: an intelligent tool for automatic test pattern generation for digital circuits	1994	-4.263144970750004	10.054998715383533	2572454
2572741	EDA	decision diagrams in synthesis - algorithms, applications and extensions	1997	-3.7048013358441394	11.059307680868622	2572768
2572858	EDA	hierarchical design based on a calculus of nets	1987	-3.907298211368577	10.508292919957828	2572885
2572939	Arch	the automatic sequencing of block-operators in the digital simulation of analog and analog-hybrid computers	1965	-5.0627802226843714	9.899341137417228	2572966
2573606	EDA	programmed test patterns for multiterminal devices	1969	-4.280658643126019	11.050466679546334	2573633
2573630	Theory	case study in algorithms: vlsi layout	1997	-3.5690875985055133	9.7645481968574	2573657
2573645	Robotics	emerging multiport electrical machines and systems - part ii	2019	-3.5411338881989733	10.141836001438227	2573672
2574936	Theory	evaluation of some exponential random number generators implemented by fpga	2005	-3.516071849001631	9.845576396132085	2574963
2575160	EDA	automatic pla synthesis from a ddl-p description	1981	-3.480345607727719	10.981040093451764	2575187
2575478	EDA	debugging processors with advanced features by reprogramming luts on fpga	2013	-4.644834171639972	10.712023216628886	2575505
2576609	EDA	speed up of behavioral a.t.p.g. using a heuristic criterion	1993	-5.192230581284797	9.9194536439676	2576636
2577043	SE	failures guide probabilistic search for a hard-to-find test	2016	-4.430684708507398	10.429190190808926	2577070
2578093	AI	learning to order bdd variables in verification	2003	-4.882278446953183	9.458710006489747	2578120
2578712	EDA	automated formal verification of x propagation with respect to testability issues	2014	-5.231917598907035	11.177254374121347	2578739
2579180	EDA	the art of certifying analog/mixed-signal circuits	2015	-3.9399739112285888	11.237950324754118	2579207
2579352	EDA	shifts in integration: 20 years of vlsi design	2002	-3.4562729408198196	9.901963309280617	2579379
2580216	EDA	on error correction in macro-based circuits	1994	-4.801375702942106	10.480025779127727	2580243
2580576	EDA	computer aids for the fabrication of large microprogram read-only memories	1975	-4.0661597319402905	11.127104142457759	2580603
2580634	Arch	multiple-valued reversible benchmarks and extensible quantum specification (xqs) format	2013	-3.7182224641557142	10.772435175225024	2580661
2581376	EDA	enhancing signal controllability in functional test-benches through automatic constraint extraction	2007	-4.065369665790163	11.022129630318274	2581403
2581944	EDA	mild - a cell-based layout system for mos-lsi	1981	-4.331874903419959	10.623622345281348	2581971
2581965	EDA	formal verification: a significant step towards zero deffect vlsi design	1989	-3.765458111157788	10.276110511084793	2581992
2582701	EDA	a coherent and efficient approach to lsi modeling and testing for integrated circuit users.	1982	-3.9605581353569974	10.604265950772357	2582728
2583124	AI	application of interactive evolutionary strategy in fault-tolerant system capable of online self-repairing	2017	-4.675922021823044	9.649153916678596	2583151
2584061	EDA	timing-aware power minimization via extended timing graph methods	2007	-4.0532055704546295	10.277674961847392	2584088
2584643	EDA	an stl gate array reliability test bar.	1982	-3.778050733554757	10.134205065488036	2584670
2584699	EDA	algorithm and tool for ld to sfc conversion with state-space method	2017	-4.433118335667758	10.427164213198347	2584726
2584787	EDA	towards the logic defect diagnosis for partial-scan designs	2001	-4.931265582753125	11.260481563241795	2584814
2584954	EDA	self-checking combinational logic binary counters	1972	-5.1646259062992215	11.250335194114086	2584981
2584971	EDA	an artwork design verification system	1975	-4.041443008916662	11.256493844202282	2584998
2585187	EDA	a stable basic logic circuit	1963	-3.7845737089921543	10.016882725245	2585214
2585842	EDA	interconnect synthesis for reconfigurable multi-fpga architectures	1999	-3.740676691850501	11.082049202929637	2585869
2586279	EDA	path predicate abstraction: for sound system-level modeling of digital circuits	2016	-4.078264101616431	10.12542733427561	2586306
2586660	AI	the evolutionary design of digital vlsi hardware	2005	-4.839709149687861	9.817710486757846	2586687
2587082	EDA	accurate, cost effective performance screening of vlsi circuit designs	1986	-3.876286768820624	10.097212116134829	2587109
2588696	EDA	constraint synthesis for environment modeling in functional verification	2003	-3.704168464355037	10.83214562241828	2588723
2588792	EDA	quasi-oscillation based test for improved prediction of analog performance parameters	2004	-5.086734109242419	10.816493814653185	2588819
2588888	Metrics	frequency-domain grouping robust fault diagnosis for analog circuits with uncertainties	2002	-5.263650242671567	10.538051978083443	2588915
2589043	EDA	timed boolean calculus and its applications in timing analysis	1994	-5.217455793848101	10.090008899601983	2589070
2589541	EDA	automated logic synthesis	1984	-4.509576928010112	11.142073547380683	2589568
2590531	EDA	"""comments on """"synthesis of multiple-input change asynchronous machines using controlled excitation and flip-flops"""""""	1975	-4.789481657287982	10.657165603167293	2590558
2590864	EDA	a practical strategy for testing pair-wise coverage of network interfaces	1996	-4.167953547664988	9.819139143470194	2590891
2593064	HPC	cmp3f: a high speed fault simulator for the connection machine	1990	-4.9241321313420885	10.757986433650675	2593091
2594242	EDA	block-level bayesian diagnosis of analogue electronic circuits	2010	-3.9547535110279433	11.233808149848551	2594269
2594566	EDA	probabilistic equivalence checking based on high-level decision diagrams	2011	-5.185120921263733	9.823602878023804	2594593
2594707	EDA	avpgen-a test generator for architecture verification	1995	-4.381020025148694	10.650446379739208	2594734
2594730	EDA	diagnostic test pattern generation for sequential circuits	1997	-5.143422756716175	10.440441858090589	2594757
2595146	HPC	automatic test pattern generation with optimal load balancing	1996	-4.786529393063229	10.727385983091901	2595173
2595570	EDA	transition test bring-up and diagnosis on ultrasparctm processors	2011	-4.493389886255582	11.258357933253425	2595597
2595824	EDA	automatic test bench generation for simulation-based validation	2000	-4.0088216104523315	10.95243847326183	2595851
2596449	EDA	clocking scheme implementation for multi-layered quantum dot cellular automata design	2014	-4.223027271552279	10.694396459264173	2596476
2596566	Arch	towards a scalable quantum computer	2018	-3.52276665255799	10.075502047360636	2596593
2599696	EDA	verification of delta form realization in fixed-point digital controllers using bounded model checking	2014	-4.422393020081851	9.3946310484458	2599723
2600399	EDA	functional vector generation for hdl models using linear programming and 3-satisfiability	1998	-4.7961916412356835	10.124415960926376	2600426
2600489	EDA	a novel evolvable hardware framework for the evolution of high performance digital circuits	2000	-5.127532687211894	11.004325071837528	2600516
2600629	Theory	notes on a new pseudo-random number generator	1961	-4.031238798941861	9.428333983628127	2600656
2603050	EDA	"""correction to """"methods used in an automatic logic design generator (alert)"""""""	1969	-3.6384437511097993	10.005953815169804	2603077
2603072	EDA	a backtracing-oriented procedure for the analysis of combinational gate-level designs	1994	-4.466020416651783	10.469196499387683	2603099
2604200	SE	squeeziness: an information theoretic measure for avoiding fault masking	2012	-4.896270656154624	10.263931754429466	2604227
2604975	EDA	measuring designer performance to verify design automation systems	1977	-4.130700494722063	11.131482410205695	2605002
2605332	EDA	aquarius: logic simulation on an engineering workstation	1983	-4.48136990164478	10.74029994656948	2605359
2605742	Robotics	a projection-based decomposition for the scalability of evolvable hardware	2016	-5.019791924819073	9.578706518501038	2605769
2605881	EDA	range-based discrepancy search with applications to vlsi design.	2003	-3.6299377135596536	9.717961985421828	2605908
2606201	EDA	efficient verification of hazard-freedom in gate-level timed asynchronous circuits	2003	-5.090271719068004	10.563249090052347	2606228
2606992	EDA	vlsi leaf cell design by understanding circuit structures	1989	-4.7810732312025666	10.847604550377882	2607019
2607786	SE	analyzing vulnerability of asynchronous pipeline to soft errors: leveraging formal verification	2016	-3.6874373232752613	11.171393293970723	2607813
2607841	HCI	placement: from wirelength to detailed routability	2016	-3.8517391547839366	10.18241270595868	2607868
2607963	EDA	inserting scan at the behavioral level	2000	-4.795863542694569	11.038454927311916	2607990
2609476	SE	reliability analysis of multi-state systems subject to failure mechanism dependence based on a combination method	2017	-5.1318139881685445	10.46760602530587	2609503
2610475	PL	using implications to choose tests through suspect fault identification	2012	-5.0173413791609685	11.03286679815939	2610502
2612244	HCI	an accelerating technique for sat-based atpg	2017	-4.379771884492839	10.078226840106119	2612271
2612500	EDA	sequential test generators: past, present and future	1998	-4.3577889651717685	10.834044586087048	2612527
2613187	Logic	selected failure mechanisms of modern power modules	2002	-4.048568230486092	9.376505969782993	2613214
2613202	Logic	majority-based decomposition of carry logic in binary adders	2002	-3.82383817132442	9.729000600427156	2613229
2613392	EDA	position statement: increasing test coverage in a vlsi design course	1999	-4.211063530262879	10.59759712481896	2613419
2614244	EDA	alignability equivalence of synchronous sequential circuits	2002	-3.9438665032717215	9.997612635181355	2614271
2614753	EDA	evolving cellular automata for self-testing hardware	2000	-5.102771117266523	9.825736682013757	2614780
2615105	EDA	an application-level synthesis methodology for multidimensional embedded processing systems	2003	-4.4063634454071705	10.021085202328829	2615132
2616754	EDA	a cost effective approach for online error detection using invariant relationships	2010	-4.885676973798248	10.765167720509842	2616781
2617498	EDA	designing combinational circuits for scattered pattern matching	2007	-4.123445544148372	9.99330807250154	2617525
2617826	EDA	automated high level synthesis of hardware building blocks present in art-based neural networks, from vhdl-ams descriptions	2002	-3.6872430510789496	10.992685545440368	2617853
2618239	EDA	a novel test data compression scheme for socs based on block merging and compatibility	2014	-4.0214643949728845	10.466780441790382	2618266
2618272	Embedded	achievable limits on the reliability of $k$-out-of- $n$:g systems subject to imperfect fault coverage	2008	-4.729200130354384	10.198920035712025	2618299
2619339	EDA	verification of circuits including black box based on ted	2007	-4.4845452195981	10.394034126847203	2619366
2619365	HPC	on implementing addition in vlsi technology	1988	-5.023850833029943	10.256601540729774	2619392
2620575	AI	optimal sequential diagnostic strategy generation considering test placement cost for multimode systems	2015	-4.859238745918663	10.022728836729437	2620602
2621401	EDA	nisq circuit compilers: search space structure and heuristics	2018	-4.532254616801891	10.155218291380148	2621428
2621861	DB	behavioral-level dft via formal operator testability measures	2002	-5.1868176072826175	10.610016747102057	2621888
2622858	EDA	formally verified redundancy removal	1999	-5.010766873774363	11.04895285227099	2622885
2624008	EDA	a new adaptive analog test and diagnosis system	2000	-5.270178787887378	11.017523703606804	2624035
2624570	Robotics	towards a practical reachability test for dynamic systems under process faults	2016	-4.853548402574571	9.753155472826773	2624597
2625118	Vision	about feedback and sr flip-flops	1971	-4.7609526411711105	10.332643576923948	2625145
2625172	Robotics	"""comments on """"multiple fault detection in combinational networks"""""""	1974	-4.57112216111257	10.175384258601117	2625199
2625340	EDA	on testing wave pipelined circuits	1994	-5.203517891788743	10.948467907453015	2625367
2625428	EDA	functional testing and verification of array systems	1989	-4.615953401679019	11.081497679690564	2625455
2626024	EDA	circularscan: a scan architecture for test cost reduction	2004	-5.261126583585772	11.273235768662325	2626051
2626137	EDA	qalitative and quantitative analysis of ic designs	2008	-4.042477125834496	11.0017911763774	2626164
2626395	EDA	symbolic reachability analysis of large finite state machines using don't cares	1999	-4.844884862288871	9.909374308264708	2626422
2626800	ML	automatic generation of diagnostic programs for tosbac - 5400/150	1973	-3.917706862005362	11.26207037444104	2626827
2628071	EDA	a unified treatment of pla faults by boolean differences	1986	-5.269340420232159	10.451858808269558	2628098
2628122	EDA	a non-enumerative technique for measuring path correlation in digital circuits	2012	-4.985175510724206	10.134992655950226	2628149
2628392	EDA	a constructive approach towards correctness of synthesis-application within retiming	1997	-3.4600462526563884	10.671444129971354	2628419
2628495	ECom	fault localization of a switched mode power supply based on extended integer-coded dictionary method	2018	-4.677113192897867	10.645974585227831	2628522
2628593	EDA	functional fault models for analog circuits	1998	-4.762715995606769	10.836500310716708	2628620
2629519	EDA	guest editor's introduction to the special section on simulation-based design validation	2006	-3.9899565716948353	10.568295397693143	2629546
2629937	EDA	a vhdl core for intrinsic evolution of discrete time filters with signal feedback	2005	-4.15533448973723	9.918181406692256	2629964
2632033	Arch	a soft computing approach to hardware software codesign	1995	-3.4604304457984507	9.949501993289523	2632060
2633459	Robotics	testing method for optical connections using gate array structure in orgas	2004	-3.6345498603790296	10.3989246131235	2633486
2634417	EDA	mpga: an evolutionary state assignment for dynamic and leakage power reduction at fsm synthesis	2018	-4.952289705750624	10.319265690120476	2634444
2634666	Metrics	range tomography: combining the practicality of boolean tomography with the resolution of analog tomography	2012	-5.081035148545794	10.442792388435182	2634693
2635193	EDA	lyra: a new approach to geometric layout rule checking	1982	-5.044233063270324	10.501373599185996	2635220
2635247	EDA	multiple-fault diagnosis based on adaptive diagnostic test pattern generation	1995	-4.810990216837576	10.54590114505176	2635274
2635317	Theory	an empirical comparison of evolutionary algorithms for evolvable hardware	2003	-4.603196001420947	9.768953328577618	2635344
2635744	EDA	a model and implementation of a universal time delay simulator for large digital nets	1970	-4.6063276490098986	10.749877089416184	2635771
2635885	Embedded	a fault-tolerant combinational circuit design	2015	-5.164430455747029	10.820357179823043	2635912
2635952	EDA	behavioral simulation for analog system design verification	1995	-3.6845401437477694	11.272100201423584	2635979
2637116	HPC	erratum to: design procedures and nml cost analysis of reversible barrel shifters optimizing garbage and ancilla lines	2016	-4.465650816761426	10.122342056982527	2637143
2637308	AI	sword: a sat like prover using word level information	2007	-4.684427872803946	9.558719901342693	2637335
2637951	Visualization	test pattern generation for api faults in ram	1985	-4.911406291609307	10.938442549763202	2637978
2638882	EDA	rule-based redundant via-aware standard cell design considering multiple via configuration	2014	-3.97350476284473	10.33133994510031	2638909
2638893	EDA	layered approach to intrinsic evolvable hardware using direct bitstream manipulation of virtex ii pro devices	2007	-4.19538036230421	9.891363988071193	2638920
2639275	Embedded	test generation for pattern-sensitive faults in integrated switches	1991	-4.9251148954481705	11.185577849273622	2639302
2639546	EDA	test generation for large-scale combinational circuits by using prolog	1987	-4.972822859566613	10.052469565853508	2639573
2639655	EDA	when does cartesian genetic programming minimize the phenotype size implicitly?	2010	-5.021560319396326	9.552701785357566	2639682
2639698	Graphics	nanotechnology—the basis for the creation of new high-reliability elements	2008	-3.6645549664711936	10.24148805202272	2639725
2640292	EDA	industry-wide energy saving by complex separation networks	2009	-3.7165209277381632	11.246634715189616	2640319
2640699	Embedded	reconfigurable fpga using genetic algorithm	2010	-3.9920613949266697	10.529169995473069	2640726
2642345	EDA	rule-based expert system for designing dc-dc converters	2006	-3.7726777522130983	10.577106066577313	2642372
2643012	EDA	a programmable analogue and digital array for bio-inspired electronic design optimization at nano-scale silicon technology nodes	2011	-4.302168611981582	10.737054625596407	2643039
2643249	EDA	generic: a silicon compiler support language	1986	-3.88033120964725	10.614589929300578	2643276
2643416	EDA	customizable fpga ip core implementation of a general-purpose genetic algorithm engine	2008	-3.9327563703860737	9.680839356819293	2643443
2646642	EDA	hdl program slicing to reduce bounded model checking search overhead	2006	-3.678177193524564	10.849346341527697	2646669
2646702	Arch	graded bit-error-correcting codes with applications to flash memory	2013	-4.024128614283703	11.092826674387537	2646729
2646724	Embedded	fault tolerant task mapping on many-core arrays	2016	-3.6729958039749486	10.095245272472527	2646751
2647079	EDA	multiple specifications radio-frequency integrated circuit design with automatic template-driven layout retargeting	2004	-4.867685955257282	11.133315780866429	2647106
2649183	EDA	a 2k high speed cmos embedded dual port sram using an advanced generator concept	2000	-4.170815318978863	11.123926352518447	2649210
2649303	Graphics	tutorial series 11 lsi/vlsi building blocks	1981	-3.520042055443268	10.93292775338086	2649330
2649549	EDA	total verification of printed circuit artwork	1981	-3.9350805064362135	10.792596151290443	2649576
2649587	EDA	a two-state methodology for rtl logic simulation	1999	-4.9887903470751205	11.237344484913168	2649614
2650154	EDA	a parallel integer programming approach to global routing	2010	-3.8468978096658524	9.843912999386344	2650181
2651721	ML	online testing: making it count	2007	-3.6256011316738057	9.999366965977462	2651748
2652160	EDA	synthesis of delay-verifiable combinational circuits	1995	-5.202224201581776	10.613134641950225	2652187
2652208	HPC	diagnosis of tunneling opens	2001	-5.036260214239265	10.939712277788589	2652235
2653351	Visualization	tsv geometrical variations and optimization metric with repeaters for 3d ic	2012	-4.438175557631849	11.13931751115876	2653378
2653818	EDA	enhanced symbolic simulation for functional verification of embedded array systems	2003	-4.21209955088298	10.705141763660368	2653845
2654327	EDA	configurable analog routing methodology via technology and design constraint unification	2012	-4.338934022497631	11.116352175598507	2654354
2654685	Theory	lower bound techniques for vlsi algorithms	1986	-3.5356979693530977	9.760063038195051	2654712
2655128	EDA	a methodology for handling complex functional constraints for large industrial designs	2008	-5.038197891254264	10.360078901824686	2655155
2656049	EDA	analysis of reachable sensitisable paths in sequential circuits with sat and craig interpolation	2012	-4.733504561573501	10.140849331615582	2656076
2656093	HPC	stigmergic approaches applied to flexible fault-tolerant digital vlsi architectures	2006	-3.9291096156234313	9.99534830285041	2656120
2657017	AI	modelling of digital circuits function and functional faults on register transfer level	1992	-4.475776458509966	10.404912111344698	2657044
2657375	EDA	synthesis for testability of highly complex controllers by functional redundancy removal	1999	-5.1870792121281335	10.356367142699128	2657402
2657454	EDA	the gap between specification and synthesis	2013	-4.095455412781123	10.723637834275797	2657481
2657947	EDA	the current mode fuzzy logic integrated circuits fabricated by the standard cmos process	1986	-4.408559688813789	10.533017710737118	2657974
2658542	SE	limitations to estimating yield based on in-line defect measurements	1999	-4.859512715871305	10.734639033682017	2658569
2658685	EDA	a tool for automated design of sigma-delta modulators using statistical optimization	1993	-4.228949862775869	11.137628405338436	2658712
2658885	EDA	hdl optimization using timed decision tables	1996	-3.3672975703287515	10.907105176652971	2658912
2659024	EDA	monitoring ams simulation: from assertions to features	2015	-3.681090351094676	10.830963288959655	2659051
2659213	Visualization	detection of hazards in combinational switching circuits	1979	-5.19434038659902	10.590932241433075	2659240
2659566	ML	random benchmark circuits with controlled attributes	1997	-4.943086423143179	10.45531612365921	2659593
2659606	Vision	dplace: anchor cell-based quadratic placement with linear objective	2007	-3.816819726944031	10.645249362292883	2659633
2659611	ML	retraction: application of unfeaty tenancy in simulating flip-flop gates and location-identity split	2011	-4.104404608145976	10.204517516901934	2659638
2659724	EDA	fault diagnosis with orthogonal compactors in scan-based designs	2011	-5.178087871316593	11.04638309865294	2659751
2660625	EDA	efficient preimage computation using a novel success-driven atpg	2003	-4.98081605338013	9.705851558434038	2660652
2661314	EDA	automatic synthesis of clock gating logic with controlled netlist perturbation	2008	-5.290318353541254	10.636312020578051	2661341
2661638	EDA	the impact of a vlsi test system on the test throughput equation	1983	-3.4755198609168896	9.835403622457576	2661665
2661963	EDA	palace: a parallel and hierarchical layout analyzer and circuit extractor	1996	-4.315181624198988	11.135266922683286	2661990
2662498	Arch	multiplexed trace signal selection using non-trivial implication-based correlation	2010	-5.285105515965462	11.180350603398828	2662525
2664009	EDA	synthesis for logical initializability of synchronous finite-state machines	2000	-5.052076964189394	9.954689854618113	2664036
2664640	EDA	exploiting reconfigurability for effective testing of delay faults in sequential subcircuits of lut-based fpgas	2002	-5.198118627181265	11.079235824717577	2664667
2665864	EDA	modeling of intermediate node states in switch-level networks	1994	-5.216393613635393	11.063850972821342	2665891
2665939	EDA	deception by design: fooling ourselves with gate-level models	2000	-5.26185753862535	10.918656510780234	2665966
2666631	EDA	area minimisation of ic power/ground nets by topology optimisation	1991	-4.7502113657362335	10.197154731553258	2666658
2667496	Robotics	a field-programmable gate-array system for evolutionary computation	1998	-3.8560761816491658	9.768262294823717	2667523
2668371	EDA	evaluating the safety of self-checking circuits	1995	-5.2383114296062505	10.969410917500957	2668398
2668415	EDA	test generation techniques	1980	-3.683545932808653	11.106757611701306	2668442
2668509	EDA	verification of analog/mixed-signal circuits using symbolic methods	2008	-4.609989492265481	10.19558330962265	2668536
2668599	HCI	the synthesis and analysis of digital systems by boolean matrices	1957	-5.125238885972327	10.105086288710568	2668626
2668685	HCI	improving the testability of switched-capacitor filters	1993	-4.466776010368467	11.229220302196534	2668712
2670462	EDA	automatic test generation for linear digital systems with bi-level search using matrix transform methods	1992	-4.272297445583509	10.99487539803915	2670489
2670766	EDA	defect tolerant voter designs based on transistor redundancy	2006	-3.9416043248871273	10.556206154904746	2670793
2671681	EDA	macro-modelling and transient simulation in large integrated digital systems	1971	-3.6737069325758553	10.07320649545077	2671708
2673215	Robotics	evaluating the performance of a chaos genetic algorithm for solving the network on chip mapping problem	2009	-3.7488332346996622	9.794547270543953	2673242
2673322	EDA	fitness evaluation expansion to enhance ga's performance in evolvable hardware	2008	-4.564114949813453	9.376377661127664	2673349
2674098	Robotics	design challenges for the 45 nm node and below	2006	-3.7384848766779233	10.3654367559615	2674125
2675374	HCI	an 11-cryotron full adder	1962	-3.696971817414458	9.927867609742613	2675401
2675453	EDA	"""corrections to """"super fast physics-based methodology for accurate memory yield prediction"""""""	2015	-4.254409237162942	10.62600012937665	2675480
2675607	EDA	model topology formulation for nonlinear dynamic behavioral modeling	2005	-4.415853833394423	10.403077956789966	2675634
2675709	EDA	ibmg: interpretable behavioral model generator for nonlinear analog circuits via canonical form functions and genetic programming	2005	-4.511764645283032	10.066823167818493	2675736
2676330	SE	assertion based method of functional defects for diagnosing and testing multimedia devices	2013	-3.7709948187045987	11.131452044191716	2676357
2676473	AI	how circuits work	1984	-4.641577367315917	9.845469033769131	2676500
2676476	EDA	diagnostic test pattern generation for analog circuits using hierarchical models	1999	-5.2632865288672015	10.990996512641853	2676503
2676572	SE	march test generation revealed	2008	-4.462897651213528	10.586969430815133	2676599
2676927	EDA	efficient logic verification and test validation for mos lsi circuits.	1981	-4.190236630214998	10.480717193356618	2676954
2678285	EDA	efficient fault simulation of cmos circuits with accurate models.	1986	-4.247799694097951	10.620906366512877	2678312
2678341	EDA	the difference fault model : using functional fault simulation to obtain implementation fault coverage	1986	-4.587180875159747	10.829915302978726	2678368
2678392	EDA	a novel improvement technique for high-level test synthesis	2003	-4.8559077975892695	11.175223568832976	2678419
2679254	EDA	biobjective hybrid evolutionary algorithm applied to resonator filters of arbitrary topology	2006	-5.240146637022505	9.397779194620307	2679281
2679353	EDA	an approach to checking soc timing safety	2009	-3.5106995005326667	10.807329277730028	2679380
2680153	EDA	power-aware designers at odds with power grid designers?	2003	-3.39919971231557	10.038978810582238	2680180
2680508	AI	avoiding combinatorial explosion in automatic test generation: reasoning about measurements is the key	1996	-4.584489723841836	10.314381015815757	2680535
2681170	EDA	kl_ga: an application mapping algorithm for mesh-of-tree (mot) architecture in network-on-chip design	2015	-4.765452270073177	10.065495969310183	2681197
2681769	EDA	synthesis of analog circuits using evolutionary hardware	2000	-5.157619408747013	9.765575213050516	2681796
2681965	EDA	enhanced emulated digital cnn-um (castle) arithmetic cores	2003	-3.4897943809678336	11.230319871260312	2681992
2683968	EDA	the error minimization of digital fourier filter used in uniprocessor protective relaying for 6-33 kv electrical networks	2005	-3.4324078213138263	10.832149831342043	2683995
2683986	EDA	a fault model for vhdl descriptions at the register transfer level	1996	-4.3212509616209935	11.078448869410515	2684013
2684335	EDA	thread-parallel integrated test pattern generator utilizing satisfiability analysis	2009	-4.201699391310315	10.08245939153615	2684362
2685164	AI	system level diagnosis: combining detection and location	1991	-4.585921305387727	10.226446819935155	2685191
2685330	Arch	a time-division multiplexing ising machine on fpgas	2017	-5.09448603552116	9.500458015448482	2685357
2685448	Visualization	fault-tolerance of the iterative cell array switch for hybrid redundancy	1974	-4.158947338797791	10.97537979296512	2685475
2685872	ML	sequences of numbers for monte carlo methods	1996	-3.754039822443058	9.5343576695725	2685899
2687417	Logic	on the use of don't cares during symbolic reachability analysis	2001	-5.01344360265378	10.05392984788686	2687444
2689473	EDA	genetic vector quantizer design on reconfigurable hardware	2008	-3.9530118785062967	9.434462742072293	2689500
2690408	EDA	part: programmable array testing based on a partitioning algorithm	1984	-4.800161489237222	11.063351653703544	2690435
2690793	Vision	"""comment on """"the focus number system"""""""	1979	-3.9529313841842426	9.48431138842522	2690820
2692267	EDA	design of highly efficient and compact rf-dc conversion circuit at mw-class by le-fdtd method	2010	-3.4862704740564245	9.726074388494645	2692294
2692808	EDA	high-level modeling of power consumption in active linear analog circuits	2012	-4.372368905992035	10.54359689517274	2692835
2692890	EDA	identification of embedded control units by state encoding and power consumption analysis	2015	-3.9142825471916862	10.904563208948133	2692917
2693199	Theory	mhz frequency counting with vlsi testers 420	1985	-4.238802920611795	10.812392336852223	2693226
2694004	EDA	on the nature of two-bit multiplier landscapes	1999	-5.078143007013852	9.481890790899113	2694031
2694085	EDA	topology-oriented design of analog circuits based on evolutionary graph generation	2004	-5.076929296301566	9.742202534195807	2694112
2694591	EDA	application of built in self-test for interconnect testing of fpgas	2003	-3.506018835808548	10.92579045744074	2694618
2694749	EDA	logic-in-memory vlsi circuit for fully parallel nearest pattern matching based on floating-gate-mos pass-transistor logic.	2005	-4.225444905675714	10.814132575145075	2694776
2695162	Theory	split and shift methodology on cellular processor arrays: area saving versus time penalty	2014	-3.5927159822895067	10.77695999933244	2695189
2696498	AI	application-independent hierarchical synthesis methodology for analogue circuits	1994	-3.894917928640744	10.525980123527416	2696525
2697198	Vision	an improved vector-reduction method	1991	-3.872608919336176	9.718497685285149	2697225
2699252	EDA	hierarchical test generation based on delayed propagation	1991	-5.039646610520985	10.357957678106839	2699279
2700935	EDA	a method of path mapping from rtl to gate level and its application to false path identification	2010	-4.107786282252377	10.694119449650234	2700962
2701369	EDA	a cycle-based decomposition method for burst-mode asynchronous controllers	2007	-3.8346835671570645	11.133674601735027	2701396
2701613	Theory	on the generation of high-quality random numbers by two-dimensional cellular automata	2000	-4.2648874930072065	9.543414008181122	2701640
2701974	EDA	computational optimization algorithms for antennas and rf/microwave circuit designs: an overview	2012	-3.9763414389964784	11.181814714486224	2702001
2702204	EDA	design of test pattern generators for built-in test	1984	-5.293974772212367	11.149335995545421	2702231
2702567	EDA	a performance-driven qbf-based iterative logic array representation with applications to verification, debug and test	2007	-4.677086881860693	10.010904554060902	2702594
2702886	Embedded	sat-based analysis of sensitizable paths	2013	-4.896189077518793	11.13741058055138	2702913
2703013	EDA	mapping and scheduling for architecture exploration of networking socs	2003	-3.6816938510852033	10.220049254560587	2703040
2704333	EDA	mdg-based verification by retiming and combinational transformations	1998	-4.900253352016262	10.304207025623231	2704360
2704553	Robotics	fpga implementation of a cellular compact genetic algorithm	2008	-4.1354226773234135	9.509884495875577	2704580
2704574	EDA	faults which challenge the in-circuit tester: some examples and some solutions	1982	-3.905124363877876	10.562147881592644	2704601
2705035	EDA	circular self-test path for fsms	1996	-4.815873181912306	10.798374334215717	2705062
2705880	EDA	lassie: structure to layout for behavioral synthesis tools	1989	-4.53557716070737	11.077551020012262	2705907
2705912	Logic	parity-obdds - a bdd structure for probabilistic verification	1999	-5.203760828502975	10.037672026552027	2705939
2707437	EDA	scan/bist techniques for decreasing test storage and their implications to test pattern generation	1996	-5.225373907756229	10.534053025364557	2707464
2707679	AI	design of a robust fault-tolerant multiplier	1991	-4.900796562711825	9.865994651420042	2707706
2707882	EDA	enhancing fault simulation performance by dynamic fault clustering	2005	-5.135992850927686	10.253808339352297	2707909
2708559	EDA	platestga: a cnf-satisfiability problem for the generation of test vectors for missing faults in vlsi circuits	2000	-5.283515791454655	9.841695978452098	2708586
2709016	EDA	irsim: an incremental mos switch-level simulator	1989	-5.112663163548958	10.980917361641824	2709043
2709809	EDA	embedded firmware development with multi-way branching	2008	-4.374094139814813	10.62628806596407	2709836
2709927	ML	analysis of fault tolerance in artificial neural networks	2001	-4.468747173025676	10.295933590687794	2709954
2709943	EDA	improving a design methodology of synthesizable vhdl with formal verification	2016	-3.6823799895962566	11.137961448090623	2709970
2710154	EDA	session 21 — analog techniques ii	2017	-4.03031551374742	11.057616292451463	2710181
2710169	EDA	symsim: symbolic fault simulation of data-flow data-path designs at the register-transfer level	1999	-4.5037486107467535	10.757913917222504	2710196
2711424	EDA	evolving circuits in seconds: experiments with a stand-alone board-level evolvable system	2002	-4.478925191088254	9.844494147776354	2711451
2712732	EDA	switch-level simulation based on local decisions	1990	-4.881991297389813	11.047217955857306	2712759
2713583	Arch	branch folding in the crisp microprocessor: reducing branch delay to zero	1987	-4.945524286965684	10.892364946901814	2713610
2714607	EDA	advanced verification techniques based on learning	1995	-4.814130965478136	10.166561301527443	2714634
2715425	EDA	high-level controllability and observability analysis for test synthesis	1998	-4.638030148154376	10.766931942401014	2715452
2716028	EDA	candidate subcircuits for functional module identification in logic circuits	2000	-4.702499730857054	11.142201237621267	2716055
2716516	EDA	easily cascaded memristor-cmos hybrid circuit for high-efficiency boolean logic implementation	2018	-3.822169471164267	9.90687359208114	2716543
2719588	EDA	a novel ir-drop tolerant transition delay fault test pattern generation procedure	2010	-5.10389891618038	11.100336440238838	2719615
2720237	EDA	automated analog ic design constraints generation for a layout-aware sizing approach	2016	-5.247681718322494	10.51460057919521	2720264
2720824	EDA	using dynamic domino circuits in self-timed systems	2003	-4.525993839825204	11.143765919110182	2720851
2722396	HCI	capo: robust and scalable open-source min-cut floorplacer	2005	-4.1166967012497535	11.085029251664977	2722423
2723023	EDA	m32: a constructive multilevel logic synthesis system	1998	-5.228300124778687	10.411126761680798	2723050
2723152	EDA	pass-transistor self-clocked asynchronous sequential circuits	1991	-4.441589840701317	10.780597078583927	2723179
2723199	EDA	automated test generation for debugging multiple bugs in arithmetic circuits	2019	-4.082712533917793	10.642468302984351	2723226
2723641	Robotics	concept of industrial cluster counting module	2005	-3.507324715773541	10.443474208645961	2723668
2725169	HCI	high-speed transistorized adders	1961	-3.4197735956195863	9.96592286717411	2725196
2726603	EDA	an integrated technology cad system for process and device designers	1993	-3.547019314625083	10.45648548001817	2726630
2726761	EDA	integrating a boolean satisfiability checker and bdds for combinational equivalence checking	1998	-5.074346804553418	9.971409405244255	2726788
2727039	EDA	an interactive program for automatic network function generation with insights	2015	-4.173538026867473	10.120181445593674	2727066
2727298	EDA	cycle-based simulation algorithms for digital systems using high-level decision diagrams	2000	-3.861846737176928	10.926569250132518	2727325
2728215	SE	solving dynamic flowgraph methodology models using binary decision diagrams	2013	-5.278692463444048	10.233063339786147	2728242
2729253	EDA	the invention of cmos amplifiers using genetic programming and current-flow analysis	2002	-4.6544060577846045	10.075623373439354	2729280
2730612	EDA	reliability study of combinatorial circuits	1994	-5.166413689936074	10.27784746909958	2730639
2731520	EDA	a dynamic approach to controlling high-level synthesis cad tools	1993	-3.4257682904960425	11.00956888569847	2731547
2732173	EDA	automatic multitone alternate test generation for rf circuits using behavioral models	2003	-5.293955381393453	11.063923865263328	2732200
2733254	EDA	whistle: a workbench for test development of library-based designs	1989	-3.813813049308235	11.032110419441283	2733281
2735515	AI	diagnostic resolution improvement through learning-guided physical failure analysis	2016	-5.13595208230059	11.116509927363344	2735542
2735820	EDA	fpga implementation of optimized xbm specifications by transformation for afsms	2016	-4.405229479925876	11.127538728925456	2735847
2735960	EDA	automatic test program generation for pipelined processors	1994	-3.88095566967273	10.614724745815696	2735987
2736522	Crypto	on the key parameters of the oscillator-based random source	2017	-3.7964299730130047	9.436799568894196	2736549
2737054	EDA	multi-objective optimal fsm state assignment	2006	-3.6077797853378666	11.121491333626805	2737081
2737592	EDA	applying behavioural level test generation to high-level design validation	1996	-3.556573596878388	10.687161272847412	2737619
2737653	EDA	an integrated computer aided design system for gate array masterslices: part 1. logic reorganization system lores-2	1981	-3.606929601500288	11.011415335180548	2737680
2737663	EDA	test cost reduction using partitioned grid random access scan	2006	-4.329431142171937	10.950085680556095	2737690
2738108	EDA	design for verification testability	1990	-5.08311834629026	10.8586844776053	2738135
2740217	EDA	"""""""challenges in testing"""""""	1996	-4.444087635076143	10.672600300089448	2740244
2740367	EDA	parallel vlsi test in a shared-memory multiprocessor	2000	-4.976732796910741	10.302917309087958	2740394
2740618	Visualization	universal test sets for multiple fault detection in and-exor arrays	1978	-5.103496449640577	10.327547483094632	2740645
2740786	EDA	physical verification flow for hierarchical analog ic design constraints	2015	-4.383378733801844	10.956011710598831	2740813
2740833	EDA	automated determination of top level control signals	2013	-4.165041295166483	11.005333407968626	2740860
2741363	EDA	identifying biases of a defect diagnosis procedure	2017	-4.983279989466858	10.719322080173272	2741390
2742390	EDA	modeling and extraction of causal information in analog circuits	2018	-4.136844156963639	10.801157690633616	2742417
2742670	EDA	a compositional approach for equivalence checking of sequential circuits with unknown reset state and overlapping partitions	2007	-4.723707554158826	10.249441400132325	2742697
2742672	EDA	design automation of cellular neural networks for data fusion applications	2012	-3.877511814949705	10.835315190245764	2742699
2743573	EDA	limited access testing of analog circuits: handling tolerances	1999	-4.983102897108301	10.826892524660964	2743600
2743687	EDA	ultra fast parallel fault analysis on structurally synthesized bdds	2007	-5.096970215782632	10.364015069553485	2743714
2743807	EDA	completely functional asynchronous computational structures	1967	-3.596677775029669	11.198910941969887	2743834
2744155	EDA	efficient carbon nanotube galois field circuit design	2009	-4.441750996675512	10.744186592682171	2744182
2744323	EDA	extended 0/1 lp formulation for the scheduling problem in high-level synthesis	1993	-3.898361964310762	9.595970777357953	2744350
2744423	EDA	digital system synthesis with complex functional units	1999	-3.5882791972471537	10.338671065897906	2744450
2744469	EDA	rt-level tpg exploiting high-level synthesis information	1999	-4.4904039280952315	11.150104255725855	2744496
2746445	Arch	linear current division principles	2007	-4.622404315879241	10.976612211247346	2746472
2746992	EDA	a combinational logic mapper for actel's sx/ax family	2005	-4.5633787212632315	10.802195535842891	2747019
2748401	HCI	implementation of 2: 4 decoder for low leakage using mtcmos technique in 45 nanometre regime	2012	-4.3285053903212765	10.82777774105618	2748428
2748661	EDA	efficient design validation based on cultural algorithms	2008	-4.28788271095159	9.83105555961211	2748688
2748862	EDA	digital signal processing test techniques for telecommunications integrated circuits	1983	-3.56372902164185	10.645786552176741	2748889
2749214	EDA	scan path and beyond : the road to improved asic testability.	1988	-4.027169874498743	10.591137911427175	2749241
2750819	SE	system reliability analysis of an n-version programming application	1993	-3.8568794108753814	9.908162855594323	2750846
2751879	EDA	synthesis of speed independent circuits based on decomposition	2004	-5.209922794111783	10.082386895043783	2751906
2752076	EDA	the implementation of a vhdl-ams to spice converter	1999	-3.4288025486265656	11.213494280549652	2752103
2752310	Robotics	ms3: micro-rollback and self-recovery system synthesis	1993	-4.522487265250798	10.82559373225337	2752337
2752553	EDA	verification of integer multipliers on the arithmetic bit level	2001	-5.2096025378075455	10.199519562128367	2752580
2753190	EDA	optimized concurrent testing of digital microfluidic biochips	2018	-5.108306754044272	11.210342904378786	2753217
2753426	EDA	towards an unified ip verification and robustness analysis platform	2011	-3.969130777148465	11.212096806171694	2753453
2753700	Theory	a global optimization for scan chain insertion at the rt-level	2011	-4.923598359621853	10.515934634516443	2753727
2753715	Embedded	an incremental approach to functional diagnosis	2009	-4.6599341315673515	10.598551392360017	2753742
2754412	EDA	validating powerpc microprocessor custom memories	2000	-3.9527359818815526	10.553764266752193	2754439
2754472	Vision	systems concepts for visual texture change detection strategy	1993	-5.047487480174535	10.891909980887396	2754499
2755566	EDA	iscles: importance sampled circuit learning ensembles for trustworthy analog circuit topology synthesis	2008	-5.205141009148131	9.920882218442774	2755593
2756913	Embedded	considerations for selecting functions and terminals in genetic programming for fault-detection in embedded systems	2006	-4.586219561229866	9.862830448569467	2756940
2757211	EDA	functional test generation at the rtl using swarm intelligence and bounded model checking	2013	-4.682635409689672	9.942957020028297	2757238
2757265	EDA	moore's law and physical design of ics	1998	-4.026037537124677	10.868631660941524	2757292
2757346	Logic	optimization of equational specifications using genetic techniques	2002	-4.812055564812051	9.43877731451394	2757373
2758383	EDA	a stimulus/response system based on hierarchical timing diagrams	1991	-3.5792625632997503	10.790376730846019	2758410
2758387	Logic	modular synthesis of timed circuits using partial order reduction	2002	-4.325795129910999	10.629789150552694	2758414
2759059	EDA	an algorithmic approach to the testing of a wafer scale integrated (wsi) circuit	1982	-3.9679848995997262	10.411932248473462	2759086
2759230	EDA	on routine implementation of virtual evolvable devices using combo6	2004	-4.133815350938674	10.0017736757785	2759257
2760214	EDA	custom chip/card design system	1984	-3.5086253027868626	10.994405749742606	2760241
2760782	EDA	optimal synthesis of control logic from behavioral specifications	1991	-3.499278569731585	10.428698547771699	2760809
2760917	EDA	theory and design of mixed-mode sequential machines	1980	-5.127145066984708	10.424570989391288	2760944
2761129	EDA	constraint-based test pattern generation at the register-transfer level	2010	-4.159154512528036	10.410724119042664	2761156
2762062	EDA	darwin: analogue circuit synthesis based on genetic algorithms	1995	-5.212476325118364	9.656197438680508	2762089
2762626	EDA	on the analysis of routing cells and adjacency faults in cmos digital circuits	1994	-4.721137164554457	10.936289796133824	2762653
2762831	Theory	evolution of combinatorial and sequential online self-diagnosing hardware	2003	-3.97560024387442	9.94808624516468	2762858
2764556	EDA	functional test generation for delay faults in combinational circuits	1995	-5.1971013896047245	10.788017064029793	2764583
2764638	HCI	characteristics of faults in mos arrays	1969	-4.690033472717068	11.27254084300317	2764665
2764956	EDA	improving atpg gate-level fault coverage by using test vectors generated from behavioral hdl descriptions	2006	-4.273974357267784	10.977807892585055	2764983
2765886	SE	a satisfiability-based approach to generation of constrained locating arrays	2018	-5.026002934428424	9.982567285455897	2765913
2766152	EDA	a hierarchical approach for layout versus circuit consistency check	1980	-4.535159352260669	10.718265070948894	2766179
2768045	Arch	low-power design	2004	-3.3951076619210654	10.147092204902435	2768072
2768889	EDA	towards novel format for representation of polymorphic circuits	2018	-3.829156587363844	10.724801692178012	2768916
2768930	EDA	software-based sic pair generation	2016	-5.285562900706394	11.085158075187529	2768957
2769912	EDA	back-traced deductive-parallel fault simulation for digital systems	2003	-4.7973059058251994	11.000973515965422	2769939
2770535	EDA	testing for path delay faults using test points	1999	-5.240870040401953	10.892550855828464	2770562
2771149	EDA	techniques for finding xs in test sequences for sequential circuits and applications to test length/power reduction	2004	-5.263859231327737	10.614688958928998	2771176
2771200	EDA	multiple fault detection using single fault test sets	1988	-5.292226434431392	11.108036037261154	2771227
2773036	EDA	multi-objective optimization for networks-on-chip architectures using genetic algorithms	2010	-4.26964792665832	10.097808401869646	2773063
2773661	AI	introducing flexibility in digital circuit evolution: exploiting undefined values in binary truth tables	2010	-5.126397989887203	9.617781204041917	2773688
2774037	EDA	hierarchical functional-fault simulation for high-level synthesis	1995	-4.434319945394517	11.027537926680267	2774064
2774088	EDA	the arbitrary point of working and locating breakpoint techniques based on the fanuc 0i nc system	2011	-3.4576575557498783	10.478609616851902	2774115
2774434	Arch	statistical selection of compiler options	2004	-3.4908079022387053	9.82190153043599	2774461
2774821	EDA	technology mapping for area optimized quasi delay insensitive circuits	2005	-5.044061084677202	10.797181491284508	2774848
2774932	EDA	memristor crossbar-based hardware implementation of fuzzy membership functions	2011	-4.53538681188396	10.197368193826053	2774959
2775096	EDA	functional test generation for digital integrated circuits using a genetic algorithm	2002	-3.9465069899545115	11.073476977452042	2775123
2775876	EDA	test generation for ultra-large circuits using atpg constraints and test-pattern templates	1996	-5.279481001366347	11.093872150883158	2775903
2776139	EDA	developments in computer simulation of gate level physical logic - a tutorial	1979	-3.7963359496898086	10.750535797418094	2776166
2776490	EDA	a path-based methodology for post-silicon timing validation	2004	-5.207483214036585	11.182136805926588	2776517
2776507	EDA	challenging the evolutionary strategy for synthesis of analogue computational circuits	2010	-5.1233066368351565	9.554183357018989	2776534
2776658	EDA	hazard-free self-timed design: methodology and application	2000	-5.268096344334442	11.20149980267606	2776685
2776762	Theory	fault models for quantum mechanical switching networks	2010	-4.935196367643439	10.880437347426346	2776789
2777308	EDA	applying learning by examples for digital design automation	2002	-4.420409168344468	10.44326378497391	2777335
2777684	Embedded	symbolic execution of data paths	1995	-3.6803366331614655	10.926095852235608	2777711
2778248	EDA	synthesis of analog filters on a continuous-time fpaa using a genetic algorithm	2006	-4.996114519759463	9.717785505109081	2778275
2778637	EDA	analog circuit test point selection incorporating discretization-based fuzzification and extended fault dictionary to handle component tolerances	2016	-5.2828294048685285	9.718304833615838	2778664
2778798	EDA	equivalence checking between behavioral and rtl descriptions with virtual controllers and datapaths	2005	-3.4658316364879296	10.980335242934077	2778825
2779324	EDA	knowledge-intensive, causal reasoning for analog circuit topology synthesis in emergent and innovative applications	2015	-4.434179119076546	10.149986214770841	2779351
2779357	EDA	probabilistic power consumption estimation in digital circuits	1993	-4.024039433317151	10.213807423262892	2779384
2779808	EDA	interpolation-based incremental eco synthesis for multi-error logic rectification	2011	-4.989426094718092	10.179977856024669	2779835
2781222	HPC	design and analysis of a vlsi based high performance low power parallel square architecture	2005	-3.4660301984817967	10.726225544597893	2781249
2781447	EDA	constraint posting for verifying vlsi circuits	1989	-4.849524584249566	10.372584530168083	2781474
2781474	EDA	physically realizable gate models	1993	-5.015141162360786	10.35465439847898	2781501
2782641	EDA	on more efficient combinational atpg using functional learning	1996	-5.167207175848743	10.388562284487868	2782668
2782845	EDA	formally-based design evaluation	2001	-3.4737055345789467	10.775518254312539	2782872
2783094	EDA	partitioning large designs by filling pfga devices with hierarchy blocks	1999	-3.946234239280973	10.151953073712287	2783121
2783161	AI	diagnosing circuits with state: an inherently underconstrained problem	1984	-5.0099301266103335	10.399265147135864	2783188
2783284	EDA	a design-for-testability expert system for silicon compilers	1991	-3.480116752680592	11.160444808730366	2783311
2784709	EDA	a design methodology for self-timed event logic pipelines.	2004	-3.6988642321174265	10.789308936767714	2784736
2784863	EDA	checking sequence generation for asynchronous sequential elements	1999	-5.236950332871042	10.603990887622523	2784890
2785422	EDA	k-out-of-n: g system reliability with imperfect fault coverage	2007	-4.960188300388243	10.126077824397932	2785449
2786447	EDA	functional abstraction of logic gates for switch-level simulation	1991	-4.838953566200352	11.055147955091968	2786474
2786979	Theory	diagnosing combinational logic designs using the single location at-a-time (slat) paradigm	2001	-5.253915241613472	10.841360847793824	2787006
2787939	EDA	an approach to high-level synthesis system validation using formally verified transformations	2000	-4.057183598293844	11.063804855710275	2787966
2788614	EDA	avoiding irreducible csc conflicts by internal communication	2008	-4.961506089565939	10.034701945339096	2788641
2788733	Robotics	ranking process parameter association with low yield wafers using spec-out event network analysis	2017	-4.89163681069717	10.314003831015881	2788760
2789372	Logic	does there exist a combinational tsc checker for 1/3 code using only primitive gates?	1997	-4.406786502655644	10.18910277721031	2789399
2791172	Visualization	combinatorial approach for network switch design in data center networks	2017	-3.857471512802496	10.30843282424117	2791199
2792414	EDA	a rule-based circuit representation for automated cmos design and verification	1987	-4.719046283623052	10.526934691749434	2792441
2794008	EDA	circuit partitioning for waveform relaxation	1991	-4.11225064234898	9.969324412516825	2794035
2794082	EDA	accurate logic simulation by overcoming the unknown value propagation problem	2003	-5.2672967015291565	10.529363926639306	2794109
2794095	EDA	on the generation of binary functions with low-overhead	2017	-4.891103441610835	11.146109699122395	2794122
2794960	EDA	the design of tsc error c/d circuits for sec/ded codes	1988	-5.281994787146001	10.841394843124206	2794987
2795367	EDA	a distributed, scalable, multi-layered approach to evolvable system design using fpgas	1999	-4.205313832890299	9.930694015413657	2795394
2795673	EDA	an efficient test and repair flow for yield enhancement of one-time-programming nrom-based roms	2013	-3.9829866650090096	10.054913671483616	2795700
2796113	AI	a joint diagnostic test generation procedure with dynamic test compaction	2016	-5.231495300445528	10.505626362446607	2796140
2796843	DB	coupling materialized view selection to multi query optimization: hyper graph approach	2015	-4.473493422182778	9.58658362827617	2796870
2797042	Arch	a distributed multiple-response resolver for value-ordered retrieval	1985	-5.111136044277858	9.394928620015197	2797069
2797371	Robotics	interactive software and hardware faults diagnosis based on negative selection algorithm	2008	-4.573346308803916	10.533929970156152	2797398
2797597	ML	a solution for the on-line test of analog ladder filters	1995	-4.942943884587821	11.020472495350152	2797624
2797746	EDA	a new approach for automatic test pattern generation in register transfer level circuits	2013	-5.2037812953729325	10.366892148465553	2797773
2798186	EDA	symbolic analysis for fault detection in switch-level circuits	1995	-5.151012390998716	11.04292366937362	2798213
2798989	EDA	efficient simulation of switch-level circuits in a hierarchical simulation environment	1994	-4.5396039595063	10.881585764662258	2799016
2800394	EDA	a statistical approach to the computation of delays in logic circuits	1969	-4.69226301931166	10.301980910465096	2800421
2800475	EDA	using electrical bitmap results from embedded memory to enhance yield	2001	-4.516417365885532	11.234964096277778	2800502
2800615	EDA	a pd-based methodology to enhance efficiency in testbenches with random stimulation	2009	-5.231755145109632	10.501050604678438	2800642
2801272	EDA	scalable and scalably-verifiable sequential synthesis	2008	-5.1155616127376335	10.17562344730075	2801299
2801602	SE	greedy diagnosis of hybrid fault situations	1983	-4.773532581125586	10.095064260091435	2801629
2802092	EDA	a dynamic specification to automatically debug and correct various divider circuits	2016	-3.986475874992244	10.691793074114893	2802119
2802127	EDA	tao: regular expression based high-level testability analysis and optimization	1998	-4.1865266004154345	10.775497987781444	2802154
2802811	EDA	automatic test generation for large digital circuits	1977	-4.5452910040350964	10.851008559735183	2802838
2803865	EDA	a sophisticated architecture for evolutionary multiobjective optimization utilizing high performance dsp	2007	-3.4209208330682443	9.470451391473725	2803892
2803935	EDA	early power grid verification under circuit current uncertainties	2007	-4.960645674239104	11.096075109037631	2803962
2804167	EDA	improving diagnosis resolution without physical information	2008	-5.138815225426471	10.623175299867096	2804194
2804808	EDA	cmos majority circuit with large fan-in	2016	-4.215239112768896	10.650658397521855	2804835
2804856	EDA	fzcritic - a functional timing verifier using a novel fuzzy delay model	1999	-4.77221111062257	11.107212091817805	2804883
2805090	EDA	a robust evolvable system for the synthesis of analog circuits	2010	-5.149051392448349	9.671126939833398	2805117
2805133	HCI	formal verification-based redundancy identification of transition faults with broadside scan tests	2017	-4.543532257561139	10.49822981017872	2805160
2805142	EDA	improving high-level and gate-level testing with fate: a functional automatic test pattern generator traversing unstabilised extended fsm	2007	-4.705223655534059	10.276937864073425	2805169
2805167	Arch	combinatorial analysis of dynamic fault trees with priority-and gates	2012	-5.1784448294646435	9.814333009757435	2805194
2806980	EDA	practical methods in coverage-oriented verification of the merom microprocessor	2006	-3.4039377815869445	11.264348203917255	2807007
2807502	EDA	an efsm-based approach for functional atpg	2005	-5.085634750218088	10.249348182328626	2807529
2807583	EDA	high speed generation of fault location data for logic circuits.	1974	-4.31614001898584	10.334414372239	2807610
2808389	EDA	verification of asynchronous interface circuits with bounded wire delays	1994	-5.125167750131839	10.420392507752263	2808416
2809138	EDA	a structural encoding technique for the synthesis of asynchronous circuits	2001	-3.4535186132327436	10.727092512826069	2809165
2809729	EDA	virtual testing environment for a/d converters in verilog-a and maple platform	2008	-4.4213583929939215	10.973062968463774	2809756
2810986	EDA	gma: a high speed metaheuristic algorithmic approach to hardware software partitioning for low-cost socs	2015	-3.5045024229232014	10.115675072487036	2811013
2812680	Crypto	high-speed and highly secure pseudo-random number generator based on chaos neural network	2015	-4.2537358851086875	9.493463156938533	2812707
2813663	EDA	automatic generation and compaction of march tests for memory arrays	2001	-4.849223583109915	10.818404485769957	2813690
2814316	EDA	elimination of dynamic hazards by factoring	1993	-4.969148556698799	10.257809709711305	2814343
2814650	EDA	a computer-aided-design system for segmented-folded pla macro-cells	1981	-4.6011321200746575	11.004444699635878	2814677
2815297	EDA	reconfigurable scan networks: modeling, verification, and optimal pattern generation	2015	-4.171965498326791	11.123136959780648	2815324
2815869	Embedded	evolution of cellular automata using instruction-based approach	2012	-5.177915057053176	9.429023102042953	2815896
2816936	Arch	reliability analysis of a hardware and software fault tolerant parallel processor	1994	-4.051525484780272	10.038538091288574	2816963
2816990	Embedded	necessary and sufficient conditions for t-diagnosability of multiprocessor computer systems for various models of nonreliable testing established using the system graph-theoretical model	2016	-4.104382475210902	9.97436481851606	2817017
2817546	SE	fast dynamic fault tree analysis by model checking techniques	2018	-4.9002712915778535	10.07630894741531	2817573
2817578	Robotics	development brings scalability to hardware evolution	2005	-4.6531690292470405	9.709275071701253	2817605
2817783	EDA	incremental-in-time algorithm for digital simulation	1988	-5.235967325768748	10.909310803574156	2817810
2818685	EDA	a simulation-based approach to test pattern generation for synchronous sequential circuits	1992	-5.086499536442245	10.01768267762078	2818712
2818899	EDA	the relative merits of minimization techniques for switching circuits	1963	-4.313765701947301	9.384327349833214	2818926
2819054	Arch	live demonstration: mipa4k: a 64×64 cell mixed-mode image processor array	2009	-3.8080612330948673	11.204876407989264	2819081
2819526	EDA	transistor-level circuit experiments using evolvable hardware	2005	-4.014702824392242	10.598306954688368	2819553
2821221	Embedded	post-silicon observability enhancement with topology based trace signal selection	2017	-5.029391242643016	11.216855299621454	2821248
2821323	EDA	optimizing source placement for noise minimization using hybrid acoustic simulation	2018	-4.491128072652423	10.239798242856985	2821350
2822417	EDA	fault behavior dictionary for simulation of device-level transients	1993	-4.859098162312309	11.004553651228793	2822444
2823582	EDA	efficient use of large don't cares in high-level and logic synthesis	1995	-4.994415134161606	10.421205331847947	2823609
2824141	EDA	modeling and verification of industrial flash memories	2010	-3.648193505378917	10.952054673028774	2824168
2824427	EDA	coevolutionary cartesian genetic programming in fpga	2013	-3.850692510933338	9.892565787850561	2824454
2824718	EDA	directed test generation using concolic testing on rtl models	2018	-4.225245337568877	10.883769344865868	2824745
2824993	AI	sequential diagnosis tool	2000	-4.490494192581073	10.120716528669826	2825020
2825249	EDA	a new model to uniformly represent the function and timing of mos circuits and its application to vhdl simulation	1994	-4.3788944264576966	10.39281747439369	2825276
2825671	EDA	symbolic reliability analysis and optimization of ecu networks	2008	-4.724536344430689	9.759780414705343	2825698
2825944	EDA	design representation in cad tools (session overview)	1985	-3.8231553247692966	10.844460366956316	2825971
2826270	EDA	design optimization for capacitive-resistively driven on-chip global interconnect	2015	-3.758533490958776	10.472215627722047	2826297
2826296	EDA	debugging of toffoli networks	2009	-4.973596291759871	10.703053926178583	2826323
2826852	EDA	diagnosis of arbitrary defects using neighborhood function extraction	2005	-5.213081078240228	10.725101075278015	2826879
2827791	EDA	a proof engine approach to solving combinational design automation problems	2002	-4.615643965575612	9.706499068819081	2827818
2828584	EDA	new methods of improving parallel fault simulation in synchronous sequential circuits	1993	-5.158681010413474	10.43944198150604	2828611
2828690	SE	testability analysis and scalable test generation for high-speed floating-point units	2006	-5.0703686252113656	11.049971892968097	2828717
2828726	EDA	an rt-level atpg based on clustering of circuit states	2001	-5.120127094396855	10.165905578261446	2828753
2830416	EDA	multifrequency testability analysis for analog circuits	1994	-5.2940423960394964	10.512572629276367	2830443
2831746	EDA	test chip experimental results on high-level structural test	2005	-5.282580325596736	11.172005092865486	2831773
2831802	EDA	a novel test environment for template based qdi asynchronous circuits	2008	-4.6306012044369815	10.86778202827834	2831829
2832031	EDA	stochastic modeling and performance evaluation for digital clock and data recovery circuits	2000	-3.7639787537484186	10.38731800810299	2832058
2832796	EDA	test generation for scan design circuits with tri-state modules and bidirectional terminals	1983	-5.059445970917932	11.23625515328781	2832823
2833230	HPC	on parallel switch level fault simulation	1993	-4.574711928137996	11.003458620549047	2833257
2833602	SE	automatic diagnostic program generation for mixed signal load board	2003	-4.33631409267619	11.015716024907103	2833629
2833647	Embedded	pattern generation for mutation analysis using genetic algorithms	2013	-4.2247243608158715	10.524333054147435	2833674
2833762	EDA	exact hierarchical symbolic analysis of large analog networks using a general interconnection template	2006	-4.1950216583108375	10.72911830795474	2833789
2833799	Visualization	on the realization of functions in n-valued logic	1972	-3.9005735091911937	10.063563132611565	2833826
2835371	EDA	the application of genetic algorithms as automated repair systems for reconfigurable cell based analogue circuits	2011	-3.945478985891348	10.021295004316949	2835398
2835922	EDA	improved sequential atpg using functional observation information and new justification methods	1995	-5.119315381772784	10.41356659154609	2835949
2836298	EDA	a new path-oriented effect-cause methodology to diagnose delay failures	1998	-4.754377637374967	10.352934894654988	2836325
2836937	EDA	"""design and implementation of the web-based simulation tool for """"digital circuit design"""""""	2001	-3.409303650750472	10.715934686018826	2836964
2837166	Arch	advancing cmos-type ising arithmetic unit into the domain of real-world applications	2018	-5.022587123255773	9.586317385705511	2837193
2837382	EDA	formal verification of c-element circuits	2011	-5.088388098902731	10.665900685239023	2837409
2839369	SE	feedback-controlled random test generation	2015	-4.919687809933151	10.788390014061296	2839396
2839385	Logic	model checking the ibm gigahertz processor: an abstraction algorithm for high-performance netlists	1999	-3.6014451359869515	10.792864007010165	2839412
2840158	Robotics	fault model extension for diagnosing custom cell fails	1997	-4.580683496171523	10.659214264753766	2840185
2840749	EDA	distance constrained dimensionality reduction for parametric fault test generator	2001	-5.282744736191437	10.399360975103251	2840776
2841884	Theory	application of modular sequential circuits to single error-correcting p-nary codes	1959	-3.8903515111487614	10.030815408981548	2841911
2842124	Arch	race logic: abusing hardware race conditions to perform useful computation	2015	-5.1808286219537685	10.901938158750298	2842151
2842205	Embedded	modular realizations of the dft from the goertzel dft modules (of smaller dimension)	1993	-3.5473314417730664	9.696440255752606	2842232
2843417	EDA	a compositional approach to the combination of combinational and sequential equivalence checking of circuits without known reset states	2007	-4.787431719343347	10.426219471808931	2843444
2844191	EDA	logic-level mapping of high-level faults	2005	-4.178253805777039	11.08349168512059	2844218
2845185	DB	easily testable cellular array multipliers.	1991	-3.8478130148980023	9.959207685206056	2845212
2845579	Embedded	dynamic analysis of distributed control network based on event driven software gates	2013	-3.7726377478813364	10.926427001403804	2845606
2846444	EDA	a novel method for all solutions sat problem	2008	-5.048742506069218	9.982772110273066	2846471
2846559	Robotics	do stuck fault models reflect manufacturing defects?	1982	-4.117978574266132	10.591390683656432	2846586
2847667	EDA	retargeting a hardware compiler using protocol converters	1996	-4.21034707284823	11.027618500953565	2847694
2847725	EDA	preparing rearchitected designs for sequential equivalence checking	2008	-4.104859549044671	10.659910407525173	2847752
2848022	EDA	exploiting symmetry in sat-based boolean matching for heterogeneous fpga technology mapping	2007	-4.261703872899825	10.043760497670652	2848049
2849076	DB	design of high-speed iterative dividers in gf(2m)	2011	-3.6638497162500716	9.892130185304447	2849103
2849212	SE	a bit too precise? bounded verification of quantized digital filters	2012	-4.854862345812782	9.402882795397105	2849239
2850026	EDA	an integrated mask artwork analysis system	1980	-4.387898561616862	10.735026748539195	2850053
2850801	EDA	implicit search-space aware cofactor expansion: a novel preimage computation technique	2006	-5.117551445707231	9.588869580429993	2850828
2851574	EDA	concurrent and comparative fault simulation in systemc and its application in robustness evaluation	2013	-3.842154973535844	10.873155868248762	2851601
2851865	SE	comparing fault-based testing strategies of general boolean specifications	2007	-4.8139962992983305	10.100007011814142	2851892
2852127	EDA	a test synthesis technique using redundant register transfers	1997	-4.9389481952868275	10.831838648917	2852154
2852154	Robotics	a hybrid stochastic-deterministic input design method for active fault diagnosis	2013	-4.850832605485159	10.156369648101869	2852181
2852167	SE	rf specification test compaction using learning machines	2010	-5.038103616264993	10.777020850441897	2852194
2853638	EDA	leakage analysis considering the effect of inter-cell wire resistance for nanoscaled cmos circuits	2010	-4.602422269719494	11.152015422166212	2853665
2853715	Vision	analysis of speed of a binary divider using a variable number of shifts per cycle	1978	-3.493542518540084	9.901167896699093	2853742
2854795	EDA	antigone: top-down creation of analog-to-digital converter architectures	2009	-4.317086503662218	10.618179472144314	2854822
2854877	EDA	performance measures for several opt imitations to a distributed digital system simulator	1993	-3.6957460599810417	11.17125765405631	2854904
2855269	EDA	placing and routing circuits on fpgas by means of parallel and distributed genetic programming	2001	-3.9915454860705353	9.798905904357518	2855296
2855278	EDA	power-constrained, sessionless soc test scheduling based on exploration of i-schedule state-space	2006	-4.1372403447736925	9.572194523894453	2855305
2855548	EDA	managing power consumption and variability in nanometer circuits	2007	-3.973705826457464	10.714855519854009	2855575
2856097	EDA	automatic synthesis of gate-level timed circuits with choice	1995	-4.6536193622399695	10.744046249547246	2856124
2856152	Robotics	a processor for genetic algorithm using dynamically reconfigurable memory	2006	-4.047419927085975	9.604708813375618	2856179
2856226	EDA	archgen: automated synthesis of analog systems	1995	-3.7821820643313786	11.19805721748235	2856253
2856455	EDA	clock gating methodologies and tools: a survey	2016	-3.6702362648015128	10.384961889705453	2856482
2856860	EDA	hybrid built-in self-test and test generation techniques for digital systems	2005	-4.5575304591995565	11.215371480953172	2856887
2857193	EDA	an analysis of atpg and sat algorithms for formal verification	2001	-4.94488378932649	9.703056273613807	2857220
2857768	EDA	optimal hardware/software partitioning of a system on chip fpga-based sensorless ac drive current controller	2013	-4.025047743099665	9.867564000609057	2857795
2857996	EDA	high-speed operation of 0.25-mv rsfq arithmetic logic unit based on 10-ka/cm2 nb process technology	2014	-3.828963607142512	10.757691765637526	2858023
2859235	Arch	delay fault diagnosis for nonrobust test	2006	-5.2829181062240185	11.108248741261887	2859262
2859297	ML	don't care identification and statistical encoding for test data compression	2004	-3.993697163339592	9.535330861632511	2859324
2859309	EDA	techniques for the evolution of pipelined linear transforms	2005	-4.4463901872787055	9.774773195902421	2859336
2860219	EDA	an automated design tool for analog layouts	2006	-4.832081323200077	10.619972003373414	2860246
2860252	EDA	towards a formalization of digital circuit design	1986	-3.8392533198126944	10.004837538274645	2860279
2860271	Arch	specification and formal verification of power gating in processors	2014	-3.8574321092123416	11.153668224582116	2860298
2861430	EDA	a macromodel compaction scheme for the fast stimulation of large linear mesh circuits	1995	-4.107036465992138	10.220049076555313	2861457
2861656	EDA	the practical verification of microprocessor designs	1991	-3.3669774323267188	11.20257075133022	2861683
2863861	Vision	evolving an adaptive digital filter	2000	-3.8771248205316255	10.013740392739725	2863888
2864351	EDA	counter-based ant colony optimization as a hardware-oriented meta-heuristic	2005	-3.9430576567024787	9.493414534774507	2864378
2864470	EDA	synchronized generation of directed tests using satisfiability solving	2010	-5.050918416791321	9.92519269648507	2864497
2865539	EDA	abc: an academic industrial-strength verification tool	2010	-3.7369390290694726	10.837985890798944	2865566
2866820	EDA	a measure of efficiency of diagnostic tests upon sequential logic	1964	-4.151336751401772	10.093888000233092	2866847
2867159	EDA	parallel critical path tracing fault simulation in sequential circuits	2018	-5.290336574262269	10.701900569819236	2867186
2869322	Robotics	enhance profiling-based scan chain diagnosis by pattern masking	2010	-5.090851226241688	11.093357747415881	2869349
2869429	EDA	low complexity multiplier based on dickson basis using efficient toeplitz matrix-vector product	2015	-3.81713884447569	9.678783844921542	2869456
2869995	EDA	functional test of small-delay faults using sat and craig interpolation	2012	-5.240361770868371	10.505548891013008	2870022
2870436	SE	techniques for memory testing	1979	-3.5330672870689868	9.946766416341204	2870463
2871911	EDA	solving satisfiability problems using reconfigurable computing	2001	-4.0027980087672415	9.727614614899288	2871938
2872426	Theory	circuit partitioning with genetic algorithms using a coding scheme to preserve the structure of a circuit	1990	-3.8234732599351315	9.775423853534782	2872453
2873303	EDA	suppressing test inflation in shared-memory parallel automatic test pattern generation	2014	-5.247600946099759	10.91936399055733	2873330
2873327	EDA	classifying analog and digital circuits with machine learning techniques toward mixed-signal design automation	2018	-4.136971033601189	11.057377265767164	2873354
2873446	Logic	dynamic exerciser template weighting in x86 processor verification	2017	-3.9371756950695698	11.162985525963359	2873473
2873453	EDA	an improved deductive fault simulator	1994	-5.264726216597619	10.213601798727982	2873480
2874238	Logic	a linear programming approach for synthesis of mixed-signal interface elements	1999	-3.978063154391948	10.950268428885634	2874265
2874307	EDA	pyco: a parallel genetic algorithm optimization tool for analog circuits	2012	-5.249680049145216	10.467974069872438	2874334
2874395	EDA	equivalence checking of arithmetic circuits on the arithmetic bit level	2004	-4.998664427370968	10.228348882887602	2874422
2874553	EDA	formal verification techniques based on boolean satisfiability problem	2005	-5.233624769880564	10.000203199076326	2874580
2875664	EDA	integrated formal and informal design verification of commercial integrated circuits	1999	-3.7112089381295217	11.041972514573931	2875691
2876258	Robotics	robot path planning using field programmable analog arrays	2012	-4.085282670593842	10.742377740966432	2876285
2876304	EDA	synthesis of asynchronous controllers using integer linear programming	2006	-5.114751530453527	10.390758988082089	2876331
2876318	EDA	optimizing parametric bist using bio-inspired computing algorithms	2009	-4.5586513890514	9.721444997863903	2876345
2877583	Logic	daisy: a simulation-based high-level synthesis tool for delta-sigma modulators	2000	-3.914111412001295	10.816759334243226	2877610
2878761	Arch	voting structures for cascaded triple modular redundant modules	2007	-5.2121994061265005	11.180238538686769	2878788
2878861	EDA	evaluating debugging algorithms from a qualitative perspective	2010	-3.4838218335616378	11.221614699383853	2878888
2879056	EDA	a new approach to distributed functional fault modeling	1986	-3.6837839474565137	11.032280195739284	2879083
2879747	EDA	dynamic detection and removal of inactive clauses in sat with application in image computation	2001	-5.185229391566699	10.106956834854598	2879774
2879918	EDA	genesis: a behavioral synthesis system for hierarchical testability	1994	-4.402812705580309	10.841409158900001	2879945
2880949	EDA	a framework for comprehensive automated evaluation of concurrent online checkers	2015	-4.210751402110915	10.96709579684479	2880976
2881703	EDA	a novel hardware/software partitioning technique for system-on-chip in dynamic partial reconfiguration using genetic algorithm	2012	-4.063594200215825	9.98417891732686	2881730
2881754	EDA	polynomial circuit models for component matching in high-level synthesis	2001	-4.348854793874676	10.69951002353784	2881781
2883902	EDA	scat - a new statistical timing verifier in a silicon compiler system	1986	-5.188128892845223	11.033148599581315	2883929
2884026	Logic	socrates: a system for automatically synthesizing and optimizing combinational logic	1986	-4.1328560215591965	10.429445551091053	2884053
2886038	Embedded	on a generalized test sequencing problem	1992	-5.0453485056765	9.715064168578808	2886065
2886159	Theory	evolutionary discovery of algorithms as circuits for quantum computers	2002	-4.229369668209044	9.563148527243108	2886186
2886252	DB	greedy diagnosis as the basis of an intermittent-fault/ transient-upset tolerant system design	1983	-4.7792904812436054	10.357039948300393	2886279
2886354	Embedded	hardware implementation for a genetic algorithm	2008	-4.292674917638778	9.538616801017977	2886381
2886773	HCI	a digital polarity correlator featuring built-in self test and self repair mechanisms.	1983	-4.284104191457776	10.677386851628514	2886800
2888966	EDA	towards evolvable analog fuzzy logic controllers	2002	-4.2825787669160365	9.757664215263024	2888993
2889071	Visualization	a simplified general method for static hazard detection	1976	-5.2583513450842565	10.231926484453505	2889098
2889333	EDA	multi-threshold building blocks	1966	-3.5271427981723766	10.000474090382056	2889360
2889379	Vision	vlsi design with multiple active layers	1985	-4.146914996878924	10.709264380975252	2889406
2889527	AI	biologically-inspired optimization of circuit performance and leakage: a comparative study	2006	-4.837928151803115	9.870336929324905	2889554
2889556	EDA	analog and digital collaborative design techniques for wireless socs	2016	-3.5356668176718022	10.641472265521992	2889583
2889846	EDA	safe asynchronous sequential circuits	1974	-5.2428033605328705	10.022945878088462	2889873
2889870	EDA	hierarchical gate-level verification of speed-independent circuits	1995	-5.122653406233589	10.239822296476813	2889897
2890053	EDA	improving test pattern generation in presence of unknown values beyond restricted symbolic logic	2015	-5.214597830370639	10.291877435733246	2890080
2890198	Theory	on two variations of identifying codes	2011	-5.0920282764857765	9.40627768962742	2890225
2890310	EDA	comparing layouts with hdl models: a formal verification technique	1995	-3.623225951172597	10.738798760544402	2890337
2890599	EDA	current signatures: application [to cmos]	1998	-4.223319944403504	10.308498467650537	2890626
2891122	EDA	automatic error correction of large circuits using boolean decomposition and abstraction	1999	-4.9825750257059935	10.087590588375162	2891149
2891291	AI	vlsi design of a quaternary multiplier with direct generation of partial products	1997	-3.7564024177084714	10.239700225444523	2891318
2891852	EDA	estimating array connectivity and applying multi-output node structure in evolutionary design of digital circuits	2007	-5.167579942006605	9.990497619044634	2891879
2893679	EDA	efficient evaluation of multiple-output boolean functions in embedded software or firmware	2007	-4.790413141827651	10.834993190918944	2893706
2894633	EDA	a deterministic finite automaton approach to design rule checking for vlsi	1982	-4.453609706514175	10.824216801989063	2894660
2894798	EDA	automatic generation of functional vectors using the extended finite state machine model	1996	-4.323247354125488	10.199877908268984	2894825
2894867	EDA	a novel framework for applying multiobjective ga and pso based approaches for simultaneous area, delay, and power optimization in high level synthesis of datapaths	2012	-4.2053692231156035	10.00260969584024	2894894
2895093	EDA	mach: a high - hitting pattern checker for vlsi mask data	1983	-4.996619927846355	11.225003970279195	2895120
2897569	EDA	probabilistic bug-masking analysis for post-silicon tests in microprocessor verification	2016	-4.713936754164932	11.199729163285513	2897596
2899780	EDA	design-for-testability automation of mixed-signal integrated circuits	2013	-3.764660012989877	11.277280101521738	2899807
2900387	SE	application-specific bridging fault testing of fpgas	2004	-5.211708329081416	10.884367306377143	2900414
2902118	EDA	platypus: a pla test pattern generation tool	1985	-5.1867991195651495	10.29622189184466	2902145
2903228	HCI	an analog similarity evaluation circuit featuring variable functional forms	2001	-4.682573145273596	10.449757599824698	2903255
2903808	EDA	hierarchical fault tracing for vlsi sequential circuits from cad layout data in the cad-linked eb test system	1997	-5.190926975760856	10.672436876155704	2903835
2904099	EDA	automatic synthesis of boolean equations using programmable array logic	1989	-3.410499498108416	10.957397254299915	2904126
2904212	EDA	partitioning-based allocation of dedicated data-paths in the architectural synthesis for high throughput applications	1991	-3.391100961296408	11.155862144050579	2904239
2904897	AI	extraction of design patterns from evolutionary algorithms using case-based reasoning	2001	-4.9931131000162665	9.646292081004967	2904924
2905108	EDA	a new fault model and testing technique for cmos devices	1982	-4.203630309712207	10.659722673841328	2905135
2905715	EDA	cad tools for bist/dft and delay faults	1999	-4.128973835035283	10.731215148835737	2905742
2905973	SE	performability analysis of multistate computing systems using multivalued decision diagrams	2010	-4.678688604911998	9.616485952873893	2906000
2907155	EDA	graph-based functional test program generation for pipelined processors	2004	-3.646658588602109	10.790048530761574	2907182
2907607	Embedded	using data flow information to obtain efficient check sets for algorithm-based fault tolerance	1999	-5.036080177094312	10.031082172675395	2907634
2907692	EDA	hardware verification	1977	-4.139172142790425	10.252458009466046	2907719
2907705	HCI	an incremental computer technique for solving coordinate-rotation equations	1961	-3.752976742313116	10.126449466469476	2907732
2908062	EDA	analog circuit testing based on sensitivity computation and new circuit modeling	1993	-5.230019692137364	11.013227265212548	2908089
2909451	EDA	applying object oriented concept to combination logic design	2004	-3.534393976665944	10.048296225540604	2909478
2909671	EDA	ecc: extended condition coverage for design verification using excitation and observation	2001	-4.741398308239218	11.116535865188734	2909698
2912502	EDA	computer aided design of printed circuit board layouts	1980	-3.8940108325351006	10.282721416912477	2912529
2912958	EDA	efficient netlist comparison using hierarchy and randomization	1985	-5.1332048543565705	10.724020028841482	2912985
2913328	AI	an in-place search algorithm for the resource constrained scheduling problem during high-level synthesis	2010	-4.0613136208192255	9.43005939468832	2913355
2913690	EDA	modeling and simulation of circuits with shared structurally synthesized bdds	2017	-5.118211447515138	10.207793360911642	2913717
2914322	Robotics	maintenance techniques of a microprogrammed self-checking control complex of an electronic switching system	1973	-3.8103707069238073	11.198735512065674	2914349
2914408	EDA	untestable fault identification in sequential circuits using model-checking	2008	-5.286137978520318	10.49421662344116	2914435
2914783	EDA	techniques to improve the efficiency of sat based path delay test generation	2014	-4.991570235671515	9.974377806900733	2914810
2914834	Arch	on inherent untestability of unaugmented microprogrammed control	1989	-5.2830808058154695	10.606122442155034	2914861
2915050	EDA	uvm based testbench architecture for coverage driven functional verification of spi protocol	2018	-3.5925405834154303	11.127285111263776	2915077
2915619	EDA	reconfigurable parallel architecture for genetic algorithms: application to the synthesis of digital circuits	2007	-4.0271914738447885	9.960758351814384	2915646
2915720	Visualization	handhelds drive mixed-signal chip development	2000	-3.5965551353179968	10.622060616642589	2915747
2915797	EDA	assertion-based verification of behavioral descriptions with non-linear solver	2006	-3.716579103311141	10.639547948596196	2915824
2915940	EDA	modeling time-triggered architecture based safety-critical embedded systems using systemc	2010	-4.289808040636741	9.938334101439546	2915967
2916598	EDA	extended abstract: polynomial model-based evaluation of the branch coverage metric for functional verification of hardware systems	2005	-3.9338255765477066	10.641811068100886	2916625
2917538	EDA	exact output response computation of rc interconnects under general polynomial input waveforms	2000	-3.6201009954628396	9.767196887196082	2917565
2917874	AI	improving diagnostic resolution of failing ics through learning	2018	-5.096333721992679	11.148743619964913	2917901
2917943	EDA	extracting behavioral data from physical descriptions of mems for simulation	1999	-4.207555849855512	11.213170959268739	2917970
2919204	Theory	pseudorandom bit generators from enhanced cellular automata	2015	-4.152555647405977	9.5849148262471	2919231
2919338	EDA	cast.fsm applied to vlsi synthesis: experimental results and requirements for industrial use	1991	-4.854679145295118	10.41305480984911	2919365
2919734	EDA	booster: speeding up rtl property checking of digital designs by word-level abstarction	2001	-5.287966664962825	9.944332657786248	2919761
2921361	EDA	fast online/offline netlist compilation of hierarchical schematics	1989	-4.333455163893369	10.836448851650069	2921388
2921826	EDA	population-based fpga solution to mastermind game	2006	-3.7432198707086832	9.915296103783266	2921853
2922198	ML	genetic programming of process decomposition strategies for evolvable hardware	2000	-3.8544850881647963	10.236447917575967	2922225
2923692	EDA	the clippper tm cad system: integrated hierarchical vlsi design.	1986	-3.4422548881556434	9.863451040463518	2923719
2924209	Robotics	intrinsic evolution of sorting networks: a novel complete hardware implementation for fpgas	2005	-4.012348963917133	9.642537426262203	2924236
2924362	EDA	vhdl switch level fault simulation	1994	-4.3709068816086605	11.211758922307288	2924389
2928704	Logic	a scalable and nearly uniform generator of sat witnesses	2013	-4.920469057637677	10.06902212718556	2928731
2929255	EDA	a new simulation-based property checking algorithm based on partitioned alternative search space traversal	2005	-4.871691734058321	9.857652794825436	2929282
2930021	EDA	online evolution for a high-speed image recognition system implemented on a virtex-ii pro fpga	2007	-3.857513617282707	9.64520613737606	2930048
2931433	Robotics	state-of-the-art continuous-time filters from scratch	2007	-3.605190697925659	9.72225674818551	2931460
2932437	AI	improving ea-based design space exploration by utilizing symbolic feasibility tests	2005	-3.9427170467495416	9.54502911771682	2932464
2932605	EDA	a single bridging fault location technique for cmos combinational circuits	1995	-4.992517702085407	10.91313819734748	2932632
2933004	SE	design of introspective circuits for analysis of cell-level dis-orientation in self-assembled cellular systems	2016	-3.635401453275753	10.131487029949641	2933031
2933071	EDA	gate mapping automation for asynchronous null convention logic circuits	2014	-4.345254175575235	11.107605450193553	2933098
2933679	EDA	early exploration of the multi-dimensional vlsi design space	1994	-3.6719931006718	11.231491017521945	2933706
2935655	EDA	a system for designing, simulating, and testing high performance vlsi signal processors	1986	-4.182954884616128	11.043919546485014	2935682
2935911	EDA	self-adaptive evolution of complex logic circuits	2009	-4.12202581408028	9.812592557026184	2935938
2936140	EDA	automatic test vector generation for mixed-signal circuits	1995	-5.022444014146275	11.002291815974123	2936167
2936580	EDA	intrinsic evolution of digital circuits using evolutionary algorithms	2009	-5.1213717901571325	9.60372803742057	2936607
2937732	EDA	simplified topology for integrated circuit buffer behavioural models	2017	-4.693576811481516	10.938275280956988	2937759
2937878	EDA	an algorithm for synthesis of multiple-output combinational logic	1968	-4.958432791544598	10.196473430656383	2937905
2938749	EDA	graph-based representations and coupled verification of vlsi schematics and layouts	1989	-4.337557442613448	10.01957820488607	2938776
2938811	Vision	methods for automated detection of plagiarism in integrated-circuit layouts	2014	-4.123559685016005	11.279115228138359	2938838
2939442	EDA	automatic tub region generation for symbolic layout compaction	1989	-4.764913370805849	10.579663385710738	2939469
2939740	EDA	research on fault-tolerance of analog circuits based on evolvable hardware	2007	-4.396592349314048	10.457743904191268	2939767
2939805	EDA	analog layer extensions for analog/mixed-signal assertion languages	2013	-3.452643085700339	10.848609110225613	2939832
2940225	Arch	on concurrently testable microprogrammed control units	1986	-3.5050782916098893	10.269651363974432	2940252
2940359	EDA	circuit frequency response analysis program with worst-case capabilities (frwc)	1968	-4.584629442743281	11.13431195962361	2940386
2940900	EDA	fast high-level fault simulator	2004	-4.722582856679346	10.951043996214272	2940927
2941372	EDA	a model-based hybrid evolutionary algorithm for fast yield-inclusive design space exploration of analog circuits	2006	-4.835883782161259	9.738792320690855	2941399
2941595	EDA	finding power/ground defects on connectors - case study	2008	-4.438726624488221	11.262123613757426	2941622
2942273	EDA	comparative study of system on chip based solution for floating and fixed point differential evolution algorithm	2014	-3.5566820644944603	9.520570558544202	2942300
2942535	EDA	field modifiable architecture and its design methodology: system design without logic synthesis	2002	-3.4249647841265105	11.074443804893384	2942562
2942684	HPC	prospect : a production system for partitioning and evaluating chip testability	1986	-3.727504417842546	10.585267543275572	2942711
2942735	Logic	finite input-memory automaton based checker synthesis of systemverilog assertions for fpga prototyping	2009	-3.8322306338347816	10.787889169494743	2942762
2942984	EDA	hardware implementation of evolutionary digital filters	2003	-3.935451646030302	9.611382681129225	2943011
2943202	Arch	computer-assisted circuit evaluation in prolog for vlsi	1983	-3.61695110403176	10.06193806911221	2943229
2944211	EDA	reduced test application time based on reachability analysis	2005	-5.151052293774269	10.6041917459619	2944238
2944286	EDA	a bitstream reconfigurable fpga implementation of the wsat algorithm : reconfigurable and adaptive vlsi systems	2001	-3.7424342133366473	10.119553839101403	2944313
2944569	EDA	hierarchical test pattern generation based on high-level primitives	1989	-5.01570936408394	10.520429203864596	2944596
2944576	Crypto	efficient range oram with 핆(log2n) locality	2018	-3.9932477507498185	9.494973377972006	2944603
2945803	EDA	enhancing simulation accuracy through advanced hazard detection in asynchronous circuits	2009	-5.205636890541974	10.495832191142926	2945830
2945852	EDA	formal verification of powerpc arrays using symbolic trajectory evaluation	1996	-4.5119045663238655	10.452374044143069	2945879
2946004	SE	defect diagnosis based on pattern-dependent stuck-at faults	2004	-5.278770762828458	10.638875097636786	2946031
2946321	EDA	delay fault testing of ip-based designs via symbolic path modeling	1999	-5.132573941175505	10.915818563218592	2946348
2946414	EDA	early outpoint insertion for high-level software vs. rtl formal combinational equivalence verification	2006	-4.244541568237471	10.134929027646711	2946441
2947515	EDA	the intrinsic evolution of virtex devices through internet reconfigurable logic	2000	-4.5658292461246655	10.698991300497378	2947542
2948210	EDA	fast synthesis of reversible circuits using a sorting algorithm and optimization	2017	-3.8737205282423153	9.912509050919878	2948237
2948605	EDA	the error latency of delay faults in combinational and sequential circuits	1985	-4.690880940539234	10.649118621715296	2948632
2948671	Robotics	a novel isomorphism based on nearest neighbours for efficient graph matching algorithm	2002	-4.352191879421877	9.385554207474561	2948698
2948993	EDA	a precise model for cross-point memory array	2016	-3.5567501044302867	10.007916547343404	2949020
2951078	EDA	an evolvable combinational unit for fpgas	2004	-4.514503067355197	9.723866803836144	2951105
2951327	EDA	vector-based functional fault models for delay faults	1999	-5.168972713959971	10.421839457119805	2951354
2951670	EDA	automated design approach for analog circuit using genetic algorithm	2007	-5.177156202085259	9.51749502025686	2951697
2953401	EDA	a new floorplanning method for fpga architectural research	2000	-3.8643166646438467	10.871294235363397	2953428
2953764	EDA	the logic-to-hardware interface area of design automation	1968	-4.290601824512405	11.058288787572158	2953791
2953796	EDA	fault testing and diagnosis in combinational digital circuits	1968	-5.235725970622378	10.187690512917094	2953823
2954742	EDA	an experimental system for logic design data accumulation and retrieval	1962	-3.720266877127726	9.971259824819176	2954769
2956658	AI	a complete testing strategy based on interacting and hierarchical fsms	1997	-3.6661020551512875	10.893876985354	2956685
2956836	EDA	design verification and functional testing of finitestate machines	2001	-4.590605575736518	10.561564075524824	2956863
2956903	Robotics	an efficient algorithm for finding minimal overconstrained subsystems for model-based diagnosis	2008	-4.9338911501447615	9.47501978607052	2956930
2957412	EDA	sat-based automatic rectification and debugging of combinational circuits with lut insertions	2012	-4.988301888517019	10.34640498087488	2957439
2958442	SE	multi-clock path analysis using propositional satisfiability	2000	-5.17547605612603	10.147052749757092	2958469
2959293	HCI	abstraction and refinement techniques in automated design debugging	2007	-4.278869253541696	10.86077641587024	2959320
2959769	EDA	concert: a concurrent transient fault simulator for nonlinear analog circuits	1998	-5.1294740204589	10.903239283416779	2959796
2960027	EDA	a genetic algorithm framework applied to quantum circuit synthesis	2007	-4.613746383495887	9.670953377547935	2960054
2960427	EDA	bdd-based testability estimation of vhdl designs	1996	-4.394131159026919	10.446011985848305	2960454
2960441	EDA	time loss through gating of asynchronous logic signal pulses	1966	-4.478013309991921	10.765739451337687	2960468
2960945	EDA	a fault tolerant incremental design methodology	2002	-4.464701937028232	11.058761370291617	2960972
2961025	Arch	the design of reversible multiplier using ancient indian mathematics	2013	-4.265666497315226	9.409870001571344	2961052
2962156	EDA	fault coverage tools: case studies	1985	-3.929418820887976	10.229434737677881	2962183
2962391	Robotics	translating relay ladder logic for ccm solving	1997	-4.726598151284676	10.634114165218463	2962418
2965041	EDA	efficient circuit partitioning to extend cycle simulation beyond synchronous circuits	1997	-4.9326912983500595	11.262850709988381	2965068
2965406	EDA	supporting analog synthesis by abstracting circuit behavior using a modeling methodology	2006	-4.509045335143807	10.727229828189072	2965433
2965518	EDA	silicon photonics design rule checking: application of a programmable modeling engine for non-manhattan geometry verification	2014	-4.325020192172048	11.176221720814553	2965545
2966195	HCI	virtual instruments for the circuit analysis with interactive parameter modification	2006	-3.8827617787284394	9.824575513977102	2966222
2966212	EDA	low power logic bist with high test effectiveness	2013	-3.938068166267637	10.745738407962675	2966239
2966694	Visualization	the reliability of memory with single-error correction	1982	-3.5025675074535245	9.845304802600626	2966721
2966706	EDA	analysis of gate array failures using functional ate	1983	-3.723942370946808	10.201154057465283	2966733
2966760	EDA	graph transformation meets reversible circuits: generation, evaluation, and synthesis	2014	-3.611729731273949	10.642559783843039	2966787
2967263	EDA	fault analysis in networks with concurrent error detection properties	1998	-5.1583694246849605	11.150141671261663	2967290
2967348	EDA	on automatic generation of rtl validation test benches using circuit testing techniques	2003	-3.925042944598905	10.998830689939627	2967375
2967681	Graphics	an automated methodology to diagnose geometric defect in the eeprom cell	2002	-5.087181656941697	11.013758239825863	2967708
2968672	SE	hardware test pattern generation for built-in testing	1981	-3.9299665005576783	10.271464003614797	2968699
2969091	Arch	on functional testing of array processors	1988	-4.736506010567616	10.966500625597057	2969118
2969303	EDA	a novel x-filling method for capture power reduction	2017	-4.3180239794328745	10.889498779849202	2969330
2969854	EDA	functional constraint extraction from register transfer level for atpg	2015	-4.7768450713281965	10.913536818161935	2969881
2970040	EDA	a switch-level matrix approach to transistor-level fault simulation	1991	-5.283415019220785	11.038714011515438	2970067
2970236	EDA	decomposition of timed decision tables and its use in presynthesis optimizations	1997	-3.512318324635752	10.134476261329914	2970263
2972659	EDA	an effective delay analysis system for a large scale computer design	1986	-4.566135410992892	11.081461628806515	2972686
2972916	EDA	will the field-programmable gata array replace the mask-programmable gate array? (panel abstract).	1991	-3.716529909298904	10.791935054422494	2972943
2973139	Arch	a new learning approach to design fault tolerant anns: finally a zero hw-sw overhead	2002	-4.614066106929679	9.905869581943984	2973166
2973561	SE	an effective structure and flow for pre-bond tsv test	2018	-4.078494040033006	10.655974035529844	2973588
2973632	EDA	quality estimation of test vectors and functional validation procedures based on fault and error models	1998	-4.574449970079222	10.912422163026722	2973659
2974020	EDA	priority scheduling in digital microfluidics-based biochips	2006	-4.1377835200528725	9.462986292889726	2974047
2974050	Theory	a fast-carry adder with cmos transmission gates	1987	-4.202079759655507	10.607041869131564	2974077
2975378	EDA	some unsolved problems in modelling self-timed circuits using petri nets	1988	-3.7474775539650063	10.111310431806427	2975405
2976228	Visualization	r68-21 system architecture for large scale integration	1968	-4.032234548057483	10.95559540770562	2976255
2979221	EDA	design optimization and space minimization considering timing and code size via retiming and unfolding	2006	-4.491977577554987	10.906584757593484	2979248
2979920	EDA	multiple objective optimisation of data and control paths in a behavioural silicon compiler	1992	-3.51733887048492	10.947319802692592	2979947
2980276	EDA	a design procedure for radiation hardening certain nor gate logic circuits	1967	-4.315630781920259	11.010078371613693	2980303
2982045	EDA	testing two-phase transition signaling based self-timed circuits in a synthesis environment	1994	-4.1347828333802745	10.525025797673422	2982072
2983144	EDA	boolean difference for fault detection in asynchronous sequential machines	1971	-4.77468690130704	10.548159211902515	2983171
2983196	EDA	a synthesis methodology aimed at improving the quality of tsc devices	1999	-4.951849817494264	10.691203617449233	2983223
2983345	Robotics	a probabilistic approach to diagnose sets	2011	-5.174691083130082	10.641655015157394	2983372
2983386	Arch	instruction-based delay fault self-testing of pipelined processor cores	2005	-4.623208783185851	11.179217632144724	2983413
2983620	EDA	the input pattern order problem ii: evolution of multiple-output circuits in hardware	2009	-5.00816351608068	9.639347357136963	2983647
2983634	HPC	crosstalk immune coding from area and power perspective for high performance amba based soc systems	2003	-3.5850958281299032	10.726540153627518	2983661
2983982	EDA	efficient concurrent simulation of large networks using various fault models	2001	-5.133237173391723	10.415454580822393	2984009
2983996	EDA	performance evaluation of a cmos processor using a synthetic assembler benchmark	1996	-3.3818944860231586	10.656147109571592	2984023
2984130	EDA	range limiter using connection bounding box for sa-based placement of mixed-grained reconfigurable architecture	2016	-3.369067842577672	10.441025409347024	2984157
2984507	PL	functional verification of high performance adders in coq	2014	-3.5466536099222314	10.747942639188947	2984534
2984568	EDA	an approach to sequential circuit diagnosis based on formal verification techniques	1993	-5.171489819616707	10.057276898825876	2984595
2984812	EDA	towards optimal system-level design	1993	-3.959790310779196	10.91734448490454	2984839
2985402	EDA	novel embryonic array with neural network characteristics	2007	-5.2388504472904325	10.099504581275102	2985429
2985678	EDA	interconnect aware test power reduction	2012	-3.7853768700709214	10.274441126684854	2985705
2985872	EDA	efficient hierarchical approach to test generation for digital systems	2000	-5.068629180607809	10.220821230964823	2985899
2987303	EDA	asynchronous design methodologies, proceedings of the ifip wg10.5 working conference on asynchronous design methodologies, manchester, uk, 31 march - 2 april, 1993	1993	-3.4797688618795357	10.589738767989623	2987330
2988077	EDA	play: pattern-based symbolic cell layout part i: transistor placement	1987	-4.6553200933411745	10.775789746113734	2988104
2988196	EDA	domain fault model and coverage metric for soc verification	2005	-4.647589401747799	10.75859102169616	2988223
2988654	EDA	computer-aided selection of components for technology-independent specifications	1994	-3.656646414172372	10.715267398828177	2988681
2989121	Metrics	history-based weighted average voter: a novel software voting algorithm for fault-tolerant computer systems	2001	-4.824153460370058	10.320973110667966	2989148
2989220	SE	scalable attack representation model using logic reduction techniques	2013	-5.062085355506856	9.953397697046332	2989247
2989352	Arch	quantum computers and their simulation	2004	-3.6026060200621943	9.918704990269124	2989379
2989884	EDA	an expert system application in semicustom vlsi design	1987	-3.3860352497932173	10.837512659924931	2989911
2990023	EDA	logic simulation using networks of state machines	2000	-3.722140172843456	10.983416055654432	2990050
2991360	EDA	m-check: a multiple engine combinational equivalence checker	2000	-4.91967476226611	9.860608265393653	2991387
2991366	EDA	modular model of a logic circuit using object-oriented programming	2006	-3.378567903062069	10.947693540909805	2991393
2991740	HPC	a massively parallel architecture for linear machine code genetic programming	2001	-3.3884710682014747	9.522921330920768	2991767
2991939	EDA	methodology for and results from the use of a hardware logic simulation engine for fault simulation	1984	-3.831953694995186	10.300477644653602	2991966
2993016	EDA	on efficient concurrent fault simulation for synchronous sequential circuits	1992	-4.935122504582775	10.649549728785722	2993043
2993684	EDA	a new reliable method for delay-fault diagnosis	1992	-5.119978070066337	10.880585029093897	2993711
2994277	EDA	increase the behavioral fault model accuracy using high-level synthesis information	1999	-4.541244453746296	10.94263449450521	2994304
2995657	EDA	high-speed iddq measurement circuit	1996	-4.899465122553304	11.260580892573525	2995684
2995707	EDA	design rewiring using atpg	2002	-4.913616377153977	10.014653994981037	2995734
2995878	EDA	combining process algebras and petri nets for the specification and synthesis of asynchronous circuits	1996	-3.612129158695852	10.694358137258195	2995905
2996626	EDA	fast functional simulation using branching programs	1995	-3.5948475210027717	10.855223495277881	2996653
2996713	Robotics	techniques for speeding up a network distribution management system	2008	-3.878203745962797	10.270334506189561	2996740
2997132	EDA	algorithms for detection of faults in logic circuits	1971	-4.9527499106509465	10.636411795128627	2997159
2997408	EDA	a synthesis system for analog circuits based on evolutionary search and topological reuse	2005	-4.886636018236004	10.163941110551676	2997435
2997457	SE	an ordering heuristic to develop the binary decision diagram based on structural importance	2001	-5.2195210340367995	9.670939643561862	2997484
2997484	Logic	functional testing a user looks at logic simulation	1973	-3.796437624933118	11.1518891287712	2997511
2997718	EDA	transistor-level evolution of digital circuits using a special circuit simulator	2008	-5.098045489311909	10.142734422324027	2997745
2998006	EDA	automated timing model generation	2002	-4.262340460878327	11.273881854576125	2998033
3000317	EDA	binary decision diagrams: from abstract representations to physical implementations	1983	-4.230673191076551	11.23122204650717	3000344
3000665	AI	smt-based stimuli generation in the systemc verification library	2009	-3.4850013370281863	10.860909490914606	3000692
3001061	Logic	user-perceived reliability of unrepairable shared protection systems with functionally identical units	2012	-4.3159259280159	9.938020741315293	3001088
3001415	EDA	a generic embedded sequence generator for constrained-random validation with weighted distributions	2017	-4.368895171365388	11.240278706230988	3001442
3001742	EDA	implementing 1149.1 on cmos microprocessors	1991	-3.847871330760288	11.180649845071036	3001769
3001852	Logic	detecting software faults in distrubted systems	2009	-4.6806175815170095	9.971109685983174	3001879
3003192	EDA	error diagnosis for transistor-level verification	1994	-4.8682292814445685	10.660653453980004	3003219
3003601	Logic	analog-testability analysis by determinant-decision-diagrams based symbolic analysis	2000	-5.226202854013441	10.2971459460496	3003628
3003812	EDA	a number system approach for adder topologies	2017	-3.5953228185206467	10.911425059036763	3003839
3003902	EDA	functional decomposition with an efficient input support selection for sub-functions based on information relationship measures	2001	-4.80583312093754	9.471532600605668	3003929
3004068	EDA	bacteria as computers: formalizing transcriptional regulatory networks by way of digital logic circuits	2012	-3.970643721679399	10.004456587898616	3004095
3004227	EDA	combinatorial group testing methods for the bist diagnosis problem	2004	-5.122797595381185	10.210855292232688	3004254
3004844	EDA	transient fault characterization in dynamic noisy environments	2005	-5.103889971004657	11.253918715827892	3004871
3005201	Arch	a safety related analog input module based on diagnosis and redundancy	2010	-4.245353436719805	11.175857495296441	3005228
3005280	EDA	fast discrete function evaluation using decision diagrams	1995	-3.933993273448758	10.838899210835976	3005307
3006011	EDA	contest: a constraint-based framework for automatic test pattern generation in digital circuits	1995	-4.308401697750025	10.30972417438	3006038
3006248	EDA	exploiting the reconfigurability of the panda architecture to overcome physical substrate variations	2013	-4.357521788460513	10.817997320875783	3006275
3006584	EDA	logic synthesis for engineering change	1999	-4.769382529398158	10.63510802221472	3006611
3006732	EDA	a new algorithm for implementation of design functions by available devices	1996	-3.5458046779251498	10.937100222666432	3006759
3006873	Vision	a design for testability of open defects at interconnects in 3d stacked ics	2018	-4.136105030303272	10.842886905481937	3006900
3008753	EDA	design and verification of speed-independent circuits with arbitration in workcraft	2018	-4.474349657265909	10.385538843246792	3008780
3008880	AI	contract net protocol using fuzzy case based reasoning	2005	-4.762363368061241	10.454851219514904	3008907
3009996	Embedded	an industrial experience in the built-in self test of embedded rams	1994	-4.530493507710611	10.502739116302319	3010023
3011063	EDA	a fault simulation methodology for vlsi	1982	-5.104261990866698	11.209729234615253	3011090
3011164	HCI	engineering for systems using large scale integration	1968	-3.4594845003590464	11.105570483427273	3011191
3011743	EDA	computer aided design of digital systems: data part exploration	1978	-4.027745165685841	11.033006523028481	3011770
3013004	Visualization	memristors: devices, models, and applications [scanning the issue]	2012	-3.718922348742628	9.819814249485068	3013031
3013190	Arch	a scalable pseudo-exhaustive search for fault diagnosis in microfluidic biochips	2017	-5.066093542423964	10.770056503950396	3013217
3015084	EDA	test cost reduction for x-value elimination by scan slice correlation analysis	2018	-4.170999951162076	10.002900522199893	3015111
3015611	EDA	functional vector generation for hdl models using linearprogramming and boolean satisfiability	2001	-4.787473623889103	10.12069131578854	3015638
3015657	EDA	a 50 ns verify speed in resistive random access memory by using a write resistance tracking circuit	2012	-4.079669368129785	10.639726212157695	3015684
3015839	EDA	an enhanced genetic algorithm for solving the high-level synthesis problems of scheduling, allocation, and binding	2001	-3.8856403956128536	9.474148615194407	3015866
3016694	EDA	cross-fertilizing fsm verification techniques and sequential diagnosis	1992	-5.206971172614237	10.049361419678839	3016721
3017592	EDA	fingerprinting intellectual property using constraint-addition	2000	-4.3870060241796764	10.004845463402596	3017619
3017687	SE	formal plausibility checks for environment constraints	2012	-4.646127691556169	10.663584057415806	3017714
3018337	ML	test pattern generation for timing-induced functional errors in hardware-software systems	2001	-4.167507583978511	10.074985900274307	3018364
3018875	EDA	input pattern fault model and its application	1997	-4.426016136654759	10.73838381517597	3018902
3018987	EDA	reachability analysis using partitioned-robdds	1997	-5.0208436601914075	10.012291837175637	3019014
3020419	EDA	synthesis of sequential circuits on programmable logic devices based on new models of finite state machines	2001	-4.082575795402707	10.820689908049939	3020446
3020672	EDA	a visual approach for asynchronous circuit synthesis	1997	-4.511239529671354	10.565222573658119	3020699
3020821	EDA	computer aided test pattern generation for digital processors	1977	-4.049067606707565	10.6439032291132	3020848
3021159	HCI	evaluation of testability enhancement using software prototype	2012	-4.898995998756687	10.845506305195537	3021186
3021528	EDA	automated data flow graph partitioning for a hierarchical approach to wordlength optimization	2014	-3.4177517718309995	9.74276563737484	3021555
3022511	Logic	wireless protocol validation under uncertainty	2018	-4.87833355684118	10.303652442414196	3022538
3023271	EDA	architectural level test generation for microprocessors	1994	-4.514169410665478	10.619374293840352	3023298
3023623	EDA	faust: an mos fault simulator with timing information	1986	-4.965876190724088	11.142992461849113	3023650
3024108	Arch	vlsi functional testing using critical path traces at hardware description language level	1984	-4.927126181244591	11.220883844301326	3024135
3024650	EDA	evolutionary multiobjective optimization on a chip	2007	-4.334802074503928	9.630662927471272	3024677
3026124	AI	smartgen: the implementation of an expert system for the generation of digital logic diagnostic tests	1988	-4.8908835764598795	10.338178173615264	3026151
3026764	EDA	efficient combinational loops handling for cycle precise simulation of system on a chip	1998	-4.39660895564581	10.626927773993232	3026791
3027157	EDA	automated formal approach for debugging dividers using dynamic specification	2014	-3.957337601928105	10.701405815990414	3027184
3029608	EDA	six-sigma based performance verification in early development of automatic test equipment	2009	-5.173903584280622	11.090780464420831	3029635
3030021	EDA	formal definitions of edge-based geometric design rules	1993	-3.7153763167690874	10.336698113449607	3030048
3030531	Embedded	functional level embedded self testing for walsh transform based adaptive hardware	2012	-5.285306598976215	10.633702446141992	3030558
3030813	EDA	a general approach for regularity extraction in datapath circuits	1998	-3.8165293483886926	10.772790396536504	3030840
3031584	EDA	a parallel tabu search algorithm for optimizing multiobjective vlsi placement	2005	-4.0387505300179685	9.43721497491244	3031611
3031605	EDA	partgen: a generator of very large circuits to benchmark thepartitioning of fpgas	2000	-4.489635847041503	11.275253734600598	3031632
3032008	EDA	automated analog circuit sythesis using a linear representation	1998	-4.6880640345323386	9.954504774611149	3032035
3032452	AI	new advances in sequential diagnosis	2010	-4.835848056167396	9.977154367599471	3032479
3032627	Logic	masking of x-values by use of a hierarchically configurable register	2011	-5.024902359200756	11.183566487298194	3032654
3032998	EDA	development of parameterized cell using cadence virtuoso	2013	-4.078364536175274	11.248896743042971	3033025
3035088	EDA	dynamic search-space pruning techniques in path sensitization	1994	-5.047505467724954	9.780410172290877	3035115
3036253	SE	memory read faults: taxonomy and automatic test generation	2001	-4.098013845325663	10.344633730307065	3036280
3036826	Arch	efficient algorithms for system diagnosis with both processor and comparator faults	1993	-4.840460751943938	11.039192708924212	3036853
3036940	SE	fault-based alternate test of rf components	2007	-4.4242329476489815	10.919859651938086	3036967
3037338	EDA	development of ionizing radiation detectors integrated with readout electronics	2013	-4.0148922687006845	11.217671416359725	3037365
3037481	EDA	don't cares in logic minimization of extended finite state machines	2003	-5.085443338807866	9.851806429637136	3037508
3037919	NLP	a cmac learning approach based on grey relational analysis	2009	-5.285795158767512	11.030505886779103	3037946
3038533	EDA	detecting faults in the peripheral circuits and an evaluation of sram tests	2004	-4.4225576297003855	11.157465351763454	3038560
3039591	EDA	vlsi design	1992	-3.4655806015166584	9.887360574516947	3039618
3040337	EDA	automated design debugging in a testbench-based verification environment	2013	-4.19621640091779	10.453024959648126	3040364
3040398	EDA	harmony widget for x-free scan testing	2011	-4.5363709102182534	11.00862184826133	3040425
3040419	EDA	circuit simulation for large interconnected ic networks	1993	-3.679285612302584	9.988754922251154	3040446
3040724	EDA	automatic modeling of switch-level networks using partial orders [mos circuits]	1990	-4.861381038506057	10.345589144240687	3040751
3041318	EDA	flexible implementation of genetic algorithms on fpgas	2006	-3.8909636119571696	9.76394812487426	3041345
3041665	HPC	multivalued optical parallel computation using an optical programmable logic array	2000	-3.4517674159895058	9.971384724888127	3041692
3041749	EDA	an adaptive prioritized ε-preferred evolutionary algorithm for approximate bdd optimization	2017	-5.08394603095128	9.863503060587217	3041776
3041888	EDA	automatic filter synthesis based on tree generation and evolutionary optimization	2011	-4.916705380419729	10.299751063159547	3041915
3041976	EDA	generating instruction streams using abstract csp	2012	-3.3704585693452094	10.846093574560491	3042003
3042618	DB	practical test methods for verification of the edram	1994	-4.383752968462943	10.438441393738573	3042645
3042963	EDA	using combinational verification for sequential circuits	1999	-5.132527320458969	10.323564765178928	3042990
3044424	EDA	methods of modelling digital devices for logic simulation	1979	-3.7355658248155623	10.440132487869812	3044451
3045257	EDA	digital mos circuit partitioning with symbolic modeling	1999	-4.907867332265283	10.95493883798549	3045284
3045963	EDA	ternary flip-flops based on emerging sub-32 nm technology nodes	2014	-4.057817711263044	10.291782437261233	3045990
3046170	EDA	genomial co-design: an mda-compliant approach for embedded architectures	2007	-3.8491191703483905	10.715539597293974	3046197
3047364	EDA	a logic design front-end for improved engineering productivity	1983	-3.3949373633230757	11.220927026752577	3047391
3048005	EDA	prediction of analog performance parameters using oscillation based test	2004	-5.275236972643781	10.989891561418018	3048032
3049674	HPC	new parallel shortest path searching algorithm based on dynamically reconfigurable processor dapdna-2	2007	-3.802588320205395	9.86584797104154	3049701
3050149	EDA	synthesis of multiple fault oriented test groups from single fault test sets	2013	-5.0724779093188515	10.488389418584642	3050176
3050746	SE	a hybrid approach to equivalent fault identification for verification environment qualification	2018	-5.192745457426216	10.684176482746368	3050773
3050829	EDA	information theory method for flexible network synthesis	2001	-4.853481484774275	9.763379876370136	3050856
3051025	Arch	syndrome measurement strategies for the [[7, 1, 3]] code	2015	-4.604739919016977	10.116323323735324	3051052
3051386	HCI	custom winding ratio analysis of evolutionary optimized audio transformer	2012	-3.821740550736706	9.882234232794193	3051413
3052471	EDA	a route system based on ant colony for coarse-grain reconfigurable architecture	2006	-3.4038795618135667	9.48576187653354	3052498
3052636	EDA	bridge fault simulation strategies for cmos integrated circuits	1993	-5.051054369200455	11.052670554041033	3052663
3053020	EDA	functional coverage driven test generation for validation of pipelined processors	2005	-3.9893710114576817	10.880299823488462	3053047
3053768	Arch	synchronization of shift register generators in distributed sample scramblers	1994	-3.9659759704914577	9.73543113632354	3053795
3054355	EDA	verification of timing constraints on large digital systems	1980	-4.6241510260699785	10.338886693203886	3054382
3055224	EDA	tuning of parameters of a soft computing system for the synthesis of reversible circuits.	2015	-3.985858073759625	9.695865060878136	3055251
3055536	SE	analysis and testing of analog and mixed-signal circuits by an operation-region model: a case study of application and implementation	2003	-4.912515850368033	10.741482400787305	3055563
3055647	EDA	designing combinational circuits with an evolutionary algorithm based on the repair technique	2010	-5.163390864088125	9.642720023059846	3055674
3056234	SE	pseudo-exhaustive adjacency testing: a bist approach for stuck-open faults	1985	-5.004496252323665	10.532075426481304	3056261
3057511	EDA	test generation through logic programming	1984	-4.6720503363213135	10.002294775035256	3057538
3059165	EDA	accurate and efficient layout-to-circuit extraction for high-speed mos and bipolar/bicmos integrated circuits	1995	-4.802725793738696	11.112254606515679	3059192
3059404	Arch	high-speed general purpose genetic algorithm processor	2016	-3.8102898049326246	9.506246532134476	3059431
3059473	SE	trial of organizing software test strategy via software test perspectives	2014	-3.7841681251755976	11.033352206061563	3059500
3059814	EDA	at-speed testing: a shared red brick between design and test	2003	-3.9675406156287654	10.627720905728443	3059841
3060484	EDA	verifying integrity of decision diagrams	2002	-4.660292041311786	10.374611316360019	3060511
3060600	HPC	transition fault simulation by parallel pattern single fault propagation	1986	-4.08751399056425	10.145776058360237	3060627
3062610	SE	a mixed-mode simulation-based environment to test and dependability assessment of hdl models	2004	-3.4351433101964863	11.165542575916335	3062637
3062955	AI	extending a fault dictionary towards a case based reasoning system for linear electronic analog circuits diagnosis	2004	-4.802231156489078	10.40439608798842	3062982
3063136	EDA	current conveyor macromodels for wideband rf circuit design	2016	-4.533578484287687	11.043365521903258	3063163
3064262	EDA	approximate reachability with combined symbolic and ternary simulation	2011	-4.7168790602114665	9.923502070421746	3064289
3064326	EDA	reusing code in genetic programming	2004	-4.506143842442817	9.823456184712805	3064353
3064956	Logic	revisiting the classical fault models through a detailed analysis of realistic defects	2001	-4.975641269871901	10.979771900972576	3064983
3065008	HCI	combinational relay switching fields	1959	-3.818315637337183	9.96087584242544	3065035
3065092	EDA	an evolutionary negative-correlation framework for robust analog-circuit design under uncertain faults	2013	-5.183277720407813	9.832063561116136	3065119
3065507	EDA	multiple-valued ccd circuits	1988	-4.634396367241269	11.08578105826303	3065534
3066700	PL	investigating the performance of module acquisition in cartesian genetic programming	2005	-3.952843812533368	10.84205795407034	3066727
3067028	EDA	"""a critique on """"asynchronous logic implementation based on factorized dims""""."""	2017	-4.2078235183015495	10.961462122424171	3067055
3067420	NLP	operative diagnosis algorithms for single-fault in graph-based systems	2000	-4.815354865761019	9.916719059550585	3067447
3067854	EDA	ultra-thinning of c4 integrated circuits for backside analysis during first silicon debug	2001	-4.0492401836185214	11.198172617406351	3067881
3067951	Embedded	minimal march test algorithm for detection of linked static faults in random access memories	2006	-5.224235707575262	10.883702191935225	3067978
3068364	EDA	hazard detection in combinational and sequential switching circuits	1964	-5.2893580525958805	10.448821408716846	3068391
3068830	Crypto	the dynamic creation of distributed random number generators	1999	-3.954792563406514	9.409015229338321	3068857
3069026	EDA	a knowledge-based system for the evaluation and redesign of digital circuit networks	1989	-3.6026757933180167	10.971637454008167	3069053
3072514	EDA	2-bit full adder implementation using single spin logic paradigm	2014	-4.369401382547276	10.566783447867913	3072541
3073810	EDA	improved sat-based atpg: more constraints, better compaction	2013	-5.043519568422092	10.102854456947119	3073837
3073983	EDA	simulation of analogue electronic circuits using fuzzy curves	1997	-4.1259188771718325	9.533704060677836	3074010
3075711	EDA	k-time forced simulation: a formal verification technique for ip reuse	2002	-4.084269850953195	10.645042882534748	3075738
3076645	EDA	leveraging pre-silicon data to diagnose out-of-specification failures in mixed-signal circuits	2014	-5.15607708435896	11.150757435837836	3076672
3076666	EDA	assertion-based automated functional vectors generation using constraint logic programming	2004	-4.766315260630669	9.861707487217359	3076693
3077356	EDA	an efficient methodology for full chip signal electromigration analysis for advanced technology node designs	2011	-3.9248524295918683	10.640706207708499	3077383
3077429	EDA	constraint-based hierarchical untestability identification for synchronous sequential circuits	2011	-5.123762435402272	10.28526229207417	3077456
3077712	EDA	accelerating coverage directed test generation for functional verification: a neural network-based framework	2018	-4.478282559482619	10.936605702775841	3077739
3078430	Embedded	efficient rtl coverage metric for functional test selection	2007	-4.3207548623019	11.140233362181675	3078457
3078640	EDA	a power-delay-product efficient and seu-tolerant latch design	2017	-4.323016123611858	10.924187626461716	3078667
3078895	EDA	hardware evolution of a digital circuit using a custom vlsi architecture	2013	-4.155443463619498	10.247164113709768	3078922
3078969	EDA	ant colony optimization for symmetrical fpga placement	2009	-4.959653016285463	10.166326504478551	3078996
3079345	SE	transforming an ada program unit to silicon and verifying its behavior in an ada environment: a first experiment	1984	-3.6509098157430016	10.946034695162165	3079372
3079728	EDA	detection of single intermittent faults in sequential circuits	1980	-4.9022499983729615	11.13652422027142	3079755
3080448	EDA	designing fpla combinational circuits by conditional rewriting	1998	-4.485679171100449	9.875270480632553	3080475
3080630	EDA	routine high-return human-competitive evolvable hardware	2004	-3.8078445329021657	10.924768766865466	3080657
3081354	EDA	an automated meta-level control framework for optimizing the quality–time tradeoff of vlsi algorithms	2007	-4.207662095827018	10.208923290416008	3081381
3082581	Logic	synaptic project: regularity applied to enhance manufacturability and yield at several abstraction levels	2011	-3.7579696938779485	10.085259880752002	3082608
3082876	EDA	automatic optimization techniques for formal verification of asynchronous circuits	2007	-3.3989045555360256	10.781564901768382	3082903
3083149	EDA	safe bdd minimization using don't cares	1997	-5.11849075263918	10.046380247068337	3083176
3083159	Logic	towards evaluating fault coverage of protocol test sequences	1994	-4.856059344687601	9.998392202440172	3083186
3083738	EDA	design-for-testability using test design yield and decision theory	1989	-4.140303877649735	11.160935652526595	3083765
3084088	EDA	automated design software for switched-capacitor ic's with symbolic simulator scymbal	1988	-4.0544230545737365	10.67989354830266	3084115
3084316	SE	test requirement analysis for low cost hierarchical test path construction	2002	-4.335349346768071	10.820508420767114	3084343
3084760	EDA	a technology independent block extraction algorithm	1984	-4.541640537920092	11.169892328404377	3084787
3085510	Crypto	digital systems - principles and applications (5. ed.)	1991	-3.5304638309716916	10.015764732596386	3085537
3085974	EDA	selective controllability: a proposal for testing and diagnosis	1978	-5.154250489063786	10.959365324589774	3086001
3085993	EDA	generalized recognition of gates: a vlsi abstraction tool	1996	-3.9594498535253138	11.215625984972851	3086020
3086410	EDA	the criteria of functional delay test quality assessment	2007	-4.565910735966591	10.986841853140922	3086437
3086554	EDA	design methodology for analog high frequency ics	1996	-4.375112579277775	11.121243363366975	3086581
3086574	EDA	assertion aware sampling refinement: a mixed-signal perspective	2012	-4.381586015601741	10.79927013108507	3086601
3087354	AI	a parallel genetic algorithm for multiobjective microprocessor design	1995	-3.420748672383522	10.304723165503342	3087381
3087692	EDA	ic quality and test transparency	1988	-5.0022761951157495	10.706624231460378	3087719
3088142	Robotics	probabilistic fault diagnosis and its analysis in multicomputer systems	2011	-4.790477996928615	9.771053924702757	3088169
3088360	EDA	an evolutionary approach to area-time optimization of fpga designs	2007	-4.091537958634868	10.08526827561596	3088387
3088648	EDA	evolutionary design of large approximate adders optimized for various error criteria	2018	-5.12149236281776	10.367289264341995	3088675
3089723	Robotics	dynamically configurable combinatory logic array as boolean neural network	1993	-3.970741629321056	9.857170821300077	3089750
3090314	Arch	low area adaptive fail-data compression methodology for defect classification and production phase prognosis	2007	-5.065325172396551	11.184796284676858	3090341
3090622	EDA	a machine learning approach to estimation for ic design	1988	-3.530310920673665	10.107939511054061	3090649
3091079	EDA	an error diagnosis technique based on location sets to rectify subcircuits	2009	-4.113619353704697	10.131339692953881	3091106
3091593	EDA	impact of boundary scan design on delay test	1992	-3.6505331200178848	10.174238190258132	3091620
3092463	Logic	power/ground integrity issues for sub-130nm ic designs (tutorial abstract)	2002	-3.718007617783056	10.240040954913576	3092490
3093014	ML	static memory optimization by clustering and neural networks in embedded devices	2011	-3.3673750981302377	10.494548554674338	3093041
3093127	EDA	using lava to design and verify recursive and periodic sorters	2003	-3.5353883205439107	10.817353411459253	3093154
3094796	EDA	techniques for sat-based constrained test pattern generation	2011	-5.110675681662694	9.963440932585886	3094823
3095084	EDA	a geometric programming aided knowledge based approach for analog circuit synthesis and sizing	2011	-5.088351288717653	10.564085475027179	3095111
3095433	EDA	the impact of analog computational error on an analog boolean satisfiability solver	2016	-4.530651804575983	10.158637243543806	3095460
3096725	EDA	design for a fast and low power 2's complement multiplier	2005	-3.6730534234977754	9.76182835591078	3096752
3098563	Logic	test sequence generation and model checking using dynamic transition relations	2004	-5.00147989152461	10.085954800625434	3098590
3098618	EDA	vast: post-silicon validation and diagnosis of rf/mixed-signal circuits using signature tests	2013	-5.2090577056585285	11.269488784807356	3098645
3099088	EDA	application of under-approximation techniques to functional test generation targeting hard to detect stuck-at faults	2013	-4.827840597455384	10.313734027128222	3099115
3099835	EDA	testing of core-based systems-on-a-chip	2001	-4.208786306086508	11.147061263933256	3099862
3100057	EDA	a scan disabling-based bast scheme for test cost and test power reduction	2012	-4.065217463308684	10.20355005958959	3100084
3100321	EDA	distributed automatic test pattern generation with a parallel fan algorithm	1995	-4.597436281333842	10.092967789351984	3100348
3100376	EDA	relay-race algorithm: a novel heuristic approach to vlsi/pcb placement	2011	-4.825651912677807	9.439098096109683	3100403
3101209	EDA	vlsi circuit design using an object-oriented framework of evolutionary graph generation system	2003	-4.656700689680993	10.026343019907145	3101236
3102493	EDA	a flexible and compact regular expression matching engine using partial reconfiguration for fpga	2013	-4.096966790732036	11.240346664364688	3102520
3102625	EDA	parallel switch-level fault simulation performance modeling using vhdl	1995	-4.432378955430543	11.14577718736145	3102652
3102758	HPC	comparing synchronization protocols for parallel logic-level simulation	1990	-3.6818290963508704	10.113571164351262	3102785
3103151	Visualization	use of spoof's in the analysis of faulty logic networks	1973	-4.210140114876193	10.036894602610307	3103178
3105103	EDA	automatic synthesis of extended burst-mode circuits. i.(specification and hazard-free implementations)	1999	-4.50520453902464	10.97961624867487	3105130
3105539	SE	an example of testing versus verification	1992	-4.1794689533217815	10.291240532735577	3105566
3106700	PL	a gp algorithm for efficient synthesis of gm-c filters on a hexagonal fpaa structure	2008	-4.968570633907059	9.789335634900342	3106727
3106893	EDA	coverage-driven stimuli generation	2012	-4.299461028542172	10.791339335302363	3106920
3107876	Arch	a family of compact genetic algorithms for intrinsic evolvable hardware	2004	-4.570563189986288	9.420737017184813	3107903
3107987	EDA	a hybridized genetic parallel programming based logic circuit synthesizer	2006	-4.450972741205833	9.685710132245552	3108014
3107996	Visualization	an energy-efficient full adder cell using cnfet technology	2012	-4.400644172728726	11.249748534193039	3108023
3108201	EDA	one method for designing speed independent logic for a control	1961	-3.625556090972876	10.567530304665912	3108228
3108713	EDA	formally verifying transfer functions of linear analog circuits	2017	-3.952151979599532	10.566054911933822	3108740
3108983	EDA	applying hybrid neural fuzzy system to embedded system hardware/software partitioning	2007	-3.790636660070533	9.61993688858644	3109010
3109401	SE	approach to component based synthesis of fault tolerant software	2001	-3.95258882357416	10.078705676485523	3109428
3109785	Robotics	optimal behavior of a moving creature in the cellular automata model	2005	-5.073420727800691	9.51183910978697	3109812
3109951	EDA	intra-die spatial correlation extraction with maximum likelihood estimation method for multiple test chips	2009	-4.366222434981354	10.310689984733012	3109978
3110226	Robotics	a dynamically-reconfigurable fpga platform for evolving fuzzy systems	2005	-3.8323492420996277	9.557772256196555	3110253
3111524	Robotics	design of a fault-tolerant system based on knowledge-engineering approach and its application to a digital control system	1988	-4.96926926174554	10.308694072695591	3111551
3111581	EDA	logic bist for large industrial designs: real issues and case studies	1999	-4.424571068224333	11.262187568154724	3111608
3112067	EDA	on the verification of sequential machines at differing levels of abstraction	1987	-5.179657776739138	9.868721900731096	3112094
3112700	EDA	clock distribution design in vlsi circuits. an overview	1993	-4.120841084722762	10.841736932449157	3112727
3113386	EDA	new and improved bist diagnosis methods from combinatorial group testing theory	2006	-5.1753934790298635	10.27533772294226	3113413
3114080	DB	a proposed method of accessing 1149.1 in a backplane environment	1992	-3.3632747282763766	10.619909649549985	3114107
3114435	EDA	elastic buffer evaluation for link pipelining under process variation	2018	-4.054056075606476	10.810632970069745	3114462
3114518	EDA	simulating mixed analog-digital circuits on a digital simulator	1988	-4.084792233291227	11.037389572816158	3114545
3115838	Embedded	a new form of cryotron logical circuitry	1963	-3.727771985506427	9.906355629506114	3115865
3116237	Networks	"""when """"almost"""" is good enough: a fresh look at dsp clock rates"""	1998	-4.900826200222983	11.06526048309719	3116264
3116767	EDA	modeling timing behavior of logic circuits using piecewise linear models	1993	-4.383747801085313	10.624288172985382	3116794
3116836	EDA	issues in deep submicron state-of-the-art esd design	2001	-4.265679438122467	11.116317640927944	3116863
3118067	EDA	phaeton: a sat-based framework for timing-aware path sensitization	2016	-5.068514950594938	10.696239799244953	3118094
3118078	EDA	a quantitative approach to functional debugging	1997	-3.8085134520884383	10.43807423623585	3118105
3118277	EDA	diagnosis of multiple scan chain timing faults	2008	-5.27762028926214	10.93286765189325	3118304
3118497	Logic	process control and failure analysis implementation for thz schottky-based components	2002	-3.9345120553041064	10.433474771897071	3118524
3119039	EDA	a fpga based sat solver with high random and concurrent strategies	2018	-3.4207235975678336	10.268777901903348	3119066
3119094	SE	pseudo-parity testing with testable design	2005	-4.730233560130928	10.720638158440305	3119121
3119463	EDA	efficient guided-probe fault location method for sequential circuits	1995	-4.380044917446438	10.267449249200054	3119490
3119731	EDA	fault detection of combinational circuits based on supply current	1988	-5.2528684410539865	11.075932949542596	3119758
3119778	EDA	automatic functional model generation for parallel fault and design error simulations	1994	-3.5351681684994776	10.767328534082418	3119805
3120972	EDA	introduction to special section on high-level design, validation, and test	2008	-4.390119173361452	10.390760444141764	3120999
3121216	EDA	the expanding use of formal techniques in electronic design	2001	-3.825160976626964	10.746470263092	3121243
3121996	EDA	an efficient method of fault simulation for digital circuits modeled from boolean gates and memories	1977	-5.174983509477424	10.772279788643903	3122023
3122707	EDA	an applications approach to evolvable hardware	1999	-3.446881367041082	9.952399636891203	3122734
3122847	EDA	principles and trends in quantum nano-electronics and nano-magnetics for beyond-cmos computing	2017	-3.791049028286336	9.978584657279892	3122874
3123070	Logic	fpga implementation of genetic vector quantizers	2010	-3.9709172008135103	9.430152558244393	3123097
3123258	EDA	sc build: a computer-aided design tool for design space exploration of embedded central processing unit cores for field-programmable gate arrays	2009	-3.458536442062452	10.999716548368463	3123285
3123341	AI	the effects of test compaction on fault diagnosis	1999	-5.185563920095484	10.860892395818901	3123368
3123970	EDA	testing an integrated circuit for what it should not do (abstract only)	1985	-4.772270132763609	10.831387761015478	3123997
3125224	EDA	functional partitioning for hardware-software codesign using genetic algorithms	1997	-3.852909801014976	9.63531035536139	3125251
3126011	Logic	cellular automata for deterministic sequential test pattern generation	1997	-5.15950533715841	9.86097489335556	3126038
3126641	EDA	vlsi circuit testing using an adaptive optimization model	1987	-4.869518965140234	10.13985422164999	3126668
3126960	EDA	high-speed shortest path co-processor design	2009	-3.907739766747172	9.929554107669343	3126987
3127126	EDA	guiding sensitization searches using problem reduction graphs	1978	-5.19165983250585	9.93320853065372	3127153
3127992	SE	all tests for a fault are not eyually valuable for defect detection	1992	-5.286849346649776	11.03943111679958	3128019
3128419	EDA	stopping criteria comparison: towards high quality behavioral verification	2001	-5.02029465415665	10.412769019059887	3128446
3129121	EDA	a verification technique for gated clock	1993	-4.726039782419462	10.525600829851054	3129148
3129130	EDA	test synthesis with alternative graphs	1996	-5.292846725866012	10.243695679214378	3129157
3129580	Metrics	randomness tests for the method of uniform sampling quasi-random number generator (mus-qrng)	2014	-3.4915136443836348	9.54635779832107	3129607
3130242	EDA	characterization and analysis of errors in circuit test	1995	-5.2517390515659805	10.86724653534676	3130269
3130302	EDA	guest editor's introduction to special section on high-level design validation and test	2001	-3.722510928866129	10.70165998395037	3130329
3131539	AI	multi-defect real time diagnosis using a single pin probe	1976	-5.001554611015672	10.815688678919434	3131566
3131825	EDA	evolutionary optimization of number of gates in pla circuits implemented in vlsi circuits	2009	-5.1363672038377315	9.590010750161614	3131852
3132179	EDA	formal equivalence verification and debugging techniques with auto-correction mechanism for rtl designs	2013	-4.224053920877288	10.0316941638269	3132206
3132771	EDA	a fast sequential learning technique for real circuits with application to enhancing atpg performance	1998	-5.242298672984977	10.771079942167379	3132798
3132902	EDA	therware: thermal-aware placement and routing framework for 3d fpgas with location-based heat balance	2015	-3.609263972688672	11.047693438554656	3132929
3133390	EDA	efficient approach for monte carlo simulation experiments and its applications to circuit systems design	2001	-5.248220731785491	9.982515617015485	3133417
3133439	Robotics	a model-based approach to analog fault diagnosis using techniques from optimisation	1994	-5.276774074881242	10.709991740350072	3133466
3133792	EDA	automatic design validation framework for hdl descriptions via rtl atpg	2003	-4.641262877435613	10.853499995548443	3133819
3134225	ML	yield rate prediction of a dynamic random access memory manufacturing process using artificial neural network	2016	-3.829654038875747	10.15595358867328	3134252
3134914	EDA	test solution for ota based analog circuits	2002	-4.877000213671329	10.518038330184158	3134941
3134921	EDA	analog layout generator for cmos circuits	2009	-4.347390684173898	11.076181857022554	3134948
3135576	EDA	a scheduling method for hierarchical testability based on test environment generation results	2016	-4.721416956785494	10.814202541725082	3135603
3136896	EDA	on some transformation invariants under retiming and resynthesis	2005	-4.997373549777866	9.566629301770297	3136923
3137961	EDA	yield-driven clock skew scheduling for arbitrary distributions of critical path delays	2012	-3.4522432347791248	10.629939203146241	3137988
3139255	Logic	the non-anticipation of the asynchronous systems	2008	-4.621172723172968	9.721177309615934	3139282
3139846	EDA	applause: area and performance optimization in a unified placement and synthesis environment	1995	-3.569686442244352	11.112186767232263	3139873
3140758	EDA	symbolic simulation - techniques and applications	1990	-4.137114003627045	10.420831307581821	3140785
3141717	AI	multi-branched diagnostic trees	1989	-4.960522441321618	10.313627540017723	3141744
3141771	EDA	mcbcg: model checking based sequential clock-gating	2009	-4.795148082197134	10.494154120092183	3141798
3141954	ML	a micropower analog vlsi hmm state decoder for wordspotting	1996	-4.515709761328217	10.365383603650836	3141981
3142194	EDA	a parallel evolutionary approach to spatial partitioning in reconfigurable environments	2003	-3.97507076412327	10.217475604426744	3142221
3143097	EDA	innovative practices session 3c: solving today's test challenges	2014	-4.864930249679853	10.944055208393431	3143124
3144179	ML	a new method for retiming multi-functional processing units	1993	-3.445612914084656	10.153467924034027	3144206
3144487	EDA	improvements to boolean resynthesis	2018	-4.693569280973653	9.91559438074065	3144514
3145271	Robotics	process diagnosis via electrical-wafer-sorting maps classification	2005	-4.360334319667671	11.281255416552687	3145298
3145357	Security	two contributions to redundancy theory	1967	-4.7713268145682814	10.204393623419886	3145384
3145470	EDA	automatic data path extraction in large-scale register-transfer level designs	2014	-4.67012698476818	10.426496090937952	3145497
3145471	EDA	high throughput diagnosis via compression of failure data in embedded memory bist	2008	-4.8365463004202	11.182342303519537	3145498
3145655	EDA	on new test points for compact cell-aware tests	2016	-5.217594537467222	10.532693321560867	3145682
3145977	EDA	fine-grained concurrency in test scheduling for partial-intrusion bist	1994	-5.133238494067434	10.168882063422481	3146004
3146303	EDA	fault detection and diagnosis of interconnects of random access memories	1998	-5.00316065510232	10.985175770560538	3146330
3146313	EDA	clock partitioning for testability	1993	-5.1192803026287965	10.609232136028698	3146340
3146596	EDA	implicit test generation for behavioral vhdl models	1998	-4.8184140923986885	10.69876260809846	3146623
3146865	EDA	diagnosis of performance limiting segments in integrated circuits using path delay measurements	2017	-5.177077944654824	11.12803158139349	3146892
3147485	EDA	an approach to testability analysis and improvement for vlsi systems	1992	-4.34485319750873	11.110748729562463	3147512
3148385	EDA	visualization of partial order models in vlsi design flow	2002	-4.442550567408541	10.460067969085161	3148412
3148743	EDA	design verification and performance analysis	1978	-3.850798587094952	11.06340880100582	3148770
3149004	EDA	zeus: a hardware description language for vlsi	1983	-3.4730298232822183	10.881566774275576	3149031
3149879	EDA	optimum domain partitioning to increase functional verification coverage	2015	-5.080890194085156	10.106315470258908	3149906
3150724	Theory	generating diagnoses from conflict sets	1998	-5.005407974323552	9.528330004233245	3150751
3151046	EDA	tutorial: design of a logic synthesis system	1996	-3.450633427889583	11.26993322224632	3151073
3151481	Logic	using computational biology methods to improve post-silicon microprocessor testing	2011	-4.783719081114719	11.216278706188008	3151508
3151515	EDA	towards synthesis of monotonic asynchronous circuits from signal transition graphs	2001	-4.975835844636281	10.470890521005783	3151542
3151559	Logic	offline testing of reversible logic circuits: an analysis	2018	-4.165489224323373	11.188214599550335	3151586
3153844	EDA	low cost partial scan design: a high level synthesis approach	1998	-4.328778879259343	11.243625369449608	3153871
3154603	EDA	a sat-based diagnosis pattern generation method for timing faults in scan chains	2012	-5.231347765168925	10.99762098425157	3154630
3155935	Embedded	online testing by protocol decomposition	2006	-4.057756658506925	11.119681214587322	3155962
3156369	Embedded	structural cdc analysis methods	2016	-4.4266012001736055	10.921101803105199	3156396
3156540	Embedded	recent advances in bist	1992	-3.8958544517886886	11.073007296063787	3156567
3157785	EDA	interactive directed graph analysis methods for a digital hardware design system	1976	-3.3708730157504863	9.971418804347511	3157812
3159235	Robotics	a cooperative approach to compact genetic algorithm for evolvable hardware	2006	-4.096178936682429	9.665136751402645	3159262
3159533	EDA	cbr-based knowledge discovery on results of evolutionary design of logic circuits	2006	-4.976078532328233	9.737415608968963	3159560
3159825	Logic	synthesis of multiple rail phase encoding circuits	2009	-4.783946179346214	10.378393377026756	3159852
3160075	EDA	high level test generation using data flow descriptions	1990	-3.972487364613352	10.779732394533026	3160102
3160434	HCI	nonlinear feedback shift registers	1962	-3.9865946090335806	9.620197875178846	3160461
3160458	Embedded	minimizing observation points for fault location	2009	-5.2735193601548565	10.844235797432082	3160485
3160479	EDA	safe system level diagnosis	1994	-4.503247386922441	10.27066033349103	3160506
3161432	EDA	automated extraction of spice circuit models from symbolic gate matrix layout with pruning	1986	-4.5525147006692785	11.187211926547274	3161459
3162079	EDA	programmed simulation of race hazards in sequential circuits	1971	-4.255065163125786	10.184241414771297	3162106
3162671	EDA	a low power novel encoding technique for rc modelled vlsi interconnects	2013	-3.5499043433664417	10.692781532402881	3162698
3163103	EDA	new algorithms for grid-less routing of high density printed circuit boards	1979	-3.715395133937201	10.089571957380546	3163130
3163789	EDA	i/sub ddq/ test method based on wavelet transformation for noisy current measurement environment	2004	-5.2418110752906015	10.936721612505355	3163816
3164333	EDA	automatic generation of breakpoint hardware for silicon debug	2004	-3.8337292311974736	11.259015970646331	3164360
3164955	EDA	fpd - an environment for exact timing analysis	1991	-5.238198237152222	10.518190757710553	3164982
3165057	EDA	fast parallel memetic algorithm for vector quantization based for reconfigurable hardware and softcore processor	2010	-3.971211555382289	9.431989398305372	3165084
3165209	EDA	exclusive simulation of activity in digital networks	1969	-3.612901867226217	10.931333189299671	3165236
3165597	Visualization	an information theoretic approach to digital fault testing	1981	-4.584908731402321	10.439326802257256	3165624
3166149	EDA	circuit partitioning with partial order for mixed simulation emulation environment	1995	-4.029298828244624	11.065400959739812	3166176
3166390	EDA	application-specific heterogeneous multiprocessor synthesis using differential-evolution	1998	-3.4621714755515467	9.382749936433118	3166417
3166666	EDA	co-evolutionary high-level test synthesis	2007	-3.7430397268639832	10.098472369868286	3166693
3167417	EDA	simulation of an integrated design and test environment for mixed-signal integrated circuits	1992	-3.8707959204773177	11.260903555289508	3167444
3167560	Vision	fitness functions for the unconstrained evolution of digital circuits	2008	-4.860085022926559	9.635715810672362	3167587
3167764	EDA	delay fault testing of ip-based designs via symbolic path modeling	2001	-4.923745970283082	10.937880399362113	3167791
3168260	Embedded	fate: a functional atpg to traverse unstabilized efsms	2006	-4.7024385528625166	10.164792199353831	3168287
3168735	Theory	optimal codes for strong identification	2002	-4.804823107546724	9.449740031735637	3168762
3169251	EDA	switched-capacitor simulation models for full-chips verification	1992	-4.266892398316403	11.0629339797179	3169278
3169603	EDA	an integrated approach to behavioral-level design-for-testability using value-range and variable testability techniques	1999	-4.482486219535583	10.854347152082472	3169630
3169989	EDA	symbolic exploration of large circuits with enhanced forward/backward traversals	1994	-5.113129917965075	9.862519674862051	3170016
3170207	EDA	tracking uncertainty with probabilistic logic circuit testing	2007	-4.591198691287953	11.02156738895784	3170234
3170309	EDA	on breakable cyclic definitions	2004	-4.911545214778268	10.108563578206082	3170336
3170565	EDA	design for testability techniques at the behavioral and register-transfer levels	1998	-4.345858008046478	10.892216401390442	3170592
3173062	EDA	proposal of fault diagnosis of analog circuits by combining operation-region model and x-y zoning method: case study	2006	-5.204019501032093	10.832534599911076	3173089
3173354	EDA	hamlet - an expression compiler/optimizer for the implementation of heuristics to minimize multiple-valued programmable logic arrays	1990	-4.666361864141057	10.679423017463467	3173381
3173579	EDA	rarity based guided state space search	2001	-4.927334827083985	10.09122747078306	3173606
3174680	EDA	speedgrade: an rtl path delay fault simulator	2001	-4.381297989459381	11.073280115066183	3174707
3176259	ECom	simulation of 2 bit by 2 bit binary multiplier using magnetic tunnel junction device	2014	-4.282534122782516	10.72818975825903	3176286
3176782	EDA	a hierarchical test generation methodology for digital circuits	1990	-5.0647394465469935	10.591203076502971	3176809
3177252	EDA	a reconfigurable platform for the automatic synthesis of analog circuits	2000	-4.163208433218759	10.075117044449652	3177279
3177382	Logic	reliability analysis of majority vote systems	1982	-5.20989278721629	11.014072066886715	3177409
3177411	Robotics	finding the trade-off between robustness and worst-case quality	2015	-3.8182103406062873	9.651095954502514	3177438
3179181	EDA	statechart methodology for the design, validation, and synthesis of large scale asynchronous systems	1996	-3.3752530120023887	11.016595223494896	3179208
3179290	EDA	overview of semicustom ic design	1988	-3.7415872881929366	10.823956745907777	3179317
3180025	Robotics	a multistage image processing methodology for landmine detection using an innovative nxt mobile robot system	2009	-4.451742128053913	11.102620537869916	3180052
3180768	EDA	designing digital circuits for fpgas using parallel genetic algorithms (wip)	2012	-3.880239173231616	9.761214027985721	3180795
3181178	Logic	multi-valued logic based on quantum-dot cellular automata	2007	-4.019214799608955	10.128976735267523	3181205
3181946	EDA	structural analysis and generation of synthetic digital circuits with memory	2001	-5.064395748747065	10.608757561372538	3181973
3182528	EDA	an efficient fault simulation technique for transition faults in non-scan sequential circuits	2009	-5.119973661664665	10.445914233961838	3182555
3182956	ML	evaluation of state-of-the-art neural network customized hardware	1990	-3.3776954910972528	10.88397338336561	3182983
3183221	Vision	diagnosis of intermittent faults in combinational networks	1977	-4.7493532326601215	10.655750015948511	3183248
3184265	Robotics	increasing resolvability for the matrix fault localization method	2016	-4.616933901284073	10.10705436555426	3184292
3185096	EDA	automatic and semi-automatic verification of switch-level circuits with temporal logic and binary decision diagrams	1990	-4.971131960578286	10.222085554552287	3185123
3185431	EDA	testability enhancement for behavioral descriptions containing conditional statements	1997	-4.444948695924314	10.713290224885872	3185458
3185790	EDA	test point insertion for an area efficient bist	1995	-5.2926040809364805	11.216411669845884	3185817
3185903	EDA	exploring bdds to reduce test pattern set	2017	-5.091505337977488	10.592332188983784	3185930
3186529	EDA	recent advances in sat-based atpg: non-standard fault models, multi constraints and optimization	2014	-4.602302500641526	9.976607509636343	3186556
3186857	EDA	the testware cad	2011	-4.957664088385036	10.855423991948886	3186884
3187068	EDA	recent research development in pcb layout	2010	-4.122397208144208	11.191108372155412	3187095
3187742	EDA	using fault model relaxation to diagnose real scan chain defects	2005	-5.21504402943248	11.121499182657155	3187769
3187988	Arch	prioritization of paths for diagnosis	2008	-5.250418401841612	10.610123802293154	3188015
3188157	EDA	a simplified methodology for complex analog module layout generation	2018	-4.7987166652243065	10.963614225112616	3188184
3188217	Embedded	optimization of microprogram control unit with code sharing	2011	-3.895178535372264	11.275412486912227	3188244
3189524	EDA	timing analysis of extended burst-mode circuits	1997	-5.286242512246755	10.86083273081692	3189551
3189573	HCI	numana: a hybrid <u>num</u>erical and <u>ana</u>lytical thermal simulator for 3-d ics	2013	-3.861154811421919	10.414385066903783	3189600
3189702	EDA	algorithms to simplify multi-clock/edge timing constraints	2007	-5.00917687479148	11.065450874000973	3189729
3190178	DB	solving the latch mapping problem in an industrial setting	2003	-5.1347644937011765	10.240478913110762	3190205
3191844	EDA	design kernel exploration using qbf-based boolean matching	2016	-3.7488279639371607	11.131916556806765	3191871
3192224	Vision	design of reconfigurable antennas using graph models	2013	-3.3897515281683503	11.141977906865193	3192251
3192536	SE	a survey of transient circuit analysis programs	1967	-4.038790191317046	10.324328094772696	3192563
3194053	HCI	towards automated design of large-scale circuits by combining evolutionary design with data mining	2006	-5.0826032783196124	9.720057629240536	3194080
3194490	EDA	podem-x: an automatic test generation system for vlsi logic structures	1981	-4.456529490459915	11.018116203241217	3194517
3195017	EDA	a 3d thermal simulation tool for integrated devices-atar	2001	-3.407269422398162	10.214057086783631	3195044
3195445	Embedded	estimating likelihood of correctness for error candidates to assist debugging faulty hdl designs	2005	-4.6079590658918015	10.5880187284614	3195472
3196392	EDA	automatic synthesis of locally-clocked asynchronous state machines	1991	-4.551758544814499	10.518860126246695	3196419
3196440	EDA	technology tracking of non manhattan vlsi layout	1989	-4.392154265532922	9.940938064933244	3196467
3197239	EDA	handling don't-care conditions in high-level synthesis and application for reducing initialized registers	2009	-5.269589761866174	11.284002195583913	3197266
3198105	EDA	test generation for lsi: a case study	1984	-5.078460382787647	10.605550168419473	3198132
3198778	HCI	an exact methodology for scheduling in a 3d design space	1995	-4.618869638225283	10.029928787338369	3198805
3198803	EDA	choosing optimal values of tuning parameters for technical devices and systems	2016	-4.063688575799918	10.599443123379194	3198830
3199913	EDA	a technique for estimating the difficulty of a formal verification problem	2006	-4.495364779276178	10.835602330356936	3199940
3200257	EDA	bio-inspired algorithms for fpga implementation of rfid base-band transmission model &amp; ip core	2013	-3.796346514431984	9.368932561963216	3200284
3200833	EDA	a mixed language fault simulation of vhdl and systemc	2006	-3.809560846130149	11.207238206123453	3200860
3200891	EDA	test generation for sequential circuits using parallel fault simulation with random inputs	1995	-5.144518470366747	10.635673171636617	3200918
3201217	EDA	fpga plb evaluation using quantified boolean satisfiability	2005	-4.4420005581938025	10.777566771362979	3201244
3201383	Logic	new ab2 multiplier over gf(2m) using cellular automata	2003	-3.8308622654080184	10.05322104952547	3201410
3202209	EDA	formal operator testability methods for behavioral-level dft using value ranges	2000	-5.033810977086817	10.64277014997928	3202236
3203322	EDA	efficiency and applications of sat-based test pattern generation: complex fault models and optimisation problems	2013	-4.545337367432952	10.37296506658768	3203349
3203960	EDA	code-coverage based test vector generation for systemc designs	2007	-4.285463504245767	10.860375444178471	3203987
3204208	EDA	cost-efficient synthesis for sequential circuits implemented using embedded memory blocks of fpga's	2007	-4.640678062908783	10.944006520629227	3204235
3204341	HPC	fabrication and assembly operations part iii: matrix methods for processing configuration data	1965	-3.4512716088671462	9.905971531406024	3204368
3204446	EDA	bridge over troubled waters: critical area based pattern generation	2017	-5.254911861129958	11.266478634050578	3204473
3204859	Vision	design and fabrication of large scale micro-led arrays and silicon driver for oeic devices	2012	-3.731235014291866	10.68109490003958	3204886
3204980	Robotics	functional testing and reconfiguration of mimd machines	1993	-3.4450453584445353	11.250722214302426	3205007
3205257	EDA	genetic algorithms using parallelism and fpgas: the tsp as case study	2005	-3.607602872132678	9.441900831419167	3205284
3205280	EDA	vision: an efficient parallel pattern fault simulator for synchronous sequential circuits	1995	-4.579235071357451	10.71145028539299	3205307
3205738	EDA	soft fault test and diagnosis for analog circuits	2005	-5.1584583166039994	10.782691941136694	3205765
3205973	HCI	on the construction of hardware-friendly 4\times 4 and 5\times 5 s-boxes	2016	-3.401909179272728	9.811212962879306	3206000
3206024	EDA	enhancing simulation with bdds and atpg	1999	-4.269216779279959	10.457224102816456	3206051
3208975	Crypto	on robustness of required random test length with regard to fault occurrence hypotheses	1994	-4.8585822735455215	10.284123962718864	3209002
3210511	EDA	scalable qoe prediction for service composition	2015	-3.7370472459991695	10.80472502468256	3210538
3210593	EDA	integration of hierarchical test generation with behavioral synthesis of controller and data path circuits	1998	-5.059624216438162	10.762650729798453	3210620
3210878	Mobile	parameter variation sensing and estimation in nanoscale fabrics	2014	-3.833173085178858	10.3521220316411	3210905
3210894	Vision	using stochastic logic for efficient pattern recognition analysis	2008	-4.527425617359362	10.126634082477109	3210921
3211172	EDA	a new framework for designing: built-in test multichip modules with pipelined test strategy	1993	-5.190190511696861	11.200414907540042	3211199
3211839	EDA	integrated approach for circuit and fault extraction of vlsi circuits	1996	-5.03701901153937	11.278953075051446	3211866
3212528	EDA	able: amd backplane for layout engines	1993	-3.784741986292513	11.1829151714035	3212555
3213089	EDA	computer-generated design of electric circuits	1988	-3.821481761210903	10.342350444224808	3213116
3213741	EDA	a multi-objective system level synthesis approach to reconfigurable analog technology	2004	-3.4264458097254784	10.398075626608437	3213768
3215604	Graphics	swap - a programming system for automatic simulation, wiring and placement of logical equations	1967	-4.102483392366056	10.842950941082671	3215631
3215953	AI	a generic framework for population-based algorithms, implemented on multiple fpgas	2005	-4.274949018836004	9.559640539437432	3215980
3216006	EDA	discrete-relaxation-based heuristic techniques for video algorithm/architecture matching and system level transformations	1995	-3.7371048905371134	10.780385795680152	3216033
3217777	EDA	fast illegal state identification for improving sat-based induction	2006	-4.976761906904073	9.826686238279533	3217804
3218092	Robotics	the ncsu tezzaron design kit	2010	-3.502777548849439	9.867366148464725	3218119
3218936	EDA	teaching asynchronous design in digital integrated circuits	2004	-4.062785761871351	11.051687544324682	3218963
3220167	EDA	minimizing the latency of quantum circuits during mapping to the ion-trap circuit fabric	2012	-4.857047329770442	10.874858298120197	3220194
3220194	EDA	functional delay test generation based on software prototype	2009	-5.223572386183743	10.63317503786588	3220221
3220593	Robotics	hybrid architecture of genetic algorithm and simulated annealing	2008	-4.001204768975416	9.517338290315992	3220620
3220777	EDA	on complexity of internal and external equivalence checking	2007	-5.247380961483698	10.054422451216368	3220804
3221311	Graphics	modeling and simulation of digital networks	1965	-3.505331678670317	10.689810867921699	3221338
3221855	ML	failure analysis of transmission devices using learning vector quantization	2003	-5.162413323100831	10.33520835389464	3221882
3222663	Embedded	about random fault detection of combinational networks	1976	-5.144451501087195	10.699375144230544	3222690
3222788	NLP	using graph-based csp to solve the address translation problem	2016	-3.3717927770501466	11.032184054395158	3222815
3223086	EDA	n2s: an automatic netlist to schematic generator	1992	-3.9976404149200584	10.343239722717373	3223113
3223923	EDA	event-based verification of synchronous, globally controlled, logic designs against signal flow graphs	1994	-3.5271840704401294	10.636340145965397	3223950
3224110	EDA	constraint management and checking in template-based circuit designs	2009	-3.763546508720691	10.859804073442128	3224137
3224572	EDA	logic optimization and code generation for embedded control applications	2001	-3.768737933404152	10.77011155720964	3224599
3225095	Arch	synthesis of algorithm-based fault-tolerant systems from dependence graphs	1993	-3.3869533942219188	10.071086114232747	3225122
3226589	EDA	a systemc based case study of a sensor application using the becom modeling methodology for virtual prototyping	2004	-3.4941200939653694	11.077865161604734	3226616
3227062	EDA	formal verification of the quasi-static behavior of mixed-signal circuits by property checking	2006	-4.113052146210845	10.507185832078967	3227089
3228268	EDA	synthesis of delay fault testable combinational logic	1989	-5.0204514132001385	10.375084120782256	3228295
3228510	EDA	reduction of fault detection costs through a bdd formalism	1994	-5.067729361799743	10.38243916298588	3228537
3228948	EDA	vlsi-soc: at the crossroads of emerging trends	2013	-4.9271112229704555	10.698951597156793	3228975
3229071	SE	verification testing - a pseudoexhaustive test technique	1984	-4.919564863301983	10.645804842986314	3229098
3229210	EDA	automatic test program generation for pipeline processors	2003	-3.7680937963101577	10.815011804657242	3229237
3229280	SE	a functional form approach to test set coverage in tree networks	1979	-5.215327745035396	9.932039768714867	3229307
3230098	HCI	production testing of pcm (digital) audio circuits	1983	-3.6222685567297863	9.991550335916216	3230125
3230305	EDA	macro-cell placement for custom-chip design using self-organizing fuzzy technique	1998	-3.9348542757558866	9.585497286102953	3230332
3230338	EDA	pictures with parentheses: combining graphics and procedures in a vlsi layout tool	1983	-4.132479920069127	10.622094739528047	3230365
3231264	Logic	application of scanning probe microscopy techniques in semiconductor failure analysis	2001	-4.0388634544423345	10.558804093697493	3231291
3231293	EDA	rules-based object clustering: a data structure for symbolic vlsi synthesis and analysis	1986	-4.395470844800369	10.617379716585237	3231320
3231754	EDA	a fast untestability proof for sat-based atpg	2009	-5.058143280196587	9.992438302174431	3231781
3232255	Theory	isolating failures within vlsi chips that incorporate signature analysis and set/scan techniques	1985	-4.1335199153058655	10.379012835236404	3232282
3232672	EDA	a novel guard method of through-silicon-via (tsv)	2018	-4.122813136898241	10.72185999525509	3232699
3233315	Visualization	processor testability and design consequences	1976	-3.708763181669697	10.200561189019217	3233342
3233817	EDA	high-level and hierarchical test sequence generation	2002	-4.293638182082963	10.84618350763735	3233844
3235148	EDA	energy efficient and noise-tolerant xor-xnor circuit design.	2003	-3.9774206743189575	10.717131203265852	3235175
3235174	EDA	efficient emulation of quantum circuits on classical hardware	2015	-3.7804268391994786	11.177371044937358	3235201
3235911	EDA	low cost convolutional code based concurrent error detection in fsms	2003	-5.265424236838731	11.275094984274967	3235938
3236013	EDA	a universal cyclic division circuit	1971	-3.6269364354285143	11.100747327765427	3236040
3236782	EDA	dudes: a fault abstraction and collapsing framework for asynchronous circuits	2000	-5.03315742609249	10.607064155672107	3236809
3236911	EDA	adapts: a digital transient simulation strategy for integrated circuits	1991	-4.685215417889824	11.137687745967476	3236938
3237022	EDA	excl: a circuit extractor for ic designs	1984	-5.140532086921301	10.898624701556015	3237049
3237147	Logic	using fourier analysis to enhance ic testability	1994	-3.889880535473176	9.965865397328306	3237174
3238226	Logic	relevance of contact reliability in hbm-esd test equipment	2001	-3.590959491852652	9.979042012857152	3238253
3238582	EDA	automatic diagnosis may replace simulation for correcting simple design errors	1996	-4.845455607218481	10.873874914666054	3238609
3239134	ML	identification and application of invariant critical paths under nbti degradation	2017	-3.89004544221108	10.322800043874922	3239161
3239523	EDA	functional test generation using design and property decomposition techniques	2009	-4.079209130795341	10.67397799406515	3239550
3239830	EDA	magic's incremental design-rule checker	1984	-5.071216688728791	10.470368939194902	3239857
3240117	AI	design of multiple-valued logic networks with regular structure by using spectral representations	2012	-4.078855508926034	9.497914776309877	3240144
3240443	Theory	r70-12 diagnosis of single-gate failures in combinational circuits	1970	-5.126841475296627	10.480843482591697	3240470
3240484	EDA	generation of deterministic test patterns by minimal basic test sets	1992	-5.095739654472147	10.735952646307817	3240511
3240599	EDA	a heuristic algorithm for reducing system-level test vectors with high branch coverage	2011	-4.405889940017686	11.096676314196014	3240626
3241897	EDA	a granularity adaptive evolutionary model for transistor level analog circuit by using differential evolution algorithms	2016	-5.233785173344566	9.580633698089226	3241924
3241985	EDA	an exact approach for complete test set generation of toffoli-fredkin-peres based reversible circuits	2016	-4.372790232011982	11.157708046207805	3242012
3243364	EDA	an efficient multi-objective evolutionary algorithm for combinational circuit design	2006	-5.206668328099694	9.542094840528552	3243391
3245312	EDA	laygen ii: automatic analog ics layout generator based on a template approach	2012	-4.8301909607703815	10.41959159882917	3245339
3245492	DB	on the structure of realizations using flip-flop memory elements	1967	-3.9428753498692735	10.169020850470334	3245519
3246047	SE	predicting software's minimum-time-to-hazard and mean-time-to-hazard for rare input events	1995	-4.344155267094713	9.565783857942264	3246074
3246122	EDA	evaluating waveform-generation capabilities of vlsi test systems	1995	-4.42536553820523	10.506244432215922	3246149
3246303	SE	balanced fsm generation for empirical studies	2008	-3.4648177509351497	10.902423888485448	3246330
3247721	AI	logic synthesis for programmable logic devices	1990	-4.994022236784171	11.114503765412412	3247748
3249100	EDA	fasy: a fuzzy-logic based tool for analog synthesis	1996	-4.970841681244246	9.856776675584946	3249127
3249300	EDA	hybrid compiled/interpreted simulation of mos circuits	1991	-4.0551276024362295	11.042540188241146	3249327
3249465	EDA	an automatic synthesizer for cmos operational amplifiers	1991	-5.2590179537307025	10.842560686265843	3249492
3251580	Visualization	new multiple-times programmable cmos rom cell	2012	-3.5079743094072056	10.473838866856903	3251607
3252794	HCI	swarm intelligence: making differences in analogue circuits structure for fault-tolerance	2013	-4.9422659373485445	9.535411658498619	3252821
3253438	HCI	organization of switched direct connections of active objects in complex digital systems	2016	-3.429462950145709	10.706967118018897	3253465
3253770	EDA	a smart technique for micro-stepping using modern digital systems	2004	-3.405307704687848	10.165214869045423	3253797
3254218	Embedded	embedded synthetic instruments for board-level testing	2012	-3.7674213718665976	11.084821238156474	3254245
3254406	EDA	design for hierarchical testability of rtl circuits obtained by behavioral synthesis	1995	-5.1094730587713695	10.842585637809208	3254433
3254596	Vision	on recognition of shift registers	1996	-3.9646343275292	9.561684827088078	3254623
3255197	EDA	automation of ic layout with analog constraints	1996	-4.9364400205795755	11.044197133700797	3255224
3255406	EDA	accurate cegar-based atpg in presence of unknown values for large industrial designs	2016	-4.97968962396487	10.94498109907985	3255433
3256056	EDA	exploiting don't cares during data sequencing using genetic algorithms	1999	-4.862741565562992	10.180436300075387	3256083
3257764	Theory	obo: an output-by-output scoring algorithm for fault diagnosis	2014	-5.25140844899884	10.53851349598758	3257791
3258264	SE	structured functional level test generation using binary decision diagrams.	1986	-4.315244933243776	10.04473396648198	3258291
3258795	AI	clever: divide and conquer combinational logic equivalence verification with false negative elimination	2001	-5.1210132823615435	10.233619861187703	3258822
3259276	EDA	experiences of parallel processing with direct cover algorithms for multiple-valued logic minimization	1992	-4.5930917051576445	10.906889255532755	3259303
3259760	NLP	creating implicit homotopy methods using hardware description languages	2003	-3.9682674835549863	10.596406848259118	3259787
3259898	Robotics	the technique for computer systems trojan diagnosis in the monitor mode	2011	-4.263064736236949	10.531904567359554	3259925
3260136	EDA	structure synthesis of analog and mixed-signal circuits using partition techniques	2006	-3.859357757911456	10.906371150760203	3260163
3261182	DB	word line interference based data recovery technique for 3d nand flash	2018	-3.4410443770154453	10.28041582889016	3261209
3262048	Embedded	plausible clocks: constant size logical clocks for distributed systems	1996	-4.265783136802016	10.149646160509462	3262075
3262119	AI	analysis of evolutionary techniques for the automated implementation of digital circuits	2015	-4.809390916213624	9.504313697228216	3262146
3262608	EDA	a case against16/32-bit microprocessors: 16 bits good, 8 bits bad?	1984	-3.429813840810677	10.650751966717467	3262635
3263098	EDA	formal verification of analog and mixed signal designs using spice circuit simulation traces	2013	-3.6995873918114315	10.88544293095824	3263125
3263173	Logic	high level fault simulation: experiments and results on itc'99 benchmarks	2000	-4.402048336961911	10.806143728399842	3263200
3264106	EDA	mo-pse: adaptive multi-objective particle swarm optimization based design space exploration in architectural synthesis for application specific processor design	2014	-3.8993075152453818	9.937336199411792	3264133
3264107	EDA	extraction of critical areas for opens in large vlsi circuits	1996	-3.840274797639898	9.958481458950786	3264134
3264609	Arch	an in-system routing strategy for evolvable hardware programmable platforms	2001	-3.3869235083075524	10.750705773893301	3264636
3265617	AI	fault diagnosis in analogue circuits using ai techniques	1989	-5.254812329571375	10.517910195321988	3265644
3265863	EDA	calculation of integrated circuit yields	1969	-4.667460639269786	11.034081121781044	3265890
3266572	HPC	efficient diagnosis in algorithm-based fault tolerant multiprocessor systems	1993	-4.803102558102696	9.951852031784796	3266599
3266802	EDA	on reducing test data volume and test application time for multiple scan chain designs	2003	-5.2227851013068465	11.178385398661003	3266829
3267643	EDA	ensuring power-safe application of test patterns using an effective gating approach considering current limits	2012	-4.207793836643951	10.404646462629989	3267670
3267971	EDA	aslcscan: a scan design technique for asynchronous sequential logic circuits	1993	-5.274887172884252	10.829083568857495	3267998
3268584	ML	binary nonnegative matrix factorization applied to semi-conductor wafer test sets	2009	-4.037899287279495	10.46935895043774	3268611
3268627	EDA	a stochastic multi-objective algorithm for the design of high performance reconfigurable architectures	2006	-3.89638888734691	10.066588463314751	3268654
3268651	EDA	path selection for monitoring unexpected systematic timing effects	2009	-5.130177253623722	11.025508803915304	3268678
3269556	EDA	a synthesisable vhdl model for an easily testable generalised multiplier	2002	-4.772832662154126	10.753355988575873	3269583
3269593	EDA	hierarchical analysis of ic artwork with user defined abstraction rules	1985	-4.596015500778333	10.639687183312258	3269620
3269614	Robotics	a railway signal control system by optical lan and design simplification	2008	-3.4666277773022927	10.081034101750774	3269641
3269908	EDA	"""comments on """"dual-rail asynchronous logic multi-level implementation"""""""	2016	-3.68315540180772	10.939465877466471	3269935
3273107	EDA	applications of sufficient conditions for efficient protocol test generation	1992	-3.944779596726661	9.948466871612188	3273134
3273210	EDA	sequential circuit testing	1990	-4.6576504835754715	10.805135766780348	3273237
3273551	EDA	quality aspects of soi circuit design (tutorial abstract)	2002	-4.0241943816040715	11.098939534916198	3273578
3273733	EDA	generation of shorter sequences for high resolution error diagnosis using sequential sat	2006	-5.1791765116727655	10.26535549683617	3273760
3273738	EDA	pseudo-functional scan-based bist for delay fault	2005	-5.28086980990303	10.787659401816486	3273765
3275041	Theory	xbar: a vlsi circuit for bit-sliced packet switching networks	1992	-3.680867403715273	10.556848820503195	3275068
3275542	EDA	real-world applications of analog and digital evolvable hardware	1999	-4.068101024704121	9.855260258879246	3275569
3275789	EDA	a high level test pattern generation algorithm	1983	-3.864953179648937	10.02681767849183	3275816
3276109	EDA	specification and encoding of transaction interaction properties	2011	-3.4548424276346887	10.754110687558414	3276136
3277287	EDA	techniques for effective distributed physical synthesis	2007	-3.6710862511011846	10.495342123045377	3277314
3277299	AI	a model-based diagnosis system for identifying faulty components in digital circuits	1999	-4.590295764539715	10.177671154451604	3277326
3277636	EDA	automated functional test generation for digital systems through a compact binary differential evolution algorithm	2015	-5.101999083102594	9.874430363424876	3277663
3277839	HCI	evolving digital circuits using complex building blocks	2010	-4.721589760939096	9.40456765499988	3277866
3278030	Robotics	improving the accuracy of defect diagnosis by considering reduced diagnostic information	2015	-5.018210292506739	10.549174447078157	3278057
3278306	EDA	peephole optimization of asynchronous macromodule networks	1999	-4.264252426730835	10.525643753449893	3278333
3279053		an area/delay efficient dual-modular flip-flop with higher seu/set immunity	2010	-4.157408740429953	10.39864146603658	3279080
3279543	EDA	using conflict-based on-line learning to accelerate the backtrace algorithm implemented in hw	2006	-5.151360563175385	10.730469468182543	3279570
3279637	EDA	fuzzy flip-flops and their applications to fuzzy memory element and circuit design using fpga	2000	-4.3930726567344776	10.936053424801033	3279664
3279766	EDA	verification and fault synthesis algorithm at switch-level	2006	-4.894082550514404	11.120841537167056	3279793
3280432	EDA	exploring resistive switching-based memristors in the charge-flux domain: a modeling approach	2018	-3.7173749058633634	9.699778925020297	3280459
3280583	EDA	concepts & design of integrated circuits for bidirectional neural interfaces	2015	-3.655940453113548	10.009014681724182	3280610
3281324	EDA	"""correction to """"an approach for multilevel logic optimization targeting low power"""""""	1996	-3.5957371101162665	10.385901495958457	3281351
3281387	EDA	incremental fault emulation	2007	-4.36623598120411	11.111731620691733	3281414
3281390	Robotics	study and realisation of a fast building algorithm of coherence cube	2011	-3.3758628475471206	9.732321143548699	3281417
3281602	EDA	hierarchical interfaces for hardware software systems	2000	-3.3728791558965336	10.941606085750113	3281629
3282193	Networks	automated diagnosis and probing flow for fast fault localization in ic	2004	-5.1572267098176905	11.06621297552263	3282220
3284856	EDA	logic synthesis with a minimum number of negative gates	1999	-4.28626675481368	10.179496921321377	3284883
3284941	EDA	test preparation for high coverage of physical defects in cmos digital ics	1995	-5.020325825807976	11.239346995524249	3284968
3285214	EDA	evolutionary synthesis of arithmetic circuit structures	2003	-4.982696528758665	9.988916970477849	3285241
3286670	EDA	diagnostic tests and diagnosis for delay faults using path segmentation	2015	-5.214922453882126	10.947970155794067	3286697
3287111	EDA	synthesis of asynchronous state machines using a local clock	1991	-4.347298337460207	10.917826945132527	3287138
3288380	EDA	an efficient selection strategy for digital circuit evolution	2010	-4.895812075513142	9.584067509845843	3288407
3288494	EDA	a parameterized graph-based framework for high-level test synthesis	2006	-5.110321127221505	10.743181437311735	3288521
3289122	EDA	arbitrarily-sized module location technique in the lop system	1982	-3.916024089531641	10.328114704429213	3289149
3290120	EDA	defect-oriented ic test and diagnosis using vhdl fault simulation	1996	-4.3963896996192515	11.215878529399607	3290147
3291090	EDA	multiple-detect atpg based on physical neighborhoods	2006	-5.0947373928887245	10.71389488044201	3291117
3291416	Theory	high speed efficient n bit by n bit division algorithm and architecture based on ancient indian vedic mathematics	2004	-4.130710498136654	9.456334808794377	3291443
3291778	EDA	a parallel compact genetic algorithm for multi-fpga partitioning	2001	-3.6371743008909396	9.50511722915224	3291805
3292414	HCI	implementation of the dft using radix-2 and paired transform algorithms	2004	-3.495996589285878	9.76832693714296	3292441
3292626	SE	ranking of suspect faulty blocks using dataflow analysis and dempster-shafer theory for the diagnosis of board-level functional failures	2011	-4.965483795540497	10.926252580923023	3292653
3293058	EDA	expert system to configure global design for testability structure in a vlsi circuit	1989	-4.629902419812559	11.197114100551053	3293085
3293555	AI	fault detection and diagnosis capabilities of test sequence selection methods based on the fsm model	1995	-4.915261700182623	10.283581580151523	3293582
3294192	Robotics	an evolutionary approach for pareto-optimal configurations in soc platforms	2001	-4.6202952136202375	9.875180852487052	3294219
3295197	EDA	an automatically verified generalized multifunction arithmetic pipeline	1994	-4.667752337146808	10.477440445238523	3295224
3295492	EDA	directed-binary search in logic bist diagnostics	2002	-5.257759192754296	11.047595820188572	3295519
3295925	EDA	novel test analysis to improve structural coverage — a commercial experiment	2013	-4.469125725331379	11.010464752058306	3295952
3296816	Logic	a postfix notation for logic circuits	1975	-3.8044469132115486	10.159152722293737	3296843
3297533	EDA	circuit design optimization using genetic algorithm with parameterized uniform crossover	2010	-5.139501581169284	9.49737703833918	3297560
3297792	EDA	a probably approximately correct framework to estimate performancedegradation in embedded systems	2002	-4.471174092538792	10.023755587759034	3297819
3298547	EDA	verification of asynchronous interface circuits with bounded wire delays	1992	-5.27393309441655	10.448899891253989	3298574
3299099	Logic	verisym: verifying circuits by symbolic simulation	2003	-3.3974621911743523	11.012553872091393	3299126
3299524	Logic	vinas-p: a tool for trace theoretic verification of timed asynchronous circuits	2000	-4.879183255600023	10.57172905729908	3299551
3300541	EDA	processor functional test generation - some results with using of genetic algorithms	2011	-3.8237327208422673	10.943948999227333	3300568
3300687	Visualization	reliability measure of hardware redundancy fault-tolerant digital systems with intermittent faults	1981	-4.192846321248208	10.118617319192623	3300714
3301823	EDA	mixed 01x-rsl-encoding for fast and accurate atpg with unknowns	2016	-5.1418793233817865	10.435924089979679	3301850
3301952	EDA	path runner: an accurate and fast timing analyser	1990	-4.0921236509844725	11.14252808306751	3301979
3302499	Logic	functional verification methodology for microprocessors using the genesys test-program generator-application to the x86 microprocessors family	1999	-3.3897466095290243	11.265879750032775	3302526
3303193	EDA	design and implementation of a procedural vlsi layout system	1985	-3.8061260132273342	10.790840267353657	3303220
3303887	EDA	timed circuit synthesis using implicit methods	1999	-4.527641882540539	10.225401632597643	3303914
3304554	EDA	"""extraction of a high&#173;level structural representation from circuit descriptions with applications to dft/bist """"lambda"""	1994	-4.748368304551263	11.012802106821956	3304581
3305128	EDA	proposal of a timing model for cmos logic gates driving a crc load	1998	-4.378425141585108	11.069087967852793	3305155
3305214	EDA	fast wire length estimation in obstructive block placement	2008	-3.825077640773064	10.389398652937473	3305241
3306677	EDA	integrating abstraction techniques for formal verification of analog designs	2009	-3.972670625309525	10.43907320678581	3306704
3307224	EDA	utilizing high level design information to speed up post-silicon debugging	2011	-4.147367166880526	11.14395450298505	3307251
3307820	Robotics	test system architecture for testing advanced mixed-signal devices	1986	-3.601396882573201	10.629540545539239	3307847
3308257	EDA	sonic: scalable multi-query optimization through integrated circuits	2013	-4.413363916751611	9.888695537063606	3308284
3308508	EDA	fast test pattern generation for sequential circuits using decision diagram representations	2000	-5.053341499524345	10.409067249416161	3308535
3309158	EDA	on clustering for maximal regularity extraction	1993	-4.324109890997563	10.720202499237626	3309185
3312147	EDA	the description and use of register-transfer modules (rtm's)&#174;	1972	-3.544334337234597	11.127583042524087	3312174
3312470	EDA	automated formal equivalence verification of pipelined nested loops in datapath designs	2017	-3.4315953912101076	10.685287071480802	3312497
3312832	EDA	shared structurally synthesized bdds for speeding-up parallel pattern simulation in digital circuits	2015	-5.194661232573719	10.187679596655775	3312859
3313294	EDA	high-level synthesis for testability: a survey and perspective	1996	-4.142821445064547	11.134611851471288	3313321
3313324	DB	manipulation of training sets for improving data mining coverage-driven verification	2013	-4.503419439889297	10.383204942793412	3313351
3313493	Logic	logic debugging of arithmetic circuits	2015	-5.181570344474181	10.340512352566613	3313520
3313811	EDA	logic verification system for very large computers using lsi's	1979	-3.9508611078320737	11.225790796410026	3313838
3314661	ML	eeproms as analog storage devices for neural nets	1988	-3.71545502416741	9.917930195420467	3314688
3316260	EDA	pre-silicon verification of an automotive battery management system in the context of the application	2017	-3.468835820413862	10.194867733388145	3316287
3317608	Logic	a digital simulation of phase sensitive detection	1981	-3.9107025195536056	9.932932022490794	3317635
3317614	EDA	emc-driven midway routing on pcbs	1995	-4.623993583346135	10.99777932446298	3317641
3318316	EDA	an evolutionary algorithm for the synthesis of ram-based fsms	2002	-4.1518340591825424	9.961050481336693	3318343
3319417	ML	synthesis and optimization of analog vlsi filters from vhdl-ams parse trees	2002	-4.337248369479656	10.865053981181363	3319444
3319929	EDA	method of modeling analog circuits in verilog for mixed-signal design simulations	2013	-3.957726009383527	11.172504951495865	3319956
3321130	EDA	ravel: assigned-delay compiled-code logic simulation	1992	-4.108988526171888	10.829446167278403	3321157
3321158	EDA	on the simulation of multiple stuck-at faults using multiple domain concurrent and comparative simulation	1995	-4.4840908483434765	10.672591020154142	3321185
3321322	EDA	collecting data about logic simulation	1986	-3.5906576719771865	11.265816744037874	3321349
3321519	AI	sparse coding for specification mining and error localization	2012	-5.026705656711616	9.586001212021717	3321546
3321934	EDA	swarm intelligence for digital circuits implementation on field programmable gate arrays platforms	2004	-4.3585110637567475	9.802159813734402	3321961
3322453	Arch	on the reliability of cascaded tmr systems	2010	-4.712182047120215	10.561728098965128	3322480
3322963	EDA	a fast sat solver algorithm best suited to reconfigurable hardware	2006	-4.953633862200337	10.020970188851722	3322990
3323109	EDA	design rules for cmos self checking circuits with parametric faults in the functional block	1993	-4.948820575760081	10.681485902691954	3323136
3325838	Logic	on the generation of diagnostic test set for intra-cell defects	2014	-4.851490378895295	10.896490605432145	3325865
3325863	EDA	the scald physical design subsystem	1978	-3.5135972940810887	11.186420210352855	3325890
3326131	EDA	path sensitization, partial boolean difference, and automated fault diagnosis	1972	-5.206339765210816	10.404141694625533	3326158
3326552	Vision	evolvable hardware and its applications to pattern recognition and fault-tolerant systems	1995	-4.094318056285509	10.2915873886394	3326579
3326659	OS	system-level optimization of architectural performance under varying service demands	1996	-3.901738018448775	9.596362039058294	3326686
3326865	EDA	comparisons of cmos pla and polycell representations of control logic	1986	-5.17479178701795	11.217466008382514	3326892
3327107	EDA	test selection based on high level fault simulation for mixed-signal systems	2000	-3.4603406186646737	11.273869766581555	3327134
3328642	EDA	functional test content optimization for peak-power validation — an experimental study	2012	-4.246282385759682	11.078582047082145	3328669
3328991	EDA	fast hierarchical floorplanning with congestion and timing control	2000	-3.6287207861862143	10.179705489789534	3329018
3329251	EDA	towards a silicon primordial soup: a fast approach to hardware evolution with a vlsi transistor array	2000	-4.584556303377114	10.640123322287172	3329278
3329829	EDA	improving the accuracy of defect diagnosis by considering fewer tests	2014	-5.208752161555468	10.596825817314512	3329856
3331242	Visualization	dynamic multiobjective optimization management of the energy-performance-accuracy space for separable 2-d complex filters	2012	-4.0752832487721715	9.530480432980642	3331269
3331538	EDA	automatic vlsi layout verification	1981	-3.9060809417266618	11.039215112880894	3331565
3331649	Arch	simultaneous fault models for the generation of efficient error detection mechanisms	2017	-4.820822671230217	11.164062215677172	3331676
3331666	Robotics	a signal control system by optical lan and design simplification	2007	-3.4691208102224964	10.114803474928905	3331693
3332255	EDA	an analytic technique for router comparison	1976	-4.4475879967272185	11.177963264280882	3332282
3334323	Robotics	design platform and tools for 3d ic integration	2010	-3.693627349350995	10.260863023983005	3334350
3335569	EDA	design integrity and immunity checking: a new look at layout verification and design rule checking	1980	-4.942563935804065	11.036513725064628	3335596
3336434	SE	assessment of diagnostic test for automated bug localization	2013	-4.452865177992454	11.062391444912684	3336461
3337458	EDA	fault simulation and test pattern generation for synchronous and asynchronous sequential circuits	1993	-4.853644692730764	10.756968044614448	3337485
3338309	EDA	automatic memory reductions for rtl model verification	2006	-4.326416210867052	10.719041514448069	3338336
3338465	HPC	identifying ill tool combinations via gibbs sampler for semiconductor manufacturing yield diagnosis	2012	-5.128873626557102	10.901571248937257	3338492
3338624	EDA	an adaptive genetic algorithm for dynamically reconfigurable modules allocation	2007	-3.636761287193084	9.400214097854974	3338651
3338928	EDA	star test: the theory and its applications	2000	-5.2588625820081605	10.986988705180002	3338955
3339256	EDA	bag: a designer-oriented integrated framework for the development of ams circuit generators	2013	-4.075374150818761	11.236214214608276	3339283
3339293	EDA	equivalence checking with rule-based equivalence propagation and high-level synthesis	2006	-4.713505278229031	10.394135476718443	3339320
3339369	EDA	formal modeling and verification of integrated photonic systems	2015	-3.854772435808511	10.898776162200251	3339396
3339612	HCI	concurrent and collaborative methodologies in short tat lsi design and manufacturing	1999	-3.8366529548723083	10.416519329773076	3339639
3339973	EDA	exploiting power-up delay for sequential optimization	1995	-5.2433978638356855	10.428638399054714	3340000
3340201	EDA	rectification method for lookup-table type fpga's	1992	-5.064018038516244	11.037093279484004	3340228
3340550	EDA	classification of ternary logic functions by npc operations	2014	-4.076503524509129	9.478758054298488	3340577
3340810	EDA	relative timing	1999	-4.149347958912704	11.25471311837378	3340837
3341339	EDA	effectiveness of a variable sampling time strategy for delay fault diagnosis	1994	-4.9701361007030265	10.640036922556648	3341366
3342036	EDA	a complete on-chip evolvable hardware technique based on pareto dominance	2012	-4.9033093597195005	9.801870458051274	3342063
3342869	Logic	cgmap: a new approach to network-on-chip mapping problem	2009	-3.583487721348222	9.955256788037678	3342896
3343049	HPC	heuristic and exact resource binding algorithms for storage optimization using flip-flops and latches	2013	-4.535102254165887	10.806622873585761	3343076
3343476	EDA	an interactive electrical graph extractor	1984	-4.316963293474903	10.672842532753352	3343503
3343556	EDA	long-range asynchronous on-chip link based on multiple-valued single-track signaling	2012	-3.5532290590819717	10.427555349153725	3343583
3343582	EDA	bridging the domains of high-level and logic synthesis	2002	-3.6568080225368793	11.112924765314244	3343609
3343644	Theory	combinatorial analysis of check set construction for algorithm-based fault tolerance systems	1998	-5.193238996177786	10.170788535142842	3343671
3344236	EDA	development languages and environments for induction cooking system design and simulation	2005	-3.485609635278057	10.619479438437759	3344263
3344329	EDA	selective state retention power gating based on formal verification	2015	-5.18827587593141	10.784950944087953	3344356
3344429	Vision	efficient totally self-checking checkers for a class of borden codes	1995	-4.9633489111995255	10.178565635432578	3344456
3344953	EDA	speed up of test generation using high-level primitives	1990	-4.936550918813942	10.12179433419179	3344980
3346141	EDA	use of a multi-objective fitness function to improve cartesian genetic programming circuits	2010	-5.0908980982560665	9.709292996320416	3346168
3346408	Robotics	synthesis of auxiliary algorithms for preliminary assessment of stuck-at faults detection tests	2014	-4.869872380682229	10.403969324166127	3346435
3347216	Embedded	on-line identification of faults in fault-tolerant imagers	2005	-5.068673817596906	10.75181983331443	3347243
3348350	EDA	sensat-a practical tool for estimation of the ic layout sensitivity to spot defects	1995	-4.993863005791204	10.669499379513294	3348377
3348739	EDA	parametric fault diagnosis for analog systems using functional mapping	1999	-5.114024910282224	11.152151528350089	3348766
3349641	EDA	a new algebraic procedure for the simulation of large digital networks	1975	-3.950962871436296	10.104995567774086	3349668
3351195	EDA	an approach for designing on-line testable state machines	2001	-4.946659144412577	11.140010275598119	3351222
3351721	EDA	a method for diagnosing bridging fault between a gate signal line and a clock line	2017	-3.9705197193841113	10.02980642559035	3351748
3352582	HCI	analysis of a crossed-film cryoton shift register	1961	-4.0025772879673145	9.60971261227243	3352609
3354010	EDA	a flexible topology selection program as part of an analog synthesis system	1995	-4.7349763508522384	10.358615377979186	3354037
3354099	EDA	hierarchical sizing and biasing of analog firm intellectual properties	2013	-4.220287252713867	11.162822707158618	3354126
3354689	EDA	robust algorithms for high quality test pattern generation using boolean satisfiability	2010	-5.00010673061187	10.748771076740296	3354716
3354814	Arch	self-testing computers	1979	-3.906454631341612	10.9056942832247	3354841
3355051	EDA	finding defects with fault models	1995	-5.254946863030708	11.087669092859986	3355078
3355053	EDA	potential-nrg: placement with incomplete data	1998	-5.253511276895466	10.127465730124717	3355080
3357695	EDA	a modular framework for the evolution of circuits on configurable transistor array architectures.	2006	-4.720393379795729	9.778729679270784	3357722
3358048	EDA	the effects of backdriving digital integrated circuits during in-circuit testing	1982	-3.6593515361835047	10.170886835869462	3358075
3358196	ML	multi-layer neural networks and their implementation in analogue vlsi	1992	-3.7808215020344598	9.575157140816508	3358223
3358246	EDA	dc built-in self-test for linear analog circuits	1996	-5.1778321807138585	11.276629020052292	3358273
3358856	AI	hamiltonian neural network-based orthogonal filters - a basis for artificial intelligence	2011	-3.782445541394621	9.400096927240496	3358883
3359124	SE	applying testability analysis for integrated diagnostics	1992	-4.4663270967118205	10.121396114505716	3359151
3359313	EDA	analog design migration: an overview	2009	-3.5732767163719283	10.531651288197915	3359340
3360555	EDA	infrastructure ip design for repair in nanometer technologies	2005	-3.7423230915954777	10.359734546506076	3360582
3360667	EDA	statistical fault sampling and full fault simulation	1985	-4.135664895153845	10.069994215114193	3360694
3361060	EDA	a non-reversible insertion method for hardware trojans based on path delay faults	2018	-4.681446067779571	10.385808092282996	3361087
3361065	EDA	satori - a fast sequential sat engine for circuits	2003	-3.8740784638058834	9.996466807290988	3361092
3361134	EDA	automatic test vector cultivation for sequential vlsi circuits using genetic algorithms	1996	-5.135377128317273	10.815395653940175	3361161
3361745	EDA	intrinsic evolvable hardware platform for digital circuit design and repair using genetic algorithms	2012	-4.240959612792505	9.882484148689107	3361772
3363043	OS	system impacts of storage trends: hard errors and testability	2011	-3.8116160624924578	10.214358095280463	3363070
3364472	Robotics	a partitioning scheme for multiple pla based control part synthesis in ideas	1992	-4.113379675999726	10.81372798058541	3364499
3364491	NLP	generation of optimized datapaths: bit-slice versus standard cells	1992	-3.557550706256821	10.71872127938721	3364518
3365849	EDA	a novel rtl atpg model based on gate inherent faults (gif-po) of complex gates	2016	-4.602935570836163	10.939314716592376	3365876
3366942	ML	an optimized synthesis of a discrete-time cellular neural network for parallel thinning	1994	-4.9016891363385	10.71602299285178	3366969
3367407	EDA	diagnosis for scan-based bist: reaching deep into the signatures	2001	-5.1713873169420115	11.114180293598723	3367434
3368860	EDA	on the use of evolutionary programming for combinational logic circuits design	2014	-3.988729818214716	9.727437368293057	3368887
3368984	EDA	"""comments on """"design of a dynamically programmable logic gate"""""""	1981	-4.572844998147938	10.260979309691725	3369011
3369102	Vision	the development of the clip7 image processing system	1983	-3.4369389360749656	10.528547071346695	3369129
3369738	ML	a unified test plan for lsi or vlsi components.	1981	-3.844292108120802	10.559680019759352	3369765
3370201	EDA	a comprehensive approach to assessing and analyzing 1149.1 test logic	2003	-3.840441633411382	11.175775991770715	3370228
3370558	Crypto	explicit group testing scheme that identifies almost all defective configurations	2011	-4.443910195910126	9.416586669070464	3370585
3372184	Vision	photonics: light switch at the speed of light	2011	-3.637293729523949	9.829273208129024	3372211
3372868	EDA	functional level test generation for complex digital systems.	1981	-4.01026065459556	10.515313493348039	3372895
3373046	Logic	design-for-test techniques for soc designs (tutorial abstract).	2002	-3.7232619929689306	10.773320723718703	3373073
3373257	EDA	property checking of quantum circuits using quantum multiple-valued decision diagrams	2012	-5.136123211687634	9.994717818191898	3373284
3373449	HPC	a design approach for ultrareliable real-time systems	1991	-4.781678775819125	10.684539764194094	3373476
3373456	EDA	comprehensive bridging fault diagnosis based on the slat paradigm	2009	-5.196843596007617	10.779260086247547	3373483
3373831	DB	on the parallel evaluation of division-free arithmetic expressions with fan-in of three	1976	-3.695771909896827	9.794984209228543	3373858
3374003	EDA	fudgefactor: syntax-guided synthesis for accurate rtl error localization and correction	2015	-4.5365212273722895	10.463156544830793	3374030
3374401	EDA	functional text pattern generation for asynchronous circuits	1993	-4.055050626898337	10.059883255447307	3374428
3374631	EDA	shemus: synthesis of heterogeneous multiprocessor systems	1995	-3.5356316096998897	9.685390116029176	3374658
3375295	Embedded	two-criterial dsss synchronization method efficiency research	2010	-3.805212378773743	9.834391275771221	3375322
3375410	HCI	a prober/handler interface for high pin-count asic devices	1986	-3.5596199571859803	10.889178620013283	3375437
3375463	EDA	mgx: an integrated symbolic layout system for vlsi	1984	-4.437245056726132	10.713581239202801	3375490
3375584	EDA	hierarchical propagation of geometric constraints for full-custom physical design of ics	2012	-4.395962623003634	11.0024436933546	3375611
3375755	EDA	verification of arithmetic datapath designs using word-level approach — a case study	2015	-5.035309976771802	10.374694052635752	3375782
3376107	EDA	hierarchical test generation under architectural level functional constraints	1996	-4.8869676717667305	10.518134397933748	3376134
3376729	EDA	high-level atpg: a real topic or an academic amusement?	1999	-3.5738126715009213	10.812411714362778	3376756
3376766	EDA	subthreshold to above threshold level shifter design	2006	-4.483359412026384	11.07597958174062	3376793
3377547	EDA	instruction-based development: from evolution to generic structures of digital circuits	2008	-4.7436389563564285	9.58967864560909	3377574
3377574	EDA	encodings and genetic operators for efficient evolutionary design of digital circuits	2017	-4.852414706401903	9.574894471986802	3377601
3377624	EDA	programmed algorithms to compute tests to detect and distinguish between failures in logic circuits	1967	-5.177660650385098	10.231866248934761	3377651
3378284	EDA	socrates: a highly efficient automatic test pattern generation system	1988	-4.983733322551951	10.611292807473145	3378311
3378468	Metrics	a general-purpose memory reliability simulator	1984	-3.428457659703488	9.952851594436881	3378495
3378885	Theory	evolution of quantum algorithms for computer of reversible operators	2002	-4.302385484347812	9.600340385521745	3378912
3379355	DB	an optimal matched and parallel mixed-radix converter	1994	-3.705157829091832	9.68739313007158	3379382
3379386	EDA	a unified environment for design entry and 3d animation of analog circuits schematics	2007	-4.286508176908198	10.664235733397568	3379413
3379454	EDA	fault diagnosis of physical defects using unknown behavior model	2005	-4.939028502630624	11.199279082292387	3379481
3379903	EDA	asyl: a control driven rtl synthesis system using library blocks	1992	-3.4958917828429437	10.361522789334108	3379930
3380533	EDA	efficient manipulation of decision diagrams	2001	-5.2256830349167664	9.579098871068133	3380560
3380588	EDA	reconfigurable dynamic logic circuit generating t-term boolean functions based on double-gate cntfets	2014	-5.099589437385075	11.117629608572221	3380615
3380642	EDA	igraine-an implication graph-based engine for fast implication, justification, and propagation	2000	-4.855344747612022	9.876358271427335	3380669
3380773	EDA	evolutionary fault recovery in a virtex fpga using a representation that incorporates routing	2003	-4.384816529010911	10.079960717495137	3380800
3381231	EDA	tools to aid in wiring rule generation for high speed interconnects	1992	-4.509359635272219	10.654697195923255	3381258
3381731	EDA	mastering cmos variability is the key to success	2015	-3.8882229953450227	10.478483525121137	3381758
3381802	EDA	"""""""a partitioning technique for lsi chips including a bunching algorithm"""""""	1974	-3.887171934438909	9.980886157835355	3381829
3382038	EDA	the hardware implementation of a novel genetic algorithm	2007	-4.519170567152155	9.450310507677756	3382065
3382326	EDA	boundary conditions for iteratively realized sequential circuits	1973	-5.21960212316796	10.195676926948554	3382353
3382452	EDA	evolutionary state assignment for synchronous finite state machines	2004	-3.4130116355884312	10.53994733351443	3382479
3383924	Arch	a pso fpga based architecture to optimize constrained functions	2016	-3.762734473412694	9.475063365788749	3383951
3384000	EDA	fast rtl fault simulation using decision diagrams and bitwise set operations	2011	-5.018786177281964	10.255432469720802	3384027
3384504	ECom	electrical assemblies with a minimum number of interconnections	1962	-3.606137176387129	9.850996496101407	3384531
3384875	EDA	sat and atpg: boolean engines for formal hardware verification	2002	-4.361487235754156	9.704960846947033	3384902
3385658	EDA	efficient transparency extraction and utilization in hierarchical test	2001	-4.368743047783277	10.267331573741243	3385685
3386457	Arch	a built-in self-testing bit slice microprocessor	1994	-3.852461328578127	10.89035950086369	3386484
3386654	EDA	a general, constructive approach to fault-tolerant design using redundancy	1989	-4.936593147661321	10.454447699355725	3386681
3387244	Embedded	interference faults testing for time switches	1990	-4.8842489613517515	10.770216274766808	3387271
3387447	EDA	prolog in cmos circuit design	1985	-4.110603846908775	10.678475980499714	3387474
3387464	AI	biobrick chain recommendations for genetic circuit design	2017	-5.253359293543872	9.790897291893508	3387491
3388393	Logic	quantum modeling and repairing digital systems	2013	-5.166915707489685	10.675049306773328	3388420
3390380	Metrics	monte carlo simulation and random number generation	1988	-3.691963655935637	9.426479678624467	3390407
3391053	EDA	error diagnosis in equivalence checking of high performance microprocessors	2007	-4.0143471564583395	11.249627275305528	3391080
3391330	EDA	a software/reconfigurable hardware sat solver	2004	-3.396732206552374	10.140293127915108	3391357
3391866	EDA	memory elements and partition pairs in the synthesis of sequential circuits	1967	-4.3185563473819215	10.057503263592569	3391893
3392751	EDA	logic synthesis for asynchronous circuits based on stg unfoldings and incremental sat	2006	-5.185708093510577	9.921057987769064	3392778
3393939	Robotics	an efficient, forward fault simulation algorithm based on the parallel pattern single fault propagation	1991	-5.2393108829369055	10.744976822142284	3393966
3393982	EDA	application-dependent testing of fpgas for bridging faults	2003	-5.232156735922987	10.70233113803978	3394009
3394044	Visualization	pruning-based trace signal selection algorithm for data acquisition in post-silicon validation	2012	-5.098179779983568	10.383573357454075	3394071
3394334	EDA	application specific behavioral synthesis design space exploration: artificial neural networks. a case study	2017	-4.560961834227509	10.815105782719808	3394361
3394360	Robotics	hardware–software partitioning of real-time operating systems using hopfield neural networks	2006	-3.8267800389086015	9.658160059250797	3394387
3394789	EDA	test compression and logic bist at your fingertips	2005	-4.4265034005432575	11.25713181293592	3394816
3394905	EDA	on behavior fault modeling for combinational digital designs	1988	-3.9653105023941024	11.115813224582237	3394932
3395290	EDA	evolutionary design of digital circuits: where are current limits?	2006	-4.373969995669301	10.02663605560348	3395317
3395659	HPC	parallel pseudorandom number generator for large-scale monte carlo simulations	2007	-3.467160534644024	9.485053696456687	3395686
3395727	EDA	bist-based fault diagnosis in the presence of embedded memories	2001	-5.024307253520684	11.08081613133818	3395754
3395730	EDA	efficient state representation for symbolic simulation	2002	-4.776111832826321	10.033014639970686	3395757
3396047	Logic	m/sup 3/-a multilevel mixed-mode mixed d/a simulator	1988	-4.573170020964278	10.884839845697005	3396074
3396608	EDA	test generation techniques for sequential circuits	1991	-5.273554430033377	10.462340951597175	3396635
3397242	EDA	building a brain may mean going analog	2017	-4.271659529754364	10.722036834866984	3397269
3397337	EDA	on synthesizing circuits with implicit testability constraints	1994	-4.947164252895957	11.157488906820744	3397364
3397882	EDA	ccstg: an efficient test pattern generator for sequential circuits	1993	-4.896401834918335	10.718215624419967	3397909
3398416	EDA	about signal flow graph techniques for sequential circuits	1964	-4.240315502871662	10.036863630198317	3398443
3399042	Embedded	stochastic power minimization of real-time tasks with probabilistic computations under discrete clock frequencies	2012	-3.7894211180751336	10.276725667699713	3399069
3399083	EDA	evolving fault tolerant digital circuitry: comparing population-based and correlation-based methods	2009	-4.845594969195829	9.907253675776504	3399110
3399851	EDA	modeling, simulating, and implementing clockless finite state machines	2003	-3.7615004915425865	10.373480908412967	3399878
3399881	EDA	pareto optimization of analog circuits considering variability	2007	-5.05259185746719	9.929791101680278	3399908
3400613	EDA	test program generation for mixed-signal integrated circuits based on automata network	2015	-4.627970754742528	10.718509847335778	3400640
3401168	EDA	model-free testing of analog circuits	2016	-4.966066495725303	11.228908245830082	3401195
3402986	EDA	forecasting the efficiency of test generation algorithms for combinational circuits	2000	-4.93223498979357	10.557886992662633	3403013
3403485	Crypto	wireless receiver designs: from information theory to vlsi implementation	2009	-3.5456763213067113	9.632397735605267	3403512
3405672	Robotics	n-diagnosability for active on-line diagnosis in discrete event systems	2017	-4.7048067941962755	9.964195643362006	3405699
3406228	Embedded	generalized discrete event specifications of logic gates	2014	-4.213450284726372	10.587018459864547	3406255
3406484	EDA	iccad-2016 cad contest in pattern classification for integrated circuit design space analysis and benchmark suite	2016	-3.968741883546669	10.525163234040404	3406511
3406897	EDA	an ac/dc test generation system for gate array lsis	1985	-4.373052773202383	11.142133499026253	3406924
3408155	DB	erratum to: speeding up logic locking via fault emulation and dynamic multiple fault injection	2016	-3.7543607383418593	10.294952156595912	3408182
3408394	EDA	an approach to synthesis delay semantics in vhdl	2009	-4.744962968892882	10.2674213253001	3408421
3408732	EDA	predicate gates, components and a processor for spatial logic	2010	-4.471325015341468	10.585721941825877	3408759
3409115	EDA	an efficient algorithm for signal flow determination in digital cmos vlsi	1996	-5.038511674535638	10.541869267236473	3409142
3409867	EDA	a symbolic approach for mixed-signal model checking	2008	-3.7802419565367646	10.59940524240944	3409894
3411307	EDA	structurally synthesized multiple input bdds for speeding up logic-level simulation of digital circuits	2010	-5.181987649458219	10.243072275929217	3411334
3411379	EDA	the improvement of march c+ algorithm for embedded memory test	2015	-4.979334225743885	11.219406959828131	3411406
3411688	EDA	algorithms for an advanced fault simulation system in motis	1987	-3.810164131159984	11.036931581336695	3411715
3412051	EDA	parallel delay fault coverage and test quality evaluation	1995	-4.742990958697326	11.078284069486433	3412078
3414510	Robotics	evaluation of diagnosability of failure knowledge in manufacturing systems	1990	-5.220375185392026	9.829802368824598	3414537
3415132	EDA	standard test interface language (stil) a new language for patterns and waveforms	1996	-3.8481966263657785	11.211425195188966	3415159
3415550	SE	undetectability of bridging faults and validity of stuck-at fault test sets	1980	-5.021696896853903	11.188754053954845	3415577
3416466	EDA	computer-aided coarse grid layout technique for photomasks	1976	-4.030492255750072	11.130684587459843	3416493
3416870	EDA	a network comparison algorithm for layout verification of integrated circuits	1984	-4.9079486894571165	10.730477541005826	3416897
3417350	Arch	bitstream efficiency of field programmable one-hot arrays	2010	-5.102160567665242	10.494550397860507	3417377
3417628	EDA	space- and time-efficient bdd construction via working set control	1998	-4.5637896340064215	9.951082825533986	3417655
3417762	EDA	soft fault diagnosis in analog circuits based on bispectral models	2017	-5.262427787589057	10.5507577875869	3417789
3418902	EDA	testability driven synthesis of interacting finite state machines	1990	-5.284113342322451	10.316476168305003	3418929
3418915	Theory	the failure probability of components in three-state networks with applications to age replacement policy	2017	-4.002085015885135	10.285842661775686	3418942
3419368	EDA	bus minimization and scheduling of multi-chip systems	1995	-4.225789416800459	9.468177063032547	3419395
3421001	EDA	on fault deletion problem in concurrent fault simulation for synchronous sequential circuits	1992	-5.1697537611749205	10.660127895234243	3421028
3421452	EDA	design for test of asynchronous null convention logic (ncl) circuits	2008	-5.1379427236377175	11.056949238634779	3421479
3421747	EDA	dynamic test set selection using implication-based on-chip diagnosis	2011	-4.731519061195512	10.883971089966817	3421774
3421876	EDA	a functional partitioning expert system for test sequences generation	1985	-3.506926656745339	10.82399717493033	3421903
3422242	EDA	production genetic algorithms for automated hardware design through an evolutionary process	1994	-4.017943727822543	9.973611478527438	3422269
3422678	EDA	channel routing with crosstalk consideration	2003	-3.38002211898614	9.633179325831824	3422705
3423292	EDA	an approach for implementing state machines with online testability	2010	-4.768324097375964	11.128236841008043	3423319
3424498	EDA	a model for hardware description and verification	1984	-3.8315557973864713	10.735020735763364	3424525
3424539	EDA	non-uniform clock mesh synthesis with clock gating and register clustering	2016	-4.2193049623930685	11.147824233031075	3424566
3426211	EDA	formal verification of clock domain crossing using gate-level models of metastable flip-flops	2016	-4.157235963899726	10.828964487015831	3426238
3427288	Arch	an annealing-based circuit partitioner for hypercube architecture: design and performance evaluation	1990	-3.4153802078976314	9.66304496546602	3427315
3428563	HCI	biological development model for the design of robust digital system	2007	-3.6899229544172143	9.9201834870638	3428590
3429070	EDA	abstraction and refinement techniques in automated design debugging	2006	-4.323588123711273	10.885763358858497	3429097
3429281	EDA	a timing verification system based on extracted mos/vlsi circuit parameters	1981	-4.972089462942566	10.736080688046377	3429308
3429624	EDA	logic mapping in crossbar-based nanoarchitectures	2009	-3.896309599895085	10.296818268705339	3429651
3430078	Arch	a modified tram architecture	1996	-4.8667621240832375	11.125233451009548	3430105
3431583	Embedded	subnanosecond timing measurements on mos devices using modern vlsi test systems	1983	-4.166233601826727	10.832454751584372	3431610
3431844	EDA	a specimen-current branching approach for fa of long electromigration test lines	2002	-4.033893663262812	10.075925707394877	3431871
3432371	EDA	cross-layer optimization for high speed adders: a pareto driven machine learning approach	2018	-4.447501998156197	10.771288406554241	3432398
3433621	EDA	behavioral synthesis of analog systems using two-layered design space exploration	1999	-4.793865272205436	10.762125673278902	3433648
3433732	EDA	design for testability	1988	-4.487354784870607	11.255218229545909	3433759
3435387	EDA	achieving serendipitous n-detect mark-offs in multi-capture-clock scan patterns	2007	-4.931909622471982	10.819139941663815	3435414
3436054	EDA	hybrid algorithms for hardware/software partitioning and scheduling on reconfigurable devices	2013	-3.549466852623968	9.371554554867373	3436081
3436361	Theory	a 20k-spin ising chip to solve combinatorial optimization problems with cmos annealing	2016	-4.9836449455084715	9.482622591423393	3436388
3436613	EDA	a hierarchical test generation approach for large controllers	2000	-4.9923030033498375	10.857206494339898	3436640
3437188	Embedded	performance analysis of a generalized concurrent error detection procedure	1990	-4.583588924031497	10.39244915310802	3437215
3437885	EDA	combining multiple evolved analog circuits for robust evolvable hardware	2009	-4.462942913291826	9.978279373228784	3437912
3439649	EDA	compiler level simulation of edge sensitive flip-flops	1967	-3.5978089114014984	11.025525936468714	3439676
3439923	EDA	analog layout synthesis - recent advances in topological approaches	2009	-4.802274582841344	10.722836295442562	3439950
3440372	EDA	optimization of address generator hardware	1994	-3.7609255056736983	10.587114940305511	3440399
3440529	EDA	generic implementation of dd packages in mvl	1999	-3.6532802260921375	10.77694597626872	3440556
3441465	ML	continuous learning: a design methodology for fault-tolerant neural networks	1990	-4.367811474280643	10.132827294557806	3441492
3441509	EDA	robust design of dram core circuits: yield estimation and analysis by a statistical design approach	2010	-4.343729337917261	11.171060837756311	3441536
3443429	Robotics	modeling and simulating semiconductor devices using vhdl-ams	2000	-3.436661585423205	10.676866249168594	3443456
3443846	PL	a methodology for automatic generation of data conversion topologies from algorithms	1994	-3.8305448106672886	10.958434777924696	3443873
3444181	SE	on covering structural defects in nocs by functional tests	2014	-5.261890966794657	10.880606090306687	3444208
3444578	EDA	exploitation of periodicity in logic simulation of synchronous circuits	1990	-4.355569245532384	10.933184643405113	3444605
3445565	SE	diagnostic test generation based on subsets of faults	2007	-5.252950935683028	10.342238363867331	3445592
3446198	AI	using interval constraint propagation for pseudo-boolean constraint solving	2014	-4.925544960592064	9.66264560666873	3446225
3446572	EDA	automated constraint-driven topology synthesis for analog circuits	2011	-4.923290840385941	10.371178813406527	3446599
3446650	Robotics	automatic test, configuration, and repair of cellular arrays	1975	-3.9745674382078775	10.20933548599251	3446677
3446776	EDA	on testing of interconnect open defects in combinational logic circuits with stems of large fanout	2002	-5.214612940742307	11.03114734378202	3446803
3447301	EDA	thermal investigations of integrated circuits in systems at therminic'07	2009	-3.7626776742851504	10.222694540357397	3447328
3448321	EDA	internet-based collaborative test generation with moscito	2002	-3.8130090678049715	11.28222163037722	3448348
3448594	DB	intrinsic evolution of frequency splitter with a new analog ehw platform	2007	-3.9355062159279353	11.067574341534476	3448621
3448825	EDA	automated design of totally self-checking sequential circuits	2009	-5.155548445223372	10.910236111544696	3448852
3448942	EDA	from the eic: the next eda challenge - design for manufacturability	2004	-3.654004343333783	10.488240207263367	3448969
3448954	Logic	symbolic optimization of interacting controllers based onredundancy identification and removal	2000	-5.181663678252168	9.898829139136302	3448981
3449834	EDA	a hierarchical approach to test vector generation	1987	-4.8388521537696185	10.615611077512053	3449861
3450918	EDA	a ranking algorithm for mos circuit layouts	1987	-5.102557286086586	11.103437415236806	3450945
3451853	EDA	illustration of the sfg-tracing multi-level behavioral verification methodology, by the correctness proof of a high to low level synthesis application in cathedral-ii	1991	-3.4403917793484413	10.995997136563766	3451880
3452594	EDA	the performance of the concurrent fault simulation algorithms in mozart	1988	-3.94745231080513	10.952184562216672	3452621
3452618	SE	a framework for efficient implementation of analog/rf alternate test with model redundancy	2015	-4.963136981072082	11.2831585318916	3452645
3453287	EDA	the siemens-avesta-system for computer-aided design of mos-standard cell circuits	1977	-4.531106977901207	10.737278335317098	3453314
3455166	EDA	an expert system approach to analog circuit synthesis	1997	-3.900580737227362	10.570423433899297	3455193
3455228	EDA	exhaustive testing of fused multiply-add rtl	2013	-3.5407620177781687	11.197836421808805	3455255
3455399	EDA	efficient techniques for directed test generation using incremental satisfiability	2009	-4.894107969337452	9.865447613994153	3455426
3455919	AI	bounded model checking and inductive verification of hybrid discrete-continuous systems	2004	-4.4195205264248685	9.666056092058096	3455946
3457404	EDA	evolutionary design of hashing function circuits using an fpga	1998	-4.447504313651357	10.097758121655145	3457431
3457668	HCI	improved arrangement of a decimal multiplier	1960	-3.973078071433131	9.412870183322903	3457695
3457961	EDA	recognition of transistor level complex sequential and dynamic circuits using state based bdd's	2002	-4.141817743413856	10.309913750014985	3457988
3459092	EDA	a static verification approach for architectural integration of mixed-signal integrated circuits	2010	-3.5294094867054424	11.022742786906484	3459119
3459402	EDA	testing analog and mixed-signal circuits with built-in hardware—a new approach	2005	-4.549886277725487	11.164785096607117	3459429
3459660	Arch	debugging and optimizing high performance superscalar out-of-order processors using formal verification techniques	2011	-3.4454662325361465	10.69747881105838	3459687
3460259	Logic	scalable symbolic simulation-based automatic correction of modern processors	2018	-4.289720159922848	10.199152770811217	3460286
3460304	Visualization	a practical approach to fault detection in combinational networks	1978	-5.079977415822365	10.356212104950949	3460331
3461394	EDA	a novel modeling methodology for memristive systems using homotopy perturbation methods	2017	-4.126847040992345	10.396258214535543	3461421
3461555	EDA	creator: new advanced concepts in concurrent simulation	1994	-4.300778742951175	10.522400501060384	3461582
3461559	EDA	timing analysis for hierarchical vlsi designs and high-level synthesis	1997	-3.65877182258276	11.044643967219963	3461586
3461581	EDA	efficient adder circuits based on a conservative reversible logic gate	2002	-5.147530544285748	9.579516073054537	3461608
3462799	SE	heuristic approach of automated test data generation for program having array of different dimensions and loops with variable number of iteration	2010	-3.4536091347336133	9.898778138974002	3462826
3462825	EDA	verification of magnitude and phase responses in fixed-point digital filters	2017	-4.954420026831243	9.56370928525096	3462852
3462893	EDA	optimized synthesis of dedicated controllers with concurrent checking capabilities	1989	-4.844843097183358	11.219231355034397	3462920
3462944	Robotics	an on-lined laser probing system for diagnosing scaled vlsi	1985	-3.6807717321982034	10.10717678896034	3462971
3463256	EDA	the dynamic rollback problem in concurrent event-driven fault simulation	1997	-4.9094489221170905	10.937714451686404	3463283
3465186	EDA	analyzing volume diagnosis results with statistical learning for yield improvement	2007	-5.19935752227097	11.233671575103903	3465213
3465217	EDA	towards automating simulation-based design verification using ilp	2006	-4.569435939470122	11.188360945996546	3465244
3466490	EDA	extraction of finite state machines from transistor netlists by symbolic simulation	1995	-4.7954524249018045	10.765210908515996	3466517
3466926	Logic	an experimental analysis of spot defects in srams: realistic fault models and tests	2000	-5.009492647913636	11.27637732201557	3466953
3467691	Mobile	low-power reliable sram cell for write/read operation	2014	-4.101292586523126	11.250703574302264	3467718
3468168	ML	converting device test vectors to an in-circuit board test environment	1985	-4.10752008711763	11.11332624793345	3468195
3468455	Crypto	variable length chromosome ga for evolvable hardware	1996	-4.233915897011055	9.511568166917517	3468482
3468918	Visualization	b73-11 digital circuits and devices	1973	-3.776576470112132	11.193953474228657	3468945
3469214	EDA	multiple path sensitization for hierarchical circuit testing	1990	-5.00233459393718	10.525427024596294	3469241
3469454	AI	developing domain-knowledge evolutionary algorithms for network-on-chip application mapping	2013	-4.576237319898373	9.623340196081436	3469481
3469699	Robotics	volume manufacturing - ics and boards: dft to the rescue?	1996	-3.8678310528779196	10.599363134619033	3469726
3470007	EDA	gpu-based timing-aware test generation for small delay defects	2014	-5.1702314258039	11.021576979160182	3470034
3471509	EDA	solution space reduction of simulated evolution algorithm for solving standard cell placement problem	2009	-4.324841405780199	9.82371133744309	3471536
3471739	EDA	power grid analysis benchmarks	2008	-4.0787342983264825	10.825993978647418	3471766
3473602	EDA	can't see the forest for the trees: state restoration's limitations in post-silicon trace signal selection	2015	-4.876141976755789	11.104778673881723	3473629
3474442	SE	cdalgo - a test pattern generation program	1976	-4.836869491683074	10.840530786704813	3474469
3474839	HPC	the common-source digital upsets analysis by mdhmm for control system performance	2017	-5.141360763035796	10.888213492404358	3474866
3475780	EDA	a practical online design rule checking system	1990	-5.026724964097134	10.493898474973793	3475807
3475943	EDA	design of robust-path-delay-fault-testable combinational circuits by boolean space expansion	1992	-4.92359510826883	11.034015969614101	3475970
3476060	Theory	spatial search using flip-flop quantum walk	2018	-3.9646890305490174	9.920706720260071	3476087
3477215	SE	the effect of different test sets on quality level prediction: when is 80% better than 90%?	1991	-4.914921619333011	10.786077349677043	3477242
3478414	EDA	techniques for sat-based constrained test pattern generation	2011	-5.162172316594927	10.036703681441768	3478441
3479832	EDA	test chip design for optimal cell-aware diagnosability	2016	-5.035125459062742	11.185941386810631	3479859
3480186	EDA	survivability of embryonic memories: analysis and design principles	2005	-3.9392761133151417	10.768858237140558	3480213
3480378	SE	making predictive analog/rf alternate test strategy independent of training set size	2012	-4.978987408029279	10.906671871481755	3480405
3480571	AI	synthesis of current mirrors based on evolutionary graph generation with transmigration capability	2007	-5.015217541010492	9.79334339639872	3480598
3482112	Robotics	launch-on-shift-capture transition tests	2008	-4.790866096851559	11.02229017714865	3482139
3482551	EDA	high-speed functional testing of microprocessor-based circuit boards	1981	-3.6899662188876117	11.110951410955188	3482578
3483764	EDA	symbolic layout for bipolar and mos vlsi	1987	-4.318772957106015	11.022085845204575	3483791
3483855	EDA	advanced automatic test pattern generation techniques for path delay faults	1989	-5.195389869450233	10.687308614461816	3483882
3483863	Logic	an implementation of computer aided test generation techniques	1976	-3.831547261992729	10.865423368179435	3483890
3484813	EDA	automated technology mapping	1984	-3.5654385523203302	10.777834878892016	3484840
3485797	EDA	t1b: special session: data analytics driven design for yield, manufacturability and reliability: where machine learning meets design automation	2017	-3.628395456823781	11.144514346756942	3485824
3485854	EDA	towards comparing the robustness of synchronous and asynchronous circuits by fault injection	2009	-4.630687682454681	11.173362446777789	3485881
3486717	Logic	efficient verification of hazard-freedom in gate-level timed asynchronous circuits	2003	-5.071521578493348	10.541920429181658	3486744
3488499	EDA	a fast modular simulator for combinational logic circuits generated by genetic algorithm	2013	-4.349887959899115	9.764371584423275	3488526
3488971	EDA	functional testing and constrained synthesis of sequential architectures	1993	-5.248617882722666	10.452488026458248	3488998
3490809	AI	case base management for analog circuits diagnosis improvement	2003	-4.86834728534873	10.343486332710977	3490836
3491041	EDA	new approach to block-level 3d ic layout design	2014	-4.483714977712104	10.536902459791834	3491068
3491722	EDA	iterative improvement based multi-way netlist partitioning for fpgas	1999	-5.269790821682204	9.596202538236657	3491749
3492461	EDA	on path-delay testing in a standard scan environment	1994	-5.086233286698667	10.702109992901507	3492488
3492799	EDA	fault-diagnosis-based technique for establishing rtl and gate-levelcorrespondences	2001	-4.499129381205536	10.632860490283669	3492826
3493039	EDA	a reconfigurable chip for evolvable hardware	2004	-3.932413533428092	10.335604466567126	3493066
3494709	EDA	optimization in an integrated physical design flow (tutorial abstract).	2002	-3.5662404593463104	10.200368720472447	3494736
3494816	EDA	cad system for asm and fsm synthesis	1998	-5.0370031642556485	10.626715100094133	3494843
3494912	EDA	efficient statistical timing analysis for circuits with post-silicon tunable buffers	2014	-4.186665173278832	10.86273031949322	3494939
3495178	EDA	extension and performance/accuracy formulation for optimal gear-based approximate adder designs	2018	-3.5862383728853433	9.74520033325999	3495205
3496571	EDA	a novel framework for logic verification in a synthesis environment	1996	-5.197644498559786	9.933404919697603	3496598
3496626	EDA	reasoning about the function and timing of integrated circuits with interval temporal logic	1989	-3.4970114082220083	10.799819089332573	3496653
3498371	Graphics	image: an interactive computer system for multi-constrained spatial synthesis	1971	-3.7148115447590393	9.81227217212748	3498398
3498726	Embedded	inexact end-to-end response time analysis as fitness function in search-based task allocation heuristics for hard real-time network-on-chips	2014	-3.5869329489819832	9.475665580787421	3498753
3498781	EDA	evolvable hardware: from on-chip circuit synthesis to evolvable space systems	2000	-4.001407845733212	10.757315253265206	3498808
3499455	EDA	low-power wiring method for band-limited signals in cmos logic circuits by segmentation coding with pseudo-majority voting	2015	-4.234926989196225	10.720833343322877	3499482
3500480	EDA	single-objective path planning for autonomous robots using reconfigurable analog vlsi	2017	-4.111334154381667	10.113969814664515	3500507
3501245	EDA	multi-valued function chains in evolutionary algorithm	2005	-5.254209411494118	9.619399725672228	3501272
3501610	EDA	computer-aided prediction of delays in lsi logic systems	1973	-5.002606220030257	10.879693337752302	3501637
3502417	Visualization	s-r-t flip-flop	1969	-4.557100313046441	10.810398459452186	3502444
3503202	EDA	feature indented assertions for analog and mixed-signal validation	2016	-4.197175808346817	10.486121199646911	3503229
3503835	EDA	automatic test pattern generation for improving the fault coverage of microprocessors	1999	-4.591476029010102	11.265675817920373	3503862
3505267	Visualization	a dynamically reconfigurable pixel processor system based on power/energy-performance-accuracy optimization	2013	-4.017963280247169	9.566677343438972	3505294
3505312	EDA	toward complete analog fault coverage with minimal observation points using a fault propagation graph	2016	-5.248060963399204	11.14832954965592	3505339
3506199	Embedded	test and reliability concerns for 3d-ics	2010	-3.7747843657371054	10.295922920306102	3506226
3506686	ECom	delay-insensitivity and ternary simulation	2000	-5.09620971624403	10.094926343501518	3506713
3506708	EDA	a hierarchical placement procedure with a simple blocking scheme	1979	-4.027978149018754	9.826576812912533	3506735
3507227	EDA	branching programs - an efficient data structure for computer-aided circuit design	1992	-3.710512030731445	10.105097043498366	3507254
3507285	Robotics	a new core and delta detection for fingerprints using the extended relation graph	2005	-4.181479483400461	10.200648342176146	3507312
3507288	Robotics	a scalable pipelined architecture for biomimetic vision sensors	2015	-3.7422105691614975	9.945745464630546	3507315
3508109	EDA	evaluation of an artificial neural network approach for timing modeling of cmos gates	2018	-5.219628535489589	9.731272122879476	3508136
3509353	HPC	scheme for comparing results of diverse software versions	2007	-5.035630624187257	11.097172702242453	3509380
3509963	EDA	simulation methodology and flow integration for 3d ic stress management	2010	-3.9323421789518425	11.01173408941056	3509990
3510990	EDA	multi-level test generation and fault diagnosis for finite state machines	1996	-5.2887015906056885	10.492876226372058	3511017
3511099	SE	how much testing is enough? applying stopping rules to behavioral model testing	1999	-4.489046307235436	10.802377662394091	3511126
3511827	EDA	analysis and testing of bridging faults in cmos synchronous sequential circuits	2004	-4.5593408529186705	10.585172761770798	3511854
3511913	EDA	f-scan test generation model for delay fault testing at rtl using standard full scan atpg	2011	-4.786944953695139	11.140371907344207	3511940
3512051	EDA	automatic functional test program generation for microprocessors	1988	-4.465638216618472	10.951982382261756	3512078
3512684	EDA	high capacity and high performance 20nm fpgas	2014	-3.671232434815044	11.250024895460466	3512711
3513414	Embedded	diagnosis with transition faults on embedded segments	2017	-5.1078395775880585	10.631839656426184	3513441
3513686	EDA	event-driven (rn) modeling for ams circuits	2013	-3.824636832496656	11.196886832462113	3513713
3514090	EDA	simulated annealing for target-oriented partial scan	1994	-5.190727663124361	11.284088872851186	3514117
3514425	SE	survey and evaluation of automated model generation techniques for high level modeling and high level fault modeling	2013	-3.898272765085208	10.558773345216496	3514452
3514449	HCI	a note on high-speed digital multiplication	1956	-3.6435797796464353	9.710507251476542	3514476
3514709	EDA	interactive hybrid evolutionary computation for mems design synthesis	2012	-5.1201725640166025	9.529021452962693	3514736
3515183	EDA	drafts: discretized analog circuit fault simulator	1993	-5.111687587064859	10.824464583203866	3515210
3515201	EDA	an evolution-driven analog circuit topology synthesis	2016	-5.074045337416443	9.71941549277381	3515228
3516995	AI	an evolutionary algorithm for identifying faults in t-diagnosable systems	2000	-5.135763289411288	9.755776346085737	3517022
3517486	AI	improve the quality of per-test fault diagnosis using output information	2007	-5.206874456177878	10.620745128978744	3517513
3517929	Robotics	redundancy of check-point unit as a method to increase the resistance to fault influence in ecc	2005	-3.5742239000646077	10.100344378978553	3517956
3518176	Robotics	multivariate process modeling: the 'preprocessing' challenge	2001	-4.487561771059939	11.172756923402432	3518203
3519422	EDA	on the computation of the ranges of detected delay fault sizes	1989	-5.289322759483469	10.901128716203687	3519449
3520345	AI	design and optimization of digital circuits by artificial evolution using hybrid multi chromosome cartesian genetic programming	2016	-4.981624081250723	9.656678588582842	3520372
3520493	EDA	estimates for best placement of voters in a triplicated logic network	1966	-4.549397298458224	10.616654070473453	3520520
3520747	EDA	automated coverage directed test generation using a cell-based genetic algorithm	2006	-4.913254532623982	10.922089589358352	3520774
3520860	EDA	hitec: a test generation package for sequential circuits	1991	-5.241324533819603	10.445265013520293	3520887
3521100	HPC	influence of built-in self test on the performance of fault tolerant vlsi multiprocessors	1987	-3.6483292387561534	10.758123237793226	3521127
3522155	Arch	"""amd """"kabini"""" apu soc"""	2013	-3.69462404307644	10.822599829168539	3522182
3523656	EDA	parameterised fpga reconfigurations for efficient test set generation	2014	-4.623079405195673	11.203481571708453	3523683
3523815	EDA	a module diagnosis and design-for-debug methodology based on hierarchical test paths	1999	-4.4583661424406245	10.952230973930767	3523842
3524213	EDA	a low energy deep sub-micron bus coding technique	2004	-4.236767512669951	11.252596418497658	3524240
3527544	EDA	fast hierarchical test path construction for circuits with dft-free controller-datapath interface	2002	-5.231833443292512	10.342773622649927	3527571
3528055	EDA	hierarchical simulation of mos circuits using extracted functional models	1992	-4.6100602418855	10.643915936795935	3528082
3528845	EDA	static power analysis and estimation in ternary content addressable memory cells	2007	-3.999035427416494	10.946957874491847	3528872
3528861	Robotics	intrinsic evolution of predictable behavior evolvable hardware in dynamic environment	2006	-4.351071767834903	10.207267733872188	3528888
3529240	EDA	pattern matching and refinement hybrid approach to circuit comparison	1994	-4.994665292588719	10.242046883525703	3529267
3529251	EDA	delay-fault diagnosis using timing information	2004	-5.234653966346168	11.180935951359627	3529278
3529378	EDA	system and framework for qa of process design kits	2003	-4.068011996128286	10.84294608102136	3529405
3529754	EDA	mis: a multiple-level logic optimization system	1987	-5.284505171205856	10.764034667454858	3529781
3529961	EDA	improved methods for accurate safety analysis of real-life systems	2015	-3.3946311257138264	10.5614059797358	3529988
3530025	EDA	trw's extended sceptre software-dc program (tess-dc) a non-linear worst case program	1969	-4.287674985142181	10.657643331095922	3530052
3530345	SE	sat-based test generation for open faults using fault excitation caused by effect of adjacent lines	2013	-4.5605680171549485	10.3505895481341	3530372
3530409	EDA	a nanosecond monolithic ttl gate	1965	-3.7117098947564178	10.68509976602023	3530436
3531058	EDA	combinatorial optimization in mapping generalized template matching onto reconfigurable computers	2006	-3.4851978451262564	9.78810625051959	3531085
3532085	EDA	autocircuit: a clock edge general behavioral synthesis system with a direct path to physical datapath	1996	-4.254452609294574	10.944207086165278	3532112
3532117	EDA	testability enhancement for control-flow intensive behaviors	1998	-4.3758564258537564	10.719606476154926	3532144
3533374	EDA	schematic driven layout for the custom vlsi design environment	1991	-4.199167611360331	11.188576971153028	3533401
3533769	EDA	automated design debugging with abstraction and refinement	2009	-3.863925868441902	10.826074925720713	3533796
3534383	EDA	the control model for a knowledge-based approach to vlsi compaction design	1989	-3.5003808841210207	9.853720504558822	3534410
3534450	Theory	understanding inherent qualities of evolved circuits: evolutionary history as a predictor of fault tolerance	2000	-4.812436892083	9.451896632970369	3534477
3535080	EDA	computer aided testability evaluation and test generation	1983	-4.106471508112378	10.523163027448	3535107
3535856	EDA	darwin: cmos opamp synthesis by means of a genetic algorithm	1995	-5.2127538736803585	9.74279036369416	3535883
3536595	DB	a matched-pulse approach for soft-fault detection in complex wire networks	2012	-4.936067933988946	10.605696325043317	3536622
3536621	EDA	automated fault diagnostic eb tester and its application to a 40k-gate vlsi circuit.	1985	-4.590199112177271	10.556816748647547	3536648
3536806	EDA	verification and synthesis of clock-gated circuits	2017	-4.989927535911267	10.172882143695297	3536833
3536956	EDA	modeling of syllogisms in analog hardware	2012	-4.5596658829932215	10.276944346129833	3536983
3537393	EDA	qdd based method of automatic circuit design for xilinx virtex-5 fpga devices	2009	-3.772957493596031	10.950672284893317	3537420
3538129	Crypto	selecting a prpg: randomness, primitiveness, or sheer luck?	2001	-5.1397266581701535	10.666858368431061	3538156
3538134	EDA	simulating digital circuits with one bit per wire	1988	-4.688894223573548	10.490814533734136	3538161
3538158	EDA	a robust and scalable technique for the constraints solving problem in high-level verification	2003	-4.158771077371366	10.250799339207534	3538185
3539099	EDA	design rules checking for integrated circuits using graphical operators	1975	-3.5779684561705403	10.76265549606349	3539126
3541202	EDA	stg decomposition: internal communication for si implementability	2010	-4.876835738337629	9.969771225676759	3541229
3542014	EDA	simulation of ram-based asynchronous sequential circuits	1990	-4.178352706073123	11.283293917239487	3542041
3542823	EDA	a sat-based fitness function for evolutionary optimization of polymorphic circuits	2012	-5.1676574616800615	9.825749046697275	3542850
3543668	NLP	simulation semantics for min-max devs models	2004	-4.774467168263438	9.917024780229564	3543695
3543808	EDA	a static analysis of dynamic fault trees with priority-and gates	2013	-5.171289608810243	9.913514754288943	3543835
3543950	EDA	timing speculation in fpgas: probabilistic inference of data dependent failure rates	2011	-4.812707259029243	11.003173790886215	3543977
3544161	EDA	built-in self optimization for variation resilience of analog filters	2015	-4.687533918994307	10.147589203232444	3544188
3544702	EDA	efficient decision ordering techniques for sat-based test generation	2010	-4.819406618126637	9.887772759109867	3544729
3544717	SE	analysis of the die test optimization algorithm for negative binomial yield statistics	1992	-5.200199196311675	11.202365833075696	3544744
3545108	SE	multidimensional test escape rate modeling	2009	-4.378938375136598	10.49838098308699	3545135
3545919	EDA	principles, structures, and implementation of reconfigurable ternary optical processors	2011	-4.185447077710168	10.943344984621467	3545946
3548521	EDA	transformational development of circuit descriptions for binary adders	1991	-3.719381533060224	10.614397211473024	3548548
3549776	EDA	analog design retargeting by design knowledge reuse and circuit synthesis	2008	-4.488124856668449	10.770918463433233	3549803
3550920	EDA	high resolution temperature dependent timing model in digital standard cell designs	2013	-3.935495531770368	10.51735922999616	3550947
3551264	Robotics	an algorithm based on structural analysis for model-based fault diagnosis	2008	-5.1111887606161766	9.78045243038044	3551291
3551638	Embedded	reconfiguration for repair in a class of universal logic modules	1974	-5.121063818953005	10.75597505029164	3551665
3552040	EDA	a novel design for 4-bit code converters in quantum dot cellular automata	2017	-4.4479719874719885	10.911754021926727	3552067
3552507	EDA	identification of redundant faults in combinational circuits	2000	-4.447152208734799	10.157678101365414	3552534
3552548	EDA	low-power voltage comparator circuit for cmos quaternary logic	2004	-4.542347845996763	11.263636757761882	3552575
3552588	EDA	abcd-nl: approximating continuous non-linear dynamical systems using purely boolean models for analog/mixed-signal verification	2014	-4.625830860325442	10.468633645545104	3552615
3553468	EDA	a novel sat-based atpg approach for transition delay faults	2017	-5.093774004949589	10.364199175198882	3553495
3554869	EDA	diagnostic fault simulation of sequential circuits	1992	-5.282274535472522	10.530127369541262	3554896
3554904	Robotics	a tester architecture suitable for mems calibration and testing	2010	-4.125752363622014	11.087481622996393	3554931
3555470	EDA	on the nature and inadequacies of transport timing delay constructs in vhdl descriptions	1997	-4.656363617930902	10.822415966787405	3555497
3555847	Graphics	past and future of digital computer circuitry	1962	-3.615938594398076	9.928115250888505	3555874
3556399	EDA	using verilog simulation libraries for atpg	1999	-3.4809295408219785	10.9832787637774	3556426
3557425	EDA	iip framework: a tool for reuse-centric analog circuit design	2016	-4.431929378988995	11.138005115647758	3557452
3558956	Robotics	basic binary decision diagram operations for image processing	1997	-3.7053706921975453	9.509751713676179	3558983
3559508	EDA	a framework for hardware cellular genetic algorithms: an application to spectrum allocation in cognitive radio	2013	-3.783907157277481	9.39990799560014	3559535
3559597	Visualization	a tmr mitigation method based on readback signal in bit-patterned media recording	2015	-3.6893387215207434	10.239485048664172	3559624
3560153	EDA	self-checking logic design for lut-based fpgas	1999	-4.521935597549709	11.124016800924947	3560180
3560629	Logic	a cost-efficient input vector monitoring concurrent on-line bist scheme based on multilevel decoding logic	2013	-4.480462135431852	11.116075083202903	3560656
3560711	EDA	database management in a microcomputer-controlled ic tester	1984	-4.041742567999751	11.16355785614117	3560738
3560973	EDA	using guiding heuristics to improve the dynamic checking of temporal properties in data dominated high-level designs	2013	-4.672284895046569	9.941443838378355	3561000
3562288	Visualization	on searching maximal-period dynamic lfsrs with at most four switches	2019	-3.95206239917947	9.696365855368652	3562315
3562330	EDA	invited tutorial: boolean satisfiability algorithms and applications in electronic design automation	2000	-4.308947141891862	9.512881277371124	3562357
3562459	EDA	improving student confidence with analog circuits	2007	-4.2226937305944565	10.756736712722391	3562486
3563082	EDA	behavioral fault simulation in vhdl	1990	-4.399101791968918	10.89573959334679	3563109
3563324	EDA	embedded diagnostic logic test exploiting regularity	2008	-4.595296021537217	11.2780190372645	3563351
3563407	EDA	low power spatial computing using null convention logic	2015	-4.437385526379804	11.028012837216401	3563434
3564123	EDA	high level synthesis using learning automata genetic algorithm	2012	-3.6270137658865633	9.387338586091557	3564150
3564680	AI	genetic programming	2001	-5.192233747274363	9.388552710323546	3564707
3564906	EDA	bist hardware synthesis for rtl data paths based on testcompatibility classes	2000	-4.78579082147238	11.210515411838772	3564933
3564962	Logic	systematic interpretation of redundant arithmetic adders in binary and multiple-valued logic	2006	-3.871566910086497	10.889483855050186	3564989
3565195	Robotics	introduction of yield quadrant and yield capability index for vlsi manufacturing	2014	-3.5177839802461914	9.925737107824606	3565222
3566969	Arch	dynamic hardware-based optimization for adaptive array antennas	2006	-4.148543984660547	9.470783523573976	3566996
3567450	EDA	hierarchical test assembly for macro based vlsi design	1990	-4.535972277554905	10.848656841934854	3567477
3567837	EDA	lpsat: a unified approach to rtl satisfiability	2001	-4.624453008168769	9.471864551766046	3567864
3568089	EDA	dual-purpose mixed-level test generation using swarm intelligence	2014	-4.513236891442504	10.817880563669188	3568116
3568576	NLP	adaptive debug and diagnosis without fault dictionaries	2007	-4.2952498033375885	11.235291462340081	3568603
3568764	EDA	automated correction of design errors by edge redirection on high-level decision diagrams	2012	-5.112890473222878	10.56284883722419	3568791
3569440	EDA	nonlisa: nonlinear network simulation and analysis program	1971	-4.576778884520729	10.855364456584796	3569467
3569506	EDA	comparison of the uniform and non-uniform cellular automata-based approach to the development of combinational circuits	2009	-5.175755029467613	9.722802611163193	3569533
3569992	EDA	layout-based detection technique of line pairs with bridging fault using iddq	2004	-4.140638268725821	10.220349150098516	3570019
3570059	HPC	vhsic systems and technology	1981	-3.4534857420290845	10.464015173881961	3570086
3570081	EDA	binary genetic encoding for the synthesis of mixed-mode circuit topologies	2012	-5.266292418567349	9.752227727136422	3570108
3570625	EDA	system-level performance evaluation of 3d integrated circuits	2001	-3.543081402296812	10.719798731062014	3570652
3571579	EDA	exploring temporal and spatial correlations on circuit variables for enhancing simulation-based test generation	2006	-5.265602908765398	10.805473061243646	3571606
3572684	Logic	formal methods for the analysis and synthesis of nanometer-scale cellular arrays	2008	-4.079871497846475	11.123657344526782	3572711
3572741	EDA	quantum circuit synthesis with adaptive parameters control	2009	-4.789386303927901	9.430797951239779	3572768
3573212	EDA	atomic model learning: a machine learning paradigm for post silicon debug of rf/analog circuits	2014	-5.108822835937667	11.208241041414471	3573239
3573341	EDA	a new method of evolving digital circuit based on gene expres sion programming	2008	-5.113697766086854	9.484280763954407	3573368
3573425	EDA	an automatic test generation system for illiac iv logic boards	1972	-3.804356488189652	10.947834833421776	3573452
3574941	EDA	satisfiability-based automatic test program generation and design for testability for microprocessors	2007	-5.237872920976744	10.218737054054737	3574968
3575061	EDA	direct methods for synthesis of self-monitoring state machines	1992	-5.092172026175653	11.244987896476836	3575088
3575282	EDA	dynamic learning based scan chain diagnosis	2007	-5.018908581541734	11.243426021200303	3575309
3575494	AI	synthesis of testable plas using adaptive heuristics for efficiency	1990	-4.922382491918585	10.638748610467779	3575521
3576193	EDA	full-chip reliability simulation for vdsm integrated circuits	2001	-4.354585361678787	10.963114154928585	3576220
3576373	Embedded	identifying efficient combinations of error detection mechanisms based on results of fault injection experiments	2002	-4.5578458268543045	11.086689001113843	3576400
3577070	EDA	bonnplace: placement of leading-edge chips by advanced combinatorial algorithms	2008	-3.650306617772181	10.750161845223863	3577097
3577220	EDA	genetic algorithms and case-based reasoning as a discovery and learning machine in the optimization of combinational logic circuits	2002	-5.088844911242795	9.65922402853078	3577247
3577404	EDA	self-parity cominational circuits for self-testing, concurrent fault detection and parity scan design	1993	-4.305899824415218	10.68750932500491	3577431
3579070	EDA	sequential equivalence checking without state space traversal	1998	-5.163166106275162	10.006340739712607	3579097
3579480	EDA	"""the """"g-f"""" 2-valued formula generating complete set of tests to multiple faults"""	1992	-5.226327788994932	10.450874311282279	3579507
3582828	EDA	a scalable platform for intrinsic hardware and in materio ev olution	2003	-3.85900376869765	11.014157696873193	3582855
3583610	EDA	on the verification of sequential equivalence	2002	-4.8740181176628425	10.06355987193163	3583637
3583895	EDA	can sat be used to improve sequential atpg methods?	2004	-4.331292592866542	10.177707625137067	3583922
3584811	EDA	automated characterization of tas-mram test arrays	2015	-4.0098827724387585	11.063208376734616	3584838
3584903	EDA	an fpga array for cellular genetic algorithms: application to the minimum energy broadcast problem	2018	-3.621826257415017	9.625220458933038	3584930
3585423	EDA	multi-level synthesis on pals	1990	-4.887411594943736	10.111496338069573	3585450
3585578	EDA	analog circuit test using transfer function coe .cient estimates	2003	-5.083595891048646	10.569364105081817	3585605
3585604	EDA	multiple parametric circuit analysis tool for detectability estimation	2007	-4.189928432805291	11.139217218608678	3585631
3585648	HCI	innovative practices session 4a variation-tolerant design of circuits/systems	2017	-3.7118342118096193	10.495065588453388	3585675
3585718	HPC	dynamic test selection for reconfigurable diagnosis	2008	-4.525182354892377	10.063142458717204	3585745
3585869	EDA	multiobjective vlsi cell placement using distributed simulated evolution algorithm	2005	-4.231767455994138	9.667411750603367	3585896
3587577	EDA	on non-standard fault models for logic digital circuits	2003	-4.314684478150695	10.44457836352301	3587604
3587724	EDA	a new sub-micro probing technique for failure analysis in integrated circuits	2002	-4.4213692376944005	11.169681921672833	3587751
3587815	EDA	a mixed heuristic for circuit partitioning	2002	-3.824621614130945	9.565963424753383	3587842
3588296	EDA	test sequencing optimization for a kind of radar receiver	2016	-4.591892814410538	9.93808205391865	3588323
3588380	EDA	lambda: a quick, low cost layout design system for master-slice lsis	1982	-4.53638742513156	11.17687782875242	3588407
3588679	EDA	a graph reduction approach to symbolic circuit analysis	2007	-4.6777809094459615	10.51578646823665	3588706
3589914	EDA	new fault models and self-test generation for microprocessors using high-level decision diagrams	2015	-4.823442171665735	10.696878419378637	3589941
3592471	EDA	automated diagnosis of hv/lv and floating gate faults in vlsi design	2017	-4.888747759974301	11.237307988274576	3592498
3592516	EDA	multiple defect diagnosis using no assumptions on failing pattern characteristics	2008	-5.293527528686081	10.898662176335542	3592543
3592519	PL	probabilistic incremental program evolution	1997	-5.282431169868666	9.724647430021728	3592546
3593271	EDA	combination of automatic test pattern generation and built-in intermediate voltage sensing for detecting cmos bridging faults	1996	-4.9310108995077995	10.493849319154966	3593298
3593904	EDA	modeling and optimization of noise coupling in tsv-based 3d ics	2014	-4.0604246299566285	10.869018548042268	3593931
3594124	Theory	vlsi algorithms for the connected component problem and its verification problem	1981	-3.4403961959234097	9.72269851288415	3594151
3594579	Logic	analog/mixed-signal circuit verification using models generated from simulation traces	2010	-3.978824137361885	10.949895688555724	3594606
3595360	EDA	a formal approach for specification-driven ams behavioral model generation	2009	-3.5979544017586025	11.079462584737596	3595387
3595598	EDA	an empirical algorithm for power analysis in deep submicron electronic designs	2002	-4.820520573429934	10.99663108716105	3595625
3595693	EDA	hierarchical test pattern generation: a cost model and implementation	1993	-5.261305710782783	10.286368939933904	3595720
3596276	EDA	coverage driven test generation and consistency algorithm	2013	-5.029741597721927	10.126909198791283	3596303
3596482	EDA	an interactive sequential test pattern generation system	1989	-4.411130252551309	10.683356265735613	3596509
3596957	SE	on the automatic generation of sbst test programs for in-field test	2015	-3.9007038057196257	11.00228469957794	3596984
3597171	ML	testability prediction for sequential circuits using neural network	1997	-4.286730481773933	11.011730517839904	3597198
3597348	EDA	ic design methodology in the foundry era: introducing , heads-up(tm) design	2001	-3.6406285450276132	11.169441586672239	3597375
3597502	EDA	arithmetic circuits verification without looking for internal equivalences	2008	-5.208145198047449	10.422218175407922	3597529
3599077	EDA	using genetic programming and high level synthesis to design optimized datapath	2003	-4.927453414826054	10.285429420375443	3599104
3599107	EDA	optimal redundancy removal without fixedpoint computation	2011	-5.124007835554148	10.095881543059935	3599134
3599960	EDA	a novel genetic algorithm for evolvable hardware	2006	-4.821054268155587	9.611072627587909	3599987
3600364	EDA	hierarchical design and analysis of fault-tolerant multiprocessor systems using concurrent error detection	1990	-4.521640413290236	10.5332840974369	3600391
3601540	EDA	an adaptive genetic algorithm for dynamically reconfigurable modules allocation	2007	-3.5899070803157453	9.393052230042834	3601567
3602745	SE	a rule-based software testing method for vhdl models.	2003	-4.15893058062678	10.911238242450118	3602772
3603190	EDA	computer aided generation of analytic models for nonlinear function blocks	2000	-4.519583690156794	10.185035977839364	3603217
3603926	EDA	a design medium for software	1982	-3.5576590155685843	10.61729677458037	3603953
3604302	SE	automatic test program generation from rt-level microprocessor descriptions	2002	-3.9895852923534716	10.96388496396908	3604329
3605053	DB	port calling: a transformation for reducing i/o during multi-package functional partitioning	1997	-4.117293287983103	9.412631957679515	3605080
3605861	EDA	search-space aware learning techniques for unbounded model checking and path delay testing	2006	-5.263104496220199	10.138482146894662	3605888
3605905	EDA	a cmos fpta chip for intrinsic hardware evolution of analog electronic circuits	2001	-4.355603555529762	10.789283651180408	3605932
3606339	Embedded	on-chip and on-line self-reconfigurable adaptable platform: the non-uniform cellular automata case	2006	-3.83982637956986	10.13501046863382	3606366
3606970	EDA	behavior of self-checking checkers for 1-out-of-3 codes based on pass-transistor logic	1995	-5.051926860370601	11.122204580571745	3606997
3608051	EDA	balancing scalability and uniformity in sat witness generator	2014	-5.0431828423211105	9.853247097416617	3608078
3609788	EDA	automatically adjusting system level designs after rtl/gate-level eco	2016	-4.170951254937573	10.18290526805266	3609815
3610566	Robotics	localization of multiple faults with group control on a discrete device	2017	-5.158423961920048	9.744237157660356	3610593
3611227	EDA	a three-value computer design verification system	1969	-4.032824267011196	10.128556091732754	3611254
3611809	EDA	observability statement coverage based on dynamic factored use-definition chains for functional verification	2006	-4.10095763588253	10.54691463564657	3611836
3612522	EDA	adiabatic implementation of reversible logic circuits in cmos technology	2007	-4.714738317624999	11.054083100694358	3612549
3612798	EDA	an analog circuit fault characterization methodology	2005	-5.178125661329659	10.493365606784769	3612825
3613143	EDA	tof: a tool for test pattern generation optimization of an fpga application oriented test	2000	-4.412276376765909	11.214268075905212	3613170
3613727	EDA	hardware based genetic evolution of self-adaptive arbitrary response fir filters	2011	-4.419102512424534	9.771493385533816	3613754
3615364	Logic	test generation using the constraint logic programming language chip	1989	-3.977923547030584	9.904155914226044	3615391
3615654	EDA	comparing code coverage metrics for analog behavioral models	2017	-4.115010267093738	10.891881669149672	3615681
3616489	EDA	assertion checking by combined word-level atpg and modular arithmetic constraint-solving techniques	2000	-4.760358547232606	10.086944401182418	3616516
3616491	EDA	effective error diagnosis for rtl designs in hdls	2002	-4.660163428532374	10.65720815158107	3616518
3616628	Arch	reliability and availability models for maintained systems featuring hardware failures and design faults	1978	-3.372825725958072	9.372414432274462	3616655
3617569	Arch	improvement of electronic-computer reliability through the use of redundancy	1961	-4.590098105116891	10.10919415526635	3617596
3617649	HCI	research on the online evaluation approach for the digital evolvable hardware	2007	-5.164624282396627	9.744319737004544	3617676
3617991	EDA	a system-level synthesis algorithm with guaranteed solution quality	2000	-3.940066236004378	9.52399534591042	3618018
3618184	EDA	a new two task algorithm for clock mode fault simulation in sequential circuits	1988	-4.9936558794874975	10.734416648552713	3618211
3618388	EDA	automatic device layout generation for analog layout retargeting	2005	-5.015546019648531	11.08772117034932	3618415
3619305	Vision	a content based retrieval engine for circuit board inspection	1999	-4.4137720827669895	11.222514718772393	3619332
3621397	EDA	verification of designs containing black boxes	2000	-4.6320076551648155	9.978123597806492	3621424
3622438	EDA	implicit test pattern generation constrained to cellular automata embedding	1997	-4.892301593516852	10.487824805464726	3622465
3623676	EDA	hierarchical modeling, optimization, and synthesis for system-level analog and rf designs	2007	-4.215159686878498	11.137926090387445	3623703
3624021	EDA	very fast and compact fixed template cnn realizations for b/w processing	1999	-4.392499882734302	10.534060695981074	3624048
3624375	EDA	scan array solution for testing power and testing time	2001	-5.222149866506092	11.1036357543679	3624402
3625031	EDA	high level design automation tools (session overview)	1985	-3.9789442609092234	11.128813316343235	3625058
3625218	EDA	scalable exploration of functional dependency by interpolation and incremental sat solving	2007	-4.753090246280514	9.609887872364276	3625245
3626158	EDA	towards organic sensing system-first measurement result of self-x sensor signal amplifier	2006	-3.9664052750292007	10.789703012764242	3626185
3626350	EDA	robust qbf encodings for sequential circuits with applications to verification, debug, and test	2010	-4.571519434097963	9.95493747060565	3626377
3627142	EDA	the test engineer's assistant: a support environment for hardware design for testability	1989	-3.78739163398778	11.055621479857917	3627169
3627702	EDA	testbench qualification for systemc-ams timed data flow models	2018	-3.9057366864824186	10.966959200914104	3627729
3628108	EDA	interoperability and quality of new eda tools for sequential logic synthesis	2002	-4.238404940854138	11.1644708543786	3628135
3628562	EDA	diagnosis of boards for realistic interconnect shorts	1997	-4.962769109696026	10.771967624614122	3628589
3629842	EDA	everlost: a flexible platform for industrial-strength abstraction-guided simulation	2006	-4.176170924194186	10.477705845009806	3629869
3630145	EDA	towards the integration of drive control loop electronics of the jpl/boeing gyroscope within an autonomous robust custom-reconfigurable platform	2006	-3.908676065980962	10.013117118896798	3630172
3630795	EDA	efficient analog test methodology based on adaptive algorithms	1998	-4.887979390017782	10.758504065958824	3630822
3631615	EDA	a novel particle swarm optimization for high-level synthesis of digital filters	2012	-4.388230775619475	9.51445417481157	3631642
3632891	EDA	decting errors in reversible circuits with invariant relationships	2008	-4.806881196404598	10.82427027626543	3632918
3633033	EDA	a hybrid numeric/symbolic program for checking functional and timing compatibility of synthesized designs	1994	-4.2889783309078995	10.533392931681467	3633060
3633828	EDA	session abstract	2006	-4.146419307742224	10.825772487712905	3633855
3633908	EDA	hardware/software partitioning for heterogenous mpsoc considering communication overhead	2016	-3.47253731318856	9.679482531811502	3633935
3634053	EDA	timing-reasoning-based delay fault diagnosis	2006	-5.208391482998024	10.727963296247268	3634080
3634137	EDA	a functional-level testability measure for register-level circuits and its estimation	1999	-5.138329468262297	10.966852294143763	3634164
3634638	EDA	an integrated, multi-level synthesis system	1990	-3.868818700813093	11.207966534779189	3634665
3634643	EDA	session 4 — modeling and measurement of mixed-signal circuits	2017	-4.232725859542848	10.527853266568973	3634670
3635510	EDA	evolutionary multiobjective design targeting a field programmable transistor array	2004	-4.716443912300576	9.689678833287712	3635537
3635677	EDA	localization of bugs in processor designs using zamiacad framework	2012	-3.642555500543081	11.019825923325772	3635704
3636160	EDA	goal-oriented stimulus generation for analog circuits	2012	-4.776125259617919	10.126045729765034	3636187
3636268	EDA	an efficient interconnect test using bist module in a boundary-scan environment	1999	-5.229786723709362	11.144240153238703	3636295
3636415	Robotics	fast and flexible genetic algorithm processor	2011	-3.935393054571834	9.450559906806776	3636442
3636719	EDA	a study for testability of redundant faults in combinational circuits using delay effects	1995	-4.983082633677596	10.573048262555496	3636746
3639429	EDA	diagnosability of digital systems structured as minimal quasicomplete 7 × 7 graph	2016	-4.840243192919462	10.483847793821722	3639456
3639499	EDA	self-checking fsms based on a constant distance state encoding	1995	-5.243837073453669	10.72818200148875	3639526
3641654	EDA	low power sr-latch based flip-flop design using 21 transistors	2016	-4.279952575669492	10.928603892872298	3641681
3641760	EDA	investigation of multi cell upset in sequential logic and validity of redundancy technique	2011	-4.717920262564217	11.214819342245466	3641787
3642706	SE	a bdd based algorithm for detecting difficult faults	1995	-4.768368781227373	10.43631908238562	3642733
3643554	EDA	geneda: an open-source workflow for design automation of gene regulatory networks inspired from microelectronics	2016	-3.5128589944034005	11.217380600494993	3643581
3643590	EDA	model based hierarchical optimization strategies for analog design automation	2014	-3.9491367021608035	11.166196381747763	3643617
3643986	EDA	a new asynchronous delay-insensitive link based on a 1-of-4 lets code	2011	-3.941749406948524	10.713001770218806	3644013
3644781	ECom	examples of abstract machines	1962	-3.789210184111585	10.490291328954578	3644808
3645034	EDA	functional test generation using property decompositions for validation of pipelined processors	2006	-4.1656473441037365	10.50886675824194	3645061
3645586	Arch	enhancing the testability of rtl designs using efficiently synthesized assertions	2008	-4.296482224624082	11.230766278930853	3645613
3646430	EDA	automatic generation of design constraints in verifying high performance embedded dynamic circuits	2002	-3.779039162291791	10.982629644504346	3646457
3647658	AI	modeling when connections are the problem	2007	-4.8798086529641616	10.818585103144159	3647685
3648449	SE	causality based generation of directed test cases	2000	-3.7267005795802333	11.1114534859416	3648476
3648656	Logic	design of optimal systolic arrays: a systematic approach	1990	-3.3736110681952844	10.284124757991409	3648683
3648870	EDA	a functional-level test generation methodology using two-level representations	1989	-4.732894215062269	10.681932225246616	3648897
3648935	EDA	riddle: a foundation for test generation on a high level design description	1988	-4.6417806803653585	10.24765962461591	3648962
3649380	EDA	a novel design evaluation concept applied to switched-current algorithmic a/d converters	2006	-5.185975872813418	10.900767407286992	3649407
3649775	EDA	computational intelligence characterization method of semiconductor device	2005	-5.156704823540183	10.836748734600716	3649802
3650100	SE	a new approach to the use of testability analysis in test generation	1985	-4.442778412078918	10.321263444706762	3650127
3650530	EDA	on improving fault diagnosis for synchronous sequential circuits	1994	-5.148830485051229	10.559767311436248	3650557
3650877	ML	linear error modeling of analog and mixed-signal devices	1991	-4.0395463773561175	10.63786201973019	3650904
3652769	EDA	information hiding in finite state machine	2004	-5.0708179049567095	10.420800968096398	3652796
3653811	EDA	aslic: a low power cmos analog circuit design automation	2005	-4.484017776686117	10.827738963294108	3653838
3654063	EDA	a novel test generation approach for parametric faults in linear analog circuits	1996	-4.649713521408929	10.699355801835603	3654090
3654195	EDA	the cost and speed barriers in lsi/vlsi testing : can they be overcome by testability design ?	1985	-3.8088750098202966	10.182141524340617	3654222
3654507	EDA	behavioral network graph: unifying the domains of high-level and logic synthesis	1999	-3.5908866921289238	11.106952527833467	3654534
3655096	EDA	exploiting structural similarities in a bdd-based verification method	1994	-4.96260141708649	10.038066358295183	3655123
3655193	HCI	generalized rtl circuitsߝ supplementary	1960	-3.8607586186408507	9.92459204588896	3655220
3655891	Visualization	improving placement algorithms by using visualization tools	2016	-3.64830979510823	11.246879622286182	3655918
3656414	EDA	on-line operation of cadic (computer aided design of integrated circuits)	1967	-4.114592488112644	10.855405717072372	3656441
3657096	EDA	qstg: a quick search test generation algorithm based on boolean satisfiability method	2010	-4.32764690657962	10.06272273454826	3657123
3658609	EDA	efficient method of input variable partitioning in functional decomposition based on evolutionary algorithms	2004	-4.836018711008159	9.462512992237	3658636
3658826	EDA	a methodology for system-level synthesis of mixed-signal applications	2002	-3.711546513815942	10.831168575689393	3658853
3659252	SE	quantum search algorithm for automated test pattern generation in vlsi testing	2003	-4.677677931693006	10.124680111639227	3659279
3660415	EDA	high-level area estimation	2002	-4.974954895917584	11.047863893409374	3660442
3660569	Embedded	maximum edge matching for reconfigurable computing	2006	-3.3819562351624044	10.786112859060994	3660596
3660861	SE	automated mapping of pre-computed module-level test sequences to processor instructions	2005	-4.484527510882676	10.250039871699485	3660888
3662328	Robotics	bayesian gates for reliable logical operations under noisy condition	2017	-4.912756634772487	10.698796842417638	3662355
3662634	EDA	mutation sampling technique for the generation of structural test data	2005	-5.006035931329087	10.250012352223694	3662661
3663342	EDA	the systolic array genetic algorithm, an example of systolic arrays as a reconfigurable design methodology	1998	-3.6958158048235794	9.68279447783591	3663369
3664639	Robotics	a rapid yield learning flow based on production integrated layout-aware diagnosis	2006	-4.08206599910449	11.053321290527306	3664666
3665192	EDA	a formal approach to incremental converter synthesis for system-on-chip design	2014	-3.4016298425975293	11.038354864357254	3665219
3666802	EDA	dynamic two-dimensional parallel simulation technique for high-speed fault simulation on a vector processor	1990	-5.1001697595491375	10.676533953851653	3666829
3667393	EDA	routing considerations in symbolic layout synthesis	1992	-4.274278079898604	10.548504886518096	3667420
3667836	EDA	the genotypic complexity of evolved fault-tolerant and noise-robust circuits	2007	-4.803026251972357	9.505373615366217	3667863
3668161	Robotics	on computing transitive-closure equivalence sets using a hybrid ga-dp approach	2002	-5.135960236545229	9.814352003445252	3668188
3668295	EDA	on automatic test block generation for peripheral testing in socs via dynamic fsms extraction	2007	-4.128929086052855	10.919827931760715	3668322
3669139	Crypto	performance limitations of devices and interconnects and possible alternatives for nanoelectronics	2004	-3.7284885269699393	10.122736651006942	3669166
3669549	EDA	catapult: concurrent automatic testing allowing parallelization and using limited topology	1988	-4.870637142963584	10.13948040401759	3669576
3669769	EDA	custom vlsi electrical rule checking in an intelligent terminal	1981	-4.525216768479218	10.746301771760823	3669796
3670348	EDA	design and implementation of scalable online evolvable hardware pattern recognition systems	2008	-4.0314858378669625	9.54454169463374	3670375
3671116	EDA	cosmos: a compiled simulator for mos circuits	1987	-4.337861117990816	10.744274137389004	3671143
3671403	Logic	genetic algorithm-based synthesis of three-dimensional microstrip arrays	2005	-3.8177336900320284	9.962313087005846	3671430
3672012	EDA	multi-objective evolutionary design and knowledge discovery of logic circuits with an improved genetic algorithm	2005	-5.075510618070078	9.558099297661498	3672039
3672608	EDA	attainable accuracy of autocalibrating vlsi test systems	1983	-3.3977805170181696	9.889938530902263	3672635
3673295	EDA	high-performance compound-semiconductor integrated circuits for advanced digital coherent optical communications systems	2016	-3.6300747664542095	10.231363840717338	3673322
3673612	EDA	programming of memristor crossbars by using genetic algorithm	2011	-4.596174131496597	10.359117384834775	3673639
3673878	HCI	an optimized qfp structure for use in radio frequency multi-chip module applications	2012	-3.736447793293712	10.13321227070981	3673905
3674306	EDA	open-ended evolution to discover analogue circuits for beyond conventional applications	2012	-4.8249390889460635	9.786839668042491	3674333
3674474	Embedded	mpassign: a framework for solving the many-core platform mapping problem	2010	-3.4982476156715534	9.424106006111293	3674501
3674657	EDA	atpg-based preimage computation: efficient search space pruning with zbdd	2003	-4.9466891588502175	9.66434661169852	3674684
3675123	EDA	design for testability using register-transfer level partial scan selection	1995	-4.7717819622541375	10.92509604529667	3675150
3675496	EDA	incredyble-tg: incremental dynamic test generation based on learning	1993	-5.1532827599265625	10.420002959916664	3675523
3675712	EDA	mixed analog/digital hardware synthesis of artificial neural networks	1994	-3.875576656427252	11.239436430259408	3675739
3675716	NLP	understanding and simplifying one-shot architecture search	2018	-3.7489574445961686	9.735538426091884	3675743
3675913	EDA	on experimental research of efficiency of tests construction for combinational circuits by the focused search method	2011	-4.890767291842393	10.15386022906384	3675940
3675920	EDA	concurrent error detection and fault-tolerance in linear digital state variable systems	1991	-5.214034637064097	11.172429901118553	3675947
3675956	EDA	fault modeling in a hierarchical simulator	1977	-3.7268059958507567	10.799544563675628	3675983
3676126	EDA	evolution of synthetic rtl benchmark circuits with predefined testability	2008	-5.041789510435792	9.85491084557265	3676153
3677024	EDA	test generation for stuck-on faults in pass-transistor logic spl and implementation of dft circuits	1999	-4.888012897513013	11.16600883268193	3677051
3677210	EDA	transformations and resynthesis for testability of rt-level control-data path specifications	1993	-4.4960504913860735	10.607538304182796	3677237
3677225	EDA	research on multi-objective on-line evolution technology of digital circuit based on fpga model	2007	-5.087541300302824	9.549850963880903	3677252
3678011	EDA	an automated approach for generating and checking control logic for reversible hardware description language-based designs	2017	-3.5974590954006787	10.200458297589122	3678038
3679643	NLP	intelligent device parameter extraction for nanoscale mosfets era	2003	-3.7955274594118458	10.47505317312999	3679670
3679647	Visualization	measured flip-flop responses to marginal triggering	1983	-5.166730935777328	10.952660659824481	3679674
3680133	EDA	evolutionary design and adaptation of digital filters within an embedded fault tolerant hardware platform	2001	-4.116725922210775	9.865087129143063	3680160
3680483	ECom	on construction by worm-like agents on a self-timed cellular automaton	2012	-4.057306670640541	9.961022540598524	3680510
3680787	SE	false path analysis based on a hierarchical control representation	1998	-4.7024698669693805	10.190627738975573	3680814
3681928	EDA	topology-driven reliability assessment of integrated circuits	2018	-4.690430425521788	11.162577415077774	3681955
3682480	EDA	a controller-based design-for-testability technique for controller-data path circuits	1995	-5.00109919888563	11.211175927408064	3682507
3682812	EDA	bipolar modelling for computer-aided design of digital integrated circuits	1972	-4.285209017765412	10.860778491115326	3682839
3682833	EDA	seesim - a fast synchronous sequential circuit fault simulator with single event equivalence	1992	-4.915574590571821	10.896155479695768	3682860
3683667	EDA	parallel optimization of transistor level circuits using cartesian genetic programming	2017	-3.9411798437109824	9.89476475976424	3683694
3684221	Robotics	evaluating the performance of one-dimensional chaotic maps in the network-on-chip mapping problem	2009	-3.7102232724346513	9.85907498153805	3684248
3684514	EDA	behavioral synthesis for easy testability in data path allocation	1992	-5.121059337131622	11.199811837460738	3684541
3684888	Visualization	universal system diagnosis algorithms	1979	-4.824053018870114	9.850624055678672	3684915
3684938	Robotics	a self-reconfiguring architecture supporting multiple objective functions in genetic algorithms	2009	-3.9380591325912064	9.386055699074156	3684965
3685457	EDA	an optimized test during burn-in for automotive soc	2018	-3.813383932465168	10.951684803673416	3685484
3685915	EDA	activic: design-based automatic characterization of mixed-signal integrated circuits	2013	-3.9625932036191034	10.78293343502676	3685942
3686403	Theory	synthesis of asynchronous circuits-testing unique circuit behavior of signal transition graphs	1995	-4.867567359628948	10.06605379285152	3686430
3686852	Theory	genetic algorithms with optimal structure applied to evolvable hardware (ehw)	1997	-4.219110437149798	10.130120803127104	3686879
3688750	NLP	optimization of single variable functions using complete hardware evolution	2012	-3.814340012635625	9.58131146212446	3688777
3690285	EDA	acclaim - a computer aided design system	1968	-4.064872399986341	10.873165898928796	3690312
3691698	EDA	random pattern testable design with partial circuit duplication and iddq testing	1999	-4.727833982726531	10.437360592284397	3691725
3692627	Theory	efficient online tests for true random number generators	2001	-3.920503276910047	9.468718196724813	3692654
3692894	EDA	a study of implication based pseudo functional testing	2006	-5.194601509814502	10.755960570401077	3692921
3693588	EDA	a new methodology for the design of low-cost fail safe circuits and networks	1995	-4.56601250126461	10.090535159003947	3693615
3693908	Robotics	a processor for genetic algorithm based on redundant binary number	2008	-4.246067032239426	9.628158378062974	3693935
3694603	SE	generation of test data for verification of caching mechanisms and address translation in microprocessors	2010	-3.4150693055022665	11.189311895913566	3694630
3695259	Robotics	early capture for boundary scan timing measurements	1996	-4.3192035039247765	10.619500528844695	3695286
3695641	EDA	a new automatic logic interconnection verification system for vlsi design	1983	-5.184293075126206	10.455032259866986	3695668
3695758	EDA	using 2-domain partitioned obdd data structure in an enhanced symbolic simulator	2005	-5.082801440300536	10.30801538555046	3695785
3695762	EDA	chip-level diagnostic strategy for full-scan designs with multiple faults	2003	-5.245580475821178	10.77351576631984	3695789
3695772	Visualization	testing and design verification of electronic components	1991	-3.8141206181106653	10.645219634000082	3695799
3696007	EDA	equipe: parallel equivalence checking with gp-gpus	2010	-3.907331139151122	10.195630238086943	3696034
3696026	Logic	a self-refereed design-for-test structure of cp-pll for on-chip jitter measurement	2018	-3.963032601136117	10.847297267670307	3696053
3696094	EDA	search state extensibility based learning framework for model checking and test generation	2010	-4.757951913162998	10.323122263588644	3696121
3696266	EDA	test generation algorithm for linear systems based on genetic algorithm	2010	-5.270324656957001	10.623461992621976	3696293
3697197	EDA	logic synthesis for field programmable gate array (fpga) technology	1999	-3.4133482187218416	10.679453540005944	3697224
3697666	EDA	a semi-formal approach for analog circuits behavioral properties verification	2014	-4.700236974885509	10.465003325437557	3697693
3698624	EDA	increasing robustness and usability of circuit design tools by using formal techniques	2006	-3.6888633586842667	10.029007432138789	3698651
3699217	Embedded	an inference design for fault location in real-time control systems	1994	-4.541580288988066	9.567362867251816	3699244
3699814	SE	microelectronic device electrical test implementation problems on automated test equipment.	1982	-3.776113981651476	10.825655531472114	3699841
3700026	EDA	timing simulation of digital circuits with binary decision diagrams	2001	-4.97388355898229	10.696319194234981	3700053
3700811	Robotics	evolutionary strategies and intrinsic fault tolerance	2001	-4.094746333104432	10.317851370716797	3700838
3702078	HCI	properties of generalized feedback shift registers for secure scan design	2016	-4.07092914252367	9.561657692150133	3702105
3702180	DB	a possibilistic atms contribution to diagnose analog electronic circuits	1997	-4.740713461020962	9.934408973801283	3702207
3702755	EDA	improving energy efficiency of field-coupled nanocomputing circuits by evolutionary synthesis	2018	-4.747682546757275	9.680448169079527	3702782
3702979	EDA	low-noise analog synthesis platform for bio-signal acquisition system	2015	-4.069626623355223	11.280282214037905	3703006
3703309	EDA	g-riddle : a formal analysis of logic designs condiucive to the acceleration of backtracing	1988	-4.780721822189592	10.144554816171976	3703336
3703652	Robotics	multi-layer 3d silicon electronics enabled by wafer bonding	2006	-3.4846701366925017	9.948492144377227	3703679
3703682	Logic	a family of module generators for the layout synthesis of i/o buffers	1993	-3.588064857546469	10.108507113980187	3703709
3705204	EDA	symbolic simulation of algorithms specified in hdl	2002	-3.450899596225929	10.561705401221737	3705231
3705258	EDA	impact of hardware emulation on the verification quality improvement	2007	-4.04984019378134	10.981860863269803	3705285
3706790	SE	parallels between software and vlsi engineering	1984	-3.4401652240648093	11.27732542433932	3706817
3707269	AI	an application of genetic algorithms to floorplanning of vlsi	1998	-4.869493062927494	10.191538984191439	3707296
3707386	EDA	efficiency of multi-valued encoding in sat-based atpg	2006	-5.003591204826352	10.094939439787806	3707413
3708061	EDA	precision analysis with analytical bit-width optimisation process for linear circuits with feedbacks	2018	-4.632159811724804	10.062401687252448	3708088
3709463	EDA	an educational tool for design automation of cmos cells	2007	-4.150959916497535	11.145428377639591	3709490
3709665	EDA	modular fault simulation of mixed signal circuits with fault ranking by severity	1998	-5.185489449602574	10.818928605324466	3709692
3709844	EDA	electrical-logic simulation and its applications	1989	-5.044260560328522	11.096605333879767	3709871
3710227	EDA	modelling and simulation in the design flow for numerically controlled oscillators	2002	-3.854026095447573	10.622417653446208	3710254
3710422	EDA	an intelligent module generator environment	1986	-4.6146955991778515	10.633622975163007	3710449
3710562	EDA	c3map and arpso based mapping algorithms for energy-efficient regular 3-d noc architectures	2014	-4.1654522946092944	10.067076874385236	3710589
3712507	EDA	counterexample generation for incomplete designs	2007	-5.0215846921894745	10.262197797024198	3712534
3715175	EDA	delay fault diagnosis in sequential circuits	2009	-5.268568558935623	11.221727460094336	3715202
3716208	EDA	dominance based analysis for large volume production fail diagnosis	2006	-5.073432311542367	10.491419709301656	3716235
3716549	EDA	temporal decomposition for logic optimization	2005	-5.026745743023824	10.324108353943439	3716576
3716603	EDA	improved algorithms for debugging problems on erroneous reversible circuits	2015	-5.234446039966876	9.809872165493092	3716630
3716732	Logic	the automatic generation of functional test vectors for rambus designs	1996	-3.555347516798656	10.909958200948136	3716759
3717954	Arch	erroneous execution and recovery in microprocessor systems	1985	-4.8415041317912335	11.134058100160415	3717981
3718059	SE	a formal approach to nonlinear analog circuit verification	1995	-4.311423164911424	10.111348152715456	3718086
3718368	EDA	an evolutionary methodology for test generation for peripheral cores via dynamic fsm extraction	2008	-4.070481763393106	10.850862876081129	3718395
3718589	EDA	logic simulation for lsi	1982	-4.508842667661816	11.19756440846538	3718616
3719495	EDA	orthogonal drawings of graphs for the automation of vlsi circuit design	1999	-4.136399034093613	10.548723929295967	3719522
3719642	EDA	accordo: second generation floor planning	1990	-4.4640675370271214	10.808632286131857	3719669
3720039	SE	fast electromigration wafer mapping for wafer fab process monitoring and improvement	2008	-4.647495406068095	11.282339558481612	3720066
3720202	EDA	incremental solving techniques for sat-based atpg	2010	-4.988663723290734	9.946289088602338	3720229
3720850	EDA	modeling of passive electronic circuits with sensitivity analysis dedicated to the sizing by optimization	2007	-4.392283692973162	10.589713751255763	3720877
3721646	EDA	functional test generation for lsi circuits described by binary decision diagrams	1985	-4.659435858152019	10.548324030316046	3721673
3721825	EDA	real-time fault localization in power grids with convolutional neural networks	2018	-4.307302226935254	9.442666943089158	3721852
3721996	EDA	debugging sequential circuits using boolean satisfiability	2004	-4.728792956937365	10.240202038479703	3722023
3722312	EDA	simulated annealing applied to lut-based fpga technology mapping	2017	-5.199164663439238	9.857608977020977	3722339
3722747	EDA	heuristic search based approach to scheduling, allocation and binding in data path synthesis	1995	-3.4575697531892087	9.381150096936887	3722774
3723195	EDA	accelerating embedded applications using dynamically reconfigurable hardware and evolutionary algorithms	2000	-3.67901198622311	9.830495803989493	3723222
3723681	EDA	convolutional compaction-driven diagnosis of scan failures	2005	-4.987376009724069	10.364720101219648	3723708
3725731	EDA	universality problems on reversible logic elements with 1-bit memory	2014	-4.443101990224749	10.245289486792837	3725758
3726322	Logic	provably correct on-chip communication: a formal approach to automatic synthesis of soc protocol converters	2010	-3.4702149929535206	10.920292420978106	3726349
3726952	EDA	multi-logic-unit processor: a combinational logic circuit evaluation engine for genetic parallel programming	2005	-4.297814851525417	9.708087452138543	3726979
3727906	EDA	binary decision diagram assisted modeling of fpga-based physically unclonable function by genetic programming	2017	-5.246337327311949	10.35396360069064	3727933
3727908	EDA	a methodology for testability enhancement at layout level	1991	-4.948858314741315	11.106003531569614	3727935
3728186	EDA	an approach to verify a large scale system-on-a-chip using symbolic model checking	1998	-4.332449957440212	10.723598981169443	3728213
3728918	EDA	experiments on evolving software models of analog circuits	1999	-4.74689342430268	10.041414775324995	3728945
3729522	ML	summary and impact of large scale field-programmable analog neuron arrays (fpnas)	2005	-3.4117978224382766	10.322295179075763	3729549
3729523	Robotics	scalable ga processor architecture and its implementation of processor-element	2002	-4.114235552586858	9.43364803596717	3729550
3729686	EDA	multiple stuck-at fault coverage of single stuck-at fault test sets.	1986	-4.599568442248931	10.407862120913533	3729713
3731879	EDA	an optimum algorithm for compacting error traces for efficient design error debugging	2006	-5.0966120904481835	10.179659201142394	3731906
3731984	EDA	reducing compilation time of zhong's fpga-based sat solver	1999	-3.8423087014083923	9.503593388239404	3732011
3732270	EDA	ebt: a comprehensive test generation technique for highly sequential circuits	1978	-4.88444052560299	10.581574757687733	3732297
3732460	EDA	a methodology for hardware verification based on logic simulation	1991	-4.498959502267604	10.107792756705674	3732487
3734246	EDA	modified computational design synthesis using simulation-based evaluation and constraint consistency for vehicle powertrain systems	2018	-4.006933012011263	10.281644842207776	3734273
3735956	EDA	experiments on the synthesis and testability of non-scan finite state machines	1992	-4.698585176666775	10.92924013687505	3735983
3736226	EDA	functional fault simulation as a guide for biased-random test pattern generation	1991	-5.208517170163447	10.8389266014609	3736253
3738839	EDA	automatic generation of self-test programs - a new feature of the mimola design system	1986	-3.517214790335441	11.250724869059608	3738866
3741330	AI	high performance electron beam tester for voltage measurement on unpassivated and passivated devices	1989	-4.894623392731117	10.198918446929312	3741357
3742167	PL	retargeting a hardware compiler proof using protocol converters	1994	-4.056740816267655	10.95553755334049	3742194
3742174	AI	test signal generation for service diagnosis based on local structural properties	2012	-4.8493702670964005	10.269919858232145	3742201
3742445	Logic	adaptive fault detection and diagnosis of ram interconnects	1999	-5.0025698863801935	11.009149553060727	3742472
3742666	EDA	taking into account asynchronous signals in functional test of complex circuits	1984	-3.700845573637511	11.037554923672607	3742693
3742751	EDA	scan chain diagnosis by adaptive signal profiling with manufacturing atpg patterns	2009	-4.8426747458852	11.276262582797502	3742778
3743086	EDA	debugging rtl using structural dominance	2014	-4.756354038630338	9.960066505515027	3743113
3744648	EDA	confidence in mixed-mode circuit simulation	1992	-5.180210061657784	10.114537714682537	3744675
3745348	EDA	a mixed-mode built-in self-test technique using scan path and signature analysis	1983	-4.610750667417786	10.735725347532265	3745375
3745499	EDA	a design method of a regular expression matching circuit based on decomposed automaton	2012	-3.5417225002098385	11.011682364844363	3745526
3745862	EDA	evolutionary design of digital circuits using genetic programming	2003	-5.039343782182142	9.899572398860133	3745889
3745866	EDA	an abstraction algorithm for the verification of generalized c-slow designs	2000	-4.964950683735292	10.004924597958214	3745893
3747482	EDA	rfsim: reduced fault simulator	1987	-5.231005251962563	10.752935510659091	3747509
3748326	EDA	distributed diagnostic fault simulation for synchronous sequential circuits by dynamic fault partitioning	1995	-4.886090093694545	10.85865554656426	3748353
3748487	EDA	peephole optimization of asynchronous macromodule networks	1994	-4.266064489578729	10.564756221246373	3748514
3748893	Arch	comparison of analog transactions using statistics	2013	-3.700075607876756	11.264880956944607	3748920
3750251	EDA	debugging design errors by using unsatisfiable cores	2008	-4.32864323266759	10.784554833053283	3750278
3750356	EDA	area-efficient microarchitecture for reinforcement of turbo mode	2014	-3.5603107506994265	10.615700775754453	3750383
3751122	Robotics	improving the performance of cad optimization algorithms using on-line meta-level control	2006	-4.253758698243144	10.075358876114745	3751149
3751915	EDA	propositional approximations for bounded model checking of partial circuit designs	2008	-5.24327591540388	10.022032595748623	3751942
3752859	EDA	time-symbolic simulation for accurate timing verification of asynchronous behavior of logic circuits	1989	-4.664210931693873	10.68102629288082	3752886
3752956	EDA	fault-tolerant evolvable hardware using field-programmable transistor arrays	2000	-4.6228095282628265	9.771008237064297	3752983
3753735	EDA	model-based monitoring and diagnosis chip for embedded systems	2006	-4.198800495663311	11.072086606088824	3753762
3753763	EDA	a novel design assistant for analog circuits	1998	-4.2483721656768605	10.957960517366741	3753790
3754097	EDA	combinational equivalence checking using incremental sat solving, output ordering, and resets	2007	-4.965082774636166	9.876136981299226	3754124
3755053	EDA	enhancing debugging of multiple missing control errors in reversible logic	2010	-4.9747313432133655	10.50134718086538	3755080
3755726	EDA	a design for test perspective on memory synthesis	1999	-4.687991138741934	10.862134775211713	3755753
3757166	Visualization	multiple fault detection in combinational networks	1972	-5.272617262028086	10.694045646607586	3757193
3757558	EDA	an evolutionary approach to automatic synthesis of high-performance analog integrated circuits	2003	-5.203463717942246	9.858856601501039	3757585
3757970	EDA	automatic generation of vhdl-ams from uml representations of mixed signal systems	2005	-3.548493621196941	10.845165801478622	3757997
3758157	EDA	fear, uncertainty and statistics	2007	-4.152681948124228	10.473828295115572	3758184
3758371	SE	the effect of the transient faults in dependability prediction	2016	-3.9324261298983214	9.980413555708326	3758398
3758957	EDA	analog computation methods with the help of analog and pseudo-digital carry signals	2015	-4.192038069664179	10.47152671231055	3758984
3759469	HCI	density or discrepancy: a vlsi designer's dilemma in hot spot analysis	2005	-3.6479341081272736	10.08804311056212	3759496
3760654	SE	improving software testability by observability and controllabliity measures.	1994	-4.0406212659993574	9.973430788051981	3760681
3762206	EDA	theory and design of t-unidirectional error-correcting and d-unidirectional error-detecting code	1994	-4.230595987517083	11.166306978062513	3762233
3762469	EDA	a visibility-oriented construction system for logic diagrams	1986	-3.4853100473919603	10.991337229523984	3762496
3763599	EDA	multiple soft fault diagnosis of nonlinear circuits using the continuation method	2012	-5.05243590993585	10.040777226030448	3763626
3763943	AI	optimisation of constant matrix multiplication operation hardware using a genetic algorithm	2006	-3.4404429312280445	9.430748698308332	3763970
3764057	AI	functional learning: a new approach to learning in digital circuits	1994	-5.193236673297106	10.088446201957828	3764084
3764471	AI	evolvable hardware or learning hardware? induction of state machines from temporal logic constraints	1999	-4.626797882777988	9.462516598980747	3764498
3764682	EDA	bounded model checking for fixed-point digital filters	2016	-4.8189805115031685	9.515952624777398	3764709
3765626	EDA	fuzzy specification of finite state machines	1990	-3.583533038774036	11.173003166370599	3765653
3765912	EDA	initialization issues in asynchronous circuit synthesis	1996	-5.157883260129312	10.334870800158148	3765939
3766172	EDA	formal design and verification of an asynchronous sram controller	2017	-4.166105489585053	11.243082564075806	3766199
3766469	EDA	boolean comparison by simulation	1987	-3.8933000219697735	10.619661778194152	3766496
3766646	EDA	non stuck fault testing of cmos vlsi.	1985	-4.596096721848656	11.0673126374951	3766673
3766857	EDA	hybrid opc technique for fast and accurate lithography simulation	2017	-4.620828440898227	11.076199581948512	3766884
3767118	EDA	analog/mixed-signal circuit verification using models generated from simulation traces	2007	-3.9968078381124355	10.679956648619283	3767145
3767678	ML	application of saluja-karpovsky compactors to test responses with many unknowns	2003	-5.243993913300182	11.152483196190515	3767705
3768219	EDA	partitioning, floor planning, detailed placement and routing techniques for schematic generation of analog netlist	2008	-4.839679738564759	11.154997644037511	3768246
3768577	Embedded	test development for a third-version coldfire microprocessor	2000	-3.8440953817138284	11.078169027243582	3768604
3768964	Robotics	automatic detection of sticky clock gating equations.	2014	-3.871082268290805	10.083995986770999	3768991
3769451	Arch	algorithmic aspects in rf circuit simulation	2007	-3.719214098448965	10.581260420924204	3769478
3769733	Embedded	a new approach to linear connections building bist structure based on cstp structure	2004	-4.675876755220872	10.638062622446377	3769760
3770049	EDA	a simulation-based protocol-driven scan-test-design rule checker	1994	-4.197408773444699	11.264618916355385	3770076
3770865	EDA	search-space optimizations for high-level atpg	2005	-4.940427633916916	10.152599762302287	3770892
3771158	EDA	functional test selection based on unsupervised support vector analysis	2008	-4.385367205360359	10.799820860585568	3771185
3771196	Arch	optimization of structure and system latency in evolvable block-based neural networks using genetic algorithm	2014	-3.867661475291901	9.442035921932517	3771223
3771391	EDA	quilt: a gui-based integrated circuit floorplanning environment for computer architecture research and education	2005	-3.4752689100695027	11.027148332542987	3771418
3771395	EDA	a debugging method for repairing post-silicon bugs of high performance processors in the fields	2010	-4.389268154226094	11.076389490551417	3771422
3771982	EDA	quantum models and method for analysis and testing computing systems	2014	-5.1169073920077315	10.556939453820345	3772009
3772389	EDA	vlsi design and hardware implementation of high-speed energy-efficient logarithmic-map decoder	2015	-3.3723339439790907	10.609694551339206	3772416
3772449	EDA	comprehensive fault model and testing of cmos circuits	1984	-4.517430138247804	10.696850922972557	3772476
3773444	EDA	evolving robust digital designs	2002	-4.780714856999123	11.048363069324829	3773471
3775044	EDA	a new method to find developmental descriptions for digital circuits	2010	-5.0018043995516015	9.637490926346542	3775071
3775405	AI	a two-step hierarchical algorithm for model-based diagnosis	2006	-4.956581395909554	9.940509258620224	3775432
3777299	EDA	technology mapping for low leakage power with hot-carrier effect consideration	2002	-4.500503967285215	11.240782686116011	3777326
3778093	EDA	a novel tool for synthesis by direct mapping of asynchronous circuits from extended stg specifications	2018	-4.325275565959689	10.449000866676958	3778120
3778566	EDA	automatic insertion of fault-tolerant structures at the rt level	2001	-3.604411202236357	11.198856044095164	3778593
3779083	Robotics	model-based diagnosis of an automotive engine using several types of fault models	2002	-4.224571883072728	10.5611467621301	3779110
3779208	EDA	automated analog synthesis with an estimation of the distribution algorithm	2016	-5.2212988144701065	9.729894469587892	3779235
3779474	EDA	two-dimensional simulation of semiconductor technology and devices	1984	-3.50627578427872	10.162850396899849	3779501
3780458	EDA	an examination of prpg selection approaches for large, industrial designs	1998	-4.652476989431366	11.115432399373839	3780485
3781511	EDA	embedding hardware verification within a commercial design framework	1993	-3.4573225715677727	11.090956929575503	3781538
3781708	EDA	gatto: a genetic algorithm for automatic test pattern generation for large synchronous sequential circuits	1996	-4.534826092493163	10.131857947421095	3781735
3782158	EDA	synthesis of cmos analog circuit vhdl-ams descriptions using parameterizable macromodels	2013	-3.9060739766891315	11.039731145192956	3782185
3783773	EDA	a diagnosis algorithm for the bgm system level fault model	1984	-4.606928693714297	10.417917845321895	3783800
3784892	AI	method of diagnosing multiple stuck-at-faults in combinational circuits	1991	-4.767783339126024	10.505273022308558	3784919
3787152	DB	representing knowledge by neural networks for qualitative analysis and reasoning	1995	-4.213204947854041	10.318182715894864	3787179
3787272	Theory	evolving computer programs using rapidly reconfigurable field-programmable gate arrays and genetic programming	1998	-3.938632099564573	9.675073160364688	3787299
3787593	EDA	using regression analysis for ga-based atpg parameter optimization	1998	-5.167242904036335	9.955841082101426	3787620
3788088	SE	a benchmark diagnostic model generation system	2010	-4.412102182265931	10.570623803233104	3788115
3788115	Robotics	silicon-based non-volatile nano-electro-mechanical switch with controlled van der waals force	2015	-4.1302532310662885	10.777940228497473	3788142
3788289	EDA	analysis of experimental results on functional testing and diagnosis of complex circuits	1988	-4.181092808462851	10.726464521734233	3788316
3788336	EDA	clock domain crossing formal verification: a meta-model	2016	-3.5671455274873574	11.192506683861122	3788363
3788710	EDA	synthesizing circuits with implicit testability constraints	1995	-4.580754105795579	10.979530316772246	3788737
3788765	EDA	verification of delayed-reset domino circuits using atacs	1999	-3.9450218609619623	10.830559981795249	3788792
3789771	EDA	synthesis and verification of cyclic combinational circuits	2015	-5.1917975896282265	10.303410123013787	3789798
3790138	EDA	an application of digital computers to the synthesis of certain classes of sequential logic circuits	1974	-4.153090215475225	10.519649878503193	3790165
3790677	Embedded	a new self-diagnosing approach based on petri nets and correlation graphs for fault management in wireless sensor networks	2013	-4.8369799770193564	10.369678047229163	3790704
3791157	Embedded	consistency and satisfiability of waveform timing specifications	1991	-3.537526758626898	11.000849792310447	3791184
3793301	SE	synchronous dynamic memory test construction: a field approach	2000	-4.137468799284516	10.451633537873091	3793328
3793422	EDA	incremental symbolic construction for topological modeling of analog circuits	2013	-5.226231946340852	10.064912630085283	3793449
3793729	EDA	embedding matlab optimizers in simsides for the high-level design of σδ modulators	2018	-3.406921622536689	10.474304507422888	3793756
3793965	Logic	complete functional testing of hardware descriptions	2002	-3.8172693709836287	10.097810020377068	3793992
3794044	SE	designing a high-speed vector bust to meet the requirements of analog lsi testing.	1982	-3.573934800269412	10.103733682085423	3794071
3795660	EDA	evolution of digital circuits	2011	-4.089380070436083	10.651218902742773	3795687
3796656	EDA	thermal investigations of integrated circuits and systems at therminic'02	2003	-3.692852074190052	10.348382604177617	3796683
3796764	Arch	systematic validation of pipeline interlock for superscalar microarchitectures	1995	-4.063183082176391	11.167486385220707	3796791
3797336	EDA	assignment of global memory elements for multi-process vhdl specifications	1992	-3.4081558843449136	11.184410046728845	3797363
3798473	Logic	improved representatives for judging unrepairability and deciding economic repair solutions of memories	2009	-4.915745062017208	10.613362182004721	3798500
3798904	EDA	fast filter-based boolean matchers	2013	-4.757106982389501	10.42395021065636	3798931
3798980	EDA	integrating observability don't cares in all-solution sat solvers	2006	-4.8800660191068586	9.852409012043903	3799007
3799339	EDA	evolutionary failing-test generation for modern microprocessors	2011	-3.7547789513280416	11.249730340810881	3799366
3800495	EDA	symbolic simulation with approximate values	2000	-5.137396836809764	10.109911784515957	3800522
3801970	EDA	using genetic algorithm in the evolutionary design of sequential logic circuits	2011	-5.026545500074891	9.736933294051916	3801997
3803491	Logic	fast fault tree analysis for hybrid uncertainties using stochastic logic implemented on field-programmable gate arrays: an application in quantitative assessment and mitigation of welding defects risk	2017	-4.101399615864837	10.838390011440088	3803518
3804251	EDA	vhdl-ams and verilog-ams as alternative hardware description languages for efficient modeling of multidiscipline systems	2005	-3.4683971285440696	10.792490944738505	3804278
3804603	EDA	locating logic design errors via test generation and don't-care propagation	1992	-5.0290637363492925	10.8025914575927	3804630
3805222	EDA	parallel evolutionary graph generation on a pc cluster and its application to multiple-valued circuit synthesis	2002	-3.4272331320144014	9.645086553250456	3805249
3805264	EDA	mapping pipelined applications onto heterogeneous embedded systems: a bayesian optimization algorithm based approach	2009	-3.6917341869390827	9.4422309369046	3805291
3805760	EDA	test pattern generation for api faults in ram	1988	-5.032320984755391	10.601552845333645	3805787
3805981	EDA	combining multi-valued logics in sat-based atpg for path delay faults	2007	-4.9535972894691795	11.04996621966408	3806008
3806113	EDA	an energy-efficient floorplan driven high-level synthesis algorithm for multiple clock domains design	2015	-3.894587056481635	10.889828464442036	3806140
3806252	EDA	prediction of product layer cycle time using data mining	2013	-3.8180159313956663	10.27538175486269	3806279
3807478	EDA	interconnect modeling for timing, signal integrity and reliability	2001	-3.6566501722996287	10.30983184649236	3807505
3807780	Mobile	storage channel modelling in simulink	2003	-4.087505594956219	10.589287610299806	3807807
3808460	Robotics	is the concern for soft-error overblown?	2005	-4.087430350884788	10.74288880073417	3808487
3808518	EDA	automatic assertion generation for simulation, formal verification and emulation	2017	-4.5629000451754855	10.777027255255971	3808545
3809053	EDA	knowledge-based optimal iil generator from conventional logic circuit descriptions	1986	-4.5379629809447435	10.319353300325872	3809080
3809297	EDA	reduction of fault latency in sequential circuits by using decomposition	2007	-5.055543204541271	11.2199640340344	3809324
3809309	SE	constrained locating arrays for combinatorial interaction testing	2017	-4.927461521312248	10.036550800904338	3809336
3810192	EDA	input test data compression based on the reuse of parts of dictionary entries: static and dynamic approaches	2013	-4.929948910497237	11.142220044784427	3810219
3810614	EDA	structural methods for the synthesis of speed-independent circuits	1998	-5.0478399347972	9.860891683673179	3810641
3812070	Embedded	gatewaying ieee 1149.1 and ieee 1149.7 test access ports	2012	-3.406169518907358	11.08814429067796	3812097
3812261	Crypto	"""on the security of chaos based """"true"""" random number generators"""	2016	-4.22144970951378	9.459549693539897	3812288
3812342	EDA	cycle-based algorithm used to accelerate vhdl simulation	2000	-3.6589120969633866	11.03549546103106	3812369
3812814	NLP	design of easily testable microprocessors : a case study	1982	-3.6237755956886613	10.31005531878898	3812841
3814097	EDA	automating logic rectification by approximate spfds	2007	-5.055278319108738	10.235681323641572	3814124
3814308	EDA	accelerating rtl fault simulation through rtl-to-tlm abstraction	2011	-4.173144295397487	10.943436354404701	3814335
3814497	Embedded	vector-logical diagnosis method for soc functionalities	2008	-4.803674879522312	10.389121472788828	3814524
3814629	Visualization	semiconductor technology reaches middle age	1991	-3.428241235884093	10.2799292909518	3814656
3815384	EDA	lsi components modelling in a three-valued functional simulation	1978	-4.126110267364949	10.202715009110044	3815411
3815675	EDA	evolutionary repair for evolutionary design of combinational logic circuits	2012	-5.251742272325834	9.868453301928497	3815702
3815872	EDA	evolutionary discovering of the concept of the discrete state at the transistor level	2005	-4.29982476828876	10.035218533742526	3815899
3817359	EDA	diagnosis of realistic defects based on the x-fault model	2008	-5.006542588356952	11.170975733945838	3817386
3817362	EDA	hierarchical circuit verification	1985	-5.20402425611108	10.998000710652919	3817389
3818574	Crypto	the buffer limited quasi-consecutive retrieval file organization and its application to logic circuit layout	1981	-3.740689539645437	10.132861939231784	3818601
3820508	Graphics	bridging the genotype-phenotype mapping for digital fpgas	2001	-3.9491155396158932	10.355072784735276	3820535
3820550	Theory	a high speed efficient n x n bit multiplier based on ancient indian vedic mathematics	2003	-4.059628151083657	9.537074437654637	3820577
3821136	EDA	iddq test and diagnosis of cmos circuits	1995	-5.236670629588351	11.124580315400967	3821163
3822002	EDA	classes of diagnostic tests	1983	-4.683313561424986	10.408544576443367	3822029
3822676	Robotics	robustness of evolvable hardware in the case of fault and environmental change	2009	-4.456015637323427	9.949165037191092	3822703
3822932	Theory	branching programs provide lower bounds on the area of vlsi circuits	1991	-3.80911638881334	10.050965627447246	3822959
3823344	EDA	adaptive ga: an essential ingredient in high-level synthesis	2008	-4.686383685667847	9.452025922210574	3823371
3823349	EDA	a symbolic design system for integrated circuits	1982	-3.83328746105149	10.97922229630074	3823376
3823653	EDA	a parameterized cell-based design approach for digital-to-analog converters	2004	-4.306453781235444	11.27488670265598	3823680
3823698	EDA	trade-offs in scan path and bist implementations for rams	1994	-4.54573827432665	11.158764740587014	3823725
3823833	AI	simulation of non-linear magnetic circuits modelled using artificial neural network	1997	-3.7343773872801687	10.55680345239182	3823860
3823913	EDA	a novel failure detection circuit for sumple using variability index	2018	-3.871278590090871	9.998693487155649	3823940
3824132	EDA	an accurate model for ambiguity delay simulation	1990	-4.284065184580652	10.232819930842858	3824159
3825567	Robotics	evolvable hardware using genetic programming	2003	-4.042919976823404	10.225004745006256	3825594
3825609	EDA	cscw-based electromagnetic prediction and analysis of railway traction converter	2011	-4.0529646570691416	10.940753054189427	3825636
3825876	EDA	iccad-2012 cad contest in finding the minimal logic difference for functional eco and benchmark suite: cad contest	2012	-4.875885573396691	10.370215678890698	3825903
3825963	EDA	efficient constraint extraction for template-based processor self-test generation	2005	-5.274537821193883	10.52431410309048	3825990
3826288	EDA	test generation for fault isolation in analog circuits using behavioral models	2000	-5.185837753710191	11.107603538785384	3826315
3827672	EDA	the vpi-based combinational ip core module-based mixed level serial fault simulation and test generation methodology	2003	-3.8366182533370066	10.996442829227666	3827699
3828090	EDA	vamp: a vhdl-based concept for accurate modeling and post layout timing simulation of electronic systems	1996	-4.3995632339626525	11.227040807077868	3828117
3829127	EDA	reseeding-oriented test power reduction for linear-decompression-based test compression architectures	2016	-4.14340820896877	10.849955919216397	3829154
3830655	EDA	a design-for-verification technique for functional pattern reduction	2003	-3.6047724245755415	10.441896872469256	3830682
3831872	AI	a runtime reconfigurable implementation of the gsat algorithm	1999	-3.410556920394602	9.71823822596301	3831899
3832522	EDA	fast batch incremental netlist compilation hierarchical schematics	1991	-4.7603095283677455	10.418815253660476	3832549
3833111	EDA	using negative correlation to evolve fault-tolerant circuits	2003	-4.9430410170395085	9.888490764024038	3833138
3833229	EDA	ed68k. a design framework for the development of digital systems based on mc68000	2001	-3.4640698060517683	10.088702165521457	3833256
3833300	Logic	ordered ternary decision diagrams and the multivalued compiled simulation of unmapped logic	1994	-5.034811941502231	10.14624813363196	3833327
3833644	SE	clustering based evaluation of iddq measurements: applications in testing and classification of ics	2000	-5.203811686504199	11.169365123562574	3833671
3835263	EDA	r70-37 extensions of asynchronous circuits and the delay problem i. good extensions and the delay problem of the first kind	1970	-4.854567523870218	11.091493144850695	3835290
3836072	EDA	lores - logic reorganization system	1978	-3.671042383896068	10.838804143160845	3836099
3837074	EDA	hlsim - a new hierarchical logic simulator and netlist converter	1992	-4.623207029708247	10.778533281271207	3837101
3837564	EDA	on-line test vector generation from temporal constraints written in psl	2006	-3.683137874628293	11.066374481802841	3837591
3837630	EDA	a functional architecture for scalable quantum computing	2016	-3.7687665527527	9.607620417861837	3837657
3838216	Logic	symbolic boolean manipulation with ordered binary-decision diagrams	1992	-5.128243691819276	9.81223384366124	3838243
3838399	EDA	automatic test pattern generation can be solved as a constraint satisfaction problem	1993	-4.528103495228553	10.083656828354533	3838426
3839294	Arch	compensating resource fluctuations by means of evolvable hardware: the run-time reconfigurable functional unit row classifier architecture	2012	-4.0935029257884725	9.625758620722703	3839321
3839811	EDA	towards compositional coevolution in evolutionary circuit design	2014	-4.772091435502755	9.62115855251062	3839838
3841000	EDA	producibility awareness as a base for design automation development - analysis and synthesis approach to cost estimation	2006	-3.4638205857308937	10.715832559336873	3841027
3841135	EDA	bounds on net delays for physical design of fast circuits	1991	-3.774439547659677	10.047390884300134	3841162
3841195	EDA	hazards in pulse sequential circuits	1964	-4.253114195100621	10.164543702499554	3841222
3841347	EDA	transmission system tradeoffs in ring-structured digital systems	1976	-3.5074082902472745	10.020812199699083	3841374
3841381	EDA	effectiveness of microarchitecture test program generation	2000	-3.572380593795136	11.164256186787872	3841408
3842153	EDA	cartesian genetic programming for memristive logic circuits	2012	-4.545119397535523	9.726103118484954	3842180
3842692	EDA	ring-like testing of digital circuits	1991	-4.294173101372269	11.280260320523471	3842719
3842994	EDA	integrated circuit and system design. power and timing modeling, optimization, and simulation	2010	-3.58805353866679	10.703948685025978	3843021
3843351	EDA	exploiting hierarchy for multiple error correction in combinational circuits	2000	-5.082906772663689	10.192904962175774	3843378
3843432	EDA	layout-aware variability characterization of cmos current sources	2012	-4.266791403413265	10.811864631239299	3843459
3844048	Vision	a subpattern level inspection system for printed circuit boards	1998	-4.8465231845091346	10.434388464210564	3844075
3844331	EDA	early case splitting and false path detection to improve high level atpg techniques	2011	-5.179055385011093	10.486083407000256	3844358
3845659	Embedded	author's reply	2002	-4.650371976810373	9.986611117378189	3845686
3846803	Vision	fault diagnosis and test of dna sensor arrays by using ifa approach	2009	-5.109988005300634	11.2302035108519	3846830
3848516	Theory	a generalization of hybrid fault diagnosability	1987	-5.034419475566568	10.299339748629276	3848543
3848897	EDA	stg optimisation in the direct mapping of asynchronous circuits	2003	-5.2178034272191836	10.121898084997543	3848924
3849030	EDA	automated design debugging with maximum satisfiability	2010	-4.2792524813053765	10.399494923400876	3849057
3849247	EDA	a new research tool for intrinsic hardware evolution	1998	-3.813874011863138	11.106231338585527	3849274
3849353	EDA	incremental atpg methods for multiple faults under multiple fault models	2015	-5.191458110482622	10.247698000602966	3849380
3851617	EDA	a framework for hierarchical performance analysis	1991	-4.317873028817764	10.964084298662703	3851644
3852105	AI	sequential diagnosis by abstraction	2011	-4.947672246488027	9.9083643557154	3852132
3853279	EDA	design automation and the programmable logic array macro	1980	-4.169476575782396	11.059319100911134	3853306
3854378	EDA	on tri-state buffer inference in hdl synthesis	2001	-5.224872811215724	11.086742933614689	3854405
3854502	EDA	a multi-scenario high-level synthesis algorithm for variation-tolerant floorplan-driven design	2016	-3.7828783131006687	10.702408379228695	3854529
3854997	EDA	extracting functional modules from flattened gate-level netlist	2012	-4.450009261629531	10.742074442538529	3855024
3855475	Logic	approximate dependability analysis of a duplex-bus based diagnostic lan	1989	-5.126019744875923	9.989792369272745	3855502
3856256	SE	evolutionary design of generic combinational multipliers using development	2007	-4.788158535284588	9.572662417084812	3856283
3856667	EDA	fault diagnosis of digital switching networks	1989	-5.1924706484350684	10.579891216719028	3856694
3856845	EDA	logic modeling in waves	1990	-3.784746022898745	10.687205036526825	3856872
3857587	EDA	testability analysis in high level data path synthesis	1993	-3.6698080801814483	11.220267495822851	3857614
3859321	EDA	30ghz operation of single-flux-quantum arithmetic logic unit implemented by using dynamically reconfigurable gates	2016	-3.560588324978608	10.614511611781767	3859348
3859792	EDA	graphs of affine transformations, with applications to sequential circuits	1966	-4.135436504850468	9.909653970235984	3859819
3859880	EDA	design based analog testing by characteristic observation inference	1995	-5.225702329487363	10.85353225151675	3859907
3860439	EDA	fault diagnosis of bit-slice processor	1983	-4.926302475836104	11.188257691212973	3860466
3861860	EDA	verifying dynamic properties of nonlinear mixed-signal circuits via efficient smt-based techniques	2012	-4.225387518269029	10.447068427070416	3861887
3862000	Theory	construction of a long-period nonalgebraic and nonrecursive pseudorandom number generator	2002	-4.267425756992827	9.456574307251612	3862027
3862146	EDA	on evolution of relatively large combinational logic circuits	2005	-5.294120285714055	9.477297077829107	3862173
3863227	EDA	a parallel branch and bound algorithm for test generation	1990	-4.496127339483542	10.1430451706849	3863254
3863890	EDA	defect analysis and fault modeling in mos technology	1985	-3.9649587283037664	10.229691278160997	3863917
3864777	EDA	intrinsic evolution of large digital circuits using a modular approach	2008	-4.040053549575752	9.79381801147141	3864804
3865522	Logic	mixed-signal modeling with alec++: specific features of the hdl	2001	-3.5237491878480025	11.212220490101238	3865549
3865564	SE	early concept of classification test and contemporary approach to diagnostic test and combinatorial test	2014	-4.625196907181919	9.927753815727645	3865591
3866988	SE	analysis of multibackground memory testing techniques	2010	-5.264607815451934	10.727731879991346	3867015
3867105	EDA	efficient state space pruning in symbolic backward traversal	1994	-5.105768673678163	9.801303737599737	3867132
3867835	Embedded	an approach to minimizing functional constraints	2006	-5.0224096888324254	10.961583223476286	3867862
3867910	Arch	multi-layer software reliability for unreliable hardware	2015	-3.428189074393536	10.96715867473157	3867937
3868490	EDA	evolutionary synthesis of robust qca circuits	2013	-4.486359563948598	10.362301556180423	3868517
3869152	PL	the boolean logic tax	2016	-4.032801432647706	10.055084825332793	3869179
3869284	Robotics	a test pattern generation algorithm exploiting behavioral information	1998	-4.569393009909744	10.942578551419349	3869311
3869307	EDA	multi-objective genetic scheduling algorithm with respect to allocation in high-level synthesis	2000	-3.6562422466904207	9.451563579199815	3869334
3871150	Logic	enhanced verification by temporal decomposition	2009	-5.093107952757131	10.21696236514651	3871177
3872151	EDA	a rule-based design-for-testability rule checker	1991	-4.438370335885198	10.72255685942068	3872178
3873129	EDA	efficient technique to reduce gate evaluations and speed up fault simulation	1993	-4.057613084209655	10.259556328613597	3873156
3876206	Embedded	diagnosable systems for intermittent faults	1978	-5.1273513032973375	9.954330169492852	3876233
3876435	Logic	a true random number generator based on meta-stable state	2018	-3.824709301042897	9.561978735544391	3876462
3876760	HPC	efficient techniques for the analysis of algorithm-based fault tolerance (abft) schemes	1996	-4.9225135351572575	10.174999549383015	3876787
3876939	EDA	functional broadside tests for embedded logic blocks	2012	-5.1550917475033655	11.06086767394028	3876966
3876993	EDA	a novel method towards time-efficient fault analysis of analog and mixed-signal circuits	2017	-5.0594314012031445	11.096371972397916	3877020
3877084	Robotics	automatic modeling of switch-level networks using partial orders	1988	-4.908715100885441	10.321163264886586	3877111
3877538	EDA	a dft methodology for high-speed mcm based on boundary scan techniques	1998	-3.6630841734306863	10.287589666036263	3877565
3877799	EDA	a flexible implementation of the pso algorithm for fine- and coarse-grained reconfigurable embedded systems	2013	-3.5081766881328664	9.373665633877618	3877826
3878131	EDA	advanced hardware architecture of a system of interconnections in a modern commutation system	2009	-3.6931109683162138	11.1161655190348	3878158
3878143	AI	test sequencing in modular systems	1989	-4.642513782897954	9.835574740634051	3878170
3878288	EDA	pattern-restricted design at 10nm and beyond	2014	-4.088462154574392	10.576643913271038	3878315
3878407	EDA	rtl optimiza: from control data flow graph to logic circuit	1992	-4.344007433243272	10.759390095892622	3878434
3878677	Mobile	fault diagnosis in combinational tree networks	1975	-4.933498832571878	10.246081888734247	3878704
3878928	EDA	initializability analysis of synchronous sequential circuits	2002	-5.179390964400438	9.749699317280037	3878955
3879774	EDA	structural bist insertion using behavioral test analysis	1997	-4.7999445608316735	10.370736655302789	3879801
3879890	HPC	paper: an efficient algorithm for mapping vlsi circuit simulation programs onto multiprocessors	1991	-3.798188294791344	9.746214080654	3879917
3880109	EDA	deep-submicron challenges	2002	-3.725764177888953	10.39617848787458	3880136
3880259	EDA	an asynchronous scan path concept for micropipelines using the bundled data convention	1996	-3.997926001845838	11.178114769586427	3880286
3881229	EDA	reverse engineering camouflaged sequential circuits without scan access	2017	-5.0021370763190856	10.115510196450684	3881256
3882274	EDA	impedance calculation based method for ac fault analysis of mixed-signal circuits	2016	-5.0369524313184835	11.196436698834141	3882301
3882392	Embedded	electrical characterization of megabit drams, part 1: external testing	1991	-3.904653630977857	10.991750360847382	3882419
3883618	SE	the aetg system: an approach to testing based on combinatiorial design	1997	-4.4247597467684745	9.53209845012582	3883645
3883881	EDA	automatic layout design of plastic injection mould cooling system	2005	-4.3415110089804285	10.582877250893668	3883908
3885615	NLP	investigation of reproducibility and repeatability issue on eft test at ic level to microcontrollers	2013	-3.8117128144300927	10.324145154021988	3885642
3885755	EDA	an evolutionary approach for reducing the switching activity in address buses	2003	-4.512196040944828	10.883949170586712	3885782
3885826	EDA	on the temporal equivalence of sequential circuits	1992	-5.095306369730258	10.091426901072188	3885853
3885893	EDA	approximate symbolic model checking using overlapping projections	1999	-3.690541635576861	10.338767960842619	3885920
3887312	ML	analytic methods to calculate fault trees with loops - restrictions of application and solution uniqueness	2016	-5.18184344074524	9.771280426726928	3887339
3887591	EDA	the effects of backdriving integrated circuits : an accurate electro-thermal model	1985	-3.7606356988404936	10.251077066205166	3887618
3887926	EDA	design and test economics - an extra dimension	1997	-3.4391741993869505	9.971272590560996	3887953
3888356	EDA	a platform for placement of analog integrated circuits using satisfiability modulo theories	2016	-4.5018472523392665	9.791525681717856	3888383
3889137	EDA	performance driven global routing through gradual refinement	2002	-3.5941753000467456	10.003181876685794	3889164
3890181	EDA	march lr: a test for realistic linked faults	1996	-4.92232605136265	11.14162221027453	3890208
3890412	Embedded	repair of combinational units	2014	-5.072897547422254	10.81429447998315	3890439
3891227	EDA	skew violation verification in digital interconnect signals based on signal addition	2014	-3.76777655900458	9.935924712346383	3891254
3891369	EDA	role of circuit representation in evolutionary design of energy-efficient approximate circuits	2018	-3.8526848119944734	9.886022221009332	3891396
3891841	EDA	a hash-based approach for functional regularity extraction during logic synthesis	2007	-4.6992017071863215	11.111771044394972	3891868
3892822	Crypto	synthesis of large controllers using rom or pla generators	1992	-3.5557539431962395	10.06263421588173	3892849
3893208	EDA	on-line testing of digital vlsi circuits at register transfer level using high level decision diagrams	2017	-4.97231298284495	11.073453214089199	3893235
3893503	EDA	function search from behavioral description of a digital system	1987	-4.3895979465339146	9.79408895932141	3893530
3894745	EDA	optimized datapath design by evolutionary computation	2003	-3.8887783675124377	10.418061523342717	3894772
3896184	Embedded	ams-rf test quality: assessing defect severity.	2018	-5.028441104257119	11.18847861795591	3896211
3896319	Arch	a self-sensing tristate pad driver for control signals of multiple bus controllers	1999	-3.791230158189622	10.922602656686184	3896346
3896537	EDA	knapsim - run-time efficient hardware-software partitioning technique for fpgas	2015	-3.7463142586010023	10.082286284263027	3896564
3896577	Embedded	checkpointing of rectilinear growth in dna self-assembly	2008	-4.514774302553501	10.093414877688804	3896604
3898046	EDA	psi: a symbolic layout system	1984	-3.835958580749976	11.248469145629775	3898073
3898132	EDA	kahlua: a hierarchical circuit disassembler	1987	-4.682994649350459	10.775872410038529	3898159
3898863	EDA	generation of i/o sequences for a high-level design from those in post-silicon for efficient post-silicon debugging	2010	-3.811396708369585	10.864248977071831	3898890
3900463	SE	an area-efficient scalable test module to support low pin-count testing	2016	-3.7807451115070863	10.839969108196282	3900490
3900546	SE	a fault injection technique for vhdl behavioral-level models	1996	-3.9642628103831137	10.9435878458185	3900573
3901369	HCI	an approach to accelerated life tests of electronic components	2013	-3.9416059307214	10.557804019124994	3901396
3902256	EDA	portable parallel test generation for sequential circuits	1992	-4.043381000670643	10.990057063358087	3902283
3904198	SE	acceleration techniques of multiple fault test generation using vector pair analysis	1995	-4.6271980848838625	10.169292811463997	3904225
3904357	SE	advanced techniques for the creation and propagation of modules in cartesian genetic programming	2008	-4.4258923205229745	9.797036838645234	3904384
3905344	EDA	incremental event-driven simulation of digital fet circuits	1993	-4.167188342951274	10.959535651121788	3905371
3905429	EDA	very fast fault simulation for voltage stuck-at faults in analog/digital mixed circuit	1995	-4.6154003870085685	10.672406372180314	3905456
3906152	EDA	intrinsic evolvable hardware used for fault tolerance systems	2012	-4.1665548307675015	9.885020969442527	3906179
3906504	EDA	on the generation of compact test sets	2013	-5.244834401260816	10.414538619960949	3906531
3909344	EDA	combinational circuit atpg using binary decision diagrams	1993	-4.828365015233499	10.468207810300832	3909371
3909670	Graphics	a new approach to hierarchical adaptation using sequence-control based on cell interactions	1991	-4.511205908485673	10.567618830665023	3909697
3910350	SE	behavioral simulation of vlsi test system aids debugging and analysis of test programs	1984	-3.634914749852008	11.19983674627974	3910377
3910514	EDA	algorithms and software tools for ic yield optimization based on fundamental fabrication parameters	1986	-4.015548253432952	10.744196232230845	3910541
3910699	EDA	structured synthesis of mems using evolutionary approaches	2008	-5.119304273753149	9.805138979565015	3910726
3911712	EDA	trigger circuit of hardware trojan based on up/down counter	2015	-3.922907048012141	10.12436888010616	3911739
3912469	EDA	flexible two-level boolean minimizer boom-ii and its applications	2006	-4.996200147608919	10.431586465337192	3912496
3913500	EDA	an effective fault simulation method for core based lsi	1997	-5.2186969495627435	10.794573566630634	3913527
3913735	Theory	generation of shortest test sequences for detecting individual faults of sequential circuits	1979	-4.194995964906473	10.095959865407256	3913762
3916546	EDA	saturn: an automatic test generation system for digital circuits	1986	-4.158569561112329	10.477018754772358	3916573
3917060	AI	on the extension and applicability of the p-graph modeling paradigm to system-level diagnostic problems	2005	-4.595535945309595	10.623612969116447	3917087
3917128	EDA	assignment stack shrinking	2010	-4.596548298029117	9.685078481382511	3917155
3917610	EDA	vlsi implementation of a self-checking self-exercising memory system	1991	-5.09659079216114	10.784022148266043	3917637
3918193	EDA	minimizing pattern count for interconnect test under a ground bounce constraint	2003	-4.59697078643136	10.755639958073036	3918220
3918849	EDA	bi-decomposition of function sets using multi valued logic	2003	-4.07967157531298	9.53636130460936	3918876
3919592	EDA	synthesis of combinational circuits from the truth tables in “kovcheg” cad design flow	2016	-4.201887619974899	10.88253401790077	3919619
3919865	EDA	testability analysis based on the identification of testable blocks with predefined properties	2007	-3.9640831298737234	11.022730809628733	3919892
3920430	EDA	automatic and correct register transfer level annotations for low power microprocessor design	2012	-3.789776955189025	11.027647136575803	3920457
3920608	NLP	test generation for accurate prediction of analog specifications	2000	-5.278111039553868	10.985727646527476	3920635
3920900	EDA	computer-aided failure analysis of vlsi circuits using i/sub ddq/ testing	1993	-5.1222306775568365	11.13536457118602	3920927
3923135	EDA	fuzzy logic based guidance to graph grammar framework for automated analog circuit design	2009	-4.5228158425619815	10.208755150663542	3923162
3925037	SE	assessment of redundant systems with imperfect coverage by means of binary decision diagrams	2008	-5.111804612287968	10.401543337454301	3925064
3926267	EDA	synthesis of cmos analog cells using amigo	2003	-4.630029090374606	10.38630531532054	3926294
3926584	EDA	absynth: a comprehensive approach for full front to back analog design automation	2018	-3.6991258015527655	11.245356430529338	3926611
3928741	Arch	improve speed path identification with suspect path expressions	2013	-5.232671868610663	11.013703473317678	3928768
3929181	EDA	the simulation strategy and realization on hardware circuit	2008	-3.919635827835697	11.135738310662155	3929208
3930162	EDA	delay testing using a matrix of accessible storage	1993	-4.8645889349958376	11.200578318171694	3930189
3930488	PL	synapse: an expert system for vlsi design	1986	-3.4121482288990124	10.850222025383976	3930515
3930609	Embedded	live demonstration: cascades. 1: a flow-graph-based symbolic analyzer	2010	-4.595661898495963	10.04463170627938	3930636
3931096	EDA	dae2fsm: automatic generation of accurate discrete-time logical abstractions for continuous-time circuit dynamics	2012	-3.988508655671438	10.920281372782254	3931123
3931359	Robotics	offering memory efficiency utilizing cellular automata for markov tree based web-page prediction model	2007	-4.530346662929438	9.677197158656258	3931386
3931437	EDA	accurate simulation environment for signal isolation in mixed-signal design	2005	-3.74746683751432	11.214107182947254	3931464
3932293	EDA	adaptive logic circuits based on net-list evolution	2000	-3.835878580800961	10.016184952935555	3932320
3933295	NLP	design of an efficient weighted random pattern generation system	1994	-4.914747926437464	10.273669672635446	3933322
3933870	EDA	symbolic modeling and evaluation of data paths	1995	-3.5503535833384263	10.864183246133623	3933897
3933948	SE	march ss: a test for all static simple ram faults	2002	-5.0154619332825705	11.132917885386298	3933975
3934130	Visualization	synthesis of diagnosable fet networks	1973	-4.686515207502584	10.648031437705377	3934157
3934440	Visualization	computer diagnosis using the blocking gate approach	1971	-4.105069274045617	9.905590037856683	3934467
3934877	Logic	unreachable code identification for improved line coverage	2015	-5.137181941129962	10.23234424053696	3934904
3935133	EDA	extrinsic evolvable hardware on the risa architecture	2007	-4.0629860069999735	10.205712574243917	3935160
3935136	AI	enumeration of valid partial configurations	2011	-4.74998374730077	9.734419626549704	3935163
3935187	Embedded	a data mining approach to incremental adaptive functional diagnosis	2013	-4.798760529935922	9.900459450500165	3935214
3935257	NLP	self-testing in bit serial vlsi parts: high coverage at low cost	1983	-4.071732875184388	11.027881011283501	3935284
3935545	EDA	evolution based synthesis of analog integrated circuits and systems	2004	-5.181593891512266	9.82854931549584	3935572
3936654	EDA	a rule-based logic circuit synthesis system for cmos gate arrays	1986	-4.251272752264667	10.71573817564607	3936681
3937207	EDA	modeling design constraints and biasing in simulation using bdds	1999	-5.275351821562687	10.297055514350124	3937234
3937837	EDA	single-level wiring for cmos functional cells	1991	-4.153853629588209	10.603845347395476	3937864
3938369	Crypto	exploring knowledge schemes for efficient evolution of hardware	2004	-3.917209998075339	10.621173821084199	3938396
3938503	EDA	a layout verification system for analog bipolar integrated circuits	1983	-4.757922940766579	10.823336022071869	3938530
3938511	Robotics	co-evolution for communication: an ehw approach	2007	-4.1657177502794696	9.814858246877623	3938538
3938619	EDA	test generation based on high-level assertion specification for powerpctm microprocessor embedded arrays	1998	-3.9028211513084567	11.001342815660145	3938646
3938627	NLP	shaping forms on the web with a collective memory	2008	-3.6200175313374183	10.316622239074484	3938654
3938781	EDA	test generation for designs with on-chip clock generators	2009	-5.130208619437512	10.982962414841866	3938808
3939072	EDA	hierarchical timing analysis using conditional delays	1995	-5.089625404580403	10.665827746148391	3939099
3940311	EDA	inverting martin synthesis for verification	2013	-3.4782031236716278	10.74872049768783	3940338
3940920	Theory	minimal march tests for unlinked static faults in random access memories	2005	-5.2020014632422615	10.672232066542852	3940947
3941288	EDA	poirot: applications of a logic fault diagnosis tool	2001	-4.766369281041536	10.514368127727222	3941315
3941789	EDA	design and analysis of electronic circuits	1967	-4.9426550370096765	10.395330361300074	3941816
3944415	EDA	defect-oriented mixed-level fault simulation of digital systems-on-a-chip using hdl	1999	-4.9409890551990925	10.705778323318533	3944442
3945206	Graphics	mosfet model with a small set of parameters for electronic engineering education	2001	-4.434071224983665	10.907264102329625	3945233
3945580	ML	correct diagnosis of almost all faulty units in a multiprocessor system	1999	-5.155554273032059	9.818975126480098	3945607
3945619	EDA	increasing the deducibility in cnf instances for efficient sat-based bounded model checking	2005	-4.8839697181987685	9.724819709116256	3945646
3946202	EDA	a word-level graph manipulation package	2001	-4.207056947194428	10.516117242780618	3946229
3946597	Arch	sub-faults identification for collapsing in diagnosis	2006	-5.08990205174391	10.42934400584087	3946624
3947040	EDA	on the adequacy of deriving hardware test data from the behavioral specification	1996	-3.8962230367085837	10.9334424825939	3947067
3948223	EDA	a diagnostic fault simulator for fast diagnosis of bridge faults	1999	-5.169327938735979	10.745303771365721	3948250
3949427	EDA	incremental sat instance generation for sat-based atpg	2008	-4.840151131659422	9.91675195895832	3949454
3949748	Mobile	cdma2000® revision d reverse link enhancements	2004	-3.7911283040272514	10.522103444662324	3949775
3951032	EDA	on the nature and inadequacies of transport timing delay constructs in vhdl descriptions	1996	-4.544919639957404	10.632088029394712	3951059
3951368	Theory	separated random number generators for virtual machines	2017	-3.8933947184546565	9.400423829875017	3951395
3951860	EDA	2d decomposition sequential equivalence checking of system level and rtl descriptions	2008	-5.261241267262101	9.899888983039954	3951887
3951973	EDA	dsp system synthesis including variable data path width	1994	-4.542296656533765	10.93149802091238	3952000
3952067	EDA	an efficient filter-based approach for combinational verification	1999	-5.035921692739351	10.002225501524055	3952094
3952786	EDA	formal verification of partial good self-test fencing structures	2007	-4.258985400736751	11.017357617642338	3952813
3953121	Vision	design of q-parallel lfsr-based syndrome generator	2015	-4.052241832911573	9.725803034376355	3953148
3956017	EDA	de-loc: design validation and debugging under limited observation and control, pre- and post-silicon for mixed-signal systems	2016	-5.1617192735340485	11.173175176167163	3956044
3956417	EDA	on combining off-line bist and on-line control flow checking	1992	-4.377063193525675	10.36468443887377	3956444
3958064	EDA	verification-guided voter minimization in triple-modular redundant circuits	2014	-5.171467775900861	10.39974286414449	3958091
3958122	EDA	"""""""designer"""" logic and symbols with logic cell arrays"""	1987	-4.513102083409357	10.704283506631489	3958149
3958288	SE	detecting intra-word faults in word-oriented memories	2003	-5.050686208832087	10.7125264686474	3958315
3958747	EDA	behavioral test generation for the selection of bist logic	2002	-4.917195306038842	10.934145458256364	3958774
3959583	EDA	introducing ddl	1974	-3.9427632290197634	11.256672954161608	3959610
3960051	EDA	functional verification coverage vs. physical stuck-at fault coverage	1998	-4.618899650365409	10.704208816465187	3960078
3960399	EDA	a projection-based decomposition in ehw method for design of relatively large circuits	2014	-5.060005503176812	9.62683549131397	3960426
3960475	EDA	advanced lilac - an automated layout generation system for mos/lsis	1974	-4.2517993540161845	10.782610650504882	3960502
3960710	Embedded	hardware-in-the-loop evolution of a 3-bit multiplier	2004	-4.244815688610071	10.162311315769397	3960737
3960820	Theory	don't care minimization of bmds: complexity and algorithms	2001	-5.229814996310028	10.11269383769683	3960847
3962232	EDA	use of symbolic analysis in analog circuit synthesis	1995	-5.192085716601891	10.560749760281897	3962259
3962280	HCI	efficient input support selection for sub-functions in functional decomposition based on information relationship measures	1999	-4.7859539499389125	9.483730071378645	3962307
3962403	EDA	partial scan and symbolic test at the register-transfer level	1995	-5.164201124135923	10.514610758372744	3962430
3962701	EDA	logic optimization for asynchronous si controllers using transduction method	2002	-3.9763924584201167	9.924895635950463	3962728
3963085	EDA	an efficient switching network fault diagnosis for reconfigurable vlsi/wsi array processors	1995	-5.047879201395203	11.279206315553965	3963112
3963307	Robotics	self-configuration of defective cellular arrays	1987	-3.371089799767815	10.075526171977083	3963334
3964485	EDA	on acceleration of sat-based atpg for industrial designs	2008	-4.920256895243755	9.746931501541948	3964512
3965128	EDA	application of fail-safe multiple-valued logic to control of power press	1992	-4.35585589881715	10.602704442629452	3965155
3965734	EDA	a symbolic rtl synthesis for lut-based fpgas	2009	-4.2187203083545075	10.797890810008353	3965761
3966046	Logic	design of bit-parallel multiplier based on programmable cellular automata.	2003	-3.5225781084078904	10.246277390354331	3966073
3966302	EDA	mltimer: leakage power minimization in digital circuits using machine learning and adaptive lazy timing analysis	2018	-4.907654819640013	11.269002523681396	3966329
3966465	EDA	description and reasoning of vlsi circuit in temporal logic	1984	-4.406630009693719	10.16311247298089	3966492
3968936	EDA	synthesis of asm-based self-checking controllers	2001	-5.263318618973165	11.056756332269693	3968963
3969013	EDA	testing of three-stage switching networks for coupling faults	1992	-5.266816845727966	11.251328755905735	3969040
3969272	EDA	minimization of vote operations for soft error detection in dmr design with error correction by operation re-execution	2018	-4.237303161695023	10.55851139825935	3969299
3969298	EDA	generalised cmos - a technology independent cmos ic design style	1985	-4.2704880210296805	11.113381400501027	3969325
3969312	EDA	functional test generation for finite state machines	1990	-5.1944715318595	10.721341694941223	3969339
3969541	EDA	application of genetically engineered finite-state-machine sequences to sequential circuit atpg	1998	-5.1190506427119375	10.492300244767454	3969568
3970899	EDA	symbolic simulation heuristics for high-level hardware descriptions including uninterpreted functions	2004	-4.165309136986882	9.877339764530149	3970926
3972553	EDA	toward an expert system for logic circuit synthesis	1987	-3.868883047768419	9.751916091660064	3972580
3972756	EDA	automated design and insertion of optimal one-hot bus encoders	2007	-5.177240482506606	11.076477967709572	3972783
3972785	EDA	rt-level deviation-based grading of functional test sequences	2009	-5.008848549330409	10.999422858655873	3972812
3974183	EDA	a formal approach to design-rule checking	1987	-4.846858255975099	10.304952428358717	3974210
3974222	EDA	a tool for measuring quality of test pattern for lsis' functional design	1995	-4.7635278846739855	10.723359965345356	3974249
3974597	EDA	formal verification of sequential circuits using reasoning techniques	1999	-4.037908224733712	10.130425686696826	3974624
3974790	EDA	accelerated fault simulation and fault grading in combinational circuits	1987	-5.228085222332182	10.590537098297279	3974817
3975332	Theory	correct diagnosis of almost all faulty units in a multiprocessor system	1998	-5.127291630740973	9.80365966802842	3975359
3976381	EDA	stuck-open fault detectabilities of various tpg circuits for use in two-pattern testing	1995	-4.999423107770533	10.651491313699493	3976408
3977146	EDA	a milp-based approach to path sensitization of embedded software	2009	-3.4064939901871005	11.004474662980423	3977173
3977293	EDA	automatic test plan generation for analog and mixed signal integrated circuits using partial activation and high level simulation	1993	-4.740509538267677	11.03528597282263	3977320
3977478	EDA	bdd based method for fast equivalence checking	2004	-4.3090072467990295	9.939162206549193	3977505
3978398	Robotics	evolvable 2d computing matrix model for intrinsic evolution in commercial fpgas with native reconfiguration support	2011	-3.9695161506436976	10.068839391624394	3978425
3980205	Vision	delay testing with double observations	1998	-5.273600498412258	9.767675530121867	3980232
3981675	EDA	design by similarity using transaction modeling and statistical techniques	1991	-3.6437272622043992	11.020828080442092	3981702
3981924	EDA	automatic multi-stage clock gating optimization using ilp formulation	2012	-3.767816183266627	10.816691233399023	3981951
3982045	EDA	on test generation for iddq testing of bridging faults in cmos circuits	1991	-4.876382954269278	11.179466943418722	3982072
3982388	EDA	timing model extraction of hierarchical blocks by graph reduction	2002	-4.829090882090949	10.955962225847163	3982415
3982498	EDA	analysis of mixed-signal systems with affine arithmetic	2005	-4.1885373661706735	10.129281700962006	3982525
3983321	EDA	a formal approach for debugging arithmetic circuits	2009	-4.84971790700564	10.358202731124633	3983348
3983613	EDA	automata for learning sequential tasks	1998	-5.211215383454701	10.007509400542721	3983640
3985289	EDA	an advanced clonal selection algorithm with ad-hoc network-based hypermutation operators for synthesis of topology and sizing of analog electrical circuits	2008	-5.192588714266137	9.589328636876893	3985316
3985392	EDA	a hierarchical timing simulation model	1986	-3.967349642023944	10.650730613267587	3985419
3986002	EDA	a fast and memory-efficient diagnostic fault simulation for sequential circuits	1994	-5.215342232641262	10.591144283388989	3986029
3986183	EDA	a state-machine synthesizer -- sms	1981	-3.5578736716221036	10.76641475269949	3986210
3986520	EDA	a prototype framework for knowledge-based analog circuit synthesis	1987	-4.3329655969260354	10.69232125173116	3986547
3986662	EDA	technology migration of analogue cmos circuits using hooke-jeeves algorithm and genetic algorithms in multi-core cpu systems	2013	-4.2065968310008435	9.896030896695756	3986689
3986922	NLP	reducing electromagnetic interference using globally asynchronous locally synchronous approach	2010	-3.58791308448025	10.211209814704317	3986949
3987069	EDA	automation of switch insertion and power network generation in 28 nm power-switched designs	2012	-4.29230205199557	10.939427314867649	3987096
3987170	EDA	system level signal and power integrity analysis methodology for system-in-package applications	2006	-3.3959070529764075	11.181354486172047	3987197
3987658	HCI	evolution-based automated reconfiguration of field programmable analog devices	2002	-4.940309586700471	9.925884015740609	3987685
3988829	Robotics	simultaneous multiple response in associative memories and readout of the detector matrix	1966	-3.6762048474828415	10.592280040508971	3988856
3989007	PL	a genetic algorithm based approach for multi-objective data-flow graph optimization	1999	-4.204422609627455	9.596424799168627	3989034
3989180	EDA	fast fault simulation in combinational circuits: an efficient data structure, dynamic dominators and refined check-up	1992	-5.1848075816624615	10.524759916528113	3989207
3989972	EDA	fast-sc: fast fault simulation in synchronous sequential circuits	1993	-5.152966736671874	10.853753767266165	3989999
3990562	EDA	high-level decision diagram based fault models for targeting fsms	2006	-5.020485752682089	10.684469345602057	3990589
3991383	SE	an information retrieval system for the analysis of systematic defects in vlsi	2004	-4.50920480482994	11.266145937608757	3991410
3991850	EDA	an approach for low power design of power gated finite state machines considering partitioning and state encoding together	2012	-5.069026895358777	11.27464992685848	3991877
3992058	EDA	automatic synthesis of boolean expression and error detection from logic circuit sketches	2017	-4.2164459564732795	10.633301395195064	3992085
3993125	Robotics	extended framework for system simulation with affine arithmetic	2012	-4.245264553720924	9.99475274026186	3993152
3993472	SE	combining functional and structural approaches for switched-current circuit testing	2000	-4.7099048658340354	11.202620445818008	3993499
3993484	EDA	efficient multiobjective synthesis of analog circuits using hierarchical pareto-optimal performance hypersurfaces	2005	-5.230371670524099	10.213013839381636	3993511
3993728	Robotics	multi-objective genetic algorithm implemented on a stm32f microcontroller	2018	-3.401236898022713	9.940059081051174	3993755
3994391	EDA	learning for evolutionary design	2003	-5.044267075077505	10.018935954658863	3994418
3994404	EDA	tmeas, a testability measurement program	1979	-4.615759107848118	10.781942537425705	3994431
3994462	EDA	testing of 1tnr rram array with sneak path technique	2016	-4.01923499454601	10.679535200270372	3994489
3994605	AI	qualitative circuit models in failure analysis reasoning	1999	-4.5044796864838	9.827641336510382	3994632
3994676	SE	automatic validation test generation using extracted control models	2000	-4.327767202015096	10.934479959709416	3994703
3994851	EDA	asynchronous qdi circuit synthesis from signal transition protocols	2015	-3.967491671103781	11.062554271333537	3994878
3995941	EDA	an expert solution to functional testability analysis of vlsi circuits	1993	-4.13728143904787	10.621940336850184	3995968
3996963	EDA	synthesis of 3d asynchronous state machines	1992	-4.586068123063925	11.051201766407917	3996990
3998521	EDA	an integrated system for computer design	1975	-3.4672308325152272	11.149892377748882	3998548
3999194	Visualization	an expert tool for automatic visual vlsi reverse engineering	1993	-3.5427962624249942	9.969146178387378	3999221
3999387	EDA	a simplification heuristic for large flow tables	1970	-5.097690483628055	10.416695369715843	3999414
3999589	EDA	kansys: a cad tool for analog circuit synthesis	1996	-4.233490579843519	10.904728512925944	3999616
4000240	Robotics	closing the loop: an expanding role for ate in semiconductor manufacturing	1982	-3.781594293896048	9.955087651157443	4000267
4000783	EDA	a case-based reasoning approach for the automatic generation of vhdl-ams models	2008	-3.5356047400869275	10.684648690726744	4000810
4000902	Arch	efficient architecture for island genetic algorithm in reconfigurable hardware	2012	-3.8617053200504827	9.438644286616586	4000929
4001350	EDA	accurate whole-chip diagnostic strategy for scan designs with multiple faults	2006	-5.248100350014008	10.78315029446569	4001377
4001933	EDA	an observability-based code coverage metric for functional simulation	1996	-4.534239644498638	10.599068752769304	4001960
4002732	SE	a design technique of tsc checker for borden's code	1997	-5.239789845228321	10.225470555777756	4002759
4002878	EDA	a new test pattern generation system	1980	-3.9898314364478726	11.244089107849566	4002905
4003958	NLP	dedicated floorplanning engine architecture based on genetic algorithm and evaluation	2006	-3.7410187726618127	10.021851229771471	4003985
4004538	DB	an analytical framework for error modeling of approximate adders	2016	-3.610284805342107	9.877182366323083	4004565
4004588	Robotics	object oriented lisp implementation of the cheops vlsi floor planning and routing system	1991	-4.0364848491364045	10.578086133773905	4004615
4006509	Robotics	tests with fault-localizing capabilities improve system level diagnosis	1984	-4.246357544165454	10.706445522467874	4006536
4006774	EDA	to sat or not to sat: scalable exploration of functional dependency	2010	-4.828902374038034	9.656477575300043	4006801
4007836	Arch	a 1600-mips parallel processor ic for job-shop scheduling	2005	-3.650058839949845	10.11050064479122	4007863
4008062	EDA	a gate-level reconfigurable monte carlo processor	1993	-3.4954421950309182	10.97863571210346	4008089
4008678	EDA	the pseudo-exhaustive test of sequential circuits	1989	-5.121723780346375	11.129395036493175	4008705
4008983	EDA	genetic learning for combinational logic design	2005	-5.045498550835473	9.820116645277917	4009010
4009224	EDA	a plan-generation-evaluation framework for design space exploration of digital systems design	2006	-4.206909204374521	10.798355630104409	4009251
4012001	EDA	a novel stuck-at based method for transistor stuck-open fault diagnosis	2005	-5.151164691448347	11.273415522318412	4012028
4012114	HCI	a note on magnetic shift registers	1960	-3.8858867575223743	9.658012187518343	4012141
4012296	EDA	directed symbolic execution for vlsi circuits	2015	-4.353778936049748	10.954631747987078	4012323
4012640	SE	reducing the complexity of defect level modeling using the clustering effect	2000	-4.706570820999978	10.331916347056003	4012667
4013987	EDA	delay defect diagnosis methodology using path delay measurements	2011	-5.269760493008112	11.158910623815231	4014014
4016173	Theory	nature inspired arithmetic in speed independent circuit	2010	-3.802031647703024	9.750838039545602	4016200
4016922	Arch	hazard checking in pipelined processor designs using symbolic model checking	1999	-3.6601896140093455	10.834206726728688	4016949
4017224	SE	evaluating ftre's for dependability measures in fault tolerant systems	1995	-5.227525131390033	10.367946830853347	4017251
4017415	SE	embedded software validation: applying formal techniques for coverage and test generation	2006	-3.941657064329116	10.914747852577452	4017442
4018020	EDA	testing cmos vlsi: tools, concepts, and experimental results	1985	-4.0362768833895295	10.736701041219106	4018047
4019527	Theory	the problem of on-line testing methods in approximate data processing	2006	-5.23845359771697	10.564270083729383	4019554
4019781	EDA	deadlock detection in conditional asynchronous circuits under mismatched branch selection	2015	-4.989722799815072	10.41297774131799	4019808
4020474	EDA	ultimate-speed adders	1963	-3.5815816840537757	9.842306558525033	4020501
4021092	Robotics	dynamic control of entropy and power consumption in trngs for iot applications	2018	-3.826891556382756	9.704639443069649	4021119
4021100	EDA	design of voltage multiplier circuits using artificial intelligence techniques	1990	-3.863456758645152	10.35763294245108	4021127
4021163	EDA	high-level test generation for vlsi	1989	-4.192494270532799	10.891893745734803	4021190
4021261	SE	genetic algorithms: the philosopher's stone or an effective solution for high-level tpg?	2003	-4.928977055733356	9.521898388616993	4021288
4021493	EDA	a parallel bit map processor architecture for da algorithms	1981	-4.715054325058098	11.148005154899638	4021520
4021863	EDA	electron beam tester aided fault diagnosis for logic circuits based on sensitized paths	1998	-5.274016208808563	11.190037665239998	4021890
4023458	ML	on fault isolation and identification in t1/t1-diagnosable systems	1986	-5.214005746105118	10.110382258755156	4023485
4023541	EDA	oase: a knowledge based environment for analog circuit design	1990	-3.389083973671821	10.801513447762485	4023568
4024354	Arch	towards highly optimized cartesian genetic programming: from sequential via simd and thread to massive parallel implementation	2014	-3.5282471909378885	9.470766112474145	4024381
4024950	EDA	power constrained test scheduling using power profile manipulation	2001	-4.378996949415245	10.984228464950702	4024977
4026119	EDA	test generation and fault detection for vlsi ppl circuits	1989	-5.199597153019981	10.827293980751591	4026146
4026128	EDA	a new delay distribution model with a half triangular distribution for statistical static timing analysis	2013	-3.922902534931517	9.8870146892553	4026155
4026273	EDA	improved circuit synthesis approach for exclusive-sum-of-product-based reversible circuits	2018	-4.006050328294156	10.002477522552024	4026300
4028231	EDA	an automated and fast opc algorithm for opc-aware layout design	2007	-3.9383003823779763	10.43688649987149	4028258
4028550	EDA	a timing driven crosstalk optimizer for gridded channel routing	2004	-3.900495980304629	10.111798572327997	4028577
4028662	EDA	dag-aware circuit compression for formal verification	2004	-5.032956897770443	9.644346743685091	4028689
4028922	Arch	autonomous realization of boeing/jpl sensor electronics based on reconfigurable system-on-chip technology	2006	-3.8609807747361016	10.133898586837427	4028949
4029197	EDA	effective iterative techniques for fingerprinting design ip	1999	-4.412922054003189	10.299802398964324	4029224
4029208	Theory	a gate-level ehw chip: implementing ga operations and reconfigurable hardware on a single lsi	1998	-4.556041536838042	9.934336199958167	4029235
4029216	EDA	algorithms for cost optimised test strategy selection	1993	-5.063930305522863	10.5133270655081	4029243
4029771	EDA	the test vector problem and limitations to evolving digital circuits	2000	-5.093853026251874	9.869938408501756	4029798
4030169	EDA	a systematic approach towards the implementation of a low-noise amplifier in sub-micron cmos technology	2006	-4.755314879543837	10.836414055700981	4030196
4031708	EDA	an expert cad flow for incremental functional diagnosis of complex electronic boards	2015	-4.4344130826385975	10.467752267694843	4031735
4032666	SE	the commonality of vector generation techniques	2008	-4.701946084984087	11.191011291315883	4032693
4032720	EDA	game-hdl: implementation of evolutionary algorithms using hardware description languages	2003	-3.552724414146561	9.853595794507774	4032747
4032851	EDA	solving satisfiability problems on fpgas using experimental unit propagation heuristic	1999	-3.740991836708603	9.752034244010092	4032878
4033572	EDA	design and test of a pattern matching circuit	1988	-3.7216637160981487	10.130404810697046	4033599
4034209	EDA	thermal investigations of integrated circuits in systems at therminic'05	2007	-3.8305817314133765	10.319860083763526	4034236
4034325	EDA	design and implementation of encoding and check code circuit with hamming code on qca	2014	-5.210431282030664	10.18282005707677	4034352
4035337	EDA	improved symbolic simulation by functional-space decomposition	2004	-5.292632540881144	10.705456801544702	4035364
4035382	EDA	efficient switching activity computation during high-level synthesis of control-dominated designs	1999	-4.309057964141736	11.202469741698899	4035409
4035692	ML	process-tolerant vlsi neural networks for applications in optimisation	1993	-3.4584153659078596	9.86141212377007	4035719
4037388	EDA	recent advances in bdd based representations for boolean functions: a survey	1999	-4.3907012613040886	10.685874901098057	4037415
4037587	SE	fsm fault models impact on test performances	1993	-4.693196037218648	10.843261734252925	4037614
4038101	EDA	design of cmos 4-valued circuits using evolutionary methods	1999	-4.061816368799702	9.940895771886362	4038128
4038245	EDA	a vlsi design design-synthesis methodology at the transistor layout level	2005	-4.321761369928296	10.724532686421627	4038272
4038818	OS	a decoupled bit shifting technique using data encoding/decoding for dram redundancy repair	2017	-3.4315860958398967	10.620643978109706	4038845
4039901	Arch	efficient path identification for delay testing - time and space optimization	1994	-4.6665814323663986	10.405792104578751	4039928
4040010	Arch	error detection process - model, design, and its impact on computer performance	1984	-4.252901351324778	10.465102363889008	4040037
4041167	Logic	concurrent checking of program flow in vlsi processors	1982	-3.5397523996281417	10.163463467902382	4041194
4041412	EDA	digital network design aids - an integrated approach	1970	-3.946409287035909	11.152864066184275	4041439
4041591	EDA	the design of fault-tolerant linear digital state variable systems: theory and techniques	1993	-5.2771661697981935	11.223999480746233	4041618
4042148	EDA	new methods for parallel pattern fast fault simulation for synchronous sequential circuits	1993	-4.9867656252633985	10.790613985634847	4042175
4042436	EDA	symbolic fault simulation for sequential circuits and the multiple observation time test strategy	1995	-5.258931803671844	10.338150024781461	4042463
4043584	EDA	a self-checking pla automatic generator tool based on unordered codes encoding	1991	-5.016120861984262	10.98744655050854	4043611
4043727	EDA	fspice: a tool for fault modelling in mos circuits	1985	-4.451768883215085	10.790292421484935	4043754
4044308	EDA	exploiting symmetries to speed up sat-based boolean matching for logic synthesis of fpgas	2008	-4.781609922729202	9.926116819925259	4044335
4044731	EDA	fault diagnosis in synchronous sequential circuits based on an effect&#8211;cause analysis	1982	-5.278067230453897	10.126407680191543	4044758
4044758	EDA	fault diagnosis with convolutional compactors	2007	-5.241985178817254	10.877462232462351	4044785
4044961	Visualization	a multiaccess associative memory	1969	-3.6719626793822635	10.433023375104476	4044988
4045244	EDA	evolvable hardware for space applications	1998	-4.1570410228868	10.006779535749306	4045271
4046655	EDA	a high level language for pre-layout extraction in parasite-aware analog circuit synthesis	2004	-4.020355334568484	10.842985536249369	4046682
4048332	Embedded	exploiting evolutionary computation in an industrial flow for the development of code-optimized microprocessor test programs	2015	-3.9274132850970083	10.908254024806364	4048359
4048711	EDA	diagnosing faults through responsibility	1985	-3.9144472712872322	11.042582765014787	4048738
4048925	EDA	quantum circuit placement: optimizing qubit-to-qubit interactions through mapping quantum circuits into a physical experiment	2007	-3.8687049357590633	9.376328843059325	4048952
4048958	Robotics	evolving cell array configurations using cgp	2011	-4.66764106469261	9.640937264770457	4048985
4049178	Robotics	hierarchical fault diagnosis: application to an ozone plant	2004	-4.8468955548627415	9.722031437210683	4049205
4049404	Logic	a fault simulation method based on stem regions	1988	-5.062429958058495	10.670946520211313	4049431
4049709	Vision	adaptation algorithms for binary tree networks	1979	-4.214888642843397	9.37477363298998	4049736
4050901	EDA	a proposal for a computer compiler	1966	-3.8153113918390287	11.146489032113653	4050928
4051328	EDA	low power and area efficient carry select adder	2014	-3.524430682799993	10.542827942550833	4051355
4053025	EDA	a dependence graph-based approach to the design of algorithm-based fault tolerant systems	1990	-3.4295081840222563	10.006750709001619	4053052
4053083	EDA	comparing apples and oranges: evaluating model-coverage using acceptance regions	2017	-3.9443896799599054	10.877082373112717	4053110
4053241	EDA	on the models for designing vlsi asynchronous digital systems	1986	-3.601710649387207	11.090526080106898	4053268
4053991	EDA	a new testability calculation method to guide rtl test generation	2005	-4.806876380560417	10.747490510945873	4054018
4054551	EDA	logic design for low-voltage/low-power cmos circuits	1995	-5.012361468193593	10.116840211460431	4054578
4054657	EDA	a low-cost bist scheme for test vector embedding in accumulator-generated sequences	2008	-4.932038090826782	10.821424153350254	4054684
4055336	Embedded	sequential fault diagnosis in combinational networks	1977	-4.955044395089494	10.079561944108061	4055363
4055755	EDA	an atpg-based framework for verifying sequential equivalence	1996	-5.197638443201853	10.0523979742748	4055782
4056224	SE	the realization-independent testing based on the black box fault models	2005	-4.6789202621811565	11.075363359437887	4056251
4057419	EDA	node mergers in the presence of don't cares	2007	-5.097579146884454	9.97966193805534	4057446
4057934	Embedded	partner srls for improved shift register diagnostics	1992	-4.507168311266693	10.777507535753756	4057961
4060067	Logic	design and test of pseudorandom number generator using a star network of lorenz oscillators	2017	-4.264034520465256	9.528223482042062	4060094
4060146	EDA	a test generation method for data paths using easily testable functional time expansion models and controller augmentation	2015	-4.933848055554399	11.254350208879623	4060173
4060520	EDA	self-organization and its application to binding	1993	-3.782695479492899	9.674025714981187	4060547
4060700	EDA	a new ilp based approach to schedule and bind simultaneously	2007	-3.6083533532981438	9.446299534563927	4060727
4061524	Robotics	complete fpga implemented evolvable image filters	2006	-4.0619691001046005	9.827389387144702	4061551
4061942	EDA	delay fault testing of processor cores in functional mode	2005	-4.63088067809761	11.137835365849211	4061969
4061948	ML	neurosearch : a program library for neural network driven search meta-heuristics	2003	-4.283428873850088	9.679460426171358	4061975
4062511	AI	a fault list reduction approach for efficient bridge fault diagnosis	1999	-5.148823472128125	10.459590235576693	4062538
4062928	EDA	multi-level logic minimization based on multi-signal implications	1995	-4.432723241219613	9.671348775401425	4062955
4063124	EDA	scalable trace signal selection using machine learning	2013	-5.0736242989365365	10.956926603272423	4063151
4063212	Networks	a comprehensive simulation and test environment for prototype vlsi verification	2004	-3.5549187217828946	10.002120446164687	4063239
4063466	EDA	using atpg for clock rules checking in complex scan designs	1997	-4.680234119872408	11.135105108230569	4063493
4063648	HCI	multiple scan chain design for two-pattern testing	2001	-4.96606629714109	10.95550577342141	4063675
4064467	EDA	guest editorial: high-level synthesis of digital circuits	1990	-3.5413618203029857	11.180397861559156	4064494
4064775	Vision	fault detection in fanout-free combinational networks	1973	-5.091955486507519	10.543434370567171	4064802
4064816	EDA	source code error detection in high-level synthesis functional verification	2016	-3.710683304226645	11.075554595896287	4064843
4065049	EDA	multifrequency analysis of faults in analog circuits	1995	-5.255980143371019	10.847206204611206	4065076
4065096	Logic	intelligent eb test system for automatic vlsi fault tracing	1999	-4.962457362407119	11.161613882095397	4065123
4065959	EDA	path based timing validation for timed asynchronous design	2016	-4.019773381150905	10.859782278549186	4065986
4068009	HCI	a note on the simultaneous-carry-generation system for high-speed adders	1960	-3.48832342057722	9.932184695219062	4068036
4068346	EDA	toward vlsi complexity : the da algorithm scaling problem : can special da hardware help?	1982	-3.711812041788313	11.211881749209326	4068373
4068396	EDA	the compiled logic simulator	1991	-3.755979063822114	11.26422929549734	4068423
4069138	Visualization	dual-mode logic for function-independent fault testing	1980	-5.030943780295044	11.090785438119767	4069165
4069599	Robotics	emerging multiport electrical machines and systems - part i	2018	-3.55421382581478	10.231613724044935	4069626
4070034	Robotics	multiple experiment environments for testing	1997	-4.510583146144419	10.737806937996615	4070061
4070215	EDA	high-level design case of a switched-capacitor low-pass filter using verilog-a	2000	-4.3389671667188505	10.865877386607792	4070242
4071644	EDA	design error diagnosis based on verification techniques	2003	-5.055530053032479	10.133469958933347	4071671
4071736	EDA	a multiobjective tabu search algorithm for the design space exploration of embedded systems	2004	-3.8783847365909088	9.558200947119355	4071763
4071751	EDA	timing-driven power optimisation and power-driven timing optimisation of combinational circuits	2011	-4.924819208771045	10.537989456009056	4071778
4071879	EDA	statistical techniques of timing verification	1983	-4.645154863294351	10.425563345992703	4071906
4073045	EDA	programmed logic array optimization	1978	-4.373115805831598	10.942865990824997	4073072
4073693	EDA	sizing rules for bipolar analog circuit design	2008	-4.686869088398217	10.593210454231755	4073720
4074496	EDA	a standard cell initial placement strategy	1984	-3.5225461111764016	11.114617987385747	4074523
4074619	Embedded	modeling linked faults via automata models	2017	-3.757474242069145	10.381434850951248	4074646
4076021	EDA	operational amplifiers: an example for multi-objective optimization on an analog evolvable hardware platform	2005	-4.79684694537297	9.958234338481665	4076048
4077434	Theory	sparse polynomial multiplication and division in maple 14	2010	-3.4291434359088098	9.462902324635532	4077461
4077645	EDA	fully automated pll compiler generating final gds from specification	2016	-4.376810552501963	11.263703551576517	4077672
4077827	Arch	automatic generation of instructions to robustly test delay defects in processors	2007	-4.777699397143606	11.136487254791186	4077854
4077936	EDA	fast time-domain symbolic simulation for synthesis of sigma-delta analog-digital converters	2004	-4.1910825525473685	11.005458233960114	4077963
4078777	EDA	a hierarchical approach for the symbolic analysis of large analog integrated circuits	2000	-5.10874331495287	9.875711824915896	4078804
4079692	EDA	path-specific functional timing verification under floating and transition modes of operation	2017	-5.077020815478688	10.596590778329126	4079719
4080009	EDA	description and implementation of design data management methodology for neuromorphic and mixed-signal systems	2015	-3.616072995946107	10.585313029903343	4080036
4080581	EDA	visualization and resolution of coding conflicts in asynchronous circuit design	2003	-4.803986312619923	10.01715943389892	4080608
4080644	EDA	modeling and validation of σδ modulators	2016	-3.916425477270672	10.824546159071147	4080671
4081914	NLP	the diagnosability of g-good-neighbor conditional-faulty hypercube under pmc model	2010	-3.399662573417101	9.699530232056675	4081941
4082647	EDA	set-valued logic circuits for next generation vlsi architectures	1998	-4.058051276789541	10.759695653821744	4082674
4083589	EDA	frequency-directed run-length (fdr) codes with application to system-on-a-chip test data compression	2001	-3.824958162066773	10.89016512742961	4083616
4083712	EDA	program slicing for hierarchical test generation	2002	-4.199878880417463	10.754710820509741	4083739
4084127	AI	diagnosing multiple faults	1987	-4.582619121974884	10.275081893605009	4084154
4084875	EDA	linking design tools to in-circuit test systems.	1985	-3.5777083843768485	10.426018907238593	4084902
4085065	EDA	functional verification of mos circuits	1987	-4.3454820781690815	10.904439677722733	4085092
4085568	EDA	on using control signals for word-level identification in a gate-level netlist	2015	-4.918109273990933	11.061621577834249	4085595
4085801	EDA	application of symbolic analysis in the industrial analog ic design	2002	-3.9609349711273367	10.691525651517344	4085828
4085876	Logic	an investigation of real-time generation of test vectors for asic logic verification	1994	-3.8878790666399032	10.877414261783118	4085903
4087338	Embedded	functional verification of networked embedded systems	2005	-3.3948896629669183	11.221591140618088	4087365
4087617	AI	an efficient module generator to be capable of constructing circuit models	1998	-3.910550384162843	10.964150841685292	4087644
4087912	EDA	accurate diagnosis of multiple faults	2005	-5.224212598500006	10.797787006735538	4087939
4088953	EDA	equivalence checking using independent cuts.	2003	-4.9606996077248935	10.24372590779192	4088980
4090504	EDA	an efficient single phase adiabatic logic and its application to combinational and sequential design	2011	-4.151894212625167	10.429954617012251	4090531
4090545	EDA	the use of model checking in atpg for sequential circuits	1990	-5.184611166973171	10.150665416175027	4090572
4090569	EDA	a probabilistic analysis method for functional qualification under mutation analysis	2012	-4.704228150980012	10.769218867056102	4090596
4091030	EDA	a novel heuristic algorithm for ip block mapping onto mesh-based networks-on-chip	2016	-4.188300963690608	9.973566750799364	4091057
4091574	SE	synthesizing and completely testing hardware based on templates through small numbers of test patterns	2016	-4.954107859135077	10.187720913889118	4091601
4092645	PL	optimizing designs containing black boxes	2001	-4.7825605941388565	10.653965982569556	4092672
4093126	EDA	analysis of reconfigurable logic blocks for evolvable digital architectures	2008	-4.736011195090471	9.638749138736577	4093153
4093734	EDA	a genetic testing framework for digital integrated circuits	2002	-4.636579553997669	11.163872456124256	4093761
4094053	AI	an axiomatic model for concept structure description and its application to circuit design	2013	-4.65785996763669	10.173665137469484	4094080
4094443	SE	assertion clustering for compacted test sequence generation	2012	-4.248071387456589	10.357942316806069	4094470
4094818	EDA	a two-layer library-based approach to synthesis of analog systems from vhdl-ams specifications	2004	-4.524150209747006	10.805335930471468	4094845
4096011	EDA	knowledge-based vlsi routing system - wirex	1984	-3.4009556352976733	9.837462541508314	4096038
4096875	NLP	signature analysis for ic diagnosis and failure analysis	1997	-5.0254725194707355	11.138680615714986	4096902
4097277	Robotics	multiple fault diagnostics for finite state machines	1993	-4.980429548911442	9.987866332682087	4097304
4097607	EDA	testability analysis: what role should it play in ic design ?	1984	-3.712601264492653	10.790102158601737	4097634
4098058	Logic	modeling and analysis of single-event transient sensitivity of a 65 nm clock tree	2018	-4.4947310716364655	11.084204440547797	4098085
4098870	EDA	load balancing in a hybrid atpg environment	1991	-4.6748516351440434	10.82624678919952	4098897
4099080	EDA	a novel design of seven segment decoder using cyclic combinational technique	2013	-4.043302945625091	9.648627810360091	4099107
4099233	NLP	a distributed automatic test pattern generation system	1994	-4.41099551311375	10.920767298285377	4099260
4100741	EDA	algorithms for approximate fsm traversal based on state space decomposition	1996	-5.248358716949913	9.854803988339924	4100768
4100963	Robotics	burn-in reduction using principal component analysis	2005	-5.035452229056934	11.182385631737132	4100990
4101024	EDA	information-driven circuit synthesis with the pre-characterized gate libraries	2005	-4.2498477725379145	11.04068045720788	4101051
4102323	EDA	inductive equivalence checking under retiming and resynthesis	2007	-5.168780173613482	9.699652862122225	4102350
4102886	Robotics	an overview of where the fields of socs, hdi and mems are heading to and how to characterize them	2006	-3.694483997048149	10.233341799545883	4102913
4103178	EDA	on area minimization of complex combinational circuits using cartesian genetic programming	2012	-5.194407838010775	9.634429958534405	4103205
4103228	Logic	selecting functional test sequences for defect diagnosis	2018	-5.025359655233314	11.145011885162662	4103255
4103634	EDA	synthesis of hazard-free asynchronous circuits from generalized signal-transition graphs	1993	-5.180867829776209	10.00789784962491	4103661
