INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'jonny' on host 'laptop-ofsepo5t' (Windows NT_amd64 version 6.2) on Thu Apr 17 14:06:09 -0500 2025
INFO: [HLS 200-10] In directory 'C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/Cholesky'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/Cholesky/Cholesky/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: source C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/Cholesky/Cholesky/solution1/csynth.tcl
INFO: [HLS 200-1510] Running: open_project Cholesky 
INFO: [HLS 200-10] Opening project 'C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/Cholesky/Cholesky'.
INFO: [HLS 200-1510] Running: set_top top 
INFO: [HLS 200-1510] Running: add_files cholesky_hls.cpp 
INFO: [HLS 200-10] Adding design file 'cholesky_hls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_cholesky.cpp -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test_cholesky.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/Cholesky/Cholesky/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./Cholesky/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 192.734 MB.
INFO: [HLS 200-10] Analyzing design file 'cholesky_hls.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (cholesky_hls.cpp:61:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file cholesky_hls.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 46.626 seconds; current allocated memory: 199.309 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 261 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/Cholesky/Cholesky/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 383 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/Cholesky/Cholesky/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/Cholesky/Cholesky/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 320 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/Cholesky/Cholesky/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 320 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/Cholesky/Cholesky/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 319 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/Cholesky/Cholesky/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 319 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/Cholesky/Cholesky/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 319 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/Cholesky/Cholesky/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 319 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/Cholesky/Cholesky/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 272 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/Cholesky/Cholesky/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 270 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/Cholesky/Cholesky/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/Cholesky/Cholesky/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/Cholesky/Cholesky/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/Cholesky/Cholesky/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 413 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/Cholesky/Cholesky/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 455 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/Cholesky/Cholesky/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'cholesky_block(float (*) [32])' into 'blocked_cholesky(float (*) [16][32][32])' (cholesky_hls.cpp:64:9)
INFO: [HLS 214-131] Inlining function 'trsm_block(float (*) [32], float (*) [32])' into 'blocked_cholesky(float (*) [16][32][32])' (cholesky_hls.cpp:67:13)
INFO: [HLS 214-131] Inlining function 'syrk_block(float (*) [32], float (*) [32], float (*) [32])' into 'blocked_cholesky(float (*) [16][32][32])' (cholesky_hls.cpp:72:17)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_17_3' is marked as complete unroll implied by the pipeline pragma (cholesky_hls.cpp:17:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_35_3' is marked as complete unroll implied by the pipeline pragma (cholesky_hls.cpp:35:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_50_3' is marked as complete unroll implied by the pipeline pragma (cholesky_hls.cpp:50:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_3' (cholesky_hls.cpp:50:30) in function 'blocked_cholesky' completely with a factor of 32 (cholesky_hls.cpp:59:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrt(float)' into 'blocked_cholesky(float (*) [16][32][32])' (cholesky_hls.cpp:59:0)
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cholesky_hls.cpp:52:9)
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cholesky_hls.cpp:52:21)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.886 seconds; current allocated memory: 201.469 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 201.469 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 207.355 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 208.734 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_14_2' (cholesky_hls.cpp:14) in function 'blocked_cholesky' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_32_2' (cholesky_hls.cpp:32) in function 'blocked_cholesky' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_17_3' (cholesky_hls.cpp:17) in function 'blocked_cholesky': cannot completely unroll a loop with a variable trip count.
Resolution: For help on HLS 200-936 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-936.html
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_35_3' (cholesky_hls.cpp:35) in function 'blocked_cholesky': cannot completely unroll a loop with a variable trip count.
Resolution: For help on HLS 200-936 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-936.html
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_63_1_proc' (cholesky_hls.cpp:63) to a process function for dataflow in function 'blocked_cholesky'.
INFO: [XFORM 203-712] Applying dataflow to function 'blocked_cholesky' (cholesky_hls.cpp:60:1), detected/extracted 1 process function(s): 
	 'blocked_cholesky_Loop_VITIS_LOOP_63_1_proc'.
INFO: [XFORM 203-11] Balancing expressions in function 'blocked_cholesky_Loop_VITIS_LOOP_63_1_proc' (cholesky_hls.cpp:8:26)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.542 seconds; current allocated memory: 233.488 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_46_1'(cholesky_hls.cpp:46:19) and 'VITIS_LOOP_47_2'(cholesky_hls.cpp:47:26) in function 'blocked_cholesky_Loop_VITIS_LOOP_63_1_proc' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_71_4'(cholesky_hls.cpp:71:30) and 'VITIS_LOOP_46_1'(cholesky_hls.cpp:46:19) in function 'blocked_cholesky_Loop_VITIS_LOOP_63_1_proc' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_13_1' (cholesky_hls.cpp:13:19) in function 'blocked_cholesky_Loop_VITIS_LOOP_63_1_proc' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_1' (cholesky_hls.cpp:31:19) in function 'blocked_cholesky_Loop_VITIS_LOOP_63_1_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_66_2' (cholesky_hls.cpp:66:26) in function 'blocked_cholesky_Loop_VITIS_LOOP_63_1_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_1' (cholesky_hls.cpp:46:19) in function 'blocked_cholesky_Loop_VITIS_LOOP_63_1_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_4' (cholesky_hls.cpp:71:30) in function 'blocked_cholesky_Loop_VITIS_LOOP_63_1_proc'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_70_3' (cholesky_hls.cpp:70:26) in function 'blocked_cholesky_Loop_VITIS_LOOP_63_1_proc' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-960.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.691 seconds; current allocated memory: 255.605 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'blocked_cholesky_Loop_VITIS_LOOP_63_1_proc_Pipeline_VITIS_LOOP_71_4_VITIS_LOOP_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_4_VITIS_LOOP_46_1_VITIS_LOOP_47_2'.
WARNING: [HLS 200-880] The II Violation in module 'blocked_cholesky_Loop_VITIS_LOOP_63_1_proc_Pipeline_VITIS_LOOP_71_4_VITIS_LOOP_4' (loop 'VITIS_LOOP_71_4_VITIS_LOOP_46_1_VITIS_LOOP_47_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('gmem_addr_11_resp', cholesky_hls.cpp:54->cholesky_hls.cpp:72) on port 'gmem' (cholesky_hls.cpp:54->cholesky_hls.cpp:72) and bus request operation ('empty_22', cholesky_hls.cpp:52->cholesky_hls.cpp:72) on port 'gmem' (cholesky_hls.cpp:52->cholesky_hls.cpp:72).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'blocked_cholesky_Loop_VITIS_LOOP_63_1_proc_Pipeline_VITIS_LOOP_71_4_VITIS_LOOP_4' (loop 'VITIS_LOOP_71_4_VITIS_LOOP_46_1_VITIS_LOOP_47_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('gmem_addr_11_resp', cholesky_hls.cpp:54->cholesky_hls.cpp:72) on port 'gmem' (cholesky_hls.cpp:54->cholesky_hls.cpp:72) and bus request operation ('empty_22', cholesky_hls.cpp:52->cholesky_hls.cpp:72) on port 'gmem' (cholesky_hls.cpp:52->cholesky_hls.cpp:72).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'blocked_cholesky_Loop_VITIS_LOOP_63_1_proc_Pipeline_VITIS_LOOP_71_4_VITIS_LOOP_4' (loop 'VITIS_LOOP_71_4_VITIS_LOOP_46_1_VITIS_LOOP_47_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('gmem_addr_11_resp', cholesky_hls.cpp:54->cholesky_hls.cpp:72) on port 'gmem' (cholesky_hls.cpp:54->cholesky_hls.cpp:72) and bus request operation ('empty_22', cholesky_hls.cpp:52->cholesky_hls.cpp:72) on port 'gmem' (cholesky_hls.cpp:52->cholesky_hls.cpp:72).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'blocked_cholesky_Loop_VITIS_LOOP_63_1_proc_Pipeline_VITIS_LOOP_71_4_VITIS_LOOP_4' (loop 'VITIS_LOOP_71_4_VITIS_LOOP_46_1_VITIS_LOOP_47_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('gmem_addr_11_resp', cholesky_hls.cpp:54->cholesky_hls.cpp:72) on port 'gmem' (cholesky_hls.cpp:54->cholesky_hls.cpp:72) and bus request operation ('empty_22', cholesky_hls.cpp:52->cholesky_hls.cpp:72) on port 'gmem' (cholesky_hls.cpp:52->cholesky_hls.cpp:72).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'blocked_cholesky_Loop_VITIS_LOOP_63_1_proc_Pipeline_VITIS_LOOP_71_4_VITIS_LOOP_4' (loop 'VITIS_LOOP_71_4_VITIS_LOOP_46_1_VITIS_LOOP_47_2'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response operation ('gmem_addr_11_resp', cholesky_hls.cpp:54->cholesky_hls.cpp:72) on port 'gmem' (cholesky_hls.cpp:54->cholesky_hls.cpp:72) and bus request operation ('empty_22', cholesky_hls.cpp:52->cholesky_hls.cpp:72) on port 'gmem' (cholesky_hls.cpp:52->cholesky_hls.cpp:72).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'blocked_cholesky_Loop_VITIS_LOOP_63_1_proc_Pipeline_VITIS_LOOP_71_4_VITIS_LOOP_4' (loop 'VITIS_LOOP_71_4_VITIS_LOOP_46_1_VITIS_LOOP_47_2'): Unable to enforce a carried dependence constraint (II = 161, distance = 1, offset = 1) between bus response operation ('gmem_addr_11_resp', cholesky_hls.cpp:54->cholesky_hls.cpp:72) on port 'gmem' (cholesky_hls.cpp:54->cholesky_hls.cpp:72) and bus request operation ('empty_22', cholesky_hls.cpp:52->cholesky_hls.cpp:72) on port 'gmem' (cholesky_hls.cpp:52->cholesky_hls.cpp:72).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'blocked_cholesky_Loop_VITIS_LOOP_63_1_proc_Pipeline_VITIS_LOOP_71_4_VITIS_LOOP_4' (loop 'VITIS_LOOP_71_4_VITIS_LOOP_46_1_VITIS_LOOP_47_2'): Unable to enforce a carried dependence constraint (II = 177, distance = 1, offset = 1) between bus response operation ('gmem_addr_11_resp', cholesky_hls.cpp:54->cholesky_hls.cpp:72) on port 'gmem' (cholesky_hls.cpp:54->cholesky_hls.cpp:72) and bus request operation ('empty_22', cholesky_hls.cpp:52->cholesky_hls.cpp:72) on port 'gmem' (cholesky_hls.cpp:52->cholesky_hls.cpp:72).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'blocked_cholesky_Loop_VITIS_LOOP_63_1_proc_Pipeline_VITIS_LOOP_71_4_VITIS_LOOP_4' (loop 'VITIS_LOOP_71_4_VITIS_LOOP_46_1_VITIS_LOOP_47_2'): Unable to enforce a carried dependence constraint (II = 179, distance = 1, offset = 1) between bus response operation ('gmem_addr_11_resp', cholesky_hls.cpp:54->cholesky_hls.cpp:72) on port 'gmem' (cholesky_hls.cpp:54->cholesky_hls.cpp:72) and bus request operation ('empty_22', cholesky_hls.cpp:52->cholesky_hls.cpp:72) on port 'gmem' (cholesky_hls.cpp:52->cholesky_hls.cpp:72).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'blocked_cholesky_Loop_VITIS_LOOP_63_1_proc_Pipeline_VITIS_LOOP_71_4_VITIS_LOOP_4' (loop 'VITIS_LOOP_71_4_VITIS_LOOP_46_1_VITIS_LOOP_47_2'): Unable to enforce a carried dependence constraint (II = 180, distance = 1, offset = 1) between bus response operation ('gmem_addr_11_resp', cholesky_hls.cpp:54->cholesky_hls.cpp:72) on port 'gmem' (cholesky_hls.cpp:54->cholesky_hls.cpp:72) and bus request operation ('empty_22', cholesky_hls.cpp:52->cholesky_hls.cpp:72) on port 'gmem' (cholesky_hls.cpp:52->cholesky_hls.cpp:72).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 181, Depth = 183, loop 'VITIS_LOOP_71_4_VITIS_LOOP_46_1_VITIS_LOOP_47_2'
WARNING: [HLS 200-871] Estimated clock period (14.556 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'blocked_cholesky_Loop_VITIS_LOOP_63_1_proc_Pipeline_VITIS_LOOP_71_4_VITIS_LOOP_4' consists of the following:
	'fsub' operation 32 bit ('sub_i1', cholesky_hls.cpp:54->cholesky_hls.cpp:72) [282]  (7.256 ns)
	bus write operation ('gmem_addr_2_write_ln54', cholesky_hls.cpp:54->cholesky_hls.cpp:72) on port 'gmem' (cholesky_hls.cpp:54->cholesky_hls.cpp:72) [285]  (7.300 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.711 seconds; current allocated memory: 264.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.483 seconds; current allocated memory: 265.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'blocked_cholesky_Loop_VITIS_LOOP_63_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_14_2': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_66_2_VITIS_LOOP_31_1_VITIS_LOOP_32_2': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.639 seconds; current allocated memory: 267.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 268.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'blocked_cholesky' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 268.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 268.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 268.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 268.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'blocked_cholesky_Loop_VITIS_LOOP_63_1_proc_Pipeline_VITIS_LOOP_71_4_VITIS_LOOP_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'blocked_cholesky_Loop_VITIS_LOOP_63_1_proc_Pipeline_VITIS_LOOP_71_4_VITIS_LOOP_4' pipeline 'VITIS_LOOP_71_4_VITIS_LOOP_46_1_VITIS_LOOP_47_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'blocked_cholesky_Loop_VITIS_LOOP_63_1_proc_Pipeline_VITIS_LOOP_71_4_VITIS_LOOP_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.674 seconds; current allocated memory: 277.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'blocked_cholesky_Loop_VITIS_LOOP_63_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'blocked_cholesky_Loop_VITIS_LOOP_63_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.795 seconds; current allocated memory: 285.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'blocked_cholesky' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'blocked_cholesky'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.457 seconds; current allocated memory: 291.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'A' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.551 seconds; current allocated memory: 292.434 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.674 seconds; current allocated memory: 295.656 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.693 seconds; current allocated memory: 305.520 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-789] **** Estimated Fmax: 68.70 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12 seconds. CPU system time: 3 seconds. Elapsed time: 73.293 seconds; current allocated memory: 112.941 MB.
INFO: [HLS 200-112] Total CPU user time: 16 seconds. Total CPU system time: 5 seconds. Total elapsed time: 78.892 seconds; peak allocated memory: 305.609 MB.
