 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -max_paths 10
Design : SEC_DED_decoder
Version: Q-2019.12-SP5-5
Date   : Sun Sep 17 23:45:06 2023
****************************************

Operating Conditions: SSGWC0P9V125C   Library: um28nchslogl35hsl140f_ssgwc0p9v125c
Wire Load Model Mode: enclosed

  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[56]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[67] (in)                        0.00       0.00 r
  U828/X (STP_INV_18)                      0.01       0.01 f
  U827/X (STP_EN3_6)                       0.07       0.08 f
  U771/X (STP_EN3_3)                       0.06       0.15 f
  U747/X (STP_EN3_3)                       0.07       0.22 f
  U594/X (STP_BUF_S_8)                     0.02       0.24 f
  U693/X (STP_ND2_7)                       0.01       0.25 r
  U522/X (STP_INV_S_5)                     0.01       0.26 f
  U708/X (STP_ND2_5)                       0.01       0.27 r
  U805/X (STP_OAI21_4)                     0.02       0.29 f
  U837/X (STP_NR3_G_3)                     0.03       0.31 r
  U617/X (STP_ND4_MM_8)                    0.02       0.34 f
  U946/X (STP_NR4_8)                       0.03       0.37 r
  U1042/X (STP_ND2_S_0P8)                  0.02       0.39 f
  U793/X (STP_EO2_S_0P5)                   0.04       0.43 r
  message[56] (out)                        0.00       0.43 r
  data arrival time                                   0.43

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.03


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[48]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[67] (in)                        0.00       0.00 r
  U828/X (STP_INV_18)                      0.01       0.01 f
  U827/X (STP_EN3_6)                       0.07       0.08 f
  U771/X (STP_EN3_3)                       0.06       0.15 f
  U747/X (STP_EN3_3)                       0.07       0.22 f
  U594/X (STP_BUF_S_8)                     0.02       0.24 f
  U693/X (STP_ND2_7)                       0.01       0.25 r
  U522/X (STP_INV_S_5)                     0.01       0.26 f
  U708/X (STP_ND2_5)                       0.01       0.27 r
  U805/X (STP_OAI21_4)                     0.02       0.29 f
  U837/X (STP_NR3_G_3)                     0.03       0.31 r
  U617/X (STP_ND4_MM_8)                    0.02       0.34 f
  U946/X (STP_NR4_8)                       0.03       0.37 r
  U1033/X (STP_ND2_S_0P8)                  0.02       0.39 f
  U796/X (STP_EO2_S_0P5)                   0.04       0.43 r
  message[48] (out)                        0.00       0.43 r
  data arrival time                                   0.43

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.03


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[40]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[67] (in)                        0.00       0.00 r
  U828/X (STP_INV_18)                      0.01       0.01 f
  U827/X (STP_EN3_6)                       0.07       0.08 f
  U771/X (STP_EN3_3)                       0.06       0.15 f
  U747/X (STP_EN3_3)                       0.07       0.22 f
  U594/X (STP_BUF_S_8)                     0.02       0.24 f
  U693/X (STP_ND2_7)                       0.01       0.25 r
  U522/X (STP_INV_S_5)                     0.01       0.26 f
  U708/X (STP_ND2_5)                       0.01       0.27 r
  U805/X (STP_OAI21_4)                     0.02       0.29 f
  U837/X (STP_NR3_G_3)                     0.03       0.31 r
  U617/X (STP_ND4_MM_8)                    0.02       0.34 f
  U946/X (STP_NR4_8)                       0.03       0.37 r
  U1032/X (STP_ND2_S_0P8)                  0.02       0.39 f
  U795/X (STP_EO2_S_0P5)                   0.04       0.43 r
  message[40] (out)                        0.00       0.43 r
  data arrival time                                   0.43

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.03


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[32]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[67] (in)                        0.00       0.00 r
  U828/X (STP_INV_18)                      0.01       0.01 f
  U827/X (STP_EN3_6)                       0.07       0.08 f
  U771/X (STP_EN3_3)                       0.06       0.15 f
  U747/X (STP_EN3_3)                       0.07       0.22 f
  U594/X (STP_BUF_S_8)                     0.02       0.24 f
  U693/X (STP_ND2_7)                       0.01       0.25 r
  U522/X (STP_INV_S_5)                     0.01       0.26 f
  U708/X (STP_ND2_5)                       0.01       0.27 r
  U805/X (STP_OAI21_4)                     0.02       0.29 f
  U837/X (STP_NR3_G_3)                     0.03       0.31 r
  U617/X (STP_ND4_MM_8)                    0.02       0.34 f
  U946/X (STP_NR4_8)                       0.03       0.37 r
  U1029/X (STP_ND2_S_0P8)                  0.02       0.39 f
  U794/X (STP_EO2_S_0P5)                   0.04       0.43 r
  message[32] (out)                        0.00       0.43 r
  data arrival time                                   0.43

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.03


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[24]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[67] (in)                        0.00       0.00 r
  U828/X (STP_INV_18)                      0.01       0.01 f
  U827/X (STP_EN3_6)                       0.07       0.08 f
  U771/X (STP_EN3_3)                       0.06       0.15 f
  U747/X (STP_EN3_3)                       0.07       0.22 f
  U594/X (STP_BUF_S_8)                     0.02       0.24 f
  U693/X (STP_ND2_7)                       0.01       0.25 r
  U522/X (STP_INV_S_5)                     0.01       0.26 f
  U708/X (STP_ND2_5)                       0.01       0.27 r
  U805/X (STP_OAI21_4)                     0.02       0.29 f
  U837/X (STP_NR3_G_3)                     0.03       0.31 r
  U617/X (STP_ND4_MM_8)                    0.02       0.34 f
  U946/X (STP_NR4_8)                       0.03       0.37 r
  U1028/X (STP_ND2_S_0P8)                  0.02       0.39 f
  U918/X (STP_EO2_S_0P5)                   0.04       0.43 r
  message[24] (out)                        0.00       0.43 r
  data arrival time                                   0.43

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.03


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[16]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[67] (in)                        0.00       0.00 r
  U828/X (STP_INV_18)                      0.01       0.01 f
  U827/X (STP_EN3_6)                       0.07       0.08 f
  U771/X (STP_EN3_3)                       0.06       0.15 f
  U747/X (STP_EN3_3)                       0.07       0.22 f
  U594/X (STP_BUF_S_8)                     0.02       0.24 f
  U693/X (STP_ND2_7)                       0.01       0.25 r
  U522/X (STP_INV_S_5)                     0.01       0.26 f
  U708/X (STP_ND2_5)                       0.01       0.27 r
  U805/X (STP_OAI21_4)                     0.02       0.29 f
  U837/X (STP_NR3_G_3)                     0.03       0.31 r
  U617/X (STP_ND4_MM_8)                    0.02       0.34 f
  U946/X (STP_NR4_8)                       0.03       0.37 r
  U1027/X (STP_ND2_S_0P8)                  0.02       0.39 f
  U791/X (STP_EO2_S_0P5)                   0.04       0.43 r
  message[16] (out)                        0.00       0.43 r
  data arrival time                                   0.43

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.03


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[8] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[67] (in)                        0.00       0.00 r
  U828/X (STP_INV_18)                      0.01       0.01 f
  U827/X (STP_EN3_6)                       0.07       0.08 f
  U771/X (STP_EN3_3)                       0.06       0.15 f
  U747/X (STP_EN3_3)                       0.07       0.22 f
  U594/X (STP_BUF_S_8)                     0.02       0.24 f
  U693/X (STP_ND2_7)                       0.01       0.25 r
  U522/X (STP_INV_S_5)                     0.01       0.26 f
  U708/X (STP_ND2_5)                       0.01       0.27 r
  U805/X (STP_OAI21_4)                     0.02       0.29 f
  U837/X (STP_NR3_G_3)                     0.03       0.31 r
  U617/X (STP_ND4_MM_8)                    0.02       0.34 f
  U946/X (STP_NR4_8)                       0.03       0.37 r
  U1026/X (STP_ND2_S_0P8)                  0.02       0.39 f
  U785/X (STP_EO2_S_0P5)                   0.04       0.43 r
  message[8] (out)                         0.00       0.43 r
  data arrival time                                   0.43

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.03


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[24]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[67] (in)                        0.00       0.00 r
  U828/X (STP_INV_18)                      0.01       0.01 f
  U827/X (STP_EN3_6)                       0.07       0.08 f
  U771/X (STP_EN3_3)                       0.06       0.15 f
  U747/X (STP_EN3_3)                       0.07       0.22 r
  U746/X (STP_INV_3P5)                     0.02       0.24 f
  U898/X (STP_AN2_7)                       0.02       0.26 f
  U901/X (STP_ND2_9)                       0.01       0.27 r
  U505/X (STP_OAI22_5)                     0.02       0.29 f
  U715/X (STP_NR2_G_4)                     0.02       0.31 r
  U617/X (STP_ND4_MM_8)                    0.03       0.34 f
  U946/X (STP_NR4_8)                       0.03       0.37 r
  U1028/X (STP_ND2_S_0P8)                  0.02       0.39 f
  U918/X (STP_EO2_S_0P5)                   0.04       0.43 r
  message[24] (out)                        0.00       0.43 r
  data arrival time                                   0.43

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.03


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[16]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[67] (in)                        0.00       0.00 r
  U828/X (STP_INV_18)                      0.01       0.01 f
  U827/X (STP_EN3_6)                       0.07       0.08 f
  U771/X (STP_EN3_3)                       0.06       0.15 f
  U747/X (STP_EN3_3)                       0.07       0.22 r
  U746/X (STP_INV_3P5)                     0.02       0.24 f
  U898/X (STP_AN2_7)                       0.02       0.26 f
  U901/X (STP_ND2_9)                       0.01       0.27 r
  U505/X (STP_OAI22_5)                     0.02       0.29 f
  U715/X (STP_NR2_G_4)                     0.02       0.31 r
  U617/X (STP_ND4_MM_8)                    0.03       0.34 f
  U946/X (STP_NR4_8)                       0.03       0.37 r
  U1027/X (STP_ND2_S_0P8)                  0.02       0.39 f
  U791/X (STP_EO2_S_0P5)                   0.04       0.43 r
  message[16] (out)                        0.00       0.43 r
  data arrival time                                   0.43

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.03


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[8] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[67] (in)                        0.00       0.00 r
  U828/X (STP_INV_18)                      0.01       0.01 f
  U827/X (STP_EN3_6)                       0.07       0.08 f
  U771/X (STP_EN3_3)                       0.06       0.15 f
  U747/X (STP_EN3_3)                       0.07       0.22 r
  U746/X (STP_INV_3P5)                     0.02       0.24 f
  U898/X (STP_AN2_7)                       0.02       0.26 f
  U901/X (STP_ND2_9)                       0.01       0.27 r
  U505/X (STP_OAI22_5)                     0.02       0.29 f
  U715/X (STP_NR2_G_4)                     0.02       0.31 r
  U617/X (STP_ND4_MM_8)                    0.03       0.34 f
  U946/X (STP_NR4_8)                       0.03       0.37 r
  U1026/X (STP_ND2_S_0P8)                  0.02       0.39 f
  U785/X (STP_EO2_S_0P5)                   0.04       0.43 r
  message[8] (out)                         0.00       0.43 r
  data arrival time                                   0.43

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.03


1
