==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'HTA2048_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 13499 ; free virtual = 29049
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 13499 ; free virtual = 29049
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA2048_theta' (HTA2048_0/solution1/top.cc:165).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA2048_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA2048_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA2048_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA2048_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.633 ; gain = 129.070 ; free physical = 13482 ; free virtual = 29037
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA2048_0/solution1/top.cc:213: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.633 ; gain = 129.070 ; free physical = 13451 ; free virtual = 29008
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA2048_0/solution1/top.cc:230) in function 'HTA2048_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA2048_0/solution1/top.cc:207:38) in function 'HTA2048_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:233:25) to (HTA2048_0/solution1/top.cc:233:25) in function 'HTA2048_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:230:41) to (HTA2048_0/solution1/top.cc:233:25) in function 'HTA2048_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:263:28) to (HTA2048_0/solution1/top.cc:263:59) in function 'HTA2048_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:298:29) to (HTA2048_0/solution1/top.cc:305:39) in function 'HTA2048_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:174:47) to (HTA2048_0/solution1/top.cc:179:28) in function 'HTA2048_theta'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:184:45) to (HTA2048_0/solution1/top.cc:185:27) in function 'HTA2048_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:228:56) to (HTA2048_0/solution1/top.cc:228:56) in function 'HTA2048_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA2048_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 567.562 ; gain = 192.000 ; free physical = 13410 ; free virtual = 28968
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.3'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 567.562 ; gain = 192.000 ; free physical = 13396 ; free virtual = 28956
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA2048_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.65 seconds; current allocated memory: 142.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 142.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA2048_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (HTA2048_0/solution1/top.cc:207) of variable 'r.V', HTA2048_0/solution1/top.cc:207 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_7', HTA2048_0/solution1/top.cc:207) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (HTA2048_0/solution1/top.cc:213) of variable '__Result__', HTA2048_0/solution1/top.cc:213 on array 'buddy_tree_V_2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 145.292 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (3) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA2048_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 12955 ; free virtual = 30003
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 12955 ; free virtual = 30003
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA2048_theta' (HTA2048_0/solution1/top.cc:166).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA2048_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA2048_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA2048_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA2048_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.633 ; gain = 129.070 ; free physical = 12938 ; free virtual = 29990
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA2048_0/solution1/top.cc:228: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.633 ; gain = 129.070 ; free physical = 12908 ; free virtual = 29962
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA2048_0/solution1/top.cc:271) in function 'HTA2048_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA2048_0/solution1/top.cc:222:38) in function 'HTA2048_theta'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:228:31) to (HTA2048_0/solution1/top.cc:228:31) in function 'HTA2048_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:334:28) to (HTA2048_0/solution1/top.cc:334:59) in function 'HTA2048_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:342:16) to (HTA2048_0/solution1/top.cc:343:38) in function 'HTA2048_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:397:28) to (HTA2048_0/solution1/top.cc:397:59) in function 'HTA2048_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:322:29) to (HTA2048_0/solution1/top.cc:325:29) in function 'HTA2048_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:369:29) to (HTA2048_0/solution1/top.cc:380:39) in function 'HTA2048_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:181:47) to (HTA2048_0/solution1/top.cc:186:28) in function 'HTA2048_theta'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:197:45) to (HTA2048_0/solution1/top.cc:198:27) in function 'HTA2048_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:243:56) to (HTA2048_0/solution1/top.cc:243:56) in function 'HTA2048_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA2048_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 567.562 ; gain = 192.000 ; free physical = 12866 ; free virtual = 29923
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 567.562 ; gain = 192.000 ; free physical = 12854 ; free virtual = 29911
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA2048_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.67 seconds; current allocated memory: 141.157 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 141.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA2048_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('lhs.V', HTA2048_0/solution1/top.cc:234) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('lhs.V', HTA2048_0/solution1/top.cc:235) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('lhs.V', HTA2048_0/solution1/top.cc:236) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('lhs.V', HTA2048_0/solution1/top.cc:237) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('lhs.V', HTA2048_0/solution1/top.cc:238) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('__Val2__', HTA2048_0/solution1/top.cc:301) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('__Val2__', HTA2048_0/solution1/top.cc:302) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('__Val2__', HTA2048_0/solution1/top.cc:303) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('__Val2__', HTA2048_0/solution1/top.cc:304) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('__Val2__', HTA2048_0/solution1/top.cc:305) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_19', HTA2048_0/solution1/top.cc:274) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_16', HTA2048_0/solution1/top.cc:274) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_5', HTA2048_0/solution1/top.cc:187) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('mark_mask_V_load', HTA2048_0/solution1/top.cc:243) on array 'mark_mask_V'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('group_tree_V_1_load_2', HTA2048_0/solution1/top.cc:243) on array 'group_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('group_tree_V_0_load_2', HTA2048_0/solution1/top.cc:243) on array 'group_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_17', HTA2048_0/solution1/top.cc:228) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_20', HTA2048_0/solution1/top.cc:228) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_13', HTA2048_0/solution1/top.cc:222) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_15', HTA2048_0/solution1/top.cc:222) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_2', HTA2048_0/solution1/top.cc:198) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_2', HTA2048_0/solution1/top.cc:198) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('group_tree_V_1_load_1', HTA2048_0/solution1/top.cc:181) on array 'group_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('group_tree_V_0_load_1', HTA2048_0/solution1/top.cc:181) on array 'group_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('rhs.V', HTA2048_0/solution1/top.cc:181) on array 'group_tree_mask_V'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('shift_constant_V_loa', HTA2048_0/solution1/top.cc:184) on array 'shift_constant_V'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_1', HTA2048_0/solution1/top.cc:174) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_1', HTA2048_0/solution1/top.cc:174) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Unable to schedule the protocol specified by region 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 143.743 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 146.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_2_64bit'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 146.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HTA2048_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HTA2048_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HTA2048_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HTA2048_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HTA2048_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HTA2048_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'HTA2048_theta_group_tree_V_1' to 'HTA2048_theta_grobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA2048_theta_group_tree_V_0' to 'HTA2048_theta_grocud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA2048_theta_group_tree_mask_V' to 'HTA2048_theta_grodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA2048_theta_shift_constant_V' to 'HTA2048_theta_shieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA2048_theta_buddy_tree_V_1' to 'HTA2048_theta_budfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA2048_theta_buddy_tree_V_0' to 'HTA2048_theta_budg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA2048_theta_addr_layer_map_V' to 'HTA2048_theta_addhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA2048_theta_addr_tree_map_V' to 'HTA2048_theta_addibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA2048_theta_mark_mask_V' to 'HTA2048_theta_marjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA2048_theta_mux_32_64_1_1' to 'HTA2048_theta_muxkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'HTA2048_theta_muxkbM': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'HTA2048_theta'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 152.186 MB.
INFO: [RTMG 210-278] Implementing memory 'HTA2048_theta_grobkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'HTA2048_theta_grodEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'HTA2048_theta_shieOg_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'HTA2048_theta_budfYi_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA2048_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 12623 ; free virtual = 29679
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 12623 ; free virtual = 29679
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA2048_theta' (HTA2048_0/solution1/top.cc:166).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA2048_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA2048_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA2048_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA2048_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.629 ; gain = 129.070 ; free physical = 12606 ; free virtual = 29666
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA2048_0/solution1/top.cc:228: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.629 ; gain = 129.070 ; free physical = 12576 ; free virtual = 29638
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA2048_0/solution1/top.cc:271) in function 'HTA2048_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA2048_0/solution1/top.cc:222:38) in function 'HTA2048_theta'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:228:31) to (HTA2048_0/solution1/top.cc:228:31) in function 'HTA2048_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:334:28) to (HTA2048_0/solution1/top.cc:334:59) in function 'HTA2048_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:342:16) to (HTA2048_0/solution1/top.cc:343:38) in function 'HTA2048_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:397:28) to (HTA2048_0/solution1/top.cc:397:59) in function 'HTA2048_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:322:29) to (HTA2048_0/solution1/top.cc:325:29) in function 'HTA2048_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:369:29) to (HTA2048_0/solution1/top.cc:380:39) in function 'HTA2048_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:181:47) to (HTA2048_0/solution1/top.cc:186:28) in function 'HTA2048_theta'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:197:45) to (HTA2048_0/solution1/top.cc:198:27) in function 'HTA2048_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:243:56) to (HTA2048_0/solution1/top.cc:243:56) in function 'HTA2048_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA2048_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 567.559 ; gain = 192.000 ; free physical = 12551 ; free virtual = 29616
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 567.559 ; gain = 192.000 ; free physical = 12522 ; free virtual = 29587
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA2048_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.8 seconds; current allocated memory: 141.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 141.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA2048_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (HTA2048_0/solution1/top.cc:222) of variable 'r.V', HTA2048_0/solution1/top.cc:222 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_15', HTA2048_0/solution1/top.cc:222) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 143.850 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA2048_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 11679 ; free virtual = 31430
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 11679 ; free virtual = 31430
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA2048_theta' (HTA2048_0/solution1/top.cc:166).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA2048_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA2048_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA2048_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA2048_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.633 ; gain = 129.070 ; free physical = 11623 ; free virtual = 31378
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA2048_0/solution1/top.cc:228: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.633 ; gain = 129.070 ; free physical = 11631 ; free virtual = 31388
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA2048_0/solution1/top.cc:271) in function 'HTA2048_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA2048_0/solution1/top.cc:222:38) in function 'HTA2048_theta'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:228:31) to (HTA2048_0/solution1/top.cc:228:31) in function 'HTA2048_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:334:28) to (HTA2048_0/solution1/top.cc:334:59) in function 'HTA2048_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:342:16) to (HTA2048_0/solution1/top.cc:343:38) in function 'HTA2048_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:397:28) to (HTA2048_0/solution1/top.cc:397:59) in function 'HTA2048_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:322:29) to (HTA2048_0/solution1/top.cc:325:28) in function 'HTA2048_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:369:29) to (HTA2048_0/solution1/top.cc:380:39) in function 'HTA2048_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:181:47) to (HTA2048_0/solution1/top.cc:186:28) in function 'HTA2048_theta'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:197:45) to (HTA2048_0/solution1/top.cc:198:27) in function 'HTA2048_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:243:56) to (HTA2048_0/solution1/top.cc:243:56) in function 'HTA2048_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA2048_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 567.562 ; gain = 192.000 ; free physical = 11590 ; free virtual = 31349
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 567.562 ; gain = 192.000 ; free physical = 11559 ; free virtual = 31319
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA2048_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.2 seconds; current allocated memory: 141.271 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 141.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA2048_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (HTA2048_0/solution1/top.cc:222) of variable 'r.V', HTA2048_0/solution1/top.cc:222 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_15', HTA2048_0/solution1/top.cc:222) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 143.876 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA2048_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 10660 ; free virtual = 30512
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 10660 ; free virtual = 30512
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA2048_theta' (HTA2048_0/solution1/top.cc:167).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA2048_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA2048_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA2048_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA2048_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.629 ; gain = 129.070 ; free physical = 10637 ; free virtual = 30494
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA2048_0/solution1/top.cc:229: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 504.629 ; gain = 129.070 ; free physical = 10624 ; free virtual = 30482
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA2048_0/solution1/top.cc:272) in function 'HTA2048_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA2048_0/solution1/top.cc:223:38) in function 'HTA2048_theta'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:229:31) to (HTA2048_0/solution1/top.cc:229:31) in function 'HTA2048_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:335:28) to (HTA2048_0/solution1/top.cc:335:59) in function 'HTA2048_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:343:16) to (HTA2048_0/solution1/top.cc:344:38) in function 'HTA2048_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:398:28) to (HTA2048_0/solution1/top.cc:398:59) in function 'HTA2048_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:323:29) to (HTA2048_0/solution1/top.cc:326:28) in function 'HTA2048_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:370:29) to (HTA2048_0/solution1/top.cc:381:39) in function 'HTA2048_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:182:47) to (HTA2048_0/solution1/top.cc:187:28) in function 'HTA2048_theta'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:198:45) to (HTA2048_0/solution1/top.cc:199:27) in function 'HTA2048_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA2048_0/solution1/top.cc:244:56) to (HTA2048_0/solution1/top.cc:244:56) in function 'HTA2048_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA2048_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 567.559 ; gain = 192.000 ; free physical = 10582 ; free virtual = 30443
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 567.559 ; gain = 192.000 ; free physical = 10577 ; free virtual = 30438
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA2048_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.22 seconds; current allocated memory: 141.304 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 141.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA2048_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (HTA2048_0/solution1/top.cc:223) of variable 'r.V', HTA2048_0/solution1/top.cc:223 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_15', HTA2048_0/solution1/top.cc:223) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 143.925 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

