Source Block: zipcpu/rtl/peripherals/zipmmu.v@338:348@HdlIdDef
	reg	[31:0]	status_word;
	//
	//
	reg			r_pending, r_we, last_page_valid, last_ro, r_valid;
	reg	[(DW-3):0]	r_addr;
	reg	[(DW-1):0]	r_data;
	reg	[(DW/8-1):0]	r_sel;
	reg	[(PAW-1):0]	last_ppage;
	reg	[(VAW-1):0]	last_vpage;
	//
	wire	[(TBL_SIZE-1):0]	r_tlb_match;

Diff Content:
+ 343 	wire	[(VAW-1):0]	vpage;
+ 343 	wire	[AW-LGPGSZW-1:0]	ppage;

Clone Blocks:
Clone Blocks 1:
zipcpu/rtl/peripherals/zipmmu.v@336:346
	//
	wire	[31:0]		w_control_data,w_vtable_reg,w_ptable_reg;
	reg	[31:0]	status_word;
	//
	//
	reg			r_pending, r_we, last_page_valid, last_ro, r_valid;
	reg	[(DW-3):0]	r_addr;
	reg	[(DW-1):0]	r_data;
	reg	[(DW/8-1):0]	r_sel;
	reg	[(PAW-1):0]	last_ppage;
	reg	[(VAW-1):0]	last_vpage;

Clone Blocks 2:
zipcpu/rtl/peripherals/zipmmu.v@336:346
	//
	wire	[31:0]		w_control_data,w_vtable_reg,w_ptable_reg;
	reg	[31:0]	status_word;
	//
	//
	reg			r_pending, r_we, last_page_valid, last_ro, r_valid;
	reg	[(DW-3):0]	r_addr;
	reg	[(DW-1):0]	r_data;
	reg	[(DW/8-1):0]	r_sel;
	reg	[(PAW-1):0]	last_ppage;
	reg	[(VAW-1):0]	last_vpage;

Clone Blocks 3:
zipcpu/rtl/peripherals/zipmmu.v@339:349
	//
	//
	reg			r_pending, r_we, last_page_valid, last_ro, r_valid;
	reg	[(DW-3):0]	r_addr;
	reg	[(DW-1):0]	r_data;
	reg	[(DW/8-1):0]	r_sel;
	reg	[(PAW-1):0]	last_ppage;
	reg	[(VAW-1):0]	last_vpage;
	//
	wire	[(TBL_SIZE-1):0]	r_tlb_match;
	reg	[(LGTBL-1):0]		s_tlb_addr;

Clone Blocks 4:
zipcpu/rtl/peripherals/zipmmu.v@336:346
	//
	wire	[31:0]		w_control_data,w_vtable_reg,w_ptable_reg;
	reg	[31:0]	status_word;
	//
	//
	reg			r_pending, r_we, last_page_valid, last_ro, r_valid;
	reg	[(DW-3):0]	r_addr;
	reg	[(DW-1):0]	r_data;
	reg	[(DW/8-1):0]	r_sel;
	reg	[(PAW-1):0]	last_ppage;
	reg	[(VAW-1):0]	last_vpage;

Clone Blocks 5:
zipcpu/rtl/peripherals/zipmmu.v@337:347
	wire	[31:0]		w_control_data,w_vtable_reg,w_ptable_reg;
	reg	[31:0]	status_word;
	//
	//
	reg			r_pending, r_we, last_page_valid, last_ro, r_valid;
	reg	[(DW-3):0]	r_addr;
	reg	[(DW-1):0]	r_data;
	reg	[(DW/8-1):0]	r_sel;
	reg	[(PAW-1):0]	last_ppage;
	reg	[(VAW-1):0]	last_vpage;
	//

Clone Blocks 6:
zipcpu/rtl/peripherals/zipmmu.v@341:351
	reg			r_pending, r_we, last_page_valid, last_ro, r_valid;
	reg	[(DW-3):0]	r_addr;
	reg	[(DW-1):0]	r_data;
	reg	[(DW/8-1):0]	r_sel;
	reg	[(PAW-1):0]	last_ppage;
	reg	[(VAW-1):0]	last_vpage;
	//
	wire	[(TBL_SIZE-1):0]	r_tlb_match;
	reg	[(LGTBL-1):0]		s_tlb_addr;
	reg				s_tlb_miss, s_tlb_hit, s_pending;
	//

Clone Blocks 7:
zipcpu/rtl/peripherals/zipmmu.v@336:346
	//
	wire	[31:0]		w_control_data,w_vtable_reg,w_ptable_reg;
	reg	[31:0]	status_word;
	//
	//
	reg			r_pending, r_we, last_page_valid, last_ro, r_valid;
	reg	[(DW-3):0]	r_addr;
	reg	[(DW-1):0]	r_data;
	reg	[(DW/8-1):0]	r_sel;
	reg	[(PAW-1):0]	last_ppage;
	reg	[(VAW-1):0]	last_vpage;

Clone Blocks 8:
zipcpu/rtl/peripherals/zipmmu.v@336:346
	//
	wire	[31:0]		w_control_data,w_vtable_reg,w_ptable_reg;
	reg	[31:0]	status_word;
	//
	//
	reg			r_pending, r_we, last_page_valid, last_ro, r_valid;
	reg	[(DW-3):0]	r_addr;
	reg	[(DW-1):0]	r_data;
	reg	[(DW/8-1):0]	r_sel;
	reg	[(PAW-1):0]	last_ppage;
	reg	[(VAW-1):0]	last_vpage;

Clone Blocks 9:
zipcpu/rtl/peripherals/zipmmu.v@340:350
	//
	reg			r_pending, r_we, last_page_valid, last_ro, r_valid;
	reg	[(DW-3):0]	r_addr;
	reg	[(DW-1):0]	r_data;
	reg	[(DW/8-1):0]	r_sel;
	reg	[(PAW-1):0]	last_ppage;
	reg	[(VAW-1):0]	last_vpage;
	//
	wire	[(TBL_SIZE-1):0]	r_tlb_match;
	reg	[(LGTBL-1):0]		s_tlb_addr;
	reg				s_tlb_miss, s_tlb_hit, s_pending;

