// Seed: 55998386
module module_0;
  generate
    wire id_1;
    wand id_2;
  endgenerate
  wire id_3, id_4;
  id_5(
      -1'b0, id_3, -1, id_3, 1, 1 - id_2, 1
  );
  wire id_6, id_7;
  wire id_8;
  supply0 id_9;
  wire id_10;
  wire id_11, id_12;
endmodule
module module_1 (
    output wire id_0,
    input wor id_1,
    input supply0 id_2,
    input wor id_3,
    id_6,
    output wire id_4
);
  assign id_0 = ~id_3;
  module_0 modCall_1 ();
  assign modCall_1.type_2 = 0;
  wire id_7, id_8;
endmodule
