obj_dir/Vmain.cpp obj_dir/Vmain.h obj_dir/Vmain.mk obj_dir/Vmain__Syms.cpp obj_dir/Vmain__Syms.h obj_dir/Vmain__TraceDecls__0__Slow.cpp obj_dir/Vmain__Trace__0.cpp obj_dir/Vmain__Trace__0__Slow.cpp obj_dir/Vmain___024root.h obj_dir/Vmain___024root__DepSet_h3334316c__0.cpp obj_dir/Vmain___024root__DepSet_h3334316c__0__Slow.cpp obj_dir/Vmain___024root__DepSet_h8b02a3a0__0.cpp obj_dir/Vmain___024root__DepSet_h8b02a3a0__0__Slow.cpp obj_dir/Vmain___024root__Slow.cpp obj_dir/Vmain__pch.h obj_dir/Vmain__ver.d obj_dir/Vmain_classes.mk  : /usr/bin/verilator_bin ../src/components/alu.v ../src/components/branch_unit.v ../src/components/immediate_generator.v ../src/components/memory_interface.v ../src/components/pc_generator.v ../src/components/register_file.v ../src/control/control_unit.v ../src/control/forwarding_unit.v ../src/control/hazard_detection.v ../src/control/stall_controller.v ../src/core/constants.v ../src/core/pipeline_registers.v ../src/core/rv32e_cpu.v ../src/memory/data_memory.v ../src/memory/instruction_memory.v ../src/stages/ex_stage.v ../src/stages/id_stage.v ../src/stages/if_stage.v ../src/stages/mem_stage.v ../src/stages/wb_stage.v /usr/bin/verilator_bin /usr/share/verilator/include/verilated_std.sv /usr/share/verilator/include/verilated_std_waiver.vlt main.sv 
