(pcb "/home/tamago324/ghq/github.com/tamago324/split-mini/rev0.6/split-mini/split-mini.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(6.0.6)")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  102695 -23019.2  102883 -23076.1  103056 -23168.5  103207 -23292.9
            103331 -23444.4  103424 -23617.3  103481 -23804.9  103500 -24000
            103500 -64795  113225 -64795  113420 -64814.2  113608 -64871.1
            113781 -64963.5  113932 -65087.8  114056 -65239.4  114149 -65412.3
            114206 -65599.9  114225 -65795  114225 -102500  114206 -102695
            114149 -102883  114056 -103056  113932 -103207  113781 -103331
            113608 -103424  113420 -103481  113225 -103500  65225 -103500
            47500 -110875  20500 -110875  20304.9 -110856  20117.3 -110799
            19944.4 -110706  19792.9 -110582  19668.5 -110431  19576.1 -110258
            19519.2 -110070  19500 -109875  19500 -24000  19519.2 -23804.9
            19576.1 -23617.3  19668.5 -23444.4  19792.9 -23292.9  19944.4 -23168.5
            20117.3 -23076.1  20304.9 -23019.2  20500 -23000  102500 -23000
            102695 -23019.2)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "split-mini:MX-Hotswap-1U"
      (place SW7 45000.000000 -56000.000000 front 0.000000 (PN SW_PUSH))
      (place SW3 61500.000000 -35000.000000 front 0.000000 (PN SW_PUSH))
      (place SW5 94540.000000 -41100.000000 front 0.000000 (PN SW_PUSH))
      (place SW16 72300.000000 -94550.000000 front 0.000000 (PN SW_PUSH))
      (place SW17 88750.000000 -94500.000000 front 0.000000 (PN SW_PUSH))
      (place SW2 45020.000000 -38500.000000 front 0.000000 (PN SW_PUSH))
      (place SW1 28500.000000 -42900.000000 front 0.000000 (PN SW_PUSH))
      (place SW4 78000.000000 -39350.000000 front 0.000000 (PN SW_PUSH))
    )
    (component "split-mini:MX-Hotswap-1U::1"
      (place SW6 28450.000000 -60400.000000 front 0.000000 (PN SW_PUSH))
      (place SW11 28490.000000 -77900.000000 front 0.000000 (PN SW_PUSH))
      (place SW9 78050.000000 -56850.000000 front 0.000000 (PN SW_PUSH))
      (place SW15 94520.000000 -76100.000000 front 0.000000 (PN SW_PUSH))
      (place SW18 105250.000000 -94500.000000 front 0.000000 (PN SW_PUSH))
      (place SW8 61500.000000 -52500.000000 front 0.000000 (PN SW_PUSH))
      (place SW10 94530.000000 -58610.000000 front 0.000000 (PN SW_PUSH))
      (place SW13 61550.000000 -70000.000000 front 0.000000 (PN SW_PUSH))
      (place SW12 45030.000000 -73500.000000 front 0.000000 (PN SW_PUSH))
      (place SW14 77950.000000 -74400.000000 front 0.000000 (PN SW_PUSH))
    )
    (component "split-mini:D3_SMD"
      (place D7 44850.000000 -47400.000000 front 0.000000 (PN D))
    )
    (component "split-mini:D3_SMD::1"
      (place D6 28700.000000 -51500.000000 front 0.000000 (PN D))
    )
    (component "split-mini:D3_SMD::2"
      (place D9 77950.000000 -48200.000000 front 0.000000 (PN D))
    )
    (component "split-mini:D3_SMD::3"
      (place D16 72300.000000 -85600.000000 front 0.000000 (PN D))
    )
    (component "split-mini:D3_SMD::4"
      (place D11 28900.000000 -69100.000000 front 0.000000 (PN D))
    )
    (component "split-mini:D3_SMD::5"
      (place D14 78100.000000 -65700.000000 front 0.000000 (PN D))
    )
    (component "split-mini:D3_SMD::6"
      (place D17 89150.000000 -85700.000000 front 0.000000 (PN D))
    )
    (component "split-mini:M2_HOLE_v2_4.5mm"
      (place HOLE3 52550.000000 -85500.000000 front 0.000000 (PN Val**))
      (place HOLE5 107250.000000 -82800.000000 front 0.000000 (PN Val**))
      (place HOLE4 52500.000000 -103850.000000 front 0.000000 (PN Val*))
      (place HOLE2 94530.000000 -28000.000000 front 0.000000 (PN Val**))
      (place HOLE1 28550.000000 -30000.000000 front 0.000000 (PN Val**))
    )
    (component "split-mini:D3_SMD::7"
      (place D13 61500.000000 -61300.000000 front 0.000000 (PN D))
    )
    (component "split-mini:D3_SMD::8"
      (place D1 28750.000000 -34250.000000 front 0.000000 (PN D))
    )
    (component "split-mini:D3_SMD::9"
      (place D18 99925.000000 -85650.000000 front 0.000000 (PN D))
    )
    (component "split-mini:D3_SMD::10"
      (place D4 78150.000000 -30550.000000 front 0.000000 (PN D))
    )
    (component "split-mini:D3_SMD::11"
      (place D10 95050.000000 -50100.000000 front 0.000000 (PN D))
    )
    (component "split-mini:MJ-4PP-9"
      (place J1 110850.000000 -65100.000000 front 0.000000 (PN "MJ-4PP-9"))
    )
    (component "split-mini:D3_SMD::12"
      (place D3 61650.000000 -26200.000000 front 0.000000 (PN D))
    )
    (component "split-mini:XIAO-RP2040_mod"
      (place U1 43485.000000 -109030.000000 front 90.000000 (PN "Seeed Studio XIAO SAMD21"))
    )
    (component "split-mini:D3_SMD::13"
      (place D15 95000.000000 -67350.000000 front 0.000000 (PN D))
    )
    (component "split-mini:D3_SMD::14"
      (place D5 94850.000000 -32350.000000 front 0.000000 (PN D))
    )
    (component "split-mini:D3_SMD::15"
      (place D8 61400.000000 -43800.000000 front 0.000000 (PN D))
    )
    (component "split-mini:D3_SMD::16"
      (place D2 45350.000000 -29600.000000 front 0.000000 (PN D))
    )
    (component "split-mini:D3_SMD::17"
      (place D12 44900.000000 -64600.000000 front 0.000000 (PN D))
    )
  )
  (library
    (image "split-mini:MX-Hotswap-1U"
      (outline (path signal 150  -5000 7000  -7000 7000))
      (outline (path signal 150  9525 9525  -9525 9525))
      (outline (path signal 150  -7000 -7000  -5000 -7000))
      (outline (path signal 150  5000 7000  7000 7000))
      (outline (path signal 150  5000 -7000  7000 -7000))
      (outline (path signal 150  -9525 -9525  -9525 9525))
      (outline (path signal 150  -7000 -5000  -7000 -7000))
      (outline (path signal 150  9525 -9525  9525 9525))
      (outline (path signal 150  -7000 7000  -7000 5000))
      (outline (path signal 150  9525 -9525  -9525 -9525))
      (outline (path signal 150  7000 7000  7000 5000))
      (outline (path signal 150  7000 -7000  7000 -5000))
      (pin RoundRect[T]Pad_2550x2500_200.761_um_0.000000_0 1 7085 2540)
      (pin RoundRect[B]Pad_2550x2500_200.761_um_0.000000_0 1@1 -7085 2540)
      (pin RoundRect[T]Pad_2550x2500_200.761_um_0.000000_0 2 -5842 5080)
      (pin RoundRect[B]Pad_2550x2500_200.761_um_0.000000_0 2@1 5842 5080)
      (keepout "" (circle F.Cu 3000 -3810 2540))
      (keepout "" (circle B.Cu 3000 -3810 2540))
      (keepout "" (circle F.Cu 3987.8))
      (keepout "" (circle B.Cu 3987.8))
      (keepout "" (circle F.Cu 3000 -2540 5080))
      (keepout "" (circle B.Cu 3000 -2540 5080))
      (keepout "" (circle F.Cu 1701.8 5080 0))
      (keepout "" (circle B.Cu 1701.8 5080 0))
      (keepout "" (circle F.Cu 3000 2540 5080))
      (keepout "" (circle B.Cu 3000 2540 5080))
      (keepout "" (circle F.Cu 3000 3810 2450))
      (keepout "" (circle B.Cu 3000 3810 2450))
      (keepout "" (circle F.Cu 1701.8 -5080 0))
      (keepout "" (circle B.Cu 1701.8 -5080 0))
    )
    (image "split-mini:MX-Hotswap-1U::1"
      (outline (path signal 150  7000 -7000  7000 -5000))
      (outline (path signal 150  7000 7000  7000 5000))
      (outline (path signal 150  9525 -9525  -9525 -9525))
      (outline (path signal 150  -7000 7000  -7000 5000))
      (outline (path signal 150  9525 -9525  9525 9525))
      (outline (path signal 150  -7000 -5000  -7000 -7000))
      (outline (path signal 150  -9525 -9525  -9525 9525))
      (outline (path signal 150  5000 -7000  7000 -7000))
      (outline (path signal 150  5000 7000  7000 7000))
      (outline (path signal 150  -7000 -7000  -5000 -7000))
      (outline (path signal 150  9525 9525  -9525 9525))
      (outline (path signal 150  -5000 7000  -7000 7000))
      (pin RoundRect[B]Pad_2550x2500_200.761_um_0.000000_0 2 5842 5080)
      (pin RoundRect[T]Pad_2550x2500_200.761_um_0.000000_0 2@1 -5842 5080)
      (pin RoundRect[B]Pad_2550x2500_200.761_um_0.000000_0 1 -7085 2540)
      (pin RoundRect[T]Pad_2550x2500_200.761_um_0.000000_0 1@1 7085 2540)
      (keepout "" (circle F.Cu 1701.8 -5080 0))
      (keepout "" (circle B.Cu 1701.8 -5080 0))
      (keepout "" (circle F.Cu 3000 3810 2450))
      (keepout "" (circle B.Cu 3000 3810 2450))
      (keepout "" (circle F.Cu 3000 2540 5080))
      (keepout "" (circle B.Cu 3000 2540 5080))
      (keepout "" (circle F.Cu 1701.8 5080 0))
      (keepout "" (circle B.Cu 1701.8 5080 0))
      (keepout "" (circle F.Cu 3000 -2540 5080))
      (keepout "" (circle B.Cu 3000 -2540 5080))
      (keepout "" (circle F.Cu 3987.8))
      (keepout "" (circle B.Cu 3987.8))
      (keepout "" (circle F.Cu 3000 -3810 2540))
      (keepout "" (circle B.Cu 3000 -3810 2540))
    )
    (image "split-mini:D3_SMD"
      (outline (path signal 150  500 -500  -400 0))
      (outline (path signal 150  2700 -750  2700 750))
      (outline (path signal 150  -2700 750  -2700 -750))
      (outline (path signal 150  -500 500  -500 -500))
      (outline (path signal 150  2700 750  -2700 750))
      (outline (path signal 150  500 500  500 -500))
      (outline (path signal 150  -2700 -750  2700 -750))
      (outline (path signal 150  -400 0  500 500))
      (outline (path signal 150  -400 0  500 500))
      (outline (path signal 150  -500 500  -500 -500))
      (outline (path signal 150  500 -500  -400 0))
      (outline (path signal 150  -2700 -750  2700 -750))
      (outline (path signal 150  2700 750  2700 -750))
      (outline (path signal 150  -2700 750  -2700 -750))
      (outline (path signal 150  2700 750  -2700 750))
      (outline (path signal 150  500 500  500 -500))
      (pin Rect[B]Pad_1300x950_um 1 -1775 0)
      (pin Rect[T]Pad_1300x950_um 1@1 -1775 0)
      (pin Rect[T]Pad_1300x950_um 2 1775 0)
      (pin Rect[B]Pad_1300x950_um 2@1 1775 0)
    )
    (image "split-mini:D3_SMD::1"
      (outline (path signal 150  -2700 -750  2700 -750))
      (outline (path signal 150  -2700 750  -2700 -750))
      (outline (path signal 150  -400 0  500 500))
      (outline (path signal 150  500 500  500 -500))
      (outline (path signal 150  2700 750  -2700 750))
      (outline (path signal 150  -500 500  -500 -500))
      (outline (path signal 150  500 -500  -400 0))
      (outline (path signal 150  2700 750  2700 -750))
      (outline (path signal 150  2700 750  -2700 750))
      (outline (path signal 150  500 -500  -400 0))
      (outline (path signal 150  500 500  500 -500))
      (outline (path signal 150  2700 -750  2700 750))
      (outline (path signal 150  -2700 750  -2700 -750))
      (outline (path signal 150  -400 0  500 500))
      (outline (path signal 150  -2700 -750  2700 -750))
      (outline (path signal 150  -500 500  -500 -500))
      (pin Rect[T]Pad_1300x950_um 2 1775 0)
      (pin Rect[B]Pad_1300x950_um 2@1 1775 0)
      (pin Rect[B]Pad_1300x950_um 1 -1775 0)
      (pin Rect[T]Pad_1300x950_um 1@1 -1775 0)
    )
    (image "split-mini:D3_SMD::2"
      (outline (path signal 150  500 -500  -400 0))
      (outline (path signal 150  -2700 750  -2700 -750))
      (outline (path signal 150  -2700 -750  2700 -750))
      (outline (path signal 150  -500 500  -500 -500))
      (outline (path signal 150  2700 750  2700 -750))
      (outline (path signal 150  500 500  500 -500))
      (outline (path signal 150  2700 750  -2700 750))
      (outline (path signal 150  -400 0  500 500))
      (outline (path signal 150  2700 -750  2700 750))
      (outline (path signal 150  2700 750  -2700 750))
      (outline (path signal 150  500 500  500 -500))
      (outline (path signal 150  -500 500  -500 -500))
      (outline (path signal 150  500 -500  -400 0))
      (outline (path signal 150  -2700 750  -2700 -750))
      (outline (path signal 150  -2700 -750  2700 -750))
      (outline (path signal 150  -400 0  500 500))
      (pin Rect[B]Pad_1300x950_um 2 1775 0)
      (pin Rect[T]Pad_1300x950_um 2@1 1775 0)
      (pin Rect[T]Pad_1300x950_um 1 -1775 0)
      (pin Rect[B]Pad_1300x950_um 1@1 -1775 0)
    )
    (image "split-mini:D3_SMD::3"
      (outline (path signal 150  -2700 -750  2700 -750))
      (outline (path signal 150  500 500  500 -500))
      (outline (path signal 150  -500 500  -500 -500))
      (outline (path signal 150  2700 750  2700 -750))
      (outline (path signal 150  -2700 750  -2700 -750))
      (outline (path signal 150  -400 0  500 500))
      (outline (path signal 150  2700 750  -2700 750))
      (outline (path signal 150  500 -500  -400 0))
      (outline (path signal 150  -500 500  -500 -500))
      (outline (path signal 150  2700 -750  2700 750))
      (outline (path signal 150  -400 0  500 500))
      (outline (path signal 150  500 500  500 -500))
      (outline (path signal 150  -2700 750  -2700 -750))
      (outline (path signal 150  500 -500  -400 0))
      (outline (path signal 150  -2700 -750  2700 -750))
      (outline (path signal 150  2700 750  -2700 750))
      (pin Rect[B]Pad_1300x950_um 2 1775 0)
      (pin Rect[T]Pad_1300x950_um 2@1 1775 0)
      (pin Rect[B]Pad_1300x950_um 1 -1775 0)
      (pin Rect[T]Pad_1300x950_um 1@1 -1775 0)
    )
    (image "split-mini:D3_SMD::4"
      (outline (path signal 150  500 500  500 -500))
      (outline (path signal 150  -400 0  500 500))
      (outline (path signal 150  2700 750  -2700 750))
      (outline (path signal 150  -500 500  -500 -500))
      (outline (path signal 150  -2700 -750  2700 -750))
      (outline (path signal 150  500 -500  -400 0))
      (outline (path signal 150  -2700 750  -2700 -750))
      (outline (path signal 150  2700 750  2700 -750))
      (outline (path signal 150  500 500  500 -500))
      (outline (path signal 150  -400 0  500 500))
      (outline (path signal 150  500 -500  -400 0))
      (outline (path signal 150  -500 500  -500 -500))
      (outline (path signal 150  -2700 750  -2700 -750))
      (outline (path signal 150  2700 -750  2700 750))
      (outline (path signal 150  -2700 -750  2700 -750))
      (outline (path signal 150  2700 750  -2700 750))
      (pin Rect[B]Pad_1300x950_um 2 1775 0)
      (pin Rect[T]Pad_1300x950_um 2@1 1775 0)
      (pin Rect[T]Pad_1300x950_um 1 -1775 0)
      (pin Rect[B]Pad_1300x950_um 1@1 -1775 0)
    )
    (image "split-mini:D3_SMD::5"
      (outline (path signal 150  -400 0  500 500))
      (outline (path signal 150  -2700 750  -2700 -750))
      (outline (path signal 150  2700 750  -2700 750))
      (outline (path signal 150  500 -500  -400 0))
      (outline (path signal 150  -2700 -750  2700 -750))
      (outline (path signal 150  -500 500  -500 -500))
      (outline (path signal 150  2700 750  2700 -750))
      (outline (path signal 150  500 500  500 -500))
      (outline (path signal 150  500 500  500 -500))
      (outline (path signal 150  -2700 750  -2700 -750))
      (outline (path signal 150  -400 0  500 500))
      (outline (path signal 150  2700 750  -2700 750))
      (outline (path signal 150  -2700 -750  2700 -750))
      (outline (path signal 150  -500 500  -500 -500))
      (outline (path signal 150  2700 -750  2700 750))
      (outline (path signal 150  500 -500  -400 0))
      (pin Rect[B]Pad_1300x950_um 2 1775 0)
      (pin Rect[T]Pad_1300x950_um 2@1 1775 0)
      (pin Rect[B]Pad_1300x950_um 1 -1775 0)
      (pin Rect[T]Pad_1300x950_um 1@1 -1775 0)
    )
    (image "split-mini:D3_SMD::6"
      (outline (path signal 150  -2700 -750  2700 -750))
      (outline (path signal 150  -500 500  -500 -500))
      (outline (path signal 150  500 500  500 -500))
      (outline (path signal 150  500 -500  -400 0))
      (outline (path signal 150  -2700 750  -2700 -750))
      (outline (path signal 150  2700 750  -2700 750))
      (outline (path signal 150  -400 0  500 500))
      (outline (path signal 150  2700 750  2700 -750))
      (outline (path signal 150  2700 750  -2700 750))
      (outline (path signal 150  2700 -750  2700 750))
      (outline (path signal 150  -400 0  500 500))
      (outline (path signal 150  500 500  500 -500))
      (outline (path signal 150  500 -500  -400 0))
      (outline (path signal 150  -2700 750  -2700 -750))
      (outline (path signal 150  -500 500  -500 -500))
      (outline (path signal 150  -2700 -750  2700 -750))
      (pin Rect[B]Pad_1300x950_um 2 1775 0)
      (pin Rect[T]Pad_1300x950_um 2@1 1775 0)
      (pin Rect[T]Pad_1300x950_um 1 -1775 0)
      (pin Rect[B]Pad_1300x950_um 1@1 -1775 0)
    )
    (image "split-mini:M2_HOLE_v2_4.5mm"
      (keepout "" (circle F.Cu 4500))
      (keepout "" (circle B.Cu 4500))
    )
    (image "split-mini:D3_SMD::7"
      (outline (path signal 150  -400 0  500 500))
      (outline (path signal 150  -2700 -750  2700 -750))
      (outline (path signal 150  2700 750  2700 -750))
      (outline (path signal 150  -2700 750  -2700 -750))
      (outline (path signal 150  2700 750  -2700 750))
      (outline (path signal 150  -500 500  -500 -500))
      (outline (path signal 150  500 500  500 -500))
      (outline (path signal 150  500 -500  -400 0))
      (outline (path signal 150  -500 500  -500 -500))
      (outline (path signal 150  500 -500  -400 0))
      (outline (path signal 150  2700 750  -2700 750))
      (outline (path signal 150  2700 -750  2700 750))
      (outline (path signal 150  500 500  500 -500))
      (outline (path signal 150  -2700 750  -2700 -750))
      (outline (path signal 150  -400 0  500 500))
      (outline (path signal 150  -2700 -750  2700 -750))
      (pin Rect[B]Pad_1300x950_um 2 1775 0)
      (pin Rect[T]Pad_1300x950_um 2@1 1775 0)
      (pin Rect[T]Pad_1300x950_um 1 -1775 0)
      (pin Rect[B]Pad_1300x950_um 1@1 -1775 0)
    )
    (image "split-mini:D3_SMD::8"
      (outline (path signal 150  500 500  500 -500))
      (outline (path signal 150  -500 500  -500 -500))
      (outline (path signal 150  -2700 -750  2700 -750))
      (outline (path signal 150  2700 750  -2700 750))
      (outline (path signal 150  -2700 750  -2700 -750))
      (outline (path signal 150  500 -500  -400 0))
      (outline (path signal 150  2700 -750  2700 750))
      (outline (path signal 150  -400 0  500 500))
      (outline (path signal 150  500 -500  -400 0))
      (outline (path signal 150  2700 750  2700 -750))
      (outline (path signal 150  -400 0  500 500))
      (outline (path signal 150  500 500  500 -500))
      (outline (path signal 150  -2700 750  -2700 -750))
      (outline (path signal 150  -500 500  -500 -500))
      (outline (path signal 150  2700 750  -2700 750))
      (outline (path signal 150  -2700 -750  2700 -750))
      (pin Rect[B]Pad_1300x950_um 1 -1775 0)
      (pin Rect[T]Pad_1300x950_um 1@1 -1775 0)
      (pin Rect[T]Pad_1300x950_um 2 1775 0)
      (pin Rect[B]Pad_1300x950_um 2@1 1775 0)
    )
    (image "split-mini:D3_SMD::9"
      (outline (path signal 150  -2700 -750  2700 -750))
      (outline (path signal 150  2700 750  -2700 750))
      (outline (path signal 150  2700 750  2700 -750))
      (outline (path signal 150  -400 0  500 500))
      (outline (path signal 150  500 -500  -400 0))
      (outline (path signal 150  -2700 750  -2700 -750))
      (outline (path signal 150  -500 500  -500 -500))
      (outline (path signal 150  500 500  500 -500))
      (outline (path signal 150  2700 -750  2700 750))
      (outline (path signal 150  2700 750  -2700 750))
      (outline (path signal 150  -2700 -750  2700 -750))
      (outline (path signal 150  -500 500  -500 -500))
      (outline (path signal 150  -400 0  500 500))
      (outline (path signal 150  500 -500  -400 0))
      (outline (path signal 150  -2700 750  -2700 -750))
      (outline (path signal 150  500 500  500 -500))
      (pin Rect[T]Pad_1300x950_um 2 1775 0)
      (pin Rect[B]Pad_1300x950_um 2@1 1775 0)
      (pin Rect[T]Pad_1300x950_um 1 -1775 0)
      (pin Rect[B]Pad_1300x950_um 1@1 -1775 0)
    )
    (image "split-mini:D3_SMD::10"
      (outline (path signal 150  2700 750  -2700 750))
      (outline (path signal 150  -2700 750  -2700 -750))
      (outline (path signal 150  -2700 -750  2700 -750))
      (outline (path signal 150  -400 0  500 500))
      (outline (path signal 150  500 500  500 -500))
      (outline (path signal 150  -500 500  -500 -500))
      (outline (path signal 150  500 -500  -400 0))
      (outline (path signal 150  2700 750  2700 -750))
      (outline (path signal 150  -2700 750  -2700 -750))
      (outline (path signal 150  -500 500  -500 -500))
      (outline (path signal 150  2700 750  -2700 750))
      (outline (path signal 150  500 -500  -400 0))
      (outline (path signal 150  -2700 -750  2700 -750))
      (outline (path signal 150  -400 0  500 500))
      (outline (path signal 150  2700 -750  2700 750))
      (outline (path signal 150  500 500  500 -500))
      (pin Rect[T]Pad_1300x950_um 2 1775 0)
      (pin Rect[B]Pad_1300x950_um 2@1 1775 0)
      (pin Rect[B]Pad_1300x950_um 1 -1775 0)
      (pin Rect[T]Pad_1300x950_um 1@1 -1775 0)
    )
    (image "split-mini:D3_SMD::11"
      (outline (path signal 150  -2700 750  -2700 -750))
      (outline (path signal 150  -2700 -750  2700 -750))
      (outline (path signal 150  -400 0  500 500))
      (outline (path signal 150  500 -500  -400 0))
      (outline (path signal 150  2700 750  -2700 750))
      (outline (path signal 150  2700 750  2700 -750))
      (outline (path signal 150  -500 500  -500 -500))
      (outline (path signal 150  500 500  500 -500))
      (outline (path signal 150  -2700 -750  2700 -750))
      (outline (path signal 150  500 500  500 -500))
      (outline (path signal 150  -500 500  -500 -500))
      (outline (path signal 150  -400 0  500 500))
      (outline (path signal 150  -2700 750  -2700 -750))
      (outline (path signal 150  2700 -750  2700 750))
      (outline (path signal 150  500 -500  -400 0))
      (outline (path signal 150  2700 750  -2700 750))
      (pin Rect[B]Pad_1300x950_um 2 1775 0)
      (pin Rect[T]Pad_1300x950_um 2@1 1775 0)
      (pin Rect[B]Pad_1300x950_um 1 -1775 0)
      (pin Rect[T]Pad_1300x950_um 1@1 -1775 0)
    )
    (image "split-mini:MJ-4PP-9"
      (outline (path signal 150  3000 0  3000 -12000))
      (outline (path signal 150  -3000 -12000  -3000 0))
      (outline (path signal 150  -3000 0  3000 0))
      (outline (path signal 150  3000 -12000  -3000 -12000))
      (outline (path signal 150  1250 0  1250 -12000))
      (outline (path signal 150  -4750 -12000  -4750 0))
      (outline (path signal 150  -4750 0  1250 0))
      (outline (path signal 150  1250 -12000  -4750 -12000))
      (pin Oval[A]Pad_1700x2500_um D -3850 -10300)
      (pin Oval[A]Pad_1700x2500_um D@1 2100 -10300)
      (pin Oval[A]Pad_1700x2500_um C -3850 -6300)
      (pin Oval[A]Pad_1700x2500_um C@1 2100 -6300)
      (pin Oval[A]Pad_1700x2500_um B -3850 -3300)
      (pin Oval[A]Pad_1700x2500_um B@1 2100 -3300)
      (pin Oval[A]Pad_1700x2500_um A -2100 -11800)
      (pin Oval[A]Pad_1700x2500_um A@1 350 -11800)
      (keepout "" (circle F.Cu 1200 -1750 -8500))
      (keepout "" (circle B.Cu 1200 -1750 -8500))
      (keepout "" (circle F.Cu 1200 -1750 -1500))
      (keepout "" (circle B.Cu 1200 -1750 -1500))
      (keepout "" (circle F.Cu 1200 0 -8500))
      (keepout "" (circle B.Cu 1200 0 -8500))
      (keepout "" (circle F.Cu 1200 0 -1500))
      (keepout "" (circle B.Cu 1200 0 -1500))
    )
    (image "split-mini:D3_SMD::12"
      (outline (path signal 150  2700 750  2700 -750))
      (outline (path signal 150  -500 500  -500 -500))
      (outline (path signal 150  500 500  500 -500))
      (outline (path signal 150  500 -500  -400 0))
      (outline (path signal 150  -2700 750  -2700 -750))
      (outline (path signal 150  2700 750  -2700 750))
      (outline (path signal 150  -2700 -750  2700 -750))
      (outline (path signal 150  -400 0  500 500))
      (outline (path signal 150  -2700 750  -2700 -750))
      (outline (path signal 150  -500 500  -500 -500))
      (outline (path signal 150  500 -500  -400 0))
      (outline (path signal 150  500 500  500 -500))
      (outline (path signal 150  -2700 -750  2700 -750))
      (outline (path signal 150  2700 -750  2700 750))
      (outline (path signal 150  -400 0  500 500))
      (outline (path signal 150  2700 750  -2700 750))
      (pin Rect[T]Pad_1300x950_um 2 1775 0)
      (pin Rect[B]Pad_1300x950_um 2@1 1775 0)
      (pin Rect[B]Pad_1300x950_um 1 -1775 0)
      (pin Rect[T]Pad_1300x950_um 1@1 -1775 0)
    )
    (image "split-mini:XIAO-RP2040_mod"
      (outline (path signal 120  1700 20450  3670 20450  3670 2960  1700 2960))
      (outline (path signal 120  16880 20560  18850 20560  18850 3070  16880 3070))
      (outline (path signal 120  15490 19300  17460 19300  17460 1810  15490 1810))
      (outline (path signal 120  280 19320  2250 19320  2250 1830  280 1830))
      (pin Round[A]Pad_1600_um 1 1272.5 18171)
      (pin Round[A]Pad_1600_um 1@1 17905 19470)
      (pin Round[A]Pad_1600_um 2 17905 16930)
      (pin Round[A]Pad_1600_um 2@1 1272.5 15631)
      (pin Round[A]Pad_1600_um 3 17905 14390)
      (pin Round[A]Pad_1600_um 3@1 1272.5 13091)
      (pin Round[A]Pad_1600_um 4 1272.5 10551)
      (pin Round[A]Pad_1600_um 4@1 17905 11850)
      (pin Round[A]Pad_1600_um 5 17905 9310)
      (pin Round[A]Pad_1600_um 5@1 1272.5 8011)
      (pin Round[A]Pad_1600_um 6 17905 6770)
      (pin Round[A]Pad_1600_um 6@1 1272.5 5471)
      (pin Round[A]Pad_1600_um 7 17905 4230)
      (pin Round[A]Pad_1600_um 7@1 1272.5 2931)
      (pin Round[A]Pad_1600_um 8 16507.5 2931)
      (pin Round[A]Pad_1600_um 8@1 2670 4230)
      (pin Round[A]Pad_1600_um 9 16507.5 5471)
      (pin Round[A]Pad_1600_um 9@1 2670 6770)
      (pin Round[A]Pad_1600_um 10 2670 9310)
      (pin Round[A]Pad_1600_um 10@1 16507.5 8011)
      (pin Round[A]Pad_1600_um 11 16507.5 10551)
      (pin Round[A]Pad_1600_um 11@1 2670 11850)
      (pin Round[A]Pad_1600_um 12 16507.5 13091)
      (pin Round[A]Pad_1600_um 12@1 2670 14390)
      (pin Round[A]Pad_1600_um 13 2670 16930)
      (pin Round[A]Pad_1600_um 13@1 16507.5 15631)
      (pin Round[A]Pad_1600_um 14 16507.5 18171)
      (pin Round[A]Pad_1600_um 14@1 2670 19470)
    )
    (image "split-mini:D3_SMD::13"
      (outline (path signal 150  2700 750  2700 -750))
      (outline (path signal 150  -2700 750  -2700 -750))
      (outline (path signal 150  500 -500  -400 0))
      (outline (path signal 150  2700 750  -2700 750))
      (outline (path signal 150  -500 500  -500 -500))
      (outline (path signal 150  -400 0  500 500))
      (outline (path signal 150  -2700 -750  2700 -750))
      (outline (path signal 150  500 500  500 -500))
      (outline (path signal 150  2700 750  -2700 750))
      (outline (path signal 150  500 500  500 -500))
      (outline (path signal 150  2700 -750  2700 750))
      (outline (path signal 150  -500 500  -500 -500))
      (outline (path signal 150  -2700 -750  2700 -750))
      (outline (path signal 150  -400 0  500 500))
      (outline (path signal 150  500 -500  -400 0))
      (outline (path signal 150  -2700 750  -2700 -750))
      (pin Rect[T]Pad_1300x950_um 2 1775 0)
      (pin Rect[B]Pad_1300x950_um 2@1 1775 0)
      (pin Rect[T]Pad_1300x950_um 1 -1775 0)
      (pin Rect[B]Pad_1300x950_um 1@1 -1775 0)
    )
    (image "split-mini:D3_SMD::14"
      (outline (path signal 150  -2700 -750  2700 -750))
      (outline (path signal 150  -500 500  -500 -500))
      (outline (path signal 150  500 500  500 -500))
      (outline (path signal 150  500 -500  -400 0))
      (outline (path signal 150  2700 750  -2700 750))
      (outline (path signal 150  2700 750  2700 -750))
      (outline (path signal 150  -2700 750  -2700 -750))
      (outline (path signal 150  -400 0  500 500))
      (outline (path signal 150  -500 500  -500 -500))
      (outline (path signal 150  -2700 -750  2700 -750))
      (outline (path signal 150  -2700 750  -2700 -750))
      (outline (path signal 150  2700 750  -2700 750))
      (outline (path signal 150  500 500  500 -500))
      (outline (path signal 150  500 -500  -400 0))
      (outline (path signal 150  2700 -750  2700 750))
      (outline (path signal 150  -400 0  500 500))
      (pin Rect[B]Pad_1300x950_um 2 1775 0)
      (pin Rect[T]Pad_1300x950_um 2@1 1775 0)
      (pin Rect[T]Pad_1300x950_um 1 -1775 0)
      (pin Rect[B]Pad_1300x950_um 1@1 -1775 0)
    )
    (image "split-mini:D3_SMD::15"
      (outline (path signal 150  500 500  500 -500))
      (outline (path signal 150  -2700 750  -2700 -750))
      (outline (path signal 150  2700 750  2700 -750))
      (outline (path signal 150  -2700 -750  2700 -750))
      (outline (path signal 150  500 -500  -400 0))
      (outline (path signal 150  -400 0  500 500))
      (outline (path signal 150  -500 500  -500 -500))
      (outline (path signal 150  2700 750  -2700 750))
      (outline (path signal 150  -2700 -750  2700 -750))
      (outline (path signal 150  500 500  500 -500))
      (outline (path signal 150  2700 750  -2700 750))
      (outline (path signal 150  2700 -750  2700 750))
      (outline (path signal 150  -500 500  -500 -500))
      (outline (path signal 150  500 -500  -400 0))
      (outline (path signal 150  -400 0  500 500))
      (outline (path signal 150  -2700 750  -2700 -750))
      (pin Rect[T]Pad_1300x950_um 2 1775 0)
      (pin Rect[B]Pad_1300x950_um 2@1 1775 0)
      (pin Rect[T]Pad_1300x950_um 1 -1775 0)
      (pin Rect[B]Pad_1300x950_um 1@1 -1775 0)
    )
    (image "split-mini:D3_SMD::16"
      (outline (path signal 150  500 500  500 -500))
      (outline (path signal 150  -2700 750  -2700 -750))
      (outline (path signal 150  -2700 -750  2700 -750))
      (outline (path signal 150  2700 -750  2700 750))
      (outline (path signal 150  -500 500  -500 -500))
      (outline (path signal 150  -400 0  500 500))
      (outline (path signal 150  2700 750  -2700 750))
      (outline (path signal 150  500 -500  -400 0))
      (outline (path signal 150  -400 0  500 500))
      (outline (path signal 150  -2700 750  -2700 -750))
      (outline (path signal 150  500 -500  -400 0))
      (outline (path signal 150  500 500  500 -500))
      (outline (path signal 150  -2700 -750  2700 -750))
      (outline (path signal 150  2700 750  -2700 750))
      (outline (path signal 150  2700 750  2700 -750))
      (outline (path signal 150  -500 500  -500 -500))
      (pin Rect[B]Pad_1300x950_um 1 -1775 0)
      (pin Rect[T]Pad_1300x950_um 1@1 -1775 0)
      (pin Rect[T]Pad_1300x950_um 2 1775 0)
      (pin Rect[B]Pad_1300x950_um 2@1 1775 0)
    )
    (image "split-mini:D3_SMD::17"
      (outline (path signal 150  2700 750  2700 -750))
      (outline (path signal 150  -500 500  -500 -500))
      (outline (path signal 150  2700 750  -2700 750))
      (outline (path signal 150  500 500  500 -500))
      (outline (path signal 150  -2700 -750  2700 -750))
      (outline (path signal 150  -400 0  500 500))
      (outline (path signal 150  500 -500  -400 0))
      (outline (path signal 150  -2700 750  -2700 -750))
      (outline (path signal 150  2700 750  -2700 750))
      (outline (path signal 150  500 -500  -400 0))
      (outline (path signal 150  -2700 -750  2700 -750))
      (outline (path signal 150  -2700 750  -2700 -750))
      (outline (path signal 150  2700 -750  2700 750))
      (outline (path signal 150  -500 500  -500 -500))
      (outline (path signal 150  -400 0  500 500))
      (outline (path signal 150  500 500  500 -500))
      (pin Rect[B]Pad_1300x950_um 2 1775 0)
      (pin Rect[T]Pad_1300x950_um 2@1 1775 0)
      (pin Rect[T]Pad_1300x950_um 1 -1775 0)
      (pin Rect[B]Pad_1300x950_um 1@1 -1775 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x2500_um
      (shape (path F.Cu 1700  0 -400  0 400))
      (shape (path B.Cu 1700  0 -400  0 400))
      (attach off)
    )
    (padstack RoundRect[B]Pad_2550x2500_200.761_um_0.000000_0
      (shape (polygon B.Cu 0  -1275.76 1050  -1260.48 1126.83  -1216.96 1191.96  -1151.83 1235.48
            -1075 1250.76  1075 1250.76  1151.83 1235.48  1216.96 1191.96
            1260.48 1126.83  1275.76 1050  1275.76 -1050  1260.48 -1126.83
            1216.96 -1191.96  1151.83 -1235.48  1075 -1250.76  -1075 -1250.76
            -1151.83 -1235.48  -1216.96 -1191.96  -1260.48 -1126.83  -1275.76 -1050
            -1275.76 1050))
      (attach off)
    )
    (padstack RoundRect[T]Pad_2550x2500_200.761_um_0.000000_0
      (shape (polygon F.Cu 0  -1275.76 1050  -1260.48 1126.83  -1216.96 1191.96  -1151.83 1235.48
            -1075 1250.76  1075 1250.76  1151.83 1235.48  1216.96 1191.96
            1260.48 1126.83  1275.76 1050  1275.76 -1050  1260.48 -1126.83
            1216.96 -1191.96  1151.83 -1235.48  1075 -1250.76  -1075 -1250.76
            -1151.83 -1235.48  -1216.96 -1191.96  -1260.48 -1126.83  -1275.76 -1050
            -1275.76 1050))
      (attach off)
    )
    (padstack Rect[B]Pad_1300x950_um
      (shape (rect B.Cu -650 -475 650 475))
      (attach off)
    )
    (padstack Rect[T]Pad_1300x950_um
      (shape (rect F.Cu -650 -475 650 475))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net row0
      (pins D1-1 D1-1@1 D4-1 D4-1@1 D3-1 D3-1@1 U1-1 U1-1@1 D5-1 D5-1@1 D2-1 D2-1@1)
    )
    (net "Net-(D1-Pad2)"
      (pins SW1-2 SW1-2@1 D1-2 D1-2@1)
    )
    (net "Net-(D2-Pad2)"
      (pins SW2-2 SW2-2@1 D2-2 D2-2@1)
    )
    (net "Net-(D3-Pad2)"
      (pins SW3-2 SW3-2@1 D3-2 D3-2@1)
    )
    (net "Net-(D4-Pad2)"
      (pins SW4-2 SW4-2@1 D4-2 D4-2@1)
    )
    (net "Net-(D5-Pad2)"
      (pins SW5-2 SW5-2@1 D5-2 D5-2@1)
    )
    (net "Net-(D6-Pad2)"
      (pins SW6-2 SW6-2@1 D6-2 D6-2@1)
    )
    (net "Net-(D7-Pad2)"
      (pins SW7-2 SW7-2@1 D7-2 D7-2@1)
    )
    (net "Net-(D8-Pad2)"
      (pins SW8-2 SW8-2@1 D8-2 D8-2@1)
    )
    (net "Net-(D9-Pad2)"
      (pins SW9-2 SW9-2@1 D9-2 D9-2@1)
    )
    (net "Net-(D10-Pad2)"
      (pins SW10-2 SW10-2@1 D10-2 D10-2@1)
    )
    (net row1
      (pins D7-1 D7-1@1 D6-1 D6-1@1 D9-1 D9-1@1 D10-1 D10-1@1 U1-2 U1-2@1 D8-1 D8-1@1)
    )
    (net "Net-(D11-Pad2)"
      (pins SW11-2 SW11-2@1 D11-2 D11-2@1)
    )
    (net "Net-(D12-Pad2)"
      (pins SW12-2 SW12-2@1 D12-2 D12-2@1)
    )
    (net "Net-(D13-Pad2)"
      (pins SW13-2 SW13-2@1 D13-2 D13-2@1)
    )
    (net "Net-(D14-Pad2)"
      (pins SW14-2 SW14-2@1 D14-2 D14-2@1)
    )
    (net "Net-(D15-Pad2)"
      (pins SW15-2 SW15-2@1 D15-2 D15-2@1)
    )
    (net "Net-(D16-Pad2)"
      (pins SW16-2 SW16-2@1 D16-2 D16-2@1)
    )
    (net "Net-(D17-Pad2)"
      (pins SW17-2 SW17-2@1 D17-2 D17-2@1)
    )
    (net "Net-(D18-Pad2)"
      (pins SW18-2 SW18-2@1 D18-2 D18-2@1)
    )
    (net row2
      (pins D11-1 D11-1@1 D14-1 D14-1@1 D13-1 D13-1@1 U1-3 U1-3@1 D15-1 D15-1@1 D12-1
        D12-1@1)
    )
    (net row3
      (pins D16-1 D16-1@1 D17-1 D17-1@1 D18-1 D18-1@1 U1-4 U1-4@1)
    )
    (net "unconnected-(J1-PadA)"
      (pins J1-A J1-A@1)
    )
    (net data
      (pins J1-B J1-B@1 U1-8 U1-8@1)
    )
    (net GND
      (pins J1-C J1-C@1 U1-13 U1-13@1)
    )
    (net VCC
      (pins J1-D J1-D@1 U1-14 U1-14@1)
    )
    (net col0
      (pins SW6-1 SW6-1@1 SW11-1 SW11-1@1 SW1-1 SW1-1@1 U1-5 U1-5@1)
    )
    (net col1
      (pins SW7-1 SW7-1@1 SW2-1 SW2-1@1 SW12-1 SW12-1@1 U1-6 U1-6@1)
    )
    (net col2
      (pins SW3-1 SW3-1@1 SW16-1 SW16-1@1 SW8-1 SW8-1@1 SW13-1 SW13-1@1 U1-11 U1-11@1)
    )
    (net col3
      (pins SW9-1 SW9-1@1 SW17-1 SW17-1@1 SW14-1 SW14-1@1 SW4-1 SW4-1@1 U1-10 U1-10@1)
    )
    (net col4
      (pins SW5-1 SW5-1@1 SW15-1 SW15-1@1 SW18-1 SW18-1@1 SW10-1 SW10-1@1 U1-9 U1-9@1)
    )
    (net "unconnected-(U1-Pad7)"
      (pins U1-7 U1-7@1)
    )
    (net "unconnected-(U1-Pad12)"
      (pins U1-12 U1-12@1)
    )
    (class kicad_default
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class Power GND VCC
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 500)
        (clearance 200.1)
      )
    )
  )
  (wiring
    (wire (path F.Cu 500  107000 -71400  105400 -73000)(net GND)(type route))
    (wire (path F.Cu 500  105400 -76010.1  101907 -79502.8)(net GND)(type route))
    (wire (path F.Cu 500  105400 -73000  105400 -76010.1)(net GND)(type route))
    (wire (path F.Cu 500  101907 -79502.8  33197.2 -79502.8  22650 -90050)(net GND)(type route))
    (wire (path F.Cu 500  26564 -109036  26564 -106369)(net GND)(type route))
    (wire (path F.Cu 500  22650 -90050  22650 -108500  23589.7 -109440  26160.3 -109440
            26564 -109036)(net GND)(type route))
    (wire (path F.Cu 500  26564 -106369  26555 -106360)(net GND)(type route))
    (wire (path F.Cu 500  27854 -92522.5  26014 -94362.5  26014 -105819  26555 -106360)(net GND)(type route))
    (wire (path F.Cu 500  112950 -71400  107000 -71400)(net GND)(type route))
    (wire (path F.Cu 500  107000 -75400  107150 -75250  112800 -75250  112950 -75400)(net VCC)(type route))
    (wire (path F.Cu 500  25314 -92522.5  25305 -92513.5)(net VCC)(type route))
    (wire (path F.Cu 500  33597.2 -80202.8  102197 -80202.8)(net VCC)(type route))
    (wire (path F.Cu 500  25305 -92513.5  25305 -88495  33597.2 -80202.8)(net VCC)(type route))
    (wire (path F.Cu 500  102197 -80202.8  107000 -75400)(net VCC)(type route))
    (wire (path F.Cu 500  25314 -92522.5  25314 -105061  24015 -106360)(net VCC)(type route))
  )
)
