-- generated by newgenasym Wed Sep 22 04:38:02 2010

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity dio_v3 is
    port (    
	N1:        INOUT  STD_LOGIC;    
	N2:        INOUT  STD_LOGIC);
end dio_v3;
