// Seed: 1238516758
module module_0 (
    input wor  id_0,
    input wire id_1
);
  assign id_3 = 1;
  always @(*);
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    input uwire id_2,
    input wor id_3,
    input supply0 id_4,
    output supply1 id_5,
    input wand id_6,
    input supply1 id_7,
    output wire id_8,
    input wor id_9,
    output wor id_10,
    output uwire id_11,
    output uwire id_12,
    inout uwire id_13,
    output supply0 id_14,
    inout tri id_15,
    input tri id_16,
    output supply1 id_17,
    input wand id_18,
    output supply0 id_19,
    input supply1 id_20,
    input tri id_21,
    input wor id_22,
    input tri1 id_23,
    input tri id_24,
    input wand id_25,
    input supply1 id_26,
    output wand id_27
);
  wire id_29;
  module_0(
      id_18, id_2
  );
endmodule
