{
  "module_name": "dcn30_fpu.h",
  "hash_id": "40f0fbdc368c4decd7f55ca22f71b3254a42d961011a4dbf2b730b7a63495499",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dml/dcn30/dcn30_fpu.h",
  "human_readable_source": " \n\n#ifndef __DCN30_FPU_H__\n#define __DCN30_FPU_H__\n\n#include \"core_types.h\"\n#include \"dcn20/dcn20_optc.h\"\n\nvoid optc3_fpu_set_vrr_m_const(struct timing_generator *optc,\n\t\tdouble vtotal_avg);\n\nvoid dcn30_fpu_populate_dml_writeback_from_context(\n\t\tstruct dc *dc, struct resource_context *res_ctx, display_e2e_pipe_params_st *pipes);\n\nvoid dcn30_fpu_set_mcif_arb_params(struct mcif_arb_params *wb_arb_params,\n\tstruct display_mode_lib *dml,\n\tdisplay_e2e_pipe_params_st *pipes,\n\tint pipe_cnt,\n\tint cur_pipe);\n\nvoid dcn30_fpu_update_soc_for_wm_a(struct dc *dc, struct dc_state *context);\n\nvoid dcn30_fpu_calculate_wm_and_dlg(\n\t\tstruct dc *dc, struct dc_state *context,\n\t\tdisplay_e2e_pipe_params_st *pipes,\n\t\tint pipe_cnt,\n\t\tint vlevel);\n\nvoid dcn30_fpu_update_dram_channel_width_bytes(struct dc *dc);\n\nvoid dcn30_fpu_update_max_clk(struct dc_bounding_box_max_clk *dcn30_bb_max_clk);\n\nvoid dcn30_fpu_get_optimal_dcfclk_fclk_for_uclk(unsigned int uclk_mts,\n\t\tunsigned int *optimal_dcfclk,\n\t\tunsigned int *optimal_fclk);\n\nvoid dcn30_fpu_update_bw_bounding_box(struct dc *dc,\n\tstruct clk_bw_params *bw_params,\n\tstruct dc_bounding_box_max_clk *dcn30_bb_max_clk,\n\tunsigned int *dcfclk_mhz,\n\tunsigned int *dram_speed_mts);\n\nint dcn30_find_dummy_latency_index_for_fw_based_mclk_switch(struct dc *dc,\n\t\t\t\t\t\t\t    struct dc_state *context,\n\t\t\t\t\t\t\t    display_e2e_pipe_params_st *pipes,\n\t\t\t\t\t\t\t    int pipe_cnt,\n\t\t\t\t\t\t\t    int vlevel);\n\nvoid dcn3_fpu_build_wm_range_table(struct clk_mgr *base);\n\nvoid patch_dcn30_soc_bounding_box(struct dc *dc, struct _vcs_dpi_soc_bounding_box_st *dcn3_0_ip);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}