module boothmul(output reg signed [31:0] Z,input signed [15:0] X,[15:0] Y, input en);
    reg [1:0] temp;
    integer i;
    reg E1;
    reg [15:0] Y1;
    always @ (X, Y,en)
        begin
            Z = 32'd0;
            E1 = 1'd0;
            Y1 = - Y;
            Z[15:0]=X;
        for (i = 0; i < 16; i = i + 1)
            begin
                temp = {X[i], E1};
                case (temp)
                    2'd2 : Z [31 : 16] = Z [31 : 16] + Y1;
                    2'd1 : Z [31 : 16] = Z [31 : 16] + Y;
                    default : begin end
                endcase
                Z = Z >> 1;
                Z[31] = Z[30];
                E1 = X[i];
            end

        end
endmodule
