{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543946865198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543946865206 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 13:07:45 2018 " "Processing started: Tue Dec 04 13:07:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543946865206 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543946865206 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543946865206 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543946865953 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543946865953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "commands_printer_tracker.v 1 1 " "Found 1 design units, including 1 entities, in source file commands_printer_tracker.v" { { "Info" "ISGN_ENTITY_NAME" "1 commands_printer_tracker " "Found entity 1: commands_printer_tracker" {  } { { "commands_printer_tracker.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/commands_printer_tracker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543946874040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543946874040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_cleaner.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_cleaner.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_cleaner " "Found entity 1: ps2_cleaner" {  } { { "ps2_cleaner.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/ps2_cleaner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543946874045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543946874045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_to_ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_to_ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_to_ascii " "Found entity 1: ps2_to_ascii" {  } { { "ps2_to_ascii.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/ps2_to_ascii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543946874050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543946874050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_brain.v 1 1 " "Found 1 design units, including 1 entities, in source file input_brain.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_brain " "Found entity 1: input_brain" {  } { { "input_brain.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/input_brain.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543946874055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543946874055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "typer_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file typer_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 typer_logic " "Found entity 1: typer_logic" {  } { { "typer_logic.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/typer_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543946874060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543946874060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543946874066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543946874066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543946874070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543946874070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/skeleton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543946874076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543946874076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Interface " "Found entity 1: PS2_Interface" {  } { { "PS2_Interface.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/PS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543946874081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543946874081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543946874086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543946874086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543946874091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543946874091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543946874097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543946874097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.sv" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/lcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543946874102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543946874102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/imem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543946874107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543946874107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543946874112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543946874112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/dmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543946874117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543946874117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543946874122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543946874122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543946874127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543946874127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543946874132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543946874132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543946874137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543946874137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller_typer.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller_typer.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller_typer " "Found entity 1: vga_controller_typer" {  } { { "vga_controller_typer.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/vga_controller_typer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543946874143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543946874143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "character_data.v 1 1 " "Found 1 design units, including 1 entities, in source file character_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 character_data " "Found entity 1: character_data" {  } { { "character_data.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/character_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543946874148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543946874148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screen_row_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file screen_row_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 screen_row_counter " "Found entity 1: screen_row_counter" {  } { { "screen_row_counter.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/screen_row_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543946874154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543946874154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter2.v 1 1 " "Found 1 design units, including 1 entities, in source file counter2.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter2 " "Found entity 1: counter2" {  } { { "counter2.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/counter2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543946874159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543946874159 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "display_controller.v(176) " "Verilog HDL Module Instantiation warning at display_controller.v(176): ignored dangling comma in List of Port Connections" {  } { { "display_controller.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/display_controller.v" 176 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1543946874163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file display_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_controller " "Found entity 1: display_controller" {  } { { "display_controller.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/display_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543946874166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543946874166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monitor_index.v 1 1 " "Found 1 design units, including 1 entities, in source file monitor_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 monitor_index " "Found entity 1: monitor_index" {  } { { "monitor_index.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/monitor_index.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543946874172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543946874172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monitor_color.v 1 1 " "Found 1 design units, including 1 entities, in source file monitor_color.v" { { "Info" "ISGN_ENTITY_NAME" "1 monitor_color " "Found entity 1: monitor_color" {  } { { "monitor_color.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/monitor_color.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543946874178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543946874178 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "index_mif_writer index_mif_writer.v(17) " "Verilog Module Declaration warning at index_mif_writer.v(17): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"index_mif_writer\"" {  } { { "index_mif_writer.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/index_mif_writer.v" 17 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543946874181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "index_mif_writer.v 1 1 " "Found 1 design units, including 1 entities, in source file index_mif_writer.v" { { "Info" "ISGN_ENTITY_NAME" "1 index_mif_writer " "Found entity 1: index_mif_writer" {  } { { "index_mif_writer.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/index_mif_writer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543946874184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543946874184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screencharindex_to_pixeladdress.v 1 1 " "Found 1 design units, including 1 entities, in source file screencharindex_to_pixeladdress.v" { { "Info" "ISGN_ENTITY_NAME" "1 screencharindex_to_pixeladdress " "Found entity 1: screencharindex_to_pixeladdress" {  } { { "screencharindex_to_pixeladdress.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/screencharindex_to_pixeladdress.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543946874189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543946874189 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "screencharacter_mif_writer.v(37) " "Verilog HDL information at screencharacter_mif_writer.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "screencharacter_mif_writer.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/screencharacter_mif_writer.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543946874193 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "screencharacter_mif_writer.v(114) " "Verilog HDL Module Instantiation warning at screencharacter_mif_writer.v(114): ignored dangling comma in List of Port Connections" {  } { { "screencharacter_mif_writer.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/screencharacter_mif_writer.v" 114 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1543946874194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screencharacter_mif_writer.v 1 1 " "Found 1 design units, including 1 entities, in source file screencharacter_mif_writer.v" { { "Info" "ISGN_ENTITY_NAME" "1 screencharacter_mif_writer " "Found entity 1: screencharacter_mif_writer" {  } { { "screencharacter_mif_writer.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/screencharacter_mif_writer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543946874197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543946874197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screenchar_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file screenchar_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 screenchar_mem " "Found entity 1: screenchar_mem" {  } { { "screenchar_mem.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/screenchar_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543946874202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543946874202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_to_ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file number_to_ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 number_to_ascii " "Found entity 1: number_to_ascii" {  } { { "number_to_ascii.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/number_to_ascii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543946874208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543946874208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_to_six_digit.v 1 1 " "Found 1 design units, including 1 entities, in source file number_to_six_digit.v" { { "Info" "ISGN_ENTITY_NAME" "1 number_to_six_digit " "Found entity 1: number_to_six_digit" {  } { { "number_to_six_digit.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/number_to_six_digit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543946874215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543946874215 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclock skeleton.v(50) " "Verilog HDL Implicit Net warning at skeleton.v(50): created implicit net for \"inclock\"" {  } { { "skeleton.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/skeleton.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543946874215 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY_RST skeleton.v(103) " "Verilog HDL Implicit Net warning at skeleton.v(103): created implicit net for \"DLY_RST\"" {  } { { "skeleton.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/skeleton.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543946874215 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK skeleton.v(104) " "Verilog HDL Implicit Net warning at skeleton.v(104): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/skeleton.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543946874215 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_CTRL_CLK skeleton.v(104) " "Verilog HDL Implicit Net warning at skeleton.v(104): created implicit net for \"AUD_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/skeleton.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543946874215 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "debug_data processor.v(29) " "Verilog HDL Implicit Net warning at processor.v(29): created implicit net for \"debug_data\"" {  } { { "processor.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/processor.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543946874216 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "char_idata commands_printer_tracker.v(13) " "Verilog HDL error at commands_printer_tracker.v(13): object \"char_idata\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "commands_printer_tracker.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/commands_printer_tracker.v" 13 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1543946874216 ""}
{ "Error" "EVRFX_VERI_PARTIALLY_INDEXED_ARRAY" "ps2_lines commands_printer_tracker.v(14) " "Verilog HDL Expression error at commands_printer_tracker.v(14): indexed name does not fully index unpacked array \"ps2_lines\"" {  } { { "commands_printer_tracker.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/commands_printer_tracker.v" 14 0 0 } }  } 0 10026 "Verilog HDL Expression error at %2!s!: indexed name does not fully index unpacked array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543946874216 ""}
{ "Error" "EVRFX_VERI_PARTIALLY_INDEXED_ARRAY" "ps2_lines commands_printer_tracker.v(15) " "Verilog HDL Expression error at commands_printer_tracker.v(15): indexed name does not fully index unpacked array \"ps2_lines\"" {  } { { "commands_printer_tracker.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/commands_printer_tracker.v" 15 0 0 } }  } 0 10026 "Verilog HDL Expression error at %2!s!: indexed name does not fully index unpacked array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543946874216 ""}
{ "Error" "EVRFX_VERI_PARTIALLY_INDEXED_ARRAY" "ps2_lines commands_printer_tracker.v(16) " "Verilog HDL Expression error at commands_printer_tracker.v(16): indexed name does not fully index unpacked array \"ps2_lines\"" {  } { { "commands_printer_tracker.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/commands_printer_tracker.v" 16 0 0 } }  } 0 10026 "Verilog HDL Expression error at %2!s!: indexed name does not fully index unpacked array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543946874216 ""}
{ "Error" "EVRFX_VERI_PARTIALLY_INDEXED_ARRAY" "ps2_lines commands_printer_tracker.v(17) " "Verilog HDL Expression error at commands_printer_tracker.v(17): indexed name does not fully index unpacked array \"ps2_lines\"" {  } { { "commands_printer_tracker.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/commands_printer_tracker.v" 17 0 0 } }  } 0 10026 "Verilog HDL Expression error at %2!s!: indexed name does not fully index unpacked array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543946874216 ""}
{ "Error" "EVRFX_VERI_PARTIALLY_INDEXED_ARRAY" "ps2_lines commands_printer_tracker.v(18) " "Verilog HDL Expression error at commands_printer_tracker.v(18): indexed name does not fully index unpacked array \"ps2_lines\"" {  } { { "commands_printer_tracker.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/commands_printer_tracker.v" 18 0 0 } }  } 0 10026 "Verilog HDL Expression error at %2!s!: indexed name does not fully index unpacked array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543946874216 ""}
{ "Error" "EVRFX_VERI_PARTIALLY_INDEXED_ARRAY" "ps2_lines commands_printer_tracker.v(19) " "Verilog HDL Expression error at commands_printer_tracker.v(19): indexed name does not fully index unpacked array \"ps2_lines\"" {  } { { "commands_printer_tracker.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/commands_printer_tracker.v" 19 0 0 } }  } 0 10026 "Verilog HDL Expression error at %2!s!: indexed name does not fully index unpacked array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543946874216 ""}
{ "Error" "EVRFX_VERI_PARTIALLY_INDEXED_ARRAY" "ps2_lines commands_printer_tracker.v(20) " "Verilog HDL Expression error at commands_printer_tracker.v(20): indexed name does not fully index unpacked array \"ps2_lines\"" {  } { { "commands_printer_tracker.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/commands_printer_tracker.v" 20 0 0 } }  } 0 10026 "Verilog HDL Expression error at %2!s!: indexed name does not fully index unpacked array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543946874216 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/output_files/skeleton.map.smsg " "Generated suppressed messages file C:/Users/tn74/Documents/ECE350/Missiles/projectmain/output_files/skeleton.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543946874264 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543946874335 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 04 13:07:54 2018 " "Processing ended: Tue Dec 04 13:07:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543946874335 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543946874335 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543946874335 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543946874335 ""}
