Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/Head_TB_isim_beh.exe" -prj "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/Head_TB_beh.prj" "work.Head_TB" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/IpCores/DCh.vhd" into library work
Parsing VHDL file "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/IpCores/Dplus.vhd" into library work
Parsing VHDL file "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/IpCores/KCh.vhd" into library work
Parsing VHDL file "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/IpCores/Kplus.vhd" into library work
Parsing VHDL file "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/IpCores/Inv_Ch.vhd" into library work
Parsing VHDL file "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/IpCores/Inv_Dplus.vhd" into library work
Parsing VHDL file "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/IpCores/Inv_Kplus.vhd" into library work
Parsing VHDL file "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/../System_8b10b.srcs/sources_1/imports/Trabajo_Final/Dec_8b10b/Dec_8b10b.srcs/sources_1/new/Dec_8b10b.vhd" into library work
Parsing VHDL file "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/../System_8b10b.srcs/sources_1/imports/Trabajo_Final/Cod_8b10b/Cod_8b10b.srcs/sources_1/new/Cod_8b10b.vhd" into library work
Parsing VHDL file "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/Sources/LVDS_TX.vhd" into library work
Parsing VHDL file "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/Sources/LVDS_RX.vhd" into library work
Parsing VHDL file "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/Sources/Head.vhd" into library work
Parsing VHDL file "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/Sources/Head_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 113664 KB
Fuse CPU Usage: 4120 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package textio
Compiling architecture behavioral of entity dist_mem_gen_v7_2 [\dist_mem_gen_v7_2("artix7",5,"0...]
Compiling architecture dch_a of entity DCh [dch_default]
Compiling architecture behavioral of entity dist_mem_gen_v7_2 [\dist_mem_gen_v7_2("artix7",4,"0...]
Compiling architecture dplus_a of entity Dplus [dplus_default]
Compiling architecture behavioral of entity dist_mem_gen_v7_2 [\dist_mem_gen_v7_2("artix7",5,"0...]
Compiling architecture kch_a of entity KCh [kch_default]
Compiling architecture behavioral of entity dist_mem_gen_v7_2 [\dist_mem_gen_v7_2("artix7",4,"0...]
Compiling architecture kplus_a of entity Kplus [kplus_default]
Compiling architecture arq_cod_8b10b of entity En_Cod_8b10b [en_cod_8b10b_default]
Compiling architecture arq_lvds_tx of entity En_LVDS_TX [en_lvds_tx_default]
Compiling architecture behavioral of entity dist_mem_gen_v7_2 [\dist_mem_gen_v7_2("artix7",6,"0...]
Compiling architecture inv_ch_a of entity Inv_Ch [inv_ch_default]
Compiling architecture behavioral of entity dist_mem_gen_v7_2 [\dist_mem_gen_v7_2("artix7",4,"0...]
Compiling architecture inv_dplus_a of entity Inv_Dplus [inv_dplus_default]
Compiling architecture behavioral of entity dist_mem_gen_v7_2 [\dist_mem_gen_v7_2("artix7",4,"0...]
Compiling architecture inv_kplus_a of entity Inv_Kplus [inv_kplus_default]
Compiling architecture arq_dec_8b10b of entity En_Dec_8b10b [en_dec_8b10b_default]
Compiling architecture arq_lvds_rx of entity En_LVDS_RX [en_lvds_rx_default]
Compiling architecture arq_head of entity En_Head [en_head_default]
Compiling architecture behavior of entity head_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 44 VHDL Units
Built simulation executable /home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/Head_TB_isim_beh.exe
Fuse Memory Usage: 428296 KB
Fuse CPU Usage: 5280 ms
GCC CPU Usage: 1060 ms
