#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Dec  6 10:48:26 2022
# Process ID: 24356
# Current directory: C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.runs/synth_1
# Command line: vivado.exe -log top_mod.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_mod.tcl
# Log file: C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.runs/synth_1/top_mod.vds
# Journal file: C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_mod.tcl -notrace
Command: synth_design -top top_mod -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19280 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 716.527 ; gain = 178.180
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_mod' [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/top_mod.v:3]
INFO: [Synth 8-6157] synthesizing module 'db_fsm' [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/db.v:23]
	Parameter zero bound to: 3'b000 
	Parameter wait1_1 bound to: 3'b001 
	Parameter wait1_2 bound to: 3'b010 
	Parameter wait1_3 bound to: 3'b011 
	Parameter one bound to: 3'b100 
	Parameter wait0_1 bound to: 3'b101 
	Parameter wait0_2 bound to: 3'b110 
	Parameter wait0_3 bound to: 3'b111 
	Parameter N bound to: 19 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/db.v:72]
INFO: [Synth 8-6155] done synthesizing module 'db_fsm' (1#1) [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/db.v:23]
INFO: [Synth 8-6157] synthesizing module 'slowerClkGen' [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/SlowClk.v:23]
INFO: [Synth 8-6155] done synthesizing module 'slowerClkGen' (2#1) [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/SlowClk.v:23]
INFO: [Synth 8-6157] synthesizing module 'RandomGen' [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/upCounter.v:2]
INFO: [Synth 8-6155] done synthesizing module 'RandomGen' (3#1) [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/upCounter.v:2]
INFO: [Synth 8-6157] synthesizing module 'FSM_main' [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/FSM_main.v:3]
	Parameter state1 bound to: 2'b01 
	Parameter state2 bound to: 2'b10 
	Parameter state3 bound to: 2'b11 
WARNING: [Synth 8-6090] variable 'ring_sel_next' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/FSM_main.v:73]
WARNING: [Synth 8-6090] variable 'ring_sel_next' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/FSM_main.v:79]
WARNING: [Synth 8-6014] Unused sequential element ring_reg was removed.  [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/FSM_main.v:22]
INFO: [Synth 8-6155] done synthesizing module 'FSM_main' (4#1) [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/FSM_main.v:3]
INFO: [Synth 8-6157] synthesizing module 'downcounterTime' [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/down_cntr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'downcounterTime' (5#1) [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/down_cntr.v:3]
INFO: [Synth 8-6157] synthesizing module 'upcounter3bit' [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/upcount3bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'upcounter3bit' (6#1) [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/upcount3bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/Controller.v:3]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000100 is unreachable [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/Controller.v:53]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000101 is unreachable [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/Controller.v:54]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000110 is unreachable [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/Controller.v:55]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000111 is unreachable [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/Controller.v:56]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001000 is unreachable [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/Controller.v:57]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001001 is unreachable [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/Controller.v:58]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/Controller.v:59]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001011 is unreachable [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/Controller.v:60]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001100 is unreachable [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/Controller.v:61]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001101 is unreachable [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/Controller.v:62]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001110 is unreachable [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/Controller.v:63]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001111 is unreachable [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/Controller.v:64]
INFO: [Synth 8-226] default block is never used [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/Controller.v:48]
INFO: [Synth 8-226] default block is never used [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/Controller.v:78]
INFO: [Synth 8-6155] done synthesizing module 'controller' (7#1) [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/Controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'SongPlayer' [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/musik.v:1]
	Parameter clockFrequency bound to: 100000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MusicSheet' [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/musik.v:48]
	Parameter QUARTER bound to: 5'b00010 
	Parameter HALF bound to: 5'b00100 
	Parameter ONE bound to: 8 - type: integer 
	Parameter TWO bound to: 16 - type: integer 
	Parameter FOUR bound to: 32 - type: integer 
	Parameter THREE bound to: 24 - type: integer 
	Parameter THIRD bound to: 1 - type: integer 
	Parameter ONE1 bound to: 5'b00001 
	Parameter ONE2 bound to: 2 - type: integer 
	Parameter ONE3 bound to: 3 - type: integer 
	Parameter ONE4 bound to: 4 - type: integer 
	Parameter WHOLE bound to: 5'b00001 
	Parameter SXTNTH bound to: 5'b00001 
	Parameter Db4 bound to: 90193 - type: integer 
	Parameter Bb3 bound to: 214517 - type: integer 
	Parameter C3 bound to: 191113 - type: integer 
	Parameter D3 bound to: 170262 - type: integer 
	Parameter A4 bound to: 113636 - type: integer 
	Parameter C4 bound to: 95556 - type: integer 
	Parameter D4 bound to: 85131 - type: integer 
	Parameter E4 bound to: 75843 - type: integer 
	Parameter F4 bound to: 71586 - type: integer 
	Parameter G4 bound to: 63776 - type: integer 
	Parameter C5 bound to: 1046 - type: integer 
	Parameter Eb4 bound to: 80353 - type: integer 
	Parameter Bb4 bound to: 107258 - type: integer 
	Parameter SP bound to: 1 - type: integer 
	Parameter A2 bound to: 909091 - type: integer 
	Parameter B5 bound to: 50619 - type: integer 
	Parameter G3 bound to: 127553 - type: integer 
	Parameter Db3 bound to: 180386 - type: integer 
	Parameter F3 bound to: 143173 - type: integer 
	Parameter A5 bound to: 56818 - type: integer 
	Parameter F5 bound to: 35793 - type: integer 
	Parameter A3 bound to: 227273 - type: integer 
	Parameter F2 bound to: 286346 - type: integer 
	Parameter E3 bound to: 151686 - type: integer 
	Parameter E5 bound to: 37922 - type: integer 
WARNING: [Synth 8-567] referenced signal 'outcome' should be on the sensitivity list [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/musik.v:66]
INFO: [Synth 8-6155] done synthesizing module 'MusicSheet' (8#1) [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/musik.v:48]
INFO: [Synth 8-6155] done synthesizing module 'SongPlayer' (9#1) [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/musik.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_mod' (10#1) [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/top_mod.v:3]
WARNING: [Synth 8-3331] design controller has unconnected port data_reg[3]
WARNING: [Synth 8-3331] design controller has unconnected port data_reg[2]
WARNING: [Synth 8-3331] design controller has unconnected port data_reg[1]
WARNING: [Synth 8-3331] design controller has unconnected port data_reg[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 780.602 ; gain = 242.254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 780.977 ; gain = 242.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 780.977 ; gain = 242.629
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/constrs_1/new/a7.xdc]
Finished Parsing XDC File [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/constrs_1/new/a7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/constrs_1/new/a7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_mod_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_mod_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 908.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 908.484 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 908.484 ; gain = 370.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 908.484 ; gain = 370.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 908.484 ; gain = 370.137
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'db_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'FSM_main'
INFO: [Synth 8-5544] ROM "C" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "note" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "note" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                         00000001 |                              000
                 wait1_1 |                         00000010 |                              001
                 wait1_2 |                         00000100 |                              010
                 wait1_3 |                         00001000 |                              011
                     one |                         00010000 |                              100
                 wait0_1 |                         00100000 |                              101
                 wait0_2 |                         01000000 |                              110
                 wait0_3 |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'db_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  state1 |                               00 |                               01
                  state2 |                               01 |                               10
                  state3 |                               10 |                               11
                  iSTATE |                               11 |                               00
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'FSM_main'
WARNING: [Synth 8-327] inferring latch for variable 'Num_val_next_reg' [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/FSM_main.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'new_test_reg' [C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.srcs/sources_1/new/Controller.v:26]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 908.484 ; gain = 370.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   8 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
	   8 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module db_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module slowerClkGen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 4     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module RandomGen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module FSM_main 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
Module downcounterTime 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module upcounter3bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module MusicSheet 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module SongPlayer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design top_mod has port aud_sd driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\program/ring_sel_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 908.484 ; gain = 370.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 908.484 ; gain = 370.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 908.484 ; gain = 370.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 908.484 ; gain = 370.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 912.133 ; gain = 373.785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 912.133 ; gain = 373.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 912.133 ; gain = 373.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 912.133 ; gain = 373.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 912.133 ; gain = 373.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 912.133 ; gain = 373.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    77|
|3     |LUT1   |    12|
|4     |LUT2   |    54|
|5     |LUT3   |    56|
|6     |LUT4   |    37|
|7     |LUT5   |    48|
|8     |LUT6   |    78|
|9     |MUXF7  |     2|
|10    |FDCE   |    17|
|11    |FDPE   |    16|
|12    |FDRE   |   179|
|13    |LD     |     4|
|14    |LDP    |     1|
|15    |IBUF   |     8|
|16    |OBUF   |    21|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+----------------+------+
|      |Instance         |Module          |Cells |
+------+-----------------+----------------+------+
|1     |top              |                |   611|
|2     |  button         |db_fsm          |    50|
|3     |  counterforSegs |upcounter3bit   |    24|
|4     |  dj             |SongPlayer      |   160|
|5     |  program        |FSM_main        |    34|
|6     |  randumb        |RandomGen       |    10|
|7     |  roundTimer     |downcounterTime |   113|
|8     |  segsController |controller      |    33|
|9     |  slower         |slowerClkGen    |   157|
+------+-----------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 912.133 ; gain = 373.785
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 912.133 ; gain = 246.277
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 912.133 ; gain = 373.785
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 84 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 928.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LD => LDCE: 4 instances
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 928.227 ; gain = 629.797
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 928.227 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/emanf_8/Desktop/ECE3300/nfinal/timestops_playssound_butwrongforCorrect/timestops_playssound_butwrongforCorrect.runs/synth_1/top_mod.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_mod_utilization_synth.rpt -pb top_mod_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec  6 10:48:54 2022...
