
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs traces/619.lbm_s-2677B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Stream Prefetcher Initialized
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000001 cycles: 2593216 heartbeat IPC: 3.85622 cumulative IPC: 3.85622 (Simulation time: 0 hr 0 min 25 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 5181884 heartbeat IPC: 3.86299 cumulative IPC: 3.8596 (Simulation time: 0 hr 0 min 50 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 6476447 (Simulation time: 0 hr 1 min 3 sec) 

Heartbeat CPU 0 instructions: 30000000 cycles: 30251976 heartbeat IPC: 0.398882 cumulative IPC: 0.2103 (Simulation time: 0 hr 2 min 39 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 77678210 heartbeat IPC: 0.210854 cumulative IPC: 0.210669 (Simulation time: 0 hr 5 min 48 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 126116491 heartbeat IPC: 0.206448 cumulative IPC: 0.20896 (Simulation time: 0 hr 9 min 0 sec) 
Finished CPU 0 instructions: 25000003 cycles: 119640044 cumulative IPC: 0.20896 (Simulation time: 0 hr 9 min 0 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.20896 instructions: 25000003 cycles: 119640044
cpu0_DTLB TOTAL     ACCESS:    4482446  HIT:    4448399  MISS:      34047
cpu0_DTLB LOAD      ACCESS:    1988365  HIT:    1983744  MISS:       4621
cpu0_DTLB RFO       ACCESS:    2494081  HIT:    2464655  MISS:      29426
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 538.331 cycles
cpu0_ITLB TOTAL     ACCESS:     469940  HIT:     469940  MISS:          0
cpu0_ITLB LOAD      ACCESS:     469940  HIT:     469940  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:     547342  HIT:     547342  MISS:          0
cpu0_L1I LOAD      ACCESS:     547342  HIT:     547342  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      34047  HIT:      15571  MISS:      18476
cpu0_STLB LOAD      ACCESS:       4621  HIT:          0  MISS:       4621
cpu0_STLB RFO       ACCESS:      29426  HIT:      15571  MISS:      13855
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 975.288 cycles
cpu0_L1D TOTAL     ACCESS:    5904469  HIT:    3952782  MISS:    1951687
cpu0_L1D LOAD      ACCESS:    1399764  HIT:    1104211  MISS:     295553
cpu0_L1D RFO       ACCESS:    4472389  HIT:    2817373  MISS:    1655016
cpu0_L1D PREFETCH  ACCESS:      14639  HIT:      13530  MISS:       1109
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17677  HIT:      17668  MISS:          9
cpu0_L1D PREFETCH  REQUESTED:      38979  ISSUED:      15418  USEFUL:        341  USELESS:        768
cpu0_L1D AVERAGE MISS LATENCY: 760.366 cycles
cpu0_L2C TOTAL     ACCESS:    3690115  HIT:    2479355  MISS:    1210760
cpu0_L2C LOAD      ACCESS:     295552  HIT:      57860  MISS:     237692
cpu0_L2C RFO       ACCESS:    1655016  HIT:     740278  MISS:     914738
cpu0_L2C PREFETCH  ACCESS:      84492  HIT:      26227  MISS:      58265
cpu0_L2C WRITEBACK ACCESS:    1655046  HIT:    1654990  MISS:         56
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:     152836  ISSUED:     152826  USEFUL:      68534  USELESS:         38
cpu0_L2C AVERAGE MISS LATENCY: 1257.41 cycles
LLC TOTAL     ACCESS:    2156790  HIT:     974483  MISS:    1182307
LLC LOAD      ACCESS:     227046  HIT:      20377  MISS:     206669
LLC RFO       ACCESS:     914692  HIT:      28109  MISS:     886583
LLC PREFETCH  ACCESS:     100225  HIT:      11221  MISS:      89004
LLC WRITEBACK ACCESS:     914818  HIT:     914776  MISS:         42
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1313.48 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      57370  ROW_BUFFER_MISS:    1124895
 DBUS AVG_CONGESTED_CYCLE:    3.99773
 WQ ROW_BUFFER_HIT:      21972  ROW_BUFFER_MISS:     864822  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.9842% MPKI: 0.71772 Average ROB Occupancy at Mispredict: 255.918
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.71772
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

