[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2542386 heartbeat IPC: 3.933 cumulative IPC: 3.933 (Simulation time: 00 hr 05 min 48 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5051085 heartbeat IPC: 3.986 cumulative IPC: 3.96 (Simulation time: 00 hr 09 min 52 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 7559168 heartbeat IPC: 3.987 cumulative IPC: 3.969 (Simulation time: 00 hr 14 min 07 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 10066835 heartbeat IPC: 3.988 cumulative IPC: 3.973 (Simulation time: 00 hr 18 min 47 sec)
Warmup finished CPU 0 instructions: 50000003 cycles: 12577030 cumulative IPC: 3.976 (Simulation time: 00 hr 23 min 35 sec)
Warmup complete CPU 0 instructions: 50000003 cycles: 12577030 cumulative IPC: 3.976 (Simulation time: 00 hr 23 min 35 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 12577031 heartbeat IPC: 3.984 cumulative IPC: 4 (Simulation time: 00 hr 23 min 35 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 16135538 heartbeat IPC: 2.81 cumulative IPC: 2.81 (Simulation time: 00 hr 28 min 22 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 19665186 heartbeat IPC: 2.833 cumulative IPC: 2.822 (Simulation time: 00 hr 32 min 22 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 23154995 heartbeat IPC: 2.865 cumulative IPC: 2.836 (Simulation time: 00 hr 37 min 08 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 26649112 heartbeat IPC: 2.862 cumulative IPC: 2.843 (Simulation time: 00 hr 41 min 55 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 30144731 heartbeat IPC: 2.861 cumulative IPC: 2.846 (Simulation time: 00 hr 46 min 28 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 33639197 heartbeat IPC: 2.862 cumulative IPC: 2.849 (Simulation time: 00 hr 51 min 04 sec)
Heartbeat CPU 0 instructions: 120000017 cycles: 37141803 heartbeat IPC: 2.855 cumulative IPC: 2.85 (Simulation time: 00 hr 55 min 41 sec)
Heartbeat CPU 0 instructions: 130000020 cycles: 40629347 heartbeat IPC: 2.867 cumulative IPC: 2.852 (Simulation time: 00 hr 59 min 56 sec)
Heartbeat CPU 0 instructions: 140000022 cycles: 44132819 heartbeat IPC: 2.854 cumulative IPC: 2.852 (Simulation time: 01 hr 04 min 51 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 35062506 cumulative IPC: 2.852 (Simulation time: 01 hr 09 min 54 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 35062506 cumulative IPC: 2.852 (Simulation time: 01 hr 09 min 54 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ./traces/625.x264_s-12B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.852 instructions: 100000000 cycles: 35062506
CPU 0 Branch Prediction Accuracy: 88.27% MPKI: 4.929 Average ROB Occupancy at Mispredict: 79.55
Branch type MPKI
BRANCH_DIRECT_JUMP: 4e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 4.878
BRANCH_DIRECT_CALL: 1e-05
BRANCH_INDIRECT_CALL: 0.00198
BRANCH_RETURN: 0.04868

cpu0->cpu0_STLB TOTAL        ACCESS:      26911 HIT:      26646 MISS:        265 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      26911 HIT:      26646 MISS:        265 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 723.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:      92847 HIT:      29947 MISS:      62900 MSHR_MERGE:       6028
cpu0->cpu0_L2C LOAD         ACCESS:      34570 HIT:      12950 MISS:      21620 MSHR_MERGE:       1043
cpu0->cpu0_L2C RFO          ACCESS:       1008 HIT:        121 MISS:        887 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:      55783 HIT:      16204 MISS:      39579 MSHR_MERGE:       4985
cpu0->cpu0_L2C WRITE        ACCESS:       1014 HIT:        652 MISS:        362 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        472 HIT:         20 MISS:        452 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      55792 ISSUED:      55783 USEFUL:       4647 USELESS:        121
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 64.42 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    8606035 HIT:    8605994 MISS:         41 MSHR_MERGE:         11
cpu0->cpu0_L1I LOAD         ACCESS:    8606035 HIT:    8605994 MISS:         41 MSHR_MERGE:         11
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 170.1 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   20308756 HIT:   20215398 MISS:      93358 MSHR_MERGE:      57338
cpu0->cpu0_L1D LOAD         ACCESS:   13923746 HIT:   13832244 MISS:      91502 MSHR_MERGE:      56962
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6384479 HIT:    6383104 MISS:       1375 MSHR_MERGE:        367
cpu0->cpu0_L1D TRANSLATION  ACCESS:        531 HIT:         50 MISS:        481 MSHR_MERGE:          9
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 50.23 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    7804163 HIT:    7804162 MISS:          1 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    7804163 HIT:    7804162 MISS:          1 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 750 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   19236045 HIT:   19185373 MISS:      50672 MSHR_MERGE:      23762
cpu0->cpu0_DTLB LOAD         ACCESS:   19236045 HIT:   19185373 MISS:      50672 MSHR_MERGE:      23762
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 12.11 cycles
cpu0->LLC TOTAL        ACCESS:      57286 HIT:      38448 MISS:      18838 MSHR_MERGE:       4618
cpu0->LLC LOAD         ACCESS:      20577 HIT:      14948 MISS:       5629 MSHR_MERGE:       1703
cpu0->LLC RFO          ACCESS:        887 HIT:          8 MISS:        879 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      34594 HIT:      22687 MISS:      11907 MSHR_MERGE:       2915
cpu0->LLC WRITE        ACCESS:        776 HIT:        771 MISS:          5 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        452 HIT:         34 MISS:        418 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 153.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         55
  ROW_BUFFER_MISS:      14160
  AVG DBUS CONGESTED CYCLE: 3.535
Channel 0 WQ ROW_BUFFER_HIT:         13
  ROW_BUFFER_MISS:         59
  FULL:          0
Channel 0 REFRESHES ISSUED:       2921
