{
   guistr: "# # String gsaved with Nlview 6.4.10  2014-10-02 bk=1.3207 VDI=35 GEI=35 GUI=JA:1.8
#  -string -flagsOSRD
preplace port vga_hsync -pg 1 -y 560 -defaultsOSRD
preplace port vga_de -pg 1 -y 620 -defaultsOSRD
preplace port DDR -pg 1 -y 90 -defaultsOSRD
preplace port xillybus_S_AXI -pg 1 -y 1210 -defaultsOSRD
preplace port clk_in -pg 1 -y 580 -defaultsOSRD
preplace port GPIO_0 -pg 1 -y 70 -defaultsOSRD
preplace port user_clk -pg 1 -y 330 -defaultsOSRD
preplace port user_rden -pg 1 -y 370 -defaultsOSRD
preplace port vga_clk -pg 1 -y 500 -defaultsOSRD
preplace port xillybus_bus_clk -pg 1 -y 1230 -defaultsOSRD
preplace port xillybus_host_interrupt -pg 1 -y 1210 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 110 -defaultsOSRD
preplace port user_wren -pg 1 -y 350 -defaultsOSRD
preplace port xillybus_bus_rst_n -pg 1 -y 1250 -defaultsOSRD
preplace port user_irq -pg 1 -y 390 -defaultsOSRD
preplace port xillybus_M_AXI -pg 1 -y 1190 -defaultsOSRD
preplace port vga_vsync -pg 1 -y 600 -defaultsOSRD
preplace port USBIND_0 -pg 1 -y 130 -defaultsOSRD
preplace portBus vga_green -pg 1 -y 540 -defaultsOSRD
preplace portBus vga_red -pg 1 -y 580 -defaultsOSRD
preplace portBus user_wstrb -pg 1 -y 390 -defaultsOSRD
preplace portBus user_wr_data -pg 1 -y 410 -defaultsOSRD
preplace portBus vga_blue -pg 1 -y 520 -defaultsOSRD
preplace portBus user_addr -pg 1 -y 430 -defaultsOSRD
preplace portBus user_rd_data -pg 1 -y 460 -defaultsOSRD
preplace inst xillybus_lite_0 -pg 1 -lvl 3 -y 370 -defaultsOSRD
preplace inst rst_processing_system7_0_100M -pg 1 -lvl 1 -y 240 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 2 -y 920 -defaultsOSRD
preplace inst xillyvga_0 -pg 1 -lvl 2 -y 570 -defaultsOSRD
preplace inst processing_system7_0_axi_periph -pg 1 -lvl 4 -y 700 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 3 -y 120 -defaultsOSRD
preplace inst xillybus_ip_0 -pg 1 -lvl 2 -y 1230 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 3 4 N 90 NJ 90 NJ 90 NJ
preplace netloc xillyvga_0_vga_red 1 2 5 1020 580 NJ 500 NJ 580 NJ 580 NJ
preplace netloc xillyvga_0_vga_green 1 2 5 990 540 NJ 480 NJ 540 NJ 540 NJ
preplace netloc processing_system7_0_axi_periph_M00_AXI 1 1 4 620 710 NJ 880 NJ 880 1910
preplace netloc xillybus_lite_0_user_wstrb 1 3 4 N 390 NJ 390 NJ 390 NJ
preplace netloc xillyvga_0_vga_hsync 1 2 5 1010 560 NJ 490 NJ 560 NJ 560 NJ
preplace netloc xillyvga_0_vga_blue 1 2 5 950 530 NJ 470 NJ 520 NJ 520 NJ
preplace netloc xillyvga_0_vga_vsync 1 2 5 1030 600 NJ 510 NJ 600 NJ 600 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 3 1 1600
preplace netloc xillybus_lite_0_user_clk 1 3 4 N 330 NJ 330 NJ 330 NJ
preplace netloc xillybus_lite_0_user_addr 1 3 4 N 430 NJ 430 NJ 430 NJ
preplace netloc xillyvga_0_vga_de 1 2 5 1040 620 NJ 520 NJ 620 NJ 620 NJ
preplace netloc processing_system7_0_axi_periph_M02_AXI 1 2 3 1050 670 NJ 890 1900
preplace netloc clk_in_1 1 0 2 NJ 580 N
preplace netloc xillyvga_0_vga_clk 1 2 5 N 520 NJ 460 NJ 500 NJ 500 NJ
preplace netloc rst_processing_system7_0_100M_peripheral_aresetn 1 1 3 580 380 1020 490 1540
preplace netloc processing_system7_0_FCLK_RESET1_N 1 0 4 220 150 NJ 150 NJ 240 1490
preplace netloc processing_system7_0_USBIND_0 1 3 4 N 130 NJ 130 NJ 130 NJ
preplace netloc user_rd_data_1 1 0 3 NJ 460 NJ 410 N
preplace netloc xillybus_ip_0_Interrupt 1 1 2 630 1120 950
preplace netloc xlconcat_0_dout 1 2 1 1000
preplace netloc xillybus_ip_0_xillybus_bus_rst_n 1 2 5 1040 1250 NJ 1250 NJ 1250 NJ 1250 NJ
preplace netloc processing_system7_0_FIXED_IO 1 3 4 N 110 NJ 110 NJ 110 NJ
preplace netloc xillybus_ip_0_xillybus_S_AXI 1 2 5 N 1210 NJ 1210 NJ 1210 NJ 1210 NJ
preplace netloc user_irq_1 1 0 3 NJ 390 NJ 390 N
preplace netloc xillybus_M_AXI_1 1 0 2 NJ 1190 N
preplace netloc xillyvga_0_m_axi 1 2 1 950
preplace netloc processing_system7_0_GPIO_0 1 3 4 N 70 NJ 70 NJ 70 NJ
preplace netloc xillybus_ip_0_m_axi 1 2 1 980
preplace netloc rst_processing_system7_0_100M_interconnect_aresetn 1 1 3 NJ 450 NJ 480 1550
preplace netloc xillybus_lite_0_user_wren 1 3 4 N 350 NJ 350 NJ 350 NJ
preplace netloc xillybus_lite_0_user_wr_data 1 3 4 N 410 NJ 410 NJ 410 NJ
preplace netloc xillybus_lite_0_user_rden 1 3 4 N 370 NJ 370 NJ 370 NJ
preplace netloc xillybus_lite_0_host_interrupt 1 1 3 630 720 NJ 1180 1490
preplace netloc processing_system7_0_FCLK_CLK1 1 0 4 230 470 610 370 960 250 1580
preplace netloc processing_system7_0_axi_periph_M01_AXI 1 1 4 630 360 NJ 260 NJ 320 1920
preplace netloc xillybus_ip_0_xillybus_bus_clk 1 2 5 1000 1230 NJ 1230 NJ 1230 NJ 1230 NJ
preplace netloc xillybus_host_interrupt_1 1 0 2 NJ 1210 570
levelinfo -pg 1 200 400 790 1270 1750 2010 2060 2110
",
}
{
   da_axi4_cnt: "18",
}