//--------------------------------------------------------------------
+incdir+../../design/verilog
+incdir+../../../bfm_ahb_task/bench/verilog
        ./sim_define.v
        ../../design/verilog/ahb_to_apb_s3.v
        ../../../bfm_apb_task/design/verilog/mem_apb.v
        //../../design/verilog/mem_apb.v
//--------------------------------------------------------------------
// Below are test-bench
//--------------------------------------------------------------------
+incdir+../../bench/verilog
        ../../bench/verilog/top.v
        ../../bench/verilog/bfm_ahb.v
//--------------------------------------------------------------------
