#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7feff2406710 .scope module, "test" "test" 2 2;
 .timescale -9 -9;
v0x7feff241bc80_0 .var "clk", 0 0;
v0x7feff241bd20_0 .var "clk_double", 0 0;
v0x7feff241bdd0_0 .net "latch_value", 0 0, L_0x7feff241c170;  1 drivers
v0x7feff241bea0_0 .var "reset", 0 0;
S_0x7feff240bc70 .scope module, "u_rs_latch" "rs_latch" 2 25, 3 1 0, S_0x7feff2406710;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "input_a"
    .port_info 1 /INPUT 1 "input_b"
    .port_info 2 /OUTPUT 1 "output_value"
L_0x7feff241bf30 .functor NOR 1, v0x7feff241bc80_0, L_0x7feff241c020, C4<0>, C4<0>;
L_0x7feff241c020 .functor NOR 1, v0x7feff241bd20_0, L_0x7feff241bf30, C4<0>, C4<0>;
L_0x7feff241c170 .functor BUFZ 1, L_0x7feff241bf30, C4<0>, C4<0>, C4<0>;
v0x7feff2406870_0 .net "input_a", 0 0, v0x7feff241bc80_0;  1 drivers
v0x7feff241b980_0 .net "input_b", 0 0, v0x7feff241bd20_0;  1 drivers
v0x7feff241ba20_0 .net "nor_a", 0 0, L_0x7feff241bf30;  1 drivers
v0x7feff241bad0_0 .net "nor_b", 0 0, L_0x7feff241c020;  1 drivers
v0x7feff241bb70_0 .net "output_value", 0 0, L_0x7feff241c170;  alias, 1 drivers
    .scope S_0x7feff240bc70;
T_0 ;
    %vpi_call 3 4 "$display", "*************************" {0 0 0};
    %vpi_call 3 5 "$display", "rs_latch" {0 0 0};
    %vpi_call 3 6 "$display", "*************************" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7feff2406710;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feff241bea0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x7feff2406710;
T_2 ;
    %delay 17, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feff241bea0_0, 0, 1;
    %delay 11, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feff241bea0_0, 0, 1;
    %delay 29, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feff241bea0_0, 0, 1;
    %delay 11, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feff241bea0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 13 "$stop" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7feff2406710;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feff241bc80_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x7feff2406710;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feff241bd20_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x7feff2406710;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0x7feff241bc80_0;
    %nor/r;
    %store/vec4 v0x7feff241bc80_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7feff2406710;
T_6 ;
    %delay 10, 0;
    %load/vec4 v0x7feff241bd20_0;
    %nor/r;
    %store/vec4 v0x7feff241bd20_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7feff2406710;
T_7 ;
    %vpi_call 2 29 "$monitor", "At time %t, latch_value = %h (%0d), clk = %h(%0d)", $time, v0x7feff241bdd0_0, v0x7feff241bdd0_0, v0x7feff241bc80_0, v0x7feff241bc80_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x7feff2406710;
T_8 ;
    %vpi_call 2 35 "$dumpfile", "latch_test.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7feff240bc70 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "latch_tb.v";
    "latch.v";
