{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1555997936377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555997936377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 02:38:56 2019 " "Processing started: Tue Apr 23 02:38:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555997936377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1555997936377 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Adder -c Adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off Adder -c Adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1555997936377 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1555997937221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-arch " "Found design unit 1: Adder-arch" {  } { { "Adder.vhd" "" { Text "E:/EE/Sistemas Digitais/Adder/Adder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555997937877 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.vhd" "" { Text "E:/EE/Sistemas Digitais/Adder/Adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555997937877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555997937877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-arch " "Found design unit 1: half_adder-arch" {  } { { "half_adder.vhd" "" { Text "E:/EE/Sistemas Digitais/Adder/half_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555997937909 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.vhd" "" { Text "E:/EE/Sistemas Digitais/Adder/half_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555997937909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555997937909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-arch " "Found design unit 1: full_adder-arch" {  } { { "full_adder.vhd" "" { Text "E:/EE/Sistemas Digitais/Adder/full_adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555997937924 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "E:/EE/Sistemas Digitais/Adder/full_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555997937924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555997937924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripple_carry_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_carry_adder-arch " "Found design unit 1: ripple_carry_adder-arch" {  } { { "ripple_carry_adder.vhd" "" { Text "E:/EE/Sistemas Digitais/Adder/ripple_carry_adder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555997937940 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder " "Found entity 1: ripple_carry_adder" {  } { { "ripple_carry_adder.vhd" "" { Text "E:/EE/Sistemas Digitais/Adder/ripple_carry_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555997937940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555997937940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_carry_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file select_carry_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 select_carry_adder-arch " "Found design unit 1: select_carry_adder-arch" {  } { { "select_carry_adder.vhd" "" { Text "E:/EE/Sistemas Digitais/Adder/select_carry_adder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555997937986 ""} { "Info" "ISGN_ENTITY_NAME" "1 select_carry_adder " "Found entity 1: select_carry_adder" {  } { { "select_carry_adder.vhd" "" { Text "E:/EE/Sistemas Digitais/Adder/select_carry_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555997937986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555997937986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder_no_cin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripple_carry_adder_no_cin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_carry_adder_no_cin-arch " "Found design unit 1: ripple_carry_adder_no_cin-arch" {  } { { "ripple_carry_adder_no_cin.vhd" "" { Text "E:/EE/Sistemas Digitais/Adder/ripple_carry_adder_no_cin.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555997938008 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder_no_cin " "Found entity 1: ripple_carry_adder_no_cin" {  } { { "ripple_carry_adder_no_cin.vhd" "" { Text "E:/EE/Sistemas Digitais/Adder/ripple_carry_adder_no_cin.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555997938008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555997938008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_carry_adder_topology.vhd 2 1 " "Found 2 design units, including 1 entities, in source file select_carry_adder_topology.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 select_carry_adder_topology-arch " "Found design unit 1: select_carry_adder_topology-arch" {  } { { "select_carry_adder_topology.vhd" "" { Text "E:/EE/Sistemas Digitais/Adder/select_carry_adder_topology.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555997938031 ""} { "Info" "ISGN_ENTITY_NAME" "1 select_carry_adder_topology " "Found entity 1: select_carry_adder_topology" {  } { { "select_carry_adder_topology.vhd" "" { Text "E:/EE/Sistemas Digitais/Adder/select_carry_adder_topology.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555997938031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555997938031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "look_ahead_carry_topology.vhd 2 1 " "Found 2 design units, including 1 entities, in source file look_ahead_carry_topology.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 look_ahead_carry_topology-arch " "Found design unit 1: look_ahead_carry_topology-arch" {  } { { "look_ahead_carry_topology.vhd" "" { Text "E:/EE/Sistemas Digitais/Adder/look_ahead_carry_topology.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555997938054 ""} { "Info" "ISGN_ENTITY_NAME" "1 look_ahead_carry_topology " "Found entity 1: look_ahead_carry_topology" {  } { { "look_ahead_carry_topology.vhd" "" { Text "E:/EE/Sistemas Digitais/Adder/look_ahead_carry_topology.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555997938054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555997938054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "look_ahead_carry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file look_ahead_carry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 look_ahead_carry-arch " "Found design unit 1: look_ahead_carry-arch" {  } { { "look_ahead_carry.vhd" "" { Text "E:/EE/Sistemas Digitais/Adder/look_ahead_carry.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555997938079 ""} { "Info" "ISGN_ENTITY_NAME" "1 look_ahead_carry " "Found entity 1: look_ahead_carry" {  } { { "look_ahead_carry.vhd" "" { Text "E:/EE/Sistemas Digitais/Adder/look_ahead_carry.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555997938079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555997938079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripple_carry_adder_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_carry_adder_sub-arch " "Found design unit 1: ripple_carry_adder_sub-arch" {  } { { "ripple_carry_adder_sub.vhd" "" { Text "E:/EE/Sistemas Digitais/Adder/ripple_carry_adder_sub.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555997938107 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder_sub " "Found entity 1: ripple_carry_adder_sub" {  } { { "ripple_carry_adder_sub.vhd" "" { Text "E:/EE/Sistemas Digitais/Adder/ripple_carry_adder_sub.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555997938107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555997938107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-arch " "Found design unit 1: testbench-arch" {  } { { "testbench.vhd" "" { Text "E:/EE/Sistemas Digitais/Adder/testbench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555997938138 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.vhd" "" { Text "E:/EE/Sistemas Digitais/Adder/testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555997938138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555997938138 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Adder " "Elaborating entity \"Adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1555997938263 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "op_code Adder.vhd(92) " "VHDL Signal Declaration warning at Adder.vhd(92): used explicit default value for signal \"op_code\" because signal was never assigned a value" {  } { { "Adder.vhd" "" { Text "E:/EE/Sistemas Digitais/Adder/Adder.vhd" 92 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1555997938263 "|Adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry_adder_sub ripple_carry_adder_sub:\\ripple_add_sub_architecture:RippleAdderSubArch " "Elaborating entity \"ripple_carry_adder_sub\" for hierarchy \"ripple_carry_adder_sub:\\ripple_add_sub_architecture:RippleAdderSubArch\"" {  } { { "Adder.vhd" "\\ripple_add_sub_architecture:RippleAdderSubArch" { Text "E:/EE/Sistemas Digitais/Adder/Adder.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555997938263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ripple_carry_adder_sub:\\ripple_add_sub_architecture:RippleAdderSubArch\|full_adder:\\addGen:0:adds " "Elaborating entity \"full_adder\" for hierarchy \"ripple_carry_adder_sub:\\ripple_add_sub_architecture:RippleAdderSubArch\|full_adder:\\addGen:0:adds\"" {  } { { "ripple_carry_adder_sub.vhd" "\\addGen:0:adds" { Text "E:/EE/Sistemas Digitais/Adder/ripple_carry_adder_sub.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555997938326 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1555997939979 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555997939979 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cin " "No output dependent on input pin \"cin\"" {  } { { "Adder.vhd" "" { Text "E:/EE/Sistemas Digitais/Adder/Adder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555997940291 "|Adder|cin"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1555997940291 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1555997940291 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1555997940291 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1555997940291 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1555997940291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555997940557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 02:39:00 2019 " "Processing ended: Tue Apr 23 02:39:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555997940557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555997940557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555997940557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555997940557 ""}
