|DE2
CLOCK_50 => S4PU_Daughterboard:U0.clock
CLOCK_50 => Reg:STDOUT_REG.clock
KEY[0] => S4PU_Daughterboard:U0.reset_n
SW[0] => S4PU_Daughterboard:U0.readdata[0]
SW[1] => S4PU_Daughterboard:U0.readdata[1]
SW[2] => S4PU_Daughterboard:U0.readdata[2]
SW[3] => S4PU_Daughterboard:U0.readdata[3]
SW[4] => S4PU_Daughterboard:U0.readdata[4]
SW[5] => S4PU_Daughterboard:U0.readdata[5]
SW[6] => S4PU_Daughterboard:U0.readdata[6]
SW[7] => S4PU_Daughterboard:U0.readdata[7]
SW[8] => S4PU_Daughterboard:U0.readdata[8]
SW[9] => S4PU_Daughterboard:U0.readdata[9]
SW[10] => S4PU_Daughterboard:U0.readdata[10]
SW[11] => S4PU_Daughterboard:U0.readdata[11]
SW[12] => S4PU_Daughterboard:U0.readdata[12]
SW[13] => S4PU_Daughterboard:U0.readdata[13]
SW[14] => S4PU_Daughterboard:U0.readdata[14]
SW[15] => S4PU_Daughterboard:U0.readdata[15]
LEDR[0] <= Reg:STDOUT_REG.Q[0]
LEDR[1] <= Reg:STDOUT_REG.Q[1]
LEDR[2] <= Reg:STDOUT_REG.Q[2]
LEDR[3] <= Reg:STDOUT_REG.Q[3]
LEDR[4] <= Reg:STDOUT_REG.Q[4]
LEDR[5] <= Reg:STDOUT_REG.Q[5]
LEDR[6] <= Reg:STDOUT_REG.Q[6]
LEDR[7] <= Reg:STDOUT_REG.Q[7]
LEDR[8] <= Reg:STDOUT_REG.Q[8]
LEDR[9] <= Reg:STDOUT_REG.Q[9]
LEDR[10] <= Reg:STDOUT_REG.Q[10]
LEDR[11] <= Reg:STDOUT_REG.Q[11]
LEDR[12] <= Reg:STDOUT_REG.Q[12]
LEDR[13] <= Reg:STDOUT_REG.Q[13]
LEDR[14] <= Reg:STDOUT_REG.Q[14]
LEDR[15] <= Reg:STDOUT_REG.Q[15]


|DE2|S4PU_Daughterboard:U0
clock => S4PU:CPU.clock
clock => last_address[0].CLK
clock => last_address[1].CLK
clock => last_address[2].CLK
clock => last_address[3].CLK
clock => last_address[4].CLK
clock => last_address[5].CLK
clock => last_address[6].CLK
clock => last_address[7].CLK
clock => last_address[8].CLK
clock => last_address[9].CLK
clock => last_address[10].CLK
clock => last_address[11].CLK
clock => last_address[12].CLK
clock => last_address[13].CLK
clock => last_address[14].CLK
clock => last_address[15].CLK
clock => main_ram:MAIN_MEMORY.clock
clock => prog_rom:PROGRAM_MEMORY.clock
reset_n => cpu_reset_n.IN1
reset_n => last_address[0].ACLR
reset_n => last_address[1].ACLR
reset_n => last_address[2].ACLR
reset_n => last_address[3].ACLR
reset_n => last_address[4].ACLR
reset_n => last_address[5].ACLR
reset_n => last_address[6].ACLR
reset_n => last_address[7].ACLR
reset_n => last_address[8].ACLR
reset_n => last_address[9].ACLR
reset_n => last_address[10].ACLR
reset_n => last_address[11].ACLR
reset_n => last_address[12].ACLR
reset_n => last_address[13].ACLR
reset_n => last_address[14].ACLR
reset_n => last_address[15].ACLR
mode => S4PU:CPU.mode
read <= read.DB_MAX_OUTPUT_PORT_TYPE
write <= write.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= S4PU:CPU.address[0]
address[1] <= S4PU:CPU.address[1]
address[2] <= S4PU:CPU.address[2]
address[3] <= S4PU:CPU.address[3]
address[4] <= S4PU:CPU.address[4]
address[5] <= S4PU:CPU.address[5]
address[6] <= S4PU:CPU.address[6]
address[7] <= S4PU:CPU.address[7]
address[8] <= S4PU:CPU.address[8]
address[9] <= S4PU:CPU.address[9]
address[10] <= S4PU:CPU.address[10]
address[11] <= S4PU:CPU.address[11]
address[12] <= S4PU:CPU.address[12]
address[13] <= S4PU:CPU.address[13]
address[14] <= S4PU:CPU.address[14]
address[15] <= S4PU:CPU.address[15]
readdata[0] => cpu_readdata.DATAB
readdata[1] => cpu_readdata.DATAB
readdata[2] => cpu_readdata.DATAB
readdata[3] => cpu_readdata.DATAB
readdata[4] => cpu_readdata.DATAB
readdata[5] => cpu_readdata.DATAB
readdata[6] => cpu_readdata.DATAB
readdata[7] => cpu_readdata.DATAB
readdata[8] => cpu_readdata.DATAB
readdata[9] => cpu_readdata.DATAB
readdata[10] => cpu_readdata.DATAB
readdata[11] => cpu_readdata.DATAB
readdata[12] => cpu_readdata.DATAB
readdata[13] => cpu_readdata.DATAB
readdata[14] => cpu_readdata.DATAB
readdata[15] => cpu_readdata.DATAB
writedata[0] <= S4PU:CPU.writedata[0]
writedata[1] <= S4PU:CPU.writedata[1]
writedata[2] <= S4PU:CPU.writedata[2]
writedata[3] <= S4PU:CPU.writedata[3]
writedata[4] <= S4PU:CPU.writedata[4]
writedata[5] <= S4PU:CPU.writedata[5]
writedata[6] <= S4PU:CPU.writedata[6]
writedata[7] <= S4PU:CPU.writedata[7]
writedata[8] <= S4PU:CPU.writedata[8]
writedata[9] <= S4PU:CPU.writedata[9]
writedata[10] <= S4PU:CPU.writedata[10]
writedata[11] <= S4PU:CPU.writedata[11]
writedata[12] <= S4PU:CPU.writedata[12]
writedata[13] <= S4PU:CPU.writedata[13]
writedata[14] <= S4PU:CPU.writedata[14]
writedata[15] <= S4PU:CPU.writedata[15]


|DE2|S4PU_Daughterboard:U0|S4PU:CPU
clock => S4PU_Control:CONTROL_BLOCK.clock
clock => S4PU_Datapath:OPERATIVE_BLOCK.clock
reset_n => S4PU_Control:CONTROL_BLOCK.reset_n
mode => S4PU_Control:CONTROL_BLOCK.mode
rs_overflow <= S4PU_Control:CONTROL_BLOCK.o_rs_overflow
rs_underflow <= S4PU_Control:CONTROL_BLOCK.o_rs_underflow
ds_overflow <= S4PU_Control:CONTROL_BLOCK.o_ds_overflow
ds_underflow <= S4PU_Control:CONTROL_BLOCK.o_ds_underflow
read <= S4PU_Control:CONTROL_BLOCK.read
write <= S4PU_Control:CONTROL_BLOCK.write
address[0] <= S4PU_Datapath:OPERATIVE_BLOCK.address[0]
address[1] <= S4PU_Datapath:OPERATIVE_BLOCK.address[1]
address[2] <= S4PU_Datapath:OPERATIVE_BLOCK.address[2]
address[3] <= S4PU_Datapath:OPERATIVE_BLOCK.address[3]
address[4] <= S4PU_Datapath:OPERATIVE_BLOCK.address[4]
address[5] <= S4PU_Datapath:OPERATIVE_BLOCK.address[5]
address[6] <= S4PU_Datapath:OPERATIVE_BLOCK.address[6]
address[7] <= S4PU_Datapath:OPERATIVE_BLOCK.address[7]
address[8] <= S4PU_Datapath:OPERATIVE_BLOCK.address[8]
address[9] <= S4PU_Datapath:OPERATIVE_BLOCK.address[9]
address[10] <= S4PU_Datapath:OPERATIVE_BLOCK.address[10]
address[11] <= S4PU_Datapath:OPERATIVE_BLOCK.address[11]
address[12] <= S4PU_Datapath:OPERATIVE_BLOCK.address[12]
address[13] <= S4PU_Datapath:OPERATIVE_BLOCK.address[13]
address[14] <= S4PU_Datapath:OPERATIVE_BLOCK.address[14]
address[15] <= S4PU_Datapath:OPERATIVE_BLOCK.address[15]
readdata[0] => S4PU_Datapath:OPERATIVE_BLOCK.readdata[0]
readdata[1] => S4PU_Datapath:OPERATIVE_BLOCK.readdata[1]
readdata[2] => S4PU_Datapath:OPERATIVE_BLOCK.readdata[2]
readdata[3] => S4PU_Datapath:OPERATIVE_BLOCK.readdata[3]
readdata[4] => S4PU_Datapath:OPERATIVE_BLOCK.readdata[4]
readdata[5] => S4PU_Datapath:OPERATIVE_BLOCK.readdata[5]
readdata[6] => S4PU_Datapath:OPERATIVE_BLOCK.readdata[6]
readdata[7] => S4PU_Datapath:OPERATIVE_BLOCK.readdata[7]
readdata[8] => S4PU_Datapath:OPERATIVE_BLOCK.readdata[8]
readdata[9] => S4PU_Datapath:OPERATIVE_BLOCK.readdata[9]
readdata[10] => S4PU_Datapath:OPERATIVE_BLOCK.readdata[10]
readdata[11] => S4PU_Datapath:OPERATIVE_BLOCK.readdata[11]
readdata[12] => S4PU_Datapath:OPERATIVE_BLOCK.readdata[12]
readdata[13] => S4PU_Datapath:OPERATIVE_BLOCK.readdata[13]
readdata[14] => S4PU_Datapath:OPERATIVE_BLOCK.readdata[14]
readdata[15] => S4PU_Datapath:OPERATIVE_BLOCK.readdata[15]
writedata[0] <= S4PU_Datapath:OPERATIVE_BLOCK.writedata[0]
writedata[1] <= S4PU_Datapath:OPERATIVE_BLOCK.writedata[1]
writedata[2] <= S4PU_Datapath:OPERATIVE_BLOCK.writedata[2]
writedata[3] <= S4PU_Datapath:OPERATIVE_BLOCK.writedata[3]
writedata[4] <= S4PU_Datapath:OPERATIVE_BLOCK.writedata[4]
writedata[5] <= S4PU_Datapath:OPERATIVE_BLOCK.writedata[5]
writedata[6] <= S4PU_Datapath:OPERATIVE_BLOCK.writedata[6]
writedata[7] <= S4PU_Datapath:OPERATIVE_BLOCK.writedata[7]
writedata[8] <= S4PU_Datapath:OPERATIVE_BLOCK.writedata[8]
writedata[9] <= S4PU_Datapath:OPERATIVE_BLOCK.writedata[9]
writedata[10] <= S4PU_Datapath:OPERATIVE_BLOCK.writedata[10]
writedata[11] <= S4PU_Datapath:OPERATIVE_BLOCK.writedata[11]
writedata[12] <= S4PU_Datapath:OPERATIVE_BLOCK.writedata[12]
writedata[13] <= S4PU_Datapath:OPERATIVE_BLOCK.writedata[13]
writedata[14] <= S4PU_Datapath:OPERATIVE_BLOCK.writedata[14]
writedata[15] <= S4PU_Datapath:OPERATIVE_BLOCK.writedata[15]


|DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK
clock => curr_state~1.DATAIN
reset_n => next_state.RESET.OUTPUTSELECT
reset_n => next_state.FETCH.OUTPUTSELECT
reset_n => next_state.DECODE.OUTPUTSELECT
reset_n => next_state.CALL.OUTPUTSELECT
reset_n => next_state.LOAD_0.OUTPUTSELECT
reset_n => next_state.LOAD_1.OUTPUTSELECT
reset_n => next_state.STORE_0.OUTPUTSELECT
reset_n => next_state.STORE_1.OUTPUTSELECT
reset_n => next_state.IF_FALSE.OUTPUTSELECT
reset_n => next_state.IF_TRUE.OUTPUTSELECT
reset_n => next_state.BRANCH.OUTPUTSELECT
reset_n => next_state.RET.OUTPUTSELECT
reset_n => next_state.DROP.OUTPUTSELECT
reset_n => next_state.LIT.OUTPUTSELECT
reset_n => next_state.PICK_0.OUTPUTSELECT
reset_n => next_state.PICK_1.OUTPUTSELECT
reset_n => next_state.TO_R.OUTPUTSELECT
reset_n => next_state.R_FROM.OUTPUTSELECT
reset_n => next_state.ALU_NOT.OUTPUTSELECT
reset_n => next_state.ALU_OR.OUTPUTSELECT
reset_n => next_state.ALU_AND.OUTPUTSELECT
reset_n => next_state.ALU_XOR.OUTPUTSELECT
reset_n => next_state.ALU_ADD.OUTPUTSELECT
reset_n => next_state.ALU_SUB.OUTPUTSELECT
reset_n => next_state.ALU_INC.OUTPUTSELECT
reset_n => next_state.ALU_DEC.OUTPUTSELECT
reset_n => next_state.ALU_EQUAL.OUTPUTSELECT
reset_n => next_state.ALU_LESS.OUTPUTSELECT
reset_n => next_state.ALU_GREATER.OUTPUTSELECT
reset_n => next_state.ALU_ZER.OUTPUTSELECT
reset_n => next_state.ALU_NEG.OUTPUTSELECT
reset_n => next_state.ALU_POS.OUTPUTSELECT
reset_n => next_state.ALU_SAL.OUTPUTSELECT
reset_n => next_state.ALU_SAR.OUTPUTSELECT
reset_n => next_state.DUP.OUTPUTSELECT
reset_n => next_state.SWAP_0.OUTPUTSELECT
reset_n => next_state.SWAP_1.OUTPUTSELECT
reset_n => next_state.ALU_SBL.OUTPUTSELECT
reset_n => next_state.ALU_SBR.OUTPUTSELECT
mode => Selector2.IN4
instruction[0] => Selector1.IN5
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => next_state.DATAB
instruction[0] => Equal0.IN15
instruction[0] => Equal1.IN15
instruction[0] => Equal2.IN15
instruction[0] => Equal3.IN15
instruction[0] => Equal4.IN15
instruction[0] => Equal5.IN15
instruction[0] => Equal6.IN15
instruction[0] => Equal7.IN15
instruction[0] => Equal8.IN15
instruction[0] => Equal9.IN15
instruction[0] => Equal10.IN15
instruction[0] => Equal11.IN15
instruction[0] => Equal12.IN15
instruction[0] => Equal13.IN15
instruction[0] => Equal14.IN15
instruction[0] => Equal15.IN15
instruction[0] => Equal16.IN15
instruction[0] => Equal17.IN15
instruction[0] => Equal18.IN15
instruction[0] => Equal19.IN15
instruction[0] => Equal20.IN15
instruction[0] => Equal21.IN15
instruction[0] => Equal22.IN15
instruction[0] => Equal23.IN15
instruction[0] => Equal24.IN15
instruction[0] => Equal25.IN15
instruction[0] => Equal26.IN15
instruction[0] => Equal27.IN15
instruction[0] => Equal28.IN15
instruction[0] => Equal29.IN15
instruction[0] => Equal30.IN15
instruction[1] => Equal0.IN13
instruction[1] => Equal1.IN14
instruction[1] => Equal2.IN12
instruction[1] => Equal3.IN14
instruction[1] => Equal4.IN12
instruction[1] => Equal5.IN11
instruction[1] => Equal6.IN14
instruction[1] => Equal7.IN12
instruction[1] => Equal8.IN14
instruction[1] => Equal9.IN11
instruction[1] => Equal10.IN14
instruction[1] => Equal11.IN11
instruction[1] => Equal12.IN14
instruction[1] => Equal13.IN10
instruction[1] => Equal14.IN14
instruction[1] => Equal15.IN12
instruction[1] => Equal16.IN14
instruction[1] => Equal17.IN11
instruction[1] => Equal18.IN14
instruction[1] => Equal19.IN11
instruction[1] => Equal20.IN14
instruction[1] => Equal21.IN10
instruction[1] => Equal22.IN10
instruction[1] => Equal23.IN14
instruction[1] => Equal24.IN10
instruction[1] => Equal25.IN12
instruction[1] => Equal26.IN14
instruction[1] => Equal27.IN10
instruction[1] => Equal28.IN14
instruction[1] => Equal29.IN11
instruction[1] => Equal30.IN14
instruction[2] => Equal0.IN12
instruction[2] => Equal1.IN12
instruction[2] => Equal2.IN14
instruction[2] => Equal3.IN13
instruction[2] => Equal4.IN11
instruction[2] => Equal5.IN14
instruction[2] => Equal6.IN13
instruction[2] => Equal7.IN11
instruction[2] => Equal8.IN11
instruction[2] => Equal9.IN14
instruction[2] => Equal10.IN13
instruction[2] => Equal11.IN10
instruction[2] => Equal12.IN10
instruction[2] => Equal13.IN14
instruction[2] => Equal14.IN13
instruction[2] => Equal15.IN11
instruction[2] => Equal16.IN11
instruction[2] => Equal17.IN14
instruction[2] => Equal18.IN13
instruction[2] => Equal19.IN10
instruction[2] => Equal20.IN10
instruction[2] => Equal21.IN14
instruction[2] => Equal22.IN14
instruction[2] => Equal23.IN13
instruction[2] => Equal24.IN9
instruction[2] => Equal25.IN11
instruction[2] => Equal26.IN11
instruction[2] => Equal27.IN14
instruction[2] => Equal28.IN13
instruction[2] => Equal29.IN10
instruction[2] => Equal30.IN10
instruction[3] => Equal0.IN11
instruction[3] => Equal1.IN11
instruction[3] => Equal2.IN11
instruction[3] => Equal3.IN11
instruction[3] => Equal4.IN14
instruction[3] => Equal5.IN13
instruction[3] => Equal6.IN12
instruction[3] => Equal7.IN10
instruction[3] => Equal8.IN10
instruction[3] => Equal9.IN10
instruction[3] => Equal10.IN10
instruction[3] => Equal11.IN14
instruction[3] => Equal12.IN13
instruction[3] => Equal13.IN13
instruction[3] => Equal14.IN12
instruction[3] => Equal15.IN10
instruction[3] => Equal16.IN10
instruction[3] => Equal17.IN10
instruction[3] => Equal18.IN10
instruction[3] => Equal19.IN14
instruction[3] => Equal20.IN13
instruction[3] => Equal21.IN13
instruction[3] => Equal22.IN9
instruction[3] => Equal23.IN9
instruction[3] => Equal24.IN14
instruction[3] => Equal25.IN10
instruction[3] => Equal26.IN10
instruction[3] => Equal27.IN13
instruction[3] => Equal28.IN12
instruction[3] => Equal29.IN9
instruction[3] => Equal30.IN9
instruction[4] => Equal0.IN10
instruction[4] => Equal1.IN10
instruction[4] => Equal2.IN10
instruction[4] => Equal3.IN10
instruction[4] => Equal4.IN10
instruction[4] => Equal5.IN10
instruction[4] => Equal6.IN10
instruction[4] => Equal7.IN14
instruction[4] => Equal8.IN13
instruction[4] => Equal9.IN13
instruction[4] => Equal10.IN12
instruction[4] => Equal11.IN13
instruction[4] => Equal12.IN12
instruction[4] => Equal13.IN12
instruction[4] => Equal14.IN11
instruction[4] => Equal15.IN9
instruction[4] => Equal16.IN9
instruction[4] => Equal17.IN9
instruction[4] => Equal18.IN9
instruction[4] => Equal19.IN9
instruction[4] => Equal20.IN9
instruction[4] => Equal21.IN9
instruction[4] => Equal22.IN13
instruction[4] => Equal23.IN12
instruction[4] => Equal24.IN13
instruction[4] => Equal25.IN9
instruction[4] => Equal26.IN9
instruction[4] => Equal27.IN9
instruction[4] => Equal28.IN9
instruction[4] => Equal29.IN14
instruction[4] => Equal30.IN13
instruction[5] => Equal0.IN9
instruction[5] => Equal1.IN9
instruction[5] => Equal2.IN9
instruction[5] => Equal3.IN9
instruction[5] => Equal4.IN9
instruction[5] => Equal5.IN9
instruction[5] => Equal6.IN9
instruction[5] => Equal7.IN9
instruction[5] => Equal8.IN9
instruction[5] => Equal9.IN9
instruction[5] => Equal10.IN9
instruction[5] => Equal11.IN9
instruction[5] => Equal12.IN9
instruction[5] => Equal13.IN9
instruction[5] => Equal14.IN9
instruction[5] => Equal15.IN14
instruction[5] => Equal16.IN13
instruction[5] => Equal17.IN13
instruction[5] => Equal18.IN12
instruction[5] => Equal19.IN13
instruction[5] => Equal20.IN12
instruction[5] => Equal21.IN12
instruction[5] => Equal22.IN12
instruction[5] => Equal23.IN11
instruction[5] => Equal24.IN12
instruction[5] => Equal25.IN8
instruction[5] => Equal26.IN8
instruction[5] => Equal27.IN8
instruction[5] => Equal28.IN8
instruction[5] => Equal29.IN8
instruction[5] => Equal30.IN8
instruction[6] => Equal0.IN8
instruction[6] => Equal1.IN8
instruction[6] => Equal2.IN8
instruction[6] => Equal3.IN8
instruction[6] => Equal4.IN8
instruction[6] => Equal5.IN8
instruction[6] => Equal6.IN8
instruction[6] => Equal7.IN8
instruction[6] => Equal8.IN8
instruction[6] => Equal9.IN8
instruction[6] => Equal10.IN8
instruction[6] => Equal11.IN8
instruction[6] => Equal12.IN8
instruction[6] => Equal13.IN8
instruction[6] => Equal14.IN8
instruction[6] => Equal15.IN8
instruction[6] => Equal16.IN8
instruction[6] => Equal17.IN8
instruction[6] => Equal18.IN8
instruction[6] => Equal19.IN8
instruction[6] => Equal20.IN8
instruction[6] => Equal21.IN8
instruction[6] => Equal22.IN8
instruction[6] => Equal23.IN8
instruction[6] => Equal24.IN8
instruction[6] => Equal25.IN14
instruction[6] => Equal26.IN13
instruction[6] => Equal27.IN12
instruction[6] => Equal28.IN11
instruction[6] => Equal29.IN13
instruction[6] => Equal30.IN12
instruction[7] => Equal0.IN7
instruction[7] => Equal1.IN7
instruction[7] => Equal2.IN7
instruction[7] => Equal3.IN7
instruction[7] => Equal4.IN7
instruction[7] => Equal5.IN7
instruction[7] => Equal6.IN7
instruction[7] => Equal7.IN7
instruction[7] => Equal8.IN7
instruction[7] => Equal9.IN7
instruction[7] => Equal10.IN7
instruction[7] => Equal11.IN7
instruction[7] => Equal12.IN7
instruction[7] => Equal13.IN7
instruction[7] => Equal14.IN7
instruction[7] => Equal15.IN7
instruction[7] => Equal16.IN7
instruction[7] => Equal17.IN7
instruction[7] => Equal18.IN7
instruction[7] => Equal19.IN7
instruction[7] => Equal20.IN7
instruction[7] => Equal21.IN7
instruction[7] => Equal22.IN7
instruction[7] => Equal23.IN7
instruction[7] => Equal24.IN7
instruction[7] => Equal25.IN7
instruction[7] => Equal26.IN7
instruction[7] => Equal27.IN7
instruction[7] => Equal28.IN7
instruction[7] => Equal29.IN7
instruction[7] => Equal30.IN7
instruction[8] => Equal0.IN6
instruction[8] => Equal1.IN6
instruction[8] => Equal2.IN6
instruction[8] => Equal3.IN6
instruction[8] => Equal4.IN6
instruction[8] => Equal5.IN6
instruction[8] => Equal6.IN6
instruction[8] => Equal7.IN6
instruction[8] => Equal8.IN6
instruction[8] => Equal9.IN6
instruction[8] => Equal10.IN6
instruction[8] => Equal11.IN6
instruction[8] => Equal12.IN6
instruction[8] => Equal13.IN6
instruction[8] => Equal14.IN6
instruction[8] => Equal15.IN6
instruction[8] => Equal16.IN6
instruction[8] => Equal17.IN6
instruction[8] => Equal18.IN6
instruction[8] => Equal19.IN6
instruction[8] => Equal20.IN6
instruction[8] => Equal21.IN6
instruction[8] => Equal22.IN6
instruction[8] => Equal23.IN6
instruction[8] => Equal24.IN6
instruction[8] => Equal25.IN6
instruction[8] => Equal26.IN6
instruction[8] => Equal27.IN6
instruction[8] => Equal28.IN6
instruction[8] => Equal29.IN6
instruction[8] => Equal30.IN6
instruction[9] => Equal0.IN5
instruction[9] => Equal1.IN5
instruction[9] => Equal2.IN5
instruction[9] => Equal3.IN5
instruction[9] => Equal4.IN5
instruction[9] => Equal5.IN5
instruction[9] => Equal6.IN5
instruction[9] => Equal7.IN5
instruction[9] => Equal8.IN5
instruction[9] => Equal9.IN5
instruction[9] => Equal10.IN5
instruction[9] => Equal11.IN5
instruction[9] => Equal12.IN5
instruction[9] => Equal13.IN5
instruction[9] => Equal14.IN5
instruction[9] => Equal15.IN5
instruction[9] => Equal16.IN5
instruction[9] => Equal17.IN5
instruction[9] => Equal18.IN5
instruction[9] => Equal19.IN5
instruction[9] => Equal20.IN5
instruction[9] => Equal21.IN5
instruction[9] => Equal22.IN5
instruction[9] => Equal23.IN5
instruction[9] => Equal24.IN5
instruction[9] => Equal25.IN5
instruction[9] => Equal26.IN5
instruction[9] => Equal27.IN5
instruction[9] => Equal28.IN5
instruction[9] => Equal29.IN5
instruction[9] => Equal30.IN5
instruction[10] => Equal0.IN4
instruction[10] => Equal1.IN4
instruction[10] => Equal2.IN4
instruction[10] => Equal3.IN4
instruction[10] => Equal4.IN4
instruction[10] => Equal5.IN4
instruction[10] => Equal6.IN4
instruction[10] => Equal7.IN4
instruction[10] => Equal8.IN4
instruction[10] => Equal9.IN4
instruction[10] => Equal10.IN4
instruction[10] => Equal11.IN4
instruction[10] => Equal12.IN4
instruction[10] => Equal13.IN4
instruction[10] => Equal14.IN4
instruction[10] => Equal15.IN4
instruction[10] => Equal16.IN4
instruction[10] => Equal17.IN4
instruction[10] => Equal18.IN4
instruction[10] => Equal19.IN4
instruction[10] => Equal20.IN4
instruction[10] => Equal21.IN4
instruction[10] => Equal22.IN4
instruction[10] => Equal23.IN4
instruction[10] => Equal24.IN4
instruction[10] => Equal25.IN4
instruction[10] => Equal26.IN4
instruction[10] => Equal27.IN4
instruction[10] => Equal28.IN4
instruction[10] => Equal29.IN4
instruction[10] => Equal30.IN4
instruction[11] => Equal0.IN3
instruction[11] => Equal1.IN3
instruction[11] => Equal2.IN3
instruction[11] => Equal3.IN3
instruction[11] => Equal4.IN3
instruction[11] => Equal5.IN3
instruction[11] => Equal6.IN3
instruction[11] => Equal7.IN3
instruction[11] => Equal8.IN3
instruction[11] => Equal9.IN3
instruction[11] => Equal10.IN3
instruction[11] => Equal11.IN3
instruction[11] => Equal12.IN3
instruction[11] => Equal13.IN3
instruction[11] => Equal14.IN3
instruction[11] => Equal15.IN3
instruction[11] => Equal16.IN3
instruction[11] => Equal17.IN3
instruction[11] => Equal18.IN3
instruction[11] => Equal19.IN3
instruction[11] => Equal20.IN3
instruction[11] => Equal21.IN3
instruction[11] => Equal22.IN3
instruction[11] => Equal23.IN3
instruction[11] => Equal24.IN3
instruction[11] => Equal25.IN3
instruction[11] => Equal26.IN3
instruction[11] => Equal27.IN3
instruction[11] => Equal28.IN3
instruction[11] => Equal29.IN3
instruction[11] => Equal30.IN3
instruction[12] => Equal0.IN2
instruction[12] => Equal1.IN2
instruction[12] => Equal2.IN2
instruction[12] => Equal3.IN2
instruction[12] => Equal4.IN2
instruction[12] => Equal5.IN2
instruction[12] => Equal6.IN2
instruction[12] => Equal7.IN2
instruction[12] => Equal8.IN2
instruction[12] => Equal9.IN2
instruction[12] => Equal10.IN2
instruction[12] => Equal11.IN2
instruction[12] => Equal12.IN2
instruction[12] => Equal13.IN2
instruction[12] => Equal14.IN2
instruction[12] => Equal15.IN2
instruction[12] => Equal16.IN2
instruction[12] => Equal17.IN2
instruction[12] => Equal18.IN2
instruction[12] => Equal19.IN2
instruction[12] => Equal20.IN2
instruction[12] => Equal21.IN2
instruction[12] => Equal22.IN2
instruction[12] => Equal23.IN2
instruction[12] => Equal24.IN2
instruction[12] => Equal25.IN2
instruction[12] => Equal26.IN2
instruction[12] => Equal27.IN2
instruction[12] => Equal28.IN2
instruction[12] => Equal29.IN2
instruction[12] => Equal30.IN2
instruction[13] => Equal0.IN1
instruction[13] => Equal1.IN1
instruction[13] => Equal2.IN1
instruction[13] => Equal3.IN1
instruction[13] => Equal4.IN1
instruction[13] => Equal5.IN1
instruction[13] => Equal6.IN1
instruction[13] => Equal7.IN1
instruction[13] => Equal8.IN1
instruction[13] => Equal9.IN1
instruction[13] => Equal10.IN1
instruction[13] => Equal11.IN1
instruction[13] => Equal12.IN1
instruction[13] => Equal13.IN1
instruction[13] => Equal14.IN1
instruction[13] => Equal15.IN1
instruction[13] => Equal16.IN1
instruction[13] => Equal17.IN1
instruction[13] => Equal18.IN1
instruction[13] => Equal19.IN1
instruction[13] => Equal20.IN1
instruction[13] => Equal21.IN1
instruction[13] => Equal22.IN1
instruction[13] => Equal23.IN1
instruction[13] => Equal24.IN1
instruction[13] => Equal25.IN1
instruction[13] => Equal26.IN1
instruction[13] => Equal27.IN1
instruction[13] => Equal28.IN1
instruction[13] => Equal29.IN1
instruction[13] => Equal30.IN1
instruction[14] => Equal0.IN0
instruction[14] => Equal1.IN0
instruction[14] => Equal2.IN0
instruction[14] => Equal3.IN0
instruction[14] => Equal4.IN0
instruction[14] => Equal5.IN0
instruction[14] => Equal6.IN0
instruction[14] => Equal7.IN0
instruction[14] => Equal8.IN0
instruction[14] => Equal9.IN0
instruction[14] => Equal10.IN0
instruction[14] => Equal11.IN0
instruction[14] => Equal12.IN0
instruction[14] => Equal13.IN0
instruction[14] => Equal14.IN0
instruction[14] => Equal15.IN0
instruction[14] => Equal16.IN0
instruction[14] => Equal17.IN0
instruction[14] => Equal18.IN0
instruction[14] => Equal19.IN0
instruction[14] => Equal20.IN0
instruction[14] => Equal21.IN0
instruction[14] => Equal22.IN0
instruction[14] => Equal23.IN0
instruction[14] => Equal24.IN0
instruction[14] => Equal25.IN0
instruction[14] => Equal26.IN0
instruction[14] => Equal27.IN0
instruction[14] => Equal28.IN0
instruction[14] => Equal29.IN0
instruction[14] => Equal30.IN0
instruction[15] => Equal0.IN14
instruction[15] => Equal1.IN13
instruction[15] => Equal2.IN13
instruction[15] => Equal3.IN12
instruction[15] => Equal4.IN13
instruction[15] => Equal5.IN12
instruction[15] => Equal6.IN11
instruction[15] => Equal7.IN13
instruction[15] => Equal8.IN12
instruction[15] => Equal9.IN12
instruction[15] => Equal10.IN11
instruction[15] => Equal11.IN12
instruction[15] => Equal12.IN11
instruction[15] => Equal13.IN11
instruction[15] => Equal14.IN10
instruction[15] => Equal15.IN13
instruction[15] => Equal16.IN12
instruction[15] => Equal17.IN12
instruction[15] => Equal18.IN11
instruction[15] => Equal19.IN12
instruction[15] => Equal20.IN11
instruction[15] => Equal21.IN11
instruction[15] => Equal22.IN11
instruction[15] => Equal23.IN10
instruction[15] => Equal24.IN11
instruction[15] => Equal25.IN13
instruction[15] => Equal26.IN12
instruction[15] => Equal27.IN11
instruction[15] => Equal28.IN10
instruction[15] => Equal29.IN12
instruction[15] => Equal30.IN11
alu_zero => goto_state.DATAB
alu_zero => goto_state.DATAB
i_rs_overflow => o_rs_overflow.DATAIN
i_rs_underflow => o_rs_underflow.DATAIN
i_ds_overflow => o_ds_overflow.DATAIN
i_ds_underflow => o_ds_underflow.DATAIN
ds_op[0] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ds_op[1] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
sel_ds_in <= sel_ds_in.DB_MAX_OUTPUT_PORT_TYPE
ds_pick <= ds_pick.DB_MAX_OUTPUT_PORT_TYPE
rs_op[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
rs_op[1] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
sel_rs_in <= sel_rs_in.DB_MAX_OUTPUT_PORT_TYPE
alu_op[0] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
alu_op[1] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
alu_op[2] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
alu_op[3] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
sel_alu_A[0] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
sel_alu_A[1] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
sel_alu_A[2] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
tos_load <= <VCC>
pc_load <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
sel_pc_D[0] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
sel_pc_D[1] <= sel_pc_D.DB_MAX_OUTPUT_PORT_TYPE
sel_pc_D[2] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
sel_addr[0] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
sel_addr[1] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
sel_addr[2] <= sel_addr[2].DB_MAX_OUTPUT_PORT_TYPE
cir_load <= WideNor7.DB_MAX_OUTPUT_PORT_TYPE
sel_inst <= WideNor7.DB_MAX_OUTPUT_PORT_TYPE
o_rs_overflow <= i_rs_overflow.DB_MAX_OUTPUT_PORT_TYPE
o_rs_underflow <= i_rs_underflow.DB_MAX_OUTPUT_PORT_TYPE
o_ds_overflow <= i_ds_overflow.DB_MAX_OUTPUT_PORT_TYPE
o_ds_underflow <= i_ds_underflow.DB_MAX_OUTPUT_PORT_TYPE
read <= WideNor6.DB_MAX_OUTPUT_PORT_TYPE
write <= write.DB_MAX_OUTPUT_PORT_TYPE


|DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK
clock => Reg:TOS_REG.clock
clock => LIFO_Stack:DATA_STACK.clock
clock => LIFO_Stack:RETURN_STACK.clock
clock => Reg:PC_REG.clock
clock => Reg:CIR_REG.clock
readdata[0] => Reg:CIR_REG.D[0]
readdata[0] => Multiplexer:MUX_ALU_A.mux_in[96]
readdata[0] => Multiplexer:MUX_PC_D.mux_in[64]
readdata[0] => Multiplexer:MUX_INST.mux_in[0]
readdata[0] => Multiplexer:MUX_ADDR.mux_in[32]
readdata[1] => Reg:CIR_REG.D[1]
readdata[1] => Multiplexer:MUX_ALU_A.mux_in[97]
readdata[1] => Multiplexer:MUX_PC_D.mux_in[65]
readdata[1] => Multiplexer:MUX_INST.mux_in[1]
readdata[1] => Multiplexer:MUX_ADDR.mux_in[33]
readdata[2] => Reg:CIR_REG.D[2]
readdata[2] => Multiplexer:MUX_ALU_A.mux_in[98]
readdata[2] => Multiplexer:MUX_PC_D.mux_in[66]
readdata[2] => Multiplexer:MUX_INST.mux_in[2]
readdata[2] => Multiplexer:MUX_ADDR.mux_in[34]
readdata[3] => Reg:CIR_REG.D[3]
readdata[3] => Multiplexer:MUX_ALU_A.mux_in[99]
readdata[3] => Multiplexer:MUX_PC_D.mux_in[67]
readdata[3] => Multiplexer:MUX_INST.mux_in[3]
readdata[3] => Multiplexer:MUX_ADDR.mux_in[35]
readdata[4] => Reg:CIR_REG.D[4]
readdata[4] => Multiplexer:MUX_ALU_A.mux_in[100]
readdata[4] => Multiplexer:MUX_PC_D.mux_in[68]
readdata[4] => Multiplexer:MUX_INST.mux_in[4]
readdata[4] => Multiplexer:MUX_ADDR.mux_in[36]
readdata[5] => Reg:CIR_REG.D[5]
readdata[5] => Multiplexer:MUX_ALU_A.mux_in[101]
readdata[5] => Multiplexer:MUX_PC_D.mux_in[69]
readdata[5] => Multiplexer:MUX_INST.mux_in[5]
readdata[5] => Multiplexer:MUX_ADDR.mux_in[37]
readdata[6] => Reg:CIR_REG.D[6]
readdata[6] => Multiplexer:MUX_ALU_A.mux_in[102]
readdata[6] => Multiplexer:MUX_PC_D.mux_in[70]
readdata[6] => Multiplexer:MUX_INST.mux_in[6]
readdata[6] => Multiplexer:MUX_ADDR.mux_in[38]
readdata[7] => Reg:CIR_REG.D[7]
readdata[7] => Multiplexer:MUX_ALU_A.mux_in[103]
readdata[7] => Multiplexer:MUX_PC_D.mux_in[71]
readdata[7] => Multiplexer:MUX_INST.mux_in[7]
readdata[7] => Multiplexer:MUX_ADDR.mux_in[39]
readdata[8] => Reg:CIR_REG.D[8]
readdata[8] => Multiplexer:MUX_ALU_A.mux_in[104]
readdata[8] => Multiplexer:MUX_PC_D.mux_in[72]
readdata[8] => Multiplexer:MUX_INST.mux_in[8]
readdata[8] => Multiplexer:MUX_ADDR.mux_in[40]
readdata[9] => Reg:CIR_REG.D[9]
readdata[9] => Multiplexer:MUX_ALU_A.mux_in[105]
readdata[9] => Multiplexer:MUX_PC_D.mux_in[73]
readdata[9] => Multiplexer:MUX_INST.mux_in[9]
readdata[9] => Multiplexer:MUX_ADDR.mux_in[41]
readdata[10] => Reg:CIR_REG.D[10]
readdata[10] => Multiplexer:MUX_ALU_A.mux_in[106]
readdata[10] => Multiplexer:MUX_PC_D.mux_in[74]
readdata[10] => Multiplexer:MUX_INST.mux_in[10]
readdata[10] => Multiplexer:MUX_ADDR.mux_in[42]
readdata[11] => Reg:CIR_REG.D[11]
readdata[11] => Multiplexer:MUX_ALU_A.mux_in[107]
readdata[11] => Multiplexer:MUX_PC_D.mux_in[75]
readdata[11] => Multiplexer:MUX_INST.mux_in[11]
readdata[11] => Multiplexer:MUX_ADDR.mux_in[43]
readdata[12] => Reg:CIR_REG.D[12]
readdata[12] => Multiplexer:MUX_ALU_A.mux_in[108]
readdata[12] => Multiplexer:MUX_PC_D.mux_in[76]
readdata[12] => Multiplexer:MUX_INST.mux_in[12]
readdata[12] => Multiplexer:MUX_ADDR.mux_in[44]
readdata[13] => Reg:CIR_REG.D[13]
readdata[13] => Multiplexer:MUX_ALU_A.mux_in[109]
readdata[13] => Multiplexer:MUX_PC_D.mux_in[77]
readdata[13] => Multiplexer:MUX_INST.mux_in[13]
readdata[13] => Multiplexer:MUX_ADDR.mux_in[45]
readdata[14] => Reg:CIR_REG.D[14]
readdata[14] => Multiplexer:MUX_ALU_A.mux_in[110]
readdata[14] => Multiplexer:MUX_PC_D.mux_in[78]
readdata[14] => Multiplexer:MUX_INST.mux_in[14]
readdata[14] => Multiplexer:MUX_ADDR.mux_in[46]
readdata[15] => Reg:CIR_REG.D[15]
readdata[15] => Multiplexer:MUX_ALU_A.mux_in[111]
readdata[15] => Multiplexer:MUX_PC_D.mux_in[79]
readdata[15] => Multiplexer:MUX_INST.mux_in[15]
readdata[15] => Multiplexer:MUX_ADDR.mux_in[47]
ds_op[0] => LIFO_Stack:DATA_STACK.op[0]
ds_op[1] => LIFO_Stack:DATA_STACK.op[1]
sel_ds_in => Multiplexer:MUX_DS_IN.sel[0]
ds_pick => Multiplexer:MUX_DS_OFFSET.sel[0]
rs_op[0] => LIFO_Stack:RETURN_STACK.op[0]
rs_op[1] => LIFO_Stack:RETURN_STACK.op[1]
sel_rs_in => Multiplexer:MUX_RS_IN.sel[0]
alu_op[0] => ALU_16:ALU.op[0]
alu_op[1] => ALU_16:ALU.op[1]
alu_op[2] => ALU_16:ALU.op[2]
alu_op[3] => ALU_16:ALU.op[3]
sel_alu_A[0] => Multiplexer:MUX_ALU_A.sel[0]
sel_alu_A[1] => Multiplexer:MUX_ALU_A.sel[1]
sel_alu_A[2] => Multiplexer:MUX_ALU_A.sel[2]
tos_load => Reg:TOS_REG.enable
pc_load => Reg:PC_REG.enable
sel_pc_D[0] => Multiplexer:MUX_PC_D.sel[0]
sel_pc_D[1] => Multiplexer:MUX_PC_D.sel[1]
sel_pc_D[2] => Multiplexer:MUX_PC_D.sel[2]
sel_addr[0] => Multiplexer:MUX_ADDR.sel[0]
sel_addr[1] => Multiplexer:MUX_ADDR.sel[1]
sel_addr[2] => Multiplexer:MUX_ADDR.sel[2]
cir_load => Reg:CIR_REG.enable
sel_inst => Multiplexer:MUX_INST.sel[0]
instruction[0] <= Multiplexer:MUX_INST.mux_out[0]
instruction[1] <= Multiplexer:MUX_INST.mux_out[1]
instruction[2] <= Multiplexer:MUX_INST.mux_out[2]
instruction[3] <= Multiplexer:MUX_INST.mux_out[3]
instruction[4] <= Multiplexer:MUX_INST.mux_out[4]
instruction[5] <= Multiplexer:MUX_INST.mux_out[5]
instruction[6] <= Multiplexer:MUX_INST.mux_out[6]
instruction[7] <= Multiplexer:MUX_INST.mux_out[7]
instruction[8] <= Multiplexer:MUX_INST.mux_out[8]
instruction[9] <= Multiplexer:MUX_INST.mux_out[9]
instruction[10] <= Multiplexer:MUX_INST.mux_out[10]
instruction[11] <= Multiplexer:MUX_INST.mux_out[11]
instruction[12] <= Multiplexer:MUX_INST.mux_out[12]
instruction[13] <= Multiplexer:MUX_INST.mux_out[13]
instruction[14] <= Multiplexer:MUX_INST.mux_out[14]
instruction[15] <= Multiplexer:MUX_INST.mux_out[15]
alu_zero <= ALU_16:ALU.zero
rs_overflow <= LIFO_Stack:RETURN_STACK.overflow
rs_underflow <= LIFO_Stack:RETURN_STACK.underflow
ds_overflow <= LIFO_Stack:DATA_STACK.overflow
ds_underflow <= LIFO_Stack:DATA_STACK.underflow
address[0] <= Multiplexer:MUX_ADDR.mux_out[0]
address[1] <= Multiplexer:MUX_ADDR.mux_out[1]
address[2] <= Multiplexer:MUX_ADDR.mux_out[2]
address[3] <= Multiplexer:MUX_ADDR.mux_out[3]
address[4] <= Multiplexer:MUX_ADDR.mux_out[4]
address[5] <= Multiplexer:MUX_ADDR.mux_out[5]
address[6] <= Multiplexer:MUX_ADDR.mux_out[6]
address[7] <= Multiplexer:MUX_ADDR.mux_out[7]
address[8] <= Multiplexer:MUX_ADDR.mux_out[8]
address[9] <= Multiplexer:MUX_ADDR.mux_out[9]
address[10] <= Multiplexer:MUX_ADDR.mux_out[10]
address[11] <= Multiplexer:MUX_ADDR.mux_out[11]
address[12] <= Multiplexer:MUX_ADDR.mux_out[12]
address[13] <= Multiplexer:MUX_ADDR.mux_out[13]
address[14] <= Multiplexer:MUX_ADDR.mux_out[14]
address[15] <= Multiplexer:MUX_ADDR.mux_out[15]
writedata[0] <= LIFO_Stack:DATA_STACK.stack_out[0]
writedata[1] <= LIFO_Stack:DATA_STACK.stack_out[1]
writedata[2] <= LIFO_Stack:DATA_STACK.stack_out[2]
writedata[3] <= LIFO_Stack:DATA_STACK.stack_out[3]
writedata[4] <= LIFO_Stack:DATA_STACK.stack_out[4]
writedata[5] <= LIFO_Stack:DATA_STACK.stack_out[5]
writedata[6] <= LIFO_Stack:DATA_STACK.stack_out[6]
writedata[7] <= LIFO_Stack:DATA_STACK.stack_out[7]
writedata[8] <= LIFO_Stack:DATA_STACK.stack_out[8]
writedata[9] <= LIFO_Stack:DATA_STACK.stack_out[9]
writedata[10] <= LIFO_Stack:DATA_STACK.stack_out[10]
writedata[11] <= LIFO_Stack:DATA_STACK.stack_out[11]
writedata[12] <= LIFO_Stack:DATA_STACK.stack_out[12]
writedata[13] <= LIFO_Stack:DATA_STACK.stack_out[13]
writedata[14] <= LIFO_Stack:DATA_STACK.stack_out[14]
writedata[15] <= LIFO_Stack:DATA_STACK.stack_out[15]


|DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU
op[0] => Mux0.IN8
op[0] => Mux1.IN4
op[0] => Mux2.IN4
op[0] => Mux3.IN4
op[0] => Mux4.IN4
op[0] => Mux5.IN4
op[0] => Mux6.IN4
op[0] => Mux7.IN4
op[0] => Mux8.IN4
op[0] => Mux9.IN4
op[0] => Mux10.IN4
op[0] => Mux11.IN4
op[0] => Mux12.IN4
op[0] => Mux13.IN4
op[0] => Mux14.IN4
op[0] => Mux15.IN4
op[0] => Mux16.IN5
op[0] => Mux17.IN19
op[1] => Mux0.IN7
op[1] => Mux1.IN3
op[1] => Mux2.IN3
op[1] => Mux3.IN3
op[1] => Mux4.IN3
op[1] => Mux5.IN3
op[1] => Mux6.IN3
op[1] => Mux7.IN3
op[1] => Mux8.IN3
op[1] => Mux9.IN3
op[1] => Mux10.IN3
op[1] => Mux11.IN3
op[1] => Mux12.IN3
op[1] => Mux13.IN3
op[1] => Mux14.IN3
op[1] => Mux15.IN3
op[1] => Mux16.IN4
op[1] => Mux17.IN18
op[2] => Mux0.IN6
op[2] => Mux1.IN2
op[2] => Mux2.IN2
op[2] => Mux3.IN2
op[2] => Mux4.IN2
op[2] => Mux5.IN2
op[2] => Mux6.IN2
op[2] => Mux7.IN2
op[2] => Mux8.IN2
op[2] => Mux9.IN2
op[2] => Mux10.IN2
op[2] => Mux11.IN2
op[2] => Mux12.IN2
op[2] => Mux13.IN2
op[2] => Mux14.IN2
op[2] => Mux15.IN2
op[2] => Mux16.IN3
op[2] => Mux17.IN17
op[3] => Mux0.IN5
op[3] => Mux1.IN1
op[3] => Mux2.IN1
op[3] => Mux3.IN1
op[3] => Mux4.IN1
op[3] => Mux5.IN1
op[3] => Mux6.IN1
op[3] => Mux7.IN1
op[3] => Mux8.IN1
op[3] => Mux9.IN1
op[3] => Mux10.IN1
op[3] => Mux11.IN1
op[3] => Mux12.IN1
op[3] => Mux13.IN1
op[3] => Mux14.IN1
op[3] => Mux15.IN1
op[3] => Mux16.IN2
op[3] => Mux17.IN16
A[0] => Add0.IN15
A[0] => Add1.IN32
A[0] => Equal1.IN30
A[0] => op_xor[0].IN0
A[0] => op_or[0].IN0
A[0] => op_and[0].IN0
A[0] => Mux16.IN8
A[0] => Mux15.IN8
A[0] => Mux8.IN8
A[1] => Add0.IN14
A[1] => Add1.IN31
A[1] => Equal1.IN29
A[1] => op_xor[1].IN0
A[1] => op_or[1].IN0
A[1] => op_and[1].IN0
A[1] => Mux15.IN7
A[1] => Mux14.IN8
A[1] => Mux16.IN7
A[1] => Mux7.IN8
A[2] => Add0.IN13
A[2] => Add1.IN30
A[2] => Equal1.IN28
A[2] => op_xor[2].IN0
A[2] => op_or[2].IN0
A[2] => op_and[2].IN0
A[2] => Mux14.IN7
A[2] => Mux13.IN8
A[2] => Mux15.IN6
A[2] => Mux6.IN8
A[3] => Add0.IN12
A[3] => Add1.IN29
A[3] => Equal1.IN27
A[3] => op_xor[3].IN0
A[3] => op_or[3].IN0
A[3] => op_and[3].IN0
A[3] => Mux13.IN7
A[3] => Mux12.IN8
A[3] => Mux14.IN6
A[3] => Mux5.IN8
A[4] => Add0.IN11
A[4] => Add1.IN28
A[4] => Equal1.IN26
A[4] => op_xor[4].IN0
A[4] => op_or[4].IN0
A[4] => op_and[4].IN0
A[4] => Mux12.IN7
A[4] => Mux11.IN8
A[4] => Mux13.IN6
A[4] => Mux4.IN8
A[5] => Add0.IN10
A[5] => Add1.IN27
A[5] => Equal1.IN25
A[5] => op_xor[5].IN0
A[5] => op_or[5].IN0
A[5] => op_and[5].IN0
A[5] => Mux11.IN7
A[5] => Mux10.IN8
A[5] => Mux12.IN6
A[5] => Mux3.IN8
A[6] => Add0.IN9
A[6] => Add1.IN26
A[6] => Equal1.IN24
A[6] => op_xor[6].IN0
A[6] => op_or[6].IN0
A[6] => op_and[6].IN0
A[6] => Mux10.IN7
A[6] => Mux9.IN7
A[6] => Mux11.IN6
A[6] => Mux2.IN7
A[7] => Add0.IN8
A[7] => Add1.IN25
A[7] => Equal1.IN23
A[7] => op_xor[7].IN0
A[7] => op_or[7].IN0
A[7] => op_and[7].IN0
A[7] => Mux9.IN6
A[7] => Mux8.IN7
A[7] => Mux10.IN6
A[7] => Mux1.IN6
A[8] => Add0.IN7
A[8] => Add1.IN24
A[8] => Equal1.IN22
A[8] => op_xor[8].IN0
A[8] => op_or[8].IN0
A[8] => op_and[8].IN0
A[8] => Mux8.IN6
A[8] => Mux7.IN7
A[8] => Mux9.IN5
A[8] => Mux0.IN9
A[8] => Mux16.IN6
A[9] => Add0.IN6
A[9] => Add1.IN23
A[9] => Equal1.IN21
A[9] => op_xor[9].IN0
A[9] => op_or[9].IN0
A[9] => op_and[9].IN0
A[9] => Mux7.IN6
A[9] => Mux6.IN7
A[9] => Mux8.IN5
A[9] => Mux15.IN5
A[10] => Add0.IN5
A[10] => Add1.IN22
A[10] => Equal1.IN20
A[10] => op_xor[10].IN0
A[10] => op_or[10].IN0
A[10] => op_and[10].IN0
A[10] => Mux6.IN6
A[10] => Mux5.IN7
A[10] => Mux7.IN5
A[10] => Mux14.IN5
A[11] => Add0.IN4
A[11] => Add1.IN21
A[11] => Equal1.IN19
A[11] => op_xor[11].IN0
A[11] => op_or[11].IN0
A[11] => op_and[11].IN0
A[11] => Mux5.IN6
A[11] => Mux4.IN7
A[11] => Mux6.IN5
A[11] => Mux13.IN5
A[12] => Add0.IN3
A[12] => Add1.IN20
A[12] => Equal1.IN18
A[12] => op_xor[12].IN0
A[12] => op_or[12].IN0
A[12] => op_and[12].IN0
A[12] => Mux4.IN6
A[12] => Mux3.IN7
A[12] => Mux5.IN5
A[12] => Mux12.IN5
A[13] => Add0.IN2
A[13] => Add1.IN19
A[13] => Equal1.IN17
A[13] => op_xor[13].IN0
A[13] => op_or[13].IN0
A[13] => op_and[13].IN0
A[13] => Mux3.IN6
A[13] => Mux2.IN6
A[13] => Mux4.IN5
A[13] => Mux11.IN5
A[14] => Add0.IN1
A[14] => Add1.IN18
A[14] => Equal1.IN16
A[14] => op_xor[14].IN0
A[14] => op_or[14].IN0
A[14] => op_and[14].IN0
A[14] => Mux2.IN5
A[14] => Mux1.IN5
A[14] => Mux3.IN5
A[14] => Mux10.IN5
A[15] => A_positive.IN1
A[15] => Mux0.IN16
A[15] => Mux1.IN16
A[15] => Mux2.IN17
A[15] => Mux3.IN18
A[15] => Mux4.IN18
A[15] => Mux5.IN18
A[15] => Mux6.IN18
A[15] => Mux7.IN18
A[15] => Mux8.IN18
A[15] => Mux9.IN17
A[15] => Mux10.IN18
A[15] => Mux11.IN18
A[15] => Mux12.IN18
A[15] => Mux13.IN18
A[15] => Mux14.IN18
A[15] => Mux15.IN18
A[15] => Mux16.IN18
A[15] => Add0.IN33
A[15] => Add0.IN34
A[15] => Add1.IN33
A[15] => Add1.IN34
A[15] => Equal1.IN31
A[15] => op_xor[15].IN0
A[15] => op_or[15].IN0
A[15] => op_and[15].IN0
A[15] => Mux1.IN17
A[15] => Mux0.IN17
A[15] => Mux0.IN18
A[15] => Mux1.IN18
A[15] => Mux2.IN18
A[15] => Mux9.IN18
B[0] => Add0.IN32
B[0] => op_xor[0].IN1
B[0] => op_or[0].IN1
B[0] => op_and[0].IN1
B[0] => Add1.IN17
B[1] => Add0.IN31
B[1] => op_xor[1].IN1
B[1] => op_or[1].IN1
B[1] => op_and[1].IN1
B[1] => Add1.IN16
B[2] => Add0.IN30
B[2] => op_xor[2].IN1
B[2] => op_or[2].IN1
B[2] => op_and[2].IN1
B[2] => Add1.IN15
B[3] => Add0.IN29
B[3] => op_xor[3].IN1
B[3] => op_or[3].IN1
B[3] => op_and[3].IN1
B[3] => Add1.IN14
B[4] => Add0.IN28
B[4] => op_xor[4].IN1
B[4] => op_or[4].IN1
B[4] => op_and[4].IN1
B[4] => Add1.IN13
B[5] => Add0.IN27
B[5] => op_xor[5].IN1
B[5] => op_or[5].IN1
B[5] => op_and[5].IN1
B[5] => Add1.IN12
B[6] => Add0.IN26
B[6] => op_xor[6].IN1
B[6] => op_or[6].IN1
B[6] => op_and[6].IN1
B[6] => Add1.IN11
B[7] => Add0.IN25
B[7] => op_xor[7].IN1
B[7] => op_or[7].IN1
B[7] => op_and[7].IN1
B[7] => Add1.IN10
B[8] => Add0.IN24
B[8] => op_xor[8].IN1
B[8] => op_or[8].IN1
B[8] => op_and[8].IN1
B[8] => Add1.IN9
B[9] => Add0.IN23
B[9] => op_xor[9].IN1
B[9] => op_or[9].IN1
B[9] => op_and[9].IN1
B[9] => Add1.IN8
B[10] => Add0.IN22
B[10] => op_xor[10].IN1
B[10] => op_or[10].IN1
B[10] => op_and[10].IN1
B[10] => Add1.IN7
B[11] => Add0.IN21
B[11] => op_xor[11].IN1
B[11] => op_or[11].IN1
B[11] => op_and[11].IN1
B[11] => Add1.IN6
B[12] => Add0.IN20
B[12] => op_xor[12].IN1
B[12] => op_or[12].IN1
B[12] => op_and[12].IN1
B[12] => Add1.IN5
B[13] => Add0.IN19
B[13] => op_xor[13].IN1
B[13] => op_or[13].IN1
B[13] => op_and[13].IN1
B[13] => Add1.IN4
B[14] => Add0.IN18
B[14] => op_xor[14].IN1
B[14] => op_or[14].IN1
B[14] => op_and[14].IN1
B[14] => Add1.IN3
B[15] => Add0.IN16
B[15] => Add0.IN17
B[15] => op_xor[15].IN1
B[15] => op_or[15].IN1
B[15] => op_and[15].IN1
B[15] => Add1.IN1
B[15] => Add1.IN2
Y[0] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
zero <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
overflow <= Mux17.DB_MAX_OUTPUT_PORT_TYPE


|DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A
sel[0] => Mux0.IN6
sel[0] => Mux1.IN6
sel[0] => Mux2.IN6
sel[0] => Mux3.IN6
sel[0] => Mux4.IN6
sel[0] => Mux5.IN6
sel[0] => Mux6.IN6
sel[0] => Mux7.IN6
sel[0] => Mux8.IN6
sel[0] => Mux9.IN6
sel[0] => Mux10.IN6
sel[0] => Mux11.IN6
sel[0] => Mux12.IN6
sel[0] => Mux13.IN6
sel[0] => Mux14.IN6
sel[0] => Mux15.IN6
sel[1] => Mux0.IN5
sel[1] => Mux1.IN5
sel[1] => Mux2.IN5
sel[1] => Mux3.IN5
sel[1] => Mux4.IN5
sel[1] => Mux5.IN5
sel[1] => Mux6.IN5
sel[1] => Mux7.IN5
sel[1] => Mux8.IN5
sel[1] => Mux9.IN5
sel[1] => Mux10.IN5
sel[1] => Mux11.IN5
sel[1] => Mux12.IN5
sel[1] => Mux13.IN5
sel[1] => Mux14.IN5
sel[1] => Mux15.IN5
sel[2] => Mux0.IN4
sel[2] => Mux1.IN4
sel[2] => Mux2.IN4
sel[2] => Mux3.IN4
sel[2] => Mux4.IN4
sel[2] => Mux5.IN4
sel[2] => Mux6.IN4
sel[2] => Mux7.IN4
sel[2] => Mux8.IN4
sel[2] => Mux9.IN4
sel[2] => Mux10.IN4
sel[2] => Mux11.IN4
sel[2] => Mux12.IN4
sel[2] => Mux13.IN4
sel[2] => Mux14.IN4
sel[2] => Mux15.IN4
mux_in[0] => Mux15.IN119
mux_in[1] => Mux14.IN119
mux_in[2] => Mux13.IN119
mux_in[3] => Mux12.IN119
mux_in[4] => Mux11.IN119
mux_in[5] => Mux10.IN119
mux_in[6] => Mux9.IN119
mux_in[7] => Mux8.IN119
mux_in[8] => Mux7.IN119
mux_in[9] => Mux6.IN119
mux_in[10] => Mux5.IN119
mux_in[11] => Mux4.IN119
mux_in[12] => Mux3.IN119
mux_in[13] => Mux2.IN119
mux_in[14] => Mux1.IN119
mux_in[15] => Mux0.IN119
mux_in[16] => Mux15.IN103
mux_in[17] => Mux14.IN103
mux_in[18] => Mux13.IN103
mux_in[19] => Mux12.IN103
mux_in[20] => Mux11.IN103
mux_in[21] => Mux10.IN103
mux_in[22] => Mux9.IN103
mux_in[23] => Mux8.IN103
mux_in[24] => Mux7.IN103
mux_in[25] => Mux6.IN103
mux_in[26] => Mux5.IN103
mux_in[27] => Mux4.IN103
mux_in[28] => Mux3.IN103
mux_in[29] => Mux2.IN103
mux_in[30] => Mux1.IN103
mux_in[31] => Mux0.IN103
mux_in[32] => Mux15.IN87
mux_in[33] => Mux14.IN87
mux_in[34] => Mux13.IN87
mux_in[35] => Mux12.IN87
mux_in[36] => Mux11.IN87
mux_in[37] => Mux10.IN87
mux_in[38] => Mux9.IN87
mux_in[39] => Mux8.IN87
mux_in[40] => Mux7.IN87
mux_in[41] => Mux6.IN87
mux_in[42] => Mux5.IN87
mux_in[43] => Mux4.IN87
mux_in[44] => Mux3.IN87
mux_in[45] => Mux2.IN87
mux_in[46] => Mux1.IN87
mux_in[47] => Mux0.IN87
mux_in[48] => Mux15.IN71
mux_in[49] => Mux14.IN71
mux_in[50] => Mux13.IN71
mux_in[51] => Mux12.IN71
mux_in[52] => Mux11.IN71
mux_in[53] => Mux10.IN71
mux_in[54] => Mux9.IN71
mux_in[55] => Mux8.IN71
mux_in[56] => Mux7.IN71
mux_in[57] => Mux6.IN71
mux_in[58] => Mux5.IN71
mux_in[59] => Mux4.IN71
mux_in[60] => Mux3.IN71
mux_in[61] => Mux2.IN71
mux_in[62] => Mux1.IN71
mux_in[63] => Mux0.IN71
mux_in[64] => Mux15.IN55
mux_in[65] => Mux14.IN55
mux_in[66] => Mux13.IN55
mux_in[67] => Mux12.IN55
mux_in[68] => Mux11.IN55
mux_in[69] => Mux10.IN55
mux_in[70] => Mux9.IN55
mux_in[71] => Mux8.IN55
mux_in[72] => Mux7.IN55
mux_in[73] => Mux6.IN55
mux_in[74] => Mux5.IN55
mux_in[75] => Mux4.IN55
mux_in[76] => Mux3.IN55
mux_in[77] => Mux2.IN55
mux_in[78] => Mux1.IN55
mux_in[79] => Mux0.IN55
mux_in[80] => Mux15.IN39
mux_in[81] => Mux14.IN39
mux_in[82] => Mux13.IN39
mux_in[83] => Mux12.IN39
mux_in[84] => Mux11.IN39
mux_in[85] => Mux10.IN39
mux_in[86] => Mux9.IN39
mux_in[87] => Mux8.IN39
mux_in[88] => Mux7.IN39
mux_in[89] => Mux6.IN39
mux_in[90] => Mux5.IN39
mux_in[91] => Mux4.IN39
mux_in[92] => Mux3.IN39
mux_in[93] => Mux2.IN39
mux_in[94] => Mux1.IN39
mux_in[95] => Mux0.IN39
mux_in[96] => Mux15.IN23
mux_in[97] => Mux14.IN23
mux_in[98] => Mux13.IN23
mux_in[99] => Mux12.IN23
mux_in[100] => Mux11.IN23
mux_in[101] => Mux10.IN23
mux_in[102] => Mux9.IN23
mux_in[103] => Mux8.IN23
mux_in[104] => Mux7.IN23
mux_in[105] => Mux6.IN23
mux_in[106] => Mux5.IN23
mux_in[107] => Mux4.IN23
mux_in[108] => Mux3.IN23
mux_in[109] => Mux2.IN23
mux_in[110] => Mux1.IN23
mux_in[111] => Mux0.IN23
mux_in[112] => Mux15.IN7
mux_in[113] => Mux14.IN7
mux_in[114] => Mux13.IN7
mux_in[115] => Mux12.IN7
mux_in[116] => Mux11.IN7
mux_in[117] => Mux10.IN7
mux_in[118] => Mux9.IN7
mux_in[119] => Mux8.IN7
mux_in[120] => Mux7.IN7
mux_in[121] => Mux6.IN7
mux_in[122] => Mux5.IN7
mux_in[123] => Mux4.IN7
mux_in[124] => Mux3.IN7
mux_in[125] => Mux2.IN7
mux_in[126] => Mux1.IN7
mux_in[127] => Mux0.IN7
mux_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
mux_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
mux_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
mux_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
mux_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
mux_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
mux_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
mux_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
mux_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG
clock => curr_state[0].CLK
clock => curr_state[1].CLK
clock => curr_state[2].CLK
clock => curr_state[3].CLK
clock => curr_state[4].CLK
clock => curr_state[5].CLK
clock => curr_state[6].CLK
clock => curr_state[7].CLK
clock => curr_state[8].CLK
clock => curr_state[9].CLK
clock => curr_state[10].CLK
clock => curr_state[11].CLK
clock => curr_state[12].CLK
clock => curr_state[13].CLK
clock => curr_state[14].CLK
clock => curr_state[15].CLK
reset => curr_state[0].ACLR
reset => curr_state[1].ACLR
reset => curr_state[2].ACLR
reset => curr_state[3].ACLR
reset => curr_state[4].ACLR
reset => curr_state[5].ACLR
reset => curr_state[6].ACLR
reset => curr_state[7].ACLR
reset => curr_state[8].ACLR
reset => curr_state[9].ACLR
reset => curr_state[10].ACLR
reset => curr_state[11].ACLR
reset => curr_state[12].ACLR
reset => curr_state[13].ACLR
reset => curr_state[14].ACLR
reset => curr_state[15].ACLR
enable => curr_state[15].ENA
enable => curr_state[14].ENA
enable => curr_state[13].ENA
enable => curr_state[12].ENA
enable => curr_state[11].ENA
enable => curr_state[10].ENA
enable => curr_state[9].ENA
enable => curr_state[8].ENA
enable => curr_state[7].ENA
enable => curr_state[6].ENA
enable => curr_state[5].ENA
enable => curr_state[4].ENA
enable => curr_state[3].ENA
enable => curr_state[2].ENA
enable => curr_state[1].ENA
enable => curr_state[0].ENA
D[0] => curr_state[0].DATAIN
D[1] => curr_state[1].DATAIN
D[2] => curr_state[2].DATAIN
D[3] => curr_state[3].DATAIN
D[4] => curr_state[4].DATAIN
D[5] => curr_state[5].DATAIN
D[6] => curr_state[6].DATAIN
D[7] => curr_state[7].DATAIN
D[8] => curr_state[8].DATAIN
D[9] => curr_state[9].DATAIN
D[10] => curr_state[10].DATAIN
D[11] => curr_state[11].DATAIN
D[12] => curr_state[12].DATAIN
D[13] => curr_state[13].DATAIN
D[14] => curr_state[14].DATAIN
D[15] => curr_state[15].DATAIN
Q[0] <= curr_state[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= curr_state[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= curr_state[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= curr_state[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= curr_state[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= curr_state[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= curr_state[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= curr_state[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= curr_state[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= curr_state[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= curr_state[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= curr_state[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= curr_state[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= curr_state[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= curr_state[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= curr_state[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK
clock => onchip_ram:MEMORY.clock
clock => Reg:TOS_POINTER_REG.clock
op[0] => reset_sig.IN0
op[0] => update_tosp.IN0
op[0] => Multiplexer:MUX_ADDR.sel[0]
op[0] => wren_sig.IN0
op[0] => Equal0.IN0
op[0] => Equal3.IN1
op[1] => wren_sig.IN1
op[1] => reset_sig.IN1
op[1] => update_tosp.IN1
op[1] => Multiplexer:MUX_TOSP.sel[0]
op[1] => Multiplexer:MUX_ADDR.sel[1]
op[1] => Equal0.IN1
op[1] => Equal3.IN0
offset[0] => Add2.IN8
offset[1] => Add2.IN7
offset[2] => Add2.IN6
offset[3] => Add2.IN5
offset[4] => Add2.IN4
offset[5] => Add2.IN3
offset[6] => Add2.IN2
offset[7] => Add2.IN1
stack_in[0] => onchip_ram:MEMORY.data[0]
stack_in[1] => onchip_ram:MEMORY.data[1]
stack_in[2] => onchip_ram:MEMORY.data[2]
stack_in[3] => onchip_ram:MEMORY.data[3]
stack_in[4] => onchip_ram:MEMORY.data[4]
stack_in[5] => onchip_ram:MEMORY.data[5]
stack_in[6] => onchip_ram:MEMORY.data[6]
stack_in[7] => onchip_ram:MEMORY.data[7]
stack_in[8] => onchip_ram:MEMORY.data[8]
stack_in[9] => onchip_ram:MEMORY.data[9]
stack_in[10] => onchip_ram:MEMORY.data[10]
stack_in[11] => onchip_ram:MEMORY.data[11]
stack_in[12] => onchip_ram:MEMORY.data[12]
stack_in[13] => onchip_ram:MEMORY.data[13]
stack_in[14] => onchip_ram:MEMORY.data[14]
stack_in[15] => onchip_ram:MEMORY.data[15]
stack_out[0] <= onchip_ram:MEMORY.q[0]
stack_out[1] <= onchip_ram:MEMORY.q[1]
stack_out[2] <= onchip_ram:MEMORY.q[2]
stack_out[3] <= onchip_ram:MEMORY.q[3]
stack_out[4] <= onchip_ram:MEMORY.q[4]
stack_out[5] <= onchip_ram:MEMORY.q[5]
stack_out[6] <= onchip_ram:MEMORY.q[6]
stack_out[7] <= onchip_ram:MEMORY.q[7]
stack_out[8] <= onchip_ram:MEMORY.q[8]
stack_out[9] <= onchip_ram:MEMORY.q[9]
stack_out[10] <= onchip_ram:MEMORY.q[10]
stack_out[11] <= onchip_ram:MEMORY.q[11]
stack_out[12] <= onchip_ram:MEMORY.q[12]
stack_out[13] <= onchip_ram:MEMORY.q[13]
stack_out[14] <= onchip_ram:MEMORY.q[14]
stack_out[15] <= onchip_ram:MEMORY.q[15]
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
underflow <= underflow.DB_MAX_OUTPUT_PORT_TYPE


|DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component
wren_a => altsyncram_vsa1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vsa1:auto_generated.data_a[0]
data_a[1] => altsyncram_vsa1:auto_generated.data_a[1]
data_a[2] => altsyncram_vsa1:auto_generated.data_a[2]
data_a[3] => altsyncram_vsa1:auto_generated.data_a[3]
data_a[4] => altsyncram_vsa1:auto_generated.data_a[4]
data_a[5] => altsyncram_vsa1:auto_generated.data_a[5]
data_a[6] => altsyncram_vsa1:auto_generated.data_a[6]
data_a[7] => altsyncram_vsa1:auto_generated.data_a[7]
data_a[8] => altsyncram_vsa1:auto_generated.data_a[8]
data_a[9] => altsyncram_vsa1:auto_generated.data_a[9]
data_a[10] => altsyncram_vsa1:auto_generated.data_a[10]
data_a[11] => altsyncram_vsa1:auto_generated.data_a[11]
data_a[12] => altsyncram_vsa1:auto_generated.data_a[12]
data_a[13] => altsyncram_vsa1:auto_generated.data_a[13]
data_a[14] => altsyncram_vsa1:auto_generated.data_a[14]
data_a[15] => altsyncram_vsa1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_vsa1:auto_generated.address_a[0]
address_a[1] => altsyncram_vsa1:auto_generated.address_a[1]
address_a[2] => altsyncram_vsa1:auto_generated.address_a[2]
address_a[3] => altsyncram_vsa1:auto_generated.address_a[3]
address_a[4] => altsyncram_vsa1:auto_generated.address_a[4]
address_a[5] => altsyncram_vsa1:auto_generated.address_a[5]
address_a[6] => altsyncram_vsa1:auto_generated.address_a[6]
address_a[7] => altsyncram_vsa1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vsa1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_vsa1:auto_generated.q_a[0]
q_a[1] <= altsyncram_vsa1:auto_generated.q_a[1]
q_a[2] <= altsyncram_vsa1:auto_generated.q_a[2]
q_a[3] <= altsyncram_vsa1:auto_generated.q_a[3]
q_a[4] <= altsyncram_vsa1:auto_generated.q_a[4]
q_a[5] <= altsyncram_vsa1:auto_generated.q_a[5]
q_a[6] <= altsyncram_vsa1:auto_generated.q_a[6]
q_a[7] <= altsyncram_vsa1:auto_generated.q_a[7]
q_a[8] <= altsyncram_vsa1:auto_generated.q_a[8]
q_a[9] <= altsyncram_vsa1:auto_generated.q_a[9]
q_a[10] <= altsyncram_vsa1:auto_generated.q_a[10]
q_a[11] <= altsyncram_vsa1:auto_generated.q_a[11]
q_a[12] <= altsyncram_vsa1:auto_generated.q_a[12]
q_a[13] <= altsyncram_vsa1:auto_generated.q_a[13]
q_a[14] <= altsyncram_vsa1:auto_generated.q_a[14]
q_a[15] <= altsyncram_vsa1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG
clock => curr_state[0].CLK
clock => curr_state[1].CLK
clock => curr_state[2].CLK
clock => curr_state[3].CLK
clock => curr_state[4].CLK
clock => curr_state[5].CLK
clock => curr_state[6].CLK
clock => curr_state[7].CLK
reset => curr_state[0].ACLR
reset => curr_state[1].ACLR
reset => curr_state[2].ACLR
reset => curr_state[3].ACLR
reset => curr_state[4].ACLR
reset => curr_state[5].ACLR
reset => curr_state[6].ACLR
reset => curr_state[7].ACLR
enable => curr_state[7].ENA
enable => curr_state[6].ENA
enable => curr_state[5].ENA
enable => curr_state[4].ENA
enable => curr_state[3].ENA
enable => curr_state[2].ENA
enable => curr_state[1].ENA
enable => curr_state[0].ENA
D[0] => curr_state[0].DATAIN
D[1] => curr_state[1].DATAIN
D[2] => curr_state[2].DATAIN
D[3] => curr_state[3].DATAIN
D[4] => curr_state[4].DATAIN
D[5] => curr_state[5].DATAIN
D[6] => curr_state[6].DATAIN
D[7] => curr_state[7].DATAIN
Q[0] <= curr_state[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= curr_state[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= curr_state[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= curr_state[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= curr_state[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= curr_state[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= curr_state[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= curr_state[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Multiplexer:MUX_TOSP
sel[0] => Mux0.IN3
sel[0] => Mux1.IN3
sel[0] => Mux2.IN3
sel[0] => Mux3.IN3
sel[0] => Mux4.IN3
sel[0] => Mux5.IN3
sel[0] => Mux6.IN3
sel[0] => Mux7.IN3
mux_in[0] => Mux7.IN12
mux_in[1] => Mux6.IN12
mux_in[2] => Mux5.IN12
mux_in[3] => Mux4.IN12
mux_in[4] => Mux3.IN12
mux_in[5] => Mux2.IN12
mux_in[6] => Mux1.IN12
mux_in[7] => Mux0.IN12
mux_in[8] => Mux7.IN4
mux_in[9] => Mux6.IN4
mux_in[10] => Mux5.IN4
mux_in[11] => Mux4.IN4
mux_in[12] => Mux3.IN4
mux_in[13] => Mux2.IN4
mux_in[14] => Mux1.IN4
mux_in[15] => Mux0.IN4
mux_out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Multiplexer:MUX_ADDR
sel[0] => Mux0.IN4
sel[0] => Mux1.IN4
sel[0] => Mux2.IN4
sel[0] => Mux3.IN4
sel[0] => Mux4.IN4
sel[0] => Mux5.IN4
sel[0] => Mux6.IN4
sel[0] => Mux7.IN4
sel[1] => Mux0.IN3
sel[1] => Mux1.IN3
sel[1] => Mux2.IN3
sel[1] => Mux3.IN3
sel[1] => Mux4.IN3
sel[1] => Mux5.IN3
sel[1] => Mux6.IN3
sel[1] => Mux7.IN3
mux_in[0] => Mux7.IN29
mux_in[1] => Mux6.IN29
mux_in[2] => Mux5.IN29
mux_in[3] => Mux4.IN29
mux_in[4] => Mux3.IN29
mux_in[5] => Mux2.IN29
mux_in[6] => Mux1.IN29
mux_in[7] => Mux0.IN29
mux_in[8] => Mux7.IN21
mux_in[9] => Mux6.IN21
mux_in[10] => Mux5.IN21
mux_in[11] => Mux4.IN21
mux_in[12] => Mux3.IN21
mux_in[13] => Mux2.IN21
mux_in[14] => Mux1.IN21
mux_in[15] => Mux0.IN21
mux_in[16] => Mux7.IN13
mux_in[17] => Mux6.IN13
mux_in[18] => Mux5.IN13
mux_in[19] => Mux4.IN13
mux_in[20] => Mux3.IN13
mux_in[21] => Mux2.IN13
mux_in[22] => Mux1.IN13
mux_in[23] => Mux0.IN13
mux_in[24] => Mux7.IN5
mux_in[25] => Mux6.IN5
mux_in[26] => Mux5.IN5
mux_in[27] => Mux4.IN5
mux_in[28] => Mux3.IN5
mux_in[29] => Mux2.IN5
mux_in[30] => Mux1.IN5
mux_in[31] => Mux0.IN5
mux_out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_DS_OFFSET
sel[0] => Mux0.IN3
sel[0] => Mux1.IN3
sel[0] => Mux2.IN3
sel[0] => Mux3.IN3
sel[0] => Mux4.IN3
sel[0] => Mux5.IN3
sel[0] => Mux6.IN3
sel[0] => Mux7.IN3
mux_in[0] => Mux7.IN12
mux_in[1] => Mux6.IN12
mux_in[2] => Mux5.IN12
mux_in[3] => Mux4.IN12
mux_in[4] => Mux3.IN12
mux_in[5] => Mux2.IN12
mux_in[6] => Mux1.IN12
mux_in[7] => Mux0.IN12
mux_in[8] => Mux7.IN4
mux_in[9] => Mux6.IN4
mux_in[10] => Mux5.IN4
mux_in[11] => Mux4.IN4
mux_in[12] => Mux3.IN4
mux_in[13] => Mux2.IN4
mux_in[14] => Mux1.IN4
mux_in[15] => Mux0.IN4
mux_out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_DS_IN
sel[0] => Mux0.IN4
sel[0] => Mux1.IN4
sel[0] => Mux2.IN4
sel[0] => Mux3.IN4
sel[0] => Mux4.IN4
sel[0] => Mux5.IN4
sel[0] => Mux6.IN4
sel[0] => Mux7.IN4
sel[0] => Mux8.IN4
sel[0] => Mux9.IN4
sel[0] => Mux10.IN4
sel[0] => Mux11.IN4
sel[0] => Mux12.IN4
sel[0] => Mux13.IN4
sel[0] => Mux14.IN4
sel[0] => Mux15.IN4
mux_in[0] => Mux15.IN21
mux_in[1] => Mux14.IN21
mux_in[2] => Mux13.IN21
mux_in[3] => Mux12.IN21
mux_in[4] => Mux11.IN21
mux_in[5] => Mux10.IN21
mux_in[6] => Mux9.IN21
mux_in[7] => Mux8.IN21
mux_in[8] => Mux7.IN21
mux_in[9] => Mux6.IN21
mux_in[10] => Mux5.IN21
mux_in[11] => Mux4.IN21
mux_in[12] => Mux3.IN21
mux_in[13] => Mux2.IN21
mux_in[14] => Mux1.IN21
mux_in[15] => Mux0.IN21
mux_in[16] => Mux15.IN5
mux_in[17] => Mux14.IN5
mux_in[18] => Mux13.IN5
mux_in[19] => Mux12.IN5
mux_in[20] => Mux11.IN5
mux_in[21] => Mux10.IN5
mux_in[22] => Mux9.IN5
mux_in[23] => Mux8.IN5
mux_in[24] => Mux7.IN5
mux_in[25] => Mux6.IN5
mux_in[26] => Mux5.IN5
mux_in[27] => Mux4.IN5
mux_in[28] => Mux3.IN5
mux_in[29] => Mux2.IN5
mux_in[30] => Mux1.IN5
mux_in[31] => Mux0.IN5
mux_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
mux_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
mux_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
mux_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
mux_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
mux_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
mux_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
mux_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
mux_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK
clock => onchip_ram:MEMORY.clock
clock => Reg:TOS_POINTER_REG.clock
op[0] => reset_sig.IN0
op[0] => update_tosp.IN0
op[0] => Multiplexer:MUX_ADDR.sel[0]
op[0] => wren_sig.IN0
op[0] => Equal0.IN0
op[0] => Equal3.IN1
op[1] => wren_sig.IN1
op[1] => reset_sig.IN1
op[1] => update_tosp.IN1
op[1] => Multiplexer:MUX_TOSP.sel[0]
op[1] => Multiplexer:MUX_ADDR.sel[1]
op[1] => Equal0.IN1
op[1] => Equal3.IN0
offset[0] => Add2.IN8
offset[1] => Add2.IN7
offset[2] => Add2.IN6
offset[3] => Add2.IN5
offset[4] => Add2.IN4
offset[5] => Add2.IN3
offset[6] => Add2.IN2
offset[7] => Add2.IN1
stack_in[0] => onchip_ram:MEMORY.data[0]
stack_in[1] => onchip_ram:MEMORY.data[1]
stack_in[2] => onchip_ram:MEMORY.data[2]
stack_in[3] => onchip_ram:MEMORY.data[3]
stack_in[4] => onchip_ram:MEMORY.data[4]
stack_in[5] => onchip_ram:MEMORY.data[5]
stack_in[6] => onchip_ram:MEMORY.data[6]
stack_in[7] => onchip_ram:MEMORY.data[7]
stack_in[8] => onchip_ram:MEMORY.data[8]
stack_in[9] => onchip_ram:MEMORY.data[9]
stack_in[10] => onchip_ram:MEMORY.data[10]
stack_in[11] => onchip_ram:MEMORY.data[11]
stack_in[12] => onchip_ram:MEMORY.data[12]
stack_in[13] => onchip_ram:MEMORY.data[13]
stack_in[14] => onchip_ram:MEMORY.data[14]
stack_in[15] => onchip_ram:MEMORY.data[15]
stack_out[0] <= onchip_ram:MEMORY.q[0]
stack_out[1] <= onchip_ram:MEMORY.q[1]
stack_out[2] <= onchip_ram:MEMORY.q[2]
stack_out[3] <= onchip_ram:MEMORY.q[3]
stack_out[4] <= onchip_ram:MEMORY.q[4]
stack_out[5] <= onchip_ram:MEMORY.q[5]
stack_out[6] <= onchip_ram:MEMORY.q[6]
stack_out[7] <= onchip_ram:MEMORY.q[7]
stack_out[8] <= onchip_ram:MEMORY.q[8]
stack_out[9] <= onchip_ram:MEMORY.q[9]
stack_out[10] <= onchip_ram:MEMORY.q[10]
stack_out[11] <= onchip_ram:MEMORY.q[11]
stack_out[12] <= onchip_ram:MEMORY.q[12]
stack_out[13] <= onchip_ram:MEMORY.q[13]
stack_out[14] <= onchip_ram:MEMORY.q[14]
stack_out[15] <= onchip_ram:MEMORY.q[15]
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
underflow <= underflow.DB_MAX_OUTPUT_PORT_TYPE


|DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component
wren_a => altsyncram_vsa1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vsa1:auto_generated.data_a[0]
data_a[1] => altsyncram_vsa1:auto_generated.data_a[1]
data_a[2] => altsyncram_vsa1:auto_generated.data_a[2]
data_a[3] => altsyncram_vsa1:auto_generated.data_a[3]
data_a[4] => altsyncram_vsa1:auto_generated.data_a[4]
data_a[5] => altsyncram_vsa1:auto_generated.data_a[5]
data_a[6] => altsyncram_vsa1:auto_generated.data_a[6]
data_a[7] => altsyncram_vsa1:auto_generated.data_a[7]
data_a[8] => altsyncram_vsa1:auto_generated.data_a[8]
data_a[9] => altsyncram_vsa1:auto_generated.data_a[9]
data_a[10] => altsyncram_vsa1:auto_generated.data_a[10]
data_a[11] => altsyncram_vsa1:auto_generated.data_a[11]
data_a[12] => altsyncram_vsa1:auto_generated.data_a[12]
data_a[13] => altsyncram_vsa1:auto_generated.data_a[13]
data_a[14] => altsyncram_vsa1:auto_generated.data_a[14]
data_a[15] => altsyncram_vsa1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_vsa1:auto_generated.address_a[0]
address_a[1] => altsyncram_vsa1:auto_generated.address_a[1]
address_a[2] => altsyncram_vsa1:auto_generated.address_a[2]
address_a[3] => altsyncram_vsa1:auto_generated.address_a[3]
address_a[4] => altsyncram_vsa1:auto_generated.address_a[4]
address_a[5] => altsyncram_vsa1:auto_generated.address_a[5]
address_a[6] => altsyncram_vsa1:auto_generated.address_a[6]
address_a[7] => altsyncram_vsa1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vsa1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_vsa1:auto_generated.q_a[0]
q_a[1] <= altsyncram_vsa1:auto_generated.q_a[1]
q_a[2] <= altsyncram_vsa1:auto_generated.q_a[2]
q_a[3] <= altsyncram_vsa1:auto_generated.q_a[3]
q_a[4] <= altsyncram_vsa1:auto_generated.q_a[4]
q_a[5] <= altsyncram_vsa1:auto_generated.q_a[5]
q_a[6] <= altsyncram_vsa1:auto_generated.q_a[6]
q_a[7] <= altsyncram_vsa1:auto_generated.q_a[7]
q_a[8] <= altsyncram_vsa1:auto_generated.q_a[8]
q_a[9] <= altsyncram_vsa1:auto_generated.q_a[9]
q_a[10] <= altsyncram_vsa1:auto_generated.q_a[10]
q_a[11] <= altsyncram_vsa1:auto_generated.q_a[11]
q_a[12] <= altsyncram_vsa1:auto_generated.q_a[12]
q_a[13] <= altsyncram_vsa1:auto_generated.q_a[13]
q_a[14] <= altsyncram_vsa1:auto_generated.q_a[14]
q_a[15] <= altsyncram_vsa1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG
clock => curr_state[0].CLK
clock => curr_state[1].CLK
clock => curr_state[2].CLK
clock => curr_state[3].CLK
clock => curr_state[4].CLK
clock => curr_state[5].CLK
clock => curr_state[6].CLK
clock => curr_state[7].CLK
reset => curr_state[0].ACLR
reset => curr_state[1].ACLR
reset => curr_state[2].ACLR
reset => curr_state[3].ACLR
reset => curr_state[4].ACLR
reset => curr_state[5].ACLR
reset => curr_state[6].ACLR
reset => curr_state[7].ACLR
enable => curr_state[7].ENA
enable => curr_state[6].ENA
enable => curr_state[5].ENA
enable => curr_state[4].ENA
enable => curr_state[3].ENA
enable => curr_state[2].ENA
enable => curr_state[1].ENA
enable => curr_state[0].ENA
D[0] => curr_state[0].DATAIN
D[1] => curr_state[1].DATAIN
D[2] => curr_state[2].DATAIN
D[3] => curr_state[3].DATAIN
D[4] => curr_state[4].DATAIN
D[5] => curr_state[5].DATAIN
D[6] => curr_state[6].DATAIN
D[7] => curr_state[7].DATAIN
Q[0] <= curr_state[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= curr_state[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= curr_state[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= curr_state[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= curr_state[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= curr_state[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= curr_state[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= curr_state[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Multiplexer:MUX_TOSP
sel[0] => Mux0.IN3
sel[0] => Mux1.IN3
sel[0] => Mux2.IN3
sel[0] => Mux3.IN3
sel[0] => Mux4.IN3
sel[0] => Mux5.IN3
sel[0] => Mux6.IN3
sel[0] => Mux7.IN3
mux_in[0] => Mux7.IN12
mux_in[1] => Mux6.IN12
mux_in[2] => Mux5.IN12
mux_in[3] => Mux4.IN12
mux_in[4] => Mux3.IN12
mux_in[5] => Mux2.IN12
mux_in[6] => Mux1.IN12
mux_in[7] => Mux0.IN12
mux_in[8] => Mux7.IN4
mux_in[9] => Mux6.IN4
mux_in[10] => Mux5.IN4
mux_in[11] => Mux4.IN4
mux_in[12] => Mux3.IN4
mux_in[13] => Mux2.IN4
mux_in[14] => Mux1.IN4
mux_in[15] => Mux0.IN4
mux_out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Multiplexer:MUX_ADDR
sel[0] => Mux0.IN4
sel[0] => Mux1.IN4
sel[0] => Mux2.IN4
sel[0] => Mux3.IN4
sel[0] => Mux4.IN4
sel[0] => Mux5.IN4
sel[0] => Mux6.IN4
sel[0] => Mux7.IN4
sel[1] => Mux0.IN3
sel[1] => Mux1.IN3
sel[1] => Mux2.IN3
sel[1] => Mux3.IN3
sel[1] => Mux4.IN3
sel[1] => Mux5.IN3
sel[1] => Mux6.IN3
sel[1] => Mux7.IN3
mux_in[0] => Mux7.IN29
mux_in[1] => Mux6.IN29
mux_in[2] => Mux5.IN29
mux_in[3] => Mux4.IN29
mux_in[4] => Mux3.IN29
mux_in[5] => Mux2.IN29
mux_in[6] => Mux1.IN29
mux_in[7] => Mux0.IN29
mux_in[8] => Mux7.IN21
mux_in[9] => Mux6.IN21
mux_in[10] => Mux5.IN21
mux_in[11] => Mux4.IN21
mux_in[12] => Mux3.IN21
mux_in[13] => Mux2.IN21
mux_in[14] => Mux1.IN21
mux_in[15] => Mux0.IN21
mux_in[16] => Mux7.IN13
mux_in[17] => Mux6.IN13
mux_in[18] => Mux5.IN13
mux_in[19] => Mux4.IN13
mux_in[20] => Mux3.IN13
mux_in[21] => Mux2.IN13
mux_in[22] => Mux1.IN13
mux_in[23] => Mux0.IN13
mux_in[24] => Mux7.IN5
mux_in[25] => Mux6.IN5
mux_in[26] => Mux5.IN5
mux_in[27] => Mux4.IN5
mux_in[28] => Mux3.IN5
mux_in[29] => Mux2.IN5
mux_in[30] => Mux1.IN5
mux_in[31] => Mux0.IN5
mux_out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_RS_IN
sel[0] => Mux0.IN4
sel[0] => Mux1.IN4
sel[0] => Mux2.IN4
sel[0] => Mux3.IN4
sel[0] => Mux4.IN4
sel[0] => Mux5.IN4
sel[0] => Mux6.IN4
sel[0] => Mux7.IN4
sel[0] => Mux8.IN4
sel[0] => Mux9.IN4
sel[0] => Mux10.IN4
sel[0] => Mux11.IN4
sel[0] => Mux12.IN4
sel[0] => Mux13.IN4
sel[0] => Mux14.IN4
sel[0] => Mux15.IN4
mux_in[0] => Mux15.IN21
mux_in[1] => Mux14.IN21
mux_in[2] => Mux13.IN21
mux_in[3] => Mux12.IN21
mux_in[4] => Mux11.IN21
mux_in[5] => Mux10.IN21
mux_in[6] => Mux9.IN21
mux_in[7] => Mux8.IN21
mux_in[8] => Mux7.IN21
mux_in[9] => Mux6.IN21
mux_in[10] => Mux5.IN21
mux_in[11] => Mux4.IN21
mux_in[12] => Mux3.IN21
mux_in[13] => Mux2.IN21
mux_in[14] => Mux1.IN21
mux_in[15] => Mux0.IN21
mux_in[16] => Mux15.IN5
mux_in[17] => Mux14.IN5
mux_in[18] => Mux13.IN5
mux_in[19] => Mux12.IN5
mux_in[20] => Mux11.IN5
mux_in[21] => Mux10.IN5
mux_in[22] => Mux9.IN5
mux_in[23] => Mux8.IN5
mux_in[24] => Mux7.IN5
mux_in[25] => Mux6.IN5
mux_in[26] => Mux5.IN5
mux_in[27] => Mux4.IN5
mux_in[28] => Mux3.IN5
mux_in[29] => Mux2.IN5
mux_in[30] => Mux1.IN5
mux_in[31] => Mux0.IN5
mux_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
mux_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
mux_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
mux_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
mux_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
mux_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
mux_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
mux_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
mux_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG
clock => curr_state[0].CLK
clock => curr_state[1].CLK
clock => curr_state[2].CLK
clock => curr_state[3].CLK
clock => curr_state[4].CLK
clock => curr_state[5].CLK
clock => curr_state[6].CLK
clock => curr_state[7].CLK
clock => curr_state[8].CLK
clock => curr_state[9].CLK
clock => curr_state[10].CLK
clock => curr_state[11].CLK
clock => curr_state[12].CLK
clock => curr_state[13].CLK
clock => curr_state[14].CLK
clock => curr_state[15].CLK
reset => curr_state[0].ACLR
reset => curr_state[1].ACLR
reset => curr_state[2].ACLR
reset => curr_state[3].ACLR
reset => curr_state[4].ACLR
reset => curr_state[5].ACLR
reset => curr_state[6].ACLR
reset => curr_state[7].ACLR
reset => curr_state[8].ACLR
reset => curr_state[9].ACLR
reset => curr_state[10].ACLR
reset => curr_state[11].ACLR
reset => curr_state[12].ACLR
reset => curr_state[13].ACLR
reset => curr_state[14].ACLR
reset => curr_state[15].ACLR
enable => curr_state[15].ENA
enable => curr_state[14].ENA
enable => curr_state[13].ENA
enable => curr_state[12].ENA
enable => curr_state[11].ENA
enable => curr_state[10].ENA
enable => curr_state[9].ENA
enable => curr_state[8].ENA
enable => curr_state[7].ENA
enable => curr_state[6].ENA
enable => curr_state[5].ENA
enable => curr_state[4].ENA
enable => curr_state[3].ENA
enable => curr_state[2].ENA
enable => curr_state[1].ENA
enable => curr_state[0].ENA
D[0] => curr_state[0].DATAIN
D[1] => curr_state[1].DATAIN
D[2] => curr_state[2].DATAIN
D[3] => curr_state[3].DATAIN
D[4] => curr_state[4].DATAIN
D[5] => curr_state[5].DATAIN
D[6] => curr_state[6].DATAIN
D[7] => curr_state[7].DATAIN
D[8] => curr_state[8].DATAIN
D[9] => curr_state[9].DATAIN
D[10] => curr_state[10].DATAIN
D[11] => curr_state[11].DATAIN
D[12] => curr_state[12].DATAIN
D[13] => curr_state[13].DATAIN
D[14] => curr_state[14].DATAIN
D[15] => curr_state[15].DATAIN
Q[0] <= curr_state[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= curr_state[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= curr_state[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= curr_state[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= curr_state[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= curr_state[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= curr_state[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= curr_state[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= curr_state[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= curr_state[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= curr_state[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= curr_state[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= curr_state[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= curr_state[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= curr_state[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= curr_state[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_PC_D
sel[0] => Mux0.IN6
sel[0] => Mux1.IN6
sel[0] => Mux2.IN6
sel[0] => Mux3.IN6
sel[0] => Mux4.IN6
sel[0] => Mux5.IN6
sel[0] => Mux6.IN6
sel[0] => Mux7.IN6
sel[0] => Mux8.IN6
sel[0] => Mux9.IN6
sel[0] => Mux10.IN6
sel[0] => Mux11.IN6
sel[0] => Mux12.IN6
sel[0] => Mux13.IN6
sel[0] => Mux14.IN6
sel[0] => Mux15.IN6
sel[1] => Mux0.IN5
sel[1] => Mux1.IN5
sel[1] => Mux2.IN5
sel[1] => Mux3.IN5
sel[1] => Mux4.IN5
sel[1] => Mux5.IN5
sel[1] => Mux6.IN5
sel[1] => Mux7.IN5
sel[1] => Mux8.IN5
sel[1] => Mux9.IN5
sel[1] => Mux10.IN5
sel[1] => Mux11.IN5
sel[1] => Mux12.IN5
sel[1] => Mux13.IN5
sel[1] => Mux14.IN5
sel[1] => Mux15.IN5
sel[2] => Mux0.IN4
sel[2] => Mux1.IN4
sel[2] => Mux2.IN4
sel[2] => Mux3.IN4
sel[2] => Mux4.IN4
sel[2] => Mux5.IN4
sel[2] => Mux6.IN4
sel[2] => Mux7.IN4
sel[2] => Mux8.IN4
sel[2] => Mux9.IN4
sel[2] => Mux10.IN4
sel[2] => Mux11.IN4
sel[2] => Mux12.IN4
sel[2] => Mux13.IN4
sel[2] => Mux14.IN4
sel[2] => Mux15.IN4
mux_in[0] => Mux15.IN119
mux_in[1] => Mux14.IN119
mux_in[2] => Mux13.IN119
mux_in[3] => Mux12.IN119
mux_in[4] => Mux11.IN119
mux_in[5] => Mux10.IN119
mux_in[6] => Mux9.IN119
mux_in[7] => Mux8.IN119
mux_in[8] => Mux7.IN119
mux_in[9] => Mux6.IN119
mux_in[10] => Mux5.IN119
mux_in[11] => Mux4.IN119
mux_in[12] => Mux3.IN119
mux_in[13] => Mux2.IN119
mux_in[14] => Mux1.IN119
mux_in[15] => Mux0.IN119
mux_in[16] => Mux15.IN103
mux_in[17] => Mux14.IN103
mux_in[18] => Mux13.IN103
mux_in[19] => Mux12.IN103
mux_in[20] => Mux11.IN103
mux_in[21] => Mux10.IN103
mux_in[22] => Mux9.IN103
mux_in[23] => Mux8.IN103
mux_in[24] => Mux7.IN103
mux_in[25] => Mux6.IN103
mux_in[26] => Mux5.IN103
mux_in[27] => Mux4.IN103
mux_in[28] => Mux3.IN103
mux_in[29] => Mux2.IN103
mux_in[30] => Mux1.IN103
mux_in[31] => Mux0.IN103
mux_in[32] => Mux15.IN87
mux_in[33] => Mux14.IN87
mux_in[34] => Mux13.IN87
mux_in[35] => Mux12.IN87
mux_in[36] => Mux11.IN87
mux_in[37] => Mux10.IN87
mux_in[38] => Mux9.IN87
mux_in[39] => Mux8.IN87
mux_in[40] => Mux7.IN87
mux_in[41] => Mux6.IN87
mux_in[42] => Mux5.IN87
mux_in[43] => Mux4.IN87
mux_in[44] => Mux3.IN87
mux_in[45] => Mux2.IN87
mux_in[46] => Mux1.IN87
mux_in[47] => Mux0.IN87
mux_in[48] => Mux15.IN71
mux_in[49] => Mux14.IN71
mux_in[50] => Mux13.IN71
mux_in[51] => Mux12.IN71
mux_in[52] => Mux11.IN71
mux_in[53] => Mux10.IN71
mux_in[54] => Mux9.IN71
mux_in[55] => Mux8.IN71
mux_in[56] => Mux7.IN71
mux_in[57] => Mux6.IN71
mux_in[58] => Mux5.IN71
mux_in[59] => Mux4.IN71
mux_in[60] => Mux3.IN71
mux_in[61] => Mux2.IN71
mux_in[62] => Mux1.IN71
mux_in[63] => Mux0.IN71
mux_in[64] => Mux15.IN55
mux_in[65] => Mux14.IN55
mux_in[66] => Mux13.IN55
mux_in[67] => Mux12.IN55
mux_in[68] => Mux11.IN55
mux_in[69] => Mux10.IN55
mux_in[70] => Mux9.IN55
mux_in[71] => Mux8.IN55
mux_in[72] => Mux7.IN55
mux_in[73] => Mux6.IN55
mux_in[74] => Mux5.IN55
mux_in[75] => Mux4.IN55
mux_in[76] => Mux3.IN55
mux_in[77] => Mux2.IN55
mux_in[78] => Mux1.IN55
mux_in[79] => Mux0.IN55
mux_in[80] => Mux15.IN39
mux_in[81] => Mux14.IN39
mux_in[82] => Mux13.IN39
mux_in[83] => Mux12.IN39
mux_in[84] => Mux11.IN39
mux_in[85] => Mux10.IN39
mux_in[86] => Mux9.IN39
mux_in[87] => Mux8.IN39
mux_in[88] => Mux7.IN39
mux_in[89] => Mux6.IN39
mux_in[90] => Mux5.IN39
mux_in[91] => Mux4.IN39
mux_in[92] => Mux3.IN39
mux_in[93] => Mux2.IN39
mux_in[94] => Mux1.IN39
mux_in[95] => Mux0.IN39
mux_in[96] => Mux15.IN23
mux_in[97] => Mux14.IN23
mux_in[98] => Mux13.IN23
mux_in[99] => Mux12.IN23
mux_in[100] => Mux11.IN23
mux_in[101] => Mux10.IN23
mux_in[102] => Mux9.IN23
mux_in[103] => Mux8.IN23
mux_in[104] => Mux7.IN23
mux_in[105] => Mux6.IN23
mux_in[106] => Mux5.IN23
mux_in[107] => Mux4.IN23
mux_in[108] => Mux3.IN23
mux_in[109] => Mux2.IN23
mux_in[110] => Mux1.IN23
mux_in[111] => Mux0.IN23
mux_in[112] => Mux15.IN7
mux_in[113] => Mux14.IN7
mux_in[114] => Mux13.IN7
mux_in[115] => Mux12.IN7
mux_in[116] => Mux11.IN7
mux_in[117] => Mux10.IN7
mux_in[118] => Mux9.IN7
mux_in[119] => Mux8.IN7
mux_in[120] => Mux7.IN7
mux_in[121] => Mux6.IN7
mux_in[122] => Mux5.IN7
mux_in[123] => Mux4.IN7
mux_in[124] => Mux3.IN7
mux_in[125] => Mux2.IN7
mux_in[126] => Mux1.IN7
mux_in[127] => Mux0.IN7
mux_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
mux_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
mux_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
mux_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
mux_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
mux_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
mux_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
mux_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
mux_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG
clock => curr_state[0].CLK
clock => curr_state[1].CLK
clock => curr_state[2].CLK
clock => curr_state[3].CLK
clock => curr_state[4].CLK
clock => curr_state[5].CLK
clock => curr_state[6].CLK
clock => curr_state[7].CLK
clock => curr_state[8].CLK
clock => curr_state[9].CLK
clock => curr_state[10].CLK
clock => curr_state[11].CLK
clock => curr_state[12].CLK
clock => curr_state[13].CLK
clock => curr_state[14].CLK
clock => curr_state[15].CLK
reset => curr_state[0].ACLR
reset => curr_state[1].ACLR
reset => curr_state[2].ACLR
reset => curr_state[3].ACLR
reset => curr_state[4].ACLR
reset => curr_state[5].ACLR
reset => curr_state[6].ACLR
reset => curr_state[7].ACLR
reset => curr_state[8].ACLR
reset => curr_state[9].ACLR
reset => curr_state[10].ACLR
reset => curr_state[11].ACLR
reset => curr_state[12].ACLR
reset => curr_state[13].ACLR
reset => curr_state[14].ACLR
reset => curr_state[15].ACLR
enable => curr_state[15].ENA
enable => curr_state[14].ENA
enable => curr_state[13].ENA
enable => curr_state[12].ENA
enable => curr_state[11].ENA
enable => curr_state[10].ENA
enable => curr_state[9].ENA
enable => curr_state[8].ENA
enable => curr_state[7].ENA
enable => curr_state[6].ENA
enable => curr_state[5].ENA
enable => curr_state[4].ENA
enable => curr_state[3].ENA
enable => curr_state[2].ENA
enable => curr_state[1].ENA
enable => curr_state[0].ENA
D[0] => curr_state[0].DATAIN
D[1] => curr_state[1].DATAIN
D[2] => curr_state[2].DATAIN
D[3] => curr_state[3].DATAIN
D[4] => curr_state[4].DATAIN
D[5] => curr_state[5].DATAIN
D[6] => curr_state[6].DATAIN
D[7] => curr_state[7].DATAIN
D[8] => curr_state[8].DATAIN
D[9] => curr_state[9].DATAIN
D[10] => curr_state[10].DATAIN
D[11] => curr_state[11].DATAIN
D[12] => curr_state[12].DATAIN
D[13] => curr_state[13].DATAIN
D[14] => curr_state[14].DATAIN
D[15] => curr_state[15].DATAIN
Q[0] <= curr_state[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= curr_state[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= curr_state[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= curr_state[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= curr_state[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= curr_state[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= curr_state[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= curr_state[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= curr_state[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= curr_state[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= curr_state[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= curr_state[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= curr_state[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= curr_state[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= curr_state[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= curr_state[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_INST
sel[0] => Mux0.IN4
sel[0] => Mux1.IN4
sel[0] => Mux2.IN4
sel[0] => Mux3.IN4
sel[0] => Mux4.IN4
sel[0] => Mux5.IN4
sel[0] => Mux6.IN4
sel[0] => Mux7.IN4
sel[0] => Mux8.IN4
sel[0] => Mux9.IN4
sel[0] => Mux10.IN4
sel[0] => Mux11.IN4
sel[0] => Mux12.IN4
sel[0] => Mux13.IN4
sel[0] => Mux14.IN4
sel[0] => Mux15.IN4
mux_in[0] => Mux15.IN21
mux_in[1] => Mux14.IN21
mux_in[2] => Mux13.IN21
mux_in[3] => Mux12.IN21
mux_in[4] => Mux11.IN21
mux_in[5] => Mux10.IN21
mux_in[6] => Mux9.IN21
mux_in[7] => Mux8.IN21
mux_in[8] => Mux7.IN21
mux_in[9] => Mux6.IN21
mux_in[10] => Mux5.IN21
mux_in[11] => Mux4.IN21
mux_in[12] => Mux3.IN21
mux_in[13] => Mux2.IN21
mux_in[14] => Mux1.IN21
mux_in[15] => Mux0.IN21
mux_in[16] => Mux15.IN5
mux_in[17] => Mux14.IN5
mux_in[18] => Mux13.IN5
mux_in[19] => Mux12.IN5
mux_in[20] => Mux11.IN5
mux_in[21] => Mux10.IN5
mux_in[22] => Mux9.IN5
mux_in[23] => Mux8.IN5
mux_in[24] => Mux7.IN5
mux_in[25] => Mux6.IN5
mux_in[26] => Mux5.IN5
mux_in[27] => Mux4.IN5
mux_in[28] => Mux3.IN5
mux_in[29] => Mux2.IN5
mux_in[30] => Mux1.IN5
mux_in[31] => Mux0.IN5
mux_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
mux_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
mux_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
mux_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
mux_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
mux_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
mux_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
mux_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
mux_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ADDR
sel[0] => Mux0.IN6
sel[0] => Mux1.IN6
sel[0] => Mux2.IN6
sel[0] => Mux3.IN6
sel[0] => Mux4.IN6
sel[0] => Mux5.IN6
sel[0] => Mux6.IN6
sel[0] => Mux7.IN6
sel[0] => Mux8.IN6
sel[0] => Mux9.IN6
sel[0] => Mux10.IN6
sel[0] => Mux11.IN6
sel[0] => Mux12.IN6
sel[0] => Mux13.IN6
sel[0] => Mux14.IN6
sel[0] => Mux15.IN6
sel[1] => Mux0.IN5
sel[1] => Mux1.IN5
sel[1] => Mux2.IN5
sel[1] => Mux3.IN5
sel[1] => Mux4.IN5
sel[1] => Mux5.IN5
sel[1] => Mux6.IN5
sel[1] => Mux7.IN5
sel[1] => Mux8.IN5
sel[1] => Mux9.IN5
sel[1] => Mux10.IN5
sel[1] => Mux11.IN5
sel[1] => Mux12.IN5
sel[1] => Mux13.IN5
sel[1] => Mux14.IN5
sel[1] => Mux15.IN5
sel[2] => Mux0.IN4
sel[2] => Mux1.IN4
sel[2] => Mux2.IN4
sel[2] => Mux3.IN4
sel[2] => Mux4.IN4
sel[2] => Mux5.IN4
sel[2] => Mux6.IN4
sel[2] => Mux7.IN4
sel[2] => Mux8.IN4
sel[2] => Mux9.IN4
sel[2] => Mux10.IN4
sel[2] => Mux11.IN4
sel[2] => Mux12.IN4
sel[2] => Mux13.IN4
sel[2] => Mux14.IN4
sel[2] => Mux15.IN4
mux_in[0] => Mux15.IN119
mux_in[1] => Mux14.IN119
mux_in[2] => Mux13.IN119
mux_in[3] => Mux12.IN119
mux_in[4] => Mux11.IN119
mux_in[5] => Mux10.IN119
mux_in[6] => Mux9.IN119
mux_in[7] => Mux8.IN119
mux_in[8] => Mux7.IN119
mux_in[9] => Mux6.IN119
mux_in[10] => Mux5.IN119
mux_in[11] => Mux4.IN119
mux_in[12] => Mux3.IN119
mux_in[13] => Mux2.IN119
mux_in[14] => Mux1.IN119
mux_in[15] => Mux0.IN119
mux_in[16] => Mux15.IN103
mux_in[17] => Mux14.IN103
mux_in[18] => Mux13.IN103
mux_in[19] => Mux12.IN103
mux_in[20] => Mux11.IN103
mux_in[21] => Mux10.IN103
mux_in[22] => Mux9.IN103
mux_in[23] => Mux8.IN103
mux_in[24] => Mux7.IN103
mux_in[25] => Mux6.IN103
mux_in[26] => Mux5.IN103
mux_in[27] => Mux4.IN103
mux_in[28] => Mux3.IN103
mux_in[29] => Mux2.IN103
mux_in[30] => Mux1.IN103
mux_in[31] => Mux0.IN103
mux_in[32] => Mux15.IN87
mux_in[33] => Mux14.IN87
mux_in[34] => Mux13.IN87
mux_in[35] => Mux12.IN87
mux_in[36] => Mux11.IN87
mux_in[37] => Mux10.IN87
mux_in[38] => Mux9.IN87
mux_in[39] => Mux8.IN87
mux_in[40] => Mux7.IN87
mux_in[41] => Mux6.IN87
mux_in[42] => Mux5.IN87
mux_in[43] => Mux4.IN87
mux_in[44] => Mux3.IN87
mux_in[45] => Mux2.IN87
mux_in[46] => Mux1.IN87
mux_in[47] => Mux0.IN87
mux_in[48] => Mux15.IN71
mux_in[49] => Mux14.IN71
mux_in[50] => Mux13.IN71
mux_in[51] => Mux12.IN71
mux_in[52] => Mux11.IN71
mux_in[53] => Mux10.IN71
mux_in[54] => Mux9.IN71
mux_in[55] => Mux8.IN71
mux_in[56] => Mux7.IN71
mux_in[57] => Mux6.IN71
mux_in[58] => Mux5.IN71
mux_in[59] => Mux4.IN71
mux_in[60] => Mux3.IN71
mux_in[61] => Mux2.IN71
mux_in[62] => Mux1.IN71
mux_in[63] => Mux0.IN71
mux_in[64] => Mux15.IN55
mux_in[65] => Mux14.IN55
mux_in[66] => Mux13.IN55
mux_in[67] => Mux12.IN55
mux_in[68] => Mux11.IN55
mux_in[69] => Mux10.IN55
mux_in[70] => Mux9.IN55
mux_in[71] => Mux8.IN55
mux_in[72] => Mux7.IN55
mux_in[73] => Mux6.IN55
mux_in[74] => Mux5.IN55
mux_in[75] => Mux4.IN55
mux_in[76] => Mux3.IN55
mux_in[77] => Mux2.IN55
mux_in[78] => Mux1.IN55
mux_in[79] => Mux0.IN55
mux_in[80] => Mux15.IN39
mux_in[81] => Mux14.IN39
mux_in[82] => Mux13.IN39
mux_in[83] => Mux12.IN39
mux_in[84] => Mux11.IN39
mux_in[85] => Mux10.IN39
mux_in[86] => Mux9.IN39
mux_in[87] => Mux8.IN39
mux_in[88] => Mux7.IN39
mux_in[89] => Mux6.IN39
mux_in[90] => Mux5.IN39
mux_in[91] => Mux4.IN39
mux_in[92] => Mux3.IN39
mux_in[93] => Mux2.IN39
mux_in[94] => Mux1.IN39
mux_in[95] => Mux0.IN39
mux_in[96] => Mux15.IN23
mux_in[97] => Mux14.IN23
mux_in[98] => Mux13.IN23
mux_in[99] => Mux12.IN23
mux_in[100] => Mux11.IN23
mux_in[101] => Mux10.IN23
mux_in[102] => Mux9.IN23
mux_in[103] => Mux8.IN23
mux_in[104] => Mux7.IN23
mux_in[105] => Mux6.IN23
mux_in[106] => Mux5.IN23
mux_in[107] => Mux4.IN23
mux_in[108] => Mux3.IN23
mux_in[109] => Mux2.IN23
mux_in[110] => Mux1.IN23
mux_in[111] => Mux0.IN23
mux_in[112] => Mux15.IN7
mux_in[113] => Mux14.IN7
mux_in[114] => Mux13.IN7
mux_in[115] => Mux12.IN7
mux_in[116] => Mux11.IN7
mux_in[117] => Mux10.IN7
mux_in[118] => Mux9.IN7
mux_in[119] => Mux8.IN7
mux_in[120] => Mux7.IN7
mux_in[121] => Mux6.IN7
mux_in[122] => Mux5.IN7
mux_in[123] => Mux4.IN7
mux_in[124] => Mux3.IN7
mux_in[125] => Mux2.IN7
mux_in[126] => Mux1.IN7
mux_in[127] => Mux0.IN7
mux_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
mux_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
mux_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
mux_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
mux_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
mux_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
mux_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
mux_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
mux_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE2|S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|DE2|S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component
wren_a => altsyncram_l1b1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_l1b1:auto_generated.data_a[0]
data_a[1] => altsyncram_l1b1:auto_generated.data_a[1]
data_a[2] => altsyncram_l1b1:auto_generated.data_a[2]
data_a[3] => altsyncram_l1b1:auto_generated.data_a[3]
data_a[4] => altsyncram_l1b1:auto_generated.data_a[4]
data_a[5] => altsyncram_l1b1:auto_generated.data_a[5]
data_a[6] => altsyncram_l1b1:auto_generated.data_a[6]
data_a[7] => altsyncram_l1b1:auto_generated.data_a[7]
data_a[8] => altsyncram_l1b1:auto_generated.data_a[8]
data_a[9] => altsyncram_l1b1:auto_generated.data_a[9]
data_a[10] => altsyncram_l1b1:auto_generated.data_a[10]
data_a[11] => altsyncram_l1b1:auto_generated.data_a[11]
data_a[12] => altsyncram_l1b1:auto_generated.data_a[12]
data_a[13] => altsyncram_l1b1:auto_generated.data_a[13]
data_a[14] => altsyncram_l1b1:auto_generated.data_a[14]
data_a[15] => altsyncram_l1b1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_l1b1:auto_generated.address_a[0]
address_a[1] => altsyncram_l1b1:auto_generated.address_a[1]
address_a[2] => altsyncram_l1b1:auto_generated.address_a[2]
address_a[3] => altsyncram_l1b1:auto_generated.address_a[3]
address_a[4] => altsyncram_l1b1:auto_generated.address_a[4]
address_a[5] => altsyncram_l1b1:auto_generated.address_a[5]
address_a[6] => altsyncram_l1b1:auto_generated.address_a[6]
address_a[7] => altsyncram_l1b1:auto_generated.address_a[7]
address_a[8] => altsyncram_l1b1:auto_generated.address_a[8]
address_a[9] => altsyncram_l1b1:auto_generated.address_a[9]
address_a[10] => altsyncram_l1b1:auto_generated.address_a[10]
address_a[11] => altsyncram_l1b1:auto_generated.address_a[11]
address_a[12] => altsyncram_l1b1:auto_generated.address_a[12]
address_a[13] => altsyncram_l1b1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_l1b1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_l1b1:auto_generated.q_a[0]
q_a[1] <= altsyncram_l1b1:auto_generated.q_a[1]
q_a[2] <= altsyncram_l1b1:auto_generated.q_a[2]
q_a[3] <= altsyncram_l1b1:auto_generated.q_a[3]
q_a[4] <= altsyncram_l1b1:auto_generated.q_a[4]
q_a[5] <= altsyncram_l1b1:auto_generated.q_a[5]
q_a[6] <= altsyncram_l1b1:auto_generated.q_a[6]
q_a[7] <= altsyncram_l1b1:auto_generated.q_a[7]
q_a[8] <= altsyncram_l1b1:auto_generated.q_a[8]
q_a[9] <= altsyncram_l1b1:auto_generated.q_a[9]
q_a[10] <= altsyncram_l1b1:auto_generated.q_a[10]
q_a[11] <= altsyncram_l1b1:auto_generated.q_a[11]
q_a[12] <= altsyncram_l1b1:auto_generated.q_a[12]
q_a[13] <= altsyncram_l1b1:auto_generated.q_a[13]
q_a[14] <= altsyncram_l1b1:auto_generated.q_a[14]
q_a[15] <= altsyncram_l1b1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2|S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_4oa:decode3.data[0]
address_a[12] => decode_4oa:deep_decode.data[0]
address_a[13] => address_reg_a[1].DATAIN
address_a[13] => decode_4oa:decode3.data[1]
address_a[13] => decode_4oa:deep_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[6] => ram_block1a54.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[7] => ram_block1a55.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a24.PORTADATAIN
data_a[8] => ram_block1a40.PORTADATAIN
data_a[8] => ram_block1a56.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a25.PORTADATAIN
data_a[9] => ram_block1a41.PORTADATAIN
data_a[9] => ram_block1a57.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a26.PORTADATAIN
data_a[10] => ram_block1a42.PORTADATAIN
data_a[10] => ram_block1a58.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a27.PORTADATAIN
data_a[11] => ram_block1a43.PORTADATAIN
data_a[11] => ram_block1a59.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a28.PORTADATAIN
data_a[12] => ram_block1a44.PORTADATAIN
data_a[12] => ram_block1a60.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a29.PORTADATAIN
data_a[13] => ram_block1a45.PORTADATAIN
data_a[13] => ram_block1a61.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a30.PORTADATAIN
data_a[14] => ram_block1a46.PORTADATAIN
data_a[14] => ram_block1a62.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a31.PORTADATAIN
data_a[15] => ram_block1a47.PORTADATAIN
data_a[15] => ram_block1a63.PORTADATAIN
q_a[0] <= mux_3kb:mux2.result[0]
q_a[1] <= mux_3kb:mux2.result[1]
q_a[2] <= mux_3kb:mux2.result[2]
q_a[3] <= mux_3kb:mux2.result[3]
q_a[4] <= mux_3kb:mux2.result[4]
q_a[5] <= mux_3kb:mux2.result[5]
q_a[6] <= mux_3kb:mux2.result[6]
q_a[7] <= mux_3kb:mux2.result[7]
q_a[8] <= mux_3kb:mux2.result[8]
q_a[9] <= mux_3kb:mux2.result[9]
q_a[10] <= mux_3kb:mux2.result[10]
q_a[11] <= mux_3kb:mux2.result[11]
q_a[12] <= mux_3kb:mux2.result[12]
q_a[13] <= mux_3kb:mux2.result[13]
q_a[14] <= mux_3kb:mux2.result[14]
q_a[15] <= mux_3kb:mux2.result[15]
wren_a => decode_4oa:decode3.enable


|DE2|S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|decode_4oa:decode3
data[0] => w_anode421w[1].IN0
data[0] => w_anode434w[1].IN1
data[0] => w_anode442w[1].IN0
data[0] => w_anode450w[1].IN1
data[1] => w_anode421w[2].IN0
data[1] => w_anode434w[2].IN0
data[1] => w_anode442w[2].IN1
data[1] => w_anode450w[2].IN1
enable => w_anode421w[1].IN0
enable => w_anode434w[1].IN0
enable => w_anode442w[1].IN0
enable => w_anode450w[1].IN0
eq[0] <= w_anode421w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode434w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode442w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode450w[2].DB_MAX_OUTPUT_PORT_TYPE


|DE2|S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|decode_4oa:deep_decode
data[0] => w_anode421w[1].IN0
data[0] => w_anode434w[1].IN1
data[0] => w_anode442w[1].IN0
data[0] => w_anode450w[1].IN1
data[1] => w_anode421w[2].IN0
data[1] => w_anode434w[2].IN0
data[1] => w_anode442w[2].IN1
data[1] => w_anode450w[2].IN1
enable => w_anode421w[1].IN0
enable => w_anode434w[1].IN0
enable => w_anode442w[1].IN0
enable => w_anode450w[1].IN0
eq[0] <= w_anode421w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode434w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode442w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode450w[2].DB_MAX_OUTPUT_PORT_TYPE


|DE2|S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|mux_3kb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|DE2|S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|DE2|S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_8ka1:auto_generated.address_a[0]
address_a[1] => altsyncram_8ka1:auto_generated.address_a[1]
address_a[2] => altsyncram_8ka1:auto_generated.address_a[2]
address_a[3] => altsyncram_8ka1:auto_generated.address_a[3]
address_a[4] => altsyncram_8ka1:auto_generated.address_a[4]
address_a[5] => altsyncram_8ka1:auto_generated.address_a[5]
address_a[6] => altsyncram_8ka1:auto_generated.address_a[6]
address_a[7] => altsyncram_8ka1:auto_generated.address_a[7]
address_a[8] => altsyncram_8ka1:auto_generated.address_a[8]
address_a[9] => altsyncram_8ka1:auto_generated.address_a[9]
address_a[10] => altsyncram_8ka1:auto_generated.address_a[10]
address_a[11] => altsyncram_8ka1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8ka1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_8ka1:auto_generated.q_a[0]
q_a[1] <= altsyncram_8ka1:auto_generated.q_a[1]
q_a[2] <= altsyncram_8ka1:auto_generated.q_a[2]
q_a[3] <= altsyncram_8ka1:auto_generated.q_a[3]
q_a[4] <= altsyncram_8ka1:auto_generated.q_a[4]
q_a[5] <= altsyncram_8ka1:auto_generated.q_a[5]
q_a[6] <= altsyncram_8ka1:auto_generated.q_a[6]
q_a[7] <= altsyncram_8ka1:auto_generated.q_a[7]
q_a[8] <= altsyncram_8ka1:auto_generated.q_a[8]
q_a[9] <= altsyncram_8ka1:auto_generated.q_a[9]
q_a[10] <= altsyncram_8ka1:auto_generated.q_a[10]
q_a[11] <= altsyncram_8ka1:auto_generated.q_a[11]
q_a[12] <= altsyncram_8ka1:auto_generated.q_a[12]
q_a[13] <= altsyncram_8ka1:auto_generated.q_a[13]
q_a[14] <= altsyncram_8ka1:auto_generated.q_a[14]
q_a[15] <= altsyncram_8ka1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2|S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated
address_a[0] => altsyncram_gt92:altsyncram1.address_a[0]
address_a[1] => altsyncram_gt92:altsyncram1.address_a[1]
address_a[2] => altsyncram_gt92:altsyncram1.address_a[2]
address_a[3] => altsyncram_gt92:altsyncram1.address_a[3]
address_a[4] => altsyncram_gt92:altsyncram1.address_a[4]
address_a[5] => altsyncram_gt92:altsyncram1.address_a[5]
address_a[6] => altsyncram_gt92:altsyncram1.address_a[6]
address_a[7] => altsyncram_gt92:altsyncram1.address_a[7]
address_a[8] => altsyncram_gt92:altsyncram1.address_a[8]
address_a[9] => altsyncram_gt92:altsyncram1.address_a[9]
address_a[10] => altsyncram_gt92:altsyncram1.address_a[10]
address_a[11] => altsyncram_gt92:altsyncram1.address_a[11]
clock0 => altsyncram_gt92:altsyncram1.clock0
q_a[0] <= altsyncram_gt92:altsyncram1.q_a[0]
q_a[1] <= altsyncram_gt92:altsyncram1.q_a[1]
q_a[2] <= altsyncram_gt92:altsyncram1.q_a[2]
q_a[3] <= altsyncram_gt92:altsyncram1.q_a[3]
q_a[4] <= altsyncram_gt92:altsyncram1.q_a[4]
q_a[5] <= altsyncram_gt92:altsyncram1.q_a[5]
q_a[6] <= altsyncram_gt92:altsyncram1.q_a[6]
q_a[7] <= altsyncram_gt92:altsyncram1.q_a[7]
q_a[8] <= altsyncram_gt92:altsyncram1.q_a[8]
q_a[9] <= altsyncram_gt92:altsyncram1.q_a[9]
q_a[10] <= altsyncram_gt92:altsyncram1.q_a[10]
q_a[11] <= altsyncram_gt92:altsyncram1.q_a[11]
q_a[12] <= altsyncram_gt92:altsyncram1.q_a[12]
q_a[13] <= altsyncram_gt92:altsyncram1.q_a[13]
q_a[14] <= altsyncram_gt92:altsyncram1.q_a[14]
q_a[15] <= altsyncram_gt92:altsyncram1.q_a[15]


|DE2|S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|altsyncram_gt92:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
wren_b => ram_block3a0.PORTBRE
wren_b => ram_block3a1.PORTBRE
wren_b => ram_block3a2.PORTBRE
wren_b => ram_block3a3.PORTBRE
wren_b => ram_block3a4.PORTBRE
wren_b => ram_block3a5.PORTBRE
wren_b => ram_block3a6.PORTBRE
wren_b => ram_block3a7.PORTBRE
wren_b => ram_block3a8.PORTBRE
wren_b => ram_block3a9.PORTBRE
wren_b => ram_block3a10.PORTBRE
wren_b => ram_block3a11.PORTBRE
wren_b => ram_block3a12.PORTBRE
wren_b => ram_block3a13.PORTBRE
wren_b => ram_block3a14.PORTBRE
wren_b => ram_block3a15.PORTBRE


|DE2|S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[4].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_data_reg[8].CLK
raw_tck => ram_rom_data_reg[9].CLK
raw_tck => ram_rom_data_reg[10].CLK
raw_tck => ram_rom_data_reg[11].CLK
raw_tck => ram_rom_data_reg[12].CLK
raw_tck => ram_rom_data_reg[13].CLK
raw_tck => ram_rom_data_reg[14].CLK
raw_tck => ram_rom_data_reg[15].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => ram_rom_addr_reg[8].CLK
raw_tck => ram_rom_addr_reg[9].CLK
raw_tck => ram_rom_addr_reg[10].CLK
raw_tck => ram_rom_addr_reg[11].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[0] => ram_rom_addr_reg[8].ACLR
ir_in[0] => ram_rom_addr_reg[9].ACLR
ir_in[0] => ram_rom_addr_reg[10].ACLR
ir_in[0] => ram_rom_addr_reg[11].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[4].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|DE2|S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_8ka1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2|Reg:STDOUT_REG
clock => curr_state[0].CLK
clock => curr_state[1].CLK
clock => curr_state[2].CLK
clock => curr_state[3].CLK
clock => curr_state[4].CLK
clock => curr_state[5].CLK
clock => curr_state[6].CLK
clock => curr_state[7].CLK
clock => curr_state[8].CLK
clock => curr_state[9].CLK
clock => curr_state[10].CLK
clock => curr_state[11].CLK
clock => curr_state[12].CLK
clock => curr_state[13].CLK
clock => curr_state[14].CLK
clock => curr_state[15].CLK
reset => curr_state[0].ACLR
reset => curr_state[1].ACLR
reset => curr_state[2].ACLR
reset => curr_state[3].ACLR
reset => curr_state[4].ACLR
reset => curr_state[5].ACLR
reset => curr_state[6].ACLR
reset => curr_state[7].ACLR
reset => curr_state[8].ACLR
reset => curr_state[9].ACLR
reset => curr_state[10].ACLR
reset => curr_state[11].ACLR
reset => curr_state[12].ACLR
reset => curr_state[13].ACLR
reset => curr_state[14].ACLR
reset => curr_state[15].ACLR
enable => curr_state[15].ENA
enable => curr_state[14].ENA
enable => curr_state[13].ENA
enable => curr_state[12].ENA
enable => curr_state[11].ENA
enable => curr_state[10].ENA
enable => curr_state[9].ENA
enable => curr_state[8].ENA
enable => curr_state[7].ENA
enable => curr_state[6].ENA
enable => curr_state[5].ENA
enable => curr_state[4].ENA
enable => curr_state[3].ENA
enable => curr_state[2].ENA
enable => curr_state[1].ENA
enable => curr_state[0].ENA
D[0] => curr_state[0].DATAIN
D[1] => curr_state[1].DATAIN
D[2] => curr_state[2].DATAIN
D[3] => curr_state[3].DATAIN
D[4] => curr_state[4].DATAIN
D[5] => curr_state[5].DATAIN
D[6] => curr_state[6].DATAIN
D[7] => curr_state[7].DATAIN
D[8] => curr_state[8].DATAIN
D[9] => curr_state[9].DATAIN
D[10] => curr_state[10].DATAIN
D[11] => curr_state[11].DATAIN
D[12] => curr_state[12].DATAIN
D[13] => curr_state[13].DATAIN
D[14] => curr_state[14].DATAIN
D[15] => curr_state[15].DATAIN
Q[0] <= curr_state[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= curr_state[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= curr_state[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= curr_state[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= curr_state[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= curr_state[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= curr_state[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= curr_state[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= curr_state[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= curr_state[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= curr_state[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= curr_state[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= curr_state[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= curr_state[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= curr_state[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= curr_state[15].DB_MAX_OUTPUT_PORT_TYPE


