INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Games/Verilog/11_sem/FIFO_Arty7/src/enable_signals_organiser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enable_signals_organiser
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Games/Verilog/11_sem/FIFO_Arty7/src/synchr_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enable_signals_organiser
WARNING: [VRFC 10-3609] overwriting previous definition of module 'enable_signals_organiser' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/enable_signals_organiser.v:23]
INFO: [VRFC 10-311] analyzing module synchr_test
