# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 8
attribute \src "dut.sv:2.1-17.10"
attribute \top 1
module \flipflop
  attribute \src "dut.sv:3.18-3.21"
  wire input 1 \clk
  attribute \src "dut.sv:4.18-4.23"
  wire input 2 \rst_n
  attribute \src "dut.sv:5.18-5.19"
  wire input 3 \d
  attribute \src "dut.sv:6.18-6.19"
  wire output 4 \q
  attribute \src "dut.sv:9.5-15.8"
  attribute \always_ff 1
  cell $adff $procdff$7
    parameter \WIDTH 1
    parameter \ARST_POLARITY 0
    parameter \ARST_VALUE 1'0
    parameter \CLK_POLARITY 1'1
    connect \D \d
    connect \Q \q
    connect \ARST \rst_n
    connect \CLK \clk
  end
end
