============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Mar 01 2023  09:41:43 pm
  Module:                 minimips
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Mar 01 2023  09:41:43 pm
  Module:                 minimips
  Interconnect mode:      global
  Area mode:              physical library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Mar 01 2023  09:41:43 pm
  Module:                 minimips
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (3397 ps) Setup Check with Pin U1_pf/pc_interne_reg[31]/clk->sena
          Group: I2C
     Startpoint: (R) ram_ack
          Clock: (R) clock
       Endpoint: (R) U1_pf/pc_interne_reg[31]/sena
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     352                  
     Required Time:=    4648                  
      Launch Clock:-       0                  
       Input Delay:-     200                  
         Data Path:-    1052                  
             Slack:=    3397                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                    (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------
  ram_ack                              (u)     -        R     (arrival)            5 26.5     3     0     200 
  U9_bus_ctrl/mux_stop_all_191_36/g1/z (u)     sel0->z  R     unmapped_bmux3       1  5.3     0   138     338 
  U9_bus_ctrl/mux_stop_all_163_18/g1/z (u)     data1->z R     unmapped_bmux3       1  5.3     0   138     476 
  U9_bus_ctrl/mux_stop_all_157_22/g1/z (u)     data0->z R     unmapped_bmux3       8 42.4     0   199     674 
  U1_pf/ctl_92_30/g1/z                 (u)     in_1->z  R     unmapped_or2         2 10.6     0    70     744 
  U1_pf/ctl_92_30/g2/z                 (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     805 
  U1_pf/ctl_92_30/g7/z                 (u)     in_0->z  F     unmapped_not         1  5.3     0    36     841 
  U1_pf/ctl_92_30/g8/z                 (u)     in_0->z  F     unmapped_and2        1  5.3     0    60     902 
  U1_pf/mux_lock_92_30/g1/z            (u)     sel3->z  F     unmapped_mux10       1  5.3     0   204    1106 
  U1_pf/g73/z                          (u)     in_0->z  R     unmapped_not        32 42.4     0   146    1252 
  U1_pf/pc_interne_reg[31]/sena        -       -        R     unmapped_d_flop     32    -     -     0    1252 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Mar 01 2023  09:41:43 pm
  Module:                 minimips
  Interconnect mode:      global
  Area mode:              physical library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Mar 01 2023  09:41:43 pm
  Module:                 minimips
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-227 ps) Setup Check with Pin U2_ei/EI_it_ok_reg/clk->sena
          Group: C2C
     Startpoint: (R) U2_ei/EI_instr_reg[30]/clk
          Clock: (R) clock
       Endpoint: (R) U2_ei/EI_it_ok_reg/sena
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     352                  
     Required Time:=    4648                  
      Launch Clock:-       0                  
         Data Path:-    4875                  
             Slack:=    -227                  

#----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                       (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------------
  U2_ei/EI_instr_reg[30]/clk              -       -        R     (arrival)         1767    -     0     -       0 
  U2_ei/EI_instr_reg[30]/q                (u)     clk->q   F     unmapped_d_flop      3 15.9     0   274     274 
  U3_di/ctl_EI_instr_227_9/g11/z          (u)     in_0->z  R     unmapped_not         1  5.3     0    36     311 
  U3_di/ctl_EI_instr_227_9/g1/z           (u)     in_1->z  F     unmapped_nand4       2 10.6     0   154     465 
  U3_di/ctl_EI_instr_227_9/g6/z           (u)     in_1->z  R     unmapped_nor2        9 47.7     0   127     592 
  U3_di/ctl_EI_instr_227_9/g10/z          (u)     in_1->z  F     unmapped_nor3        8 42.4     0   150     742 
  U3_di/mux_op_code_227_9/g8/z            (u)     sel3->z  F     unmapped_mux8       12 63.6     0   274    1016 
  U3_di/ctl_247_26/g177/z                 (u)     in_0->z  R     unmapped_not         6 31.8     0    81    1097 
  U3_di/ctl_247_26/g25/z                  (u)     in_2->z  F     unmapped_nand4       9 47.7     0   212    1309 
  U3_di/ctl_247_26/g132/z                 (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113    1422 
  U3_di/mux_instr_247_46/g9/z             (u)     sel43->z R     unmapped_mux104     89 53.0     0   515    1937 
  U3_di/ctl_instr_359_52/g16/z            (u)     in_0->z  F     unmapped_not         3 15.9     0    56    1993 
  U3_di/ctl_instr_359_52/g74/z            (u)     in_1->z  R     unmapped_nor2        2 10.6     0    70    2063 
  U3_di/ctl_instr_359_52/g76/z            (u)     in_0->z  F     unmapped_nand2       4 21.2     0    90    2153 
  U3_di/ctl_instr_359_52/g87/z            (u)     in_0->z  R     unmapped_nor2        1  5.3     0    60    2213 
  U3_di/mux_micro_code[instr]_137_50/g1/z (u)     sel47->z R     unmapped_mux102      1  5.3     0   387    2601 
  U3_di/mux_adr_reg2_261_12/g1/z          (u)     data0->z R     unmapped_bmux3      35 31.8     0   224    2824 
  U6_renvoi/g103/z                        (u)     in_0->z  R     unmapped_xnor2       1  5.3     0   138    2962 
  U6_renvoi/g133/z                        (u)     in_1->z  R     unmapped_and2        1  5.3     0    60    3022 
  U6_renvoi/g136/z                        (u)     in_1->z  R     unmapped_and4        1  5.3     0   145    3167 
  U6_renvoi/mux_dep_r2_139_41/g1/z        (u)     sel0->z  F     unmapped_bmux3       1  5.3     0   138    3305 
  U6_renvoi/mux_dep_r2_138_41/g2/z        (u)     data0->z F     unmapped_bmux3       1  5.3     0   138    3443 
  U6_renvoi/mux_dep_r2_137_41/g2/z        (u)     data0->z F     unmapped_bmux3       1  5.3     0   138    3580 
  U6_renvoi/mux_dep_r2_136_53/g2/z        (u)     data0->z F     unmapped_bmux3      35 31.8     0   224    3804 
  U6_renvoi/g11/z                         (u)     in_0->z  R     unmapped_not         2 10.6     0    46    3850 
  U6_renvoi/g36/z                         (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    3911 
  U6_renvoi/mux_resolution_174_37/g1/z    (u)     sel3->z  F     unmapped_mux8        1  5.3     0   189    4099 
  U6_renvoi/g13/z                         (u)     in_0->z  R     unmapped_not         1  5.3     0    36    4136 
  U6_renvoi/g14/z                         (u)     in_1->z  R     unmapped_or2         3 15.9     0    80    4216 
  U2_ei/g157/z                            (u)     in_0->z  F     unmapped_not         2 10.6     0    46    4262 
  U2_ei/g1/z                              (u)     in_1->z  F     unmapped_and2       34 31.8     0   146    4408 
  U2_ei/g8/z                              (u)     in_0->z  R     unmapped_not         1  5.3     0    36    4444 
  U2_ei/g10/z                             (u)     in_1->z  R     unmapped_and2        2 10.6     0    70    4515 
  U2_ei/g11/z                             (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    4575 
  U2_ei/g12/z                             (u)     in_0->z  R     unmapped_and2        1  5.3     0    60    4636 
  U2_ei/g13/z                             (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    4696 
  U2_ei/g14/z                             (u)     in_0->z  R     unmapped_and2       33 47.7     0   179    4875 
  U2_ei/EI_it_ok_reg/sena                 -       -        R     unmapped_d_flop     33    -     -     0    4875 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Mar 01 2023  09:41:43 pm
  Module:                 minimips
  Interconnect mode:      global
  Area mode:              physical library
============================================================

No paths found

