<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN" "http://www.w3.org/TR/REC-html40/loose.dtd">
<html><body><div id="job">
<h2 id="title-99766401">Sr. Digital IC (PHY) Design Engineer</h2>
<ul class="sosumi">
<li>Job Number: 99766401</li>
<li title="Santa Clara Valley, California, United States">Santa Clara Valley, California, United States</li>
<li>Posted: Jul. 27, 2017</li>
<li>Weekly Hours: 40.00</li>
</ul>
<h3>Job Summary</h3>
<p class="preline">You will be part of a silicon design group responsible for digital baseband logic design in state-of-art wireless ICs. 

</p>
<div class="callout">
<h3>Key Qualifications</h3>
<ul class="square">
<li>The ideal candidate will have 10+ years of ASIC/VLSI design experience and a track record of developing complex ASIC functions in successful products.</li>
<li>▪Excellent logic design experience including high speed deep sub-micron design and power management/techniques for low power design.</li>
<li>▪Experience with DSP hardware implementations including data path and control logic.    </li>
<li>▪Familiarity with design tools for simulation, debugging, synthesis and timing analysis</li>
<li>▪Knowledge of C/C++/systemC and DSP algorithm modeling is a plus. </li>
<li>▪Experience with backend interface, DFT and silicon debug are pluses.</li>
</ul>
</div>
<h3>Description</h3>
<p class="preline">▪RTL implementation of baseband processing modules from spec to tape out. 
▪Micro-architecture design by working with architect and algorithm teams
▪Detailed documentation of the designs 
▪Work with verification team for test plan and function coverage  
▪Design, simulation and synthesis for  PPA(power/performance/area) optimizations 

</p>
<h3>Education</h3>
<p class="preline">BSEE is required. MSEE/Ph.D is preferred
</p>
</div></body></html>
