
TC77.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009170  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004e4  08009370  08009370  00019370  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009854  08009854  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  08009854  08009854  00019854  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800985c  0800985c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800985c  0800985c  0001985c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009860  08009860  00019860  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08009864  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000684  200001e0  08009a44  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000864  08009a44  00020864  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011461  00000000  00000000  0002020e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002483  00000000  00000000  0003166f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dd0  00000000  00000000  00033af8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000cd8  00000000  00000000  000348c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028c19  00000000  00000000  000355a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000108ea  00000000  00000000  0005e1b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f7586  00000000  00000000  0006eaa3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00166029  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004cec  00000000  00000000  0016607c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001e0 	.word	0x200001e0
 800021c:	00000000 	.word	0x00000000
 8000220:	08009358 	.word	0x08009358

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001e4 	.word	0x200001e4
 800023c:	08009358 	.word	0x08009358

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000678:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800067c:	f000 b9ac 	b.w	80009d8 <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f83e 	bl	8000708 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__aeabi_d2lz>:
 8000698:	b508      	push	{r3, lr}
 800069a:	4602      	mov	r2, r0
 800069c:	460b      	mov	r3, r1
 800069e:	ec43 2b17 	vmov	d7, r2, r3
 80006a2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006aa:	d403      	bmi.n	80006b4 <__aeabi_d2lz+0x1c>
 80006ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006b0:	f000 b80a 	b.w	80006c8 <__aeabi_d2ulz>
 80006b4:	eeb1 7b47 	vneg.f64	d7, d7
 80006b8:	ec51 0b17 	vmov	r0, r1, d7
 80006bc:	f000 f804 	bl	80006c8 <__aeabi_d2ulz>
 80006c0:	4240      	negs	r0, r0
 80006c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c6:	bd08      	pop	{r3, pc}

080006c8 <__aeabi_d2ulz>:
 80006c8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80006f8 <__aeabi_d2ulz+0x30>
 80006cc:	ec41 0b17 	vmov	d7, r0, r1
 80006d0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000700 <__aeabi_d2ulz+0x38>
 80006d4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006d8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006dc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80006e0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80006e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80006e8:	ee16 1a10 	vmov	r1, s12
 80006ec:	ee17 0a90 	vmov	r0, s15
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	f3af 8000 	nop.w
 80006f8:	00000000 	.word	0x00000000
 80006fc:	3df00000 	.word	0x3df00000
 8000700:	00000000 	.word	0x00000000
 8000704:	41f00000 	.word	0x41f00000

08000708 <__udivmoddi4>:
 8000708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800070c:	9d08      	ldr	r5, [sp, #32]
 800070e:	4604      	mov	r4, r0
 8000710:	468e      	mov	lr, r1
 8000712:	2b00      	cmp	r3, #0
 8000714:	d14d      	bne.n	80007b2 <__udivmoddi4+0xaa>
 8000716:	428a      	cmp	r2, r1
 8000718:	4694      	mov	ip, r2
 800071a:	d969      	bls.n	80007f0 <__udivmoddi4+0xe8>
 800071c:	fab2 f282 	clz	r2, r2
 8000720:	b152      	cbz	r2, 8000738 <__udivmoddi4+0x30>
 8000722:	fa01 f302 	lsl.w	r3, r1, r2
 8000726:	f1c2 0120 	rsb	r1, r2, #32
 800072a:	fa20 f101 	lsr.w	r1, r0, r1
 800072e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000732:	ea41 0e03 	orr.w	lr, r1, r3
 8000736:	4094      	lsls	r4, r2
 8000738:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800073c:	0c21      	lsrs	r1, r4, #16
 800073e:	fbbe f6f8 	udiv	r6, lr, r8
 8000742:	fa1f f78c 	uxth.w	r7, ip
 8000746:	fb08 e316 	mls	r3, r8, r6, lr
 800074a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800074e:	fb06 f107 	mul.w	r1, r6, r7
 8000752:	4299      	cmp	r1, r3
 8000754:	d90a      	bls.n	800076c <__udivmoddi4+0x64>
 8000756:	eb1c 0303 	adds.w	r3, ip, r3
 800075a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 800075e:	f080 811f 	bcs.w	80009a0 <__udivmoddi4+0x298>
 8000762:	4299      	cmp	r1, r3
 8000764:	f240 811c 	bls.w	80009a0 <__udivmoddi4+0x298>
 8000768:	3e02      	subs	r6, #2
 800076a:	4463      	add	r3, ip
 800076c:	1a5b      	subs	r3, r3, r1
 800076e:	b2a4      	uxth	r4, r4
 8000770:	fbb3 f0f8 	udiv	r0, r3, r8
 8000774:	fb08 3310 	mls	r3, r8, r0, r3
 8000778:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800077c:	fb00 f707 	mul.w	r7, r0, r7
 8000780:	42a7      	cmp	r7, r4
 8000782:	d90a      	bls.n	800079a <__udivmoddi4+0x92>
 8000784:	eb1c 0404 	adds.w	r4, ip, r4
 8000788:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800078c:	f080 810a 	bcs.w	80009a4 <__udivmoddi4+0x29c>
 8000790:	42a7      	cmp	r7, r4
 8000792:	f240 8107 	bls.w	80009a4 <__udivmoddi4+0x29c>
 8000796:	4464      	add	r4, ip
 8000798:	3802      	subs	r0, #2
 800079a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800079e:	1be4      	subs	r4, r4, r7
 80007a0:	2600      	movs	r6, #0
 80007a2:	b11d      	cbz	r5, 80007ac <__udivmoddi4+0xa4>
 80007a4:	40d4      	lsrs	r4, r2
 80007a6:	2300      	movs	r3, #0
 80007a8:	e9c5 4300 	strd	r4, r3, [r5]
 80007ac:	4631      	mov	r1, r6
 80007ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007b2:	428b      	cmp	r3, r1
 80007b4:	d909      	bls.n	80007ca <__udivmoddi4+0xc2>
 80007b6:	2d00      	cmp	r5, #0
 80007b8:	f000 80ef 	beq.w	800099a <__udivmoddi4+0x292>
 80007bc:	2600      	movs	r6, #0
 80007be:	e9c5 0100 	strd	r0, r1, [r5]
 80007c2:	4630      	mov	r0, r6
 80007c4:	4631      	mov	r1, r6
 80007c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ca:	fab3 f683 	clz	r6, r3
 80007ce:	2e00      	cmp	r6, #0
 80007d0:	d14a      	bne.n	8000868 <__udivmoddi4+0x160>
 80007d2:	428b      	cmp	r3, r1
 80007d4:	d302      	bcc.n	80007dc <__udivmoddi4+0xd4>
 80007d6:	4282      	cmp	r2, r0
 80007d8:	f200 80f9 	bhi.w	80009ce <__udivmoddi4+0x2c6>
 80007dc:	1a84      	subs	r4, r0, r2
 80007de:	eb61 0303 	sbc.w	r3, r1, r3
 80007e2:	2001      	movs	r0, #1
 80007e4:	469e      	mov	lr, r3
 80007e6:	2d00      	cmp	r5, #0
 80007e8:	d0e0      	beq.n	80007ac <__udivmoddi4+0xa4>
 80007ea:	e9c5 4e00 	strd	r4, lr, [r5]
 80007ee:	e7dd      	b.n	80007ac <__udivmoddi4+0xa4>
 80007f0:	b902      	cbnz	r2, 80007f4 <__udivmoddi4+0xec>
 80007f2:	deff      	udf	#255	; 0xff
 80007f4:	fab2 f282 	clz	r2, r2
 80007f8:	2a00      	cmp	r2, #0
 80007fa:	f040 8092 	bne.w	8000922 <__udivmoddi4+0x21a>
 80007fe:	eba1 010c 	sub.w	r1, r1, ip
 8000802:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000806:	fa1f fe8c 	uxth.w	lr, ip
 800080a:	2601      	movs	r6, #1
 800080c:	0c20      	lsrs	r0, r4, #16
 800080e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000812:	fb07 1113 	mls	r1, r7, r3, r1
 8000816:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800081a:	fb0e f003 	mul.w	r0, lr, r3
 800081e:	4288      	cmp	r0, r1
 8000820:	d908      	bls.n	8000834 <__udivmoddi4+0x12c>
 8000822:	eb1c 0101 	adds.w	r1, ip, r1
 8000826:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 800082a:	d202      	bcs.n	8000832 <__udivmoddi4+0x12a>
 800082c:	4288      	cmp	r0, r1
 800082e:	f200 80cb 	bhi.w	80009c8 <__udivmoddi4+0x2c0>
 8000832:	4643      	mov	r3, r8
 8000834:	1a09      	subs	r1, r1, r0
 8000836:	b2a4      	uxth	r4, r4
 8000838:	fbb1 f0f7 	udiv	r0, r1, r7
 800083c:	fb07 1110 	mls	r1, r7, r0, r1
 8000840:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000844:	fb0e fe00 	mul.w	lr, lr, r0
 8000848:	45a6      	cmp	lr, r4
 800084a:	d908      	bls.n	800085e <__udivmoddi4+0x156>
 800084c:	eb1c 0404 	adds.w	r4, ip, r4
 8000850:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000854:	d202      	bcs.n	800085c <__udivmoddi4+0x154>
 8000856:	45a6      	cmp	lr, r4
 8000858:	f200 80bb 	bhi.w	80009d2 <__udivmoddi4+0x2ca>
 800085c:	4608      	mov	r0, r1
 800085e:	eba4 040e 	sub.w	r4, r4, lr
 8000862:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000866:	e79c      	b.n	80007a2 <__udivmoddi4+0x9a>
 8000868:	f1c6 0720 	rsb	r7, r6, #32
 800086c:	40b3      	lsls	r3, r6
 800086e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000872:	ea4c 0c03 	orr.w	ip, ip, r3
 8000876:	fa20 f407 	lsr.w	r4, r0, r7
 800087a:	fa01 f306 	lsl.w	r3, r1, r6
 800087e:	431c      	orrs	r4, r3
 8000880:	40f9      	lsrs	r1, r7
 8000882:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000886:	fa00 f306 	lsl.w	r3, r0, r6
 800088a:	fbb1 f8f9 	udiv	r8, r1, r9
 800088e:	0c20      	lsrs	r0, r4, #16
 8000890:	fa1f fe8c 	uxth.w	lr, ip
 8000894:	fb09 1118 	mls	r1, r9, r8, r1
 8000898:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800089c:	fb08 f00e 	mul.w	r0, r8, lr
 80008a0:	4288      	cmp	r0, r1
 80008a2:	fa02 f206 	lsl.w	r2, r2, r6
 80008a6:	d90b      	bls.n	80008c0 <__udivmoddi4+0x1b8>
 80008a8:	eb1c 0101 	adds.w	r1, ip, r1
 80008ac:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80008b0:	f080 8088 	bcs.w	80009c4 <__udivmoddi4+0x2bc>
 80008b4:	4288      	cmp	r0, r1
 80008b6:	f240 8085 	bls.w	80009c4 <__udivmoddi4+0x2bc>
 80008ba:	f1a8 0802 	sub.w	r8, r8, #2
 80008be:	4461      	add	r1, ip
 80008c0:	1a09      	subs	r1, r1, r0
 80008c2:	b2a4      	uxth	r4, r4
 80008c4:	fbb1 f0f9 	udiv	r0, r1, r9
 80008c8:	fb09 1110 	mls	r1, r9, r0, r1
 80008cc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80008d0:	fb00 fe0e 	mul.w	lr, r0, lr
 80008d4:	458e      	cmp	lr, r1
 80008d6:	d908      	bls.n	80008ea <__udivmoddi4+0x1e2>
 80008d8:	eb1c 0101 	adds.w	r1, ip, r1
 80008dc:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80008e0:	d26c      	bcs.n	80009bc <__udivmoddi4+0x2b4>
 80008e2:	458e      	cmp	lr, r1
 80008e4:	d96a      	bls.n	80009bc <__udivmoddi4+0x2b4>
 80008e6:	3802      	subs	r0, #2
 80008e8:	4461      	add	r1, ip
 80008ea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80008ee:	fba0 9402 	umull	r9, r4, r0, r2
 80008f2:	eba1 010e 	sub.w	r1, r1, lr
 80008f6:	42a1      	cmp	r1, r4
 80008f8:	46c8      	mov	r8, r9
 80008fa:	46a6      	mov	lr, r4
 80008fc:	d356      	bcc.n	80009ac <__udivmoddi4+0x2a4>
 80008fe:	d053      	beq.n	80009a8 <__udivmoddi4+0x2a0>
 8000900:	b15d      	cbz	r5, 800091a <__udivmoddi4+0x212>
 8000902:	ebb3 0208 	subs.w	r2, r3, r8
 8000906:	eb61 010e 	sbc.w	r1, r1, lr
 800090a:	fa01 f707 	lsl.w	r7, r1, r7
 800090e:	fa22 f306 	lsr.w	r3, r2, r6
 8000912:	40f1      	lsrs	r1, r6
 8000914:	431f      	orrs	r7, r3
 8000916:	e9c5 7100 	strd	r7, r1, [r5]
 800091a:	2600      	movs	r6, #0
 800091c:	4631      	mov	r1, r6
 800091e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000922:	f1c2 0320 	rsb	r3, r2, #32
 8000926:	40d8      	lsrs	r0, r3
 8000928:	fa0c fc02 	lsl.w	ip, ip, r2
 800092c:	fa21 f303 	lsr.w	r3, r1, r3
 8000930:	4091      	lsls	r1, r2
 8000932:	4301      	orrs	r1, r0
 8000934:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000938:	fa1f fe8c 	uxth.w	lr, ip
 800093c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000940:	fb07 3610 	mls	r6, r7, r0, r3
 8000944:	0c0b      	lsrs	r3, r1, #16
 8000946:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800094a:	fb00 f60e 	mul.w	r6, r0, lr
 800094e:	429e      	cmp	r6, r3
 8000950:	fa04 f402 	lsl.w	r4, r4, r2
 8000954:	d908      	bls.n	8000968 <__udivmoddi4+0x260>
 8000956:	eb1c 0303 	adds.w	r3, ip, r3
 800095a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800095e:	d22f      	bcs.n	80009c0 <__udivmoddi4+0x2b8>
 8000960:	429e      	cmp	r6, r3
 8000962:	d92d      	bls.n	80009c0 <__udivmoddi4+0x2b8>
 8000964:	3802      	subs	r0, #2
 8000966:	4463      	add	r3, ip
 8000968:	1b9b      	subs	r3, r3, r6
 800096a:	b289      	uxth	r1, r1
 800096c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000970:	fb07 3316 	mls	r3, r7, r6, r3
 8000974:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000978:	fb06 f30e 	mul.w	r3, r6, lr
 800097c:	428b      	cmp	r3, r1
 800097e:	d908      	bls.n	8000992 <__udivmoddi4+0x28a>
 8000980:	eb1c 0101 	adds.w	r1, ip, r1
 8000984:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000988:	d216      	bcs.n	80009b8 <__udivmoddi4+0x2b0>
 800098a:	428b      	cmp	r3, r1
 800098c:	d914      	bls.n	80009b8 <__udivmoddi4+0x2b0>
 800098e:	3e02      	subs	r6, #2
 8000990:	4461      	add	r1, ip
 8000992:	1ac9      	subs	r1, r1, r3
 8000994:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000998:	e738      	b.n	800080c <__udivmoddi4+0x104>
 800099a:	462e      	mov	r6, r5
 800099c:	4628      	mov	r0, r5
 800099e:	e705      	b.n	80007ac <__udivmoddi4+0xa4>
 80009a0:	4606      	mov	r6, r0
 80009a2:	e6e3      	b.n	800076c <__udivmoddi4+0x64>
 80009a4:	4618      	mov	r0, r3
 80009a6:	e6f8      	b.n	800079a <__udivmoddi4+0x92>
 80009a8:	454b      	cmp	r3, r9
 80009aa:	d2a9      	bcs.n	8000900 <__udivmoddi4+0x1f8>
 80009ac:	ebb9 0802 	subs.w	r8, r9, r2
 80009b0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80009b4:	3801      	subs	r0, #1
 80009b6:	e7a3      	b.n	8000900 <__udivmoddi4+0x1f8>
 80009b8:	4646      	mov	r6, r8
 80009ba:	e7ea      	b.n	8000992 <__udivmoddi4+0x28a>
 80009bc:	4620      	mov	r0, r4
 80009be:	e794      	b.n	80008ea <__udivmoddi4+0x1e2>
 80009c0:	4640      	mov	r0, r8
 80009c2:	e7d1      	b.n	8000968 <__udivmoddi4+0x260>
 80009c4:	46d0      	mov	r8, sl
 80009c6:	e77b      	b.n	80008c0 <__udivmoddi4+0x1b8>
 80009c8:	3b02      	subs	r3, #2
 80009ca:	4461      	add	r1, ip
 80009cc:	e732      	b.n	8000834 <__udivmoddi4+0x12c>
 80009ce:	4630      	mov	r0, r6
 80009d0:	e709      	b.n	80007e6 <__udivmoddi4+0xde>
 80009d2:	4464      	add	r4, ip
 80009d4:	3802      	subs	r0, #2
 80009d6:	e742      	b.n	800085e <__udivmoddi4+0x156>

080009d8 <__aeabi_idiv0>:
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop
 80009dc:	0000      	movs	r0, r0
	...

080009e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009e6:	f000 fd5e 	bl	80014a6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009ea:	f000 f8b5 	bl	8000b58 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009ee:	f000 f9c1 	bl	8000d74 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80009f2:	f000 f961 	bl	8000cb8 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80009f6:	f000 f98f 	bl	8000d18 <MX_USB_OTG_FS_PCD_Init>
  MX_SPI1_Init();
 80009fa:	f000 f91f 	bl	8000c3c <MX_SPI1_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // SPI
	  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_12, GPIO_PIN_RESET);
 80009fe:	2200      	movs	r2, #0
 8000a00:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a04:	4848      	ldr	r0, [pc, #288]	; (8000b28 <main+0x148>)
 8000a06:	f001 f861 	bl	8001acc <HAL_GPIO_WritePin>
	  HAL_SPI_Receive(&hspi1, spibuf, 2, 100);
 8000a0a:	2364      	movs	r3, #100	; 0x64
 8000a0c:	2202      	movs	r2, #2
 8000a0e:	4947      	ldr	r1, [pc, #284]	; (8000b2c <main+0x14c>)
 8000a10:	4847      	ldr	r0, [pc, #284]	; (8000b30 <main+0x150>)
 8000a12:	f002 fbde 	bl	80031d2 <HAL_SPI_Receive>
	  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_12, GPIO_PIN_SET);
 8000a16:	2201      	movs	r2, #1
 8000a18:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a1c:	4842      	ldr	r0, [pc, #264]	; (8000b28 <main+0x148>)
 8000a1e:	f001 f855 	bl	8001acc <HAL_GPIO_WritePin>

	  // 2 bytes (uint8_t) moved to one word (uint16_t)
	  raw_reading = (spibuf[0] << 8) + spibuf[1];
 8000a22:	4b42      	ldr	r3, [pc, #264]	; (8000b2c <main+0x14c>)
 8000a24:	781b      	ldrb	r3, [r3, #0]
 8000a26:	b29b      	uxth	r3, r3
 8000a28:	021b      	lsls	r3, r3, #8
 8000a2a:	b29a      	uxth	r2, r3
 8000a2c:	4b3f      	ldr	r3, [pc, #252]	; (8000b2c <main+0x14c>)
 8000a2e:	785b      	ldrb	r3, [r3, #1]
 8000a30:	b29b      	uxth	r3, r3
 8000a32:	4413      	add	r3, r2
 8000a34:	b29a      	uxth	r2, r3
 8000a36:	4b3f      	ldr	r3, [pc, #252]	; (8000b34 <main+0x154>)
 8000a38:	801a      	strh	r2, [r3, #0]

	  // Binary values put into char array
	  for(int i=0; i<15; i++){
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	607b      	str	r3, [r7, #4]
 8000a3e:	e017      	b.n	8000a70 <main+0x90>
		  if((raw_reading & (1 << i)) != 0){
 8000a40:	4b3c      	ldr	r3, [pc, #240]	; (8000b34 <main+0x154>)
 8000a42:	881b      	ldrh	r3, [r3, #0]
 8000a44:	461a      	mov	r2, r3
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	fa42 f303 	asr.w	r3, r2, r3
 8000a4c:	f003 0301 	and.w	r3, r3, #1
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d005      	beq.n	8000a60 <main+0x80>
			  binary_reading[i] = 1;
 8000a54:	4a38      	ldr	r2, [pc, #224]	; (8000b38 <main+0x158>)
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	4413      	add	r3, r2
 8000a5a:	2201      	movs	r2, #1
 8000a5c:	701a      	strb	r2, [r3, #0]
 8000a5e:	e004      	b.n	8000a6a <main+0x8a>
		  }
		  else{
			  binary_reading[i] = 0;
 8000a60:	4a35      	ldr	r2, [pc, #212]	; (8000b38 <main+0x158>)
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	4413      	add	r3, r2
 8000a66:	2200      	movs	r2, #0
 8000a68:	701a      	strb	r2, [r3, #0]
	  for(int i=0; i<15; i++){
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	3301      	adds	r3, #1
 8000a6e:	607b      	str	r3, [r7, #4]
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	2b0e      	cmp	r3, #14
 8000a74:	dde4      	ble.n	8000a40 <main+0x60>
		  }
	  }

	  // Remove last 3 unused bits
	  temp_reading = raw_reading >> 3;
 8000a76:	4b2f      	ldr	r3, [pc, #188]	; (8000b34 <main+0x154>)
 8000a78:	881b      	ldrh	r3, [r3, #0]
 8000a7a:	08db      	lsrs	r3, r3, #3
 8000a7c:	b29a      	uxth	r2, r3
 8000a7e:	4b2f      	ldr	r3, [pc, #188]	; (8000b3c <main+0x15c>)
 8000a80:	801a      	strh	r2, [r3, #0]

	  msb = 1 << 15; // 1000 0000 0000 0000
 8000a82:	4b2f      	ldr	r3, [pc, #188]	; (8000b40 <main+0x160>)
 8000a84:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000a88:	801a      	strh	r2, [r3, #0]

	  // Check first sign bit (MSB) and execute proper conversion
	  if(raw_reading & msb){ // If MSB == 1 -> negative temperature
 8000a8a:	4b2a      	ldr	r3, [pc, #168]	; (8000b34 <main+0x154>)
 8000a8c:	881a      	ldrh	r2, [r3, #0]
 8000a8e:	4b2c      	ldr	r3, [pc, #176]	; (8000b40 <main+0x160>)
 8000a90:	881b      	ldrh	r3, [r3, #0]
 8000a92:	4013      	ands	r3, r2
 8000a94:	b29b      	uxth	r3, r3
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d011      	beq.n	8000abe <main+0xde>
		  temp = (temp_reading - 8192) * 0.0625;
 8000a9a:	4b28      	ldr	r3, [pc, #160]	; (8000b3c <main+0x15c>)
 8000a9c:	881b      	ldrh	r3, [r3, #0]
 8000a9e:	f5a3 5300 	sub.w	r3, r3, #8192	; 0x2000
 8000aa2:	ee07 3a90 	vmov	s15, r3
 8000aa6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000aaa:	ed9f 6b1d 	vldr	d6, [pc, #116]	; 8000b20 <main+0x140>
 8000aae:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000ab2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000ab6:	4b23      	ldr	r3, [pc, #140]	; (8000b44 <main+0x164>)
 8000ab8:	edc3 7a00 	vstr	s15, [r3]
 8000abc:	e00e      	b.n	8000adc <main+0xfc>
	  }
	  else{ // If MSB == 0 -> positive temperature
		  temp = temp_reading * 0.0625;
 8000abe:	4b1f      	ldr	r3, [pc, #124]	; (8000b3c <main+0x15c>)
 8000ac0:	881b      	ldrh	r3, [r3, #0]
 8000ac2:	ee07 3a90 	vmov	s15, r3
 8000ac6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000aca:	ed9f 6b15 	vldr	d6, [pc, #84]	; 8000b20 <main+0x140>
 8000ace:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000ad2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000ad6:	4b1b      	ldr	r3, [pc, #108]	; (8000b44 <main+0x164>)
 8000ad8:	edc3 7a00 	vstr	s15, [r3]
	  }

	  // Fill txbuf with text and temperature and send over UART
	  sprintf((char*)txbuf, "Current temperature from TC77: %f\r\n", temp);
 8000adc:	4b19      	ldr	r3, [pc, #100]	; (8000b44 <main+0x164>)
 8000ade:	edd3 7a00 	vldr	s15, [r3]
 8000ae2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000ae6:	ec53 2b17 	vmov	r2, r3, d7
 8000aea:	4917      	ldr	r1, [pc, #92]	; (8000b48 <main+0x168>)
 8000aec:	4817      	ldr	r0, [pc, #92]	; (8000b4c <main+0x16c>)
 8000aee:	f004 ff19 	bl	8005924 <siprintf>
	  HAL_UART_Transmit(&huart3, txbuf, strlen((char*)txbuf), HAL_MAX_DELAY);
 8000af2:	4816      	ldr	r0, [pc, #88]	; (8000b4c <main+0x16c>)
 8000af4:	f7ff fba4 	bl	8000240 <strlen>
 8000af8:	4603      	mov	r3, r0
 8000afa:	b29a      	uxth	r2, r3
 8000afc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000b00:	4912      	ldr	r1, [pc, #72]	; (8000b4c <main+0x16c>)
 8000b02:	4813      	ldr	r0, [pc, #76]	; (8000b50 <main+0x170>)
 8000b04:	f003 f8fa 	bl	8003cfc <HAL_UART_Transmit>

	  // Signalling diode LD2 (Blue)
	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000b08:	2180      	movs	r1, #128	; 0x80
 8000b0a:	4812      	ldr	r0, [pc, #72]	; (8000b54 <main+0x174>)
 8000b0c:	f000 fff7 	bl	8001afe <HAL_GPIO_TogglePin>

	  // Delay preventing errors
	  HAL_Delay(500);
 8000b10:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000b14:	f000 fd24 	bl	8001560 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_12, GPIO_PIN_RESET);
 8000b18:	e771      	b.n	80009fe <main+0x1e>
 8000b1a:	bf00      	nop
 8000b1c:	f3af 8000 	nop.w
 8000b20:	00000000 	.word	0x00000000
 8000b24:	3fb00000 	.word	0x3fb00000
 8000b28:	40021400 	.word	0x40021400
 8000b2c:	200007f0 	.word	0x200007f0
 8000b30:	200001fc 	.word	0x200001fc
 8000b34:	200007f2 	.word	0x200007f2
 8000b38:	2000083c 	.word	0x2000083c
 8000b3c:	200007f4 	.word	0x200007f4
 8000b40:	200007f6 	.word	0x200007f6
 8000b44:	200007f8 	.word	0x200007f8
 8000b48:	08009370 	.word	0x08009370
 8000b4c:	200007fc 	.word	0x200007fc
 8000b50:	20000260 	.word	0x20000260
 8000b54:	40020400 	.word	0x40020400

08000b58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b094      	sub	sp, #80	; 0x50
 8000b5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b5e:	f107 031c 	add.w	r3, r7, #28
 8000b62:	2234      	movs	r2, #52	; 0x34
 8000b64:	2100      	movs	r1, #0
 8000b66:	4618      	mov	r0, r3
 8000b68:	f004 f884 	bl	8004c74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b6c:	f107 0308 	add.w	r3, r7, #8
 8000b70:	2200      	movs	r2, #0
 8000b72:	601a      	str	r2, [r3, #0]
 8000b74:	605a      	str	r2, [r3, #4]
 8000b76:	609a      	str	r2, [r3, #8]
 8000b78:	60da      	str	r2, [r3, #12]
 8000b7a:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000b7c:	f001 f922 	bl	8001dc4 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b80:	4b2c      	ldr	r3, [pc, #176]	; (8000c34 <SystemClock_Config+0xdc>)
 8000b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b84:	4a2b      	ldr	r2, [pc, #172]	; (8000c34 <SystemClock_Config+0xdc>)
 8000b86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b8a:	6413      	str	r3, [r2, #64]	; 0x40
 8000b8c:	4b29      	ldr	r3, [pc, #164]	; (8000c34 <SystemClock_Config+0xdc>)
 8000b8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b94:	607b      	str	r3, [r7, #4]
 8000b96:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000b98:	4b27      	ldr	r3, [pc, #156]	; (8000c38 <SystemClock_Config+0xe0>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000ba0:	4a25      	ldr	r2, [pc, #148]	; (8000c38 <SystemClock_Config+0xe0>)
 8000ba2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ba6:	6013      	str	r3, [r2, #0]
 8000ba8:	4b23      	ldr	r3, [pc, #140]	; (8000c38 <SystemClock_Config+0xe0>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000bb0:	603b      	str	r3, [r7, #0]
 8000bb2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000bb4:	2301      	movs	r3, #1
 8000bb6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000bb8:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000bbc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bbe:	2302      	movs	r3, #2
 8000bc0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000bc2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000bc6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000bc8:	2304      	movs	r3, #4
 8000bca:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000bcc:	2360      	movs	r3, #96	; 0x60
 8000bce:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000bd0:	2302      	movs	r3, #2
 8000bd2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000bd4:	2304      	movs	r3, #4
 8000bd6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000bd8:	2302      	movs	r3, #2
 8000bda:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bdc:	f107 031c 	add.w	r3, r7, #28
 8000be0:	4618      	mov	r0, r3
 8000be2:	f001 f94f 	bl	8001e84 <HAL_RCC_OscConfig>
 8000be6:	4603      	mov	r3, r0
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d001      	beq.n	8000bf0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000bec:	f000 f9ca 	bl	8000f84 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000bf0:	f001 f8f8 	bl	8001de4 <HAL_PWREx_EnableOverDrive>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d001      	beq.n	8000bfe <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000bfa:	f000 f9c3 	bl	8000f84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bfe:	230f      	movs	r3, #15
 8000c00:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c02:	2302      	movs	r3, #2
 8000c04:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c06:	2300      	movs	r3, #0
 8000c08:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c0a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c0e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c10:	2300      	movs	r3, #0
 8000c12:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000c14:	f107 0308 	add.w	r3, r7, #8
 8000c18:	2103      	movs	r1, #3
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f001 fbe0 	bl	80023e0 <HAL_RCC_ClockConfig>
 8000c20:	4603      	mov	r3, r0
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d001      	beq.n	8000c2a <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000c26:	f000 f9ad 	bl	8000f84 <Error_Handler>
  }
}
 8000c2a:	bf00      	nop
 8000c2c:	3750      	adds	r7, #80	; 0x50
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	40023800 	.word	0x40023800
 8000c38:	40007000 	.word	0x40007000

08000c3c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000c40:	4b1b      	ldr	r3, [pc, #108]	; (8000cb0 <MX_SPI1_Init+0x74>)
 8000c42:	4a1c      	ldr	r2, [pc, #112]	; (8000cb4 <MX_SPI1_Init+0x78>)
 8000c44:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000c46:	4b1a      	ldr	r3, [pc, #104]	; (8000cb0 <MX_SPI1_Init+0x74>)
 8000c48:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000c4c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000c4e:	4b18      	ldr	r3, [pc, #96]	; (8000cb0 <MX_SPI1_Init+0x74>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c54:	4b16      	ldr	r3, [pc, #88]	; (8000cb0 <MX_SPI1_Init+0x74>)
 8000c56:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000c5a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c5c:	4b14      	ldr	r3, [pc, #80]	; (8000cb0 <MX_SPI1_Init+0x74>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c62:	4b13      	ldr	r3, [pc, #76]	; (8000cb0 <MX_SPI1_Init+0x74>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000c68:	4b11      	ldr	r3, [pc, #68]	; (8000cb0 <MX_SPI1_Init+0x74>)
 8000c6a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000c6e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000c70:	4b0f      	ldr	r3, [pc, #60]	; (8000cb0 <MX_SPI1_Init+0x74>)
 8000c72:	2218      	movs	r2, #24
 8000c74:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c76:	4b0e      	ldr	r3, [pc, #56]	; (8000cb0 <MX_SPI1_Init+0x74>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c7c:	4b0c      	ldr	r3, [pc, #48]	; (8000cb0 <MX_SPI1_Init+0x74>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c82:	4b0b      	ldr	r3, [pc, #44]	; (8000cb0 <MX_SPI1_Init+0x74>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000c88:	4b09      	ldr	r3, [pc, #36]	; (8000cb0 <MX_SPI1_Init+0x74>)
 8000c8a:	2207      	movs	r2, #7
 8000c8c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000c8e:	4b08      	ldr	r3, [pc, #32]	; (8000cb0 <MX_SPI1_Init+0x74>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000c94:	4b06      	ldr	r3, [pc, #24]	; (8000cb0 <MX_SPI1_Init+0x74>)
 8000c96:	2208      	movs	r2, #8
 8000c98:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000c9a:	4805      	ldr	r0, [pc, #20]	; (8000cb0 <MX_SPI1_Init+0x74>)
 8000c9c:	f002 f9ee 	bl	800307c <HAL_SPI_Init>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d001      	beq.n	8000caa <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000ca6:	f000 f96d 	bl	8000f84 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000caa:	bf00      	nop
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	200001fc 	.word	0x200001fc
 8000cb4:	40013000 	.word	0x40013000

08000cb8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000cbc:	4b14      	ldr	r3, [pc, #80]	; (8000d10 <MX_USART3_UART_Init+0x58>)
 8000cbe:	4a15      	ldr	r2, [pc, #84]	; (8000d14 <MX_USART3_UART_Init+0x5c>)
 8000cc0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000cc2:	4b13      	ldr	r3, [pc, #76]	; (8000d10 <MX_USART3_UART_Init+0x58>)
 8000cc4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000cc8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000cca:	4b11      	ldr	r3, [pc, #68]	; (8000d10 <MX_USART3_UART_Init+0x58>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000cd0:	4b0f      	ldr	r3, [pc, #60]	; (8000d10 <MX_USART3_UART_Init+0x58>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000cd6:	4b0e      	ldr	r3, [pc, #56]	; (8000d10 <MX_USART3_UART_Init+0x58>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000cdc:	4b0c      	ldr	r3, [pc, #48]	; (8000d10 <MX_USART3_UART_Init+0x58>)
 8000cde:	220c      	movs	r2, #12
 8000ce0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ce2:	4b0b      	ldr	r3, [pc, #44]	; (8000d10 <MX_USART3_UART_Init+0x58>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ce8:	4b09      	ldr	r3, [pc, #36]	; (8000d10 <MX_USART3_UART_Init+0x58>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000cee:	4b08      	ldr	r3, [pc, #32]	; (8000d10 <MX_USART3_UART_Init+0x58>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000cf4:	4b06      	ldr	r3, [pc, #24]	; (8000d10 <MX_USART3_UART_Init+0x58>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000cfa:	4805      	ldr	r0, [pc, #20]	; (8000d10 <MX_USART3_UART_Init+0x58>)
 8000cfc:	f002 ffb0 	bl	8003c60 <HAL_UART_Init>
 8000d00:	4603      	mov	r3, r0
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d001      	beq.n	8000d0a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000d06:	f000 f93d 	bl	8000f84 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000d0a:	bf00      	nop
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	20000260 	.word	0x20000260
 8000d14:	40004800 	.word	0x40004800

08000d18 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000d1c:	4b14      	ldr	r3, [pc, #80]	; (8000d70 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d1e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000d22:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000d24:	4b12      	ldr	r3, [pc, #72]	; (8000d70 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d26:	2206      	movs	r2, #6
 8000d28:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000d2a:	4b11      	ldr	r3, [pc, #68]	; (8000d70 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d2c:	2202      	movs	r2, #2
 8000d2e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000d30:	4b0f      	ldr	r3, [pc, #60]	; (8000d70 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000d36:	4b0e      	ldr	r3, [pc, #56]	; (8000d70 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d38:	2202      	movs	r2, #2
 8000d3a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000d3c:	4b0c      	ldr	r3, [pc, #48]	; (8000d70 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d3e:	2201      	movs	r2, #1
 8000d40:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000d42:	4b0b      	ldr	r3, [pc, #44]	; (8000d70 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000d48:	4b09      	ldr	r3, [pc, #36]	; (8000d70 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000d4e:	4b08      	ldr	r3, [pc, #32]	; (8000d70 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d50:	2201      	movs	r2, #1
 8000d52:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000d54:	4b06      	ldr	r3, [pc, #24]	; (8000d70 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000d5a:	4805      	ldr	r0, [pc, #20]	; (8000d70 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d5c:	f000 fee9 	bl	8001b32 <HAL_PCD_Init>
 8000d60:	4603      	mov	r3, r0
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d001      	beq.n	8000d6a <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000d66:	f000 f90d 	bl	8000f84 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000d6a:	bf00      	nop
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	200002e8 	.word	0x200002e8

08000d74 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b08c      	sub	sp, #48	; 0x30
 8000d78:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d7a:	f107 031c 	add.w	r3, r7, #28
 8000d7e:	2200      	movs	r2, #0
 8000d80:	601a      	str	r2, [r3, #0]
 8000d82:	605a      	str	r2, [r3, #4]
 8000d84:	609a      	str	r2, [r3, #8]
 8000d86:	60da      	str	r2, [r3, #12]
 8000d88:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d8a:	4b78      	ldr	r3, [pc, #480]	; (8000f6c <MX_GPIO_Init+0x1f8>)
 8000d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d8e:	4a77      	ldr	r2, [pc, #476]	; (8000f6c <MX_GPIO_Init+0x1f8>)
 8000d90:	f043 0304 	orr.w	r3, r3, #4
 8000d94:	6313      	str	r3, [r2, #48]	; 0x30
 8000d96:	4b75      	ldr	r3, [pc, #468]	; (8000f6c <MX_GPIO_Init+0x1f8>)
 8000d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d9a:	f003 0304 	and.w	r3, r3, #4
 8000d9e:	61bb      	str	r3, [r7, #24]
 8000da0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000da2:	4b72      	ldr	r3, [pc, #456]	; (8000f6c <MX_GPIO_Init+0x1f8>)
 8000da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000da6:	4a71      	ldr	r2, [pc, #452]	; (8000f6c <MX_GPIO_Init+0x1f8>)
 8000da8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000dac:	6313      	str	r3, [r2, #48]	; 0x30
 8000dae:	4b6f      	ldr	r3, [pc, #444]	; (8000f6c <MX_GPIO_Init+0x1f8>)
 8000db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000db2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000db6:	617b      	str	r3, [r7, #20]
 8000db8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dba:	4b6c      	ldr	r3, [pc, #432]	; (8000f6c <MX_GPIO_Init+0x1f8>)
 8000dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dbe:	4a6b      	ldr	r2, [pc, #428]	; (8000f6c <MX_GPIO_Init+0x1f8>)
 8000dc0:	f043 0301 	orr.w	r3, r3, #1
 8000dc4:	6313      	str	r3, [r2, #48]	; 0x30
 8000dc6:	4b69      	ldr	r3, [pc, #420]	; (8000f6c <MX_GPIO_Init+0x1f8>)
 8000dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dca:	f003 0301 	and.w	r3, r3, #1
 8000dce:	613b      	str	r3, [r7, #16]
 8000dd0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dd2:	4b66      	ldr	r3, [pc, #408]	; (8000f6c <MX_GPIO_Init+0x1f8>)
 8000dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dd6:	4a65      	ldr	r2, [pc, #404]	; (8000f6c <MX_GPIO_Init+0x1f8>)
 8000dd8:	f043 0302 	orr.w	r3, r3, #2
 8000ddc:	6313      	str	r3, [r2, #48]	; 0x30
 8000dde:	4b63      	ldr	r3, [pc, #396]	; (8000f6c <MX_GPIO_Init+0x1f8>)
 8000de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000de2:	f003 0302 	and.w	r3, r3, #2
 8000de6:	60fb      	str	r3, [r7, #12]
 8000de8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000dea:	4b60      	ldr	r3, [pc, #384]	; (8000f6c <MX_GPIO_Init+0x1f8>)
 8000dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dee:	4a5f      	ldr	r2, [pc, #380]	; (8000f6c <MX_GPIO_Init+0x1f8>)
 8000df0:	f043 0320 	orr.w	r3, r3, #32
 8000df4:	6313      	str	r3, [r2, #48]	; 0x30
 8000df6:	4b5d      	ldr	r3, [pc, #372]	; (8000f6c <MX_GPIO_Init+0x1f8>)
 8000df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dfa:	f003 0320 	and.w	r3, r3, #32
 8000dfe:	60bb      	str	r3, [r7, #8]
 8000e00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e02:	4b5a      	ldr	r3, [pc, #360]	; (8000f6c <MX_GPIO_Init+0x1f8>)
 8000e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e06:	4a59      	ldr	r2, [pc, #356]	; (8000f6c <MX_GPIO_Init+0x1f8>)
 8000e08:	f043 0308 	orr.w	r3, r3, #8
 8000e0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e0e:	4b57      	ldr	r3, [pc, #348]	; (8000f6c <MX_GPIO_Init+0x1f8>)
 8000e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e12:	f003 0308 	and.w	r3, r3, #8
 8000e16:	607b      	str	r3, [r7, #4]
 8000e18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e1a:	4b54      	ldr	r3, [pc, #336]	; (8000f6c <MX_GPIO_Init+0x1f8>)
 8000e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e1e:	4a53      	ldr	r2, [pc, #332]	; (8000f6c <MX_GPIO_Init+0x1f8>)
 8000e20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000e24:	6313      	str	r3, [r2, #48]	; 0x30
 8000e26:	4b51      	ldr	r3, [pc, #324]	; (8000f6c <MX_GPIO_Init+0x1f8>)
 8000e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000e2e:	603b      	str	r3, [r7, #0]
 8000e30:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000e32:	2200      	movs	r2, #0
 8000e34:	f244 0181 	movw	r1, #16513	; 0x4081
 8000e38:	484d      	ldr	r0, [pc, #308]	; (8000f70 <MX_GPIO_Init+0x1fc>)
 8000e3a:	f000 fe47 	bl	8001acc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8000e3e:	2200      	movs	r2, #0
 8000e40:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e44:	484b      	ldr	r0, [pc, #300]	; (8000f74 <MX_GPIO_Init+0x200>)
 8000e46:	f000 fe41 	bl	8001acc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	2140      	movs	r1, #64	; 0x40
 8000e4e:	484a      	ldr	r0, [pc, #296]	; (8000f78 <MX_GPIO_Init+0x204>)
 8000e50:	f000 fe3c 	bl	8001acc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000e54:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e5a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000e5e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e60:	2300      	movs	r3, #0
 8000e62:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000e64:	f107 031c 	add.w	r3, r7, #28
 8000e68:	4619      	mov	r1, r3
 8000e6a:	4844      	ldr	r0, [pc, #272]	; (8000f7c <MX_GPIO_Init+0x208>)
 8000e6c:	f000 fc82 	bl	8001774 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000e70:	2332      	movs	r3, #50	; 0x32
 8000e72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e74:	2302      	movs	r3, #2
 8000e76:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e7c:	2303      	movs	r3, #3
 8000e7e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e80:	230b      	movs	r3, #11
 8000e82:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e84:	f107 031c 	add.w	r3, r7, #28
 8000e88:	4619      	mov	r1, r3
 8000e8a:	483c      	ldr	r0, [pc, #240]	; (8000f7c <MX_GPIO_Init+0x208>)
 8000e8c:	f000 fc72 	bl	8001774 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000e90:	2386      	movs	r3, #134	; 0x86
 8000e92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e94:	2302      	movs	r3, #2
 8000e96:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e9c:	2303      	movs	r3, #3
 8000e9e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ea0:	230b      	movs	r3, #11
 8000ea2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ea4:	f107 031c 	add.w	r3, r7, #28
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	4835      	ldr	r0, [pc, #212]	; (8000f80 <MX_GPIO_Init+0x20c>)
 8000eac:	f000 fc62 	bl	8001774 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000eb0:	f244 0381 	movw	r3, #16513	; 0x4081
 8000eb4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ec2:	f107 031c 	add.w	r3, r7, #28
 8000ec6:	4619      	mov	r1, r3
 8000ec8:	4829      	ldr	r0, [pc, #164]	; (8000f70 <MX_GPIO_Init+0x1fc>)
 8000eca:	f000 fc53 	bl	8001774 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8000ece:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ed2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ed4:	2301      	movs	r3, #1
 8000ed6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000edc:	2300      	movs	r3, #0
 8000ede:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8000ee0:	f107 031c 	add.w	r3, r7, #28
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	4823      	ldr	r0, [pc, #140]	; (8000f74 <MX_GPIO_Init+0x200>)
 8000ee8:	f000 fc44 	bl	8001774 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000eec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ef0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ef2:	2302      	movs	r3, #2
 8000ef4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000efa:	2303      	movs	r3, #3
 8000efc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000efe:	230b      	movs	r3, #11
 8000f00:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000f02:	f107 031c 	add.w	r3, r7, #28
 8000f06:	4619      	mov	r1, r3
 8000f08:	4819      	ldr	r0, [pc, #100]	; (8000f70 <MX_GPIO_Init+0x1fc>)
 8000f0a:	f000 fc33 	bl	8001774 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000f0e:	2340      	movs	r3, #64	; 0x40
 8000f10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f12:	2301      	movs	r3, #1
 8000f14:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f16:	2300      	movs	r3, #0
 8000f18:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000f1e:	f107 031c 	add.w	r3, r7, #28
 8000f22:	4619      	mov	r1, r3
 8000f24:	4814      	ldr	r0, [pc, #80]	; (8000f78 <MX_GPIO_Init+0x204>)
 8000f26:	f000 fc25 	bl	8001774 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000f2a:	2380      	movs	r3, #128	; 0x80
 8000f2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f32:	2300      	movs	r3, #0
 8000f34:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000f36:	f107 031c 	add.w	r3, r7, #28
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	480e      	ldr	r0, [pc, #56]	; (8000f78 <MX_GPIO_Init+0x204>)
 8000f3e:	f000 fc19 	bl	8001774 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000f42:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000f46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f48:	2302      	movs	r3, #2
 8000f4a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f50:	2303      	movs	r3, #3
 8000f52:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000f54:	230b      	movs	r3, #11
 8000f56:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000f58:	f107 031c 	add.w	r3, r7, #28
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	4806      	ldr	r0, [pc, #24]	; (8000f78 <MX_GPIO_Init+0x204>)
 8000f60:	f000 fc08 	bl	8001774 <HAL_GPIO_Init>

}
 8000f64:	bf00      	nop
 8000f66:	3730      	adds	r7, #48	; 0x30
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	40023800 	.word	0x40023800
 8000f70:	40020400 	.word	0x40020400
 8000f74:	40021400 	.word	0x40021400
 8000f78:	40021800 	.word	0x40021800
 8000f7c:	40020800 	.word	0x40020800
 8000f80:	40020000 	.word	0x40020000

08000f84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f88:	b672      	cpsid	i
}
 8000f8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f8c:	e7fe      	b.n	8000f8c <Error_Handler+0x8>
	...

08000f90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	b083      	sub	sp, #12
 8000f94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000f96:	4b0f      	ldr	r3, [pc, #60]	; (8000fd4 <HAL_MspInit+0x44>)
 8000f98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f9a:	4a0e      	ldr	r2, [pc, #56]	; (8000fd4 <HAL_MspInit+0x44>)
 8000f9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fa0:	6413      	str	r3, [r2, #64]	; 0x40
 8000fa2:	4b0c      	ldr	r3, [pc, #48]	; (8000fd4 <HAL_MspInit+0x44>)
 8000fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000faa:	607b      	str	r3, [r7, #4]
 8000fac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fae:	4b09      	ldr	r3, [pc, #36]	; (8000fd4 <HAL_MspInit+0x44>)
 8000fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fb2:	4a08      	ldr	r2, [pc, #32]	; (8000fd4 <HAL_MspInit+0x44>)
 8000fb4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fb8:	6453      	str	r3, [r2, #68]	; 0x44
 8000fba:	4b06      	ldr	r3, [pc, #24]	; (8000fd4 <HAL_MspInit+0x44>)
 8000fbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fbe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000fc2:	603b      	str	r3, [r7, #0]
 8000fc4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fc6:	bf00      	nop
 8000fc8:	370c      	adds	r7, #12
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop
 8000fd4:	40023800 	.word	0x40023800

08000fd8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b08a      	sub	sp, #40	; 0x28
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fe0:	f107 0314 	add.w	r3, r7, #20
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	601a      	str	r2, [r3, #0]
 8000fe8:	605a      	str	r2, [r3, #4]
 8000fea:	609a      	str	r2, [r3, #8]
 8000fec:	60da      	str	r2, [r3, #12]
 8000fee:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4a25      	ldr	r2, [pc, #148]	; (800108c <HAL_SPI_MspInit+0xb4>)
 8000ff6:	4293      	cmp	r3, r2
 8000ff8:	d143      	bne.n	8001082 <HAL_SPI_MspInit+0xaa>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000ffa:	4b25      	ldr	r3, [pc, #148]	; (8001090 <HAL_SPI_MspInit+0xb8>)
 8000ffc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ffe:	4a24      	ldr	r2, [pc, #144]	; (8001090 <HAL_SPI_MspInit+0xb8>)
 8001000:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001004:	6453      	str	r3, [r2, #68]	; 0x44
 8001006:	4b22      	ldr	r3, [pc, #136]	; (8001090 <HAL_SPI_MspInit+0xb8>)
 8001008:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800100a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800100e:	613b      	str	r3, [r7, #16]
 8001010:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001012:	4b1f      	ldr	r3, [pc, #124]	; (8001090 <HAL_SPI_MspInit+0xb8>)
 8001014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001016:	4a1e      	ldr	r2, [pc, #120]	; (8001090 <HAL_SPI_MspInit+0xb8>)
 8001018:	f043 0301 	orr.w	r3, r3, #1
 800101c:	6313      	str	r3, [r2, #48]	; 0x30
 800101e:	4b1c      	ldr	r3, [pc, #112]	; (8001090 <HAL_SPI_MspInit+0xb8>)
 8001020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001022:	f003 0301 	and.w	r3, r3, #1
 8001026:	60fb      	str	r3, [r7, #12]
 8001028:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800102a:	4b19      	ldr	r3, [pc, #100]	; (8001090 <HAL_SPI_MspInit+0xb8>)
 800102c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800102e:	4a18      	ldr	r2, [pc, #96]	; (8001090 <HAL_SPI_MspInit+0xb8>)
 8001030:	f043 0308 	orr.w	r3, r3, #8
 8001034:	6313      	str	r3, [r2, #48]	; 0x30
 8001036:	4b16      	ldr	r3, [pc, #88]	; (8001090 <HAL_SPI_MspInit+0xb8>)
 8001038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800103a:	f003 0308 	and.w	r3, r3, #8
 800103e:	60bb      	str	r3, [r7, #8]
 8001040:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PD7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001042:	2360      	movs	r3, #96	; 0x60
 8001044:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001046:	2302      	movs	r3, #2
 8001048:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104a:	2300      	movs	r3, #0
 800104c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800104e:	2303      	movs	r3, #3
 8001050:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001052:	2305      	movs	r3, #5
 8001054:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001056:	f107 0314 	add.w	r3, r7, #20
 800105a:	4619      	mov	r1, r3
 800105c:	480d      	ldr	r0, [pc, #52]	; (8001094 <HAL_SPI_MspInit+0xbc>)
 800105e:	f000 fb89 	bl	8001774 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001062:	2380      	movs	r3, #128	; 0x80
 8001064:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001066:	2302      	movs	r3, #2
 8001068:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106a:	2300      	movs	r3, #0
 800106c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800106e:	2303      	movs	r3, #3
 8001070:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001072:	2305      	movs	r3, #5
 8001074:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001076:	f107 0314 	add.w	r3, r7, #20
 800107a:	4619      	mov	r1, r3
 800107c:	4806      	ldr	r0, [pc, #24]	; (8001098 <HAL_SPI_MspInit+0xc0>)
 800107e:	f000 fb79 	bl	8001774 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001082:	bf00      	nop
 8001084:	3728      	adds	r7, #40	; 0x28
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	40013000 	.word	0x40013000
 8001090:	40023800 	.word	0x40023800
 8001094:	40020000 	.word	0x40020000
 8001098:	40020c00 	.word	0x40020c00

0800109c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b0ae      	sub	sp, #184	; 0xb8
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010a4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80010a8:	2200      	movs	r2, #0
 80010aa:	601a      	str	r2, [r3, #0]
 80010ac:	605a      	str	r2, [r3, #4]
 80010ae:	609a      	str	r2, [r3, #8]
 80010b0:	60da      	str	r2, [r3, #12]
 80010b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80010b4:	f107 0314 	add.w	r3, r7, #20
 80010b8:	2290      	movs	r2, #144	; 0x90
 80010ba:	2100      	movs	r1, #0
 80010bc:	4618      	mov	r0, r3
 80010be:	f003 fdd9 	bl	8004c74 <memset>
  if(huart->Instance==USART3)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	4a22      	ldr	r2, [pc, #136]	; (8001150 <HAL_UART_MspInit+0xb4>)
 80010c8:	4293      	cmp	r3, r2
 80010ca:	d13c      	bne.n	8001146 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80010cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010d0:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80010d2:	2300      	movs	r3, #0
 80010d4:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80010d6:	f107 0314 	add.w	r3, r7, #20
 80010da:	4618      	mov	r0, r3
 80010dc:	f001 fba6 	bl	800282c <HAL_RCCEx_PeriphCLKConfig>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d001      	beq.n	80010ea <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80010e6:	f7ff ff4d 	bl	8000f84 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80010ea:	4b1a      	ldr	r3, [pc, #104]	; (8001154 <HAL_UART_MspInit+0xb8>)
 80010ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ee:	4a19      	ldr	r2, [pc, #100]	; (8001154 <HAL_UART_MspInit+0xb8>)
 80010f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80010f4:	6413      	str	r3, [r2, #64]	; 0x40
 80010f6:	4b17      	ldr	r3, [pc, #92]	; (8001154 <HAL_UART_MspInit+0xb8>)
 80010f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80010fe:	613b      	str	r3, [r7, #16]
 8001100:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001102:	4b14      	ldr	r3, [pc, #80]	; (8001154 <HAL_UART_MspInit+0xb8>)
 8001104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001106:	4a13      	ldr	r2, [pc, #76]	; (8001154 <HAL_UART_MspInit+0xb8>)
 8001108:	f043 0308 	orr.w	r3, r3, #8
 800110c:	6313      	str	r3, [r2, #48]	; 0x30
 800110e:	4b11      	ldr	r3, [pc, #68]	; (8001154 <HAL_UART_MspInit+0xb8>)
 8001110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001112:	f003 0308 	and.w	r3, r3, #8
 8001116:	60fb      	str	r3, [r7, #12]
 8001118:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800111a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800111e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001122:	2302      	movs	r3, #2
 8001124:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001128:	2300      	movs	r3, #0
 800112a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800112e:	2303      	movs	r3, #3
 8001130:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001134:	2307      	movs	r3, #7
 8001136:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800113a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800113e:	4619      	mov	r1, r3
 8001140:	4805      	ldr	r0, [pc, #20]	; (8001158 <HAL_UART_MspInit+0xbc>)
 8001142:	f000 fb17 	bl	8001774 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001146:	bf00      	nop
 8001148:	37b8      	adds	r7, #184	; 0xb8
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	40004800 	.word	0x40004800
 8001154:	40023800 	.word	0x40023800
 8001158:	40020c00 	.word	0x40020c00

0800115c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b0ae      	sub	sp, #184	; 0xb8
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001164:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001168:	2200      	movs	r2, #0
 800116a:	601a      	str	r2, [r3, #0]
 800116c:	605a      	str	r2, [r3, #4]
 800116e:	609a      	str	r2, [r3, #8]
 8001170:	60da      	str	r2, [r3, #12]
 8001172:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001174:	f107 0314 	add.w	r3, r7, #20
 8001178:	2290      	movs	r2, #144	; 0x90
 800117a:	2100      	movs	r1, #0
 800117c:	4618      	mov	r0, r3
 800117e:	f003 fd79 	bl	8004c74 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800118a:	d159      	bne.n	8001240 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800118c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001190:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001192:	2300      	movs	r3, #0
 8001194:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001198:	f107 0314 	add.w	r3, r7, #20
 800119c:	4618      	mov	r0, r3
 800119e:	f001 fb45 	bl	800282c <HAL_RCCEx_PeriphCLKConfig>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 80011a8:	f7ff feec 	bl	8000f84 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ac:	4b26      	ldr	r3, [pc, #152]	; (8001248 <HAL_PCD_MspInit+0xec>)
 80011ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011b0:	4a25      	ldr	r2, [pc, #148]	; (8001248 <HAL_PCD_MspInit+0xec>)
 80011b2:	f043 0301 	orr.w	r3, r3, #1
 80011b6:	6313      	str	r3, [r2, #48]	; 0x30
 80011b8:	4b23      	ldr	r3, [pc, #140]	; (8001248 <HAL_PCD_MspInit+0xec>)
 80011ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011bc:	f003 0301 	and.w	r3, r3, #1
 80011c0:	613b      	str	r3, [r7, #16]
 80011c2:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80011c4:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 80011c8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011cc:	2302      	movs	r3, #2
 80011ce:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d2:	2300      	movs	r3, #0
 80011d4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011d8:	2303      	movs	r3, #3
 80011da:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80011de:	230a      	movs	r3, #10
 80011e0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011e4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80011e8:	4619      	mov	r1, r3
 80011ea:	4818      	ldr	r0, [pc, #96]	; (800124c <HAL_PCD_MspInit+0xf0>)
 80011ec:	f000 fac2 	bl	8001774 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80011f0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80011f4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011f8:	2300      	movs	r3, #0
 80011fa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fe:	2300      	movs	r3, #0
 8001200:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001204:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001208:	4619      	mov	r1, r3
 800120a:	4810      	ldr	r0, [pc, #64]	; (800124c <HAL_PCD_MspInit+0xf0>)
 800120c:	f000 fab2 	bl	8001774 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001210:	4b0d      	ldr	r3, [pc, #52]	; (8001248 <HAL_PCD_MspInit+0xec>)
 8001212:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001214:	4a0c      	ldr	r2, [pc, #48]	; (8001248 <HAL_PCD_MspInit+0xec>)
 8001216:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800121a:	6353      	str	r3, [r2, #52]	; 0x34
 800121c:	4b0a      	ldr	r3, [pc, #40]	; (8001248 <HAL_PCD_MspInit+0xec>)
 800121e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001220:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001224:	60fb      	str	r3, [r7, #12]
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	4b07      	ldr	r3, [pc, #28]	; (8001248 <HAL_PCD_MspInit+0xec>)
 800122a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800122c:	4a06      	ldr	r2, [pc, #24]	; (8001248 <HAL_PCD_MspInit+0xec>)
 800122e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001232:	6453      	str	r3, [r2, #68]	; 0x44
 8001234:	4b04      	ldr	r3, [pc, #16]	; (8001248 <HAL_PCD_MspInit+0xec>)
 8001236:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001238:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800123c:	60bb      	str	r3, [r7, #8]
 800123e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001240:	bf00      	nop
 8001242:	37b8      	adds	r7, #184	; 0xb8
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	40023800 	.word	0x40023800
 800124c:	40020000 	.word	0x40020000

08001250 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001254:	e7fe      	b.n	8001254 <NMI_Handler+0x4>

08001256 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001256:	b480      	push	{r7}
 8001258:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800125a:	e7fe      	b.n	800125a <HardFault_Handler+0x4>

0800125c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800125c:	b480      	push	{r7}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001260:	e7fe      	b.n	8001260 <MemManage_Handler+0x4>

08001262 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001262:	b480      	push	{r7}
 8001264:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001266:	e7fe      	b.n	8001266 <BusFault_Handler+0x4>

08001268 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001268:	b480      	push	{r7}
 800126a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800126c:	e7fe      	b.n	800126c <UsageFault_Handler+0x4>

0800126e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800126e:	b480      	push	{r7}
 8001270:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001272:	bf00      	nop
 8001274:	46bd      	mov	sp, r7
 8001276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127a:	4770      	bx	lr

0800127c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001280:	bf00      	nop
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr

0800128a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800128a:	b480      	push	{r7}
 800128c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800128e:	bf00      	nop
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr

08001298 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800129c:	f000 f940 	bl	8001520 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012a0:	bf00      	nop
 80012a2:	bd80      	pop	{r7, pc}

080012a4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
	return 1;
 80012a8:	2301      	movs	r3, #1
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	46bd      	mov	sp, r7
 80012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b2:	4770      	bx	lr

080012b4 <_kill>:

int _kill(int pid, int sig)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
 80012bc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80012be:	f003 fcaf 	bl	8004c20 <__errno>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2216      	movs	r2, #22
 80012c6:	601a      	str	r2, [r3, #0]
	return -1;
 80012c8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	3708      	adds	r7, #8
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}

080012d4 <_exit>:

void _exit (int status)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b082      	sub	sp, #8
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80012dc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80012e0:	6878      	ldr	r0, [r7, #4]
 80012e2:	f7ff ffe7 	bl	80012b4 <_kill>
	while (1) {}		/* Make sure we hang here */
 80012e6:	e7fe      	b.n	80012e6 <_exit+0x12>

080012e8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b086      	sub	sp, #24
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	60f8      	str	r0, [r7, #12]
 80012f0:	60b9      	str	r1, [r7, #8]
 80012f2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012f4:	2300      	movs	r3, #0
 80012f6:	617b      	str	r3, [r7, #20]
 80012f8:	e00a      	b.n	8001310 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80012fa:	f3af 8000 	nop.w
 80012fe:	4601      	mov	r1, r0
 8001300:	68bb      	ldr	r3, [r7, #8]
 8001302:	1c5a      	adds	r2, r3, #1
 8001304:	60ba      	str	r2, [r7, #8]
 8001306:	b2ca      	uxtb	r2, r1
 8001308:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800130a:	697b      	ldr	r3, [r7, #20]
 800130c:	3301      	adds	r3, #1
 800130e:	617b      	str	r3, [r7, #20]
 8001310:	697a      	ldr	r2, [r7, #20]
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	429a      	cmp	r2, r3
 8001316:	dbf0      	blt.n	80012fa <_read+0x12>
	}

return len;
 8001318:	687b      	ldr	r3, [r7, #4]
}
 800131a:	4618      	mov	r0, r3
 800131c:	3718      	adds	r7, #24
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}

08001322 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001322:	b580      	push	{r7, lr}
 8001324:	b086      	sub	sp, #24
 8001326:	af00      	add	r7, sp, #0
 8001328:	60f8      	str	r0, [r7, #12]
 800132a:	60b9      	str	r1, [r7, #8]
 800132c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800132e:	2300      	movs	r3, #0
 8001330:	617b      	str	r3, [r7, #20]
 8001332:	e009      	b.n	8001348 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001334:	68bb      	ldr	r3, [r7, #8]
 8001336:	1c5a      	adds	r2, r3, #1
 8001338:	60ba      	str	r2, [r7, #8]
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	4618      	mov	r0, r3
 800133e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001342:	697b      	ldr	r3, [r7, #20]
 8001344:	3301      	adds	r3, #1
 8001346:	617b      	str	r3, [r7, #20]
 8001348:	697a      	ldr	r2, [r7, #20]
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	429a      	cmp	r2, r3
 800134e:	dbf1      	blt.n	8001334 <_write+0x12>
	}
	return len;
 8001350:	687b      	ldr	r3, [r7, #4]
}
 8001352:	4618      	mov	r0, r3
 8001354:	3718      	adds	r7, #24
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}

0800135a <_close>:

int _close(int file)
{
 800135a:	b480      	push	{r7}
 800135c:	b083      	sub	sp, #12
 800135e:	af00      	add	r7, sp, #0
 8001360:	6078      	str	r0, [r7, #4]
	return -1;
 8001362:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001366:	4618      	mov	r0, r3
 8001368:	370c      	adds	r7, #12
 800136a:	46bd      	mov	sp, r7
 800136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001370:	4770      	bx	lr

08001372 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001372:	b480      	push	{r7}
 8001374:	b083      	sub	sp, #12
 8001376:	af00      	add	r7, sp, #0
 8001378:	6078      	str	r0, [r7, #4]
 800137a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001382:	605a      	str	r2, [r3, #4]
	return 0;
 8001384:	2300      	movs	r3, #0
}
 8001386:	4618      	mov	r0, r3
 8001388:	370c      	adds	r7, #12
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr

08001392 <_isatty>:

int _isatty(int file)
{
 8001392:	b480      	push	{r7}
 8001394:	b083      	sub	sp, #12
 8001396:	af00      	add	r7, sp, #0
 8001398:	6078      	str	r0, [r7, #4]
	return 1;
 800139a:	2301      	movs	r3, #1
}
 800139c:	4618      	mov	r0, r3
 800139e:	370c      	adds	r7, #12
 80013a0:	46bd      	mov	sp, r7
 80013a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a6:	4770      	bx	lr

080013a8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b085      	sub	sp, #20
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	60f8      	str	r0, [r7, #12]
 80013b0:	60b9      	str	r1, [r7, #8]
 80013b2:	607a      	str	r2, [r7, #4]
	return 0;
 80013b4:	2300      	movs	r3, #0
}
 80013b6:	4618      	mov	r0, r3
 80013b8:	3714      	adds	r7, #20
 80013ba:	46bd      	mov	sp, r7
 80013bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c0:	4770      	bx	lr
	...

080013c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b086      	sub	sp, #24
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013cc:	4a14      	ldr	r2, [pc, #80]	; (8001420 <_sbrk+0x5c>)
 80013ce:	4b15      	ldr	r3, [pc, #84]	; (8001424 <_sbrk+0x60>)
 80013d0:	1ad3      	subs	r3, r2, r3
 80013d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013d8:	4b13      	ldr	r3, [pc, #76]	; (8001428 <_sbrk+0x64>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d102      	bne.n	80013e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013e0:	4b11      	ldr	r3, [pc, #68]	; (8001428 <_sbrk+0x64>)
 80013e2:	4a12      	ldr	r2, [pc, #72]	; (800142c <_sbrk+0x68>)
 80013e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013e6:	4b10      	ldr	r3, [pc, #64]	; (8001428 <_sbrk+0x64>)
 80013e8:	681a      	ldr	r2, [r3, #0]
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	4413      	add	r3, r2
 80013ee:	693a      	ldr	r2, [r7, #16]
 80013f0:	429a      	cmp	r2, r3
 80013f2:	d207      	bcs.n	8001404 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013f4:	f003 fc14 	bl	8004c20 <__errno>
 80013f8:	4603      	mov	r3, r0
 80013fa:	220c      	movs	r2, #12
 80013fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013fe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001402:	e009      	b.n	8001418 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001404:	4b08      	ldr	r3, [pc, #32]	; (8001428 <_sbrk+0x64>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800140a:	4b07      	ldr	r3, [pc, #28]	; (8001428 <_sbrk+0x64>)
 800140c:	681a      	ldr	r2, [r3, #0]
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	4413      	add	r3, r2
 8001412:	4a05      	ldr	r2, [pc, #20]	; (8001428 <_sbrk+0x64>)
 8001414:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001416:	68fb      	ldr	r3, [r7, #12]
}
 8001418:	4618      	mov	r0, r3
 800141a:	3718      	adds	r7, #24
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}
 8001420:	20080000 	.word	0x20080000
 8001424:	00000400 	.word	0x00000400
 8001428:	2000084c 	.word	0x2000084c
 800142c:	20000868 	.word	0x20000868

08001430 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001434:	4b06      	ldr	r3, [pc, #24]	; (8001450 <SystemInit+0x20>)
 8001436:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800143a:	4a05      	ldr	r2, [pc, #20]	; (8001450 <SystemInit+0x20>)
 800143c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001440:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001444:	bf00      	nop
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr
 800144e:	bf00      	nop
 8001450:	e000ed00 	.word	0xe000ed00

08001454 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001454:	f8df d034 	ldr.w	sp, [pc, #52]	; 800148c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001458:	480d      	ldr	r0, [pc, #52]	; (8001490 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800145a:	490e      	ldr	r1, [pc, #56]	; (8001494 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800145c:	4a0e      	ldr	r2, [pc, #56]	; (8001498 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800145e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001460:	e002      	b.n	8001468 <LoopCopyDataInit>

08001462 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001462:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001464:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001466:	3304      	adds	r3, #4

08001468 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001468:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800146a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800146c:	d3f9      	bcc.n	8001462 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800146e:	4a0b      	ldr	r2, [pc, #44]	; (800149c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001470:	4c0b      	ldr	r4, [pc, #44]	; (80014a0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001472:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001474:	e001      	b.n	800147a <LoopFillZerobss>

08001476 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001476:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001478:	3204      	adds	r2, #4

0800147a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800147a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800147c:	d3fb      	bcc.n	8001476 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800147e:	f7ff ffd7 	bl	8001430 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001482:	f003 fbd3 	bl	8004c2c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001486:	f7ff faab 	bl	80009e0 <main>
  bx  lr    
 800148a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800148c:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001490:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001494:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001498:	08009864 	.word	0x08009864
  ldr r2, =_sbss
 800149c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80014a0:	20000864 	.word	0x20000864

080014a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014a4:	e7fe      	b.n	80014a4 <ADC_IRQHandler>

080014a6 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014a6:	b580      	push	{r7, lr}
 80014a8:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014aa:	2003      	movs	r0, #3
 80014ac:	f000 f92e 	bl	800170c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014b0:	2000      	movs	r0, #0
 80014b2:	f000 f805 	bl	80014c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014b6:	f7ff fd6b 	bl	8000f90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014ba:	2300      	movs	r3, #0
}
 80014bc:	4618      	mov	r0, r3
 80014be:	bd80      	pop	{r7, pc}

080014c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014c8:	4b12      	ldr	r3, [pc, #72]	; (8001514 <HAL_InitTick+0x54>)
 80014ca:	681a      	ldr	r2, [r3, #0]
 80014cc:	4b12      	ldr	r3, [pc, #72]	; (8001518 <HAL_InitTick+0x58>)
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	4619      	mov	r1, r3
 80014d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80014da:	fbb2 f3f3 	udiv	r3, r2, r3
 80014de:	4618      	mov	r0, r3
 80014e0:	f000 f93b 	bl	800175a <HAL_SYSTICK_Config>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014ea:	2301      	movs	r3, #1
 80014ec:	e00e      	b.n	800150c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	2b0f      	cmp	r3, #15
 80014f2:	d80a      	bhi.n	800150a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014f4:	2200      	movs	r2, #0
 80014f6:	6879      	ldr	r1, [r7, #4]
 80014f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80014fc:	f000 f911 	bl	8001722 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001500:	4a06      	ldr	r2, [pc, #24]	; (800151c <HAL_InitTick+0x5c>)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001506:	2300      	movs	r3, #0
 8001508:	e000      	b.n	800150c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800150a:	2301      	movs	r3, #1
}
 800150c:	4618      	mov	r0, r3
 800150e:	3708      	adds	r7, #8
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}
 8001514:	20000000 	.word	0x20000000
 8001518:	20000008 	.word	0x20000008
 800151c:	20000004 	.word	0x20000004

08001520 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001524:	4b06      	ldr	r3, [pc, #24]	; (8001540 <HAL_IncTick+0x20>)
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	461a      	mov	r2, r3
 800152a:	4b06      	ldr	r3, [pc, #24]	; (8001544 <HAL_IncTick+0x24>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4413      	add	r3, r2
 8001530:	4a04      	ldr	r2, [pc, #16]	; (8001544 <HAL_IncTick+0x24>)
 8001532:	6013      	str	r3, [r2, #0]
}
 8001534:	bf00      	nop
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	20000008 	.word	0x20000008
 8001544:	20000850 	.word	0x20000850

08001548 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
  return uwTick;
 800154c:	4b03      	ldr	r3, [pc, #12]	; (800155c <HAL_GetTick+0x14>)
 800154e:	681b      	ldr	r3, [r3, #0]
}
 8001550:	4618      	mov	r0, r3
 8001552:	46bd      	mov	sp, r7
 8001554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001558:	4770      	bx	lr
 800155a:	bf00      	nop
 800155c:	20000850 	.word	0x20000850

08001560 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b084      	sub	sp, #16
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001568:	f7ff ffee 	bl	8001548 <HAL_GetTick>
 800156c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001578:	d005      	beq.n	8001586 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800157a:	4b0a      	ldr	r3, [pc, #40]	; (80015a4 <HAL_Delay+0x44>)
 800157c:	781b      	ldrb	r3, [r3, #0]
 800157e:	461a      	mov	r2, r3
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	4413      	add	r3, r2
 8001584:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001586:	bf00      	nop
 8001588:	f7ff ffde 	bl	8001548 <HAL_GetTick>
 800158c:	4602      	mov	r2, r0
 800158e:	68bb      	ldr	r3, [r7, #8]
 8001590:	1ad3      	subs	r3, r2, r3
 8001592:	68fa      	ldr	r2, [r7, #12]
 8001594:	429a      	cmp	r2, r3
 8001596:	d8f7      	bhi.n	8001588 <HAL_Delay+0x28>
  {
  }
}
 8001598:	bf00      	nop
 800159a:	bf00      	nop
 800159c:	3710      	adds	r7, #16
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	20000008 	.word	0x20000008

080015a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015a8:	b480      	push	{r7}
 80015aa:	b085      	sub	sp, #20
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	f003 0307 	and.w	r3, r3, #7
 80015b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015b8:	4b0b      	ldr	r3, [pc, #44]	; (80015e8 <__NVIC_SetPriorityGrouping+0x40>)
 80015ba:	68db      	ldr	r3, [r3, #12]
 80015bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015be:	68ba      	ldr	r2, [r7, #8]
 80015c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80015c4:	4013      	ands	r3, r2
 80015c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015cc:	68bb      	ldr	r3, [r7, #8]
 80015ce:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80015d0:	4b06      	ldr	r3, [pc, #24]	; (80015ec <__NVIC_SetPriorityGrouping+0x44>)
 80015d2:	4313      	orrs	r3, r2
 80015d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015d6:	4a04      	ldr	r2, [pc, #16]	; (80015e8 <__NVIC_SetPriorityGrouping+0x40>)
 80015d8:	68bb      	ldr	r3, [r7, #8]
 80015da:	60d3      	str	r3, [r2, #12]
}
 80015dc:	bf00      	nop
 80015de:	3714      	adds	r7, #20
 80015e0:	46bd      	mov	sp, r7
 80015e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e6:	4770      	bx	lr
 80015e8:	e000ed00 	.word	0xe000ed00
 80015ec:	05fa0000 	.word	0x05fa0000

080015f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015f4:	4b04      	ldr	r3, [pc, #16]	; (8001608 <__NVIC_GetPriorityGrouping+0x18>)
 80015f6:	68db      	ldr	r3, [r3, #12]
 80015f8:	0a1b      	lsrs	r3, r3, #8
 80015fa:	f003 0307 	and.w	r3, r3, #7
}
 80015fe:	4618      	mov	r0, r3
 8001600:	46bd      	mov	sp, r7
 8001602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001606:	4770      	bx	lr
 8001608:	e000ed00 	.word	0xe000ed00

0800160c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800160c:	b480      	push	{r7}
 800160e:	b083      	sub	sp, #12
 8001610:	af00      	add	r7, sp, #0
 8001612:	4603      	mov	r3, r0
 8001614:	6039      	str	r1, [r7, #0]
 8001616:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001618:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800161c:	2b00      	cmp	r3, #0
 800161e:	db0a      	blt.n	8001636 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	b2da      	uxtb	r2, r3
 8001624:	490c      	ldr	r1, [pc, #48]	; (8001658 <__NVIC_SetPriority+0x4c>)
 8001626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800162a:	0112      	lsls	r2, r2, #4
 800162c:	b2d2      	uxtb	r2, r2
 800162e:	440b      	add	r3, r1
 8001630:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001634:	e00a      	b.n	800164c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	b2da      	uxtb	r2, r3
 800163a:	4908      	ldr	r1, [pc, #32]	; (800165c <__NVIC_SetPriority+0x50>)
 800163c:	79fb      	ldrb	r3, [r7, #7]
 800163e:	f003 030f 	and.w	r3, r3, #15
 8001642:	3b04      	subs	r3, #4
 8001644:	0112      	lsls	r2, r2, #4
 8001646:	b2d2      	uxtb	r2, r2
 8001648:	440b      	add	r3, r1
 800164a:	761a      	strb	r2, [r3, #24]
}
 800164c:	bf00      	nop
 800164e:	370c      	adds	r7, #12
 8001650:	46bd      	mov	sp, r7
 8001652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001656:	4770      	bx	lr
 8001658:	e000e100 	.word	0xe000e100
 800165c:	e000ed00 	.word	0xe000ed00

08001660 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001660:	b480      	push	{r7}
 8001662:	b089      	sub	sp, #36	; 0x24
 8001664:	af00      	add	r7, sp, #0
 8001666:	60f8      	str	r0, [r7, #12]
 8001668:	60b9      	str	r1, [r7, #8]
 800166a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	f003 0307 	and.w	r3, r3, #7
 8001672:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001674:	69fb      	ldr	r3, [r7, #28]
 8001676:	f1c3 0307 	rsb	r3, r3, #7
 800167a:	2b04      	cmp	r3, #4
 800167c:	bf28      	it	cs
 800167e:	2304      	movcs	r3, #4
 8001680:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001682:	69fb      	ldr	r3, [r7, #28]
 8001684:	3304      	adds	r3, #4
 8001686:	2b06      	cmp	r3, #6
 8001688:	d902      	bls.n	8001690 <NVIC_EncodePriority+0x30>
 800168a:	69fb      	ldr	r3, [r7, #28]
 800168c:	3b03      	subs	r3, #3
 800168e:	e000      	b.n	8001692 <NVIC_EncodePriority+0x32>
 8001690:	2300      	movs	r3, #0
 8001692:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001694:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001698:	69bb      	ldr	r3, [r7, #24]
 800169a:	fa02 f303 	lsl.w	r3, r2, r3
 800169e:	43da      	mvns	r2, r3
 80016a0:	68bb      	ldr	r3, [r7, #8]
 80016a2:	401a      	ands	r2, r3
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016a8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80016ac:	697b      	ldr	r3, [r7, #20]
 80016ae:	fa01 f303 	lsl.w	r3, r1, r3
 80016b2:	43d9      	mvns	r1, r3
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016b8:	4313      	orrs	r3, r2
         );
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	3724      	adds	r7, #36	; 0x24
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr
	...

080016c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b082      	sub	sp, #8
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	3b01      	subs	r3, #1
 80016d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80016d8:	d301      	bcc.n	80016de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016da:	2301      	movs	r3, #1
 80016dc:	e00f      	b.n	80016fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016de:	4a0a      	ldr	r2, [pc, #40]	; (8001708 <SysTick_Config+0x40>)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	3b01      	subs	r3, #1
 80016e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016e6:	210f      	movs	r1, #15
 80016e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80016ec:	f7ff ff8e 	bl	800160c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016f0:	4b05      	ldr	r3, [pc, #20]	; (8001708 <SysTick_Config+0x40>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016f6:	4b04      	ldr	r3, [pc, #16]	; (8001708 <SysTick_Config+0x40>)
 80016f8:	2207      	movs	r2, #7
 80016fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016fc:	2300      	movs	r3, #0
}
 80016fe:	4618      	mov	r0, r3
 8001700:	3708      	adds	r7, #8
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	e000e010 	.word	0xe000e010

0800170c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b082      	sub	sp, #8
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001714:	6878      	ldr	r0, [r7, #4]
 8001716:	f7ff ff47 	bl	80015a8 <__NVIC_SetPriorityGrouping>
}
 800171a:	bf00      	nop
 800171c:	3708      	adds	r7, #8
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}

08001722 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001722:	b580      	push	{r7, lr}
 8001724:	b086      	sub	sp, #24
 8001726:	af00      	add	r7, sp, #0
 8001728:	4603      	mov	r3, r0
 800172a:	60b9      	str	r1, [r7, #8]
 800172c:	607a      	str	r2, [r7, #4]
 800172e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001730:	2300      	movs	r3, #0
 8001732:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001734:	f7ff ff5c 	bl	80015f0 <__NVIC_GetPriorityGrouping>
 8001738:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800173a:	687a      	ldr	r2, [r7, #4]
 800173c:	68b9      	ldr	r1, [r7, #8]
 800173e:	6978      	ldr	r0, [r7, #20]
 8001740:	f7ff ff8e 	bl	8001660 <NVIC_EncodePriority>
 8001744:	4602      	mov	r2, r0
 8001746:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800174a:	4611      	mov	r1, r2
 800174c:	4618      	mov	r0, r3
 800174e:	f7ff ff5d 	bl	800160c <__NVIC_SetPriority>
}
 8001752:	bf00      	nop
 8001754:	3718      	adds	r7, #24
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}

0800175a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800175a:	b580      	push	{r7, lr}
 800175c:	b082      	sub	sp, #8
 800175e:	af00      	add	r7, sp, #0
 8001760:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001762:	6878      	ldr	r0, [r7, #4]
 8001764:	f7ff ffb0 	bl	80016c8 <SysTick_Config>
 8001768:	4603      	mov	r3, r0
}
 800176a:	4618      	mov	r0, r3
 800176c:	3708      	adds	r7, #8
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
	...

08001774 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001774:	b480      	push	{r7}
 8001776:	b089      	sub	sp, #36	; 0x24
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
 800177c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800177e:	2300      	movs	r3, #0
 8001780:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001782:	2300      	movs	r3, #0
 8001784:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001786:	2300      	movs	r3, #0
 8001788:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800178a:	2300      	movs	r3, #0
 800178c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800178e:	2300      	movs	r3, #0
 8001790:	61fb      	str	r3, [r7, #28]
 8001792:	e175      	b.n	8001a80 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001794:	2201      	movs	r2, #1
 8001796:	69fb      	ldr	r3, [r7, #28]
 8001798:	fa02 f303 	lsl.w	r3, r2, r3
 800179c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	697a      	ldr	r2, [r7, #20]
 80017a4:	4013      	ands	r3, r2
 80017a6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80017a8:	693a      	ldr	r2, [r7, #16]
 80017aa:	697b      	ldr	r3, [r7, #20]
 80017ac:	429a      	cmp	r2, r3
 80017ae:	f040 8164 	bne.w	8001a7a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	f003 0303 	and.w	r3, r3, #3
 80017ba:	2b01      	cmp	r3, #1
 80017bc:	d005      	beq.n	80017ca <HAL_GPIO_Init+0x56>
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	f003 0303 	and.w	r3, r3, #3
 80017c6:	2b02      	cmp	r3, #2
 80017c8:	d130      	bne.n	800182c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	689b      	ldr	r3, [r3, #8]
 80017ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80017d0:	69fb      	ldr	r3, [r7, #28]
 80017d2:	005b      	lsls	r3, r3, #1
 80017d4:	2203      	movs	r2, #3
 80017d6:	fa02 f303 	lsl.w	r3, r2, r3
 80017da:	43db      	mvns	r3, r3
 80017dc:	69ba      	ldr	r2, [r7, #24]
 80017de:	4013      	ands	r3, r2
 80017e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	68da      	ldr	r2, [r3, #12]
 80017e6:	69fb      	ldr	r3, [r7, #28]
 80017e8:	005b      	lsls	r3, r3, #1
 80017ea:	fa02 f303 	lsl.w	r3, r2, r3
 80017ee:	69ba      	ldr	r2, [r7, #24]
 80017f0:	4313      	orrs	r3, r2
 80017f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	69ba      	ldr	r2, [r7, #24]
 80017f8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001800:	2201      	movs	r2, #1
 8001802:	69fb      	ldr	r3, [r7, #28]
 8001804:	fa02 f303 	lsl.w	r3, r2, r3
 8001808:	43db      	mvns	r3, r3
 800180a:	69ba      	ldr	r2, [r7, #24]
 800180c:	4013      	ands	r3, r2
 800180e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	091b      	lsrs	r3, r3, #4
 8001816:	f003 0201 	and.w	r2, r3, #1
 800181a:	69fb      	ldr	r3, [r7, #28]
 800181c:	fa02 f303 	lsl.w	r3, r2, r3
 8001820:	69ba      	ldr	r2, [r7, #24]
 8001822:	4313      	orrs	r3, r2
 8001824:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	69ba      	ldr	r2, [r7, #24]
 800182a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	685b      	ldr	r3, [r3, #4]
 8001830:	f003 0303 	and.w	r3, r3, #3
 8001834:	2b03      	cmp	r3, #3
 8001836:	d017      	beq.n	8001868 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	68db      	ldr	r3, [r3, #12]
 800183c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800183e:	69fb      	ldr	r3, [r7, #28]
 8001840:	005b      	lsls	r3, r3, #1
 8001842:	2203      	movs	r2, #3
 8001844:	fa02 f303 	lsl.w	r3, r2, r3
 8001848:	43db      	mvns	r3, r3
 800184a:	69ba      	ldr	r2, [r7, #24]
 800184c:	4013      	ands	r3, r2
 800184e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	689a      	ldr	r2, [r3, #8]
 8001854:	69fb      	ldr	r3, [r7, #28]
 8001856:	005b      	lsls	r3, r3, #1
 8001858:	fa02 f303 	lsl.w	r3, r2, r3
 800185c:	69ba      	ldr	r2, [r7, #24]
 800185e:	4313      	orrs	r3, r2
 8001860:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	69ba      	ldr	r2, [r7, #24]
 8001866:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	f003 0303 	and.w	r3, r3, #3
 8001870:	2b02      	cmp	r3, #2
 8001872:	d123      	bne.n	80018bc <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001874:	69fb      	ldr	r3, [r7, #28]
 8001876:	08da      	lsrs	r2, r3, #3
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	3208      	adds	r2, #8
 800187c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001880:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001882:	69fb      	ldr	r3, [r7, #28]
 8001884:	f003 0307 	and.w	r3, r3, #7
 8001888:	009b      	lsls	r3, r3, #2
 800188a:	220f      	movs	r2, #15
 800188c:	fa02 f303 	lsl.w	r3, r2, r3
 8001890:	43db      	mvns	r3, r3
 8001892:	69ba      	ldr	r2, [r7, #24]
 8001894:	4013      	ands	r3, r2
 8001896:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	691a      	ldr	r2, [r3, #16]
 800189c:	69fb      	ldr	r3, [r7, #28]
 800189e:	f003 0307 	and.w	r3, r3, #7
 80018a2:	009b      	lsls	r3, r3, #2
 80018a4:	fa02 f303 	lsl.w	r3, r2, r3
 80018a8:	69ba      	ldr	r2, [r7, #24]
 80018aa:	4313      	orrs	r3, r2
 80018ac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80018ae:	69fb      	ldr	r3, [r7, #28]
 80018b0:	08da      	lsrs	r2, r3, #3
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	3208      	adds	r2, #8
 80018b6:	69b9      	ldr	r1, [r7, #24]
 80018b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80018c2:	69fb      	ldr	r3, [r7, #28]
 80018c4:	005b      	lsls	r3, r3, #1
 80018c6:	2203      	movs	r2, #3
 80018c8:	fa02 f303 	lsl.w	r3, r2, r3
 80018cc:	43db      	mvns	r3, r3
 80018ce:	69ba      	ldr	r2, [r7, #24]
 80018d0:	4013      	ands	r3, r2
 80018d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	f003 0203 	and.w	r2, r3, #3
 80018dc:	69fb      	ldr	r3, [r7, #28]
 80018de:	005b      	lsls	r3, r3, #1
 80018e0:	fa02 f303 	lsl.w	r3, r2, r3
 80018e4:	69ba      	ldr	r2, [r7, #24]
 80018e6:	4313      	orrs	r3, r2
 80018e8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	69ba      	ldr	r2, [r7, #24]
 80018ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	f000 80be 	beq.w	8001a7a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018fe:	4b66      	ldr	r3, [pc, #408]	; (8001a98 <HAL_GPIO_Init+0x324>)
 8001900:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001902:	4a65      	ldr	r2, [pc, #404]	; (8001a98 <HAL_GPIO_Init+0x324>)
 8001904:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001908:	6453      	str	r3, [r2, #68]	; 0x44
 800190a:	4b63      	ldr	r3, [pc, #396]	; (8001a98 <HAL_GPIO_Init+0x324>)
 800190c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800190e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001912:	60fb      	str	r3, [r7, #12]
 8001914:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001916:	4a61      	ldr	r2, [pc, #388]	; (8001a9c <HAL_GPIO_Init+0x328>)
 8001918:	69fb      	ldr	r3, [r7, #28]
 800191a:	089b      	lsrs	r3, r3, #2
 800191c:	3302      	adds	r3, #2
 800191e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001922:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001924:	69fb      	ldr	r3, [r7, #28]
 8001926:	f003 0303 	and.w	r3, r3, #3
 800192a:	009b      	lsls	r3, r3, #2
 800192c:	220f      	movs	r2, #15
 800192e:	fa02 f303 	lsl.w	r3, r2, r3
 8001932:	43db      	mvns	r3, r3
 8001934:	69ba      	ldr	r2, [r7, #24]
 8001936:	4013      	ands	r3, r2
 8001938:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	4a58      	ldr	r2, [pc, #352]	; (8001aa0 <HAL_GPIO_Init+0x32c>)
 800193e:	4293      	cmp	r3, r2
 8001940:	d037      	beq.n	80019b2 <HAL_GPIO_Init+0x23e>
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	4a57      	ldr	r2, [pc, #348]	; (8001aa4 <HAL_GPIO_Init+0x330>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d031      	beq.n	80019ae <HAL_GPIO_Init+0x23a>
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	4a56      	ldr	r2, [pc, #344]	; (8001aa8 <HAL_GPIO_Init+0x334>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d02b      	beq.n	80019aa <HAL_GPIO_Init+0x236>
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	4a55      	ldr	r2, [pc, #340]	; (8001aac <HAL_GPIO_Init+0x338>)
 8001956:	4293      	cmp	r3, r2
 8001958:	d025      	beq.n	80019a6 <HAL_GPIO_Init+0x232>
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	4a54      	ldr	r2, [pc, #336]	; (8001ab0 <HAL_GPIO_Init+0x33c>)
 800195e:	4293      	cmp	r3, r2
 8001960:	d01f      	beq.n	80019a2 <HAL_GPIO_Init+0x22e>
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	4a53      	ldr	r2, [pc, #332]	; (8001ab4 <HAL_GPIO_Init+0x340>)
 8001966:	4293      	cmp	r3, r2
 8001968:	d019      	beq.n	800199e <HAL_GPIO_Init+0x22a>
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	4a52      	ldr	r2, [pc, #328]	; (8001ab8 <HAL_GPIO_Init+0x344>)
 800196e:	4293      	cmp	r3, r2
 8001970:	d013      	beq.n	800199a <HAL_GPIO_Init+0x226>
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	4a51      	ldr	r2, [pc, #324]	; (8001abc <HAL_GPIO_Init+0x348>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d00d      	beq.n	8001996 <HAL_GPIO_Init+0x222>
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	4a50      	ldr	r2, [pc, #320]	; (8001ac0 <HAL_GPIO_Init+0x34c>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d007      	beq.n	8001992 <HAL_GPIO_Init+0x21e>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	4a4f      	ldr	r2, [pc, #316]	; (8001ac4 <HAL_GPIO_Init+0x350>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d101      	bne.n	800198e <HAL_GPIO_Init+0x21a>
 800198a:	2309      	movs	r3, #9
 800198c:	e012      	b.n	80019b4 <HAL_GPIO_Init+0x240>
 800198e:	230a      	movs	r3, #10
 8001990:	e010      	b.n	80019b4 <HAL_GPIO_Init+0x240>
 8001992:	2308      	movs	r3, #8
 8001994:	e00e      	b.n	80019b4 <HAL_GPIO_Init+0x240>
 8001996:	2307      	movs	r3, #7
 8001998:	e00c      	b.n	80019b4 <HAL_GPIO_Init+0x240>
 800199a:	2306      	movs	r3, #6
 800199c:	e00a      	b.n	80019b4 <HAL_GPIO_Init+0x240>
 800199e:	2305      	movs	r3, #5
 80019a0:	e008      	b.n	80019b4 <HAL_GPIO_Init+0x240>
 80019a2:	2304      	movs	r3, #4
 80019a4:	e006      	b.n	80019b4 <HAL_GPIO_Init+0x240>
 80019a6:	2303      	movs	r3, #3
 80019a8:	e004      	b.n	80019b4 <HAL_GPIO_Init+0x240>
 80019aa:	2302      	movs	r3, #2
 80019ac:	e002      	b.n	80019b4 <HAL_GPIO_Init+0x240>
 80019ae:	2301      	movs	r3, #1
 80019b0:	e000      	b.n	80019b4 <HAL_GPIO_Init+0x240>
 80019b2:	2300      	movs	r3, #0
 80019b4:	69fa      	ldr	r2, [r7, #28]
 80019b6:	f002 0203 	and.w	r2, r2, #3
 80019ba:	0092      	lsls	r2, r2, #2
 80019bc:	4093      	lsls	r3, r2
 80019be:	69ba      	ldr	r2, [r7, #24]
 80019c0:	4313      	orrs	r3, r2
 80019c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80019c4:	4935      	ldr	r1, [pc, #212]	; (8001a9c <HAL_GPIO_Init+0x328>)
 80019c6:	69fb      	ldr	r3, [r7, #28]
 80019c8:	089b      	lsrs	r3, r3, #2
 80019ca:	3302      	adds	r3, #2
 80019cc:	69ba      	ldr	r2, [r7, #24]
 80019ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80019d2:	4b3d      	ldr	r3, [pc, #244]	; (8001ac8 <HAL_GPIO_Init+0x354>)
 80019d4:	689b      	ldr	r3, [r3, #8]
 80019d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019d8:	693b      	ldr	r3, [r7, #16]
 80019da:	43db      	mvns	r3, r3
 80019dc:	69ba      	ldr	r2, [r7, #24]
 80019de:	4013      	ands	r3, r2
 80019e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d003      	beq.n	80019f6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80019ee:	69ba      	ldr	r2, [r7, #24]
 80019f0:	693b      	ldr	r3, [r7, #16]
 80019f2:	4313      	orrs	r3, r2
 80019f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80019f6:	4a34      	ldr	r2, [pc, #208]	; (8001ac8 <HAL_GPIO_Init+0x354>)
 80019f8:	69bb      	ldr	r3, [r7, #24]
 80019fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80019fc:	4b32      	ldr	r3, [pc, #200]	; (8001ac8 <HAL_GPIO_Init+0x354>)
 80019fe:	68db      	ldr	r3, [r3, #12]
 8001a00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a02:	693b      	ldr	r3, [r7, #16]
 8001a04:	43db      	mvns	r3, r3
 8001a06:	69ba      	ldr	r2, [r7, #24]
 8001a08:	4013      	ands	r3, r2
 8001a0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d003      	beq.n	8001a20 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001a18:	69ba      	ldr	r2, [r7, #24]
 8001a1a:	693b      	ldr	r3, [r7, #16]
 8001a1c:	4313      	orrs	r3, r2
 8001a1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001a20:	4a29      	ldr	r2, [pc, #164]	; (8001ac8 <HAL_GPIO_Init+0x354>)
 8001a22:	69bb      	ldr	r3, [r7, #24]
 8001a24:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001a26:	4b28      	ldr	r3, [pc, #160]	; (8001ac8 <HAL_GPIO_Init+0x354>)
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a2c:	693b      	ldr	r3, [r7, #16]
 8001a2e:	43db      	mvns	r3, r3
 8001a30:	69ba      	ldr	r2, [r7, #24]
 8001a32:	4013      	ands	r3, r2
 8001a34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d003      	beq.n	8001a4a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001a42:	69ba      	ldr	r2, [r7, #24]
 8001a44:	693b      	ldr	r3, [r7, #16]
 8001a46:	4313      	orrs	r3, r2
 8001a48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001a4a:	4a1f      	ldr	r2, [pc, #124]	; (8001ac8 <HAL_GPIO_Init+0x354>)
 8001a4c:	69bb      	ldr	r3, [r7, #24]
 8001a4e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a50:	4b1d      	ldr	r3, [pc, #116]	; (8001ac8 <HAL_GPIO_Init+0x354>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a56:	693b      	ldr	r3, [r7, #16]
 8001a58:	43db      	mvns	r3, r3
 8001a5a:	69ba      	ldr	r2, [r7, #24]
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d003      	beq.n	8001a74 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001a6c:	69ba      	ldr	r2, [r7, #24]
 8001a6e:	693b      	ldr	r3, [r7, #16]
 8001a70:	4313      	orrs	r3, r2
 8001a72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a74:	4a14      	ldr	r2, [pc, #80]	; (8001ac8 <HAL_GPIO_Init+0x354>)
 8001a76:	69bb      	ldr	r3, [r7, #24]
 8001a78:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001a7a:	69fb      	ldr	r3, [r7, #28]
 8001a7c:	3301      	adds	r3, #1
 8001a7e:	61fb      	str	r3, [r7, #28]
 8001a80:	69fb      	ldr	r3, [r7, #28]
 8001a82:	2b0f      	cmp	r3, #15
 8001a84:	f67f ae86 	bls.w	8001794 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001a88:	bf00      	nop
 8001a8a:	bf00      	nop
 8001a8c:	3724      	adds	r7, #36	; 0x24
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr
 8001a96:	bf00      	nop
 8001a98:	40023800 	.word	0x40023800
 8001a9c:	40013800 	.word	0x40013800
 8001aa0:	40020000 	.word	0x40020000
 8001aa4:	40020400 	.word	0x40020400
 8001aa8:	40020800 	.word	0x40020800
 8001aac:	40020c00 	.word	0x40020c00
 8001ab0:	40021000 	.word	0x40021000
 8001ab4:	40021400 	.word	0x40021400
 8001ab8:	40021800 	.word	0x40021800
 8001abc:	40021c00 	.word	0x40021c00
 8001ac0:	40022000 	.word	0x40022000
 8001ac4:	40022400 	.word	0x40022400
 8001ac8:	40013c00 	.word	0x40013c00

08001acc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b083      	sub	sp, #12
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
 8001ad4:	460b      	mov	r3, r1
 8001ad6:	807b      	strh	r3, [r7, #2]
 8001ad8:	4613      	mov	r3, r2
 8001ada:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001adc:	787b      	ldrb	r3, [r7, #1]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d003      	beq.n	8001aea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ae2:	887a      	ldrh	r2, [r7, #2]
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001ae8:	e003      	b.n	8001af2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001aea:	887b      	ldrh	r3, [r7, #2]
 8001aec:	041a      	lsls	r2, r3, #16
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	619a      	str	r2, [r3, #24]
}
 8001af2:	bf00      	nop
 8001af4:	370c      	adds	r7, #12
 8001af6:	46bd      	mov	sp, r7
 8001af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afc:	4770      	bx	lr

08001afe <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001afe:	b480      	push	{r7}
 8001b00:	b085      	sub	sp, #20
 8001b02:	af00      	add	r7, sp, #0
 8001b04:	6078      	str	r0, [r7, #4]
 8001b06:	460b      	mov	r3, r1
 8001b08:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	695b      	ldr	r3, [r3, #20]
 8001b0e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001b10:	887a      	ldrh	r2, [r7, #2]
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	4013      	ands	r3, r2
 8001b16:	041a      	lsls	r2, r3, #16
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	43d9      	mvns	r1, r3
 8001b1c:	887b      	ldrh	r3, [r7, #2]
 8001b1e:	400b      	ands	r3, r1
 8001b20:	431a      	orrs	r2, r3
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	619a      	str	r2, [r3, #24]
}
 8001b26:	bf00      	nop
 8001b28:	3714      	adds	r7, #20
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr

08001b32 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001b32:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b34:	b08f      	sub	sp, #60	; 0x3c
 8001b36:	af0a      	add	r7, sp, #40	; 0x28
 8001b38:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d101      	bne.n	8001b44 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001b40:	2301      	movs	r3, #1
 8001b42:	e116      	b.n	8001d72 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8001b50:	b2db      	uxtb	r3, r3
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d106      	bne.n	8001b64 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	2200      	movs	r2, #0
 8001b5a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001b5e:	6878      	ldr	r0, [r7, #4]
 8001b60:	f7ff fafc 	bl	800115c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2203      	movs	r2, #3
 8001b68:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001b6c:	68bb      	ldr	r3, [r7, #8]
 8001b6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d102      	bne.n	8001b7e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	4618      	mov	r0, r3
 8001b84:	f002 fdb0 	bl	80046e8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	603b      	str	r3, [r7, #0]
 8001b8e:	687e      	ldr	r6, [r7, #4]
 8001b90:	466d      	mov	r5, sp
 8001b92:	f106 0410 	add.w	r4, r6, #16
 8001b96:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b98:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b9a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b9c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b9e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001ba2:	e885 0003 	stmia.w	r5, {r0, r1}
 8001ba6:	1d33      	adds	r3, r6, #4
 8001ba8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001baa:	6838      	ldr	r0, [r7, #0]
 8001bac:	f002 fd44 	bl	8004638 <USB_CoreInit>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d005      	beq.n	8001bc2 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	2202      	movs	r2, #2
 8001bba:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	e0d7      	b.n	8001d72 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	2100      	movs	r1, #0
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f002 fd9e 	bl	800470a <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001bce:	2300      	movs	r3, #0
 8001bd0:	73fb      	strb	r3, [r7, #15]
 8001bd2:	e04a      	b.n	8001c6a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001bd4:	7bfa      	ldrb	r2, [r7, #15]
 8001bd6:	6879      	ldr	r1, [r7, #4]
 8001bd8:	4613      	mov	r3, r2
 8001bda:	00db      	lsls	r3, r3, #3
 8001bdc:	4413      	add	r3, r2
 8001bde:	009b      	lsls	r3, r3, #2
 8001be0:	440b      	add	r3, r1
 8001be2:	333d      	adds	r3, #61	; 0x3d
 8001be4:	2201      	movs	r2, #1
 8001be6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001be8:	7bfa      	ldrb	r2, [r7, #15]
 8001bea:	6879      	ldr	r1, [r7, #4]
 8001bec:	4613      	mov	r3, r2
 8001bee:	00db      	lsls	r3, r3, #3
 8001bf0:	4413      	add	r3, r2
 8001bf2:	009b      	lsls	r3, r3, #2
 8001bf4:	440b      	add	r3, r1
 8001bf6:	333c      	adds	r3, #60	; 0x3c
 8001bf8:	7bfa      	ldrb	r2, [r7, #15]
 8001bfa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001bfc:	7bfa      	ldrb	r2, [r7, #15]
 8001bfe:	7bfb      	ldrb	r3, [r7, #15]
 8001c00:	b298      	uxth	r0, r3
 8001c02:	6879      	ldr	r1, [r7, #4]
 8001c04:	4613      	mov	r3, r2
 8001c06:	00db      	lsls	r3, r3, #3
 8001c08:	4413      	add	r3, r2
 8001c0a:	009b      	lsls	r3, r3, #2
 8001c0c:	440b      	add	r3, r1
 8001c0e:	3344      	adds	r3, #68	; 0x44
 8001c10:	4602      	mov	r2, r0
 8001c12:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001c14:	7bfa      	ldrb	r2, [r7, #15]
 8001c16:	6879      	ldr	r1, [r7, #4]
 8001c18:	4613      	mov	r3, r2
 8001c1a:	00db      	lsls	r3, r3, #3
 8001c1c:	4413      	add	r3, r2
 8001c1e:	009b      	lsls	r3, r3, #2
 8001c20:	440b      	add	r3, r1
 8001c22:	3340      	adds	r3, #64	; 0x40
 8001c24:	2200      	movs	r2, #0
 8001c26:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001c28:	7bfa      	ldrb	r2, [r7, #15]
 8001c2a:	6879      	ldr	r1, [r7, #4]
 8001c2c:	4613      	mov	r3, r2
 8001c2e:	00db      	lsls	r3, r3, #3
 8001c30:	4413      	add	r3, r2
 8001c32:	009b      	lsls	r3, r3, #2
 8001c34:	440b      	add	r3, r1
 8001c36:	3348      	adds	r3, #72	; 0x48
 8001c38:	2200      	movs	r2, #0
 8001c3a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001c3c:	7bfa      	ldrb	r2, [r7, #15]
 8001c3e:	6879      	ldr	r1, [r7, #4]
 8001c40:	4613      	mov	r3, r2
 8001c42:	00db      	lsls	r3, r3, #3
 8001c44:	4413      	add	r3, r2
 8001c46:	009b      	lsls	r3, r3, #2
 8001c48:	440b      	add	r3, r1
 8001c4a:	334c      	adds	r3, #76	; 0x4c
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001c50:	7bfa      	ldrb	r2, [r7, #15]
 8001c52:	6879      	ldr	r1, [r7, #4]
 8001c54:	4613      	mov	r3, r2
 8001c56:	00db      	lsls	r3, r3, #3
 8001c58:	4413      	add	r3, r2
 8001c5a:	009b      	lsls	r3, r3, #2
 8001c5c:	440b      	add	r3, r1
 8001c5e:	3354      	adds	r3, #84	; 0x54
 8001c60:	2200      	movs	r2, #0
 8001c62:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c64:	7bfb      	ldrb	r3, [r7, #15]
 8001c66:	3301      	adds	r3, #1
 8001c68:	73fb      	strb	r3, [r7, #15]
 8001c6a:	7bfa      	ldrb	r2, [r7, #15]
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	429a      	cmp	r2, r3
 8001c72:	d3af      	bcc.n	8001bd4 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c74:	2300      	movs	r3, #0
 8001c76:	73fb      	strb	r3, [r7, #15]
 8001c78:	e044      	b.n	8001d04 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001c7a:	7bfa      	ldrb	r2, [r7, #15]
 8001c7c:	6879      	ldr	r1, [r7, #4]
 8001c7e:	4613      	mov	r3, r2
 8001c80:	00db      	lsls	r3, r3, #3
 8001c82:	4413      	add	r3, r2
 8001c84:	009b      	lsls	r3, r3, #2
 8001c86:	440b      	add	r3, r1
 8001c88:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001c90:	7bfa      	ldrb	r2, [r7, #15]
 8001c92:	6879      	ldr	r1, [r7, #4]
 8001c94:	4613      	mov	r3, r2
 8001c96:	00db      	lsls	r3, r3, #3
 8001c98:	4413      	add	r3, r2
 8001c9a:	009b      	lsls	r3, r3, #2
 8001c9c:	440b      	add	r3, r1
 8001c9e:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8001ca2:	7bfa      	ldrb	r2, [r7, #15]
 8001ca4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001ca6:	7bfa      	ldrb	r2, [r7, #15]
 8001ca8:	6879      	ldr	r1, [r7, #4]
 8001caa:	4613      	mov	r3, r2
 8001cac:	00db      	lsls	r3, r3, #3
 8001cae:	4413      	add	r3, r2
 8001cb0:	009b      	lsls	r3, r3, #2
 8001cb2:	440b      	add	r3, r1
 8001cb4:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8001cb8:	2200      	movs	r2, #0
 8001cba:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001cbc:	7bfa      	ldrb	r2, [r7, #15]
 8001cbe:	6879      	ldr	r1, [r7, #4]
 8001cc0:	4613      	mov	r3, r2
 8001cc2:	00db      	lsls	r3, r3, #3
 8001cc4:	4413      	add	r3, r2
 8001cc6:	009b      	lsls	r3, r3, #2
 8001cc8:	440b      	add	r3, r1
 8001cca:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8001cce:	2200      	movs	r2, #0
 8001cd0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001cd2:	7bfa      	ldrb	r2, [r7, #15]
 8001cd4:	6879      	ldr	r1, [r7, #4]
 8001cd6:	4613      	mov	r3, r2
 8001cd8:	00db      	lsls	r3, r3, #3
 8001cda:	4413      	add	r3, r2
 8001cdc:	009b      	lsls	r3, r3, #2
 8001cde:	440b      	add	r3, r1
 8001ce0:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001ce8:	7bfa      	ldrb	r2, [r7, #15]
 8001cea:	6879      	ldr	r1, [r7, #4]
 8001cec:	4613      	mov	r3, r2
 8001cee:	00db      	lsls	r3, r3, #3
 8001cf0:	4413      	add	r3, r2
 8001cf2:	009b      	lsls	r3, r3, #2
 8001cf4:	440b      	add	r3, r1
 8001cf6:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001cfe:	7bfb      	ldrb	r3, [r7, #15]
 8001d00:	3301      	adds	r3, #1
 8001d02:	73fb      	strb	r3, [r7, #15]
 8001d04:	7bfa      	ldrb	r2, [r7, #15]
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	429a      	cmp	r2, r3
 8001d0c:	d3b5      	bcc.n	8001c7a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	603b      	str	r3, [r7, #0]
 8001d14:	687e      	ldr	r6, [r7, #4]
 8001d16:	466d      	mov	r5, sp
 8001d18:	f106 0410 	add.w	r4, r6, #16
 8001d1c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d1e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d20:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d22:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d24:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001d28:	e885 0003 	stmia.w	r5, {r0, r1}
 8001d2c:	1d33      	adds	r3, r6, #4
 8001d2e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d30:	6838      	ldr	r0, [r7, #0]
 8001d32:	f002 fd37 	bl	80047a4 <USB_DevInit>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d005      	beq.n	8001d48 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2202      	movs	r2, #2
 8001d40:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8001d44:	2301      	movs	r3, #1
 8001d46:	e014      	b.n	8001d72 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2201      	movs	r2, #1
 8001d54:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d5c:	2b01      	cmp	r3, #1
 8001d5e:	d102      	bne.n	8001d66 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001d60:	6878      	ldr	r0, [r7, #4]
 8001d62:	f000 f80b 	bl	8001d7c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f002 fef5 	bl	8004b5a <USB_DevDisconnect>

  return HAL_OK;
 8001d70:	2300      	movs	r3, #0
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	3714      	adds	r7, #20
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08001d7c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	b085      	sub	sp, #20
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2201      	movs	r2, #1
 8001d8e:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2200      	movs	r2, #0
 8001d96:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	699b      	ldr	r3, [r3, #24]
 8001d9e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001daa:	4b05      	ldr	r3, [pc, #20]	; (8001dc0 <HAL_PCDEx_ActivateLPM+0x44>)
 8001dac:	4313      	orrs	r3, r2
 8001dae:	68fa      	ldr	r2, [r7, #12]
 8001db0:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8001db2:	2300      	movs	r3, #0
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	3714      	adds	r7, #20
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr
 8001dc0:	10000003 	.word	0x10000003

08001dc4 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001dc8:	4b05      	ldr	r3, [pc, #20]	; (8001de0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a04      	ldr	r2, [pc, #16]	; (8001de0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001dce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dd2:	6013      	str	r3, [r2, #0]
}
 8001dd4:	bf00      	nop
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ddc:	4770      	bx	lr
 8001dde:	bf00      	nop
 8001de0:	40007000 	.word	0x40007000

08001de4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b082      	sub	sp, #8
 8001de8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8001dea:	2300      	movs	r3, #0
 8001dec:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001dee:	4b23      	ldr	r3, [pc, #140]	; (8001e7c <HAL_PWREx_EnableOverDrive+0x98>)
 8001df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df2:	4a22      	ldr	r2, [pc, #136]	; (8001e7c <HAL_PWREx_EnableOverDrive+0x98>)
 8001df4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001df8:	6413      	str	r3, [r2, #64]	; 0x40
 8001dfa:	4b20      	ldr	r3, [pc, #128]	; (8001e7c <HAL_PWREx_EnableOverDrive+0x98>)
 8001dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e02:	603b      	str	r3, [r7, #0]
 8001e04:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001e06:	4b1e      	ldr	r3, [pc, #120]	; (8001e80 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a1d      	ldr	r2, [pc, #116]	; (8001e80 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001e0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e10:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001e12:	f7ff fb99 	bl	8001548 <HAL_GetTick>
 8001e16:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001e18:	e009      	b.n	8001e2e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001e1a:	f7ff fb95 	bl	8001548 <HAL_GetTick>
 8001e1e:	4602      	mov	r2, r0
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	1ad3      	subs	r3, r2, r3
 8001e24:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001e28:	d901      	bls.n	8001e2e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8001e2a:	2303      	movs	r3, #3
 8001e2c:	e022      	b.n	8001e74 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001e2e:	4b14      	ldr	r3, [pc, #80]	; (8001e80 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e3a:	d1ee      	bne.n	8001e1a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001e3c:	4b10      	ldr	r3, [pc, #64]	; (8001e80 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4a0f      	ldr	r2, [pc, #60]	; (8001e80 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001e42:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e46:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001e48:	f7ff fb7e 	bl	8001548 <HAL_GetTick>
 8001e4c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001e4e:	e009      	b.n	8001e64 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001e50:	f7ff fb7a 	bl	8001548 <HAL_GetTick>
 8001e54:	4602      	mov	r2, r0
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	1ad3      	subs	r3, r2, r3
 8001e5a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001e5e:	d901      	bls.n	8001e64 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8001e60:	2303      	movs	r3, #3
 8001e62:	e007      	b.n	8001e74 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001e64:	4b06      	ldr	r3, [pc, #24]	; (8001e80 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e6c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001e70:	d1ee      	bne.n	8001e50 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8001e72:	2300      	movs	r3, #0
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	3708      	adds	r7, #8
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	40023800 	.word	0x40023800
 8001e80:	40007000 	.word	0x40007000

08001e84 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b086      	sub	sp, #24
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d101      	bne.n	8001e9a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8001e96:	2301      	movs	r3, #1
 8001e98:	e29b      	b.n	80023d2 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f003 0301 	and.w	r3, r3, #1
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	f000 8087 	beq.w	8001fb6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ea8:	4b96      	ldr	r3, [pc, #600]	; (8002104 <HAL_RCC_OscConfig+0x280>)
 8001eaa:	689b      	ldr	r3, [r3, #8]
 8001eac:	f003 030c 	and.w	r3, r3, #12
 8001eb0:	2b04      	cmp	r3, #4
 8001eb2:	d00c      	beq.n	8001ece <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001eb4:	4b93      	ldr	r3, [pc, #588]	; (8002104 <HAL_RCC_OscConfig+0x280>)
 8001eb6:	689b      	ldr	r3, [r3, #8]
 8001eb8:	f003 030c 	and.w	r3, r3, #12
 8001ebc:	2b08      	cmp	r3, #8
 8001ebe:	d112      	bne.n	8001ee6 <HAL_RCC_OscConfig+0x62>
 8001ec0:	4b90      	ldr	r3, [pc, #576]	; (8002104 <HAL_RCC_OscConfig+0x280>)
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ec8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001ecc:	d10b      	bne.n	8001ee6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ece:	4b8d      	ldr	r3, [pc, #564]	; (8002104 <HAL_RCC_OscConfig+0x280>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d06c      	beq.n	8001fb4 <HAL_RCC_OscConfig+0x130>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d168      	bne.n	8001fb4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	e275      	b.n	80023d2 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001eee:	d106      	bne.n	8001efe <HAL_RCC_OscConfig+0x7a>
 8001ef0:	4b84      	ldr	r3, [pc, #528]	; (8002104 <HAL_RCC_OscConfig+0x280>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4a83      	ldr	r2, [pc, #524]	; (8002104 <HAL_RCC_OscConfig+0x280>)
 8001ef6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001efa:	6013      	str	r3, [r2, #0]
 8001efc:	e02e      	b.n	8001f5c <HAL_RCC_OscConfig+0xd8>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d10c      	bne.n	8001f20 <HAL_RCC_OscConfig+0x9c>
 8001f06:	4b7f      	ldr	r3, [pc, #508]	; (8002104 <HAL_RCC_OscConfig+0x280>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4a7e      	ldr	r2, [pc, #504]	; (8002104 <HAL_RCC_OscConfig+0x280>)
 8001f0c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f10:	6013      	str	r3, [r2, #0]
 8001f12:	4b7c      	ldr	r3, [pc, #496]	; (8002104 <HAL_RCC_OscConfig+0x280>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a7b      	ldr	r2, [pc, #492]	; (8002104 <HAL_RCC_OscConfig+0x280>)
 8001f18:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f1c:	6013      	str	r3, [r2, #0]
 8001f1e:	e01d      	b.n	8001f5c <HAL_RCC_OscConfig+0xd8>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f28:	d10c      	bne.n	8001f44 <HAL_RCC_OscConfig+0xc0>
 8001f2a:	4b76      	ldr	r3, [pc, #472]	; (8002104 <HAL_RCC_OscConfig+0x280>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a75      	ldr	r2, [pc, #468]	; (8002104 <HAL_RCC_OscConfig+0x280>)
 8001f30:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f34:	6013      	str	r3, [r2, #0]
 8001f36:	4b73      	ldr	r3, [pc, #460]	; (8002104 <HAL_RCC_OscConfig+0x280>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4a72      	ldr	r2, [pc, #456]	; (8002104 <HAL_RCC_OscConfig+0x280>)
 8001f3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f40:	6013      	str	r3, [r2, #0]
 8001f42:	e00b      	b.n	8001f5c <HAL_RCC_OscConfig+0xd8>
 8001f44:	4b6f      	ldr	r3, [pc, #444]	; (8002104 <HAL_RCC_OscConfig+0x280>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a6e      	ldr	r2, [pc, #440]	; (8002104 <HAL_RCC_OscConfig+0x280>)
 8001f4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f4e:	6013      	str	r3, [r2, #0]
 8001f50:	4b6c      	ldr	r3, [pc, #432]	; (8002104 <HAL_RCC_OscConfig+0x280>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a6b      	ldr	r2, [pc, #428]	; (8002104 <HAL_RCC_OscConfig+0x280>)
 8001f56:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f5a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d013      	beq.n	8001f8c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f64:	f7ff faf0 	bl	8001548 <HAL_GetTick>
 8001f68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f6a:	e008      	b.n	8001f7e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f6c:	f7ff faec 	bl	8001548 <HAL_GetTick>
 8001f70:	4602      	mov	r2, r0
 8001f72:	693b      	ldr	r3, [r7, #16]
 8001f74:	1ad3      	subs	r3, r2, r3
 8001f76:	2b64      	cmp	r3, #100	; 0x64
 8001f78:	d901      	bls.n	8001f7e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001f7a:	2303      	movs	r3, #3
 8001f7c:	e229      	b.n	80023d2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f7e:	4b61      	ldr	r3, [pc, #388]	; (8002104 <HAL_RCC_OscConfig+0x280>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d0f0      	beq.n	8001f6c <HAL_RCC_OscConfig+0xe8>
 8001f8a:	e014      	b.n	8001fb6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f8c:	f7ff fadc 	bl	8001548 <HAL_GetTick>
 8001f90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f92:	e008      	b.n	8001fa6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f94:	f7ff fad8 	bl	8001548 <HAL_GetTick>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	1ad3      	subs	r3, r2, r3
 8001f9e:	2b64      	cmp	r3, #100	; 0x64
 8001fa0:	d901      	bls.n	8001fa6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	e215      	b.n	80023d2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fa6:	4b57      	ldr	r3, [pc, #348]	; (8002104 <HAL_RCC_OscConfig+0x280>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d1f0      	bne.n	8001f94 <HAL_RCC_OscConfig+0x110>
 8001fb2:	e000      	b.n	8001fb6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fb4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f003 0302 	and.w	r3, r3, #2
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d069      	beq.n	8002096 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001fc2:	4b50      	ldr	r3, [pc, #320]	; (8002104 <HAL_RCC_OscConfig+0x280>)
 8001fc4:	689b      	ldr	r3, [r3, #8]
 8001fc6:	f003 030c 	and.w	r3, r3, #12
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d00b      	beq.n	8001fe6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001fce:	4b4d      	ldr	r3, [pc, #308]	; (8002104 <HAL_RCC_OscConfig+0x280>)
 8001fd0:	689b      	ldr	r3, [r3, #8]
 8001fd2:	f003 030c 	and.w	r3, r3, #12
 8001fd6:	2b08      	cmp	r3, #8
 8001fd8:	d11c      	bne.n	8002014 <HAL_RCC_OscConfig+0x190>
 8001fda:	4b4a      	ldr	r3, [pc, #296]	; (8002104 <HAL_RCC_OscConfig+0x280>)
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d116      	bne.n	8002014 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fe6:	4b47      	ldr	r3, [pc, #284]	; (8002104 <HAL_RCC_OscConfig+0x280>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f003 0302 	and.w	r3, r3, #2
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d005      	beq.n	8001ffe <HAL_RCC_OscConfig+0x17a>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	68db      	ldr	r3, [r3, #12]
 8001ff6:	2b01      	cmp	r3, #1
 8001ff8:	d001      	beq.n	8001ffe <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	e1e9      	b.n	80023d2 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ffe:	4b41      	ldr	r3, [pc, #260]	; (8002104 <HAL_RCC_OscConfig+0x280>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	691b      	ldr	r3, [r3, #16]
 800200a:	00db      	lsls	r3, r3, #3
 800200c:	493d      	ldr	r1, [pc, #244]	; (8002104 <HAL_RCC_OscConfig+0x280>)
 800200e:	4313      	orrs	r3, r2
 8002010:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002012:	e040      	b.n	8002096 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	68db      	ldr	r3, [r3, #12]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d023      	beq.n	8002064 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800201c:	4b39      	ldr	r3, [pc, #228]	; (8002104 <HAL_RCC_OscConfig+0x280>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a38      	ldr	r2, [pc, #224]	; (8002104 <HAL_RCC_OscConfig+0x280>)
 8002022:	f043 0301 	orr.w	r3, r3, #1
 8002026:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002028:	f7ff fa8e 	bl	8001548 <HAL_GetTick>
 800202c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800202e:	e008      	b.n	8002042 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002030:	f7ff fa8a 	bl	8001548 <HAL_GetTick>
 8002034:	4602      	mov	r2, r0
 8002036:	693b      	ldr	r3, [r7, #16]
 8002038:	1ad3      	subs	r3, r2, r3
 800203a:	2b02      	cmp	r3, #2
 800203c:	d901      	bls.n	8002042 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800203e:	2303      	movs	r3, #3
 8002040:	e1c7      	b.n	80023d2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002042:	4b30      	ldr	r3, [pc, #192]	; (8002104 <HAL_RCC_OscConfig+0x280>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f003 0302 	and.w	r3, r3, #2
 800204a:	2b00      	cmp	r3, #0
 800204c:	d0f0      	beq.n	8002030 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800204e:	4b2d      	ldr	r3, [pc, #180]	; (8002104 <HAL_RCC_OscConfig+0x280>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	691b      	ldr	r3, [r3, #16]
 800205a:	00db      	lsls	r3, r3, #3
 800205c:	4929      	ldr	r1, [pc, #164]	; (8002104 <HAL_RCC_OscConfig+0x280>)
 800205e:	4313      	orrs	r3, r2
 8002060:	600b      	str	r3, [r1, #0]
 8002062:	e018      	b.n	8002096 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002064:	4b27      	ldr	r3, [pc, #156]	; (8002104 <HAL_RCC_OscConfig+0x280>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a26      	ldr	r2, [pc, #152]	; (8002104 <HAL_RCC_OscConfig+0x280>)
 800206a:	f023 0301 	bic.w	r3, r3, #1
 800206e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002070:	f7ff fa6a 	bl	8001548 <HAL_GetTick>
 8002074:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002076:	e008      	b.n	800208a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002078:	f7ff fa66 	bl	8001548 <HAL_GetTick>
 800207c:	4602      	mov	r2, r0
 800207e:	693b      	ldr	r3, [r7, #16]
 8002080:	1ad3      	subs	r3, r2, r3
 8002082:	2b02      	cmp	r3, #2
 8002084:	d901      	bls.n	800208a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002086:	2303      	movs	r3, #3
 8002088:	e1a3      	b.n	80023d2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800208a:	4b1e      	ldr	r3, [pc, #120]	; (8002104 <HAL_RCC_OscConfig+0x280>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f003 0302 	and.w	r3, r3, #2
 8002092:	2b00      	cmp	r3, #0
 8002094:	d1f0      	bne.n	8002078 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f003 0308 	and.w	r3, r3, #8
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d038      	beq.n	8002114 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	695b      	ldr	r3, [r3, #20]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d019      	beq.n	80020de <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020aa:	4b16      	ldr	r3, [pc, #88]	; (8002104 <HAL_RCC_OscConfig+0x280>)
 80020ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80020ae:	4a15      	ldr	r2, [pc, #84]	; (8002104 <HAL_RCC_OscConfig+0x280>)
 80020b0:	f043 0301 	orr.w	r3, r3, #1
 80020b4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020b6:	f7ff fa47 	bl	8001548 <HAL_GetTick>
 80020ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020bc:	e008      	b.n	80020d0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020be:	f7ff fa43 	bl	8001548 <HAL_GetTick>
 80020c2:	4602      	mov	r2, r0
 80020c4:	693b      	ldr	r3, [r7, #16]
 80020c6:	1ad3      	subs	r3, r2, r3
 80020c8:	2b02      	cmp	r3, #2
 80020ca:	d901      	bls.n	80020d0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80020cc:	2303      	movs	r3, #3
 80020ce:	e180      	b.n	80023d2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020d0:	4b0c      	ldr	r3, [pc, #48]	; (8002104 <HAL_RCC_OscConfig+0x280>)
 80020d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80020d4:	f003 0302 	and.w	r3, r3, #2
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d0f0      	beq.n	80020be <HAL_RCC_OscConfig+0x23a>
 80020dc:	e01a      	b.n	8002114 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020de:	4b09      	ldr	r3, [pc, #36]	; (8002104 <HAL_RCC_OscConfig+0x280>)
 80020e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80020e2:	4a08      	ldr	r2, [pc, #32]	; (8002104 <HAL_RCC_OscConfig+0x280>)
 80020e4:	f023 0301 	bic.w	r3, r3, #1
 80020e8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020ea:	f7ff fa2d 	bl	8001548 <HAL_GetTick>
 80020ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020f0:	e00a      	b.n	8002108 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020f2:	f7ff fa29 	bl	8001548 <HAL_GetTick>
 80020f6:	4602      	mov	r2, r0
 80020f8:	693b      	ldr	r3, [r7, #16]
 80020fa:	1ad3      	subs	r3, r2, r3
 80020fc:	2b02      	cmp	r3, #2
 80020fe:	d903      	bls.n	8002108 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002100:	2303      	movs	r3, #3
 8002102:	e166      	b.n	80023d2 <HAL_RCC_OscConfig+0x54e>
 8002104:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002108:	4b92      	ldr	r3, [pc, #584]	; (8002354 <HAL_RCC_OscConfig+0x4d0>)
 800210a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800210c:	f003 0302 	and.w	r3, r3, #2
 8002110:	2b00      	cmp	r3, #0
 8002112:	d1ee      	bne.n	80020f2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f003 0304 	and.w	r3, r3, #4
 800211c:	2b00      	cmp	r3, #0
 800211e:	f000 80a4 	beq.w	800226a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002122:	4b8c      	ldr	r3, [pc, #560]	; (8002354 <HAL_RCC_OscConfig+0x4d0>)
 8002124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002126:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800212a:	2b00      	cmp	r3, #0
 800212c:	d10d      	bne.n	800214a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800212e:	4b89      	ldr	r3, [pc, #548]	; (8002354 <HAL_RCC_OscConfig+0x4d0>)
 8002130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002132:	4a88      	ldr	r2, [pc, #544]	; (8002354 <HAL_RCC_OscConfig+0x4d0>)
 8002134:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002138:	6413      	str	r3, [r2, #64]	; 0x40
 800213a:	4b86      	ldr	r3, [pc, #536]	; (8002354 <HAL_RCC_OscConfig+0x4d0>)
 800213c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800213e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002142:	60bb      	str	r3, [r7, #8]
 8002144:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002146:	2301      	movs	r3, #1
 8002148:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800214a:	4b83      	ldr	r3, [pc, #524]	; (8002358 <HAL_RCC_OscConfig+0x4d4>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002152:	2b00      	cmp	r3, #0
 8002154:	d118      	bne.n	8002188 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002156:	4b80      	ldr	r3, [pc, #512]	; (8002358 <HAL_RCC_OscConfig+0x4d4>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	4a7f      	ldr	r2, [pc, #508]	; (8002358 <HAL_RCC_OscConfig+0x4d4>)
 800215c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002160:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002162:	f7ff f9f1 	bl	8001548 <HAL_GetTick>
 8002166:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002168:	e008      	b.n	800217c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800216a:	f7ff f9ed 	bl	8001548 <HAL_GetTick>
 800216e:	4602      	mov	r2, r0
 8002170:	693b      	ldr	r3, [r7, #16]
 8002172:	1ad3      	subs	r3, r2, r3
 8002174:	2b64      	cmp	r3, #100	; 0x64
 8002176:	d901      	bls.n	800217c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002178:	2303      	movs	r3, #3
 800217a:	e12a      	b.n	80023d2 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800217c:	4b76      	ldr	r3, [pc, #472]	; (8002358 <HAL_RCC_OscConfig+0x4d4>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002184:	2b00      	cmp	r3, #0
 8002186:	d0f0      	beq.n	800216a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	689b      	ldr	r3, [r3, #8]
 800218c:	2b01      	cmp	r3, #1
 800218e:	d106      	bne.n	800219e <HAL_RCC_OscConfig+0x31a>
 8002190:	4b70      	ldr	r3, [pc, #448]	; (8002354 <HAL_RCC_OscConfig+0x4d0>)
 8002192:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002194:	4a6f      	ldr	r2, [pc, #444]	; (8002354 <HAL_RCC_OscConfig+0x4d0>)
 8002196:	f043 0301 	orr.w	r3, r3, #1
 800219a:	6713      	str	r3, [r2, #112]	; 0x70
 800219c:	e02d      	b.n	80021fa <HAL_RCC_OscConfig+0x376>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	689b      	ldr	r3, [r3, #8]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d10c      	bne.n	80021c0 <HAL_RCC_OscConfig+0x33c>
 80021a6:	4b6b      	ldr	r3, [pc, #428]	; (8002354 <HAL_RCC_OscConfig+0x4d0>)
 80021a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021aa:	4a6a      	ldr	r2, [pc, #424]	; (8002354 <HAL_RCC_OscConfig+0x4d0>)
 80021ac:	f023 0301 	bic.w	r3, r3, #1
 80021b0:	6713      	str	r3, [r2, #112]	; 0x70
 80021b2:	4b68      	ldr	r3, [pc, #416]	; (8002354 <HAL_RCC_OscConfig+0x4d0>)
 80021b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021b6:	4a67      	ldr	r2, [pc, #412]	; (8002354 <HAL_RCC_OscConfig+0x4d0>)
 80021b8:	f023 0304 	bic.w	r3, r3, #4
 80021bc:	6713      	str	r3, [r2, #112]	; 0x70
 80021be:	e01c      	b.n	80021fa <HAL_RCC_OscConfig+0x376>
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	689b      	ldr	r3, [r3, #8]
 80021c4:	2b05      	cmp	r3, #5
 80021c6:	d10c      	bne.n	80021e2 <HAL_RCC_OscConfig+0x35e>
 80021c8:	4b62      	ldr	r3, [pc, #392]	; (8002354 <HAL_RCC_OscConfig+0x4d0>)
 80021ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021cc:	4a61      	ldr	r2, [pc, #388]	; (8002354 <HAL_RCC_OscConfig+0x4d0>)
 80021ce:	f043 0304 	orr.w	r3, r3, #4
 80021d2:	6713      	str	r3, [r2, #112]	; 0x70
 80021d4:	4b5f      	ldr	r3, [pc, #380]	; (8002354 <HAL_RCC_OscConfig+0x4d0>)
 80021d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021d8:	4a5e      	ldr	r2, [pc, #376]	; (8002354 <HAL_RCC_OscConfig+0x4d0>)
 80021da:	f043 0301 	orr.w	r3, r3, #1
 80021de:	6713      	str	r3, [r2, #112]	; 0x70
 80021e0:	e00b      	b.n	80021fa <HAL_RCC_OscConfig+0x376>
 80021e2:	4b5c      	ldr	r3, [pc, #368]	; (8002354 <HAL_RCC_OscConfig+0x4d0>)
 80021e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021e6:	4a5b      	ldr	r2, [pc, #364]	; (8002354 <HAL_RCC_OscConfig+0x4d0>)
 80021e8:	f023 0301 	bic.w	r3, r3, #1
 80021ec:	6713      	str	r3, [r2, #112]	; 0x70
 80021ee:	4b59      	ldr	r3, [pc, #356]	; (8002354 <HAL_RCC_OscConfig+0x4d0>)
 80021f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021f2:	4a58      	ldr	r2, [pc, #352]	; (8002354 <HAL_RCC_OscConfig+0x4d0>)
 80021f4:	f023 0304 	bic.w	r3, r3, #4
 80021f8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	689b      	ldr	r3, [r3, #8]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d015      	beq.n	800222e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002202:	f7ff f9a1 	bl	8001548 <HAL_GetTick>
 8002206:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002208:	e00a      	b.n	8002220 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800220a:	f7ff f99d 	bl	8001548 <HAL_GetTick>
 800220e:	4602      	mov	r2, r0
 8002210:	693b      	ldr	r3, [r7, #16]
 8002212:	1ad3      	subs	r3, r2, r3
 8002214:	f241 3288 	movw	r2, #5000	; 0x1388
 8002218:	4293      	cmp	r3, r2
 800221a:	d901      	bls.n	8002220 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800221c:	2303      	movs	r3, #3
 800221e:	e0d8      	b.n	80023d2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002220:	4b4c      	ldr	r3, [pc, #304]	; (8002354 <HAL_RCC_OscConfig+0x4d0>)
 8002222:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002224:	f003 0302 	and.w	r3, r3, #2
 8002228:	2b00      	cmp	r3, #0
 800222a:	d0ee      	beq.n	800220a <HAL_RCC_OscConfig+0x386>
 800222c:	e014      	b.n	8002258 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800222e:	f7ff f98b 	bl	8001548 <HAL_GetTick>
 8002232:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002234:	e00a      	b.n	800224c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002236:	f7ff f987 	bl	8001548 <HAL_GetTick>
 800223a:	4602      	mov	r2, r0
 800223c:	693b      	ldr	r3, [r7, #16]
 800223e:	1ad3      	subs	r3, r2, r3
 8002240:	f241 3288 	movw	r2, #5000	; 0x1388
 8002244:	4293      	cmp	r3, r2
 8002246:	d901      	bls.n	800224c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002248:	2303      	movs	r3, #3
 800224a:	e0c2      	b.n	80023d2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800224c:	4b41      	ldr	r3, [pc, #260]	; (8002354 <HAL_RCC_OscConfig+0x4d0>)
 800224e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002250:	f003 0302 	and.w	r3, r3, #2
 8002254:	2b00      	cmp	r3, #0
 8002256:	d1ee      	bne.n	8002236 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002258:	7dfb      	ldrb	r3, [r7, #23]
 800225a:	2b01      	cmp	r3, #1
 800225c:	d105      	bne.n	800226a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800225e:	4b3d      	ldr	r3, [pc, #244]	; (8002354 <HAL_RCC_OscConfig+0x4d0>)
 8002260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002262:	4a3c      	ldr	r2, [pc, #240]	; (8002354 <HAL_RCC_OscConfig+0x4d0>)
 8002264:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002268:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	699b      	ldr	r3, [r3, #24]
 800226e:	2b00      	cmp	r3, #0
 8002270:	f000 80ae 	beq.w	80023d0 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002274:	4b37      	ldr	r3, [pc, #220]	; (8002354 <HAL_RCC_OscConfig+0x4d0>)
 8002276:	689b      	ldr	r3, [r3, #8]
 8002278:	f003 030c 	and.w	r3, r3, #12
 800227c:	2b08      	cmp	r3, #8
 800227e:	d06d      	beq.n	800235c <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	699b      	ldr	r3, [r3, #24]
 8002284:	2b02      	cmp	r3, #2
 8002286:	d14b      	bne.n	8002320 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002288:	4b32      	ldr	r3, [pc, #200]	; (8002354 <HAL_RCC_OscConfig+0x4d0>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a31      	ldr	r2, [pc, #196]	; (8002354 <HAL_RCC_OscConfig+0x4d0>)
 800228e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002292:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002294:	f7ff f958 	bl	8001548 <HAL_GetTick>
 8002298:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800229a:	e008      	b.n	80022ae <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800229c:	f7ff f954 	bl	8001548 <HAL_GetTick>
 80022a0:	4602      	mov	r2, r0
 80022a2:	693b      	ldr	r3, [r7, #16]
 80022a4:	1ad3      	subs	r3, r2, r3
 80022a6:	2b02      	cmp	r3, #2
 80022a8:	d901      	bls.n	80022ae <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80022aa:	2303      	movs	r3, #3
 80022ac:	e091      	b.n	80023d2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022ae:	4b29      	ldr	r3, [pc, #164]	; (8002354 <HAL_RCC_OscConfig+0x4d0>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d1f0      	bne.n	800229c <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	69da      	ldr	r2, [r3, #28]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6a1b      	ldr	r3, [r3, #32]
 80022c2:	431a      	orrs	r2, r3
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022c8:	019b      	lsls	r3, r3, #6
 80022ca:	431a      	orrs	r2, r3
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022d0:	085b      	lsrs	r3, r3, #1
 80022d2:	3b01      	subs	r3, #1
 80022d4:	041b      	lsls	r3, r3, #16
 80022d6:	431a      	orrs	r2, r3
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022dc:	061b      	lsls	r3, r3, #24
 80022de:	431a      	orrs	r2, r3
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022e4:	071b      	lsls	r3, r3, #28
 80022e6:	491b      	ldr	r1, [pc, #108]	; (8002354 <HAL_RCC_OscConfig+0x4d0>)
 80022e8:	4313      	orrs	r3, r2
 80022ea:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022ec:	4b19      	ldr	r3, [pc, #100]	; (8002354 <HAL_RCC_OscConfig+0x4d0>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a18      	ldr	r2, [pc, #96]	; (8002354 <HAL_RCC_OscConfig+0x4d0>)
 80022f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80022f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022f8:	f7ff f926 	bl	8001548 <HAL_GetTick>
 80022fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022fe:	e008      	b.n	8002312 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002300:	f7ff f922 	bl	8001548 <HAL_GetTick>
 8002304:	4602      	mov	r2, r0
 8002306:	693b      	ldr	r3, [r7, #16]
 8002308:	1ad3      	subs	r3, r2, r3
 800230a:	2b02      	cmp	r3, #2
 800230c:	d901      	bls.n	8002312 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800230e:	2303      	movs	r3, #3
 8002310:	e05f      	b.n	80023d2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002312:	4b10      	ldr	r3, [pc, #64]	; (8002354 <HAL_RCC_OscConfig+0x4d0>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800231a:	2b00      	cmp	r3, #0
 800231c:	d0f0      	beq.n	8002300 <HAL_RCC_OscConfig+0x47c>
 800231e:	e057      	b.n	80023d0 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002320:	4b0c      	ldr	r3, [pc, #48]	; (8002354 <HAL_RCC_OscConfig+0x4d0>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a0b      	ldr	r2, [pc, #44]	; (8002354 <HAL_RCC_OscConfig+0x4d0>)
 8002326:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800232a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800232c:	f7ff f90c 	bl	8001548 <HAL_GetTick>
 8002330:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002332:	e008      	b.n	8002346 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002334:	f7ff f908 	bl	8001548 <HAL_GetTick>
 8002338:	4602      	mov	r2, r0
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	1ad3      	subs	r3, r2, r3
 800233e:	2b02      	cmp	r3, #2
 8002340:	d901      	bls.n	8002346 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8002342:	2303      	movs	r3, #3
 8002344:	e045      	b.n	80023d2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002346:	4b03      	ldr	r3, [pc, #12]	; (8002354 <HAL_RCC_OscConfig+0x4d0>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800234e:	2b00      	cmp	r3, #0
 8002350:	d1f0      	bne.n	8002334 <HAL_RCC_OscConfig+0x4b0>
 8002352:	e03d      	b.n	80023d0 <HAL_RCC_OscConfig+0x54c>
 8002354:	40023800 	.word	0x40023800
 8002358:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800235c:	4b1f      	ldr	r3, [pc, #124]	; (80023dc <HAL_RCC_OscConfig+0x558>)
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	699b      	ldr	r3, [r3, #24]
 8002366:	2b01      	cmp	r3, #1
 8002368:	d030      	beq.n	80023cc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002374:	429a      	cmp	r2, r3
 8002376:	d129      	bne.n	80023cc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002382:	429a      	cmp	r2, r3
 8002384:	d122      	bne.n	80023cc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002386:	68fa      	ldr	r2, [r7, #12]
 8002388:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800238c:	4013      	ands	r3, r2
 800238e:	687a      	ldr	r2, [r7, #4]
 8002390:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002392:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002394:	4293      	cmp	r3, r2
 8002396:	d119      	bne.n	80023cc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023a2:	085b      	lsrs	r3, r3, #1
 80023a4:	3b01      	subs	r3, #1
 80023a6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80023a8:	429a      	cmp	r2, r3
 80023aa:	d10f      	bne.n	80023cc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023b6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80023b8:	429a      	cmp	r2, r3
 80023ba:	d107      	bne.n	80023cc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023c6:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80023c8:	429a      	cmp	r2, r3
 80023ca:	d001      	beq.n	80023d0 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80023cc:	2301      	movs	r3, #1
 80023ce:	e000      	b.n	80023d2 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80023d0:	2300      	movs	r3, #0
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	3718      	adds	r7, #24
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	40023800 	.word	0x40023800

080023e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b084      	sub	sp, #16
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
 80023e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80023ea:	2300      	movs	r3, #0
 80023ec:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d101      	bne.n	80023f8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80023f4:	2301      	movs	r3, #1
 80023f6:	e0d0      	b.n	800259a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80023f8:	4b6a      	ldr	r3, [pc, #424]	; (80025a4 <HAL_RCC_ClockConfig+0x1c4>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f003 030f 	and.w	r3, r3, #15
 8002400:	683a      	ldr	r2, [r7, #0]
 8002402:	429a      	cmp	r2, r3
 8002404:	d910      	bls.n	8002428 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002406:	4b67      	ldr	r3, [pc, #412]	; (80025a4 <HAL_RCC_ClockConfig+0x1c4>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f023 020f 	bic.w	r2, r3, #15
 800240e:	4965      	ldr	r1, [pc, #404]	; (80025a4 <HAL_RCC_ClockConfig+0x1c4>)
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	4313      	orrs	r3, r2
 8002414:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002416:	4b63      	ldr	r3, [pc, #396]	; (80025a4 <HAL_RCC_ClockConfig+0x1c4>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f003 030f 	and.w	r3, r3, #15
 800241e:	683a      	ldr	r2, [r7, #0]
 8002420:	429a      	cmp	r2, r3
 8002422:	d001      	beq.n	8002428 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002424:	2301      	movs	r3, #1
 8002426:	e0b8      	b.n	800259a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f003 0302 	and.w	r3, r3, #2
 8002430:	2b00      	cmp	r3, #0
 8002432:	d020      	beq.n	8002476 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f003 0304 	and.w	r3, r3, #4
 800243c:	2b00      	cmp	r3, #0
 800243e:	d005      	beq.n	800244c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002440:	4b59      	ldr	r3, [pc, #356]	; (80025a8 <HAL_RCC_ClockConfig+0x1c8>)
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	4a58      	ldr	r2, [pc, #352]	; (80025a8 <HAL_RCC_ClockConfig+0x1c8>)
 8002446:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800244a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f003 0308 	and.w	r3, r3, #8
 8002454:	2b00      	cmp	r3, #0
 8002456:	d005      	beq.n	8002464 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002458:	4b53      	ldr	r3, [pc, #332]	; (80025a8 <HAL_RCC_ClockConfig+0x1c8>)
 800245a:	689b      	ldr	r3, [r3, #8]
 800245c:	4a52      	ldr	r2, [pc, #328]	; (80025a8 <HAL_RCC_ClockConfig+0x1c8>)
 800245e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002462:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002464:	4b50      	ldr	r3, [pc, #320]	; (80025a8 <HAL_RCC_ClockConfig+0x1c8>)
 8002466:	689b      	ldr	r3, [r3, #8]
 8002468:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	689b      	ldr	r3, [r3, #8]
 8002470:	494d      	ldr	r1, [pc, #308]	; (80025a8 <HAL_RCC_ClockConfig+0x1c8>)
 8002472:	4313      	orrs	r3, r2
 8002474:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f003 0301 	and.w	r3, r3, #1
 800247e:	2b00      	cmp	r3, #0
 8002480:	d040      	beq.n	8002504 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	2b01      	cmp	r3, #1
 8002488:	d107      	bne.n	800249a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800248a:	4b47      	ldr	r3, [pc, #284]	; (80025a8 <HAL_RCC_ClockConfig+0x1c8>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002492:	2b00      	cmp	r3, #0
 8002494:	d115      	bne.n	80024c2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002496:	2301      	movs	r3, #1
 8002498:	e07f      	b.n	800259a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	2b02      	cmp	r3, #2
 80024a0:	d107      	bne.n	80024b2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024a2:	4b41      	ldr	r3, [pc, #260]	; (80025a8 <HAL_RCC_ClockConfig+0x1c8>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d109      	bne.n	80024c2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80024ae:	2301      	movs	r3, #1
 80024b0:	e073      	b.n	800259a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024b2:	4b3d      	ldr	r3, [pc, #244]	; (80025a8 <HAL_RCC_ClockConfig+0x1c8>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 0302 	and.w	r3, r3, #2
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d101      	bne.n	80024c2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	e06b      	b.n	800259a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024c2:	4b39      	ldr	r3, [pc, #228]	; (80025a8 <HAL_RCC_ClockConfig+0x1c8>)
 80024c4:	689b      	ldr	r3, [r3, #8]
 80024c6:	f023 0203 	bic.w	r2, r3, #3
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	4936      	ldr	r1, [pc, #216]	; (80025a8 <HAL_RCC_ClockConfig+0x1c8>)
 80024d0:	4313      	orrs	r3, r2
 80024d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80024d4:	f7ff f838 	bl	8001548 <HAL_GetTick>
 80024d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024da:	e00a      	b.n	80024f2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024dc:	f7ff f834 	bl	8001548 <HAL_GetTick>
 80024e0:	4602      	mov	r2, r0
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	1ad3      	subs	r3, r2, r3
 80024e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d901      	bls.n	80024f2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80024ee:	2303      	movs	r3, #3
 80024f0:	e053      	b.n	800259a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024f2:	4b2d      	ldr	r3, [pc, #180]	; (80025a8 <HAL_RCC_ClockConfig+0x1c8>)
 80024f4:	689b      	ldr	r3, [r3, #8]
 80024f6:	f003 020c 	and.w	r2, r3, #12
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	009b      	lsls	r3, r3, #2
 8002500:	429a      	cmp	r2, r3
 8002502:	d1eb      	bne.n	80024dc <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002504:	4b27      	ldr	r3, [pc, #156]	; (80025a4 <HAL_RCC_ClockConfig+0x1c4>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f003 030f 	and.w	r3, r3, #15
 800250c:	683a      	ldr	r2, [r7, #0]
 800250e:	429a      	cmp	r2, r3
 8002510:	d210      	bcs.n	8002534 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002512:	4b24      	ldr	r3, [pc, #144]	; (80025a4 <HAL_RCC_ClockConfig+0x1c4>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f023 020f 	bic.w	r2, r3, #15
 800251a:	4922      	ldr	r1, [pc, #136]	; (80025a4 <HAL_RCC_ClockConfig+0x1c4>)
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	4313      	orrs	r3, r2
 8002520:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002522:	4b20      	ldr	r3, [pc, #128]	; (80025a4 <HAL_RCC_ClockConfig+0x1c4>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f003 030f 	and.w	r3, r3, #15
 800252a:	683a      	ldr	r2, [r7, #0]
 800252c:	429a      	cmp	r2, r3
 800252e:	d001      	beq.n	8002534 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002530:	2301      	movs	r3, #1
 8002532:	e032      	b.n	800259a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f003 0304 	and.w	r3, r3, #4
 800253c:	2b00      	cmp	r3, #0
 800253e:	d008      	beq.n	8002552 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002540:	4b19      	ldr	r3, [pc, #100]	; (80025a8 <HAL_RCC_ClockConfig+0x1c8>)
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	68db      	ldr	r3, [r3, #12]
 800254c:	4916      	ldr	r1, [pc, #88]	; (80025a8 <HAL_RCC_ClockConfig+0x1c8>)
 800254e:	4313      	orrs	r3, r2
 8002550:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f003 0308 	and.w	r3, r3, #8
 800255a:	2b00      	cmp	r3, #0
 800255c:	d009      	beq.n	8002572 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800255e:	4b12      	ldr	r3, [pc, #72]	; (80025a8 <HAL_RCC_ClockConfig+0x1c8>)
 8002560:	689b      	ldr	r3, [r3, #8]
 8002562:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	691b      	ldr	r3, [r3, #16]
 800256a:	00db      	lsls	r3, r3, #3
 800256c:	490e      	ldr	r1, [pc, #56]	; (80025a8 <HAL_RCC_ClockConfig+0x1c8>)
 800256e:	4313      	orrs	r3, r2
 8002570:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002572:	f000 f821 	bl	80025b8 <HAL_RCC_GetSysClockFreq>
 8002576:	4602      	mov	r2, r0
 8002578:	4b0b      	ldr	r3, [pc, #44]	; (80025a8 <HAL_RCC_ClockConfig+0x1c8>)
 800257a:	689b      	ldr	r3, [r3, #8]
 800257c:	091b      	lsrs	r3, r3, #4
 800257e:	f003 030f 	and.w	r3, r3, #15
 8002582:	490a      	ldr	r1, [pc, #40]	; (80025ac <HAL_RCC_ClockConfig+0x1cc>)
 8002584:	5ccb      	ldrb	r3, [r1, r3]
 8002586:	fa22 f303 	lsr.w	r3, r2, r3
 800258a:	4a09      	ldr	r2, [pc, #36]	; (80025b0 <HAL_RCC_ClockConfig+0x1d0>)
 800258c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800258e:	4b09      	ldr	r3, [pc, #36]	; (80025b4 <HAL_RCC_ClockConfig+0x1d4>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4618      	mov	r0, r3
 8002594:	f7fe ff94 	bl	80014c0 <HAL_InitTick>

  return HAL_OK;
 8002598:	2300      	movs	r3, #0
}
 800259a:	4618      	mov	r0, r3
 800259c:	3710      	adds	r7, #16
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	40023c00 	.word	0x40023c00
 80025a8:	40023800 	.word	0x40023800
 80025ac:	08009394 	.word	0x08009394
 80025b0:	20000000 	.word	0x20000000
 80025b4:	20000004 	.word	0x20000004

080025b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80025bc:	b094      	sub	sp, #80	; 0x50
 80025be:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80025c0:	2300      	movs	r3, #0
 80025c2:	647b      	str	r3, [r7, #68]	; 0x44
 80025c4:	2300      	movs	r3, #0
 80025c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80025c8:	2300      	movs	r3, #0
 80025ca:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 80025cc:	2300      	movs	r3, #0
 80025ce:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80025d0:	4b79      	ldr	r3, [pc, #484]	; (80027b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80025d2:	689b      	ldr	r3, [r3, #8]
 80025d4:	f003 030c 	and.w	r3, r3, #12
 80025d8:	2b08      	cmp	r3, #8
 80025da:	d00d      	beq.n	80025f8 <HAL_RCC_GetSysClockFreq+0x40>
 80025dc:	2b08      	cmp	r3, #8
 80025de:	f200 80e1 	bhi.w	80027a4 <HAL_RCC_GetSysClockFreq+0x1ec>
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d002      	beq.n	80025ec <HAL_RCC_GetSysClockFreq+0x34>
 80025e6:	2b04      	cmp	r3, #4
 80025e8:	d003      	beq.n	80025f2 <HAL_RCC_GetSysClockFreq+0x3a>
 80025ea:	e0db      	b.n	80027a4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80025ec:	4b73      	ldr	r3, [pc, #460]	; (80027bc <HAL_RCC_GetSysClockFreq+0x204>)
 80025ee:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80025f0:	e0db      	b.n	80027aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80025f2:	4b73      	ldr	r3, [pc, #460]	; (80027c0 <HAL_RCC_GetSysClockFreq+0x208>)
 80025f4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80025f6:	e0d8      	b.n	80027aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80025f8:	4b6f      	ldr	r3, [pc, #444]	; (80027b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002600:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002602:	4b6d      	ldr	r3, [pc, #436]	; (80027b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800260a:	2b00      	cmp	r3, #0
 800260c:	d063      	beq.n	80026d6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800260e:	4b6a      	ldr	r3, [pc, #424]	; (80027b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	099b      	lsrs	r3, r3, #6
 8002614:	2200      	movs	r2, #0
 8002616:	63bb      	str	r3, [r7, #56]	; 0x38
 8002618:	63fa      	str	r2, [r7, #60]	; 0x3c
 800261a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800261c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002620:	633b      	str	r3, [r7, #48]	; 0x30
 8002622:	2300      	movs	r3, #0
 8002624:	637b      	str	r3, [r7, #52]	; 0x34
 8002626:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800262a:	4622      	mov	r2, r4
 800262c:	462b      	mov	r3, r5
 800262e:	f04f 0000 	mov.w	r0, #0
 8002632:	f04f 0100 	mov.w	r1, #0
 8002636:	0159      	lsls	r1, r3, #5
 8002638:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800263c:	0150      	lsls	r0, r2, #5
 800263e:	4602      	mov	r2, r0
 8002640:	460b      	mov	r3, r1
 8002642:	4621      	mov	r1, r4
 8002644:	1a51      	subs	r1, r2, r1
 8002646:	6139      	str	r1, [r7, #16]
 8002648:	4629      	mov	r1, r5
 800264a:	eb63 0301 	sbc.w	r3, r3, r1
 800264e:	617b      	str	r3, [r7, #20]
 8002650:	f04f 0200 	mov.w	r2, #0
 8002654:	f04f 0300 	mov.w	r3, #0
 8002658:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800265c:	4659      	mov	r1, fp
 800265e:	018b      	lsls	r3, r1, #6
 8002660:	4651      	mov	r1, sl
 8002662:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002666:	4651      	mov	r1, sl
 8002668:	018a      	lsls	r2, r1, #6
 800266a:	4651      	mov	r1, sl
 800266c:	ebb2 0801 	subs.w	r8, r2, r1
 8002670:	4659      	mov	r1, fp
 8002672:	eb63 0901 	sbc.w	r9, r3, r1
 8002676:	f04f 0200 	mov.w	r2, #0
 800267a:	f04f 0300 	mov.w	r3, #0
 800267e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002682:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002686:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800268a:	4690      	mov	r8, r2
 800268c:	4699      	mov	r9, r3
 800268e:	4623      	mov	r3, r4
 8002690:	eb18 0303 	adds.w	r3, r8, r3
 8002694:	60bb      	str	r3, [r7, #8]
 8002696:	462b      	mov	r3, r5
 8002698:	eb49 0303 	adc.w	r3, r9, r3
 800269c:	60fb      	str	r3, [r7, #12]
 800269e:	f04f 0200 	mov.w	r2, #0
 80026a2:	f04f 0300 	mov.w	r3, #0
 80026a6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80026aa:	4629      	mov	r1, r5
 80026ac:	024b      	lsls	r3, r1, #9
 80026ae:	4621      	mov	r1, r4
 80026b0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80026b4:	4621      	mov	r1, r4
 80026b6:	024a      	lsls	r2, r1, #9
 80026b8:	4610      	mov	r0, r2
 80026ba:	4619      	mov	r1, r3
 80026bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80026be:	2200      	movs	r2, #0
 80026c0:	62bb      	str	r3, [r7, #40]	; 0x28
 80026c2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80026c4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80026c8:	f7fd ffce 	bl	8000668 <__aeabi_uldivmod>
 80026cc:	4602      	mov	r2, r0
 80026ce:	460b      	mov	r3, r1
 80026d0:	4613      	mov	r3, r2
 80026d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80026d4:	e058      	b.n	8002788 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026d6:	4b38      	ldr	r3, [pc, #224]	; (80027b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	099b      	lsrs	r3, r3, #6
 80026dc:	2200      	movs	r2, #0
 80026de:	4618      	mov	r0, r3
 80026e0:	4611      	mov	r1, r2
 80026e2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80026e6:	623b      	str	r3, [r7, #32]
 80026e8:	2300      	movs	r3, #0
 80026ea:	627b      	str	r3, [r7, #36]	; 0x24
 80026ec:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80026f0:	4642      	mov	r2, r8
 80026f2:	464b      	mov	r3, r9
 80026f4:	f04f 0000 	mov.w	r0, #0
 80026f8:	f04f 0100 	mov.w	r1, #0
 80026fc:	0159      	lsls	r1, r3, #5
 80026fe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002702:	0150      	lsls	r0, r2, #5
 8002704:	4602      	mov	r2, r0
 8002706:	460b      	mov	r3, r1
 8002708:	4641      	mov	r1, r8
 800270a:	ebb2 0a01 	subs.w	sl, r2, r1
 800270e:	4649      	mov	r1, r9
 8002710:	eb63 0b01 	sbc.w	fp, r3, r1
 8002714:	f04f 0200 	mov.w	r2, #0
 8002718:	f04f 0300 	mov.w	r3, #0
 800271c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002720:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002724:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002728:	ebb2 040a 	subs.w	r4, r2, sl
 800272c:	eb63 050b 	sbc.w	r5, r3, fp
 8002730:	f04f 0200 	mov.w	r2, #0
 8002734:	f04f 0300 	mov.w	r3, #0
 8002738:	00eb      	lsls	r3, r5, #3
 800273a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800273e:	00e2      	lsls	r2, r4, #3
 8002740:	4614      	mov	r4, r2
 8002742:	461d      	mov	r5, r3
 8002744:	4643      	mov	r3, r8
 8002746:	18e3      	adds	r3, r4, r3
 8002748:	603b      	str	r3, [r7, #0]
 800274a:	464b      	mov	r3, r9
 800274c:	eb45 0303 	adc.w	r3, r5, r3
 8002750:	607b      	str	r3, [r7, #4]
 8002752:	f04f 0200 	mov.w	r2, #0
 8002756:	f04f 0300 	mov.w	r3, #0
 800275a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800275e:	4629      	mov	r1, r5
 8002760:	028b      	lsls	r3, r1, #10
 8002762:	4621      	mov	r1, r4
 8002764:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002768:	4621      	mov	r1, r4
 800276a:	028a      	lsls	r2, r1, #10
 800276c:	4610      	mov	r0, r2
 800276e:	4619      	mov	r1, r3
 8002770:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002772:	2200      	movs	r2, #0
 8002774:	61bb      	str	r3, [r7, #24]
 8002776:	61fa      	str	r2, [r7, #28]
 8002778:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800277c:	f7fd ff74 	bl	8000668 <__aeabi_uldivmod>
 8002780:	4602      	mov	r2, r0
 8002782:	460b      	mov	r3, r1
 8002784:	4613      	mov	r3, r2
 8002786:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002788:	4b0b      	ldr	r3, [pc, #44]	; (80027b8 <HAL_RCC_GetSysClockFreq+0x200>)
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	0c1b      	lsrs	r3, r3, #16
 800278e:	f003 0303 	and.w	r3, r3, #3
 8002792:	3301      	adds	r3, #1
 8002794:	005b      	lsls	r3, r3, #1
 8002796:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8002798:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800279a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800279c:	fbb2 f3f3 	udiv	r3, r2, r3
 80027a0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80027a2:	e002      	b.n	80027aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80027a4:	4b05      	ldr	r3, [pc, #20]	; (80027bc <HAL_RCC_GetSysClockFreq+0x204>)
 80027a6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80027a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80027aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	3750      	adds	r7, #80	; 0x50
 80027b0:	46bd      	mov	sp, r7
 80027b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80027b6:	bf00      	nop
 80027b8:	40023800 	.word	0x40023800
 80027bc:	00f42400 	.word	0x00f42400
 80027c0:	007a1200 	.word	0x007a1200

080027c4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027c4:	b480      	push	{r7}
 80027c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80027c8:	4b03      	ldr	r3, [pc, #12]	; (80027d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80027ca:	681b      	ldr	r3, [r3, #0]
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	46bd      	mov	sp, r7
 80027d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d4:	4770      	bx	lr
 80027d6:	bf00      	nop
 80027d8:	20000000 	.word	0x20000000

080027dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80027e0:	f7ff fff0 	bl	80027c4 <HAL_RCC_GetHCLKFreq>
 80027e4:	4602      	mov	r2, r0
 80027e6:	4b05      	ldr	r3, [pc, #20]	; (80027fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80027e8:	689b      	ldr	r3, [r3, #8]
 80027ea:	0a9b      	lsrs	r3, r3, #10
 80027ec:	f003 0307 	and.w	r3, r3, #7
 80027f0:	4903      	ldr	r1, [pc, #12]	; (8002800 <HAL_RCC_GetPCLK1Freq+0x24>)
 80027f2:	5ccb      	ldrb	r3, [r1, r3]
 80027f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	bd80      	pop	{r7, pc}
 80027fc:	40023800 	.word	0x40023800
 8002800:	080093a4 	.word	0x080093a4

08002804 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002808:	f7ff ffdc 	bl	80027c4 <HAL_RCC_GetHCLKFreq>
 800280c:	4602      	mov	r2, r0
 800280e:	4b05      	ldr	r3, [pc, #20]	; (8002824 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002810:	689b      	ldr	r3, [r3, #8]
 8002812:	0b5b      	lsrs	r3, r3, #13
 8002814:	f003 0307 	and.w	r3, r3, #7
 8002818:	4903      	ldr	r1, [pc, #12]	; (8002828 <HAL_RCC_GetPCLK2Freq+0x24>)
 800281a:	5ccb      	ldrb	r3, [r1, r3]
 800281c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002820:	4618      	mov	r0, r3
 8002822:	bd80      	pop	{r7, pc}
 8002824:	40023800 	.word	0x40023800
 8002828:	080093a4 	.word	0x080093a4

0800282c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b088      	sub	sp, #32
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002834:	2300      	movs	r3, #0
 8002836:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002838:	2300      	movs	r3, #0
 800283a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800283c:	2300      	movs	r3, #0
 800283e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002840:	2300      	movs	r3, #0
 8002842:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002844:	2300      	movs	r3, #0
 8002846:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f003 0301 	and.w	r3, r3, #1
 8002850:	2b00      	cmp	r3, #0
 8002852:	d012      	beq.n	800287a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002854:	4b69      	ldr	r3, [pc, #420]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	4a68      	ldr	r2, [pc, #416]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800285a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800285e:	6093      	str	r3, [r2, #8]
 8002860:	4b66      	ldr	r3, [pc, #408]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002862:	689a      	ldr	r2, [r3, #8]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002868:	4964      	ldr	r1, [pc, #400]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800286a:	4313      	orrs	r3, r2
 800286c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002872:	2b00      	cmp	r3, #0
 8002874:	d101      	bne.n	800287a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002876:	2301      	movs	r3, #1
 8002878:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002882:	2b00      	cmp	r3, #0
 8002884:	d017      	beq.n	80028b6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002886:	4b5d      	ldr	r3, [pc, #372]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002888:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800288c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002894:	4959      	ldr	r1, [pc, #356]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002896:	4313      	orrs	r3, r2
 8002898:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028a0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80028a4:	d101      	bne.n	80028aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80028a6:	2301      	movs	r3, #1
 80028a8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d101      	bne.n	80028b6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80028b2:	2301      	movs	r3, #1
 80028b4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d017      	beq.n	80028f2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80028c2:	4b4e      	ldr	r3, [pc, #312]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80028c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80028c8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d0:	494a      	ldr	r1, [pc, #296]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80028d2:	4313      	orrs	r3, r2
 80028d4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028dc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80028e0:	d101      	bne.n	80028e6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80028e2:	2301      	movs	r3, #1
 80028e4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d101      	bne.n	80028f2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80028ee:	2301      	movs	r3, #1
 80028f0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d001      	beq.n	8002902 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80028fe:	2301      	movs	r3, #1
 8002900:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f003 0320 	and.w	r3, r3, #32
 800290a:	2b00      	cmp	r3, #0
 800290c:	f000 808b 	beq.w	8002a26 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002910:	4b3a      	ldr	r3, [pc, #232]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002914:	4a39      	ldr	r2, [pc, #228]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002916:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800291a:	6413      	str	r3, [r2, #64]	; 0x40
 800291c:	4b37      	ldr	r3, [pc, #220]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800291e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002920:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002924:	60bb      	str	r3, [r7, #8]
 8002926:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002928:	4b35      	ldr	r3, [pc, #212]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a34      	ldr	r2, [pc, #208]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800292e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002932:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002934:	f7fe fe08 	bl	8001548 <HAL_GetTick>
 8002938:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800293a:	e008      	b.n	800294e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800293c:	f7fe fe04 	bl	8001548 <HAL_GetTick>
 8002940:	4602      	mov	r2, r0
 8002942:	697b      	ldr	r3, [r7, #20]
 8002944:	1ad3      	subs	r3, r2, r3
 8002946:	2b64      	cmp	r3, #100	; 0x64
 8002948:	d901      	bls.n	800294e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800294a:	2303      	movs	r3, #3
 800294c:	e38f      	b.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800294e:	4b2c      	ldr	r3, [pc, #176]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002956:	2b00      	cmp	r3, #0
 8002958:	d0f0      	beq.n	800293c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800295a:	4b28      	ldr	r3, [pc, #160]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800295c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800295e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002962:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d035      	beq.n	80029d6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800296e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002972:	693a      	ldr	r2, [r7, #16]
 8002974:	429a      	cmp	r2, r3
 8002976:	d02e      	beq.n	80029d6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002978:	4b20      	ldr	r3, [pc, #128]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800297a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800297c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002980:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002982:	4b1e      	ldr	r3, [pc, #120]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002984:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002986:	4a1d      	ldr	r2, [pc, #116]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002988:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800298c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800298e:	4b1b      	ldr	r3, [pc, #108]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002990:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002992:	4a1a      	ldr	r2, [pc, #104]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002994:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002998:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800299a:	4a18      	ldr	r2, [pc, #96]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80029a0:	4b16      	ldr	r3, [pc, #88]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80029a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029a4:	f003 0301 	and.w	r3, r3, #1
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d114      	bne.n	80029d6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ac:	f7fe fdcc 	bl	8001548 <HAL_GetTick>
 80029b0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029b2:	e00a      	b.n	80029ca <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029b4:	f7fe fdc8 	bl	8001548 <HAL_GetTick>
 80029b8:	4602      	mov	r2, r0
 80029ba:	697b      	ldr	r3, [r7, #20]
 80029bc:	1ad3      	subs	r3, r2, r3
 80029be:	f241 3288 	movw	r2, #5000	; 0x1388
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d901      	bls.n	80029ca <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80029c6:	2303      	movs	r3, #3
 80029c8:	e351      	b.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029ca:	4b0c      	ldr	r3, [pc, #48]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80029cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029ce:	f003 0302 	and.w	r3, r3, #2
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d0ee      	beq.n	80029b4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80029de:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80029e2:	d111      	bne.n	8002a08 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80029e4:	4b05      	ldr	r3, [pc, #20]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80029e6:	689b      	ldr	r3, [r3, #8]
 80029e8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80029f0:	4b04      	ldr	r3, [pc, #16]	; (8002a04 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80029f2:	400b      	ands	r3, r1
 80029f4:	4901      	ldr	r1, [pc, #4]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80029f6:	4313      	orrs	r3, r2
 80029f8:	608b      	str	r3, [r1, #8]
 80029fa:	e00b      	b.n	8002a14 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80029fc:	40023800 	.word	0x40023800
 8002a00:	40007000 	.word	0x40007000
 8002a04:	0ffffcff 	.word	0x0ffffcff
 8002a08:	4bac      	ldr	r3, [pc, #688]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a0a:	689b      	ldr	r3, [r3, #8]
 8002a0c:	4aab      	ldr	r2, [pc, #684]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a0e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002a12:	6093      	str	r3, [r2, #8]
 8002a14:	4ba9      	ldr	r3, [pc, #676]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a16:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a20:	49a6      	ldr	r1, [pc, #664]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a22:	4313      	orrs	r3, r2
 8002a24:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f003 0310 	and.w	r3, r3, #16
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d010      	beq.n	8002a54 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002a32:	4ba2      	ldr	r3, [pc, #648]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a34:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002a38:	4aa0      	ldr	r2, [pc, #640]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a3a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002a3e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002a42:	4b9e      	ldr	r3, [pc, #632]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a44:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a4c:	499b      	ldr	r1, [pc, #620]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d00a      	beq.n	8002a76 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002a60:	4b96      	ldr	r3, [pc, #600]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a66:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002a6e:	4993      	ldr	r1, [pc, #588]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a70:	4313      	orrs	r3, r2
 8002a72:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d00a      	beq.n	8002a98 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002a82:	4b8e      	ldr	r3, [pc, #568]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a88:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002a90:	498a      	ldr	r1, [pc, #552]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a92:	4313      	orrs	r3, r2
 8002a94:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d00a      	beq.n	8002aba <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002aa4:	4b85      	ldr	r3, [pc, #532]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002aa6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002aaa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002ab2:	4982      	ldr	r1, [pc, #520]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d00a      	beq.n	8002adc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002ac6:	4b7d      	ldr	r3, [pc, #500]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ac8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002acc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ad4:	4979      	ldr	r1, [pc, #484]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ad6:	4313      	orrs	r3, r2
 8002ad8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d00a      	beq.n	8002afe <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002ae8:	4b74      	ldr	r3, [pc, #464]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002aea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002aee:	f023 0203 	bic.w	r2, r3, #3
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002af6:	4971      	ldr	r1, [pc, #452]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002af8:	4313      	orrs	r3, r2
 8002afa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d00a      	beq.n	8002b20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002b0a:	4b6c      	ldr	r3, [pc, #432]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b10:	f023 020c 	bic.w	r2, r3, #12
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b18:	4968      	ldr	r1, [pc, #416]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d00a      	beq.n	8002b42 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002b2c:	4b63      	ldr	r3, [pc, #396]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b32:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b3a:	4960      	ldr	r1, [pc, #384]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d00a      	beq.n	8002b64 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002b4e:	4b5b      	ldr	r3, [pc, #364]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b54:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b5c:	4957      	ldr	r1, [pc, #348]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d00a      	beq.n	8002b86 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002b70:	4b52      	ldr	r3, [pc, #328]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b76:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b7e:	494f      	ldr	r1, [pc, #316]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b80:	4313      	orrs	r3, r2
 8002b82:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d00a      	beq.n	8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002b92:	4b4a      	ldr	r3, [pc, #296]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b98:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ba0:	4946      	ldr	r1, [pc, #280]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d00a      	beq.n	8002bca <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002bb4:	4b41      	ldr	r3, [pc, #260]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002bb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bba:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bc2:	493e      	ldr	r1, [pc, #248]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d00a      	beq.n	8002bec <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002bd6:	4b39      	ldr	r3, [pc, #228]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002bd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bdc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002be4:	4935      	ldr	r1, [pc, #212]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002be6:	4313      	orrs	r3, r2
 8002be8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d00a      	beq.n	8002c0e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002bf8:	4b30      	ldr	r3, [pc, #192]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002bfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bfe:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002c06:	492d      	ldr	r1, [pc, #180]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c08:	4313      	orrs	r3, r2
 8002c0a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d011      	beq.n	8002c3e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002c1a:	4b28      	ldr	r3, [pc, #160]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c20:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002c28:	4924      	ldr	r1, [pc, #144]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c2a:	4313      	orrs	r3, r2
 8002c2c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002c34:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002c38:	d101      	bne.n	8002c3e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f003 0308 	and.w	r3, r3, #8
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d001      	beq.n	8002c4e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d00a      	beq.n	8002c70 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002c5a:	4b18      	ldr	r3, [pc, #96]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c60:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c68:	4914      	ldr	r1, [pc, #80]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d00b      	beq.n	8002c94 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002c7c:	4b0f      	ldr	r3, [pc, #60]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c82:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002c8c:	490b      	ldr	r1, [pc, #44]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d00f      	beq.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8002ca0:	4b06      	ldr	r3, [pc, #24]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ca2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ca6:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002cb0:	4902      	ldr	r1, [pc, #8]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002cb8:	e002      	b.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8002cba:	bf00      	nop
 8002cbc:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d00b      	beq.n	8002ce4 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002ccc:	4b8a      	ldr	r3, [pc, #552]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002cce:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002cd2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cdc:	4986      	ldr	r1, [pc, #536]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d00b      	beq.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002cf0:	4b81      	ldr	r3, [pc, #516]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002cf2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002cf6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002d00:	497d      	ldr	r1, [pc, #500]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002d02:	4313      	orrs	r3, r2
 8002d04:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002d08:	69fb      	ldr	r3, [r7, #28]
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d006      	beq.n	8002d1c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	f000 80d6 	beq.w	8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002d1c:	4b76      	ldr	r3, [pc, #472]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a75      	ldr	r2, [pc, #468]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002d22:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002d26:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d28:	f7fe fc0e 	bl	8001548 <HAL_GetTick>
 8002d2c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002d2e:	e008      	b.n	8002d42 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002d30:	f7fe fc0a 	bl	8001548 <HAL_GetTick>
 8002d34:	4602      	mov	r2, r0
 8002d36:	697b      	ldr	r3, [r7, #20]
 8002d38:	1ad3      	subs	r3, r2, r3
 8002d3a:	2b64      	cmp	r3, #100	; 0x64
 8002d3c:	d901      	bls.n	8002d42 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002d3e:	2303      	movs	r3, #3
 8002d40:	e195      	b.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002d42:	4b6d      	ldr	r3, [pc, #436]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d1f0      	bne.n	8002d30 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f003 0301 	and.w	r3, r3, #1
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d021      	beq.n	8002d9e <HAL_RCCEx_PeriphCLKConfig+0x572>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d11d      	bne.n	8002d9e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002d62:	4b65      	ldr	r3, [pc, #404]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002d64:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002d68:	0c1b      	lsrs	r3, r3, #16
 8002d6a:	f003 0303 	and.w	r3, r3, #3
 8002d6e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002d70:	4b61      	ldr	r3, [pc, #388]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002d72:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002d76:	0e1b      	lsrs	r3, r3, #24
 8002d78:	f003 030f 	and.w	r3, r3, #15
 8002d7c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	019a      	lsls	r2, r3, #6
 8002d84:	693b      	ldr	r3, [r7, #16]
 8002d86:	041b      	lsls	r3, r3, #16
 8002d88:	431a      	orrs	r2, r3
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	061b      	lsls	r3, r3, #24
 8002d8e:	431a      	orrs	r2, r3
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	689b      	ldr	r3, [r3, #8]
 8002d94:	071b      	lsls	r3, r3, #28
 8002d96:	4958      	ldr	r1, [pc, #352]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d004      	beq.n	8002db4 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002db2:	d00a      	beq.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d02e      	beq.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002dc8:	d129      	bne.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002dca:	4b4b      	ldr	r3, [pc, #300]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002dcc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002dd0:	0c1b      	lsrs	r3, r3, #16
 8002dd2:	f003 0303 	and.w	r3, r3, #3
 8002dd6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002dd8:	4b47      	ldr	r3, [pc, #284]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002dda:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002dde:	0f1b      	lsrs	r3, r3, #28
 8002de0:	f003 0307 	and.w	r3, r3, #7
 8002de4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	019a      	lsls	r2, r3, #6
 8002dec:	693b      	ldr	r3, [r7, #16]
 8002dee:	041b      	lsls	r3, r3, #16
 8002df0:	431a      	orrs	r2, r3
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	68db      	ldr	r3, [r3, #12]
 8002df6:	061b      	lsls	r3, r3, #24
 8002df8:	431a      	orrs	r2, r3
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	071b      	lsls	r3, r3, #28
 8002dfe:	493e      	ldr	r1, [pc, #248]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e00:	4313      	orrs	r3, r2
 8002e02:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002e06:	4b3c      	ldr	r3, [pc, #240]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e08:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002e0c:	f023 021f 	bic.w	r2, r3, #31
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e14:	3b01      	subs	r3, #1
 8002e16:	4938      	ldr	r1, [pc, #224]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d01d      	beq.n	8002e66 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002e2a:	4b33      	ldr	r3, [pc, #204]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002e30:	0e1b      	lsrs	r3, r3, #24
 8002e32:	f003 030f 	and.w	r3, r3, #15
 8002e36:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002e38:	4b2f      	ldr	r3, [pc, #188]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002e3e:	0f1b      	lsrs	r3, r3, #28
 8002e40:	f003 0307 	and.w	r3, r3, #7
 8002e44:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	019a      	lsls	r2, r3, #6
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	691b      	ldr	r3, [r3, #16]
 8002e50:	041b      	lsls	r3, r3, #16
 8002e52:	431a      	orrs	r2, r3
 8002e54:	693b      	ldr	r3, [r7, #16]
 8002e56:	061b      	lsls	r3, r3, #24
 8002e58:	431a      	orrs	r2, r3
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	071b      	lsls	r3, r3, #28
 8002e5e:	4926      	ldr	r1, [pc, #152]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e60:	4313      	orrs	r3, r2
 8002e62:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d011      	beq.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	019a      	lsls	r2, r3, #6
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	691b      	ldr	r3, [r3, #16]
 8002e7c:	041b      	lsls	r3, r3, #16
 8002e7e:	431a      	orrs	r2, r3
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	68db      	ldr	r3, [r3, #12]
 8002e84:	061b      	lsls	r3, r3, #24
 8002e86:	431a      	orrs	r2, r3
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	071b      	lsls	r3, r3, #28
 8002e8e:	491a      	ldr	r1, [pc, #104]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e90:	4313      	orrs	r3, r2
 8002e92:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002e96:	4b18      	ldr	r3, [pc, #96]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4a17      	ldr	r2, [pc, #92]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e9c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002ea0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ea2:	f7fe fb51 	bl	8001548 <HAL_GetTick>
 8002ea6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002ea8:	e008      	b.n	8002ebc <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002eaa:	f7fe fb4d 	bl	8001548 <HAL_GetTick>
 8002eae:	4602      	mov	r2, r0
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	1ad3      	subs	r3, r2, r3
 8002eb4:	2b64      	cmp	r3, #100	; 0x64
 8002eb6:	d901      	bls.n	8002ebc <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002eb8:	2303      	movs	r3, #3
 8002eba:	e0d8      	b.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002ebc:	4b0e      	ldr	r3, [pc, #56]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d0f0      	beq.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002ec8:	69bb      	ldr	r3, [r7, #24]
 8002eca:	2b01      	cmp	r3, #1
 8002ecc:	f040 80ce 	bne.w	800306c <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002ed0:	4b09      	ldr	r3, [pc, #36]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4a08      	ldr	r2, [pc, #32]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ed6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002eda:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002edc:	f7fe fb34 	bl	8001548 <HAL_GetTick>
 8002ee0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002ee2:	e00b      	b.n	8002efc <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002ee4:	f7fe fb30 	bl	8001548 <HAL_GetTick>
 8002ee8:	4602      	mov	r2, r0
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	1ad3      	subs	r3, r2, r3
 8002eee:	2b64      	cmp	r3, #100	; 0x64
 8002ef0:	d904      	bls.n	8002efc <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002ef2:	2303      	movs	r3, #3
 8002ef4:	e0bb      	b.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x842>
 8002ef6:	bf00      	nop
 8002ef8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002efc:	4b5e      	ldr	r3, [pc, #376]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002f04:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002f08:	d0ec      	beq.n	8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d003      	beq.n	8002f1e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d009      	beq.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d02e      	beq.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d12a      	bne.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002f32:	4b51      	ldr	r3, [pc, #324]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002f34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f38:	0c1b      	lsrs	r3, r3, #16
 8002f3a:	f003 0303 	and.w	r3, r3, #3
 8002f3e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002f40:	4b4d      	ldr	r3, [pc, #308]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002f42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f46:	0f1b      	lsrs	r3, r3, #28
 8002f48:	f003 0307 	and.w	r3, r3, #7
 8002f4c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	695b      	ldr	r3, [r3, #20]
 8002f52:	019a      	lsls	r2, r3, #6
 8002f54:	693b      	ldr	r3, [r7, #16]
 8002f56:	041b      	lsls	r3, r3, #16
 8002f58:	431a      	orrs	r2, r3
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	699b      	ldr	r3, [r3, #24]
 8002f5e:	061b      	lsls	r3, r3, #24
 8002f60:	431a      	orrs	r2, r3
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	071b      	lsls	r3, r3, #28
 8002f66:	4944      	ldr	r1, [pc, #272]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002f6e:	4b42      	ldr	r3, [pc, #264]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002f70:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f74:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f7c:	3b01      	subs	r3, #1
 8002f7e:	021b      	lsls	r3, r3, #8
 8002f80:	493d      	ldr	r1, [pc, #244]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002f82:	4313      	orrs	r3, r2
 8002f84:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d022      	beq.n	8002fda <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002f98:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002f9c:	d11d      	bne.n	8002fda <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002f9e:	4b36      	ldr	r3, [pc, #216]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002fa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fa4:	0e1b      	lsrs	r3, r3, #24
 8002fa6:	f003 030f 	and.w	r3, r3, #15
 8002faa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002fac:	4b32      	ldr	r3, [pc, #200]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002fae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fb2:	0f1b      	lsrs	r3, r3, #28
 8002fb4:	f003 0307 	and.w	r3, r3, #7
 8002fb8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	695b      	ldr	r3, [r3, #20]
 8002fbe:	019a      	lsls	r2, r3, #6
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6a1b      	ldr	r3, [r3, #32]
 8002fc4:	041b      	lsls	r3, r3, #16
 8002fc6:	431a      	orrs	r2, r3
 8002fc8:	693b      	ldr	r3, [r7, #16]
 8002fca:	061b      	lsls	r3, r3, #24
 8002fcc:	431a      	orrs	r2, r3
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	071b      	lsls	r3, r3, #28
 8002fd2:	4929      	ldr	r1, [pc, #164]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002fd4:	4313      	orrs	r3, r2
 8002fd6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f003 0308 	and.w	r3, r3, #8
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d028      	beq.n	8003038 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002fe6:	4b24      	ldr	r3, [pc, #144]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002fe8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fec:	0e1b      	lsrs	r3, r3, #24
 8002fee:	f003 030f 	and.w	r3, r3, #15
 8002ff2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002ff4:	4b20      	ldr	r3, [pc, #128]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002ff6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ffa:	0c1b      	lsrs	r3, r3, #16
 8002ffc:	f003 0303 	and.w	r3, r3, #3
 8003000:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	695b      	ldr	r3, [r3, #20]
 8003006:	019a      	lsls	r2, r3, #6
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	041b      	lsls	r3, r3, #16
 800300c:	431a      	orrs	r2, r3
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	061b      	lsls	r3, r3, #24
 8003012:	431a      	orrs	r2, r3
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	69db      	ldr	r3, [r3, #28]
 8003018:	071b      	lsls	r3, r3, #28
 800301a:	4917      	ldr	r1, [pc, #92]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800301c:	4313      	orrs	r3, r2
 800301e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003022:	4b15      	ldr	r3, [pc, #84]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003024:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003028:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003030:	4911      	ldr	r1, [pc, #68]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003032:	4313      	orrs	r3, r2
 8003034:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003038:	4b0f      	ldr	r3, [pc, #60]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a0e      	ldr	r2, [pc, #56]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800303e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003042:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003044:	f7fe fa80 	bl	8001548 <HAL_GetTick>
 8003048:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800304a:	e008      	b.n	800305e <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800304c:	f7fe fa7c 	bl	8001548 <HAL_GetTick>
 8003050:	4602      	mov	r2, r0
 8003052:	697b      	ldr	r3, [r7, #20]
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	2b64      	cmp	r3, #100	; 0x64
 8003058:	d901      	bls.n	800305e <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800305a:	2303      	movs	r3, #3
 800305c:	e007      	b.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800305e:	4b06      	ldr	r3, [pc, #24]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003066:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800306a:	d1ef      	bne.n	800304c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 800306c:	2300      	movs	r3, #0
}
 800306e:	4618      	mov	r0, r3
 8003070:	3720      	adds	r7, #32
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}
 8003076:	bf00      	nop
 8003078:	40023800 	.word	0x40023800

0800307c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b084      	sub	sp, #16
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d101      	bne.n	800308e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	e09d      	b.n	80031ca <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003092:	2b00      	cmp	r3, #0
 8003094:	d108      	bne.n	80030a8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800309e:	d009      	beq.n	80030b4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2200      	movs	r2, #0
 80030a4:	61da      	str	r2, [r3, #28]
 80030a6:	e005      	b.n	80030b4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2200      	movs	r2, #0
 80030ac:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2200      	movs	r2, #0
 80030b2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2200      	movs	r2, #0
 80030b8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80030c0:	b2db      	uxtb	r3, r3
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d106      	bne.n	80030d4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2200      	movs	r2, #0
 80030ca:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80030ce:	6878      	ldr	r0, [r7, #4]
 80030d0:	f7fd ff82 	bl	8000fd8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2202      	movs	r2, #2
 80030d8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681a      	ldr	r2, [r3, #0]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80030ea:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	68db      	ldr	r3, [r3, #12]
 80030f0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80030f4:	d902      	bls.n	80030fc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80030f6:	2300      	movs	r3, #0
 80030f8:	60fb      	str	r3, [r7, #12]
 80030fa:	e002      	b.n	8003102 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80030fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003100:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	68db      	ldr	r3, [r3, #12]
 8003106:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800310a:	d007      	beq.n	800311c <HAL_SPI_Init+0xa0>
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	68db      	ldr	r3, [r3, #12]
 8003110:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003114:	d002      	beq.n	800311c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2200      	movs	r2, #0
 800311a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	689b      	ldr	r3, [r3, #8]
 8003128:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800312c:	431a      	orrs	r2, r3
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	691b      	ldr	r3, [r3, #16]
 8003132:	f003 0302 	and.w	r3, r3, #2
 8003136:	431a      	orrs	r2, r3
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	695b      	ldr	r3, [r3, #20]
 800313c:	f003 0301 	and.w	r3, r3, #1
 8003140:	431a      	orrs	r2, r3
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	699b      	ldr	r3, [r3, #24]
 8003146:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800314a:	431a      	orrs	r2, r3
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	69db      	ldr	r3, [r3, #28]
 8003150:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003154:	431a      	orrs	r2, r3
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6a1b      	ldr	r3, [r3, #32]
 800315a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800315e:	ea42 0103 	orr.w	r1, r2, r3
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003166:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	430a      	orrs	r2, r1
 8003170:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	699b      	ldr	r3, [r3, #24]
 8003176:	0c1b      	lsrs	r3, r3, #16
 8003178:	f003 0204 	and.w	r2, r3, #4
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003180:	f003 0310 	and.w	r3, r3, #16
 8003184:	431a      	orrs	r2, r3
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800318a:	f003 0308 	and.w	r3, r3, #8
 800318e:	431a      	orrs	r2, r3
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	68db      	ldr	r3, [r3, #12]
 8003194:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003198:	ea42 0103 	orr.w	r1, r2, r3
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	430a      	orrs	r2, r1
 80031a8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	69da      	ldr	r2, [r3, #28]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80031b8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2200      	movs	r2, #0
 80031be:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2201      	movs	r2, #1
 80031c4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80031c8:	2300      	movs	r3, #0
}
 80031ca:	4618      	mov	r0, r3
 80031cc:	3710      	adds	r7, #16
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bd80      	pop	{r7, pc}

080031d2 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031d2:	b580      	push	{r7, lr}
 80031d4:	b088      	sub	sp, #32
 80031d6:	af02      	add	r7, sp, #8
 80031d8:	60f8      	str	r0, [r7, #12]
 80031da:	60b9      	str	r1, [r7, #8]
 80031dc:	603b      	str	r3, [r7, #0]
 80031de:	4613      	mov	r3, r2
 80031e0:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80031e2:	2300      	movs	r3, #0
 80031e4:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80031ee:	d112      	bne.n	8003216 <HAL_SPI_Receive+0x44>
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	689b      	ldr	r3, [r3, #8]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d10e      	bne.n	8003216 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	2204      	movs	r2, #4
 80031fc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003200:	88fa      	ldrh	r2, [r7, #6]
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	9300      	str	r3, [sp, #0]
 8003206:	4613      	mov	r3, r2
 8003208:	68ba      	ldr	r2, [r7, #8]
 800320a:	68b9      	ldr	r1, [r7, #8]
 800320c:	68f8      	ldr	r0, [r7, #12]
 800320e:	f000 f910 	bl	8003432 <HAL_SPI_TransmitReceive>
 8003212:	4603      	mov	r3, r0
 8003214:	e109      	b.n	800342a <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800321c:	2b01      	cmp	r3, #1
 800321e:	d101      	bne.n	8003224 <HAL_SPI_Receive+0x52>
 8003220:	2302      	movs	r3, #2
 8003222:	e102      	b.n	800342a <HAL_SPI_Receive+0x258>
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	2201      	movs	r2, #1
 8003228:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800322c:	f7fe f98c 	bl	8001548 <HAL_GetTick>
 8003230:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003238:	b2db      	uxtb	r3, r3
 800323a:	2b01      	cmp	r3, #1
 800323c:	d002      	beq.n	8003244 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800323e:	2302      	movs	r3, #2
 8003240:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003242:	e0e9      	b.n	8003418 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 8003244:	68bb      	ldr	r3, [r7, #8]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d002      	beq.n	8003250 <HAL_SPI_Receive+0x7e>
 800324a:	88fb      	ldrh	r3, [r7, #6]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d102      	bne.n	8003256 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8003250:	2301      	movs	r3, #1
 8003252:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003254:	e0e0      	b.n	8003418 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	2204      	movs	r2, #4
 800325a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	2200      	movs	r2, #0
 8003262:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	68ba      	ldr	r2, [r7, #8]
 8003268:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	88fa      	ldrh	r2, [r7, #6]
 800326e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	88fa      	ldrh	r2, [r7, #6]
 8003276:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	2200      	movs	r2, #0
 800327e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	2200      	movs	r2, #0
 8003284:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2200      	movs	r2, #0
 800328a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	2200      	movs	r2, #0
 8003290:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	2200      	movs	r2, #0
 8003296:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	68db      	ldr	r3, [r3, #12]
 800329c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80032a0:	d908      	bls.n	80032b4 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	685a      	ldr	r2, [r3, #4]
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80032b0:	605a      	str	r2, [r3, #4]
 80032b2:	e007      	b.n	80032c4 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	685a      	ldr	r2, [r3, #4]
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80032c2:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80032cc:	d10f      	bne.n	80032ee <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	681a      	ldr	r2, [r3, #0]
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80032dc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	681a      	ldr	r2, [r3, #0]
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80032ec:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032f8:	2b40      	cmp	r3, #64	; 0x40
 80032fa:	d007      	beq.n	800330c <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800330a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	68db      	ldr	r3, [r3, #12]
 8003310:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003314:	d867      	bhi.n	80033e6 <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003316:	e030      	b.n	800337a <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	689b      	ldr	r3, [r3, #8]
 800331e:	f003 0301 	and.w	r3, r3, #1
 8003322:	2b01      	cmp	r3, #1
 8003324:	d117      	bne.n	8003356 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f103 020c 	add.w	r2, r3, #12
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003332:	7812      	ldrb	r2, [r2, #0]
 8003334:	b2d2      	uxtb	r2, r2
 8003336:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800333c:	1c5a      	adds	r2, r3, #1
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003348:	b29b      	uxth	r3, r3
 800334a:	3b01      	subs	r3, #1
 800334c:	b29a      	uxth	r2, r3
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8003354:	e011      	b.n	800337a <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003356:	f7fe f8f7 	bl	8001548 <HAL_GetTick>
 800335a:	4602      	mov	r2, r0
 800335c:	693b      	ldr	r3, [r7, #16]
 800335e:	1ad3      	subs	r3, r2, r3
 8003360:	683a      	ldr	r2, [r7, #0]
 8003362:	429a      	cmp	r2, r3
 8003364:	d803      	bhi.n	800336e <HAL_SPI_Receive+0x19c>
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800336c:	d102      	bne.n	8003374 <HAL_SPI_Receive+0x1a2>
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d102      	bne.n	800337a <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 8003374:	2303      	movs	r3, #3
 8003376:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003378:	e04e      	b.n	8003418 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003380:	b29b      	uxth	r3, r3
 8003382:	2b00      	cmp	r3, #0
 8003384:	d1c8      	bne.n	8003318 <HAL_SPI_Receive+0x146>
 8003386:	e034      	b.n	80033f2 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	f003 0301 	and.w	r3, r3, #1
 8003392:	2b01      	cmp	r3, #1
 8003394:	d115      	bne.n	80033c2 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	68da      	ldr	r2, [r3, #12]
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033a0:	b292      	uxth	r2, r2
 80033a2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033a8:	1c9a      	adds	r2, r3, #2
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80033b4:	b29b      	uxth	r3, r3
 80033b6:	3b01      	subs	r3, #1
 80033b8:	b29a      	uxth	r2, r3
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80033c0:	e011      	b.n	80033e6 <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80033c2:	f7fe f8c1 	bl	8001548 <HAL_GetTick>
 80033c6:	4602      	mov	r2, r0
 80033c8:	693b      	ldr	r3, [r7, #16]
 80033ca:	1ad3      	subs	r3, r2, r3
 80033cc:	683a      	ldr	r2, [r7, #0]
 80033ce:	429a      	cmp	r2, r3
 80033d0:	d803      	bhi.n	80033da <HAL_SPI_Receive+0x208>
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80033d8:	d102      	bne.n	80033e0 <HAL_SPI_Receive+0x20e>
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d102      	bne.n	80033e6 <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 80033e0:	2303      	movs	r3, #3
 80033e2:	75fb      	strb	r3, [r7, #23]
          goto error;
 80033e4:	e018      	b.n	8003418 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80033ec:	b29b      	uxth	r3, r3
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d1ca      	bne.n	8003388 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80033f2:	693a      	ldr	r2, [r7, #16]
 80033f4:	6839      	ldr	r1, [r7, #0]
 80033f6:	68f8      	ldr	r0, [r7, #12]
 80033f8:	f000 fb4c 	bl	8003a94 <SPI_EndRxTransaction>
 80033fc:	4603      	mov	r3, r0
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d002      	beq.n	8003408 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	2220      	movs	r2, #32
 8003406:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800340c:	2b00      	cmp	r3, #0
 800340e:	d002      	beq.n	8003416 <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	75fb      	strb	r3, [r7, #23]
 8003414:	e000      	b.n	8003418 <HAL_SPI_Receive+0x246>
  }

error :
 8003416:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2201      	movs	r2, #1
 800341c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	2200      	movs	r2, #0
 8003424:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003428:	7dfb      	ldrb	r3, [r7, #23]
}
 800342a:	4618      	mov	r0, r3
 800342c:	3718      	adds	r7, #24
 800342e:	46bd      	mov	sp, r7
 8003430:	bd80      	pop	{r7, pc}

08003432 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003432:	b580      	push	{r7, lr}
 8003434:	b08a      	sub	sp, #40	; 0x28
 8003436:	af00      	add	r7, sp, #0
 8003438:	60f8      	str	r0, [r7, #12]
 800343a:	60b9      	str	r1, [r7, #8]
 800343c:	607a      	str	r2, [r7, #4]
 800343e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003440:	2301      	movs	r3, #1
 8003442:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003444:	2300      	movs	r3, #0
 8003446:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003450:	2b01      	cmp	r3, #1
 8003452:	d101      	bne.n	8003458 <HAL_SPI_TransmitReceive+0x26>
 8003454:	2302      	movs	r3, #2
 8003456:	e1fb      	b.n	8003850 <HAL_SPI_TransmitReceive+0x41e>
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2201      	movs	r2, #1
 800345c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003460:	f7fe f872 	bl	8001548 <HAL_GetTick>
 8003464:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800346c:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8003474:	887b      	ldrh	r3, [r7, #2]
 8003476:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8003478:	887b      	ldrh	r3, [r7, #2]
 800347a:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800347c:	7efb      	ldrb	r3, [r7, #27]
 800347e:	2b01      	cmp	r3, #1
 8003480:	d00e      	beq.n	80034a0 <HAL_SPI_TransmitReceive+0x6e>
 8003482:	697b      	ldr	r3, [r7, #20]
 8003484:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003488:	d106      	bne.n	8003498 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	689b      	ldr	r3, [r3, #8]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d102      	bne.n	8003498 <HAL_SPI_TransmitReceive+0x66>
 8003492:	7efb      	ldrb	r3, [r7, #27]
 8003494:	2b04      	cmp	r3, #4
 8003496:	d003      	beq.n	80034a0 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8003498:	2302      	movs	r3, #2
 800349a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800349e:	e1cd      	b.n	800383c <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d005      	beq.n	80034b2 <HAL_SPI_TransmitReceive+0x80>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d002      	beq.n	80034b2 <HAL_SPI_TransmitReceive+0x80>
 80034ac:	887b      	ldrh	r3, [r7, #2]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d103      	bne.n	80034ba <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80034b8:	e1c0      	b.n	800383c <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80034c0:	b2db      	uxtb	r3, r3
 80034c2:	2b04      	cmp	r3, #4
 80034c4:	d003      	beq.n	80034ce <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	2205      	movs	r2, #5
 80034ca:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2200      	movs	r2, #0
 80034d2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	687a      	ldr	r2, [r7, #4]
 80034d8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	887a      	ldrh	r2, [r7, #2]
 80034de:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	887a      	ldrh	r2, [r7, #2]
 80034e6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	68ba      	ldr	r2, [r7, #8]
 80034ee:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	887a      	ldrh	r2, [r7, #2]
 80034f4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	887a      	ldrh	r2, [r7, #2]
 80034fa:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	2200      	movs	r2, #0
 8003500:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	2200      	movs	r2, #0
 8003506:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	68db      	ldr	r3, [r3, #12]
 800350c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003510:	d802      	bhi.n	8003518 <HAL_SPI_TransmitReceive+0xe6>
 8003512:	8a3b      	ldrh	r3, [r7, #16]
 8003514:	2b01      	cmp	r3, #1
 8003516:	d908      	bls.n	800352a <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	685a      	ldr	r2, [r3, #4]
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003526:	605a      	str	r2, [r3, #4]
 8003528:	e007      	b.n	800353a <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	685a      	ldr	r2, [r3, #4]
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003538:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003544:	2b40      	cmp	r3, #64	; 0x40
 8003546:	d007      	beq.n	8003558 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	681a      	ldr	r2, [r3, #0]
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003556:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	68db      	ldr	r3, [r3, #12]
 800355c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003560:	d97c      	bls.n	800365c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d002      	beq.n	8003570 <HAL_SPI_TransmitReceive+0x13e>
 800356a:	8a7b      	ldrh	r3, [r7, #18]
 800356c:	2b01      	cmp	r3, #1
 800356e:	d169      	bne.n	8003644 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003574:	881a      	ldrh	r2, [r3, #0]
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003580:	1c9a      	adds	r2, r3, #2
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800358a:	b29b      	uxth	r3, r3
 800358c:	3b01      	subs	r3, #1
 800358e:	b29a      	uxth	r2, r3
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003594:	e056      	b.n	8003644 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	689b      	ldr	r3, [r3, #8]
 800359c:	f003 0302 	and.w	r3, r3, #2
 80035a0:	2b02      	cmp	r3, #2
 80035a2:	d11b      	bne.n	80035dc <HAL_SPI_TransmitReceive+0x1aa>
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80035a8:	b29b      	uxth	r3, r3
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d016      	beq.n	80035dc <HAL_SPI_TransmitReceive+0x1aa>
 80035ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035b0:	2b01      	cmp	r3, #1
 80035b2:	d113      	bne.n	80035dc <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035b8:	881a      	ldrh	r2, [r3, #0]
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035c4:	1c9a      	adds	r2, r3, #2
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80035ce:	b29b      	uxth	r3, r3
 80035d0:	3b01      	subs	r3, #1
 80035d2:	b29a      	uxth	r2, r3
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80035d8:	2300      	movs	r3, #0
 80035da:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	689b      	ldr	r3, [r3, #8]
 80035e2:	f003 0301 	and.w	r3, r3, #1
 80035e6:	2b01      	cmp	r3, #1
 80035e8:	d11c      	bne.n	8003624 <HAL_SPI_TransmitReceive+0x1f2>
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80035f0:	b29b      	uxth	r3, r3
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d016      	beq.n	8003624 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	68da      	ldr	r2, [r3, #12]
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003600:	b292      	uxth	r2, r2
 8003602:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003608:	1c9a      	adds	r2, r3, #2
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003614:	b29b      	uxth	r3, r3
 8003616:	3b01      	subs	r3, #1
 8003618:	b29a      	uxth	r2, r3
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003620:	2301      	movs	r3, #1
 8003622:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003624:	f7fd ff90 	bl	8001548 <HAL_GetTick>
 8003628:	4602      	mov	r2, r0
 800362a:	69fb      	ldr	r3, [r7, #28]
 800362c:	1ad3      	subs	r3, r2, r3
 800362e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003630:	429a      	cmp	r2, r3
 8003632:	d807      	bhi.n	8003644 <HAL_SPI_TransmitReceive+0x212>
 8003634:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003636:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800363a:	d003      	beq.n	8003644 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800363c:	2303      	movs	r3, #3
 800363e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8003642:	e0fb      	b.n	800383c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003648:	b29b      	uxth	r3, r3
 800364a:	2b00      	cmp	r3, #0
 800364c:	d1a3      	bne.n	8003596 <HAL_SPI_TransmitReceive+0x164>
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003654:	b29b      	uxth	r3, r3
 8003656:	2b00      	cmp	r3, #0
 8003658:	d19d      	bne.n	8003596 <HAL_SPI_TransmitReceive+0x164>
 800365a:	e0df      	b.n	800381c <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d003      	beq.n	800366c <HAL_SPI_TransmitReceive+0x23a>
 8003664:	8a7b      	ldrh	r3, [r7, #18]
 8003666:	2b01      	cmp	r3, #1
 8003668:	f040 80cb 	bne.w	8003802 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003670:	b29b      	uxth	r3, r3
 8003672:	2b01      	cmp	r3, #1
 8003674:	d912      	bls.n	800369c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800367a:	881a      	ldrh	r2, [r3, #0]
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003686:	1c9a      	adds	r2, r3, #2
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003690:	b29b      	uxth	r3, r3
 8003692:	3b02      	subs	r3, #2
 8003694:	b29a      	uxth	r2, r3
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	87da      	strh	r2, [r3, #62]	; 0x3e
 800369a:	e0b2      	b.n	8003802 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	330c      	adds	r3, #12
 80036a6:	7812      	ldrb	r2, [r2, #0]
 80036a8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036ae:	1c5a      	adds	r2, r3, #1
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80036b8:	b29b      	uxth	r3, r3
 80036ba:	3b01      	subs	r3, #1
 80036bc:	b29a      	uxth	r2, r3
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80036c2:	e09e      	b.n	8003802 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	f003 0302 	and.w	r3, r3, #2
 80036ce:	2b02      	cmp	r3, #2
 80036d0:	d134      	bne.n	800373c <HAL_SPI_TransmitReceive+0x30a>
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80036d6:	b29b      	uxth	r3, r3
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d02f      	beq.n	800373c <HAL_SPI_TransmitReceive+0x30a>
 80036dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036de:	2b01      	cmp	r3, #1
 80036e0:	d12c      	bne.n	800373c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80036e6:	b29b      	uxth	r3, r3
 80036e8:	2b01      	cmp	r3, #1
 80036ea:	d912      	bls.n	8003712 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036f0:	881a      	ldrh	r2, [r3, #0]
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036fc:	1c9a      	adds	r2, r3, #2
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003706:	b29b      	uxth	r3, r3
 8003708:	3b02      	subs	r3, #2
 800370a:	b29a      	uxth	r2, r3
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003710:	e012      	b.n	8003738 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	330c      	adds	r3, #12
 800371c:	7812      	ldrb	r2, [r2, #0]
 800371e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003724:	1c5a      	adds	r2, r3, #1
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800372e:	b29b      	uxth	r3, r3
 8003730:	3b01      	subs	r3, #1
 8003732:	b29a      	uxth	r2, r3
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003738:	2300      	movs	r3, #0
 800373a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	689b      	ldr	r3, [r3, #8]
 8003742:	f003 0301 	and.w	r3, r3, #1
 8003746:	2b01      	cmp	r3, #1
 8003748:	d148      	bne.n	80037dc <HAL_SPI_TransmitReceive+0x3aa>
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003750:	b29b      	uxth	r3, r3
 8003752:	2b00      	cmp	r3, #0
 8003754:	d042      	beq.n	80037dc <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800375c:	b29b      	uxth	r3, r3
 800375e:	2b01      	cmp	r3, #1
 8003760:	d923      	bls.n	80037aa <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	68da      	ldr	r2, [r3, #12]
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800376c:	b292      	uxth	r2, r2
 800376e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003774:	1c9a      	adds	r2, r3, #2
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003780:	b29b      	uxth	r3, r3
 8003782:	3b02      	subs	r3, #2
 8003784:	b29a      	uxth	r2, r3
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003792:	b29b      	uxth	r3, r3
 8003794:	2b01      	cmp	r3, #1
 8003796:	d81f      	bhi.n	80037d8 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	685a      	ldr	r2, [r3, #4]
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80037a6:	605a      	str	r2, [r3, #4]
 80037a8:	e016      	b.n	80037d8 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f103 020c 	add.w	r2, r3, #12
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b6:	7812      	ldrb	r2, [r2, #0]
 80037b8:	b2d2      	uxtb	r2, r2
 80037ba:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037c0:	1c5a      	adds	r2, r3, #1
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80037cc:	b29b      	uxth	r3, r3
 80037ce:	3b01      	subs	r3, #1
 80037d0:	b29a      	uxth	r2, r3
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80037d8:	2301      	movs	r3, #1
 80037da:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80037dc:	f7fd feb4 	bl	8001548 <HAL_GetTick>
 80037e0:	4602      	mov	r2, r0
 80037e2:	69fb      	ldr	r3, [r7, #28]
 80037e4:	1ad3      	subs	r3, r2, r3
 80037e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80037e8:	429a      	cmp	r2, r3
 80037ea:	d803      	bhi.n	80037f4 <HAL_SPI_TransmitReceive+0x3c2>
 80037ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037ee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80037f2:	d102      	bne.n	80037fa <HAL_SPI_TransmitReceive+0x3c8>
 80037f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d103      	bne.n	8003802 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80037fa:	2303      	movs	r3, #3
 80037fc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8003800:	e01c      	b.n	800383c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003806:	b29b      	uxth	r3, r3
 8003808:	2b00      	cmp	r3, #0
 800380a:	f47f af5b 	bne.w	80036c4 <HAL_SPI_TransmitReceive+0x292>
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003814:	b29b      	uxth	r3, r3
 8003816:	2b00      	cmp	r3, #0
 8003818:	f47f af54 	bne.w	80036c4 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800381c:	69fa      	ldr	r2, [r7, #28]
 800381e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003820:	68f8      	ldr	r0, [r7, #12]
 8003822:	f000 f9b3 	bl	8003b8c <SPI_EndRxTxTransaction>
 8003826:	4603      	mov	r3, r0
 8003828:	2b00      	cmp	r3, #0
 800382a:	d006      	beq.n	800383a <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800382c:	2301      	movs	r3, #1
 800382e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	2220      	movs	r2, #32
 8003836:	661a      	str	r2, [r3, #96]	; 0x60
 8003838:	e000      	b.n	800383c <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800383a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	2201      	movs	r2, #1
 8003840:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2200      	movs	r2, #0
 8003848:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800384c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8003850:	4618      	mov	r0, r3
 8003852:	3728      	adds	r7, #40	; 0x28
 8003854:	46bd      	mov	sp, r7
 8003856:	bd80      	pop	{r7, pc}

08003858 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b088      	sub	sp, #32
 800385c:	af00      	add	r7, sp, #0
 800385e:	60f8      	str	r0, [r7, #12]
 8003860:	60b9      	str	r1, [r7, #8]
 8003862:	603b      	str	r3, [r7, #0]
 8003864:	4613      	mov	r3, r2
 8003866:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003868:	f7fd fe6e 	bl	8001548 <HAL_GetTick>
 800386c:	4602      	mov	r2, r0
 800386e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003870:	1a9b      	subs	r3, r3, r2
 8003872:	683a      	ldr	r2, [r7, #0]
 8003874:	4413      	add	r3, r2
 8003876:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003878:	f7fd fe66 	bl	8001548 <HAL_GetTick>
 800387c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800387e:	4b39      	ldr	r3, [pc, #228]	; (8003964 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	015b      	lsls	r3, r3, #5
 8003884:	0d1b      	lsrs	r3, r3, #20
 8003886:	69fa      	ldr	r2, [r7, #28]
 8003888:	fb02 f303 	mul.w	r3, r2, r3
 800388c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800388e:	e054      	b.n	800393a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003896:	d050      	beq.n	800393a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003898:	f7fd fe56 	bl	8001548 <HAL_GetTick>
 800389c:	4602      	mov	r2, r0
 800389e:	69bb      	ldr	r3, [r7, #24]
 80038a0:	1ad3      	subs	r3, r2, r3
 80038a2:	69fa      	ldr	r2, [r7, #28]
 80038a4:	429a      	cmp	r2, r3
 80038a6:	d902      	bls.n	80038ae <SPI_WaitFlagStateUntilTimeout+0x56>
 80038a8:	69fb      	ldr	r3, [r7, #28]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d13d      	bne.n	800392a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	685a      	ldr	r2, [r3, #4]
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80038bc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80038c6:	d111      	bne.n	80038ec <SPI_WaitFlagStateUntilTimeout+0x94>
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	689b      	ldr	r3, [r3, #8]
 80038cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80038d0:	d004      	beq.n	80038dc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	689b      	ldr	r3, [r3, #8]
 80038d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038da:	d107      	bne.n	80038ec <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	681a      	ldr	r2, [r3, #0]
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80038ea:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80038f4:	d10f      	bne.n	8003916 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	681a      	ldr	r2, [r3, #0]
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003904:	601a      	str	r2, [r3, #0]
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	681a      	ldr	r2, [r3, #0]
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003914:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	2201      	movs	r2, #1
 800391a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2200      	movs	r2, #0
 8003922:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003926:	2303      	movs	r3, #3
 8003928:	e017      	b.n	800395a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800392a:	697b      	ldr	r3, [r7, #20]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d101      	bne.n	8003934 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003930:	2300      	movs	r3, #0
 8003932:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003934:	697b      	ldr	r3, [r7, #20]
 8003936:	3b01      	subs	r3, #1
 8003938:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	689a      	ldr	r2, [r3, #8]
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	4013      	ands	r3, r2
 8003944:	68ba      	ldr	r2, [r7, #8]
 8003946:	429a      	cmp	r2, r3
 8003948:	bf0c      	ite	eq
 800394a:	2301      	moveq	r3, #1
 800394c:	2300      	movne	r3, #0
 800394e:	b2db      	uxtb	r3, r3
 8003950:	461a      	mov	r2, r3
 8003952:	79fb      	ldrb	r3, [r7, #7]
 8003954:	429a      	cmp	r2, r3
 8003956:	d19b      	bne.n	8003890 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003958:	2300      	movs	r3, #0
}
 800395a:	4618      	mov	r0, r3
 800395c:	3720      	adds	r7, #32
 800395e:	46bd      	mov	sp, r7
 8003960:	bd80      	pop	{r7, pc}
 8003962:	bf00      	nop
 8003964:	20000000 	.word	0x20000000

08003968 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b08a      	sub	sp, #40	; 0x28
 800396c:	af00      	add	r7, sp, #0
 800396e:	60f8      	str	r0, [r7, #12]
 8003970:	60b9      	str	r1, [r7, #8]
 8003972:	607a      	str	r2, [r7, #4]
 8003974:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003976:	2300      	movs	r3, #0
 8003978:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800397a:	f7fd fde5 	bl	8001548 <HAL_GetTick>
 800397e:	4602      	mov	r2, r0
 8003980:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003982:	1a9b      	subs	r3, r3, r2
 8003984:	683a      	ldr	r2, [r7, #0]
 8003986:	4413      	add	r3, r2
 8003988:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800398a:	f7fd fddd 	bl	8001548 <HAL_GetTick>
 800398e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	330c      	adds	r3, #12
 8003996:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003998:	4b3d      	ldr	r3, [pc, #244]	; (8003a90 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800399a:	681a      	ldr	r2, [r3, #0]
 800399c:	4613      	mov	r3, r2
 800399e:	009b      	lsls	r3, r3, #2
 80039a0:	4413      	add	r3, r2
 80039a2:	00da      	lsls	r2, r3, #3
 80039a4:	1ad3      	subs	r3, r2, r3
 80039a6:	0d1b      	lsrs	r3, r3, #20
 80039a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039aa:	fb02 f303 	mul.w	r3, r2, r3
 80039ae:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80039b0:	e060      	b.n	8003a74 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80039b2:	68bb      	ldr	r3, [r7, #8]
 80039b4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80039b8:	d107      	bne.n	80039ca <SPI_WaitFifoStateUntilTimeout+0x62>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d104      	bne.n	80039ca <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80039c0:	69fb      	ldr	r3, [r7, #28]
 80039c2:	781b      	ldrb	r3, [r3, #0]
 80039c4:	b2db      	uxtb	r3, r3
 80039c6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80039c8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80039d0:	d050      	beq.n	8003a74 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80039d2:	f7fd fdb9 	bl	8001548 <HAL_GetTick>
 80039d6:	4602      	mov	r2, r0
 80039d8:	6a3b      	ldr	r3, [r7, #32]
 80039da:	1ad3      	subs	r3, r2, r3
 80039dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039de:	429a      	cmp	r2, r3
 80039e0:	d902      	bls.n	80039e8 <SPI_WaitFifoStateUntilTimeout+0x80>
 80039e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d13d      	bne.n	8003a64 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	685a      	ldr	r2, [r3, #4]
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80039f6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003a00:	d111      	bne.n	8003a26 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	689b      	ldr	r3, [r3, #8]
 8003a06:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a0a:	d004      	beq.n	8003a16 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	689b      	ldr	r3, [r3, #8]
 8003a10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a14:	d107      	bne.n	8003a26 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	681a      	ldr	r2, [r3, #0]
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a24:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a2a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a2e:	d10f      	bne.n	8003a50 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	681a      	ldr	r2, [r3, #0]
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003a3e:	601a      	str	r2, [r3, #0]
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003a4e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2201      	movs	r2, #1
 8003a54:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003a60:	2303      	movs	r3, #3
 8003a62:	e010      	b.n	8003a86 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003a64:	69bb      	ldr	r3, [r7, #24]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d101      	bne.n	8003a6e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8003a6e:	69bb      	ldr	r3, [r7, #24]
 8003a70:	3b01      	subs	r3, #1
 8003a72:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	689a      	ldr	r2, [r3, #8]
 8003a7a:	68bb      	ldr	r3, [r7, #8]
 8003a7c:	4013      	ands	r3, r2
 8003a7e:	687a      	ldr	r2, [r7, #4]
 8003a80:	429a      	cmp	r2, r3
 8003a82:	d196      	bne.n	80039b2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003a84:	2300      	movs	r3, #0
}
 8003a86:	4618      	mov	r0, r3
 8003a88:	3728      	adds	r7, #40	; 0x28
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}
 8003a8e:	bf00      	nop
 8003a90:	20000000 	.word	0x20000000

08003a94 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b088      	sub	sp, #32
 8003a98:	af02      	add	r7, sp, #8
 8003a9a:	60f8      	str	r0, [r7, #12]
 8003a9c:	60b9      	str	r1, [r7, #8]
 8003a9e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003aa8:	d111      	bne.n	8003ace <SPI_EndRxTransaction+0x3a>
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	689b      	ldr	r3, [r3, #8]
 8003aae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ab2:	d004      	beq.n	8003abe <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003abc:	d107      	bne.n	8003ace <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	681a      	ldr	r2, [r3, #0]
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003acc:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003ad6:	d112      	bne.n	8003afe <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	9300      	str	r3, [sp, #0]
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	2200      	movs	r2, #0
 8003ae0:	2180      	movs	r1, #128	; 0x80
 8003ae2:	68f8      	ldr	r0, [r7, #12]
 8003ae4:	f7ff feb8 	bl	8003858 <SPI_WaitFlagStateUntilTimeout>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d021      	beq.n	8003b32 <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003af2:	f043 0220 	orr.w	r2, r3, #32
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8003afa:	2303      	movs	r3, #3
 8003afc:	e03d      	b.n	8003b7a <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in µs */
    __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003afe:	4b21      	ldr	r3, [pc, #132]	; (8003b84 <SPI_EndRxTransaction+0xf0>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a21      	ldr	r2, [pc, #132]	; (8003b88 <SPI_EndRxTransaction+0xf4>)
 8003b04:	fba2 2303 	umull	r2, r3, r2, r3
 8003b08:	0d5b      	lsrs	r3, r3, #21
 8003b0a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003b0e:	fb02 f303 	mul.w	r3, r2, r3
 8003b12:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d00a      	beq.n	8003b30 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	3b01      	subs	r3, #1
 8003b1e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	689b      	ldr	r3, [r3, #8]
 8003b26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b2a:	2b80      	cmp	r3, #128	; 0x80
 8003b2c:	d0f2      	beq.n	8003b14 <SPI_EndRxTransaction+0x80>
 8003b2e:	e000      	b.n	8003b32 <SPI_EndRxTransaction+0x9e>
        break;
 8003b30:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003b3a:	d11d      	bne.n	8003b78 <SPI_EndRxTransaction+0xe4>
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	689b      	ldr	r3, [r3, #8]
 8003b40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b44:	d004      	beq.n	8003b50 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	689b      	ldr	r3, [r3, #8]
 8003b4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b4e:	d113      	bne.n	8003b78 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	9300      	str	r3, [sp, #0]
 8003b54:	68bb      	ldr	r3, [r7, #8]
 8003b56:	2200      	movs	r2, #0
 8003b58:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003b5c:	68f8      	ldr	r0, [r7, #12]
 8003b5e:	f7ff ff03 	bl	8003968 <SPI_WaitFifoStateUntilTimeout>
 8003b62:	4603      	mov	r3, r0
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d007      	beq.n	8003b78 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b6c:	f043 0220 	orr.w	r2, r3, #32
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8003b74:	2303      	movs	r3, #3
 8003b76:	e000      	b.n	8003b7a <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8003b78:	2300      	movs	r3, #0
}
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	3718      	adds	r7, #24
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd80      	pop	{r7, pc}
 8003b82:	bf00      	nop
 8003b84:	20000000 	.word	0x20000000
 8003b88:	165e9f81 	.word	0x165e9f81

08003b8c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b088      	sub	sp, #32
 8003b90:	af02      	add	r7, sp, #8
 8003b92:	60f8      	str	r0, [r7, #12]
 8003b94:	60b9      	str	r1, [r7, #8]
 8003b96:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	9300      	str	r3, [sp, #0]
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8003ba4:	68f8      	ldr	r0, [r7, #12]
 8003ba6:	f7ff fedf 	bl	8003968 <SPI_WaitFifoStateUntilTimeout>
 8003baa:	4603      	mov	r3, r0
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d007      	beq.n	8003bc0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003bb4:	f043 0220 	orr.w	r2, r3, #32
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003bbc:	2303      	movs	r3, #3
 8003bbe:	e046      	b.n	8003c4e <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003bc0:	4b25      	ldr	r3, [pc, #148]	; (8003c58 <SPI_EndRxTxTransaction+0xcc>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a25      	ldr	r2, [pc, #148]	; (8003c5c <SPI_EndRxTxTransaction+0xd0>)
 8003bc6:	fba2 2303 	umull	r2, r3, r2, r3
 8003bca:	0d5b      	lsrs	r3, r3, #21
 8003bcc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003bd0:	fb02 f303 	mul.w	r3, r2, r3
 8003bd4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003bde:	d112      	bne.n	8003c06 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	9300      	str	r3, [sp, #0]
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	2200      	movs	r2, #0
 8003be8:	2180      	movs	r1, #128	; 0x80
 8003bea:	68f8      	ldr	r0, [r7, #12]
 8003bec:	f7ff fe34 	bl	8003858 <SPI_WaitFlagStateUntilTimeout>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d016      	beq.n	8003c24 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003bfa:	f043 0220 	orr.w	r2, r3, #32
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8003c02:	2303      	movs	r3, #3
 8003c04:	e023      	b.n	8003c4e <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003c06:	697b      	ldr	r3, [r7, #20]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d00a      	beq.n	8003c22 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8003c0c:	697b      	ldr	r3, [r7, #20]
 8003c0e:	3b01      	subs	r3, #1
 8003c10:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	689b      	ldr	r3, [r3, #8]
 8003c18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c1c:	2b80      	cmp	r3, #128	; 0x80
 8003c1e:	d0f2      	beq.n	8003c06 <SPI_EndRxTxTransaction+0x7a>
 8003c20:	e000      	b.n	8003c24 <SPI_EndRxTxTransaction+0x98>
        break;
 8003c22:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	9300      	str	r3, [sp, #0]
 8003c28:	68bb      	ldr	r3, [r7, #8]
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003c30:	68f8      	ldr	r0, [r7, #12]
 8003c32:	f7ff fe99 	bl	8003968 <SPI_WaitFifoStateUntilTimeout>
 8003c36:	4603      	mov	r3, r0
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d007      	beq.n	8003c4c <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c40:	f043 0220 	orr.w	r2, r3, #32
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003c48:	2303      	movs	r3, #3
 8003c4a:	e000      	b.n	8003c4e <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8003c4c:	2300      	movs	r3, #0
}
 8003c4e:	4618      	mov	r0, r3
 8003c50:	3718      	adds	r7, #24
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bd80      	pop	{r7, pc}
 8003c56:	bf00      	nop
 8003c58:	20000000 	.word	0x20000000
 8003c5c:	165e9f81 	.word	0x165e9f81

08003c60 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b082      	sub	sp, #8
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d101      	bne.n	8003c72 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	e040      	b.n	8003cf4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d106      	bne.n	8003c88 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c82:	6878      	ldr	r0, [r7, #4]
 8003c84:	f7fd fa0a 	bl	800109c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2224      	movs	r2, #36	; 0x24
 8003c8c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	681a      	ldr	r2, [r3, #0]
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f022 0201 	bic.w	r2, r2, #1
 8003c9c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003c9e:	6878      	ldr	r0, [r7, #4]
 8003ca0:	f000 f8b0 	bl	8003e04 <UART_SetConfig>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	2b01      	cmp	r3, #1
 8003ca8:	d101      	bne.n	8003cae <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003caa:	2301      	movs	r3, #1
 8003cac:	e022      	b.n	8003cf4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d002      	beq.n	8003cbc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003cb6:	6878      	ldr	r0, [r7, #4]
 8003cb8:	f000 fb08 	bl	80042cc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	685a      	ldr	r2, [r3, #4]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003cca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	689a      	ldr	r2, [r3, #8]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003cda:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	681a      	ldr	r2, [r3, #0]
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f042 0201 	orr.w	r2, r2, #1
 8003cea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003cec:	6878      	ldr	r0, [r7, #4]
 8003cee:	f000 fb8f 	bl	8004410 <UART_CheckIdleState>
 8003cf2:	4603      	mov	r3, r0
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	3708      	adds	r7, #8
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}

08003cfc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b08a      	sub	sp, #40	; 0x28
 8003d00:	af02      	add	r7, sp, #8
 8003d02:	60f8      	str	r0, [r7, #12]
 8003d04:	60b9      	str	r1, [r7, #8]
 8003d06:	603b      	str	r3, [r7, #0]
 8003d08:	4613      	mov	r3, r2
 8003d0a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003d10:	2b20      	cmp	r3, #32
 8003d12:	d171      	bne.n	8003df8 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d14:	68bb      	ldr	r3, [r7, #8]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d002      	beq.n	8003d20 <HAL_UART_Transmit+0x24>
 8003d1a:	88fb      	ldrh	r3, [r7, #6]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d101      	bne.n	8003d24 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003d20:	2301      	movs	r3, #1
 8003d22:	e06a      	b.n	8003dfa <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2200      	movs	r2, #0
 8003d28:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	2221      	movs	r2, #33	; 0x21
 8003d30:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003d32:	f7fd fc09 	bl	8001548 <HAL_GetTick>
 8003d36:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	88fa      	ldrh	r2, [r7, #6]
 8003d3c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	88fa      	ldrh	r2, [r7, #6]
 8003d44:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	689b      	ldr	r3, [r3, #8]
 8003d4c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d50:	d108      	bne.n	8003d64 <HAL_UART_Transmit+0x68>
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	691b      	ldr	r3, [r3, #16]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d104      	bne.n	8003d64 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	61bb      	str	r3, [r7, #24]
 8003d62:	e003      	b.n	8003d6c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003d64:	68bb      	ldr	r3, [r7, #8]
 8003d66:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003d6c:	e02c      	b.n	8003dc8 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	9300      	str	r3, [sp, #0]
 8003d72:	697b      	ldr	r3, [r7, #20]
 8003d74:	2200      	movs	r2, #0
 8003d76:	2180      	movs	r1, #128	; 0x80
 8003d78:	68f8      	ldr	r0, [r7, #12]
 8003d7a:	f000 fb96 	bl	80044aa <UART_WaitOnFlagUntilTimeout>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d001      	beq.n	8003d88 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8003d84:	2303      	movs	r3, #3
 8003d86:	e038      	b.n	8003dfa <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003d88:	69fb      	ldr	r3, [r7, #28]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d10b      	bne.n	8003da6 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003d8e:	69bb      	ldr	r3, [r7, #24]
 8003d90:	881b      	ldrh	r3, [r3, #0]
 8003d92:	461a      	mov	r2, r3
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d9c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003d9e:	69bb      	ldr	r3, [r7, #24]
 8003da0:	3302      	adds	r3, #2
 8003da2:	61bb      	str	r3, [r7, #24]
 8003da4:	e007      	b.n	8003db6 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003da6:	69fb      	ldr	r3, [r7, #28]
 8003da8:	781a      	ldrb	r2, [r3, #0]
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003db0:	69fb      	ldr	r3, [r7, #28]
 8003db2:	3301      	adds	r3, #1
 8003db4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003dbc:	b29b      	uxth	r3, r3
 8003dbe:	3b01      	subs	r3, #1
 8003dc0:	b29a      	uxth	r2, r3
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003dce:	b29b      	uxth	r3, r3
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d1cc      	bne.n	8003d6e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	9300      	str	r3, [sp, #0]
 8003dd8:	697b      	ldr	r3, [r7, #20]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	2140      	movs	r1, #64	; 0x40
 8003dde:	68f8      	ldr	r0, [r7, #12]
 8003de0:	f000 fb63 	bl	80044aa <UART_WaitOnFlagUntilTimeout>
 8003de4:	4603      	mov	r3, r0
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d001      	beq.n	8003dee <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8003dea:	2303      	movs	r3, #3
 8003dec:	e005      	b.n	8003dfa <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	2220      	movs	r2, #32
 8003df2:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003df4:	2300      	movs	r3, #0
 8003df6:	e000      	b.n	8003dfa <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8003df8:	2302      	movs	r3, #2
  }
}
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	3720      	adds	r7, #32
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	bd80      	pop	{r7, pc}
	...

08003e04 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b088      	sub	sp, #32
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	689a      	ldr	r2, [r3, #8]
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	691b      	ldr	r3, [r3, #16]
 8003e18:	431a      	orrs	r2, r3
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	695b      	ldr	r3, [r3, #20]
 8003e1e:	431a      	orrs	r2, r3
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	69db      	ldr	r3, [r3, #28]
 8003e24:	4313      	orrs	r3, r2
 8003e26:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	681a      	ldr	r2, [r3, #0]
 8003e2e:	4ba6      	ldr	r3, [pc, #664]	; (80040c8 <UART_SetConfig+0x2c4>)
 8003e30:	4013      	ands	r3, r2
 8003e32:	687a      	ldr	r2, [r7, #4]
 8003e34:	6812      	ldr	r2, [r2, #0]
 8003e36:	6979      	ldr	r1, [r7, #20]
 8003e38:	430b      	orrs	r3, r1
 8003e3a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	68da      	ldr	r2, [r3, #12]
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	430a      	orrs	r2, r1
 8003e50:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	699b      	ldr	r3, [r3, #24]
 8003e56:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6a1b      	ldr	r3, [r3, #32]
 8003e5c:	697a      	ldr	r2, [r7, #20]
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	689b      	ldr	r3, [r3, #8]
 8003e68:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	697a      	ldr	r2, [r7, #20]
 8003e72:	430a      	orrs	r2, r1
 8003e74:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4a94      	ldr	r2, [pc, #592]	; (80040cc <UART_SetConfig+0x2c8>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d120      	bne.n	8003ec2 <UART_SetConfig+0xbe>
 8003e80:	4b93      	ldr	r3, [pc, #588]	; (80040d0 <UART_SetConfig+0x2cc>)
 8003e82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e86:	f003 0303 	and.w	r3, r3, #3
 8003e8a:	2b03      	cmp	r3, #3
 8003e8c:	d816      	bhi.n	8003ebc <UART_SetConfig+0xb8>
 8003e8e:	a201      	add	r2, pc, #4	; (adr r2, 8003e94 <UART_SetConfig+0x90>)
 8003e90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e94:	08003ea5 	.word	0x08003ea5
 8003e98:	08003eb1 	.word	0x08003eb1
 8003e9c:	08003eab 	.word	0x08003eab
 8003ea0:	08003eb7 	.word	0x08003eb7
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	77fb      	strb	r3, [r7, #31]
 8003ea8:	e150      	b.n	800414c <UART_SetConfig+0x348>
 8003eaa:	2302      	movs	r3, #2
 8003eac:	77fb      	strb	r3, [r7, #31]
 8003eae:	e14d      	b.n	800414c <UART_SetConfig+0x348>
 8003eb0:	2304      	movs	r3, #4
 8003eb2:	77fb      	strb	r3, [r7, #31]
 8003eb4:	e14a      	b.n	800414c <UART_SetConfig+0x348>
 8003eb6:	2308      	movs	r3, #8
 8003eb8:	77fb      	strb	r3, [r7, #31]
 8003eba:	e147      	b.n	800414c <UART_SetConfig+0x348>
 8003ebc:	2310      	movs	r3, #16
 8003ebe:	77fb      	strb	r3, [r7, #31]
 8003ec0:	e144      	b.n	800414c <UART_SetConfig+0x348>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4a83      	ldr	r2, [pc, #524]	; (80040d4 <UART_SetConfig+0x2d0>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d132      	bne.n	8003f32 <UART_SetConfig+0x12e>
 8003ecc:	4b80      	ldr	r3, [pc, #512]	; (80040d0 <UART_SetConfig+0x2cc>)
 8003ece:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ed2:	f003 030c 	and.w	r3, r3, #12
 8003ed6:	2b0c      	cmp	r3, #12
 8003ed8:	d828      	bhi.n	8003f2c <UART_SetConfig+0x128>
 8003eda:	a201      	add	r2, pc, #4	; (adr r2, 8003ee0 <UART_SetConfig+0xdc>)
 8003edc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ee0:	08003f15 	.word	0x08003f15
 8003ee4:	08003f2d 	.word	0x08003f2d
 8003ee8:	08003f2d 	.word	0x08003f2d
 8003eec:	08003f2d 	.word	0x08003f2d
 8003ef0:	08003f21 	.word	0x08003f21
 8003ef4:	08003f2d 	.word	0x08003f2d
 8003ef8:	08003f2d 	.word	0x08003f2d
 8003efc:	08003f2d 	.word	0x08003f2d
 8003f00:	08003f1b 	.word	0x08003f1b
 8003f04:	08003f2d 	.word	0x08003f2d
 8003f08:	08003f2d 	.word	0x08003f2d
 8003f0c:	08003f2d 	.word	0x08003f2d
 8003f10:	08003f27 	.word	0x08003f27
 8003f14:	2300      	movs	r3, #0
 8003f16:	77fb      	strb	r3, [r7, #31]
 8003f18:	e118      	b.n	800414c <UART_SetConfig+0x348>
 8003f1a:	2302      	movs	r3, #2
 8003f1c:	77fb      	strb	r3, [r7, #31]
 8003f1e:	e115      	b.n	800414c <UART_SetConfig+0x348>
 8003f20:	2304      	movs	r3, #4
 8003f22:	77fb      	strb	r3, [r7, #31]
 8003f24:	e112      	b.n	800414c <UART_SetConfig+0x348>
 8003f26:	2308      	movs	r3, #8
 8003f28:	77fb      	strb	r3, [r7, #31]
 8003f2a:	e10f      	b.n	800414c <UART_SetConfig+0x348>
 8003f2c:	2310      	movs	r3, #16
 8003f2e:	77fb      	strb	r3, [r7, #31]
 8003f30:	e10c      	b.n	800414c <UART_SetConfig+0x348>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4a68      	ldr	r2, [pc, #416]	; (80040d8 <UART_SetConfig+0x2d4>)
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d120      	bne.n	8003f7e <UART_SetConfig+0x17a>
 8003f3c:	4b64      	ldr	r3, [pc, #400]	; (80040d0 <UART_SetConfig+0x2cc>)
 8003f3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f42:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003f46:	2b30      	cmp	r3, #48	; 0x30
 8003f48:	d013      	beq.n	8003f72 <UART_SetConfig+0x16e>
 8003f4a:	2b30      	cmp	r3, #48	; 0x30
 8003f4c:	d814      	bhi.n	8003f78 <UART_SetConfig+0x174>
 8003f4e:	2b20      	cmp	r3, #32
 8003f50:	d009      	beq.n	8003f66 <UART_SetConfig+0x162>
 8003f52:	2b20      	cmp	r3, #32
 8003f54:	d810      	bhi.n	8003f78 <UART_SetConfig+0x174>
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d002      	beq.n	8003f60 <UART_SetConfig+0x15c>
 8003f5a:	2b10      	cmp	r3, #16
 8003f5c:	d006      	beq.n	8003f6c <UART_SetConfig+0x168>
 8003f5e:	e00b      	b.n	8003f78 <UART_SetConfig+0x174>
 8003f60:	2300      	movs	r3, #0
 8003f62:	77fb      	strb	r3, [r7, #31]
 8003f64:	e0f2      	b.n	800414c <UART_SetConfig+0x348>
 8003f66:	2302      	movs	r3, #2
 8003f68:	77fb      	strb	r3, [r7, #31]
 8003f6a:	e0ef      	b.n	800414c <UART_SetConfig+0x348>
 8003f6c:	2304      	movs	r3, #4
 8003f6e:	77fb      	strb	r3, [r7, #31]
 8003f70:	e0ec      	b.n	800414c <UART_SetConfig+0x348>
 8003f72:	2308      	movs	r3, #8
 8003f74:	77fb      	strb	r3, [r7, #31]
 8003f76:	e0e9      	b.n	800414c <UART_SetConfig+0x348>
 8003f78:	2310      	movs	r3, #16
 8003f7a:	77fb      	strb	r3, [r7, #31]
 8003f7c:	e0e6      	b.n	800414c <UART_SetConfig+0x348>
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	4a56      	ldr	r2, [pc, #344]	; (80040dc <UART_SetConfig+0x2d8>)
 8003f84:	4293      	cmp	r3, r2
 8003f86:	d120      	bne.n	8003fca <UART_SetConfig+0x1c6>
 8003f88:	4b51      	ldr	r3, [pc, #324]	; (80040d0 <UART_SetConfig+0x2cc>)
 8003f8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f8e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003f92:	2bc0      	cmp	r3, #192	; 0xc0
 8003f94:	d013      	beq.n	8003fbe <UART_SetConfig+0x1ba>
 8003f96:	2bc0      	cmp	r3, #192	; 0xc0
 8003f98:	d814      	bhi.n	8003fc4 <UART_SetConfig+0x1c0>
 8003f9a:	2b80      	cmp	r3, #128	; 0x80
 8003f9c:	d009      	beq.n	8003fb2 <UART_SetConfig+0x1ae>
 8003f9e:	2b80      	cmp	r3, #128	; 0x80
 8003fa0:	d810      	bhi.n	8003fc4 <UART_SetConfig+0x1c0>
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d002      	beq.n	8003fac <UART_SetConfig+0x1a8>
 8003fa6:	2b40      	cmp	r3, #64	; 0x40
 8003fa8:	d006      	beq.n	8003fb8 <UART_SetConfig+0x1b4>
 8003faa:	e00b      	b.n	8003fc4 <UART_SetConfig+0x1c0>
 8003fac:	2300      	movs	r3, #0
 8003fae:	77fb      	strb	r3, [r7, #31]
 8003fb0:	e0cc      	b.n	800414c <UART_SetConfig+0x348>
 8003fb2:	2302      	movs	r3, #2
 8003fb4:	77fb      	strb	r3, [r7, #31]
 8003fb6:	e0c9      	b.n	800414c <UART_SetConfig+0x348>
 8003fb8:	2304      	movs	r3, #4
 8003fba:	77fb      	strb	r3, [r7, #31]
 8003fbc:	e0c6      	b.n	800414c <UART_SetConfig+0x348>
 8003fbe:	2308      	movs	r3, #8
 8003fc0:	77fb      	strb	r3, [r7, #31]
 8003fc2:	e0c3      	b.n	800414c <UART_SetConfig+0x348>
 8003fc4:	2310      	movs	r3, #16
 8003fc6:	77fb      	strb	r3, [r7, #31]
 8003fc8:	e0c0      	b.n	800414c <UART_SetConfig+0x348>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4a44      	ldr	r2, [pc, #272]	; (80040e0 <UART_SetConfig+0x2dc>)
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	d125      	bne.n	8004020 <UART_SetConfig+0x21c>
 8003fd4:	4b3e      	ldr	r3, [pc, #248]	; (80040d0 <UART_SetConfig+0x2cc>)
 8003fd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fda:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003fde:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003fe2:	d017      	beq.n	8004014 <UART_SetConfig+0x210>
 8003fe4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003fe8:	d817      	bhi.n	800401a <UART_SetConfig+0x216>
 8003fea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003fee:	d00b      	beq.n	8004008 <UART_SetConfig+0x204>
 8003ff0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ff4:	d811      	bhi.n	800401a <UART_SetConfig+0x216>
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d003      	beq.n	8004002 <UART_SetConfig+0x1fe>
 8003ffa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ffe:	d006      	beq.n	800400e <UART_SetConfig+0x20a>
 8004000:	e00b      	b.n	800401a <UART_SetConfig+0x216>
 8004002:	2300      	movs	r3, #0
 8004004:	77fb      	strb	r3, [r7, #31]
 8004006:	e0a1      	b.n	800414c <UART_SetConfig+0x348>
 8004008:	2302      	movs	r3, #2
 800400a:	77fb      	strb	r3, [r7, #31]
 800400c:	e09e      	b.n	800414c <UART_SetConfig+0x348>
 800400e:	2304      	movs	r3, #4
 8004010:	77fb      	strb	r3, [r7, #31]
 8004012:	e09b      	b.n	800414c <UART_SetConfig+0x348>
 8004014:	2308      	movs	r3, #8
 8004016:	77fb      	strb	r3, [r7, #31]
 8004018:	e098      	b.n	800414c <UART_SetConfig+0x348>
 800401a:	2310      	movs	r3, #16
 800401c:	77fb      	strb	r3, [r7, #31]
 800401e:	e095      	b.n	800414c <UART_SetConfig+0x348>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a2f      	ldr	r2, [pc, #188]	; (80040e4 <UART_SetConfig+0x2e0>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d125      	bne.n	8004076 <UART_SetConfig+0x272>
 800402a:	4b29      	ldr	r3, [pc, #164]	; (80040d0 <UART_SetConfig+0x2cc>)
 800402c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004030:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004034:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004038:	d017      	beq.n	800406a <UART_SetConfig+0x266>
 800403a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800403e:	d817      	bhi.n	8004070 <UART_SetConfig+0x26c>
 8004040:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004044:	d00b      	beq.n	800405e <UART_SetConfig+0x25a>
 8004046:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800404a:	d811      	bhi.n	8004070 <UART_SetConfig+0x26c>
 800404c:	2b00      	cmp	r3, #0
 800404e:	d003      	beq.n	8004058 <UART_SetConfig+0x254>
 8004050:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004054:	d006      	beq.n	8004064 <UART_SetConfig+0x260>
 8004056:	e00b      	b.n	8004070 <UART_SetConfig+0x26c>
 8004058:	2301      	movs	r3, #1
 800405a:	77fb      	strb	r3, [r7, #31]
 800405c:	e076      	b.n	800414c <UART_SetConfig+0x348>
 800405e:	2302      	movs	r3, #2
 8004060:	77fb      	strb	r3, [r7, #31]
 8004062:	e073      	b.n	800414c <UART_SetConfig+0x348>
 8004064:	2304      	movs	r3, #4
 8004066:	77fb      	strb	r3, [r7, #31]
 8004068:	e070      	b.n	800414c <UART_SetConfig+0x348>
 800406a:	2308      	movs	r3, #8
 800406c:	77fb      	strb	r3, [r7, #31]
 800406e:	e06d      	b.n	800414c <UART_SetConfig+0x348>
 8004070:	2310      	movs	r3, #16
 8004072:	77fb      	strb	r3, [r7, #31]
 8004074:	e06a      	b.n	800414c <UART_SetConfig+0x348>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4a1b      	ldr	r2, [pc, #108]	; (80040e8 <UART_SetConfig+0x2e4>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d138      	bne.n	80040f2 <UART_SetConfig+0x2ee>
 8004080:	4b13      	ldr	r3, [pc, #76]	; (80040d0 <UART_SetConfig+0x2cc>)
 8004082:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004086:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800408a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800408e:	d017      	beq.n	80040c0 <UART_SetConfig+0x2bc>
 8004090:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004094:	d82a      	bhi.n	80040ec <UART_SetConfig+0x2e8>
 8004096:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800409a:	d00b      	beq.n	80040b4 <UART_SetConfig+0x2b0>
 800409c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80040a0:	d824      	bhi.n	80040ec <UART_SetConfig+0x2e8>
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d003      	beq.n	80040ae <UART_SetConfig+0x2aa>
 80040a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040aa:	d006      	beq.n	80040ba <UART_SetConfig+0x2b6>
 80040ac:	e01e      	b.n	80040ec <UART_SetConfig+0x2e8>
 80040ae:	2300      	movs	r3, #0
 80040b0:	77fb      	strb	r3, [r7, #31]
 80040b2:	e04b      	b.n	800414c <UART_SetConfig+0x348>
 80040b4:	2302      	movs	r3, #2
 80040b6:	77fb      	strb	r3, [r7, #31]
 80040b8:	e048      	b.n	800414c <UART_SetConfig+0x348>
 80040ba:	2304      	movs	r3, #4
 80040bc:	77fb      	strb	r3, [r7, #31]
 80040be:	e045      	b.n	800414c <UART_SetConfig+0x348>
 80040c0:	2308      	movs	r3, #8
 80040c2:	77fb      	strb	r3, [r7, #31]
 80040c4:	e042      	b.n	800414c <UART_SetConfig+0x348>
 80040c6:	bf00      	nop
 80040c8:	efff69f3 	.word	0xefff69f3
 80040cc:	40011000 	.word	0x40011000
 80040d0:	40023800 	.word	0x40023800
 80040d4:	40004400 	.word	0x40004400
 80040d8:	40004800 	.word	0x40004800
 80040dc:	40004c00 	.word	0x40004c00
 80040e0:	40005000 	.word	0x40005000
 80040e4:	40011400 	.word	0x40011400
 80040e8:	40007800 	.word	0x40007800
 80040ec:	2310      	movs	r3, #16
 80040ee:	77fb      	strb	r3, [r7, #31]
 80040f0:	e02c      	b.n	800414c <UART_SetConfig+0x348>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a72      	ldr	r2, [pc, #456]	; (80042c0 <UART_SetConfig+0x4bc>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d125      	bne.n	8004148 <UART_SetConfig+0x344>
 80040fc:	4b71      	ldr	r3, [pc, #452]	; (80042c4 <UART_SetConfig+0x4c0>)
 80040fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004102:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004106:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800410a:	d017      	beq.n	800413c <UART_SetConfig+0x338>
 800410c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004110:	d817      	bhi.n	8004142 <UART_SetConfig+0x33e>
 8004112:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004116:	d00b      	beq.n	8004130 <UART_SetConfig+0x32c>
 8004118:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800411c:	d811      	bhi.n	8004142 <UART_SetConfig+0x33e>
 800411e:	2b00      	cmp	r3, #0
 8004120:	d003      	beq.n	800412a <UART_SetConfig+0x326>
 8004122:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004126:	d006      	beq.n	8004136 <UART_SetConfig+0x332>
 8004128:	e00b      	b.n	8004142 <UART_SetConfig+0x33e>
 800412a:	2300      	movs	r3, #0
 800412c:	77fb      	strb	r3, [r7, #31]
 800412e:	e00d      	b.n	800414c <UART_SetConfig+0x348>
 8004130:	2302      	movs	r3, #2
 8004132:	77fb      	strb	r3, [r7, #31]
 8004134:	e00a      	b.n	800414c <UART_SetConfig+0x348>
 8004136:	2304      	movs	r3, #4
 8004138:	77fb      	strb	r3, [r7, #31]
 800413a:	e007      	b.n	800414c <UART_SetConfig+0x348>
 800413c:	2308      	movs	r3, #8
 800413e:	77fb      	strb	r3, [r7, #31]
 8004140:	e004      	b.n	800414c <UART_SetConfig+0x348>
 8004142:	2310      	movs	r3, #16
 8004144:	77fb      	strb	r3, [r7, #31]
 8004146:	e001      	b.n	800414c <UART_SetConfig+0x348>
 8004148:	2310      	movs	r3, #16
 800414a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	69db      	ldr	r3, [r3, #28]
 8004150:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004154:	d15b      	bne.n	800420e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8004156:	7ffb      	ldrb	r3, [r7, #31]
 8004158:	2b08      	cmp	r3, #8
 800415a:	d828      	bhi.n	80041ae <UART_SetConfig+0x3aa>
 800415c:	a201      	add	r2, pc, #4	; (adr r2, 8004164 <UART_SetConfig+0x360>)
 800415e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004162:	bf00      	nop
 8004164:	08004189 	.word	0x08004189
 8004168:	08004191 	.word	0x08004191
 800416c:	08004199 	.word	0x08004199
 8004170:	080041af 	.word	0x080041af
 8004174:	0800419f 	.word	0x0800419f
 8004178:	080041af 	.word	0x080041af
 800417c:	080041af 	.word	0x080041af
 8004180:	080041af 	.word	0x080041af
 8004184:	080041a7 	.word	0x080041a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004188:	f7fe fb28 	bl	80027dc <HAL_RCC_GetPCLK1Freq>
 800418c:	61b8      	str	r0, [r7, #24]
        break;
 800418e:	e013      	b.n	80041b8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004190:	f7fe fb38 	bl	8002804 <HAL_RCC_GetPCLK2Freq>
 8004194:	61b8      	str	r0, [r7, #24]
        break;
 8004196:	e00f      	b.n	80041b8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004198:	4b4b      	ldr	r3, [pc, #300]	; (80042c8 <UART_SetConfig+0x4c4>)
 800419a:	61bb      	str	r3, [r7, #24]
        break;
 800419c:	e00c      	b.n	80041b8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800419e:	f7fe fa0b 	bl	80025b8 <HAL_RCC_GetSysClockFreq>
 80041a2:	61b8      	str	r0, [r7, #24]
        break;
 80041a4:	e008      	b.n	80041b8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80041a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80041aa:	61bb      	str	r3, [r7, #24]
        break;
 80041ac:	e004      	b.n	80041b8 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80041ae:	2300      	movs	r3, #0
 80041b0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80041b2:	2301      	movs	r3, #1
 80041b4:	77bb      	strb	r3, [r7, #30]
        break;
 80041b6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80041b8:	69bb      	ldr	r3, [r7, #24]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d074      	beq.n	80042a8 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80041be:	69bb      	ldr	r3, [r7, #24]
 80041c0:	005a      	lsls	r2, r3, #1
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	085b      	lsrs	r3, r3, #1
 80041c8:	441a      	add	r2, r3
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80041d2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80041d4:	693b      	ldr	r3, [r7, #16]
 80041d6:	2b0f      	cmp	r3, #15
 80041d8:	d916      	bls.n	8004208 <UART_SetConfig+0x404>
 80041da:	693b      	ldr	r3, [r7, #16]
 80041dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041e0:	d212      	bcs.n	8004208 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	b29b      	uxth	r3, r3
 80041e6:	f023 030f 	bic.w	r3, r3, #15
 80041ea:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80041ec:	693b      	ldr	r3, [r7, #16]
 80041ee:	085b      	lsrs	r3, r3, #1
 80041f0:	b29b      	uxth	r3, r3
 80041f2:	f003 0307 	and.w	r3, r3, #7
 80041f6:	b29a      	uxth	r2, r3
 80041f8:	89fb      	ldrh	r3, [r7, #14]
 80041fa:	4313      	orrs	r3, r2
 80041fc:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	89fa      	ldrh	r2, [r7, #14]
 8004204:	60da      	str	r2, [r3, #12]
 8004206:	e04f      	b.n	80042a8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	77bb      	strb	r3, [r7, #30]
 800420c:	e04c      	b.n	80042a8 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800420e:	7ffb      	ldrb	r3, [r7, #31]
 8004210:	2b08      	cmp	r3, #8
 8004212:	d828      	bhi.n	8004266 <UART_SetConfig+0x462>
 8004214:	a201      	add	r2, pc, #4	; (adr r2, 800421c <UART_SetConfig+0x418>)
 8004216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800421a:	bf00      	nop
 800421c:	08004241 	.word	0x08004241
 8004220:	08004249 	.word	0x08004249
 8004224:	08004251 	.word	0x08004251
 8004228:	08004267 	.word	0x08004267
 800422c:	08004257 	.word	0x08004257
 8004230:	08004267 	.word	0x08004267
 8004234:	08004267 	.word	0x08004267
 8004238:	08004267 	.word	0x08004267
 800423c:	0800425f 	.word	0x0800425f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004240:	f7fe facc 	bl	80027dc <HAL_RCC_GetPCLK1Freq>
 8004244:	61b8      	str	r0, [r7, #24]
        break;
 8004246:	e013      	b.n	8004270 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004248:	f7fe fadc 	bl	8002804 <HAL_RCC_GetPCLK2Freq>
 800424c:	61b8      	str	r0, [r7, #24]
        break;
 800424e:	e00f      	b.n	8004270 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004250:	4b1d      	ldr	r3, [pc, #116]	; (80042c8 <UART_SetConfig+0x4c4>)
 8004252:	61bb      	str	r3, [r7, #24]
        break;
 8004254:	e00c      	b.n	8004270 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004256:	f7fe f9af 	bl	80025b8 <HAL_RCC_GetSysClockFreq>
 800425a:	61b8      	str	r0, [r7, #24]
        break;
 800425c:	e008      	b.n	8004270 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800425e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004262:	61bb      	str	r3, [r7, #24]
        break;
 8004264:	e004      	b.n	8004270 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8004266:	2300      	movs	r3, #0
 8004268:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800426a:	2301      	movs	r3, #1
 800426c:	77bb      	strb	r3, [r7, #30]
        break;
 800426e:	bf00      	nop
    }

    if (pclk != 0U)
 8004270:	69bb      	ldr	r3, [r7, #24]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d018      	beq.n	80042a8 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	085a      	lsrs	r2, r3, #1
 800427c:	69bb      	ldr	r3, [r7, #24]
 800427e:	441a      	add	r2, r3
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	fbb2 f3f3 	udiv	r3, r2, r3
 8004288:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	2b0f      	cmp	r3, #15
 800428e:	d909      	bls.n	80042a4 <UART_SetConfig+0x4a0>
 8004290:	693b      	ldr	r3, [r7, #16]
 8004292:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004296:	d205      	bcs.n	80042a4 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004298:	693b      	ldr	r3, [r7, #16]
 800429a:	b29a      	uxth	r2, r3
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	60da      	str	r2, [r3, #12]
 80042a2:	e001      	b.n	80042a8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80042a4:	2301      	movs	r3, #1
 80042a6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2200      	movs	r2, #0
 80042ac:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2200      	movs	r2, #0
 80042b2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80042b4:	7fbb      	ldrb	r3, [r7, #30]
}
 80042b6:	4618      	mov	r0, r3
 80042b8:	3720      	adds	r7, #32
 80042ba:	46bd      	mov	sp, r7
 80042bc:	bd80      	pop	{r7, pc}
 80042be:	bf00      	nop
 80042c0:	40007c00 	.word	0x40007c00
 80042c4:	40023800 	.word	0x40023800
 80042c8:	00f42400 	.word	0x00f42400

080042cc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80042cc:	b480      	push	{r7}
 80042ce:	b083      	sub	sp, #12
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042d8:	f003 0301 	and.w	r3, r3, #1
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d00a      	beq.n	80042f6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	430a      	orrs	r2, r1
 80042f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042fa:	f003 0302 	and.w	r3, r3, #2
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d00a      	beq.n	8004318 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	685b      	ldr	r3, [r3, #4]
 8004308:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	430a      	orrs	r2, r1
 8004316:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800431c:	f003 0304 	and.w	r3, r3, #4
 8004320:	2b00      	cmp	r3, #0
 8004322:	d00a      	beq.n	800433a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	685b      	ldr	r3, [r3, #4]
 800432a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	430a      	orrs	r2, r1
 8004338:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800433e:	f003 0308 	and.w	r3, r3, #8
 8004342:	2b00      	cmp	r3, #0
 8004344:	d00a      	beq.n	800435c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	430a      	orrs	r2, r1
 800435a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004360:	f003 0310 	and.w	r3, r3, #16
 8004364:	2b00      	cmp	r3, #0
 8004366:	d00a      	beq.n	800437e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	689b      	ldr	r3, [r3, #8]
 800436e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	430a      	orrs	r2, r1
 800437c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004382:	f003 0320 	and.w	r3, r3, #32
 8004386:	2b00      	cmp	r3, #0
 8004388:	d00a      	beq.n	80043a0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	689b      	ldr	r3, [r3, #8]
 8004390:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	430a      	orrs	r2, r1
 800439e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d01a      	beq.n	80043e2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	685b      	ldr	r3, [r3, #4]
 80043b2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	430a      	orrs	r2, r1
 80043c0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043c6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80043ca:	d10a      	bne.n	80043e2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	430a      	orrs	r2, r1
 80043e0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d00a      	beq.n	8004404 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	430a      	orrs	r2, r1
 8004402:	605a      	str	r2, [r3, #4]
  }
}
 8004404:	bf00      	nop
 8004406:	370c      	adds	r7, #12
 8004408:	46bd      	mov	sp, r7
 800440a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440e:	4770      	bx	lr

08004410 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b086      	sub	sp, #24
 8004414:	af02      	add	r7, sp, #8
 8004416:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2200      	movs	r2, #0
 800441c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004420:	f7fd f892 	bl	8001548 <HAL_GetTick>
 8004424:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f003 0308 	and.w	r3, r3, #8
 8004430:	2b08      	cmp	r3, #8
 8004432:	d10e      	bne.n	8004452 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004434:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004438:	9300      	str	r3, [sp, #0]
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	2200      	movs	r2, #0
 800443e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004442:	6878      	ldr	r0, [r7, #4]
 8004444:	f000 f831 	bl	80044aa <UART_WaitOnFlagUntilTimeout>
 8004448:	4603      	mov	r3, r0
 800444a:	2b00      	cmp	r3, #0
 800444c:	d001      	beq.n	8004452 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800444e:	2303      	movs	r3, #3
 8004450:	e027      	b.n	80044a2 <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f003 0304 	and.w	r3, r3, #4
 800445c:	2b04      	cmp	r3, #4
 800445e:	d10e      	bne.n	800447e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004460:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004464:	9300      	str	r3, [sp, #0]
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	2200      	movs	r2, #0
 800446a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800446e:	6878      	ldr	r0, [r7, #4]
 8004470:	f000 f81b 	bl	80044aa <UART_WaitOnFlagUntilTimeout>
 8004474:	4603      	mov	r3, r0
 8004476:	2b00      	cmp	r3, #0
 8004478:	d001      	beq.n	800447e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800447a:	2303      	movs	r3, #3
 800447c:	e011      	b.n	80044a2 <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2220      	movs	r2, #32
 8004482:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2220      	movs	r2, #32
 8004488:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2200      	movs	r2, #0
 8004490:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2200      	movs	r2, #0
 8004496:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2200      	movs	r2, #0
 800449c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80044a0:	2300      	movs	r3, #0
}
 80044a2:	4618      	mov	r0, r3
 80044a4:	3710      	adds	r7, #16
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bd80      	pop	{r7, pc}

080044aa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80044aa:	b580      	push	{r7, lr}
 80044ac:	b09c      	sub	sp, #112	; 0x70
 80044ae:	af00      	add	r7, sp, #0
 80044b0:	60f8      	str	r0, [r7, #12]
 80044b2:	60b9      	str	r1, [r7, #8]
 80044b4:	603b      	str	r3, [r7, #0]
 80044b6:	4613      	mov	r3, r2
 80044b8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044ba:	e0a7      	b.n	800460c <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044bc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80044be:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80044c2:	f000 80a3 	beq.w	800460c <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044c6:	f7fd f83f 	bl	8001548 <HAL_GetTick>
 80044ca:	4602      	mov	r2, r0
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	1ad3      	subs	r3, r2, r3
 80044d0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80044d2:	429a      	cmp	r2, r3
 80044d4:	d302      	bcc.n	80044dc <UART_WaitOnFlagUntilTimeout+0x32>
 80044d6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d13f      	bne.n	800455c <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80044e4:	e853 3f00 	ldrex	r3, [r3]
 80044e8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80044ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80044ec:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80044f0:	667b      	str	r3, [r7, #100]	; 0x64
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	461a      	mov	r2, r3
 80044f8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80044fa:	65fb      	str	r3, [r7, #92]	; 0x5c
 80044fc:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044fe:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004500:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004502:	e841 2300 	strex	r3, r2, [r1]
 8004506:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004508:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800450a:	2b00      	cmp	r3, #0
 800450c:	d1e6      	bne.n	80044dc <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	3308      	adds	r3, #8
 8004514:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004516:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004518:	e853 3f00 	ldrex	r3, [r3]
 800451c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800451e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004520:	f023 0301 	bic.w	r3, r3, #1
 8004524:	663b      	str	r3, [r7, #96]	; 0x60
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	3308      	adds	r3, #8
 800452c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800452e:	64ba      	str	r2, [r7, #72]	; 0x48
 8004530:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004532:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004534:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004536:	e841 2300 	strex	r3, r2, [r1]
 800453a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800453c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800453e:	2b00      	cmp	r3, #0
 8004540:	d1e5      	bne.n	800450e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	2220      	movs	r2, #32
 8004546:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	2220      	movs	r2, #32
 800454c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	2200      	movs	r2, #0
 8004554:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8004558:	2303      	movs	r3, #3
 800455a:	e068      	b.n	800462e <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f003 0304 	and.w	r3, r3, #4
 8004566:	2b00      	cmp	r3, #0
 8004568:	d050      	beq.n	800460c <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	69db      	ldr	r3, [r3, #28]
 8004570:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004574:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004578:	d148      	bne.n	800460c <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004582:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800458a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800458c:	e853 3f00 	ldrex	r3, [r3]
 8004590:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004594:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004598:	66fb      	str	r3, [r7, #108]	; 0x6c
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	461a      	mov	r2, r3
 80045a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045a2:	637b      	str	r3, [r7, #52]	; 0x34
 80045a4:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045a6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80045a8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80045aa:	e841 2300 	strex	r3, r2, [r1]
 80045ae:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80045b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d1e6      	bne.n	8004584 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	3308      	adds	r3, #8
 80045bc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045be:	697b      	ldr	r3, [r7, #20]
 80045c0:	e853 3f00 	ldrex	r3, [r3]
 80045c4:	613b      	str	r3, [r7, #16]
   return(result);
 80045c6:	693b      	ldr	r3, [r7, #16]
 80045c8:	f023 0301 	bic.w	r3, r3, #1
 80045cc:	66bb      	str	r3, [r7, #104]	; 0x68
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	3308      	adds	r3, #8
 80045d4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80045d6:	623a      	str	r2, [r7, #32]
 80045d8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045da:	69f9      	ldr	r1, [r7, #28]
 80045dc:	6a3a      	ldr	r2, [r7, #32]
 80045de:	e841 2300 	strex	r3, r2, [r1]
 80045e2:	61bb      	str	r3, [r7, #24]
   return(result);
 80045e4:	69bb      	ldr	r3, [r7, #24]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d1e5      	bne.n	80045b6 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	2220      	movs	r2, #32
 80045ee:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2220      	movs	r2, #32
 80045f4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	2220      	movs	r2, #32
 80045fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	2200      	movs	r2, #0
 8004604:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8004608:	2303      	movs	r3, #3
 800460a:	e010      	b.n	800462e <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	69da      	ldr	r2, [r3, #28]
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	4013      	ands	r3, r2
 8004616:	68ba      	ldr	r2, [r7, #8]
 8004618:	429a      	cmp	r2, r3
 800461a:	bf0c      	ite	eq
 800461c:	2301      	moveq	r3, #1
 800461e:	2300      	movne	r3, #0
 8004620:	b2db      	uxtb	r3, r3
 8004622:	461a      	mov	r2, r3
 8004624:	79fb      	ldrb	r3, [r7, #7]
 8004626:	429a      	cmp	r2, r3
 8004628:	f43f af48 	beq.w	80044bc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800462c:	2300      	movs	r3, #0
}
 800462e:	4618      	mov	r0, r3
 8004630:	3770      	adds	r7, #112	; 0x70
 8004632:	46bd      	mov	sp, r7
 8004634:	bd80      	pop	{r7, pc}
	...

08004638 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004638:	b084      	sub	sp, #16
 800463a:	b580      	push	{r7, lr}
 800463c:	b084      	sub	sp, #16
 800463e:	af00      	add	r7, sp, #0
 8004640:	6078      	str	r0, [r7, #4]
 8004642:	f107 001c 	add.w	r0, r7, #28
 8004646:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800464a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800464c:	2b01      	cmp	r3, #1
 800464e:	d120      	bne.n	8004692 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004654:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	68da      	ldr	r2, [r3, #12]
 8004660:	4b20      	ldr	r3, [pc, #128]	; (80046e4 <USB_CoreInit+0xac>)
 8004662:	4013      	ands	r3, r2
 8004664:	687a      	ldr	r2, [r7, #4]
 8004666:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	68db      	ldr	r3, [r3, #12]
 800466c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004674:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004676:	2b01      	cmp	r3, #1
 8004678:	d105      	bne.n	8004686 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	68db      	ldr	r3, [r3, #12]
 800467e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f000 fa96 	bl	8004bb8 <USB_CoreReset>
 800468c:	4603      	mov	r3, r0
 800468e:	73fb      	strb	r3, [r7, #15]
 8004690:	e010      	b.n	80046b4 <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	68db      	ldr	r3, [r3, #12]
 8004696:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800469e:	6878      	ldr	r0, [r7, #4]
 80046a0:	f000 fa8a 	bl	8004bb8 <USB_CoreReset>
 80046a4:	4603      	mov	r3, r0
 80046a6:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046ac:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 80046b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046b6:	2b01      	cmp	r3, #1
 80046b8:	d10b      	bne.n	80046d2 <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	689b      	ldr	r3, [r3, #8]
 80046be:	f043 0206 	orr.w	r2, r3, #6
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	689b      	ldr	r3, [r3, #8]
 80046ca:	f043 0220 	orr.w	r2, r3, #32
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80046d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80046d4:	4618      	mov	r0, r3
 80046d6:	3710      	adds	r7, #16
 80046d8:	46bd      	mov	sp, r7
 80046da:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80046de:	b004      	add	sp, #16
 80046e0:	4770      	bx	lr
 80046e2:	bf00      	nop
 80046e4:	ffbdffbf 	.word	0xffbdffbf

080046e8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80046e8:	b480      	push	{r7}
 80046ea:	b083      	sub	sp, #12
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	689b      	ldr	r3, [r3, #8]
 80046f4:	f023 0201 	bic.w	r2, r3, #1
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80046fc:	2300      	movs	r3, #0
}
 80046fe:	4618      	mov	r0, r3
 8004700:	370c      	adds	r7, #12
 8004702:	46bd      	mov	sp, r7
 8004704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004708:	4770      	bx	lr

0800470a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800470a:	b580      	push	{r7, lr}
 800470c:	b084      	sub	sp, #16
 800470e:	af00      	add	r7, sp, #0
 8004710:	6078      	str	r0, [r7, #4]
 8004712:	460b      	mov	r3, r1
 8004714:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004716:	2300      	movs	r3, #0
 8004718:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	68db      	ldr	r3, [r3, #12]
 800471e:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004726:	78fb      	ldrb	r3, [r7, #3]
 8004728:	2b01      	cmp	r3, #1
 800472a:	d115      	bne.n	8004758 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	68db      	ldr	r3, [r3, #12]
 8004730:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004738:	2001      	movs	r0, #1
 800473a:	f7fc ff11 	bl	8001560 <HAL_Delay>
      ms++;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	3301      	adds	r3, #1
 8004742:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8004744:	6878      	ldr	r0, [r7, #4]
 8004746:	f000 fa29 	bl	8004b9c <USB_GetMode>
 800474a:	4603      	mov	r3, r0
 800474c:	2b01      	cmp	r3, #1
 800474e:	d01e      	beq.n	800478e <USB_SetCurrentMode+0x84>
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	2b31      	cmp	r3, #49	; 0x31
 8004754:	d9f0      	bls.n	8004738 <USB_SetCurrentMode+0x2e>
 8004756:	e01a      	b.n	800478e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004758:	78fb      	ldrb	r3, [r7, #3]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d115      	bne.n	800478a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	68db      	ldr	r3, [r3, #12]
 8004762:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800476a:	2001      	movs	r0, #1
 800476c:	f7fc fef8 	bl	8001560 <HAL_Delay>
      ms++;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	3301      	adds	r3, #1
 8004774:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8004776:	6878      	ldr	r0, [r7, #4]
 8004778:	f000 fa10 	bl	8004b9c <USB_GetMode>
 800477c:	4603      	mov	r3, r0
 800477e:	2b00      	cmp	r3, #0
 8004780:	d005      	beq.n	800478e <USB_SetCurrentMode+0x84>
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	2b31      	cmp	r3, #49	; 0x31
 8004786:	d9f0      	bls.n	800476a <USB_SetCurrentMode+0x60>
 8004788:	e001      	b.n	800478e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800478a:	2301      	movs	r3, #1
 800478c:	e005      	b.n	800479a <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	2b32      	cmp	r3, #50	; 0x32
 8004792:	d101      	bne.n	8004798 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004794:	2301      	movs	r3, #1
 8004796:	e000      	b.n	800479a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004798:	2300      	movs	r3, #0
}
 800479a:	4618      	mov	r0, r3
 800479c:	3710      	adds	r7, #16
 800479e:	46bd      	mov	sp, r7
 80047a0:	bd80      	pop	{r7, pc}
	...

080047a4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80047a4:	b084      	sub	sp, #16
 80047a6:	b580      	push	{r7, lr}
 80047a8:	b086      	sub	sp, #24
 80047aa:	af00      	add	r7, sp, #0
 80047ac:	6078      	str	r0, [r7, #4]
 80047ae:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80047b2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80047b6:	2300      	movs	r3, #0
 80047b8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80047be:	2300      	movs	r3, #0
 80047c0:	613b      	str	r3, [r7, #16]
 80047c2:	e009      	b.n	80047d8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80047c4:	687a      	ldr	r2, [r7, #4]
 80047c6:	693b      	ldr	r3, [r7, #16]
 80047c8:	3340      	adds	r3, #64	; 0x40
 80047ca:	009b      	lsls	r3, r3, #2
 80047cc:	4413      	add	r3, r2
 80047ce:	2200      	movs	r2, #0
 80047d0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80047d2:	693b      	ldr	r3, [r7, #16]
 80047d4:	3301      	adds	r3, #1
 80047d6:	613b      	str	r3, [r7, #16]
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	2b0e      	cmp	r3, #14
 80047dc:	d9f2      	bls.n	80047c4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80047de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d11c      	bne.n	800481e <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	68fa      	ldr	r2, [r7, #12]
 80047ee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80047f2:	f043 0302 	orr.w	r3, r3, #2
 80047f6:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047fc:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	601a      	str	r2, [r3, #0]
 800481c:	e005      	b.n	800482a <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004822:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004830:	461a      	mov	r2, r3
 8004832:	2300      	movs	r3, #0
 8004834:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800483c:	4619      	mov	r1, r3
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004844:	461a      	mov	r2, r3
 8004846:	680b      	ldr	r3, [r1, #0]
 8004848:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800484a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800484c:	2b01      	cmp	r3, #1
 800484e:	d10c      	bne.n	800486a <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004850:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004852:	2b00      	cmp	r3, #0
 8004854:	d104      	bne.n	8004860 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004856:	2100      	movs	r1, #0
 8004858:	6878      	ldr	r0, [r7, #4]
 800485a:	f000 f965 	bl	8004b28 <USB_SetDevSpeed>
 800485e:	e008      	b.n	8004872 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004860:	2101      	movs	r1, #1
 8004862:	6878      	ldr	r0, [r7, #4]
 8004864:	f000 f960 	bl	8004b28 <USB_SetDevSpeed>
 8004868:	e003      	b.n	8004872 <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800486a:	2103      	movs	r1, #3
 800486c:	6878      	ldr	r0, [r7, #4]
 800486e:	f000 f95b 	bl	8004b28 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004872:	2110      	movs	r1, #16
 8004874:	6878      	ldr	r0, [r7, #4]
 8004876:	f000 f8f3 	bl	8004a60 <USB_FlushTxFifo>
 800487a:	4603      	mov	r3, r0
 800487c:	2b00      	cmp	r3, #0
 800487e:	d001      	beq.n	8004884 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8004880:	2301      	movs	r3, #1
 8004882:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004884:	6878      	ldr	r0, [r7, #4]
 8004886:	f000 f91f 	bl	8004ac8 <USB_FlushRxFifo>
 800488a:	4603      	mov	r3, r0
 800488c:	2b00      	cmp	r3, #0
 800488e:	d001      	beq.n	8004894 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8004890:	2301      	movs	r3, #1
 8004892:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800489a:	461a      	mov	r2, r3
 800489c:	2300      	movs	r3, #0
 800489e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80048a6:	461a      	mov	r2, r3
 80048a8:	2300      	movs	r3, #0
 80048aa:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80048b2:	461a      	mov	r2, r3
 80048b4:	2300      	movs	r3, #0
 80048b6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80048b8:	2300      	movs	r3, #0
 80048ba:	613b      	str	r3, [r7, #16]
 80048bc:	e043      	b.n	8004946 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	015a      	lsls	r2, r3, #5
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	4413      	add	r3, r2
 80048c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80048d0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80048d4:	d118      	bne.n	8004908 <USB_DevInit+0x164>
    {
      if (i == 0U)
 80048d6:	693b      	ldr	r3, [r7, #16]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d10a      	bne.n	80048f2 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80048dc:	693b      	ldr	r3, [r7, #16]
 80048de:	015a      	lsls	r2, r3, #5
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	4413      	add	r3, r2
 80048e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048e8:	461a      	mov	r2, r3
 80048ea:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80048ee:	6013      	str	r3, [r2, #0]
 80048f0:	e013      	b.n	800491a <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	015a      	lsls	r2, r3, #5
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	4413      	add	r3, r2
 80048fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048fe:	461a      	mov	r2, r3
 8004900:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004904:	6013      	str	r3, [r2, #0]
 8004906:	e008      	b.n	800491a <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004908:	693b      	ldr	r3, [r7, #16]
 800490a:	015a      	lsls	r2, r3, #5
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	4413      	add	r3, r2
 8004910:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004914:	461a      	mov	r2, r3
 8004916:	2300      	movs	r3, #0
 8004918:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800491a:	693b      	ldr	r3, [r7, #16]
 800491c:	015a      	lsls	r2, r3, #5
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	4413      	add	r3, r2
 8004922:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004926:	461a      	mov	r2, r3
 8004928:	2300      	movs	r3, #0
 800492a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800492c:	693b      	ldr	r3, [r7, #16]
 800492e:	015a      	lsls	r2, r3, #5
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	4413      	add	r3, r2
 8004934:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004938:	461a      	mov	r2, r3
 800493a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800493e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004940:	693b      	ldr	r3, [r7, #16]
 8004942:	3301      	adds	r3, #1
 8004944:	613b      	str	r3, [r7, #16]
 8004946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004948:	693a      	ldr	r2, [r7, #16]
 800494a:	429a      	cmp	r2, r3
 800494c:	d3b7      	bcc.n	80048be <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800494e:	2300      	movs	r3, #0
 8004950:	613b      	str	r3, [r7, #16]
 8004952:	e043      	b.n	80049dc <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004954:	693b      	ldr	r3, [r7, #16]
 8004956:	015a      	lsls	r2, r3, #5
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	4413      	add	r3, r2
 800495c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004966:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800496a:	d118      	bne.n	800499e <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 800496c:	693b      	ldr	r3, [r7, #16]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d10a      	bne.n	8004988 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004972:	693b      	ldr	r3, [r7, #16]
 8004974:	015a      	lsls	r2, r3, #5
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	4413      	add	r3, r2
 800497a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800497e:	461a      	mov	r2, r3
 8004980:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004984:	6013      	str	r3, [r2, #0]
 8004986:	e013      	b.n	80049b0 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004988:	693b      	ldr	r3, [r7, #16]
 800498a:	015a      	lsls	r2, r3, #5
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	4413      	add	r3, r2
 8004990:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004994:	461a      	mov	r2, r3
 8004996:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800499a:	6013      	str	r3, [r2, #0]
 800499c:	e008      	b.n	80049b0 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800499e:	693b      	ldr	r3, [r7, #16]
 80049a0:	015a      	lsls	r2, r3, #5
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	4413      	add	r3, r2
 80049a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049aa:	461a      	mov	r2, r3
 80049ac:	2300      	movs	r3, #0
 80049ae:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80049b0:	693b      	ldr	r3, [r7, #16]
 80049b2:	015a      	lsls	r2, r3, #5
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	4413      	add	r3, r2
 80049b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049bc:	461a      	mov	r2, r3
 80049be:	2300      	movs	r3, #0
 80049c0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80049c2:	693b      	ldr	r3, [r7, #16]
 80049c4:	015a      	lsls	r2, r3, #5
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	4413      	add	r3, r2
 80049ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049ce:	461a      	mov	r2, r3
 80049d0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80049d4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80049d6:	693b      	ldr	r3, [r7, #16]
 80049d8:	3301      	adds	r3, #1
 80049da:	613b      	str	r3, [r7, #16]
 80049dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049de:	693a      	ldr	r2, [r7, #16]
 80049e0:	429a      	cmp	r2, r3
 80049e2:	d3b7      	bcc.n	8004954 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80049ea:	691b      	ldr	r3, [r3, #16]
 80049ec:	68fa      	ldr	r2, [r7, #12]
 80049ee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80049f2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80049f6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2200      	movs	r2, #0
 80049fc:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8004a04:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004a06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d105      	bne.n	8004a18 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	699b      	ldr	r3, [r3, #24]
 8004a10:	f043 0210 	orr.w	r2, r3, #16
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	699a      	ldr	r2, [r3, #24]
 8004a1c:	4b0e      	ldr	r3, [pc, #56]	; (8004a58 <USB_DevInit+0x2b4>)
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	687a      	ldr	r2, [r7, #4]
 8004a22:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004a24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d005      	beq.n	8004a36 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	699b      	ldr	r3, [r3, #24]
 8004a2e:	f043 0208 	orr.w	r2, r3, #8
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004a36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a38:	2b01      	cmp	r3, #1
 8004a3a:	d105      	bne.n	8004a48 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	699a      	ldr	r2, [r3, #24]
 8004a40:	4b06      	ldr	r3, [pc, #24]	; (8004a5c <USB_DevInit+0x2b8>)
 8004a42:	4313      	orrs	r3, r2
 8004a44:	687a      	ldr	r2, [r7, #4]
 8004a46:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004a48:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	3718      	adds	r7, #24
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004a54:	b004      	add	sp, #16
 8004a56:	4770      	bx	lr
 8004a58:	803c3800 	.word	0x803c3800
 8004a5c:	40000004 	.word	0x40000004

08004a60 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004a60:	b480      	push	{r7}
 8004a62:	b085      	sub	sp, #20
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
 8004a68:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	3301      	adds	r3, #1
 8004a72:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	4a13      	ldr	r2, [pc, #76]	; (8004ac4 <USB_FlushTxFifo+0x64>)
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	d901      	bls.n	8004a80 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004a7c:	2303      	movs	r3, #3
 8004a7e:	e01b      	b.n	8004ab8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	691b      	ldr	r3, [r3, #16]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	daf2      	bge.n	8004a6e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004a88:	2300      	movs	r3, #0
 8004a8a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	019b      	lsls	r3, r3, #6
 8004a90:	f043 0220 	orr.w	r2, r3, #32
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	3301      	adds	r3, #1
 8004a9c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	4a08      	ldr	r2, [pc, #32]	; (8004ac4 <USB_FlushTxFifo+0x64>)
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d901      	bls.n	8004aaa <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004aa6:	2303      	movs	r3, #3
 8004aa8:	e006      	b.n	8004ab8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	691b      	ldr	r3, [r3, #16]
 8004aae:	f003 0320 	and.w	r3, r3, #32
 8004ab2:	2b20      	cmp	r3, #32
 8004ab4:	d0f0      	beq.n	8004a98 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004ab6:	2300      	movs	r3, #0
}
 8004ab8:	4618      	mov	r0, r3
 8004aba:	3714      	adds	r7, #20
 8004abc:	46bd      	mov	sp, r7
 8004abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac2:	4770      	bx	lr
 8004ac4:	00030d40 	.word	0x00030d40

08004ac8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004ac8:	b480      	push	{r7}
 8004aca:	b085      	sub	sp, #20
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	3301      	adds	r3, #1
 8004ad8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	4a11      	ldr	r2, [pc, #68]	; (8004b24 <USB_FlushRxFifo+0x5c>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d901      	bls.n	8004ae6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004ae2:	2303      	movs	r3, #3
 8004ae4:	e018      	b.n	8004b18 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	691b      	ldr	r3, [r3, #16]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	daf2      	bge.n	8004ad4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004aee:	2300      	movs	r3, #0
 8004af0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2210      	movs	r2, #16
 8004af6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	3301      	adds	r3, #1
 8004afc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	4a08      	ldr	r2, [pc, #32]	; (8004b24 <USB_FlushRxFifo+0x5c>)
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d901      	bls.n	8004b0a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004b06:	2303      	movs	r3, #3
 8004b08:	e006      	b.n	8004b18 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	691b      	ldr	r3, [r3, #16]
 8004b0e:	f003 0310 	and.w	r3, r3, #16
 8004b12:	2b10      	cmp	r3, #16
 8004b14:	d0f0      	beq.n	8004af8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004b16:	2300      	movs	r3, #0
}
 8004b18:	4618      	mov	r0, r3
 8004b1a:	3714      	adds	r7, #20
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b22:	4770      	bx	lr
 8004b24:	00030d40 	.word	0x00030d40

08004b28 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	b085      	sub	sp, #20
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
 8004b30:	460b      	mov	r3, r1
 8004b32:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b3e:	681a      	ldr	r2, [r3, #0]
 8004b40:	78fb      	ldrb	r3, [r7, #3]
 8004b42:	68f9      	ldr	r1, [r7, #12]
 8004b44:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004b4c:	2300      	movs	r3, #0
}
 8004b4e:	4618      	mov	r0, r3
 8004b50:	3714      	adds	r7, #20
 8004b52:	46bd      	mov	sp, r7
 8004b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b58:	4770      	bx	lr

08004b5a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8004b5a:	b480      	push	{r7}
 8004b5c:	b085      	sub	sp, #20
 8004b5e:	af00      	add	r7, sp, #0
 8004b60:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	68fa      	ldr	r2, [r7, #12]
 8004b70:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8004b74:	f023 0303 	bic.w	r3, r3, #3
 8004b78:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b80:	685b      	ldr	r3, [r3, #4]
 8004b82:	68fa      	ldr	r2, [r7, #12]
 8004b84:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004b88:	f043 0302 	orr.w	r3, r3, #2
 8004b8c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004b8e:	2300      	movs	r3, #0
}
 8004b90:	4618      	mov	r0, r3
 8004b92:	3714      	adds	r7, #20
 8004b94:	46bd      	mov	sp, r7
 8004b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9a:	4770      	bx	lr

08004b9c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	b083      	sub	sp, #12
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	695b      	ldr	r3, [r3, #20]
 8004ba8:	f003 0301 	and.w	r3, r3, #1
}
 8004bac:	4618      	mov	r0, r3
 8004bae:	370c      	adds	r7, #12
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb6:	4770      	bx	lr

08004bb8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	b085      	sub	sp, #20
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	3301      	adds	r3, #1
 8004bc8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	4a13      	ldr	r2, [pc, #76]	; (8004c1c <USB_CoreReset+0x64>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d901      	bls.n	8004bd6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8004bd2:	2303      	movs	r3, #3
 8004bd4:	e01b      	b.n	8004c0e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	691b      	ldr	r3, [r3, #16]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	daf2      	bge.n	8004bc4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8004bde:	2300      	movs	r3, #0
 8004be0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	691b      	ldr	r3, [r3, #16]
 8004be6:	f043 0201 	orr.w	r2, r3, #1
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	3301      	adds	r3, #1
 8004bf2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	4a09      	ldr	r2, [pc, #36]	; (8004c1c <USB_CoreReset+0x64>)
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d901      	bls.n	8004c00 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8004bfc:	2303      	movs	r3, #3
 8004bfe:	e006      	b.n	8004c0e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	691b      	ldr	r3, [r3, #16]
 8004c04:	f003 0301 	and.w	r3, r3, #1
 8004c08:	2b01      	cmp	r3, #1
 8004c0a:	d0f0      	beq.n	8004bee <USB_CoreReset+0x36>

  return HAL_OK;
 8004c0c:	2300      	movs	r3, #0
}
 8004c0e:	4618      	mov	r0, r3
 8004c10:	3714      	adds	r7, #20
 8004c12:	46bd      	mov	sp, r7
 8004c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c18:	4770      	bx	lr
 8004c1a:	bf00      	nop
 8004c1c:	00030d40 	.word	0x00030d40

08004c20 <__errno>:
 8004c20:	4b01      	ldr	r3, [pc, #4]	; (8004c28 <__errno+0x8>)
 8004c22:	6818      	ldr	r0, [r3, #0]
 8004c24:	4770      	bx	lr
 8004c26:	bf00      	nop
 8004c28:	2000000c 	.word	0x2000000c

08004c2c <__libc_init_array>:
 8004c2c:	b570      	push	{r4, r5, r6, lr}
 8004c2e:	4d0d      	ldr	r5, [pc, #52]	; (8004c64 <__libc_init_array+0x38>)
 8004c30:	4c0d      	ldr	r4, [pc, #52]	; (8004c68 <__libc_init_array+0x3c>)
 8004c32:	1b64      	subs	r4, r4, r5
 8004c34:	10a4      	asrs	r4, r4, #2
 8004c36:	2600      	movs	r6, #0
 8004c38:	42a6      	cmp	r6, r4
 8004c3a:	d109      	bne.n	8004c50 <__libc_init_array+0x24>
 8004c3c:	4d0b      	ldr	r5, [pc, #44]	; (8004c6c <__libc_init_array+0x40>)
 8004c3e:	4c0c      	ldr	r4, [pc, #48]	; (8004c70 <__libc_init_array+0x44>)
 8004c40:	f004 fb8a 	bl	8009358 <_init>
 8004c44:	1b64      	subs	r4, r4, r5
 8004c46:	10a4      	asrs	r4, r4, #2
 8004c48:	2600      	movs	r6, #0
 8004c4a:	42a6      	cmp	r6, r4
 8004c4c:	d105      	bne.n	8004c5a <__libc_init_array+0x2e>
 8004c4e:	bd70      	pop	{r4, r5, r6, pc}
 8004c50:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c54:	4798      	blx	r3
 8004c56:	3601      	adds	r6, #1
 8004c58:	e7ee      	b.n	8004c38 <__libc_init_array+0xc>
 8004c5a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c5e:	4798      	blx	r3
 8004c60:	3601      	adds	r6, #1
 8004c62:	e7f2      	b.n	8004c4a <__libc_init_array+0x1e>
 8004c64:	0800985c 	.word	0x0800985c
 8004c68:	0800985c 	.word	0x0800985c
 8004c6c:	0800985c 	.word	0x0800985c
 8004c70:	08009860 	.word	0x08009860

08004c74 <memset>:
 8004c74:	4402      	add	r2, r0
 8004c76:	4603      	mov	r3, r0
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d100      	bne.n	8004c7e <memset+0xa>
 8004c7c:	4770      	bx	lr
 8004c7e:	f803 1b01 	strb.w	r1, [r3], #1
 8004c82:	e7f9      	b.n	8004c78 <memset+0x4>

08004c84 <__cvt>:
 8004c84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c86:	ed2d 8b02 	vpush	{d8}
 8004c8a:	eeb0 8b40 	vmov.f64	d8, d0
 8004c8e:	b085      	sub	sp, #20
 8004c90:	4617      	mov	r7, r2
 8004c92:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8004c94:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8004c96:	ee18 2a90 	vmov	r2, s17
 8004c9a:	f025 0520 	bic.w	r5, r5, #32
 8004c9e:	2a00      	cmp	r2, #0
 8004ca0:	bfb6      	itet	lt
 8004ca2:	222d      	movlt	r2, #45	; 0x2d
 8004ca4:	2200      	movge	r2, #0
 8004ca6:	eeb1 8b40 	vneglt.f64	d8, d0
 8004caa:	2d46      	cmp	r5, #70	; 0x46
 8004cac:	460c      	mov	r4, r1
 8004cae:	701a      	strb	r2, [r3, #0]
 8004cb0:	d004      	beq.n	8004cbc <__cvt+0x38>
 8004cb2:	2d45      	cmp	r5, #69	; 0x45
 8004cb4:	d100      	bne.n	8004cb8 <__cvt+0x34>
 8004cb6:	3401      	adds	r4, #1
 8004cb8:	2102      	movs	r1, #2
 8004cba:	e000      	b.n	8004cbe <__cvt+0x3a>
 8004cbc:	2103      	movs	r1, #3
 8004cbe:	ab03      	add	r3, sp, #12
 8004cc0:	9301      	str	r3, [sp, #4]
 8004cc2:	ab02      	add	r3, sp, #8
 8004cc4:	9300      	str	r3, [sp, #0]
 8004cc6:	4622      	mov	r2, r4
 8004cc8:	4633      	mov	r3, r6
 8004cca:	eeb0 0b48 	vmov.f64	d0, d8
 8004cce:	f001 fd2f 	bl	8006730 <_dtoa_r>
 8004cd2:	2d47      	cmp	r5, #71	; 0x47
 8004cd4:	d101      	bne.n	8004cda <__cvt+0x56>
 8004cd6:	07fb      	lsls	r3, r7, #31
 8004cd8:	d51a      	bpl.n	8004d10 <__cvt+0x8c>
 8004cda:	2d46      	cmp	r5, #70	; 0x46
 8004cdc:	eb00 0204 	add.w	r2, r0, r4
 8004ce0:	d10c      	bne.n	8004cfc <__cvt+0x78>
 8004ce2:	7803      	ldrb	r3, [r0, #0]
 8004ce4:	2b30      	cmp	r3, #48	; 0x30
 8004ce6:	d107      	bne.n	8004cf8 <__cvt+0x74>
 8004ce8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004cec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cf0:	bf1c      	itt	ne
 8004cf2:	f1c4 0401 	rsbne	r4, r4, #1
 8004cf6:	6034      	strne	r4, [r6, #0]
 8004cf8:	6833      	ldr	r3, [r6, #0]
 8004cfa:	441a      	add	r2, r3
 8004cfc:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004d00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d04:	bf08      	it	eq
 8004d06:	9203      	streq	r2, [sp, #12]
 8004d08:	2130      	movs	r1, #48	; 0x30
 8004d0a:	9b03      	ldr	r3, [sp, #12]
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d307      	bcc.n	8004d20 <__cvt+0x9c>
 8004d10:	9b03      	ldr	r3, [sp, #12]
 8004d12:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004d14:	1a1b      	subs	r3, r3, r0
 8004d16:	6013      	str	r3, [r2, #0]
 8004d18:	b005      	add	sp, #20
 8004d1a:	ecbd 8b02 	vpop	{d8}
 8004d1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d20:	1c5c      	adds	r4, r3, #1
 8004d22:	9403      	str	r4, [sp, #12]
 8004d24:	7019      	strb	r1, [r3, #0]
 8004d26:	e7f0      	b.n	8004d0a <__cvt+0x86>

08004d28 <__exponent>:
 8004d28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	2900      	cmp	r1, #0
 8004d2e:	bfb8      	it	lt
 8004d30:	4249      	neglt	r1, r1
 8004d32:	f803 2b02 	strb.w	r2, [r3], #2
 8004d36:	bfb4      	ite	lt
 8004d38:	222d      	movlt	r2, #45	; 0x2d
 8004d3a:	222b      	movge	r2, #43	; 0x2b
 8004d3c:	2909      	cmp	r1, #9
 8004d3e:	7042      	strb	r2, [r0, #1]
 8004d40:	dd2a      	ble.n	8004d98 <__exponent+0x70>
 8004d42:	f10d 0407 	add.w	r4, sp, #7
 8004d46:	46a4      	mov	ip, r4
 8004d48:	270a      	movs	r7, #10
 8004d4a:	46a6      	mov	lr, r4
 8004d4c:	460a      	mov	r2, r1
 8004d4e:	fb91 f6f7 	sdiv	r6, r1, r7
 8004d52:	fb07 1516 	mls	r5, r7, r6, r1
 8004d56:	3530      	adds	r5, #48	; 0x30
 8004d58:	2a63      	cmp	r2, #99	; 0x63
 8004d5a:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8004d5e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004d62:	4631      	mov	r1, r6
 8004d64:	dcf1      	bgt.n	8004d4a <__exponent+0x22>
 8004d66:	3130      	adds	r1, #48	; 0x30
 8004d68:	f1ae 0502 	sub.w	r5, lr, #2
 8004d6c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004d70:	1c44      	adds	r4, r0, #1
 8004d72:	4629      	mov	r1, r5
 8004d74:	4561      	cmp	r1, ip
 8004d76:	d30a      	bcc.n	8004d8e <__exponent+0x66>
 8004d78:	f10d 0209 	add.w	r2, sp, #9
 8004d7c:	eba2 020e 	sub.w	r2, r2, lr
 8004d80:	4565      	cmp	r5, ip
 8004d82:	bf88      	it	hi
 8004d84:	2200      	movhi	r2, #0
 8004d86:	4413      	add	r3, r2
 8004d88:	1a18      	subs	r0, r3, r0
 8004d8a:	b003      	add	sp, #12
 8004d8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d8e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004d92:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004d96:	e7ed      	b.n	8004d74 <__exponent+0x4c>
 8004d98:	2330      	movs	r3, #48	; 0x30
 8004d9a:	3130      	adds	r1, #48	; 0x30
 8004d9c:	7083      	strb	r3, [r0, #2]
 8004d9e:	70c1      	strb	r1, [r0, #3]
 8004da0:	1d03      	adds	r3, r0, #4
 8004da2:	e7f1      	b.n	8004d88 <__exponent+0x60>
 8004da4:	0000      	movs	r0, r0
	...

08004da8 <_printf_float>:
 8004da8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004dac:	b08b      	sub	sp, #44	; 0x2c
 8004dae:	460c      	mov	r4, r1
 8004db0:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8004db4:	4616      	mov	r6, r2
 8004db6:	461f      	mov	r7, r3
 8004db8:	4605      	mov	r5, r0
 8004dba:	f002 fd97 	bl	80078ec <_localeconv_r>
 8004dbe:	f8d0 b000 	ldr.w	fp, [r0]
 8004dc2:	4658      	mov	r0, fp
 8004dc4:	f7fb fa3c 	bl	8000240 <strlen>
 8004dc8:	2300      	movs	r3, #0
 8004dca:	9308      	str	r3, [sp, #32]
 8004dcc:	f8d8 3000 	ldr.w	r3, [r8]
 8004dd0:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004dd4:	6822      	ldr	r2, [r4, #0]
 8004dd6:	3307      	adds	r3, #7
 8004dd8:	f023 0307 	bic.w	r3, r3, #7
 8004ddc:	f103 0108 	add.w	r1, r3, #8
 8004de0:	f8c8 1000 	str.w	r1, [r8]
 8004de4:	4682      	mov	sl, r0
 8004de6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004dea:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8004dee:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8005050 <_printf_float+0x2a8>
 8004df2:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8004df6:	eeb0 6bc0 	vabs.f64	d6, d0
 8004dfa:	eeb4 6b47 	vcmp.f64	d6, d7
 8004dfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e02:	dd24      	ble.n	8004e4e <_printf_float+0xa6>
 8004e04:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8004e08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e0c:	d502      	bpl.n	8004e14 <_printf_float+0x6c>
 8004e0e:	232d      	movs	r3, #45	; 0x2d
 8004e10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e14:	4b90      	ldr	r3, [pc, #576]	; (8005058 <_printf_float+0x2b0>)
 8004e16:	4891      	ldr	r0, [pc, #580]	; (800505c <_printf_float+0x2b4>)
 8004e18:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8004e1c:	bf94      	ite	ls
 8004e1e:	4698      	movls	r8, r3
 8004e20:	4680      	movhi	r8, r0
 8004e22:	2303      	movs	r3, #3
 8004e24:	6123      	str	r3, [r4, #16]
 8004e26:	f022 0204 	bic.w	r2, r2, #4
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	6022      	str	r2, [r4, #0]
 8004e2e:	9304      	str	r3, [sp, #16]
 8004e30:	9700      	str	r7, [sp, #0]
 8004e32:	4633      	mov	r3, r6
 8004e34:	aa09      	add	r2, sp, #36	; 0x24
 8004e36:	4621      	mov	r1, r4
 8004e38:	4628      	mov	r0, r5
 8004e3a:	f000 f9d3 	bl	80051e4 <_printf_common>
 8004e3e:	3001      	adds	r0, #1
 8004e40:	f040 808a 	bne.w	8004f58 <_printf_float+0x1b0>
 8004e44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004e48:	b00b      	add	sp, #44	; 0x2c
 8004e4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e4e:	eeb4 0b40 	vcmp.f64	d0, d0
 8004e52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e56:	d709      	bvc.n	8004e6c <_printf_float+0xc4>
 8004e58:	ee10 3a90 	vmov	r3, s1
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	bfbc      	itt	lt
 8004e60:	232d      	movlt	r3, #45	; 0x2d
 8004e62:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004e66:	487e      	ldr	r0, [pc, #504]	; (8005060 <_printf_float+0x2b8>)
 8004e68:	4b7e      	ldr	r3, [pc, #504]	; (8005064 <_printf_float+0x2bc>)
 8004e6a:	e7d5      	b.n	8004e18 <_printf_float+0x70>
 8004e6c:	6863      	ldr	r3, [r4, #4]
 8004e6e:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004e72:	9104      	str	r1, [sp, #16]
 8004e74:	1c59      	adds	r1, r3, #1
 8004e76:	d13c      	bne.n	8004ef2 <_printf_float+0x14a>
 8004e78:	2306      	movs	r3, #6
 8004e7a:	6063      	str	r3, [r4, #4]
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	9303      	str	r3, [sp, #12]
 8004e80:	ab08      	add	r3, sp, #32
 8004e82:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8004e86:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004e8a:	ab07      	add	r3, sp, #28
 8004e8c:	6861      	ldr	r1, [r4, #4]
 8004e8e:	9300      	str	r3, [sp, #0]
 8004e90:	6022      	str	r2, [r4, #0]
 8004e92:	f10d 031b 	add.w	r3, sp, #27
 8004e96:	4628      	mov	r0, r5
 8004e98:	f7ff fef4 	bl	8004c84 <__cvt>
 8004e9c:	9b04      	ldr	r3, [sp, #16]
 8004e9e:	9907      	ldr	r1, [sp, #28]
 8004ea0:	2b47      	cmp	r3, #71	; 0x47
 8004ea2:	4680      	mov	r8, r0
 8004ea4:	d108      	bne.n	8004eb8 <_printf_float+0x110>
 8004ea6:	1cc8      	adds	r0, r1, #3
 8004ea8:	db02      	blt.n	8004eb0 <_printf_float+0x108>
 8004eaa:	6863      	ldr	r3, [r4, #4]
 8004eac:	4299      	cmp	r1, r3
 8004eae:	dd41      	ble.n	8004f34 <_printf_float+0x18c>
 8004eb0:	f1a9 0902 	sub.w	r9, r9, #2
 8004eb4:	fa5f f989 	uxtb.w	r9, r9
 8004eb8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004ebc:	d820      	bhi.n	8004f00 <_printf_float+0x158>
 8004ebe:	3901      	subs	r1, #1
 8004ec0:	464a      	mov	r2, r9
 8004ec2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004ec6:	9107      	str	r1, [sp, #28]
 8004ec8:	f7ff ff2e 	bl	8004d28 <__exponent>
 8004ecc:	9a08      	ldr	r2, [sp, #32]
 8004ece:	9004      	str	r0, [sp, #16]
 8004ed0:	1813      	adds	r3, r2, r0
 8004ed2:	2a01      	cmp	r2, #1
 8004ed4:	6123      	str	r3, [r4, #16]
 8004ed6:	dc02      	bgt.n	8004ede <_printf_float+0x136>
 8004ed8:	6822      	ldr	r2, [r4, #0]
 8004eda:	07d2      	lsls	r2, r2, #31
 8004edc:	d501      	bpl.n	8004ee2 <_printf_float+0x13a>
 8004ede:	3301      	adds	r3, #1
 8004ee0:	6123      	str	r3, [r4, #16]
 8004ee2:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d0a2      	beq.n	8004e30 <_printf_float+0x88>
 8004eea:	232d      	movs	r3, #45	; 0x2d
 8004eec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ef0:	e79e      	b.n	8004e30 <_printf_float+0x88>
 8004ef2:	9904      	ldr	r1, [sp, #16]
 8004ef4:	2947      	cmp	r1, #71	; 0x47
 8004ef6:	d1c1      	bne.n	8004e7c <_printf_float+0xd4>
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d1bf      	bne.n	8004e7c <_printf_float+0xd4>
 8004efc:	2301      	movs	r3, #1
 8004efe:	e7bc      	b.n	8004e7a <_printf_float+0xd2>
 8004f00:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8004f04:	d118      	bne.n	8004f38 <_printf_float+0x190>
 8004f06:	2900      	cmp	r1, #0
 8004f08:	6863      	ldr	r3, [r4, #4]
 8004f0a:	dd0b      	ble.n	8004f24 <_printf_float+0x17c>
 8004f0c:	6121      	str	r1, [r4, #16]
 8004f0e:	b913      	cbnz	r3, 8004f16 <_printf_float+0x16e>
 8004f10:	6822      	ldr	r2, [r4, #0]
 8004f12:	07d0      	lsls	r0, r2, #31
 8004f14:	d502      	bpl.n	8004f1c <_printf_float+0x174>
 8004f16:	3301      	adds	r3, #1
 8004f18:	440b      	add	r3, r1
 8004f1a:	6123      	str	r3, [r4, #16]
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	65a1      	str	r1, [r4, #88]	; 0x58
 8004f20:	9304      	str	r3, [sp, #16]
 8004f22:	e7de      	b.n	8004ee2 <_printf_float+0x13a>
 8004f24:	b913      	cbnz	r3, 8004f2c <_printf_float+0x184>
 8004f26:	6822      	ldr	r2, [r4, #0]
 8004f28:	07d2      	lsls	r2, r2, #31
 8004f2a:	d501      	bpl.n	8004f30 <_printf_float+0x188>
 8004f2c:	3302      	adds	r3, #2
 8004f2e:	e7f4      	b.n	8004f1a <_printf_float+0x172>
 8004f30:	2301      	movs	r3, #1
 8004f32:	e7f2      	b.n	8004f1a <_printf_float+0x172>
 8004f34:	f04f 0967 	mov.w	r9, #103	; 0x67
 8004f38:	9b08      	ldr	r3, [sp, #32]
 8004f3a:	4299      	cmp	r1, r3
 8004f3c:	db05      	blt.n	8004f4a <_printf_float+0x1a2>
 8004f3e:	6823      	ldr	r3, [r4, #0]
 8004f40:	6121      	str	r1, [r4, #16]
 8004f42:	07d8      	lsls	r0, r3, #31
 8004f44:	d5ea      	bpl.n	8004f1c <_printf_float+0x174>
 8004f46:	1c4b      	adds	r3, r1, #1
 8004f48:	e7e7      	b.n	8004f1a <_printf_float+0x172>
 8004f4a:	2900      	cmp	r1, #0
 8004f4c:	bfd4      	ite	le
 8004f4e:	f1c1 0202 	rsble	r2, r1, #2
 8004f52:	2201      	movgt	r2, #1
 8004f54:	4413      	add	r3, r2
 8004f56:	e7e0      	b.n	8004f1a <_printf_float+0x172>
 8004f58:	6823      	ldr	r3, [r4, #0]
 8004f5a:	055a      	lsls	r2, r3, #21
 8004f5c:	d407      	bmi.n	8004f6e <_printf_float+0x1c6>
 8004f5e:	6923      	ldr	r3, [r4, #16]
 8004f60:	4642      	mov	r2, r8
 8004f62:	4631      	mov	r1, r6
 8004f64:	4628      	mov	r0, r5
 8004f66:	47b8      	blx	r7
 8004f68:	3001      	adds	r0, #1
 8004f6a:	d12a      	bne.n	8004fc2 <_printf_float+0x21a>
 8004f6c:	e76a      	b.n	8004e44 <_printf_float+0x9c>
 8004f6e:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004f72:	f240 80e2 	bls.w	800513a <_printf_float+0x392>
 8004f76:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8004f7a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004f7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f82:	d133      	bne.n	8004fec <_printf_float+0x244>
 8004f84:	4a38      	ldr	r2, [pc, #224]	; (8005068 <_printf_float+0x2c0>)
 8004f86:	2301      	movs	r3, #1
 8004f88:	4631      	mov	r1, r6
 8004f8a:	4628      	mov	r0, r5
 8004f8c:	47b8      	blx	r7
 8004f8e:	3001      	adds	r0, #1
 8004f90:	f43f af58 	beq.w	8004e44 <_printf_float+0x9c>
 8004f94:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004f98:	429a      	cmp	r2, r3
 8004f9a:	db02      	blt.n	8004fa2 <_printf_float+0x1fa>
 8004f9c:	6823      	ldr	r3, [r4, #0]
 8004f9e:	07d8      	lsls	r0, r3, #31
 8004fa0:	d50f      	bpl.n	8004fc2 <_printf_float+0x21a>
 8004fa2:	4653      	mov	r3, sl
 8004fa4:	465a      	mov	r2, fp
 8004fa6:	4631      	mov	r1, r6
 8004fa8:	4628      	mov	r0, r5
 8004faa:	47b8      	blx	r7
 8004fac:	3001      	adds	r0, #1
 8004fae:	f43f af49 	beq.w	8004e44 <_printf_float+0x9c>
 8004fb2:	f04f 0800 	mov.w	r8, #0
 8004fb6:	f104 091a 	add.w	r9, r4, #26
 8004fba:	9b08      	ldr	r3, [sp, #32]
 8004fbc:	3b01      	subs	r3, #1
 8004fbe:	4543      	cmp	r3, r8
 8004fc0:	dc09      	bgt.n	8004fd6 <_printf_float+0x22e>
 8004fc2:	6823      	ldr	r3, [r4, #0]
 8004fc4:	079b      	lsls	r3, r3, #30
 8004fc6:	f100 8108 	bmi.w	80051da <_printf_float+0x432>
 8004fca:	68e0      	ldr	r0, [r4, #12]
 8004fcc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004fce:	4298      	cmp	r0, r3
 8004fd0:	bfb8      	it	lt
 8004fd2:	4618      	movlt	r0, r3
 8004fd4:	e738      	b.n	8004e48 <_printf_float+0xa0>
 8004fd6:	2301      	movs	r3, #1
 8004fd8:	464a      	mov	r2, r9
 8004fda:	4631      	mov	r1, r6
 8004fdc:	4628      	mov	r0, r5
 8004fde:	47b8      	blx	r7
 8004fe0:	3001      	adds	r0, #1
 8004fe2:	f43f af2f 	beq.w	8004e44 <_printf_float+0x9c>
 8004fe6:	f108 0801 	add.w	r8, r8, #1
 8004fea:	e7e6      	b.n	8004fba <_printf_float+0x212>
 8004fec:	9b07      	ldr	r3, [sp, #28]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	dc3c      	bgt.n	800506c <_printf_float+0x2c4>
 8004ff2:	4a1d      	ldr	r2, [pc, #116]	; (8005068 <_printf_float+0x2c0>)
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	4631      	mov	r1, r6
 8004ff8:	4628      	mov	r0, r5
 8004ffa:	47b8      	blx	r7
 8004ffc:	3001      	adds	r0, #1
 8004ffe:	f43f af21 	beq.w	8004e44 <_printf_float+0x9c>
 8005002:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8005006:	4313      	orrs	r3, r2
 8005008:	d102      	bne.n	8005010 <_printf_float+0x268>
 800500a:	6823      	ldr	r3, [r4, #0]
 800500c:	07d9      	lsls	r1, r3, #31
 800500e:	d5d8      	bpl.n	8004fc2 <_printf_float+0x21a>
 8005010:	4653      	mov	r3, sl
 8005012:	465a      	mov	r2, fp
 8005014:	4631      	mov	r1, r6
 8005016:	4628      	mov	r0, r5
 8005018:	47b8      	blx	r7
 800501a:	3001      	adds	r0, #1
 800501c:	f43f af12 	beq.w	8004e44 <_printf_float+0x9c>
 8005020:	f04f 0900 	mov.w	r9, #0
 8005024:	f104 0a1a 	add.w	sl, r4, #26
 8005028:	9b07      	ldr	r3, [sp, #28]
 800502a:	425b      	negs	r3, r3
 800502c:	454b      	cmp	r3, r9
 800502e:	dc01      	bgt.n	8005034 <_printf_float+0x28c>
 8005030:	9b08      	ldr	r3, [sp, #32]
 8005032:	e795      	b.n	8004f60 <_printf_float+0x1b8>
 8005034:	2301      	movs	r3, #1
 8005036:	4652      	mov	r2, sl
 8005038:	4631      	mov	r1, r6
 800503a:	4628      	mov	r0, r5
 800503c:	47b8      	blx	r7
 800503e:	3001      	adds	r0, #1
 8005040:	f43f af00 	beq.w	8004e44 <_printf_float+0x9c>
 8005044:	f109 0901 	add.w	r9, r9, #1
 8005048:	e7ee      	b.n	8005028 <_printf_float+0x280>
 800504a:	bf00      	nop
 800504c:	f3af 8000 	nop.w
 8005050:	ffffffff 	.word	0xffffffff
 8005054:	7fefffff 	.word	0x7fefffff
 8005058:	080093b0 	.word	0x080093b0
 800505c:	080093b4 	.word	0x080093b4
 8005060:	080093bc 	.word	0x080093bc
 8005064:	080093b8 	.word	0x080093b8
 8005068:	080093c0 	.word	0x080093c0
 800506c:	9a08      	ldr	r2, [sp, #32]
 800506e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005070:	429a      	cmp	r2, r3
 8005072:	bfa8      	it	ge
 8005074:	461a      	movge	r2, r3
 8005076:	2a00      	cmp	r2, #0
 8005078:	4691      	mov	r9, r2
 800507a:	dc38      	bgt.n	80050ee <_printf_float+0x346>
 800507c:	2300      	movs	r3, #0
 800507e:	9305      	str	r3, [sp, #20]
 8005080:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005084:	f104 021a 	add.w	r2, r4, #26
 8005088:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800508a:	9905      	ldr	r1, [sp, #20]
 800508c:	9304      	str	r3, [sp, #16]
 800508e:	eba3 0309 	sub.w	r3, r3, r9
 8005092:	428b      	cmp	r3, r1
 8005094:	dc33      	bgt.n	80050fe <_printf_float+0x356>
 8005096:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800509a:	429a      	cmp	r2, r3
 800509c:	db3c      	blt.n	8005118 <_printf_float+0x370>
 800509e:	6823      	ldr	r3, [r4, #0]
 80050a0:	07da      	lsls	r2, r3, #31
 80050a2:	d439      	bmi.n	8005118 <_printf_float+0x370>
 80050a4:	9b08      	ldr	r3, [sp, #32]
 80050a6:	9a04      	ldr	r2, [sp, #16]
 80050a8:	9907      	ldr	r1, [sp, #28]
 80050aa:	1a9a      	subs	r2, r3, r2
 80050ac:	eba3 0901 	sub.w	r9, r3, r1
 80050b0:	4591      	cmp	r9, r2
 80050b2:	bfa8      	it	ge
 80050b4:	4691      	movge	r9, r2
 80050b6:	f1b9 0f00 	cmp.w	r9, #0
 80050ba:	dc35      	bgt.n	8005128 <_printf_float+0x380>
 80050bc:	f04f 0800 	mov.w	r8, #0
 80050c0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80050c4:	f104 0a1a 	add.w	sl, r4, #26
 80050c8:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80050cc:	1a9b      	subs	r3, r3, r2
 80050ce:	eba3 0309 	sub.w	r3, r3, r9
 80050d2:	4543      	cmp	r3, r8
 80050d4:	f77f af75 	ble.w	8004fc2 <_printf_float+0x21a>
 80050d8:	2301      	movs	r3, #1
 80050da:	4652      	mov	r2, sl
 80050dc:	4631      	mov	r1, r6
 80050de:	4628      	mov	r0, r5
 80050e0:	47b8      	blx	r7
 80050e2:	3001      	adds	r0, #1
 80050e4:	f43f aeae 	beq.w	8004e44 <_printf_float+0x9c>
 80050e8:	f108 0801 	add.w	r8, r8, #1
 80050ec:	e7ec      	b.n	80050c8 <_printf_float+0x320>
 80050ee:	4613      	mov	r3, r2
 80050f0:	4631      	mov	r1, r6
 80050f2:	4642      	mov	r2, r8
 80050f4:	4628      	mov	r0, r5
 80050f6:	47b8      	blx	r7
 80050f8:	3001      	adds	r0, #1
 80050fa:	d1bf      	bne.n	800507c <_printf_float+0x2d4>
 80050fc:	e6a2      	b.n	8004e44 <_printf_float+0x9c>
 80050fe:	2301      	movs	r3, #1
 8005100:	4631      	mov	r1, r6
 8005102:	4628      	mov	r0, r5
 8005104:	9204      	str	r2, [sp, #16]
 8005106:	47b8      	blx	r7
 8005108:	3001      	adds	r0, #1
 800510a:	f43f ae9b 	beq.w	8004e44 <_printf_float+0x9c>
 800510e:	9b05      	ldr	r3, [sp, #20]
 8005110:	9a04      	ldr	r2, [sp, #16]
 8005112:	3301      	adds	r3, #1
 8005114:	9305      	str	r3, [sp, #20]
 8005116:	e7b7      	b.n	8005088 <_printf_float+0x2e0>
 8005118:	4653      	mov	r3, sl
 800511a:	465a      	mov	r2, fp
 800511c:	4631      	mov	r1, r6
 800511e:	4628      	mov	r0, r5
 8005120:	47b8      	blx	r7
 8005122:	3001      	adds	r0, #1
 8005124:	d1be      	bne.n	80050a4 <_printf_float+0x2fc>
 8005126:	e68d      	b.n	8004e44 <_printf_float+0x9c>
 8005128:	9a04      	ldr	r2, [sp, #16]
 800512a:	464b      	mov	r3, r9
 800512c:	4442      	add	r2, r8
 800512e:	4631      	mov	r1, r6
 8005130:	4628      	mov	r0, r5
 8005132:	47b8      	blx	r7
 8005134:	3001      	adds	r0, #1
 8005136:	d1c1      	bne.n	80050bc <_printf_float+0x314>
 8005138:	e684      	b.n	8004e44 <_printf_float+0x9c>
 800513a:	9a08      	ldr	r2, [sp, #32]
 800513c:	2a01      	cmp	r2, #1
 800513e:	dc01      	bgt.n	8005144 <_printf_float+0x39c>
 8005140:	07db      	lsls	r3, r3, #31
 8005142:	d537      	bpl.n	80051b4 <_printf_float+0x40c>
 8005144:	2301      	movs	r3, #1
 8005146:	4642      	mov	r2, r8
 8005148:	4631      	mov	r1, r6
 800514a:	4628      	mov	r0, r5
 800514c:	47b8      	blx	r7
 800514e:	3001      	adds	r0, #1
 8005150:	f43f ae78 	beq.w	8004e44 <_printf_float+0x9c>
 8005154:	4653      	mov	r3, sl
 8005156:	465a      	mov	r2, fp
 8005158:	4631      	mov	r1, r6
 800515a:	4628      	mov	r0, r5
 800515c:	47b8      	blx	r7
 800515e:	3001      	adds	r0, #1
 8005160:	f43f ae70 	beq.w	8004e44 <_printf_float+0x9c>
 8005164:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8005168:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800516c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005170:	d01b      	beq.n	80051aa <_printf_float+0x402>
 8005172:	9b08      	ldr	r3, [sp, #32]
 8005174:	f108 0201 	add.w	r2, r8, #1
 8005178:	3b01      	subs	r3, #1
 800517a:	4631      	mov	r1, r6
 800517c:	4628      	mov	r0, r5
 800517e:	47b8      	blx	r7
 8005180:	3001      	adds	r0, #1
 8005182:	d10e      	bne.n	80051a2 <_printf_float+0x3fa>
 8005184:	e65e      	b.n	8004e44 <_printf_float+0x9c>
 8005186:	2301      	movs	r3, #1
 8005188:	464a      	mov	r2, r9
 800518a:	4631      	mov	r1, r6
 800518c:	4628      	mov	r0, r5
 800518e:	47b8      	blx	r7
 8005190:	3001      	adds	r0, #1
 8005192:	f43f ae57 	beq.w	8004e44 <_printf_float+0x9c>
 8005196:	f108 0801 	add.w	r8, r8, #1
 800519a:	9b08      	ldr	r3, [sp, #32]
 800519c:	3b01      	subs	r3, #1
 800519e:	4543      	cmp	r3, r8
 80051a0:	dcf1      	bgt.n	8005186 <_printf_float+0x3de>
 80051a2:	9b04      	ldr	r3, [sp, #16]
 80051a4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80051a8:	e6db      	b.n	8004f62 <_printf_float+0x1ba>
 80051aa:	f04f 0800 	mov.w	r8, #0
 80051ae:	f104 091a 	add.w	r9, r4, #26
 80051b2:	e7f2      	b.n	800519a <_printf_float+0x3f2>
 80051b4:	2301      	movs	r3, #1
 80051b6:	4642      	mov	r2, r8
 80051b8:	e7df      	b.n	800517a <_printf_float+0x3d2>
 80051ba:	2301      	movs	r3, #1
 80051bc:	464a      	mov	r2, r9
 80051be:	4631      	mov	r1, r6
 80051c0:	4628      	mov	r0, r5
 80051c2:	47b8      	blx	r7
 80051c4:	3001      	adds	r0, #1
 80051c6:	f43f ae3d 	beq.w	8004e44 <_printf_float+0x9c>
 80051ca:	f108 0801 	add.w	r8, r8, #1
 80051ce:	68e3      	ldr	r3, [r4, #12]
 80051d0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80051d2:	1a5b      	subs	r3, r3, r1
 80051d4:	4543      	cmp	r3, r8
 80051d6:	dcf0      	bgt.n	80051ba <_printf_float+0x412>
 80051d8:	e6f7      	b.n	8004fca <_printf_float+0x222>
 80051da:	f04f 0800 	mov.w	r8, #0
 80051de:	f104 0919 	add.w	r9, r4, #25
 80051e2:	e7f4      	b.n	80051ce <_printf_float+0x426>

080051e4 <_printf_common>:
 80051e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051e8:	4616      	mov	r6, r2
 80051ea:	4699      	mov	r9, r3
 80051ec:	688a      	ldr	r2, [r1, #8]
 80051ee:	690b      	ldr	r3, [r1, #16]
 80051f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80051f4:	4293      	cmp	r3, r2
 80051f6:	bfb8      	it	lt
 80051f8:	4613      	movlt	r3, r2
 80051fa:	6033      	str	r3, [r6, #0]
 80051fc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005200:	4607      	mov	r7, r0
 8005202:	460c      	mov	r4, r1
 8005204:	b10a      	cbz	r2, 800520a <_printf_common+0x26>
 8005206:	3301      	adds	r3, #1
 8005208:	6033      	str	r3, [r6, #0]
 800520a:	6823      	ldr	r3, [r4, #0]
 800520c:	0699      	lsls	r1, r3, #26
 800520e:	bf42      	ittt	mi
 8005210:	6833      	ldrmi	r3, [r6, #0]
 8005212:	3302      	addmi	r3, #2
 8005214:	6033      	strmi	r3, [r6, #0]
 8005216:	6825      	ldr	r5, [r4, #0]
 8005218:	f015 0506 	ands.w	r5, r5, #6
 800521c:	d106      	bne.n	800522c <_printf_common+0x48>
 800521e:	f104 0a19 	add.w	sl, r4, #25
 8005222:	68e3      	ldr	r3, [r4, #12]
 8005224:	6832      	ldr	r2, [r6, #0]
 8005226:	1a9b      	subs	r3, r3, r2
 8005228:	42ab      	cmp	r3, r5
 800522a:	dc26      	bgt.n	800527a <_printf_common+0x96>
 800522c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005230:	1e13      	subs	r3, r2, #0
 8005232:	6822      	ldr	r2, [r4, #0]
 8005234:	bf18      	it	ne
 8005236:	2301      	movne	r3, #1
 8005238:	0692      	lsls	r2, r2, #26
 800523a:	d42b      	bmi.n	8005294 <_printf_common+0xb0>
 800523c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005240:	4649      	mov	r1, r9
 8005242:	4638      	mov	r0, r7
 8005244:	47c0      	blx	r8
 8005246:	3001      	adds	r0, #1
 8005248:	d01e      	beq.n	8005288 <_printf_common+0xa4>
 800524a:	6823      	ldr	r3, [r4, #0]
 800524c:	68e5      	ldr	r5, [r4, #12]
 800524e:	6832      	ldr	r2, [r6, #0]
 8005250:	f003 0306 	and.w	r3, r3, #6
 8005254:	2b04      	cmp	r3, #4
 8005256:	bf08      	it	eq
 8005258:	1aad      	subeq	r5, r5, r2
 800525a:	68a3      	ldr	r3, [r4, #8]
 800525c:	6922      	ldr	r2, [r4, #16]
 800525e:	bf0c      	ite	eq
 8005260:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005264:	2500      	movne	r5, #0
 8005266:	4293      	cmp	r3, r2
 8005268:	bfc4      	itt	gt
 800526a:	1a9b      	subgt	r3, r3, r2
 800526c:	18ed      	addgt	r5, r5, r3
 800526e:	2600      	movs	r6, #0
 8005270:	341a      	adds	r4, #26
 8005272:	42b5      	cmp	r5, r6
 8005274:	d11a      	bne.n	80052ac <_printf_common+0xc8>
 8005276:	2000      	movs	r0, #0
 8005278:	e008      	b.n	800528c <_printf_common+0xa8>
 800527a:	2301      	movs	r3, #1
 800527c:	4652      	mov	r2, sl
 800527e:	4649      	mov	r1, r9
 8005280:	4638      	mov	r0, r7
 8005282:	47c0      	blx	r8
 8005284:	3001      	adds	r0, #1
 8005286:	d103      	bne.n	8005290 <_printf_common+0xac>
 8005288:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800528c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005290:	3501      	adds	r5, #1
 8005292:	e7c6      	b.n	8005222 <_printf_common+0x3e>
 8005294:	18e1      	adds	r1, r4, r3
 8005296:	1c5a      	adds	r2, r3, #1
 8005298:	2030      	movs	r0, #48	; 0x30
 800529a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800529e:	4422      	add	r2, r4
 80052a0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80052a4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80052a8:	3302      	adds	r3, #2
 80052aa:	e7c7      	b.n	800523c <_printf_common+0x58>
 80052ac:	2301      	movs	r3, #1
 80052ae:	4622      	mov	r2, r4
 80052b0:	4649      	mov	r1, r9
 80052b2:	4638      	mov	r0, r7
 80052b4:	47c0      	blx	r8
 80052b6:	3001      	adds	r0, #1
 80052b8:	d0e6      	beq.n	8005288 <_printf_common+0xa4>
 80052ba:	3601      	adds	r6, #1
 80052bc:	e7d9      	b.n	8005272 <_printf_common+0x8e>
	...

080052c0 <_printf_i>:
 80052c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80052c4:	7e0f      	ldrb	r7, [r1, #24]
 80052c6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80052c8:	2f78      	cmp	r7, #120	; 0x78
 80052ca:	4691      	mov	r9, r2
 80052cc:	4680      	mov	r8, r0
 80052ce:	460c      	mov	r4, r1
 80052d0:	469a      	mov	sl, r3
 80052d2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80052d6:	d807      	bhi.n	80052e8 <_printf_i+0x28>
 80052d8:	2f62      	cmp	r7, #98	; 0x62
 80052da:	d80a      	bhi.n	80052f2 <_printf_i+0x32>
 80052dc:	2f00      	cmp	r7, #0
 80052de:	f000 80d8 	beq.w	8005492 <_printf_i+0x1d2>
 80052e2:	2f58      	cmp	r7, #88	; 0x58
 80052e4:	f000 80a3 	beq.w	800542e <_printf_i+0x16e>
 80052e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80052ec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80052f0:	e03a      	b.n	8005368 <_printf_i+0xa8>
 80052f2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80052f6:	2b15      	cmp	r3, #21
 80052f8:	d8f6      	bhi.n	80052e8 <_printf_i+0x28>
 80052fa:	a101      	add	r1, pc, #4	; (adr r1, 8005300 <_printf_i+0x40>)
 80052fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005300:	08005359 	.word	0x08005359
 8005304:	0800536d 	.word	0x0800536d
 8005308:	080052e9 	.word	0x080052e9
 800530c:	080052e9 	.word	0x080052e9
 8005310:	080052e9 	.word	0x080052e9
 8005314:	080052e9 	.word	0x080052e9
 8005318:	0800536d 	.word	0x0800536d
 800531c:	080052e9 	.word	0x080052e9
 8005320:	080052e9 	.word	0x080052e9
 8005324:	080052e9 	.word	0x080052e9
 8005328:	080052e9 	.word	0x080052e9
 800532c:	08005479 	.word	0x08005479
 8005330:	0800539d 	.word	0x0800539d
 8005334:	0800545b 	.word	0x0800545b
 8005338:	080052e9 	.word	0x080052e9
 800533c:	080052e9 	.word	0x080052e9
 8005340:	0800549b 	.word	0x0800549b
 8005344:	080052e9 	.word	0x080052e9
 8005348:	0800539d 	.word	0x0800539d
 800534c:	080052e9 	.word	0x080052e9
 8005350:	080052e9 	.word	0x080052e9
 8005354:	08005463 	.word	0x08005463
 8005358:	682b      	ldr	r3, [r5, #0]
 800535a:	1d1a      	adds	r2, r3, #4
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	602a      	str	r2, [r5, #0]
 8005360:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005364:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005368:	2301      	movs	r3, #1
 800536a:	e0a3      	b.n	80054b4 <_printf_i+0x1f4>
 800536c:	6820      	ldr	r0, [r4, #0]
 800536e:	6829      	ldr	r1, [r5, #0]
 8005370:	0606      	lsls	r6, r0, #24
 8005372:	f101 0304 	add.w	r3, r1, #4
 8005376:	d50a      	bpl.n	800538e <_printf_i+0xce>
 8005378:	680e      	ldr	r6, [r1, #0]
 800537a:	602b      	str	r3, [r5, #0]
 800537c:	2e00      	cmp	r6, #0
 800537e:	da03      	bge.n	8005388 <_printf_i+0xc8>
 8005380:	232d      	movs	r3, #45	; 0x2d
 8005382:	4276      	negs	r6, r6
 8005384:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005388:	485e      	ldr	r0, [pc, #376]	; (8005504 <_printf_i+0x244>)
 800538a:	230a      	movs	r3, #10
 800538c:	e019      	b.n	80053c2 <_printf_i+0x102>
 800538e:	680e      	ldr	r6, [r1, #0]
 8005390:	602b      	str	r3, [r5, #0]
 8005392:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005396:	bf18      	it	ne
 8005398:	b236      	sxthne	r6, r6
 800539a:	e7ef      	b.n	800537c <_printf_i+0xbc>
 800539c:	682b      	ldr	r3, [r5, #0]
 800539e:	6820      	ldr	r0, [r4, #0]
 80053a0:	1d19      	adds	r1, r3, #4
 80053a2:	6029      	str	r1, [r5, #0]
 80053a4:	0601      	lsls	r1, r0, #24
 80053a6:	d501      	bpl.n	80053ac <_printf_i+0xec>
 80053a8:	681e      	ldr	r6, [r3, #0]
 80053aa:	e002      	b.n	80053b2 <_printf_i+0xf2>
 80053ac:	0646      	lsls	r6, r0, #25
 80053ae:	d5fb      	bpl.n	80053a8 <_printf_i+0xe8>
 80053b0:	881e      	ldrh	r6, [r3, #0]
 80053b2:	4854      	ldr	r0, [pc, #336]	; (8005504 <_printf_i+0x244>)
 80053b4:	2f6f      	cmp	r7, #111	; 0x6f
 80053b6:	bf0c      	ite	eq
 80053b8:	2308      	moveq	r3, #8
 80053ba:	230a      	movne	r3, #10
 80053bc:	2100      	movs	r1, #0
 80053be:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80053c2:	6865      	ldr	r5, [r4, #4]
 80053c4:	60a5      	str	r5, [r4, #8]
 80053c6:	2d00      	cmp	r5, #0
 80053c8:	bfa2      	ittt	ge
 80053ca:	6821      	ldrge	r1, [r4, #0]
 80053cc:	f021 0104 	bicge.w	r1, r1, #4
 80053d0:	6021      	strge	r1, [r4, #0]
 80053d2:	b90e      	cbnz	r6, 80053d8 <_printf_i+0x118>
 80053d4:	2d00      	cmp	r5, #0
 80053d6:	d04d      	beq.n	8005474 <_printf_i+0x1b4>
 80053d8:	4615      	mov	r5, r2
 80053da:	fbb6 f1f3 	udiv	r1, r6, r3
 80053de:	fb03 6711 	mls	r7, r3, r1, r6
 80053e2:	5dc7      	ldrb	r7, [r0, r7]
 80053e4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80053e8:	4637      	mov	r7, r6
 80053ea:	42bb      	cmp	r3, r7
 80053ec:	460e      	mov	r6, r1
 80053ee:	d9f4      	bls.n	80053da <_printf_i+0x11a>
 80053f0:	2b08      	cmp	r3, #8
 80053f2:	d10b      	bne.n	800540c <_printf_i+0x14c>
 80053f4:	6823      	ldr	r3, [r4, #0]
 80053f6:	07de      	lsls	r6, r3, #31
 80053f8:	d508      	bpl.n	800540c <_printf_i+0x14c>
 80053fa:	6923      	ldr	r3, [r4, #16]
 80053fc:	6861      	ldr	r1, [r4, #4]
 80053fe:	4299      	cmp	r1, r3
 8005400:	bfde      	ittt	le
 8005402:	2330      	movle	r3, #48	; 0x30
 8005404:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005408:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800540c:	1b52      	subs	r2, r2, r5
 800540e:	6122      	str	r2, [r4, #16]
 8005410:	f8cd a000 	str.w	sl, [sp]
 8005414:	464b      	mov	r3, r9
 8005416:	aa03      	add	r2, sp, #12
 8005418:	4621      	mov	r1, r4
 800541a:	4640      	mov	r0, r8
 800541c:	f7ff fee2 	bl	80051e4 <_printf_common>
 8005420:	3001      	adds	r0, #1
 8005422:	d14c      	bne.n	80054be <_printf_i+0x1fe>
 8005424:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005428:	b004      	add	sp, #16
 800542a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800542e:	4835      	ldr	r0, [pc, #212]	; (8005504 <_printf_i+0x244>)
 8005430:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005434:	6829      	ldr	r1, [r5, #0]
 8005436:	6823      	ldr	r3, [r4, #0]
 8005438:	f851 6b04 	ldr.w	r6, [r1], #4
 800543c:	6029      	str	r1, [r5, #0]
 800543e:	061d      	lsls	r5, r3, #24
 8005440:	d514      	bpl.n	800546c <_printf_i+0x1ac>
 8005442:	07df      	lsls	r7, r3, #31
 8005444:	bf44      	itt	mi
 8005446:	f043 0320 	orrmi.w	r3, r3, #32
 800544a:	6023      	strmi	r3, [r4, #0]
 800544c:	b91e      	cbnz	r6, 8005456 <_printf_i+0x196>
 800544e:	6823      	ldr	r3, [r4, #0]
 8005450:	f023 0320 	bic.w	r3, r3, #32
 8005454:	6023      	str	r3, [r4, #0]
 8005456:	2310      	movs	r3, #16
 8005458:	e7b0      	b.n	80053bc <_printf_i+0xfc>
 800545a:	6823      	ldr	r3, [r4, #0]
 800545c:	f043 0320 	orr.w	r3, r3, #32
 8005460:	6023      	str	r3, [r4, #0]
 8005462:	2378      	movs	r3, #120	; 0x78
 8005464:	4828      	ldr	r0, [pc, #160]	; (8005508 <_printf_i+0x248>)
 8005466:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800546a:	e7e3      	b.n	8005434 <_printf_i+0x174>
 800546c:	0659      	lsls	r1, r3, #25
 800546e:	bf48      	it	mi
 8005470:	b2b6      	uxthmi	r6, r6
 8005472:	e7e6      	b.n	8005442 <_printf_i+0x182>
 8005474:	4615      	mov	r5, r2
 8005476:	e7bb      	b.n	80053f0 <_printf_i+0x130>
 8005478:	682b      	ldr	r3, [r5, #0]
 800547a:	6826      	ldr	r6, [r4, #0]
 800547c:	6961      	ldr	r1, [r4, #20]
 800547e:	1d18      	adds	r0, r3, #4
 8005480:	6028      	str	r0, [r5, #0]
 8005482:	0635      	lsls	r5, r6, #24
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	d501      	bpl.n	800548c <_printf_i+0x1cc>
 8005488:	6019      	str	r1, [r3, #0]
 800548a:	e002      	b.n	8005492 <_printf_i+0x1d2>
 800548c:	0670      	lsls	r0, r6, #25
 800548e:	d5fb      	bpl.n	8005488 <_printf_i+0x1c8>
 8005490:	8019      	strh	r1, [r3, #0]
 8005492:	2300      	movs	r3, #0
 8005494:	6123      	str	r3, [r4, #16]
 8005496:	4615      	mov	r5, r2
 8005498:	e7ba      	b.n	8005410 <_printf_i+0x150>
 800549a:	682b      	ldr	r3, [r5, #0]
 800549c:	1d1a      	adds	r2, r3, #4
 800549e:	602a      	str	r2, [r5, #0]
 80054a0:	681d      	ldr	r5, [r3, #0]
 80054a2:	6862      	ldr	r2, [r4, #4]
 80054a4:	2100      	movs	r1, #0
 80054a6:	4628      	mov	r0, r5
 80054a8:	f7fa fed2 	bl	8000250 <memchr>
 80054ac:	b108      	cbz	r0, 80054b2 <_printf_i+0x1f2>
 80054ae:	1b40      	subs	r0, r0, r5
 80054b0:	6060      	str	r0, [r4, #4]
 80054b2:	6863      	ldr	r3, [r4, #4]
 80054b4:	6123      	str	r3, [r4, #16]
 80054b6:	2300      	movs	r3, #0
 80054b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80054bc:	e7a8      	b.n	8005410 <_printf_i+0x150>
 80054be:	6923      	ldr	r3, [r4, #16]
 80054c0:	462a      	mov	r2, r5
 80054c2:	4649      	mov	r1, r9
 80054c4:	4640      	mov	r0, r8
 80054c6:	47d0      	blx	sl
 80054c8:	3001      	adds	r0, #1
 80054ca:	d0ab      	beq.n	8005424 <_printf_i+0x164>
 80054cc:	6823      	ldr	r3, [r4, #0]
 80054ce:	079b      	lsls	r3, r3, #30
 80054d0:	d413      	bmi.n	80054fa <_printf_i+0x23a>
 80054d2:	68e0      	ldr	r0, [r4, #12]
 80054d4:	9b03      	ldr	r3, [sp, #12]
 80054d6:	4298      	cmp	r0, r3
 80054d8:	bfb8      	it	lt
 80054da:	4618      	movlt	r0, r3
 80054dc:	e7a4      	b.n	8005428 <_printf_i+0x168>
 80054de:	2301      	movs	r3, #1
 80054e0:	4632      	mov	r2, r6
 80054e2:	4649      	mov	r1, r9
 80054e4:	4640      	mov	r0, r8
 80054e6:	47d0      	blx	sl
 80054e8:	3001      	adds	r0, #1
 80054ea:	d09b      	beq.n	8005424 <_printf_i+0x164>
 80054ec:	3501      	adds	r5, #1
 80054ee:	68e3      	ldr	r3, [r4, #12]
 80054f0:	9903      	ldr	r1, [sp, #12]
 80054f2:	1a5b      	subs	r3, r3, r1
 80054f4:	42ab      	cmp	r3, r5
 80054f6:	dcf2      	bgt.n	80054de <_printf_i+0x21e>
 80054f8:	e7eb      	b.n	80054d2 <_printf_i+0x212>
 80054fa:	2500      	movs	r5, #0
 80054fc:	f104 0619 	add.w	r6, r4, #25
 8005500:	e7f5      	b.n	80054ee <_printf_i+0x22e>
 8005502:	bf00      	nop
 8005504:	080093c2 	.word	0x080093c2
 8005508:	080093d3 	.word	0x080093d3

0800550c <_scanf_float>:
 800550c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005510:	b087      	sub	sp, #28
 8005512:	4617      	mov	r7, r2
 8005514:	9303      	str	r3, [sp, #12]
 8005516:	688b      	ldr	r3, [r1, #8]
 8005518:	1e5a      	subs	r2, r3, #1
 800551a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800551e:	bf83      	ittte	hi
 8005520:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8005524:	195b      	addhi	r3, r3, r5
 8005526:	9302      	strhi	r3, [sp, #8]
 8005528:	2300      	movls	r3, #0
 800552a:	bf86      	itte	hi
 800552c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005530:	608b      	strhi	r3, [r1, #8]
 8005532:	9302      	strls	r3, [sp, #8]
 8005534:	680b      	ldr	r3, [r1, #0]
 8005536:	468b      	mov	fp, r1
 8005538:	2500      	movs	r5, #0
 800553a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800553e:	f84b 3b1c 	str.w	r3, [fp], #28
 8005542:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005546:	4680      	mov	r8, r0
 8005548:	460c      	mov	r4, r1
 800554a:	465e      	mov	r6, fp
 800554c:	46aa      	mov	sl, r5
 800554e:	46a9      	mov	r9, r5
 8005550:	9501      	str	r5, [sp, #4]
 8005552:	68a2      	ldr	r2, [r4, #8]
 8005554:	b152      	cbz	r2, 800556c <_scanf_float+0x60>
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	781b      	ldrb	r3, [r3, #0]
 800555a:	2b4e      	cmp	r3, #78	; 0x4e
 800555c:	d864      	bhi.n	8005628 <_scanf_float+0x11c>
 800555e:	2b40      	cmp	r3, #64	; 0x40
 8005560:	d83c      	bhi.n	80055dc <_scanf_float+0xd0>
 8005562:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8005566:	b2c8      	uxtb	r0, r1
 8005568:	280e      	cmp	r0, #14
 800556a:	d93a      	bls.n	80055e2 <_scanf_float+0xd6>
 800556c:	f1b9 0f00 	cmp.w	r9, #0
 8005570:	d003      	beq.n	800557a <_scanf_float+0x6e>
 8005572:	6823      	ldr	r3, [r4, #0]
 8005574:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005578:	6023      	str	r3, [r4, #0]
 800557a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800557e:	f1ba 0f01 	cmp.w	sl, #1
 8005582:	f200 8113 	bhi.w	80057ac <_scanf_float+0x2a0>
 8005586:	455e      	cmp	r6, fp
 8005588:	f200 8105 	bhi.w	8005796 <_scanf_float+0x28a>
 800558c:	2501      	movs	r5, #1
 800558e:	4628      	mov	r0, r5
 8005590:	b007      	add	sp, #28
 8005592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005596:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800559a:	2a0d      	cmp	r2, #13
 800559c:	d8e6      	bhi.n	800556c <_scanf_float+0x60>
 800559e:	a101      	add	r1, pc, #4	; (adr r1, 80055a4 <_scanf_float+0x98>)
 80055a0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80055a4:	080056e3 	.word	0x080056e3
 80055a8:	0800556d 	.word	0x0800556d
 80055ac:	0800556d 	.word	0x0800556d
 80055b0:	0800556d 	.word	0x0800556d
 80055b4:	08005743 	.word	0x08005743
 80055b8:	0800571b 	.word	0x0800571b
 80055bc:	0800556d 	.word	0x0800556d
 80055c0:	0800556d 	.word	0x0800556d
 80055c4:	080056f1 	.word	0x080056f1
 80055c8:	0800556d 	.word	0x0800556d
 80055cc:	0800556d 	.word	0x0800556d
 80055d0:	0800556d 	.word	0x0800556d
 80055d4:	0800556d 	.word	0x0800556d
 80055d8:	080056a9 	.word	0x080056a9
 80055dc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80055e0:	e7db      	b.n	800559a <_scanf_float+0x8e>
 80055e2:	290e      	cmp	r1, #14
 80055e4:	d8c2      	bhi.n	800556c <_scanf_float+0x60>
 80055e6:	a001      	add	r0, pc, #4	; (adr r0, 80055ec <_scanf_float+0xe0>)
 80055e8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80055ec:	0800569b 	.word	0x0800569b
 80055f0:	0800556d 	.word	0x0800556d
 80055f4:	0800569b 	.word	0x0800569b
 80055f8:	0800572f 	.word	0x0800572f
 80055fc:	0800556d 	.word	0x0800556d
 8005600:	08005649 	.word	0x08005649
 8005604:	08005685 	.word	0x08005685
 8005608:	08005685 	.word	0x08005685
 800560c:	08005685 	.word	0x08005685
 8005610:	08005685 	.word	0x08005685
 8005614:	08005685 	.word	0x08005685
 8005618:	08005685 	.word	0x08005685
 800561c:	08005685 	.word	0x08005685
 8005620:	08005685 	.word	0x08005685
 8005624:	08005685 	.word	0x08005685
 8005628:	2b6e      	cmp	r3, #110	; 0x6e
 800562a:	d809      	bhi.n	8005640 <_scanf_float+0x134>
 800562c:	2b60      	cmp	r3, #96	; 0x60
 800562e:	d8b2      	bhi.n	8005596 <_scanf_float+0x8a>
 8005630:	2b54      	cmp	r3, #84	; 0x54
 8005632:	d077      	beq.n	8005724 <_scanf_float+0x218>
 8005634:	2b59      	cmp	r3, #89	; 0x59
 8005636:	d199      	bne.n	800556c <_scanf_float+0x60>
 8005638:	2d07      	cmp	r5, #7
 800563a:	d197      	bne.n	800556c <_scanf_float+0x60>
 800563c:	2508      	movs	r5, #8
 800563e:	e029      	b.n	8005694 <_scanf_float+0x188>
 8005640:	2b74      	cmp	r3, #116	; 0x74
 8005642:	d06f      	beq.n	8005724 <_scanf_float+0x218>
 8005644:	2b79      	cmp	r3, #121	; 0x79
 8005646:	e7f6      	b.n	8005636 <_scanf_float+0x12a>
 8005648:	6821      	ldr	r1, [r4, #0]
 800564a:	05c8      	lsls	r0, r1, #23
 800564c:	d51a      	bpl.n	8005684 <_scanf_float+0x178>
 800564e:	9b02      	ldr	r3, [sp, #8]
 8005650:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005654:	6021      	str	r1, [r4, #0]
 8005656:	f109 0901 	add.w	r9, r9, #1
 800565a:	b11b      	cbz	r3, 8005664 <_scanf_float+0x158>
 800565c:	3b01      	subs	r3, #1
 800565e:	3201      	adds	r2, #1
 8005660:	9302      	str	r3, [sp, #8]
 8005662:	60a2      	str	r2, [r4, #8]
 8005664:	68a3      	ldr	r3, [r4, #8]
 8005666:	3b01      	subs	r3, #1
 8005668:	60a3      	str	r3, [r4, #8]
 800566a:	6923      	ldr	r3, [r4, #16]
 800566c:	3301      	adds	r3, #1
 800566e:	6123      	str	r3, [r4, #16]
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	3b01      	subs	r3, #1
 8005674:	2b00      	cmp	r3, #0
 8005676:	607b      	str	r3, [r7, #4]
 8005678:	f340 8084 	ble.w	8005784 <_scanf_float+0x278>
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	3301      	adds	r3, #1
 8005680:	603b      	str	r3, [r7, #0]
 8005682:	e766      	b.n	8005552 <_scanf_float+0x46>
 8005684:	eb1a 0f05 	cmn.w	sl, r5
 8005688:	f47f af70 	bne.w	800556c <_scanf_float+0x60>
 800568c:	6822      	ldr	r2, [r4, #0]
 800568e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8005692:	6022      	str	r2, [r4, #0]
 8005694:	f806 3b01 	strb.w	r3, [r6], #1
 8005698:	e7e4      	b.n	8005664 <_scanf_float+0x158>
 800569a:	6822      	ldr	r2, [r4, #0]
 800569c:	0610      	lsls	r0, r2, #24
 800569e:	f57f af65 	bpl.w	800556c <_scanf_float+0x60>
 80056a2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80056a6:	e7f4      	b.n	8005692 <_scanf_float+0x186>
 80056a8:	f1ba 0f00 	cmp.w	sl, #0
 80056ac:	d10e      	bne.n	80056cc <_scanf_float+0x1c0>
 80056ae:	f1b9 0f00 	cmp.w	r9, #0
 80056b2:	d10e      	bne.n	80056d2 <_scanf_float+0x1c6>
 80056b4:	6822      	ldr	r2, [r4, #0]
 80056b6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80056ba:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80056be:	d108      	bne.n	80056d2 <_scanf_float+0x1c6>
 80056c0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80056c4:	6022      	str	r2, [r4, #0]
 80056c6:	f04f 0a01 	mov.w	sl, #1
 80056ca:	e7e3      	b.n	8005694 <_scanf_float+0x188>
 80056cc:	f1ba 0f02 	cmp.w	sl, #2
 80056d0:	d055      	beq.n	800577e <_scanf_float+0x272>
 80056d2:	2d01      	cmp	r5, #1
 80056d4:	d002      	beq.n	80056dc <_scanf_float+0x1d0>
 80056d6:	2d04      	cmp	r5, #4
 80056d8:	f47f af48 	bne.w	800556c <_scanf_float+0x60>
 80056dc:	3501      	adds	r5, #1
 80056de:	b2ed      	uxtb	r5, r5
 80056e0:	e7d8      	b.n	8005694 <_scanf_float+0x188>
 80056e2:	f1ba 0f01 	cmp.w	sl, #1
 80056e6:	f47f af41 	bne.w	800556c <_scanf_float+0x60>
 80056ea:	f04f 0a02 	mov.w	sl, #2
 80056ee:	e7d1      	b.n	8005694 <_scanf_float+0x188>
 80056f0:	b97d      	cbnz	r5, 8005712 <_scanf_float+0x206>
 80056f2:	f1b9 0f00 	cmp.w	r9, #0
 80056f6:	f47f af3c 	bne.w	8005572 <_scanf_float+0x66>
 80056fa:	6822      	ldr	r2, [r4, #0]
 80056fc:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005700:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005704:	f47f af39 	bne.w	800557a <_scanf_float+0x6e>
 8005708:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800570c:	6022      	str	r2, [r4, #0]
 800570e:	2501      	movs	r5, #1
 8005710:	e7c0      	b.n	8005694 <_scanf_float+0x188>
 8005712:	2d03      	cmp	r5, #3
 8005714:	d0e2      	beq.n	80056dc <_scanf_float+0x1d0>
 8005716:	2d05      	cmp	r5, #5
 8005718:	e7de      	b.n	80056d8 <_scanf_float+0x1cc>
 800571a:	2d02      	cmp	r5, #2
 800571c:	f47f af26 	bne.w	800556c <_scanf_float+0x60>
 8005720:	2503      	movs	r5, #3
 8005722:	e7b7      	b.n	8005694 <_scanf_float+0x188>
 8005724:	2d06      	cmp	r5, #6
 8005726:	f47f af21 	bne.w	800556c <_scanf_float+0x60>
 800572a:	2507      	movs	r5, #7
 800572c:	e7b2      	b.n	8005694 <_scanf_float+0x188>
 800572e:	6822      	ldr	r2, [r4, #0]
 8005730:	0591      	lsls	r1, r2, #22
 8005732:	f57f af1b 	bpl.w	800556c <_scanf_float+0x60>
 8005736:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800573a:	6022      	str	r2, [r4, #0]
 800573c:	f8cd 9004 	str.w	r9, [sp, #4]
 8005740:	e7a8      	b.n	8005694 <_scanf_float+0x188>
 8005742:	6822      	ldr	r2, [r4, #0]
 8005744:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8005748:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800574c:	d006      	beq.n	800575c <_scanf_float+0x250>
 800574e:	0550      	lsls	r0, r2, #21
 8005750:	f57f af0c 	bpl.w	800556c <_scanf_float+0x60>
 8005754:	f1b9 0f00 	cmp.w	r9, #0
 8005758:	f43f af0f 	beq.w	800557a <_scanf_float+0x6e>
 800575c:	0591      	lsls	r1, r2, #22
 800575e:	bf58      	it	pl
 8005760:	9901      	ldrpl	r1, [sp, #4]
 8005762:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005766:	bf58      	it	pl
 8005768:	eba9 0101 	subpl.w	r1, r9, r1
 800576c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8005770:	bf58      	it	pl
 8005772:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005776:	6022      	str	r2, [r4, #0]
 8005778:	f04f 0900 	mov.w	r9, #0
 800577c:	e78a      	b.n	8005694 <_scanf_float+0x188>
 800577e:	f04f 0a03 	mov.w	sl, #3
 8005782:	e787      	b.n	8005694 <_scanf_float+0x188>
 8005784:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005788:	4639      	mov	r1, r7
 800578a:	4640      	mov	r0, r8
 800578c:	4798      	blx	r3
 800578e:	2800      	cmp	r0, #0
 8005790:	f43f aedf 	beq.w	8005552 <_scanf_float+0x46>
 8005794:	e6ea      	b.n	800556c <_scanf_float+0x60>
 8005796:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800579a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800579e:	463a      	mov	r2, r7
 80057a0:	4640      	mov	r0, r8
 80057a2:	4798      	blx	r3
 80057a4:	6923      	ldr	r3, [r4, #16]
 80057a6:	3b01      	subs	r3, #1
 80057a8:	6123      	str	r3, [r4, #16]
 80057aa:	e6ec      	b.n	8005586 <_scanf_float+0x7a>
 80057ac:	1e6b      	subs	r3, r5, #1
 80057ae:	2b06      	cmp	r3, #6
 80057b0:	d825      	bhi.n	80057fe <_scanf_float+0x2f2>
 80057b2:	2d02      	cmp	r5, #2
 80057b4:	d836      	bhi.n	8005824 <_scanf_float+0x318>
 80057b6:	455e      	cmp	r6, fp
 80057b8:	f67f aee8 	bls.w	800558c <_scanf_float+0x80>
 80057bc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80057c0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80057c4:	463a      	mov	r2, r7
 80057c6:	4640      	mov	r0, r8
 80057c8:	4798      	blx	r3
 80057ca:	6923      	ldr	r3, [r4, #16]
 80057cc:	3b01      	subs	r3, #1
 80057ce:	6123      	str	r3, [r4, #16]
 80057d0:	e7f1      	b.n	80057b6 <_scanf_float+0x2aa>
 80057d2:	9802      	ldr	r0, [sp, #8]
 80057d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80057d8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80057dc:	9002      	str	r0, [sp, #8]
 80057de:	463a      	mov	r2, r7
 80057e0:	4640      	mov	r0, r8
 80057e2:	4798      	blx	r3
 80057e4:	6923      	ldr	r3, [r4, #16]
 80057e6:	3b01      	subs	r3, #1
 80057e8:	6123      	str	r3, [r4, #16]
 80057ea:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80057ee:	fa5f fa8a 	uxtb.w	sl, sl
 80057f2:	f1ba 0f02 	cmp.w	sl, #2
 80057f6:	d1ec      	bne.n	80057d2 <_scanf_float+0x2c6>
 80057f8:	3d03      	subs	r5, #3
 80057fa:	b2ed      	uxtb	r5, r5
 80057fc:	1b76      	subs	r6, r6, r5
 80057fe:	6823      	ldr	r3, [r4, #0]
 8005800:	05da      	lsls	r2, r3, #23
 8005802:	d52f      	bpl.n	8005864 <_scanf_float+0x358>
 8005804:	055b      	lsls	r3, r3, #21
 8005806:	d510      	bpl.n	800582a <_scanf_float+0x31e>
 8005808:	455e      	cmp	r6, fp
 800580a:	f67f aebf 	bls.w	800558c <_scanf_float+0x80>
 800580e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005812:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005816:	463a      	mov	r2, r7
 8005818:	4640      	mov	r0, r8
 800581a:	4798      	blx	r3
 800581c:	6923      	ldr	r3, [r4, #16]
 800581e:	3b01      	subs	r3, #1
 8005820:	6123      	str	r3, [r4, #16]
 8005822:	e7f1      	b.n	8005808 <_scanf_float+0x2fc>
 8005824:	46aa      	mov	sl, r5
 8005826:	9602      	str	r6, [sp, #8]
 8005828:	e7df      	b.n	80057ea <_scanf_float+0x2de>
 800582a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800582e:	6923      	ldr	r3, [r4, #16]
 8005830:	2965      	cmp	r1, #101	; 0x65
 8005832:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8005836:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 800583a:	6123      	str	r3, [r4, #16]
 800583c:	d00c      	beq.n	8005858 <_scanf_float+0x34c>
 800583e:	2945      	cmp	r1, #69	; 0x45
 8005840:	d00a      	beq.n	8005858 <_scanf_float+0x34c>
 8005842:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005846:	463a      	mov	r2, r7
 8005848:	4640      	mov	r0, r8
 800584a:	4798      	blx	r3
 800584c:	6923      	ldr	r3, [r4, #16]
 800584e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005852:	3b01      	subs	r3, #1
 8005854:	1eb5      	subs	r5, r6, #2
 8005856:	6123      	str	r3, [r4, #16]
 8005858:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800585c:	463a      	mov	r2, r7
 800585e:	4640      	mov	r0, r8
 8005860:	4798      	blx	r3
 8005862:	462e      	mov	r6, r5
 8005864:	6825      	ldr	r5, [r4, #0]
 8005866:	f015 0510 	ands.w	r5, r5, #16
 800586a:	d14e      	bne.n	800590a <_scanf_float+0x3fe>
 800586c:	7035      	strb	r5, [r6, #0]
 800586e:	6823      	ldr	r3, [r4, #0]
 8005870:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005874:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005878:	d119      	bne.n	80058ae <_scanf_float+0x3a2>
 800587a:	9b01      	ldr	r3, [sp, #4]
 800587c:	454b      	cmp	r3, r9
 800587e:	eba3 0209 	sub.w	r2, r3, r9
 8005882:	d121      	bne.n	80058c8 <_scanf_float+0x3bc>
 8005884:	2200      	movs	r2, #0
 8005886:	4659      	mov	r1, fp
 8005888:	4640      	mov	r0, r8
 800588a:	f000 fe3b 	bl	8006504 <_strtod_r>
 800588e:	6822      	ldr	r2, [r4, #0]
 8005890:	9b03      	ldr	r3, [sp, #12]
 8005892:	f012 0f02 	tst.w	r2, #2
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	d021      	beq.n	80058de <_scanf_float+0x3d2>
 800589a:	9903      	ldr	r1, [sp, #12]
 800589c:	1d1a      	adds	r2, r3, #4
 800589e:	600a      	str	r2, [r1, #0]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	ed83 0b00 	vstr	d0, [r3]
 80058a6:	68e3      	ldr	r3, [r4, #12]
 80058a8:	3301      	adds	r3, #1
 80058aa:	60e3      	str	r3, [r4, #12]
 80058ac:	e66f      	b.n	800558e <_scanf_float+0x82>
 80058ae:	9b04      	ldr	r3, [sp, #16]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d0e7      	beq.n	8005884 <_scanf_float+0x378>
 80058b4:	9905      	ldr	r1, [sp, #20]
 80058b6:	230a      	movs	r3, #10
 80058b8:	462a      	mov	r2, r5
 80058ba:	3101      	adds	r1, #1
 80058bc:	4640      	mov	r0, r8
 80058be:	f000 fea9 	bl	8006614 <_strtol_r>
 80058c2:	9b04      	ldr	r3, [sp, #16]
 80058c4:	9e05      	ldr	r6, [sp, #20]
 80058c6:	1ac2      	subs	r2, r0, r3
 80058c8:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80058cc:	429e      	cmp	r6, r3
 80058ce:	bf28      	it	cs
 80058d0:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80058d4:	490e      	ldr	r1, [pc, #56]	; (8005910 <_scanf_float+0x404>)
 80058d6:	4630      	mov	r0, r6
 80058d8:	f000 f824 	bl	8005924 <siprintf>
 80058dc:	e7d2      	b.n	8005884 <_scanf_float+0x378>
 80058de:	9903      	ldr	r1, [sp, #12]
 80058e0:	f012 0f04 	tst.w	r2, #4
 80058e4:	f103 0204 	add.w	r2, r3, #4
 80058e8:	600a      	str	r2, [r1, #0]
 80058ea:	d1d9      	bne.n	80058a0 <_scanf_float+0x394>
 80058ec:	eeb4 0b40 	vcmp.f64	d0, d0
 80058f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80058f4:	681e      	ldr	r6, [r3, #0]
 80058f6:	d705      	bvc.n	8005904 <_scanf_float+0x3f8>
 80058f8:	4806      	ldr	r0, [pc, #24]	; (8005914 <_scanf_float+0x408>)
 80058fa:	f000 f80d 	bl	8005918 <nanf>
 80058fe:	ed86 0a00 	vstr	s0, [r6]
 8005902:	e7d0      	b.n	80058a6 <_scanf_float+0x39a>
 8005904:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8005908:	e7f9      	b.n	80058fe <_scanf_float+0x3f2>
 800590a:	2500      	movs	r5, #0
 800590c:	e63f      	b.n	800558e <_scanf_float+0x82>
 800590e:	bf00      	nop
 8005910:	080093e4 	.word	0x080093e4
 8005914:	080097f0 	.word	0x080097f0

08005918 <nanf>:
 8005918:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8005920 <nanf+0x8>
 800591c:	4770      	bx	lr
 800591e:	bf00      	nop
 8005920:	7fc00000 	.word	0x7fc00000

08005924 <siprintf>:
 8005924:	b40e      	push	{r1, r2, r3}
 8005926:	b500      	push	{lr}
 8005928:	b09c      	sub	sp, #112	; 0x70
 800592a:	ab1d      	add	r3, sp, #116	; 0x74
 800592c:	9002      	str	r0, [sp, #8]
 800592e:	9006      	str	r0, [sp, #24]
 8005930:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005934:	4809      	ldr	r0, [pc, #36]	; (800595c <siprintf+0x38>)
 8005936:	9107      	str	r1, [sp, #28]
 8005938:	9104      	str	r1, [sp, #16]
 800593a:	4909      	ldr	r1, [pc, #36]	; (8005960 <siprintf+0x3c>)
 800593c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005940:	9105      	str	r1, [sp, #20]
 8005942:	6800      	ldr	r0, [r0, #0]
 8005944:	9301      	str	r3, [sp, #4]
 8005946:	a902      	add	r1, sp, #8
 8005948:	f002 fe0c 	bl	8008564 <_svfiprintf_r>
 800594c:	9b02      	ldr	r3, [sp, #8]
 800594e:	2200      	movs	r2, #0
 8005950:	701a      	strb	r2, [r3, #0]
 8005952:	b01c      	add	sp, #112	; 0x70
 8005954:	f85d eb04 	ldr.w	lr, [sp], #4
 8005958:	b003      	add	sp, #12
 800595a:	4770      	bx	lr
 800595c:	2000000c 	.word	0x2000000c
 8005960:	ffff0208 	.word	0xffff0208

08005964 <sulp>:
 8005964:	b570      	push	{r4, r5, r6, lr}
 8005966:	4604      	mov	r4, r0
 8005968:	460d      	mov	r5, r1
 800596a:	4616      	mov	r6, r2
 800596c:	ec45 4b10 	vmov	d0, r4, r5
 8005970:	f002 fb5a 	bl	8008028 <__ulp>
 8005974:	b17e      	cbz	r6, 8005996 <sulp+0x32>
 8005976:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800597a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800597e:	2b00      	cmp	r3, #0
 8005980:	dd09      	ble.n	8005996 <sulp+0x32>
 8005982:	051b      	lsls	r3, r3, #20
 8005984:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 8005988:	2000      	movs	r0, #0
 800598a:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 800598e:	ec41 0b17 	vmov	d7, r0, r1
 8005992:	ee20 0b07 	vmul.f64	d0, d0, d7
 8005996:	bd70      	pop	{r4, r5, r6, pc}

08005998 <_strtod_l>:
 8005998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800599c:	ed2d 8b0e 	vpush	{d8-d14}
 80059a0:	b097      	sub	sp, #92	; 0x5c
 80059a2:	461f      	mov	r7, r3
 80059a4:	2300      	movs	r3, #0
 80059a6:	9312      	str	r3, [sp, #72]	; 0x48
 80059a8:	4ba1      	ldr	r3, [pc, #644]	; (8005c30 <_strtod_l+0x298>)
 80059aa:	920d      	str	r2, [sp, #52]	; 0x34
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	9307      	str	r3, [sp, #28]
 80059b0:	4604      	mov	r4, r0
 80059b2:	4618      	mov	r0, r3
 80059b4:	468b      	mov	fp, r1
 80059b6:	f7fa fc43 	bl	8000240 <strlen>
 80059ba:	f04f 0800 	mov.w	r8, #0
 80059be:	4605      	mov	r5, r0
 80059c0:	f04f 0900 	mov.w	r9, #0
 80059c4:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 80059c8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80059ca:	7813      	ldrb	r3, [r2, #0]
 80059cc:	2b2b      	cmp	r3, #43	; 0x2b
 80059ce:	d04d      	beq.n	8005a6c <_strtod_l+0xd4>
 80059d0:	d83a      	bhi.n	8005a48 <_strtod_l+0xb0>
 80059d2:	2b0d      	cmp	r3, #13
 80059d4:	d833      	bhi.n	8005a3e <_strtod_l+0xa6>
 80059d6:	2b08      	cmp	r3, #8
 80059d8:	d833      	bhi.n	8005a42 <_strtod_l+0xaa>
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d03d      	beq.n	8005a5a <_strtod_l+0xc2>
 80059de:	2300      	movs	r3, #0
 80059e0:	9308      	str	r3, [sp, #32]
 80059e2:	9e11      	ldr	r6, [sp, #68]	; 0x44
 80059e4:	7833      	ldrb	r3, [r6, #0]
 80059e6:	2b30      	cmp	r3, #48	; 0x30
 80059e8:	f040 80b0 	bne.w	8005b4c <_strtod_l+0x1b4>
 80059ec:	7873      	ldrb	r3, [r6, #1]
 80059ee:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80059f2:	2b58      	cmp	r3, #88	; 0x58
 80059f4:	d167      	bne.n	8005ac6 <_strtod_l+0x12e>
 80059f6:	9b08      	ldr	r3, [sp, #32]
 80059f8:	9301      	str	r3, [sp, #4]
 80059fa:	ab12      	add	r3, sp, #72	; 0x48
 80059fc:	9702      	str	r7, [sp, #8]
 80059fe:	9300      	str	r3, [sp, #0]
 8005a00:	4a8c      	ldr	r2, [pc, #560]	; (8005c34 <_strtod_l+0x29c>)
 8005a02:	ab13      	add	r3, sp, #76	; 0x4c
 8005a04:	a911      	add	r1, sp, #68	; 0x44
 8005a06:	4620      	mov	r0, r4
 8005a08:	f001 fc68 	bl	80072dc <__gethex>
 8005a0c:	f010 0507 	ands.w	r5, r0, #7
 8005a10:	4607      	mov	r7, r0
 8005a12:	d005      	beq.n	8005a20 <_strtod_l+0x88>
 8005a14:	2d06      	cmp	r5, #6
 8005a16:	d12b      	bne.n	8005a70 <_strtod_l+0xd8>
 8005a18:	3601      	adds	r6, #1
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	9611      	str	r6, [sp, #68]	; 0x44
 8005a1e:	9308      	str	r3, [sp, #32]
 8005a20:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	f040 854e 	bne.w	80064c4 <_strtod_l+0xb2c>
 8005a28:	9b08      	ldr	r3, [sp, #32]
 8005a2a:	b1e3      	cbz	r3, 8005a66 <_strtod_l+0xce>
 8005a2c:	ec49 8b17 	vmov	d7, r8, r9
 8005a30:	eeb1 0b47 	vneg.f64	d0, d7
 8005a34:	b017      	add	sp, #92	; 0x5c
 8005a36:	ecbd 8b0e 	vpop	{d8-d14}
 8005a3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a3e:	2b20      	cmp	r3, #32
 8005a40:	d1cd      	bne.n	80059de <_strtod_l+0x46>
 8005a42:	3201      	adds	r2, #1
 8005a44:	9211      	str	r2, [sp, #68]	; 0x44
 8005a46:	e7bf      	b.n	80059c8 <_strtod_l+0x30>
 8005a48:	2b2d      	cmp	r3, #45	; 0x2d
 8005a4a:	d1c8      	bne.n	80059de <_strtod_l+0x46>
 8005a4c:	2301      	movs	r3, #1
 8005a4e:	9308      	str	r3, [sp, #32]
 8005a50:	1c53      	adds	r3, r2, #1
 8005a52:	9311      	str	r3, [sp, #68]	; 0x44
 8005a54:	7853      	ldrb	r3, [r2, #1]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d1c3      	bne.n	80059e2 <_strtod_l+0x4a>
 8005a5a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005a5c:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	f040 852d 	bne.w	80064c0 <_strtod_l+0xb28>
 8005a66:	ec49 8b10 	vmov	d0, r8, r9
 8005a6a:	e7e3      	b.n	8005a34 <_strtod_l+0x9c>
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	e7ee      	b.n	8005a4e <_strtod_l+0xb6>
 8005a70:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005a72:	b13a      	cbz	r2, 8005a84 <_strtod_l+0xec>
 8005a74:	2135      	movs	r1, #53	; 0x35
 8005a76:	a814      	add	r0, sp, #80	; 0x50
 8005a78:	f002 fbde 	bl	8008238 <__copybits>
 8005a7c:	9912      	ldr	r1, [sp, #72]	; 0x48
 8005a7e:	4620      	mov	r0, r4
 8005a80:	f001 ffa0 	bl	80079c4 <_Bfree>
 8005a84:	3d01      	subs	r5, #1
 8005a86:	2d04      	cmp	r5, #4
 8005a88:	d806      	bhi.n	8005a98 <_strtod_l+0x100>
 8005a8a:	e8df f005 	tbb	[pc, r5]
 8005a8e:	030a      	.short	0x030a
 8005a90:	1714      	.short	0x1714
 8005a92:	0a          	.byte	0x0a
 8005a93:	00          	.byte	0x00
 8005a94:	e9dd 8914 	ldrd	r8, r9, [sp, #80]	; 0x50
 8005a98:	073f      	lsls	r7, r7, #28
 8005a9a:	d5c1      	bpl.n	8005a20 <_strtod_l+0x88>
 8005a9c:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8005aa0:	e7be      	b.n	8005a20 <_strtod_l+0x88>
 8005aa2:	e9dd 8314 	ldrd	r8, r3, [sp, #80]	; 0x50
 8005aa6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005aa8:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005aac:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8005ab0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8005ab4:	e7f0      	b.n	8005a98 <_strtod_l+0x100>
 8005ab6:	f8df 9180 	ldr.w	r9, [pc, #384]	; 8005c38 <_strtod_l+0x2a0>
 8005aba:	e7ed      	b.n	8005a98 <_strtod_l+0x100>
 8005abc:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8005ac0:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8005ac4:	e7e8      	b.n	8005a98 <_strtod_l+0x100>
 8005ac6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005ac8:	1c5a      	adds	r2, r3, #1
 8005aca:	9211      	str	r2, [sp, #68]	; 0x44
 8005acc:	785b      	ldrb	r3, [r3, #1]
 8005ace:	2b30      	cmp	r3, #48	; 0x30
 8005ad0:	d0f9      	beq.n	8005ac6 <_strtod_l+0x12e>
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d0a4      	beq.n	8005a20 <_strtod_l+0x88>
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	f04f 0a00 	mov.w	sl, #0
 8005adc:	9304      	str	r3, [sp, #16]
 8005ade:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005ae0:	930a      	str	r3, [sp, #40]	; 0x28
 8005ae2:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8005ae6:	f8cd a018 	str.w	sl, [sp, #24]
 8005aea:	220a      	movs	r2, #10
 8005aec:	9811      	ldr	r0, [sp, #68]	; 0x44
 8005aee:	7807      	ldrb	r7, [r0, #0]
 8005af0:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8005af4:	b2d9      	uxtb	r1, r3
 8005af6:	2909      	cmp	r1, #9
 8005af8:	d92a      	bls.n	8005b50 <_strtod_l+0x1b8>
 8005afa:	9907      	ldr	r1, [sp, #28]
 8005afc:	462a      	mov	r2, r5
 8005afe:	f002 fe4b 	bl	8008798 <strncmp>
 8005b02:	2800      	cmp	r0, #0
 8005b04:	d033      	beq.n	8005b6e <_strtod_l+0x1d6>
 8005b06:	2000      	movs	r0, #0
 8005b08:	9b06      	ldr	r3, [sp, #24]
 8005b0a:	463a      	mov	r2, r7
 8005b0c:	4601      	mov	r1, r0
 8005b0e:	4607      	mov	r7, r0
 8005b10:	2a65      	cmp	r2, #101	; 0x65
 8005b12:	d001      	beq.n	8005b18 <_strtod_l+0x180>
 8005b14:	2a45      	cmp	r2, #69	; 0x45
 8005b16:	d117      	bne.n	8005b48 <_strtod_l+0x1b0>
 8005b18:	b91b      	cbnz	r3, 8005b22 <_strtod_l+0x18a>
 8005b1a:	9b04      	ldr	r3, [sp, #16]
 8005b1c:	4303      	orrs	r3, r0
 8005b1e:	d09c      	beq.n	8005a5a <_strtod_l+0xc2>
 8005b20:	2300      	movs	r3, #0
 8005b22:	f8dd b044 	ldr.w	fp, [sp, #68]	; 0x44
 8005b26:	f10b 0201 	add.w	r2, fp, #1
 8005b2a:	9211      	str	r2, [sp, #68]	; 0x44
 8005b2c:	f89b 2001 	ldrb.w	r2, [fp, #1]
 8005b30:	2a2b      	cmp	r2, #43	; 0x2b
 8005b32:	d071      	beq.n	8005c18 <_strtod_l+0x280>
 8005b34:	2a2d      	cmp	r2, #45	; 0x2d
 8005b36:	d077      	beq.n	8005c28 <_strtod_l+0x290>
 8005b38:	f04f 0e00 	mov.w	lr, #0
 8005b3c:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8005b40:	2d09      	cmp	r5, #9
 8005b42:	d97f      	bls.n	8005c44 <_strtod_l+0x2ac>
 8005b44:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 8005b48:	2500      	movs	r5, #0
 8005b4a:	e09b      	b.n	8005c84 <_strtod_l+0x2ec>
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	e7c3      	b.n	8005ad8 <_strtod_l+0x140>
 8005b50:	9906      	ldr	r1, [sp, #24]
 8005b52:	2908      	cmp	r1, #8
 8005b54:	bfdd      	ittte	le
 8005b56:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8005b58:	fb02 3301 	mlale	r3, r2, r1, r3
 8005b5c:	9309      	strle	r3, [sp, #36]	; 0x24
 8005b5e:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8005b62:	9b06      	ldr	r3, [sp, #24]
 8005b64:	3001      	adds	r0, #1
 8005b66:	3301      	adds	r3, #1
 8005b68:	9306      	str	r3, [sp, #24]
 8005b6a:	9011      	str	r0, [sp, #68]	; 0x44
 8005b6c:	e7be      	b.n	8005aec <_strtod_l+0x154>
 8005b6e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005b70:	195a      	adds	r2, r3, r5
 8005b72:	9211      	str	r2, [sp, #68]	; 0x44
 8005b74:	5d5a      	ldrb	r2, [r3, r5]
 8005b76:	9b06      	ldr	r3, [sp, #24]
 8005b78:	b3a3      	cbz	r3, 8005be4 <_strtod_l+0x24c>
 8005b7a:	4607      	mov	r7, r0
 8005b7c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8005b80:	2909      	cmp	r1, #9
 8005b82:	d912      	bls.n	8005baa <_strtod_l+0x212>
 8005b84:	2101      	movs	r1, #1
 8005b86:	e7c3      	b.n	8005b10 <_strtod_l+0x178>
 8005b88:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005b8a:	1c5a      	adds	r2, r3, #1
 8005b8c:	9211      	str	r2, [sp, #68]	; 0x44
 8005b8e:	785a      	ldrb	r2, [r3, #1]
 8005b90:	3001      	adds	r0, #1
 8005b92:	2a30      	cmp	r2, #48	; 0x30
 8005b94:	d0f8      	beq.n	8005b88 <_strtod_l+0x1f0>
 8005b96:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8005b9a:	2b08      	cmp	r3, #8
 8005b9c:	f200 8497 	bhi.w	80064ce <_strtod_l+0xb36>
 8005ba0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005ba2:	930a      	str	r3, [sp, #40]	; 0x28
 8005ba4:	4607      	mov	r7, r0
 8005ba6:	2000      	movs	r0, #0
 8005ba8:	4603      	mov	r3, r0
 8005baa:	3a30      	subs	r2, #48	; 0x30
 8005bac:	f100 0101 	add.w	r1, r0, #1
 8005bb0:	d012      	beq.n	8005bd8 <_strtod_l+0x240>
 8005bb2:	440f      	add	r7, r1
 8005bb4:	eb00 0c03 	add.w	ip, r0, r3
 8005bb8:	4619      	mov	r1, r3
 8005bba:	250a      	movs	r5, #10
 8005bbc:	4561      	cmp	r1, ip
 8005bbe:	d113      	bne.n	8005be8 <_strtod_l+0x250>
 8005bc0:	1819      	adds	r1, r3, r0
 8005bc2:	2908      	cmp	r1, #8
 8005bc4:	f103 0301 	add.w	r3, r3, #1
 8005bc8:	4403      	add	r3, r0
 8005bca:	dc1c      	bgt.n	8005c06 <_strtod_l+0x26e>
 8005bcc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005bce:	210a      	movs	r1, #10
 8005bd0:	fb01 2200 	mla	r2, r1, r0, r2
 8005bd4:	9209      	str	r2, [sp, #36]	; 0x24
 8005bd6:	2100      	movs	r1, #0
 8005bd8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005bda:	1c50      	adds	r0, r2, #1
 8005bdc:	9011      	str	r0, [sp, #68]	; 0x44
 8005bde:	7852      	ldrb	r2, [r2, #1]
 8005be0:	4608      	mov	r0, r1
 8005be2:	e7cb      	b.n	8005b7c <_strtod_l+0x1e4>
 8005be4:	9806      	ldr	r0, [sp, #24]
 8005be6:	e7d4      	b.n	8005b92 <_strtod_l+0x1fa>
 8005be8:	2908      	cmp	r1, #8
 8005bea:	dc04      	bgt.n	8005bf6 <_strtod_l+0x25e>
 8005bec:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005bee:	436e      	muls	r6, r5
 8005bf0:	9609      	str	r6, [sp, #36]	; 0x24
 8005bf2:	3101      	adds	r1, #1
 8005bf4:	e7e2      	b.n	8005bbc <_strtod_l+0x224>
 8005bf6:	f101 0e01 	add.w	lr, r1, #1
 8005bfa:	f1be 0f10 	cmp.w	lr, #16
 8005bfe:	bfd8      	it	le
 8005c00:	fb05 fa0a 	mulle.w	sl, r5, sl
 8005c04:	e7f5      	b.n	8005bf2 <_strtod_l+0x25a>
 8005c06:	2b10      	cmp	r3, #16
 8005c08:	bfdc      	itt	le
 8005c0a:	210a      	movle	r1, #10
 8005c0c:	fb01 2a0a 	mlale	sl, r1, sl, r2
 8005c10:	e7e1      	b.n	8005bd6 <_strtod_l+0x23e>
 8005c12:	2700      	movs	r7, #0
 8005c14:	2101      	movs	r1, #1
 8005c16:	e780      	b.n	8005b1a <_strtod_l+0x182>
 8005c18:	f04f 0e00 	mov.w	lr, #0
 8005c1c:	f10b 0202 	add.w	r2, fp, #2
 8005c20:	9211      	str	r2, [sp, #68]	; 0x44
 8005c22:	f89b 2002 	ldrb.w	r2, [fp, #2]
 8005c26:	e789      	b.n	8005b3c <_strtod_l+0x1a4>
 8005c28:	f04f 0e01 	mov.w	lr, #1
 8005c2c:	e7f6      	b.n	8005c1c <_strtod_l+0x284>
 8005c2e:	bf00      	nop
 8005c30:	08009638 	.word	0x08009638
 8005c34:	080093ec 	.word	0x080093ec
 8005c38:	7ff00000 	.word	0x7ff00000
 8005c3c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005c3e:	1c55      	adds	r5, r2, #1
 8005c40:	9511      	str	r5, [sp, #68]	; 0x44
 8005c42:	7852      	ldrb	r2, [r2, #1]
 8005c44:	2a30      	cmp	r2, #48	; 0x30
 8005c46:	d0f9      	beq.n	8005c3c <_strtod_l+0x2a4>
 8005c48:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 8005c4c:	2d08      	cmp	r5, #8
 8005c4e:	f63f af7b 	bhi.w	8005b48 <_strtod_l+0x1b0>
 8005c52:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8005c56:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005c58:	9207      	str	r2, [sp, #28]
 8005c5a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005c5c:	1c55      	adds	r5, r2, #1
 8005c5e:	9511      	str	r5, [sp, #68]	; 0x44
 8005c60:	7852      	ldrb	r2, [r2, #1]
 8005c62:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8005c66:	2e09      	cmp	r6, #9
 8005c68:	d937      	bls.n	8005cda <_strtod_l+0x342>
 8005c6a:	9e07      	ldr	r6, [sp, #28]
 8005c6c:	1bad      	subs	r5, r5, r6
 8005c6e:	2d08      	cmp	r5, #8
 8005c70:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8005c74:	dc02      	bgt.n	8005c7c <_strtod_l+0x2e4>
 8005c76:	4565      	cmp	r5, ip
 8005c78:	bfa8      	it	ge
 8005c7a:	4665      	movge	r5, ip
 8005c7c:	f1be 0f00 	cmp.w	lr, #0
 8005c80:	d000      	beq.n	8005c84 <_strtod_l+0x2ec>
 8005c82:	426d      	negs	r5, r5
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d14d      	bne.n	8005d24 <_strtod_l+0x38c>
 8005c88:	9b04      	ldr	r3, [sp, #16]
 8005c8a:	4303      	orrs	r3, r0
 8005c8c:	f47f aec8 	bne.w	8005a20 <_strtod_l+0x88>
 8005c90:	2900      	cmp	r1, #0
 8005c92:	f47f aee2 	bne.w	8005a5a <_strtod_l+0xc2>
 8005c96:	2a69      	cmp	r2, #105	; 0x69
 8005c98:	d027      	beq.n	8005cea <_strtod_l+0x352>
 8005c9a:	dc24      	bgt.n	8005ce6 <_strtod_l+0x34e>
 8005c9c:	2a49      	cmp	r2, #73	; 0x49
 8005c9e:	d024      	beq.n	8005cea <_strtod_l+0x352>
 8005ca0:	2a4e      	cmp	r2, #78	; 0x4e
 8005ca2:	f47f aeda 	bne.w	8005a5a <_strtod_l+0xc2>
 8005ca6:	4996      	ldr	r1, [pc, #600]	; (8005f00 <_strtod_l+0x568>)
 8005ca8:	a811      	add	r0, sp, #68	; 0x44
 8005caa:	f001 fd6f 	bl	800778c <__match>
 8005cae:	2800      	cmp	r0, #0
 8005cb0:	f43f aed3 	beq.w	8005a5a <_strtod_l+0xc2>
 8005cb4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005cb6:	781b      	ldrb	r3, [r3, #0]
 8005cb8:	2b28      	cmp	r3, #40	; 0x28
 8005cba:	d12d      	bne.n	8005d18 <_strtod_l+0x380>
 8005cbc:	4991      	ldr	r1, [pc, #580]	; (8005f04 <_strtod_l+0x56c>)
 8005cbe:	aa14      	add	r2, sp, #80	; 0x50
 8005cc0:	a811      	add	r0, sp, #68	; 0x44
 8005cc2:	f001 fd77 	bl	80077b4 <__hexnan>
 8005cc6:	2805      	cmp	r0, #5
 8005cc8:	d126      	bne.n	8005d18 <_strtod_l+0x380>
 8005cca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005ccc:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8005cd0:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8005cd4:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8005cd8:	e6a2      	b.n	8005a20 <_strtod_l+0x88>
 8005cda:	250a      	movs	r5, #10
 8005cdc:	fb05 250c 	mla	r5, r5, ip, r2
 8005ce0:	f1a5 0c30 	sub.w	ip, r5, #48	; 0x30
 8005ce4:	e7b9      	b.n	8005c5a <_strtod_l+0x2c2>
 8005ce6:	2a6e      	cmp	r2, #110	; 0x6e
 8005ce8:	e7db      	b.n	8005ca2 <_strtod_l+0x30a>
 8005cea:	4987      	ldr	r1, [pc, #540]	; (8005f08 <_strtod_l+0x570>)
 8005cec:	a811      	add	r0, sp, #68	; 0x44
 8005cee:	f001 fd4d 	bl	800778c <__match>
 8005cf2:	2800      	cmp	r0, #0
 8005cf4:	f43f aeb1 	beq.w	8005a5a <_strtod_l+0xc2>
 8005cf8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005cfa:	4984      	ldr	r1, [pc, #528]	; (8005f0c <_strtod_l+0x574>)
 8005cfc:	3b01      	subs	r3, #1
 8005cfe:	a811      	add	r0, sp, #68	; 0x44
 8005d00:	9311      	str	r3, [sp, #68]	; 0x44
 8005d02:	f001 fd43 	bl	800778c <__match>
 8005d06:	b910      	cbnz	r0, 8005d0e <_strtod_l+0x376>
 8005d08:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005d0a:	3301      	adds	r3, #1
 8005d0c:	9311      	str	r3, [sp, #68]	; 0x44
 8005d0e:	f8df 9210 	ldr.w	r9, [pc, #528]	; 8005f20 <_strtod_l+0x588>
 8005d12:	f04f 0800 	mov.w	r8, #0
 8005d16:	e683      	b.n	8005a20 <_strtod_l+0x88>
 8005d18:	487d      	ldr	r0, [pc, #500]	; (8005f10 <_strtod_l+0x578>)
 8005d1a:	f002 fd25 	bl	8008768 <nan>
 8005d1e:	ec59 8b10 	vmov	r8, r9, d0
 8005d22:	e67d      	b.n	8005a20 <_strtod_l+0x88>
 8005d24:	1bea      	subs	r2, r5, r7
 8005d26:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 8005d2a:	9207      	str	r2, [sp, #28]
 8005d2c:	9a06      	ldr	r2, [sp, #24]
 8005d2e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8005d32:	2a00      	cmp	r2, #0
 8005d34:	bf08      	it	eq
 8005d36:	461a      	moveq	r2, r3
 8005d38:	2b10      	cmp	r3, #16
 8005d3a:	9206      	str	r2, [sp, #24]
 8005d3c:	461a      	mov	r2, r3
 8005d3e:	bfa8      	it	ge
 8005d40:	2210      	movge	r2, #16
 8005d42:	2b09      	cmp	r3, #9
 8005d44:	ec59 8b17 	vmov	r8, r9, d7
 8005d48:	dd0c      	ble.n	8005d64 <_strtod_l+0x3cc>
 8005d4a:	4972      	ldr	r1, [pc, #456]	; (8005f14 <_strtod_l+0x57c>)
 8005d4c:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8005d50:	ed11 5b12 	vldr	d5, [r1, #-72]	; 0xffffffb8
 8005d54:	ee06 aa90 	vmov	s13, sl
 8005d58:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8005d5c:	eea7 6b05 	vfma.f64	d6, d7, d5
 8005d60:	ec59 8b16 	vmov	r8, r9, d6
 8005d64:	2b0f      	cmp	r3, #15
 8005d66:	dc36      	bgt.n	8005dd6 <_strtod_l+0x43e>
 8005d68:	9907      	ldr	r1, [sp, #28]
 8005d6a:	2900      	cmp	r1, #0
 8005d6c:	f43f ae58 	beq.w	8005a20 <_strtod_l+0x88>
 8005d70:	dd23      	ble.n	8005dba <_strtod_l+0x422>
 8005d72:	2916      	cmp	r1, #22
 8005d74:	dc0b      	bgt.n	8005d8e <_strtod_l+0x3f6>
 8005d76:	4b67      	ldr	r3, [pc, #412]	; (8005f14 <_strtod_l+0x57c>)
 8005d78:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8005d7c:	ed93 7b00 	vldr	d7, [r3]
 8005d80:	ec49 8b16 	vmov	d6, r8, r9
 8005d84:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005d88:	ec59 8b17 	vmov	r8, r9, d7
 8005d8c:	e648      	b.n	8005a20 <_strtod_l+0x88>
 8005d8e:	9807      	ldr	r0, [sp, #28]
 8005d90:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 8005d94:	4281      	cmp	r1, r0
 8005d96:	db1e      	blt.n	8005dd6 <_strtod_l+0x43e>
 8005d98:	4a5e      	ldr	r2, [pc, #376]	; (8005f14 <_strtod_l+0x57c>)
 8005d9a:	f1c3 030f 	rsb	r3, r3, #15
 8005d9e:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8005da2:	ed91 7b00 	vldr	d7, [r1]
 8005da6:	ec49 8b16 	vmov	d6, r8, r9
 8005daa:	1ac3      	subs	r3, r0, r3
 8005dac:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8005db0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005db4:	ed92 6b00 	vldr	d6, [r2]
 8005db8:	e7e4      	b.n	8005d84 <_strtod_l+0x3ec>
 8005dba:	9907      	ldr	r1, [sp, #28]
 8005dbc:	3116      	adds	r1, #22
 8005dbe:	db0a      	blt.n	8005dd6 <_strtod_l+0x43e>
 8005dc0:	4b54      	ldr	r3, [pc, #336]	; (8005f14 <_strtod_l+0x57c>)
 8005dc2:	1b7d      	subs	r5, r7, r5
 8005dc4:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8005dc8:	ed95 7b00 	vldr	d7, [r5]
 8005dcc:	ec49 8b16 	vmov	d6, r8, r9
 8005dd0:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8005dd4:	e7d8      	b.n	8005d88 <_strtod_l+0x3f0>
 8005dd6:	9907      	ldr	r1, [sp, #28]
 8005dd8:	1a9a      	subs	r2, r3, r2
 8005dda:	440a      	add	r2, r1
 8005ddc:	2a00      	cmp	r2, #0
 8005dde:	dd6f      	ble.n	8005ec0 <_strtod_l+0x528>
 8005de0:	f012 000f 	ands.w	r0, r2, #15
 8005de4:	d00a      	beq.n	8005dfc <_strtod_l+0x464>
 8005de6:	494b      	ldr	r1, [pc, #300]	; (8005f14 <_strtod_l+0x57c>)
 8005de8:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8005dec:	ed91 7b00 	vldr	d7, [r1]
 8005df0:	ec49 8b16 	vmov	d6, r8, r9
 8005df4:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005df8:	ec59 8b17 	vmov	r8, r9, d7
 8005dfc:	f032 020f 	bics.w	r2, r2, #15
 8005e00:	d04f      	beq.n	8005ea2 <_strtod_l+0x50a>
 8005e02:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 8005e06:	dd22      	ble.n	8005e4e <_strtod_l+0x4b6>
 8005e08:	2500      	movs	r5, #0
 8005e0a:	462e      	mov	r6, r5
 8005e0c:	9506      	str	r5, [sp, #24]
 8005e0e:	462f      	mov	r7, r5
 8005e10:	2322      	movs	r3, #34	; 0x22
 8005e12:	f8df 910c 	ldr.w	r9, [pc, #268]	; 8005f20 <_strtod_l+0x588>
 8005e16:	6023      	str	r3, [r4, #0]
 8005e18:	f04f 0800 	mov.w	r8, #0
 8005e1c:	9b06      	ldr	r3, [sp, #24]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	f43f adfe 	beq.w	8005a20 <_strtod_l+0x88>
 8005e24:	9912      	ldr	r1, [sp, #72]	; 0x48
 8005e26:	4620      	mov	r0, r4
 8005e28:	f001 fdcc 	bl	80079c4 <_Bfree>
 8005e2c:	4639      	mov	r1, r7
 8005e2e:	4620      	mov	r0, r4
 8005e30:	f001 fdc8 	bl	80079c4 <_Bfree>
 8005e34:	4631      	mov	r1, r6
 8005e36:	4620      	mov	r0, r4
 8005e38:	f001 fdc4 	bl	80079c4 <_Bfree>
 8005e3c:	9906      	ldr	r1, [sp, #24]
 8005e3e:	4620      	mov	r0, r4
 8005e40:	f001 fdc0 	bl	80079c4 <_Bfree>
 8005e44:	4629      	mov	r1, r5
 8005e46:	4620      	mov	r0, r4
 8005e48:	f001 fdbc 	bl	80079c4 <_Bfree>
 8005e4c:	e5e8      	b.n	8005a20 <_strtod_l+0x88>
 8005e4e:	2000      	movs	r0, #0
 8005e50:	ec49 8b17 	vmov	d7, r8, r9
 8005e54:	f8df c0c0 	ldr.w	ip, [pc, #192]	; 8005f18 <_strtod_l+0x580>
 8005e58:	1112      	asrs	r2, r2, #4
 8005e5a:	4601      	mov	r1, r0
 8005e5c:	2a01      	cmp	r2, #1
 8005e5e:	dc23      	bgt.n	8005ea8 <_strtod_l+0x510>
 8005e60:	b108      	cbz	r0, 8005e66 <_strtod_l+0x4ce>
 8005e62:	ec59 8b17 	vmov	r8, r9, d7
 8005e66:	4a2c      	ldr	r2, [pc, #176]	; (8005f18 <_strtod_l+0x580>)
 8005e68:	482c      	ldr	r0, [pc, #176]	; (8005f1c <_strtod_l+0x584>)
 8005e6a:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8005e6e:	ed92 7b00 	vldr	d7, [r2]
 8005e72:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8005e76:	ec49 8b16 	vmov	d6, r8, r9
 8005e7a:	4a29      	ldr	r2, [pc, #164]	; (8005f20 <_strtod_l+0x588>)
 8005e7c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005e80:	ee17 1a90 	vmov	r1, s15
 8005e84:	400a      	ands	r2, r1
 8005e86:	4282      	cmp	r2, r0
 8005e88:	ec59 8b17 	vmov	r8, r9, d7
 8005e8c:	d8bc      	bhi.n	8005e08 <_strtod_l+0x470>
 8005e8e:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 8005e92:	4282      	cmp	r2, r0
 8005e94:	bf86      	itte	hi
 8005e96:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 8005f24 <_strtod_l+0x58c>
 8005e9a:	f04f 38ff 	movhi.w	r8, #4294967295	; 0xffffffff
 8005e9e:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	9204      	str	r2, [sp, #16]
 8005ea6:	e078      	b.n	8005f9a <_strtod_l+0x602>
 8005ea8:	07d6      	lsls	r6, r2, #31
 8005eaa:	d504      	bpl.n	8005eb6 <_strtod_l+0x51e>
 8005eac:	ed9c 6b00 	vldr	d6, [ip]
 8005eb0:	2001      	movs	r0, #1
 8005eb2:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005eb6:	3101      	adds	r1, #1
 8005eb8:	1052      	asrs	r2, r2, #1
 8005eba:	f10c 0c08 	add.w	ip, ip, #8
 8005ebe:	e7cd      	b.n	8005e5c <_strtod_l+0x4c4>
 8005ec0:	d0ef      	beq.n	8005ea2 <_strtod_l+0x50a>
 8005ec2:	4252      	negs	r2, r2
 8005ec4:	f012 000f 	ands.w	r0, r2, #15
 8005ec8:	d00a      	beq.n	8005ee0 <_strtod_l+0x548>
 8005eca:	4912      	ldr	r1, [pc, #72]	; (8005f14 <_strtod_l+0x57c>)
 8005ecc:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8005ed0:	ed91 7b00 	vldr	d7, [r1]
 8005ed4:	ec49 8b16 	vmov	d6, r8, r9
 8005ed8:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8005edc:	ec59 8b17 	vmov	r8, r9, d7
 8005ee0:	1112      	asrs	r2, r2, #4
 8005ee2:	d0de      	beq.n	8005ea2 <_strtod_l+0x50a>
 8005ee4:	2a1f      	cmp	r2, #31
 8005ee6:	dd1f      	ble.n	8005f28 <_strtod_l+0x590>
 8005ee8:	2500      	movs	r5, #0
 8005eea:	462e      	mov	r6, r5
 8005eec:	9506      	str	r5, [sp, #24]
 8005eee:	462f      	mov	r7, r5
 8005ef0:	2322      	movs	r3, #34	; 0x22
 8005ef2:	f04f 0800 	mov.w	r8, #0
 8005ef6:	f04f 0900 	mov.w	r9, #0
 8005efa:	6023      	str	r3, [r4, #0]
 8005efc:	e78e      	b.n	8005e1c <_strtod_l+0x484>
 8005efe:	bf00      	nop
 8005f00:	080093bd 	.word	0x080093bd
 8005f04:	08009400 	.word	0x08009400
 8005f08:	080093b5 	.word	0x080093b5
 8005f0c:	08009544 	.word	0x08009544
 8005f10:	080097f0 	.word	0x080097f0
 8005f14:	080096d0 	.word	0x080096d0
 8005f18:	080096a8 	.word	0x080096a8
 8005f1c:	7ca00000 	.word	0x7ca00000
 8005f20:	7ff00000 	.word	0x7ff00000
 8005f24:	7fefffff 	.word	0x7fefffff
 8005f28:	f012 0110 	ands.w	r1, r2, #16
 8005f2c:	bf18      	it	ne
 8005f2e:	216a      	movne	r1, #106	; 0x6a
 8005f30:	9104      	str	r1, [sp, #16]
 8005f32:	ec49 8b17 	vmov	d7, r8, r9
 8005f36:	49be      	ldr	r1, [pc, #760]	; (8006230 <_strtod_l+0x898>)
 8005f38:	2000      	movs	r0, #0
 8005f3a:	07d6      	lsls	r6, r2, #31
 8005f3c:	d504      	bpl.n	8005f48 <_strtod_l+0x5b0>
 8005f3e:	ed91 6b00 	vldr	d6, [r1]
 8005f42:	2001      	movs	r0, #1
 8005f44:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005f48:	1052      	asrs	r2, r2, #1
 8005f4a:	f101 0108 	add.w	r1, r1, #8
 8005f4e:	d1f4      	bne.n	8005f3a <_strtod_l+0x5a2>
 8005f50:	b108      	cbz	r0, 8005f56 <_strtod_l+0x5be>
 8005f52:	ec59 8b17 	vmov	r8, r9, d7
 8005f56:	9a04      	ldr	r2, [sp, #16]
 8005f58:	b1c2      	cbz	r2, 8005f8c <_strtod_l+0x5f4>
 8005f5a:	f3c9 510a 	ubfx	r1, r9, #20, #11
 8005f5e:	f1c1 026b 	rsb	r2, r1, #107	; 0x6b
 8005f62:	2a00      	cmp	r2, #0
 8005f64:	4648      	mov	r0, r9
 8005f66:	dd11      	ble.n	8005f8c <_strtod_l+0x5f4>
 8005f68:	2a1f      	cmp	r2, #31
 8005f6a:	f340 812e 	ble.w	80061ca <_strtod_l+0x832>
 8005f6e:	2a34      	cmp	r2, #52	; 0x34
 8005f70:	bfde      	ittt	le
 8005f72:	f1c1 014b 	rsble	r1, r1, #75	; 0x4b
 8005f76:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 8005f7a:	fa02 f101 	lslle.w	r1, r2, r1
 8005f7e:	f04f 0800 	mov.w	r8, #0
 8005f82:	bfcc      	ite	gt
 8005f84:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8005f88:	ea01 0900 	andle.w	r9, r1, r0
 8005f8c:	ec49 8b17 	vmov	d7, r8, r9
 8005f90:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005f94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f98:	d0a6      	beq.n	8005ee8 <_strtod_l+0x550>
 8005f9a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005f9c:	9200      	str	r2, [sp, #0]
 8005f9e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005fa0:	9a06      	ldr	r2, [sp, #24]
 8005fa2:	4620      	mov	r0, r4
 8005fa4:	f001 fd76 	bl	8007a94 <__s2b>
 8005fa8:	9006      	str	r0, [sp, #24]
 8005faa:	2800      	cmp	r0, #0
 8005fac:	f43f af2c 	beq.w	8005e08 <_strtod_l+0x470>
 8005fb0:	9b07      	ldr	r3, [sp, #28]
 8005fb2:	1b7d      	subs	r5, r7, r5
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	bfb4      	ite	lt
 8005fb8:	462b      	movlt	r3, r5
 8005fba:	2300      	movge	r3, #0
 8005fbc:	9309      	str	r3, [sp, #36]	; 0x24
 8005fbe:	9b07      	ldr	r3, [sp, #28]
 8005fc0:	ed9f 9b93 	vldr	d9, [pc, #588]	; 8006210 <_strtod_l+0x878>
 8005fc4:	ed9f ab94 	vldr	d10, [pc, #592]	; 8006218 <_strtod_l+0x880>
 8005fc8:	ed9f bb95 	vldr	d11, [pc, #596]	; 8006220 <_strtod_l+0x888>
 8005fcc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8005fd0:	2500      	movs	r5, #0
 8005fd2:	930c      	str	r3, [sp, #48]	; 0x30
 8005fd4:	462e      	mov	r6, r5
 8005fd6:	9b06      	ldr	r3, [sp, #24]
 8005fd8:	4620      	mov	r0, r4
 8005fda:	6859      	ldr	r1, [r3, #4]
 8005fdc:	f001 fcb2 	bl	8007944 <_Balloc>
 8005fe0:	4607      	mov	r7, r0
 8005fe2:	2800      	cmp	r0, #0
 8005fe4:	f43f af14 	beq.w	8005e10 <_strtod_l+0x478>
 8005fe8:	9b06      	ldr	r3, [sp, #24]
 8005fea:	691a      	ldr	r2, [r3, #16]
 8005fec:	3202      	adds	r2, #2
 8005fee:	f103 010c 	add.w	r1, r3, #12
 8005ff2:	0092      	lsls	r2, r2, #2
 8005ff4:	300c      	adds	r0, #12
 8005ff6:	f001 fc97 	bl	8007928 <memcpy>
 8005ffa:	ec49 8b10 	vmov	d0, r8, r9
 8005ffe:	aa14      	add	r2, sp, #80	; 0x50
 8006000:	a913      	add	r1, sp, #76	; 0x4c
 8006002:	4620      	mov	r0, r4
 8006004:	f002 f88c 	bl	8008120 <__d2b>
 8006008:	ec49 8b18 	vmov	d8, r8, r9
 800600c:	9012      	str	r0, [sp, #72]	; 0x48
 800600e:	2800      	cmp	r0, #0
 8006010:	f43f aefe 	beq.w	8005e10 <_strtod_l+0x478>
 8006014:	2101      	movs	r1, #1
 8006016:	4620      	mov	r0, r4
 8006018:	f001 fdd6 	bl	8007bc8 <__i2b>
 800601c:	4606      	mov	r6, r0
 800601e:	2800      	cmp	r0, #0
 8006020:	f43f aef6 	beq.w	8005e10 <_strtod_l+0x478>
 8006024:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006026:	9914      	ldr	r1, [sp, #80]	; 0x50
 8006028:	2b00      	cmp	r3, #0
 800602a:	bfab      	itete	ge
 800602c:	9a09      	ldrge	r2, [sp, #36]	; 0x24
 800602e:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 8006030:	f8dd a030 	ldrge.w	sl, [sp, #48]	; 0x30
 8006034:	f8dd b024 	ldrlt.w	fp, [sp, #36]	; 0x24
 8006038:	bfac      	ite	ge
 800603a:	eb03 0b02 	addge.w	fp, r3, r2
 800603e:	eba2 0a03 	sublt.w	sl, r2, r3
 8006042:	9a04      	ldr	r2, [sp, #16]
 8006044:	1a9b      	subs	r3, r3, r2
 8006046:	440b      	add	r3, r1
 8006048:	4a7a      	ldr	r2, [pc, #488]	; (8006234 <_strtod_l+0x89c>)
 800604a:	3b01      	subs	r3, #1
 800604c:	4293      	cmp	r3, r2
 800604e:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 8006052:	f280 80cd 	bge.w	80061f0 <_strtod_l+0x858>
 8006056:	1ad2      	subs	r2, r2, r3
 8006058:	2a1f      	cmp	r2, #31
 800605a:	eba1 0102 	sub.w	r1, r1, r2
 800605e:	f04f 0001 	mov.w	r0, #1
 8006062:	f300 80b9 	bgt.w	80061d8 <_strtod_l+0x840>
 8006066:	fa00 f302 	lsl.w	r3, r0, r2
 800606a:	930b      	str	r3, [sp, #44]	; 0x2c
 800606c:	2300      	movs	r3, #0
 800606e:	930a      	str	r3, [sp, #40]	; 0x28
 8006070:	eb0b 0301 	add.w	r3, fp, r1
 8006074:	9a04      	ldr	r2, [sp, #16]
 8006076:	459b      	cmp	fp, r3
 8006078:	448a      	add	sl, r1
 800607a:	4492      	add	sl, r2
 800607c:	465a      	mov	r2, fp
 800607e:	bfa8      	it	ge
 8006080:	461a      	movge	r2, r3
 8006082:	4552      	cmp	r2, sl
 8006084:	bfa8      	it	ge
 8006086:	4652      	movge	r2, sl
 8006088:	2a00      	cmp	r2, #0
 800608a:	bfc2      	ittt	gt
 800608c:	1a9b      	subgt	r3, r3, r2
 800608e:	ebaa 0a02 	subgt.w	sl, sl, r2
 8006092:	ebab 0b02 	subgt.w	fp, fp, r2
 8006096:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006098:	2a00      	cmp	r2, #0
 800609a:	dd18      	ble.n	80060ce <_strtod_l+0x736>
 800609c:	4631      	mov	r1, r6
 800609e:	4620      	mov	r0, r4
 80060a0:	930f      	str	r3, [sp, #60]	; 0x3c
 80060a2:	f001 fe51 	bl	8007d48 <__pow5mult>
 80060a6:	4606      	mov	r6, r0
 80060a8:	2800      	cmp	r0, #0
 80060aa:	f43f aeb1 	beq.w	8005e10 <_strtod_l+0x478>
 80060ae:	4601      	mov	r1, r0
 80060b0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80060b2:	4620      	mov	r0, r4
 80060b4:	f001 fd9e 	bl	8007bf4 <__multiply>
 80060b8:	900e      	str	r0, [sp, #56]	; 0x38
 80060ba:	2800      	cmp	r0, #0
 80060bc:	f43f aea8 	beq.w	8005e10 <_strtod_l+0x478>
 80060c0:	9912      	ldr	r1, [sp, #72]	; 0x48
 80060c2:	4620      	mov	r0, r4
 80060c4:	f001 fc7e 	bl	80079c4 <_Bfree>
 80060c8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80060ca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80060cc:	9212      	str	r2, [sp, #72]	; 0x48
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	f300 8093 	bgt.w	80061fa <_strtod_l+0x862>
 80060d4:	9b07      	ldr	r3, [sp, #28]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	dd08      	ble.n	80060ec <_strtod_l+0x754>
 80060da:	4639      	mov	r1, r7
 80060dc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80060de:	4620      	mov	r0, r4
 80060e0:	f001 fe32 	bl	8007d48 <__pow5mult>
 80060e4:	4607      	mov	r7, r0
 80060e6:	2800      	cmp	r0, #0
 80060e8:	f43f ae92 	beq.w	8005e10 <_strtod_l+0x478>
 80060ec:	f1ba 0f00 	cmp.w	sl, #0
 80060f0:	dd08      	ble.n	8006104 <_strtod_l+0x76c>
 80060f2:	4639      	mov	r1, r7
 80060f4:	4652      	mov	r2, sl
 80060f6:	4620      	mov	r0, r4
 80060f8:	f001 fe80 	bl	8007dfc <__lshift>
 80060fc:	4607      	mov	r7, r0
 80060fe:	2800      	cmp	r0, #0
 8006100:	f43f ae86 	beq.w	8005e10 <_strtod_l+0x478>
 8006104:	f1bb 0f00 	cmp.w	fp, #0
 8006108:	dd08      	ble.n	800611c <_strtod_l+0x784>
 800610a:	4631      	mov	r1, r6
 800610c:	465a      	mov	r2, fp
 800610e:	4620      	mov	r0, r4
 8006110:	f001 fe74 	bl	8007dfc <__lshift>
 8006114:	4606      	mov	r6, r0
 8006116:	2800      	cmp	r0, #0
 8006118:	f43f ae7a 	beq.w	8005e10 <_strtod_l+0x478>
 800611c:	9912      	ldr	r1, [sp, #72]	; 0x48
 800611e:	463a      	mov	r2, r7
 8006120:	4620      	mov	r0, r4
 8006122:	f001 fef7 	bl	8007f14 <__mdiff>
 8006126:	4605      	mov	r5, r0
 8006128:	2800      	cmp	r0, #0
 800612a:	f43f ae71 	beq.w	8005e10 <_strtod_l+0x478>
 800612e:	2300      	movs	r3, #0
 8006130:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 8006134:	60c3      	str	r3, [r0, #12]
 8006136:	4631      	mov	r1, r6
 8006138:	f001 fed0 	bl	8007edc <__mcmp>
 800613c:	2800      	cmp	r0, #0
 800613e:	da7d      	bge.n	800623c <_strtod_l+0x8a4>
 8006140:	ea5a 0308 	orrs.w	r3, sl, r8
 8006144:	f040 80a3 	bne.w	800628e <_strtod_l+0x8f6>
 8006148:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800614c:	2b00      	cmp	r3, #0
 800614e:	f040 809e 	bne.w	800628e <_strtod_l+0x8f6>
 8006152:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006156:	0d1b      	lsrs	r3, r3, #20
 8006158:	051b      	lsls	r3, r3, #20
 800615a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800615e:	f240 8096 	bls.w	800628e <_strtod_l+0x8f6>
 8006162:	696b      	ldr	r3, [r5, #20]
 8006164:	b91b      	cbnz	r3, 800616e <_strtod_l+0x7d6>
 8006166:	692b      	ldr	r3, [r5, #16]
 8006168:	2b01      	cmp	r3, #1
 800616a:	f340 8090 	ble.w	800628e <_strtod_l+0x8f6>
 800616e:	4629      	mov	r1, r5
 8006170:	2201      	movs	r2, #1
 8006172:	4620      	mov	r0, r4
 8006174:	f001 fe42 	bl	8007dfc <__lshift>
 8006178:	4631      	mov	r1, r6
 800617a:	4605      	mov	r5, r0
 800617c:	f001 feae 	bl	8007edc <__mcmp>
 8006180:	2800      	cmp	r0, #0
 8006182:	f340 8084 	ble.w	800628e <_strtod_l+0x8f6>
 8006186:	9904      	ldr	r1, [sp, #16]
 8006188:	4a2b      	ldr	r2, [pc, #172]	; (8006238 <_strtod_l+0x8a0>)
 800618a:	464b      	mov	r3, r9
 800618c:	2900      	cmp	r1, #0
 800618e:	f000 809d 	beq.w	80062cc <_strtod_l+0x934>
 8006192:	ea02 0109 	and.w	r1, r2, r9
 8006196:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800619a:	f300 8097 	bgt.w	80062cc <_strtod_l+0x934>
 800619e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80061a2:	f77f aea5 	ble.w	8005ef0 <_strtod_l+0x558>
 80061a6:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8006228 <_strtod_l+0x890>
 80061aa:	ec49 8b16 	vmov	d6, r8, r9
 80061ae:	ee26 7b07 	vmul.f64	d7, d6, d7
 80061b2:	ed8d 7b04 	vstr	d7, [sp, #16]
 80061b6:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 80061ba:	4313      	orrs	r3, r2
 80061bc:	bf08      	it	eq
 80061be:	2322      	moveq	r3, #34	; 0x22
 80061c0:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80061c4:	bf08      	it	eq
 80061c6:	6023      	streq	r3, [r4, #0]
 80061c8:	e62c      	b.n	8005e24 <_strtod_l+0x48c>
 80061ca:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80061ce:	fa01 f202 	lsl.w	r2, r1, r2
 80061d2:	ea02 0808 	and.w	r8, r2, r8
 80061d6:	e6d9      	b.n	8005f8c <_strtod_l+0x5f4>
 80061d8:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 80061dc:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 80061e0:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 80061e4:	33e2      	adds	r3, #226	; 0xe2
 80061e6:	fa00 f303 	lsl.w	r3, r0, r3
 80061ea:	e9cd 300a 	strd	r3, r0, [sp, #40]	; 0x28
 80061ee:	e73f      	b.n	8006070 <_strtod_l+0x6d8>
 80061f0:	2200      	movs	r2, #0
 80061f2:	2301      	movs	r3, #1
 80061f4:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80061f8:	e73a      	b.n	8006070 <_strtod_l+0x6d8>
 80061fa:	9912      	ldr	r1, [sp, #72]	; 0x48
 80061fc:	461a      	mov	r2, r3
 80061fe:	4620      	mov	r0, r4
 8006200:	f001 fdfc 	bl	8007dfc <__lshift>
 8006204:	9012      	str	r0, [sp, #72]	; 0x48
 8006206:	2800      	cmp	r0, #0
 8006208:	f47f af64 	bne.w	80060d4 <_strtod_l+0x73c>
 800620c:	e600      	b.n	8005e10 <_strtod_l+0x478>
 800620e:	bf00      	nop
 8006210:	94a03595 	.word	0x94a03595
 8006214:	3fcfffff 	.word	0x3fcfffff
 8006218:	94a03595 	.word	0x94a03595
 800621c:	3fdfffff 	.word	0x3fdfffff
 8006220:	35afe535 	.word	0x35afe535
 8006224:	3fe00000 	.word	0x3fe00000
 8006228:	00000000 	.word	0x00000000
 800622c:	39500000 	.word	0x39500000
 8006230:	08009418 	.word	0x08009418
 8006234:	fffffc02 	.word	0xfffffc02
 8006238:	7ff00000 	.word	0x7ff00000
 800623c:	46cb      	mov	fp, r9
 800623e:	d15f      	bne.n	8006300 <_strtod_l+0x968>
 8006240:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006244:	f1ba 0f00 	cmp.w	sl, #0
 8006248:	d02a      	beq.n	80062a0 <_strtod_l+0x908>
 800624a:	4aa7      	ldr	r2, [pc, #668]	; (80064e8 <_strtod_l+0xb50>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d12b      	bne.n	80062a8 <_strtod_l+0x910>
 8006250:	9b04      	ldr	r3, [sp, #16]
 8006252:	4642      	mov	r2, r8
 8006254:	b1fb      	cbz	r3, 8006296 <_strtod_l+0x8fe>
 8006256:	4ba5      	ldr	r3, [pc, #660]	; (80064ec <_strtod_l+0xb54>)
 8006258:	ea09 0303 	and.w	r3, r9, r3
 800625c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006260:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006264:	d81a      	bhi.n	800629c <_strtod_l+0x904>
 8006266:	0d1b      	lsrs	r3, r3, #20
 8006268:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800626c:	fa01 f303 	lsl.w	r3, r1, r3
 8006270:	429a      	cmp	r2, r3
 8006272:	d119      	bne.n	80062a8 <_strtod_l+0x910>
 8006274:	4b9e      	ldr	r3, [pc, #632]	; (80064f0 <_strtod_l+0xb58>)
 8006276:	459b      	cmp	fp, r3
 8006278:	d102      	bne.n	8006280 <_strtod_l+0x8e8>
 800627a:	3201      	adds	r2, #1
 800627c:	f43f adc8 	beq.w	8005e10 <_strtod_l+0x478>
 8006280:	4b9a      	ldr	r3, [pc, #616]	; (80064ec <_strtod_l+0xb54>)
 8006282:	ea0b 0303 	and.w	r3, fp, r3
 8006286:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800628a:	f04f 0800 	mov.w	r8, #0
 800628e:	9b04      	ldr	r3, [sp, #16]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d188      	bne.n	80061a6 <_strtod_l+0x80e>
 8006294:	e5c6      	b.n	8005e24 <_strtod_l+0x48c>
 8006296:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800629a:	e7e9      	b.n	8006270 <_strtod_l+0x8d8>
 800629c:	460b      	mov	r3, r1
 800629e:	e7e7      	b.n	8006270 <_strtod_l+0x8d8>
 80062a0:	ea53 0308 	orrs.w	r3, r3, r8
 80062a4:	f43f af6f 	beq.w	8006186 <_strtod_l+0x7ee>
 80062a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80062aa:	b1cb      	cbz	r3, 80062e0 <_strtod_l+0x948>
 80062ac:	ea13 0f0b 	tst.w	r3, fp
 80062b0:	d0ed      	beq.n	800628e <_strtod_l+0x8f6>
 80062b2:	9a04      	ldr	r2, [sp, #16]
 80062b4:	4640      	mov	r0, r8
 80062b6:	4649      	mov	r1, r9
 80062b8:	f1ba 0f00 	cmp.w	sl, #0
 80062bc:	d014      	beq.n	80062e8 <_strtod_l+0x950>
 80062be:	f7ff fb51 	bl	8005964 <sulp>
 80062c2:	ee38 7b00 	vadd.f64	d7, d8, d0
 80062c6:	ec59 8b17 	vmov	r8, r9, d7
 80062ca:	e7e0      	b.n	800628e <_strtod_l+0x8f6>
 80062cc:	4013      	ands	r3, r2
 80062ce:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80062d2:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 80062d6:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 80062da:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 80062de:	e7d6      	b.n	800628e <_strtod_l+0x8f6>
 80062e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80062e2:	ea13 0f08 	tst.w	r3, r8
 80062e6:	e7e3      	b.n	80062b0 <_strtod_l+0x918>
 80062e8:	f7ff fb3c 	bl	8005964 <sulp>
 80062ec:	ee38 0b40 	vsub.f64	d0, d8, d0
 80062f0:	eeb5 0b40 	vcmp.f64	d0, #0.0
 80062f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062f8:	ec59 8b10 	vmov	r8, r9, d0
 80062fc:	d1c7      	bne.n	800628e <_strtod_l+0x8f6>
 80062fe:	e5f7      	b.n	8005ef0 <_strtod_l+0x558>
 8006300:	4631      	mov	r1, r6
 8006302:	4628      	mov	r0, r5
 8006304:	f001 ff68 	bl	80081d8 <__ratio>
 8006308:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 800630c:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8006310:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006314:	d865      	bhi.n	80063e2 <_strtod_l+0xa4a>
 8006316:	f1ba 0f00 	cmp.w	sl, #0
 800631a:	d042      	beq.n	80063a2 <_strtod_l+0xa0a>
 800631c:	4b75      	ldr	r3, [pc, #468]	; (80064f4 <_strtod_l+0xb5c>)
 800631e:	2200      	movs	r2, #0
 8006320:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 8006324:	4871      	ldr	r0, [pc, #452]	; (80064ec <_strtod_l+0xb54>)
 8006326:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 8006500 <_strtod_l+0xb68>
 800632a:	ea0b 0100 	and.w	r1, fp, r0
 800632e:	4561      	cmp	r1, ip
 8006330:	f040 808e 	bne.w	8006450 <_strtod_l+0xab8>
 8006334:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 8006338:	ec49 8b10 	vmov	d0, r8, r9
 800633c:	ec43 2b1c 	vmov	d12, r2, r3
 8006340:	910a      	str	r1, [sp, #40]	; 0x28
 8006342:	f001 fe71 	bl	8008028 <__ulp>
 8006346:	ec49 8b1e 	vmov	d14, r8, r9
 800634a:	4868      	ldr	r0, [pc, #416]	; (80064ec <_strtod_l+0xb54>)
 800634c:	eeac eb00 	vfma.f64	d14, d12, d0
 8006350:	ee1e 3a90 	vmov	r3, s29
 8006354:	4a68      	ldr	r2, [pc, #416]	; (80064f8 <_strtod_l+0xb60>)
 8006356:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006358:	4018      	ands	r0, r3
 800635a:	4290      	cmp	r0, r2
 800635c:	ec59 8b1e 	vmov	r8, r9, d14
 8006360:	d94e      	bls.n	8006400 <_strtod_l+0xa68>
 8006362:	ee18 3a90 	vmov	r3, s17
 8006366:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800636a:	4293      	cmp	r3, r2
 800636c:	d104      	bne.n	8006378 <_strtod_l+0x9e0>
 800636e:	ee18 3a10 	vmov	r3, s16
 8006372:	3301      	adds	r3, #1
 8006374:	f43f ad4c 	beq.w	8005e10 <_strtod_l+0x478>
 8006378:	f8df 9174 	ldr.w	r9, [pc, #372]	; 80064f0 <_strtod_l+0xb58>
 800637c:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8006380:	9912      	ldr	r1, [sp, #72]	; 0x48
 8006382:	4620      	mov	r0, r4
 8006384:	f001 fb1e 	bl	80079c4 <_Bfree>
 8006388:	4639      	mov	r1, r7
 800638a:	4620      	mov	r0, r4
 800638c:	f001 fb1a 	bl	80079c4 <_Bfree>
 8006390:	4631      	mov	r1, r6
 8006392:	4620      	mov	r0, r4
 8006394:	f001 fb16 	bl	80079c4 <_Bfree>
 8006398:	4629      	mov	r1, r5
 800639a:	4620      	mov	r0, r4
 800639c:	f001 fb12 	bl	80079c4 <_Bfree>
 80063a0:	e619      	b.n	8005fd6 <_strtod_l+0x63e>
 80063a2:	f1b8 0f00 	cmp.w	r8, #0
 80063a6:	d112      	bne.n	80063ce <_strtod_l+0xa36>
 80063a8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80063ac:	b9b3      	cbnz	r3, 80063dc <_strtod_l+0xa44>
 80063ae:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 80063b2:	eeb4 0bc7 	vcmpe.f64	d0, d7
 80063b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063ba:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 80063be:	bf58      	it	pl
 80063c0:	ee20 db0d 	vmulpl.f64	d13, d0, d13
 80063c4:	eeb1 7b4d 	vneg.f64	d7, d13
 80063c8:	ec53 2b17 	vmov	r2, r3, d7
 80063cc:	e7aa      	b.n	8006324 <_strtod_l+0x98c>
 80063ce:	f1b8 0f01 	cmp.w	r8, #1
 80063d2:	d103      	bne.n	80063dc <_strtod_l+0xa44>
 80063d4:	f1b9 0f00 	cmp.w	r9, #0
 80063d8:	f43f ad8a 	beq.w	8005ef0 <_strtod_l+0x558>
 80063dc:	4b47      	ldr	r3, [pc, #284]	; (80064fc <_strtod_l+0xb64>)
 80063de:	2200      	movs	r2, #0
 80063e0:	e79e      	b.n	8006320 <_strtod_l+0x988>
 80063e2:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 80063e6:	ee20 db0d 	vmul.f64	d13, d0, d13
 80063ea:	f1ba 0f00 	cmp.w	sl, #0
 80063ee:	d104      	bne.n	80063fa <_strtod_l+0xa62>
 80063f0:	eeb1 7b4d 	vneg.f64	d7, d13
 80063f4:	ec53 2b17 	vmov	r2, r3, d7
 80063f8:	e794      	b.n	8006324 <_strtod_l+0x98c>
 80063fa:	eeb0 7b4d 	vmov.f64	d7, d13
 80063fe:	e7f9      	b.n	80063f4 <_strtod_l+0xa5c>
 8006400:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8006404:	9b04      	ldr	r3, [sp, #16]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d1ba      	bne.n	8006380 <_strtod_l+0x9e8>
 800640a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800640e:	0d1b      	lsrs	r3, r3, #20
 8006410:	051b      	lsls	r3, r3, #20
 8006412:	4299      	cmp	r1, r3
 8006414:	d1b4      	bne.n	8006380 <_strtod_l+0x9e8>
 8006416:	ec51 0b1d 	vmov	r0, r1, d13
 800641a:	f7fa f93d 	bl	8000698 <__aeabi_d2lz>
 800641e:	f7fa f8f5 	bl	800060c <__aeabi_l2d>
 8006422:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006426:	ec41 0b17 	vmov	d7, r0, r1
 800642a:	ea43 0308 	orr.w	r3, r3, r8
 800642e:	ea53 030a 	orrs.w	r3, r3, sl
 8006432:	ee3d db47 	vsub.f64	d13, d13, d7
 8006436:	d03c      	beq.n	80064b2 <_strtod_l+0xb1a>
 8006438:	eeb4 dbca 	vcmpe.f64	d13, d10
 800643c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006440:	f53f acf0 	bmi.w	8005e24 <_strtod_l+0x48c>
 8006444:	eeb4 dbcb 	vcmpe.f64	d13, d11
 8006448:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800644c:	dd98      	ble.n	8006380 <_strtod_l+0x9e8>
 800644e:	e4e9      	b.n	8005e24 <_strtod_l+0x48c>
 8006450:	9804      	ldr	r0, [sp, #16]
 8006452:	b1f0      	cbz	r0, 8006492 <_strtod_l+0xafa>
 8006454:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 8006458:	d81b      	bhi.n	8006492 <_strtod_l+0xafa>
 800645a:	ed9f 7b21 	vldr	d7, [pc, #132]	; 80064e0 <_strtod_l+0xb48>
 800645e:	eeb4 dbc7 	vcmpe.f64	d13, d7
 8006462:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006466:	d811      	bhi.n	800648c <_strtod_l+0xaf4>
 8006468:	eebc dbcd 	vcvt.u32.f64	s26, d13
 800646c:	ee1d 3a10 	vmov	r3, s26
 8006470:	2b01      	cmp	r3, #1
 8006472:	bf38      	it	cc
 8006474:	2301      	movcc	r3, #1
 8006476:	ee0d 3a10 	vmov	s26, r3
 800647a:	eeb8 db4d 	vcvt.f64.u32	d13, s26
 800647e:	f1ba 0f00 	cmp.w	sl, #0
 8006482:	d113      	bne.n	80064ac <_strtod_l+0xb14>
 8006484:	eeb1 7b4d 	vneg.f64	d7, d13
 8006488:	ec53 2b17 	vmov	r2, r3, d7
 800648c:	f103 60d6 	add.w	r0, r3, #112197632	; 0x6b00000
 8006490:	1a43      	subs	r3, r0, r1
 8006492:	eeb0 0b48 	vmov.f64	d0, d8
 8006496:	ec43 2b1c 	vmov	d12, r2, r3
 800649a:	910a      	str	r1, [sp, #40]	; 0x28
 800649c:	f001 fdc4 	bl	8008028 <__ulp>
 80064a0:	990a      	ldr	r1, [sp, #40]	; 0x28
 80064a2:	eeac 8b00 	vfma.f64	d8, d12, d0
 80064a6:	ec59 8b18 	vmov	r8, r9, d8
 80064aa:	e7ab      	b.n	8006404 <_strtod_l+0xa6c>
 80064ac:	eeb0 7b4d 	vmov.f64	d7, d13
 80064b0:	e7ea      	b.n	8006488 <_strtod_l+0xaf0>
 80064b2:	eeb4 dbc9 	vcmpe.f64	d13, d9
 80064b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064ba:	f57f af61 	bpl.w	8006380 <_strtod_l+0x9e8>
 80064be:	e4b1      	b.n	8005e24 <_strtod_l+0x48c>
 80064c0:	2300      	movs	r3, #0
 80064c2:	9308      	str	r3, [sp, #32]
 80064c4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80064c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80064c8:	6013      	str	r3, [r2, #0]
 80064ca:	f7ff baad 	b.w	8005a28 <_strtod_l+0x90>
 80064ce:	2a65      	cmp	r2, #101	; 0x65
 80064d0:	f43f ab9f 	beq.w	8005c12 <_strtod_l+0x27a>
 80064d4:	2a45      	cmp	r2, #69	; 0x45
 80064d6:	f43f ab9c 	beq.w	8005c12 <_strtod_l+0x27a>
 80064da:	2101      	movs	r1, #1
 80064dc:	f7ff bbd4 	b.w	8005c88 <_strtod_l+0x2f0>
 80064e0:	ffc00000 	.word	0xffc00000
 80064e4:	41dfffff 	.word	0x41dfffff
 80064e8:	000fffff 	.word	0x000fffff
 80064ec:	7ff00000 	.word	0x7ff00000
 80064f0:	7fefffff 	.word	0x7fefffff
 80064f4:	3ff00000 	.word	0x3ff00000
 80064f8:	7c9fffff 	.word	0x7c9fffff
 80064fc:	bff00000 	.word	0xbff00000
 8006500:	7fe00000 	.word	0x7fe00000

08006504 <_strtod_r>:
 8006504:	4b01      	ldr	r3, [pc, #4]	; (800650c <_strtod_r+0x8>)
 8006506:	f7ff ba47 	b.w	8005998 <_strtod_l>
 800650a:	bf00      	nop
 800650c:	20000074 	.word	0x20000074

08006510 <_strtol_l.constprop.0>:
 8006510:	2b01      	cmp	r3, #1
 8006512:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006516:	d001      	beq.n	800651c <_strtol_l.constprop.0+0xc>
 8006518:	2b24      	cmp	r3, #36	; 0x24
 800651a:	d906      	bls.n	800652a <_strtol_l.constprop.0+0x1a>
 800651c:	f7fe fb80 	bl	8004c20 <__errno>
 8006520:	2316      	movs	r3, #22
 8006522:	6003      	str	r3, [r0, #0]
 8006524:	2000      	movs	r0, #0
 8006526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800652a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8006610 <_strtol_l.constprop.0+0x100>
 800652e:	460d      	mov	r5, r1
 8006530:	462e      	mov	r6, r5
 8006532:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006536:	f814 700c 	ldrb.w	r7, [r4, ip]
 800653a:	f017 0708 	ands.w	r7, r7, #8
 800653e:	d1f7      	bne.n	8006530 <_strtol_l.constprop.0+0x20>
 8006540:	2c2d      	cmp	r4, #45	; 0x2d
 8006542:	d132      	bne.n	80065aa <_strtol_l.constprop.0+0x9a>
 8006544:	782c      	ldrb	r4, [r5, #0]
 8006546:	2701      	movs	r7, #1
 8006548:	1cb5      	adds	r5, r6, #2
 800654a:	2b00      	cmp	r3, #0
 800654c:	d05b      	beq.n	8006606 <_strtol_l.constprop.0+0xf6>
 800654e:	2b10      	cmp	r3, #16
 8006550:	d109      	bne.n	8006566 <_strtol_l.constprop.0+0x56>
 8006552:	2c30      	cmp	r4, #48	; 0x30
 8006554:	d107      	bne.n	8006566 <_strtol_l.constprop.0+0x56>
 8006556:	782c      	ldrb	r4, [r5, #0]
 8006558:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800655c:	2c58      	cmp	r4, #88	; 0x58
 800655e:	d14d      	bne.n	80065fc <_strtol_l.constprop.0+0xec>
 8006560:	786c      	ldrb	r4, [r5, #1]
 8006562:	2310      	movs	r3, #16
 8006564:	3502      	adds	r5, #2
 8006566:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800656a:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800656e:	f04f 0c00 	mov.w	ip, #0
 8006572:	fbb8 f9f3 	udiv	r9, r8, r3
 8006576:	4666      	mov	r6, ip
 8006578:	fb03 8a19 	mls	sl, r3, r9, r8
 800657c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8006580:	f1be 0f09 	cmp.w	lr, #9
 8006584:	d816      	bhi.n	80065b4 <_strtol_l.constprop.0+0xa4>
 8006586:	4674      	mov	r4, lr
 8006588:	42a3      	cmp	r3, r4
 800658a:	dd24      	ble.n	80065d6 <_strtol_l.constprop.0+0xc6>
 800658c:	f1bc 0f00 	cmp.w	ip, #0
 8006590:	db1e      	blt.n	80065d0 <_strtol_l.constprop.0+0xc0>
 8006592:	45b1      	cmp	r9, r6
 8006594:	d31c      	bcc.n	80065d0 <_strtol_l.constprop.0+0xc0>
 8006596:	d101      	bne.n	800659c <_strtol_l.constprop.0+0x8c>
 8006598:	45a2      	cmp	sl, r4
 800659a:	db19      	blt.n	80065d0 <_strtol_l.constprop.0+0xc0>
 800659c:	fb06 4603 	mla	r6, r6, r3, r4
 80065a0:	f04f 0c01 	mov.w	ip, #1
 80065a4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80065a8:	e7e8      	b.n	800657c <_strtol_l.constprop.0+0x6c>
 80065aa:	2c2b      	cmp	r4, #43	; 0x2b
 80065ac:	bf04      	itt	eq
 80065ae:	782c      	ldrbeq	r4, [r5, #0]
 80065b0:	1cb5      	addeq	r5, r6, #2
 80065b2:	e7ca      	b.n	800654a <_strtol_l.constprop.0+0x3a>
 80065b4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80065b8:	f1be 0f19 	cmp.w	lr, #25
 80065bc:	d801      	bhi.n	80065c2 <_strtol_l.constprop.0+0xb2>
 80065be:	3c37      	subs	r4, #55	; 0x37
 80065c0:	e7e2      	b.n	8006588 <_strtol_l.constprop.0+0x78>
 80065c2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80065c6:	f1be 0f19 	cmp.w	lr, #25
 80065ca:	d804      	bhi.n	80065d6 <_strtol_l.constprop.0+0xc6>
 80065cc:	3c57      	subs	r4, #87	; 0x57
 80065ce:	e7db      	b.n	8006588 <_strtol_l.constprop.0+0x78>
 80065d0:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80065d4:	e7e6      	b.n	80065a4 <_strtol_l.constprop.0+0x94>
 80065d6:	f1bc 0f00 	cmp.w	ip, #0
 80065da:	da05      	bge.n	80065e8 <_strtol_l.constprop.0+0xd8>
 80065dc:	2322      	movs	r3, #34	; 0x22
 80065de:	6003      	str	r3, [r0, #0]
 80065e0:	4646      	mov	r6, r8
 80065e2:	b942      	cbnz	r2, 80065f6 <_strtol_l.constprop.0+0xe6>
 80065e4:	4630      	mov	r0, r6
 80065e6:	e79e      	b.n	8006526 <_strtol_l.constprop.0+0x16>
 80065e8:	b107      	cbz	r7, 80065ec <_strtol_l.constprop.0+0xdc>
 80065ea:	4276      	negs	r6, r6
 80065ec:	2a00      	cmp	r2, #0
 80065ee:	d0f9      	beq.n	80065e4 <_strtol_l.constprop.0+0xd4>
 80065f0:	f1bc 0f00 	cmp.w	ip, #0
 80065f4:	d000      	beq.n	80065f8 <_strtol_l.constprop.0+0xe8>
 80065f6:	1e69      	subs	r1, r5, #1
 80065f8:	6011      	str	r1, [r2, #0]
 80065fa:	e7f3      	b.n	80065e4 <_strtol_l.constprop.0+0xd4>
 80065fc:	2430      	movs	r4, #48	; 0x30
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d1b1      	bne.n	8006566 <_strtol_l.constprop.0+0x56>
 8006602:	2308      	movs	r3, #8
 8006604:	e7af      	b.n	8006566 <_strtol_l.constprop.0+0x56>
 8006606:	2c30      	cmp	r4, #48	; 0x30
 8006608:	d0a5      	beq.n	8006556 <_strtol_l.constprop.0+0x46>
 800660a:	230a      	movs	r3, #10
 800660c:	e7ab      	b.n	8006566 <_strtol_l.constprop.0+0x56>
 800660e:	bf00      	nop
 8006610:	08009441 	.word	0x08009441

08006614 <_strtol_r>:
 8006614:	f7ff bf7c 	b.w	8006510 <_strtol_l.constprop.0>

08006618 <quorem>:
 8006618:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800661c:	6903      	ldr	r3, [r0, #16]
 800661e:	690c      	ldr	r4, [r1, #16]
 8006620:	42a3      	cmp	r3, r4
 8006622:	4607      	mov	r7, r0
 8006624:	f2c0 8081 	blt.w	800672a <quorem+0x112>
 8006628:	3c01      	subs	r4, #1
 800662a:	f101 0814 	add.w	r8, r1, #20
 800662e:	f100 0514 	add.w	r5, r0, #20
 8006632:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006636:	9301      	str	r3, [sp, #4]
 8006638:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800663c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006640:	3301      	adds	r3, #1
 8006642:	429a      	cmp	r2, r3
 8006644:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006648:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800664c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006650:	d331      	bcc.n	80066b6 <quorem+0x9e>
 8006652:	f04f 0e00 	mov.w	lr, #0
 8006656:	4640      	mov	r0, r8
 8006658:	46ac      	mov	ip, r5
 800665a:	46f2      	mov	sl, lr
 800665c:	f850 2b04 	ldr.w	r2, [r0], #4
 8006660:	b293      	uxth	r3, r2
 8006662:	fb06 e303 	mla	r3, r6, r3, lr
 8006666:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800666a:	b29b      	uxth	r3, r3
 800666c:	ebaa 0303 	sub.w	r3, sl, r3
 8006670:	f8dc a000 	ldr.w	sl, [ip]
 8006674:	0c12      	lsrs	r2, r2, #16
 8006676:	fa13 f38a 	uxtah	r3, r3, sl
 800667a:	fb06 e202 	mla	r2, r6, r2, lr
 800667e:	9300      	str	r3, [sp, #0]
 8006680:	9b00      	ldr	r3, [sp, #0]
 8006682:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006686:	b292      	uxth	r2, r2
 8006688:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800668c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006690:	f8bd 3000 	ldrh.w	r3, [sp]
 8006694:	4581      	cmp	r9, r0
 8006696:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800669a:	f84c 3b04 	str.w	r3, [ip], #4
 800669e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80066a2:	d2db      	bcs.n	800665c <quorem+0x44>
 80066a4:	f855 300b 	ldr.w	r3, [r5, fp]
 80066a8:	b92b      	cbnz	r3, 80066b6 <quorem+0x9e>
 80066aa:	9b01      	ldr	r3, [sp, #4]
 80066ac:	3b04      	subs	r3, #4
 80066ae:	429d      	cmp	r5, r3
 80066b0:	461a      	mov	r2, r3
 80066b2:	d32e      	bcc.n	8006712 <quorem+0xfa>
 80066b4:	613c      	str	r4, [r7, #16]
 80066b6:	4638      	mov	r0, r7
 80066b8:	f001 fc10 	bl	8007edc <__mcmp>
 80066bc:	2800      	cmp	r0, #0
 80066be:	db24      	blt.n	800670a <quorem+0xf2>
 80066c0:	3601      	adds	r6, #1
 80066c2:	4628      	mov	r0, r5
 80066c4:	f04f 0c00 	mov.w	ip, #0
 80066c8:	f858 2b04 	ldr.w	r2, [r8], #4
 80066cc:	f8d0 e000 	ldr.w	lr, [r0]
 80066d0:	b293      	uxth	r3, r2
 80066d2:	ebac 0303 	sub.w	r3, ip, r3
 80066d6:	0c12      	lsrs	r2, r2, #16
 80066d8:	fa13 f38e 	uxtah	r3, r3, lr
 80066dc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80066e0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80066e4:	b29b      	uxth	r3, r3
 80066e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80066ea:	45c1      	cmp	r9, r8
 80066ec:	f840 3b04 	str.w	r3, [r0], #4
 80066f0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80066f4:	d2e8      	bcs.n	80066c8 <quorem+0xb0>
 80066f6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80066fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80066fe:	b922      	cbnz	r2, 800670a <quorem+0xf2>
 8006700:	3b04      	subs	r3, #4
 8006702:	429d      	cmp	r5, r3
 8006704:	461a      	mov	r2, r3
 8006706:	d30a      	bcc.n	800671e <quorem+0x106>
 8006708:	613c      	str	r4, [r7, #16]
 800670a:	4630      	mov	r0, r6
 800670c:	b003      	add	sp, #12
 800670e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006712:	6812      	ldr	r2, [r2, #0]
 8006714:	3b04      	subs	r3, #4
 8006716:	2a00      	cmp	r2, #0
 8006718:	d1cc      	bne.n	80066b4 <quorem+0x9c>
 800671a:	3c01      	subs	r4, #1
 800671c:	e7c7      	b.n	80066ae <quorem+0x96>
 800671e:	6812      	ldr	r2, [r2, #0]
 8006720:	3b04      	subs	r3, #4
 8006722:	2a00      	cmp	r2, #0
 8006724:	d1f0      	bne.n	8006708 <quorem+0xf0>
 8006726:	3c01      	subs	r4, #1
 8006728:	e7eb      	b.n	8006702 <quorem+0xea>
 800672a:	2000      	movs	r0, #0
 800672c:	e7ee      	b.n	800670c <quorem+0xf4>
	...

08006730 <_dtoa_r>:
 8006730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006734:	ed2d 8b02 	vpush	{d8}
 8006738:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800673a:	b091      	sub	sp, #68	; 0x44
 800673c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006740:	ec59 8b10 	vmov	r8, r9, d0
 8006744:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 8006746:	9106      	str	r1, [sp, #24]
 8006748:	4606      	mov	r6, r0
 800674a:	9208      	str	r2, [sp, #32]
 800674c:	930c      	str	r3, [sp, #48]	; 0x30
 800674e:	b975      	cbnz	r5, 800676e <_dtoa_r+0x3e>
 8006750:	2010      	movs	r0, #16
 8006752:	f001 f8cf 	bl	80078f4 <malloc>
 8006756:	4602      	mov	r2, r0
 8006758:	6270      	str	r0, [r6, #36]	; 0x24
 800675a:	b920      	cbnz	r0, 8006766 <_dtoa_r+0x36>
 800675c:	4baa      	ldr	r3, [pc, #680]	; (8006a08 <_dtoa_r+0x2d8>)
 800675e:	21ea      	movs	r1, #234	; 0xea
 8006760:	48aa      	ldr	r0, [pc, #680]	; (8006a0c <_dtoa_r+0x2dc>)
 8006762:	f002 f83b 	bl	80087dc <__assert_func>
 8006766:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800676a:	6005      	str	r5, [r0, #0]
 800676c:	60c5      	str	r5, [r0, #12]
 800676e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006770:	6819      	ldr	r1, [r3, #0]
 8006772:	b151      	cbz	r1, 800678a <_dtoa_r+0x5a>
 8006774:	685a      	ldr	r2, [r3, #4]
 8006776:	604a      	str	r2, [r1, #4]
 8006778:	2301      	movs	r3, #1
 800677a:	4093      	lsls	r3, r2
 800677c:	608b      	str	r3, [r1, #8]
 800677e:	4630      	mov	r0, r6
 8006780:	f001 f920 	bl	80079c4 <_Bfree>
 8006784:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006786:	2200      	movs	r2, #0
 8006788:	601a      	str	r2, [r3, #0]
 800678a:	f1b9 0300 	subs.w	r3, r9, #0
 800678e:	bfbb      	ittet	lt
 8006790:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006794:	9303      	strlt	r3, [sp, #12]
 8006796:	2300      	movge	r3, #0
 8006798:	2201      	movlt	r2, #1
 800679a:	bfac      	ite	ge
 800679c:	6023      	strge	r3, [r4, #0]
 800679e:	6022      	strlt	r2, [r4, #0]
 80067a0:	4b9b      	ldr	r3, [pc, #620]	; (8006a10 <_dtoa_r+0x2e0>)
 80067a2:	9c03      	ldr	r4, [sp, #12]
 80067a4:	43a3      	bics	r3, r4
 80067a6:	d11c      	bne.n	80067e2 <_dtoa_r+0xb2>
 80067a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80067aa:	f242 730f 	movw	r3, #9999	; 0x270f
 80067ae:	6013      	str	r3, [r2, #0]
 80067b0:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80067b4:	ea53 0308 	orrs.w	r3, r3, r8
 80067b8:	f000 84fd 	beq.w	80071b6 <_dtoa_r+0xa86>
 80067bc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80067be:	b963      	cbnz	r3, 80067da <_dtoa_r+0xaa>
 80067c0:	4b94      	ldr	r3, [pc, #592]	; (8006a14 <_dtoa_r+0x2e4>)
 80067c2:	e01f      	b.n	8006804 <_dtoa_r+0xd4>
 80067c4:	4b94      	ldr	r3, [pc, #592]	; (8006a18 <_dtoa_r+0x2e8>)
 80067c6:	9301      	str	r3, [sp, #4]
 80067c8:	3308      	adds	r3, #8
 80067ca:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80067cc:	6013      	str	r3, [r2, #0]
 80067ce:	9801      	ldr	r0, [sp, #4]
 80067d0:	b011      	add	sp, #68	; 0x44
 80067d2:	ecbd 8b02 	vpop	{d8}
 80067d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067da:	4b8e      	ldr	r3, [pc, #568]	; (8006a14 <_dtoa_r+0x2e4>)
 80067dc:	9301      	str	r3, [sp, #4]
 80067de:	3303      	adds	r3, #3
 80067e0:	e7f3      	b.n	80067ca <_dtoa_r+0x9a>
 80067e2:	ed9d 8b02 	vldr	d8, [sp, #8]
 80067e6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80067ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067ee:	d10b      	bne.n	8006808 <_dtoa_r+0xd8>
 80067f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80067f2:	2301      	movs	r3, #1
 80067f4:	6013      	str	r3, [r2, #0]
 80067f6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	f000 84d9 	beq.w	80071b0 <_dtoa_r+0xa80>
 80067fe:	4887      	ldr	r0, [pc, #540]	; (8006a1c <_dtoa_r+0x2ec>)
 8006800:	6018      	str	r0, [r3, #0]
 8006802:	1e43      	subs	r3, r0, #1
 8006804:	9301      	str	r3, [sp, #4]
 8006806:	e7e2      	b.n	80067ce <_dtoa_r+0x9e>
 8006808:	a90f      	add	r1, sp, #60	; 0x3c
 800680a:	aa0e      	add	r2, sp, #56	; 0x38
 800680c:	4630      	mov	r0, r6
 800680e:	eeb0 0b48 	vmov.f64	d0, d8
 8006812:	f001 fc85 	bl	8008120 <__d2b>
 8006816:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800681a:	4605      	mov	r5, r0
 800681c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800681e:	2900      	cmp	r1, #0
 8006820:	d046      	beq.n	80068b0 <_dtoa_r+0x180>
 8006822:	ee18 4a90 	vmov	r4, s17
 8006826:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800682a:	ec53 2b18 	vmov	r2, r3, d8
 800682e:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 8006832:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006836:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800683a:	2400      	movs	r4, #0
 800683c:	ec43 2b16 	vmov	d6, r2, r3
 8006840:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 8006844:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 80069f0 <_dtoa_r+0x2c0>
 8006848:	ee36 7b47 	vsub.f64	d7, d6, d7
 800684c:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 80069f8 <_dtoa_r+0x2c8>
 8006850:	eea7 6b05 	vfma.f64	d6, d7, d5
 8006854:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8006a00 <_dtoa_r+0x2d0>
 8006858:	ee07 1a90 	vmov	s15, r1
 800685c:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8006860:	eeb0 7b46 	vmov.f64	d7, d6
 8006864:	eea4 7b05 	vfma.f64	d7, d4, d5
 8006868:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800686c:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8006870:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006874:	ee16 ba90 	vmov	fp, s13
 8006878:	940a      	str	r4, [sp, #40]	; 0x28
 800687a:	d508      	bpl.n	800688e <_dtoa_r+0x15e>
 800687c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8006880:	eeb4 6b47 	vcmp.f64	d6, d7
 8006884:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006888:	bf18      	it	ne
 800688a:	f10b 3bff 	addne.w	fp, fp, #4294967295	; 0xffffffff
 800688e:	f1bb 0f16 	cmp.w	fp, #22
 8006892:	d82f      	bhi.n	80068f4 <_dtoa_r+0x1c4>
 8006894:	4b62      	ldr	r3, [pc, #392]	; (8006a20 <_dtoa_r+0x2f0>)
 8006896:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800689a:	ed93 7b00 	vldr	d7, [r3]
 800689e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80068a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068a6:	d501      	bpl.n	80068ac <_dtoa_r+0x17c>
 80068a8:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80068ac:	2300      	movs	r3, #0
 80068ae:	e022      	b.n	80068f6 <_dtoa_r+0x1c6>
 80068b0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80068b2:	4401      	add	r1, r0
 80068b4:	f201 4332 	addw	r3, r1, #1074	; 0x432
 80068b8:	2b20      	cmp	r3, #32
 80068ba:	bfc1      	itttt	gt
 80068bc:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80068c0:	fa04 f303 	lslgt.w	r3, r4, r3
 80068c4:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 80068c8:	fa28 f804 	lsrgt.w	r8, r8, r4
 80068cc:	bfd6      	itet	le
 80068ce:	f1c3 0320 	rsble	r3, r3, #32
 80068d2:	ea43 0808 	orrgt.w	r8, r3, r8
 80068d6:	fa08 f803 	lslle.w	r8, r8, r3
 80068da:	ee07 8a90 	vmov	s15, r8
 80068de:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80068e2:	3901      	subs	r1, #1
 80068e4:	ee17 4a90 	vmov	r4, s15
 80068e8:	ec53 2b17 	vmov	r2, r3, d7
 80068ec:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 80068f0:	2401      	movs	r4, #1
 80068f2:	e7a3      	b.n	800683c <_dtoa_r+0x10c>
 80068f4:	2301      	movs	r3, #1
 80068f6:	930b      	str	r3, [sp, #44]	; 0x2c
 80068f8:	1a43      	subs	r3, r0, r1
 80068fa:	1e5a      	subs	r2, r3, #1
 80068fc:	bf45      	ittet	mi
 80068fe:	f1c3 0301 	rsbmi	r3, r3, #1
 8006902:	9304      	strmi	r3, [sp, #16]
 8006904:	2300      	movpl	r3, #0
 8006906:	2300      	movmi	r3, #0
 8006908:	9205      	str	r2, [sp, #20]
 800690a:	bf54      	ite	pl
 800690c:	9304      	strpl	r3, [sp, #16]
 800690e:	9305      	strmi	r3, [sp, #20]
 8006910:	f1bb 0f00 	cmp.w	fp, #0
 8006914:	db18      	blt.n	8006948 <_dtoa_r+0x218>
 8006916:	9b05      	ldr	r3, [sp, #20]
 8006918:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 800691c:	445b      	add	r3, fp
 800691e:	9305      	str	r3, [sp, #20]
 8006920:	2300      	movs	r3, #0
 8006922:	9a06      	ldr	r2, [sp, #24]
 8006924:	2a09      	cmp	r2, #9
 8006926:	d849      	bhi.n	80069bc <_dtoa_r+0x28c>
 8006928:	2a05      	cmp	r2, #5
 800692a:	bfc4      	itt	gt
 800692c:	3a04      	subgt	r2, #4
 800692e:	9206      	strgt	r2, [sp, #24]
 8006930:	9a06      	ldr	r2, [sp, #24]
 8006932:	f1a2 0202 	sub.w	r2, r2, #2
 8006936:	bfcc      	ite	gt
 8006938:	2400      	movgt	r4, #0
 800693a:	2401      	movle	r4, #1
 800693c:	2a03      	cmp	r2, #3
 800693e:	d848      	bhi.n	80069d2 <_dtoa_r+0x2a2>
 8006940:	e8df f002 	tbb	[pc, r2]
 8006944:	3a2c2e0b 	.word	0x3a2c2e0b
 8006948:	9b04      	ldr	r3, [sp, #16]
 800694a:	2200      	movs	r2, #0
 800694c:	eba3 030b 	sub.w	r3, r3, fp
 8006950:	9304      	str	r3, [sp, #16]
 8006952:	9209      	str	r2, [sp, #36]	; 0x24
 8006954:	f1cb 0300 	rsb	r3, fp, #0
 8006958:	e7e3      	b.n	8006922 <_dtoa_r+0x1f2>
 800695a:	2200      	movs	r2, #0
 800695c:	9207      	str	r2, [sp, #28]
 800695e:	9a08      	ldr	r2, [sp, #32]
 8006960:	2a00      	cmp	r2, #0
 8006962:	dc39      	bgt.n	80069d8 <_dtoa_r+0x2a8>
 8006964:	f04f 0a01 	mov.w	sl, #1
 8006968:	46d1      	mov	r9, sl
 800696a:	4652      	mov	r2, sl
 800696c:	f8cd a020 	str.w	sl, [sp, #32]
 8006970:	6a77      	ldr	r7, [r6, #36]	; 0x24
 8006972:	2100      	movs	r1, #0
 8006974:	6079      	str	r1, [r7, #4]
 8006976:	2004      	movs	r0, #4
 8006978:	f100 0c14 	add.w	ip, r0, #20
 800697c:	4594      	cmp	ip, r2
 800697e:	6879      	ldr	r1, [r7, #4]
 8006980:	d92f      	bls.n	80069e2 <_dtoa_r+0x2b2>
 8006982:	4630      	mov	r0, r6
 8006984:	930d      	str	r3, [sp, #52]	; 0x34
 8006986:	f000 ffdd 	bl	8007944 <_Balloc>
 800698a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800698c:	9001      	str	r0, [sp, #4]
 800698e:	4602      	mov	r2, r0
 8006990:	2800      	cmp	r0, #0
 8006992:	d149      	bne.n	8006a28 <_dtoa_r+0x2f8>
 8006994:	4b23      	ldr	r3, [pc, #140]	; (8006a24 <_dtoa_r+0x2f4>)
 8006996:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800699a:	e6e1      	b.n	8006760 <_dtoa_r+0x30>
 800699c:	2201      	movs	r2, #1
 800699e:	e7dd      	b.n	800695c <_dtoa_r+0x22c>
 80069a0:	2200      	movs	r2, #0
 80069a2:	9207      	str	r2, [sp, #28]
 80069a4:	9a08      	ldr	r2, [sp, #32]
 80069a6:	eb0b 0a02 	add.w	sl, fp, r2
 80069aa:	f10a 0901 	add.w	r9, sl, #1
 80069ae:	464a      	mov	r2, r9
 80069b0:	2a01      	cmp	r2, #1
 80069b2:	bfb8      	it	lt
 80069b4:	2201      	movlt	r2, #1
 80069b6:	e7db      	b.n	8006970 <_dtoa_r+0x240>
 80069b8:	2201      	movs	r2, #1
 80069ba:	e7f2      	b.n	80069a2 <_dtoa_r+0x272>
 80069bc:	2401      	movs	r4, #1
 80069be:	2200      	movs	r2, #0
 80069c0:	e9cd 2406 	strd	r2, r4, [sp, #24]
 80069c4:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80069c8:	2100      	movs	r1, #0
 80069ca:	46d1      	mov	r9, sl
 80069cc:	2212      	movs	r2, #18
 80069ce:	9108      	str	r1, [sp, #32]
 80069d0:	e7ce      	b.n	8006970 <_dtoa_r+0x240>
 80069d2:	2201      	movs	r2, #1
 80069d4:	9207      	str	r2, [sp, #28]
 80069d6:	e7f5      	b.n	80069c4 <_dtoa_r+0x294>
 80069d8:	f8dd a020 	ldr.w	sl, [sp, #32]
 80069dc:	46d1      	mov	r9, sl
 80069de:	4652      	mov	r2, sl
 80069e0:	e7c6      	b.n	8006970 <_dtoa_r+0x240>
 80069e2:	3101      	adds	r1, #1
 80069e4:	6079      	str	r1, [r7, #4]
 80069e6:	0040      	lsls	r0, r0, #1
 80069e8:	e7c6      	b.n	8006978 <_dtoa_r+0x248>
 80069ea:	bf00      	nop
 80069ec:	f3af 8000 	nop.w
 80069f0:	636f4361 	.word	0x636f4361
 80069f4:	3fd287a7 	.word	0x3fd287a7
 80069f8:	8b60c8b3 	.word	0x8b60c8b3
 80069fc:	3fc68a28 	.word	0x3fc68a28
 8006a00:	509f79fb 	.word	0x509f79fb
 8006a04:	3fd34413 	.word	0x3fd34413
 8006a08:	0800954e 	.word	0x0800954e
 8006a0c:	08009565 	.word	0x08009565
 8006a10:	7ff00000 	.word	0x7ff00000
 8006a14:	0800954a 	.word	0x0800954a
 8006a18:	08009541 	.word	0x08009541
 8006a1c:	080093c1 	.word	0x080093c1
 8006a20:	080096d0 	.word	0x080096d0
 8006a24:	080095c0 	.word	0x080095c0
 8006a28:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8006a2a:	9901      	ldr	r1, [sp, #4]
 8006a2c:	6011      	str	r1, [r2, #0]
 8006a2e:	f1b9 0f0e 	cmp.w	r9, #14
 8006a32:	d86c      	bhi.n	8006b0e <_dtoa_r+0x3de>
 8006a34:	2c00      	cmp	r4, #0
 8006a36:	d06a      	beq.n	8006b0e <_dtoa_r+0x3de>
 8006a38:	f1bb 0f00 	cmp.w	fp, #0
 8006a3c:	f340 80a0 	ble.w	8006b80 <_dtoa_r+0x450>
 8006a40:	49c1      	ldr	r1, [pc, #772]	; (8006d48 <_dtoa_r+0x618>)
 8006a42:	f00b 020f 	and.w	r2, fp, #15
 8006a46:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8006a4a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006a4e:	ed92 7b00 	vldr	d7, [r2]
 8006a52:	ea4f 112b 	mov.w	r1, fp, asr #4
 8006a56:	f000 8087 	beq.w	8006b68 <_dtoa_r+0x438>
 8006a5a:	4abc      	ldr	r2, [pc, #752]	; (8006d4c <_dtoa_r+0x61c>)
 8006a5c:	ed92 6b08 	vldr	d6, [r2, #32]
 8006a60:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8006a64:	ed8d 6b02 	vstr	d6, [sp, #8]
 8006a68:	f001 010f 	and.w	r1, r1, #15
 8006a6c:	2203      	movs	r2, #3
 8006a6e:	48b7      	ldr	r0, [pc, #732]	; (8006d4c <_dtoa_r+0x61c>)
 8006a70:	2900      	cmp	r1, #0
 8006a72:	d17b      	bne.n	8006b6c <_dtoa_r+0x43c>
 8006a74:	ed9d 6b02 	vldr	d6, [sp, #8]
 8006a78:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8006a7c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006a80:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006a82:	2900      	cmp	r1, #0
 8006a84:	f000 80a2 	beq.w	8006bcc <_dtoa_r+0x49c>
 8006a88:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8006a8c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006a90:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8006a94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a98:	f140 8098 	bpl.w	8006bcc <_dtoa_r+0x49c>
 8006a9c:	f1b9 0f00 	cmp.w	r9, #0
 8006aa0:	f000 8094 	beq.w	8006bcc <_dtoa_r+0x49c>
 8006aa4:	f1ba 0f00 	cmp.w	sl, #0
 8006aa8:	dd2f      	ble.n	8006b0a <_dtoa_r+0x3da>
 8006aaa:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8006aae:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006ab2:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006ab6:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 8006aba:	3201      	adds	r2, #1
 8006abc:	4650      	mov	r0, sl
 8006abe:	ed9d 6b02 	vldr	d6, [sp, #8]
 8006ac2:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8006ac6:	ee07 2a90 	vmov	s15, r2
 8006aca:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006ace:	eea7 5b06 	vfma.f64	d5, d7, d6
 8006ad2:	ee15 4a90 	vmov	r4, s11
 8006ad6:	ec52 1b15 	vmov	r1, r2, d5
 8006ada:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 8006ade:	2800      	cmp	r0, #0
 8006ae0:	d177      	bne.n	8006bd2 <_dtoa_r+0x4a2>
 8006ae2:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8006ae6:	ee36 6b47 	vsub.f64	d6, d6, d7
 8006aea:	ec42 1b17 	vmov	d7, r1, r2
 8006aee:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006af2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006af6:	f300 8263 	bgt.w	8006fc0 <_dtoa_r+0x890>
 8006afa:	eeb1 7b47 	vneg.f64	d7, d7
 8006afe:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006b02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b06:	f100 8258 	bmi.w	8006fba <_dtoa_r+0x88a>
 8006b0a:	ed8d 8b02 	vstr	d8, [sp, #8]
 8006b0e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006b10:	2a00      	cmp	r2, #0
 8006b12:	f2c0 811d 	blt.w	8006d50 <_dtoa_r+0x620>
 8006b16:	f1bb 0f0e 	cmp.w	fp, #14
 8006b1a:	f300 8119 	bgt.w	8006d50 <_dtoa_r+0x620>
 8006b1e:	4b8a      	ldr	r3, [pc, #552]	; (8006d48 <_dtoa_r+0x618>)
 8006b20:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006b24:	ed93 6b00 	vldr	d6, [r3]
 8006b28:	9b08      	ldr	r3, [sp, #32]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	f280 80b7 	bge.w	8006c9e <_dtoa_r+0x56e>
 8006b30:	f1b9 0f00 	cmp.w	r9, #0
 8006b34:	f300 80b3 	bgt.w	8006c9e <_dtoa_r+0x56e>
 8006b38:	f040 823f 	bne.w	8006fba <_dtoa_r+0x88a>
 8006b3c:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8006b40:	ee26 6b07 	vmul.f64	d6, d6, d7
 8006b44:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006b48:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006b4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b50:	464c      	mov	r4, r9
 8006b52:	464f      	mov	r7, r9
 8006b54:	f280 8215 	bge.w	8006f82 <_dtoa_r+0x852>
 8006b58:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006b5c:	2331      	movs	r3, #49	; 0x31
 8006b5e:	f808 3b01 	strb.w	r3, [r8], #1
 8006b62:	f10b 0b01 	add.w	fp, fp, #1
 8006b66:	e211      	b.n	8006f8c <_dtoa_r+0x85c>
 8006b68:	2202      	movs	r2, #2
 8006b6a:	e780      	b.n	8006a6e <_dtoa_r+0x33e>
 8006b6c:	07cc      	lsls	r4, r1, #31
 8006b6e:	d504      	bpl.n	8006b7a <_dtoa_r+0x44a>
 8006b70:	ed90 6b00 	vldr	d6, [r0]
 8006b74:	3201      	adds	r2, #1
 8006b76:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006b7a:	1049      	asrs	r1, r1, #1
 8006b7c:	3008      	adds	r0, #8
 8006b7e:	e777      	b.n	8006a70 <_dtoa_r+0x340>
 8006b80:	d022      	beq.n	8006bc8 <_dtoa_r+0x498>
 8006b82:	f1cb 0100 	rsb	r1, fp, #0
 8006b86:	4a70      	ldr	r2, [pc, #448]	; (8006d48 <_dtoa_r+0x618>)
 8006b88:	f001 000f 	and.w	r0, r1, #15
 8006b8c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8006b90:	ed92 7b00 	vldr	d7, [r2]
 8006b94:	ee28 7b07 	vmul.f64	d7, d8, d7
 8006b98:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006b9c:	486b      	ldr	r0, [pc, #428]	; (8006d4c <_dtoa_r+0x61c>)
 8006b9e:	1109      	asrs	r1, r1, #4
 8006ba0:	2400      	movs	r4, #0
 8006ba2:	2202      	movs	r2, #2
 8006ba4:	b929      	cbnz	r1, 8006bb2 <_dtoa_r+0x482>
 8006ba6:	2c00      	cmp	r4, #0
 8006ba8:	f43f af6a 	beq.w	8006a80 <_dtoa_r+0x350>
 8006bac:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006bb0:	e766      	b.n	8006a80 <_dtoa_r+0x350>
 8006bb2:	07cf      	lsls	r7, r1, #31
 8006bb4:	d505      	bpl.n	8006bc2 <_dtoa_r+0x492>
 8006bb6:	ed90 6b00 	vldr	d6, [r0]
 8006bba:	3201      	adds	r2, #1
 8006bbc:	2401      	movs	r4, #1
 8006bbe:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006bc2:	1049      	asrs	r1, r1, #1
 8006bc4:	3008      	adds	r0, #8
 8006bc6:	e7ed      	b.n	8006ba4 <_dtoa_r+0x474>
 8006bc8:	2202      	movs	r2, #2
 8006bca:	e759      	b.n	8006a80 <_dtoa_r+0x350>
 8006bcc:	465f      	mov	r7, fp
 8006bce:	4648      	mov	r0, r9
 8006bd0:	e775      	b.n	8006abe <_dtoa_r+0x38e>
 8006bd2:	ec42 1b17 	vmov	d7, r1, r2
 8006bd6:	4a5c      	ldr	r2, [pc, #368]	; (8006d48 <_dtoa_r+0x618>)
 8006bd8:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8006bdc:	ed12 4b02 	vldr	d4, [r2, #-8]
 8006be0:	9a01      	ldr	r2, [sp, #4]
 8006be2:	1814      	adds	r4, r2, r0
 8006be4:	9a07      	ldr	r2, [sp, #28]
 8006be6:	b352      	cbz	r2, 8006c3e <_dtoa_r+0x50e>
 8006be8:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8006bec:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8006bf0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006bf4:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8006bf8:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8006bfc:	ee35 7b47 	vsub.f64	d7, d5, d7
 8006c00:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8006c04:	ee14 2a90 	vmov	r2, s9
 8006c08:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8006c0c:	3230      	adds	r2, #48	; 0x30
 8006c0e:	ee36 6b45 	vsub.f64	d6, d6, d5
 8006c12:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006c16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c1a:	f808 2b01 	strb.w	r2, [r8], #1
 8006c1e:	d439      	bmi.n	8006c94 <_dtoa_r+0x564>
 8006c20:	ee32 5b46 	vsub.f64	d5, d2, d6
 8006c24:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8006c28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c2c:	d472      	bmi.n	8006d14 <_dtoa_r+0x5e4>
 8006c2e:	45a0      	cmp	r8, r4
 8006c30:	f43f af6b 	beq.w	8006b0a <_dtoa_r+0x3da>
 8006c34:	ee27 7b03 	vmul.f64	d7, d7, d3
 8006c38:	ee26 6b03 	vmul.f64	d6, d6, d3
 8006c3c:	e7e0      	b.n	8006c00 <_dtoa_r+0x4d0>
 8006c3e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006c42:	ee27 7b04 	vmul.f64	d7, d7, d4
 8006c46:	4621      	mov	r1, r4
 8006c48:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8006c4c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8006c50:	ee14 2a90 	vmov	r2, s9
 8006c54:	3230      	adds	r2, #48	; 0x30
 8006c56:	f808 2b01 	strb.w	r2, [r8], #1
 8006c5a:	45a0      	cmp	r8, r4
 8006c5c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8006c60:	ee36 6b45 	vsub.f64	d6, d6, d5
 8006c64:	d118      	bne.n	8006c98 <_dtoa_r+0x568>
 8006c66:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8006c6a:	ee37 4b05 	vadd.f64	d4, d7, d5
 8006c6e:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8006c72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c76:	dc4d      	bgt.n	8006d14 <_dtoa_r+0x5e4>
 8006c78:	ee35 7b47 	vsub.f64	d7, d5, d7
 8006c7c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006c80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c84:	f57f af41 	bpl.w	8006b0a <_dtoa_r+0x3da>
 8006c88:	4688      	mov	r8, r1
 8006c8a:	3901      	subs	r1, #1
 8006c8c:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8006c90:	2b30      	cmp	r3, #48	; 0x30
 8006c92:	d0f9      	beq.n	8006c88 <_dtoa_r+0x558>
 8006c94:	46bb      	mov	fp, r7
 8006c96:	e02a      	b.n	8006cee <_dtoa_r+0x5be>
 8006c98:	ee26 6b03 	vmul.f64	d6, d6, d3
 8006c9c:	e7d6      	b.n	8006c4c <_dtoa_r+0x51c>
 8006c9e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006ca2:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8006ca6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006caa:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8006cae:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8006cb2:	ee15 3a10 	vmov	r3, s10
 8006cb6:	3330      	adds	r3, #48	; 0x30
 8006cb8:	f808 3b01 	strb.w	r3, [r8], #1
 8006cbc:	9b01      	ldr	r3, [sp, #4]
 8006cbe:	eba8 0303 	sub.w	r3, r8, r3
 8006cc2:	4599      	cmp	r9, r3
 8006cc4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8006cc8:	eea3 7b46 	vfms.f64	d7, d3, d6
 8006ccc:	d133      	bne.n	8006d36 <_dtoa_r+0x606>
 8006cce:	ee37 7b07 	vadd.f64	d7, d7, d7
 8006cd2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8006cd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006cda:	dc1a      	bgt.n	8006d12 <_dtoa_r+0x5e2>
 8006cdc:	eeb4 7b46 	vcmp.f64	d7, d6
 8006ce0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ce4:	d103      	bne.n	8006cee <_dtoa_r+0x5be>
 8006ce6:	ee15 3a10 	vmov	r3, s10
 8006cea:	07d9      	lsls	r1, r3, #31
 8006cec:	d411      	bmi.n	8006d12 <_dtoa_r+0x5e2>
 8006cee:	4629      	mov	r1, r5
 8006cf0:	4630      	mov	r0, r6
 8006cf2:	f000 fe67 	bl	80079c4 <_Bfree>
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006cfa:	f888 3000 	strb.w	r3, [r8]
 8006cfe:	f10b 0301 	add.w	r3, fp, #1
 8006d02:	6013      	str	r3, [r2, #0]
 8006d04:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	f43f ad61 	beq.w	80067ce <_dtoa_r+0x9e>
 8006d0c:	f8c3 8000 	str.w	r8, [r3]
 8006d10:	e55d      	b.n	80067ce <_dtoa_r+0x9e>
 8006d12:	465f      	mov	r7, fp
 8006d14:	4643      	mov	r3, r8
 8006d16:	4698      	mov	r8, r3
 8006d18:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006d1c:	2a39      	cmp	r2, #57	; 0x39
 8006d1e:	d106      	bne.n	8006d2e <_dtoa_r+0x5fe>
 8006d20:	9a01      	ldr	r2, [sp, #4]
 8006d22:	429a      	cmp	r2, r3
 8006d24:	d1f7      	bne.n	8006d16 <_dtoa_r+0x5e6>
 8006d26:	9901      	ldr	r1, [sp, #4]
 8006d28:	2230      	movs	r2, #48	; 0x30
 8006d2a:	3701      	adds	r7, #1
 8006d2c:	700a      	strb	r2, [r1, #0]
 8006d2e:	781a      	ldrb	r2, [r3, #0]
 8006d30:	3201      	adds	r2, #1
 8006d32:	701a      	strb	r2, [r3, #0]
 8006d34:	e7ae      	b.n	8006c94 <_dtoa_r+0x564>
 8006d36:	ee27 7b04 	vmul.f64	d7, d7, d4
 8006d3a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006d3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d42:	d1b2      	bne.n	8006caa <_dtoa_r+0x57a>
 8006d44:	e7d3      	b.n	8006cee <_dtoa_r+0x5be>
 8006d46:	bf00      	nop
 8006d48:	080096d0 	.word	0x080096d0
 8006d4c:	080096a8 	.word	0x080096a8
 8006d50:	9907      	ldr	r1, [sp, #28]
 8006d52:	2900      	cmp	r1, #0
 8006d54:	f000 80d0 	beq.w	8006ef8 <_dtoa_r+0x7c8>
 8006d58:	9906      	ldr	r1, [sp, #24]
 8006d5a:	2901      	cmp	r1, #1
 8006d5c:	f300 80b4 	bgt.w	8006ec8 <_dtoa_r+0x798>
 8006d60:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006d62:	2900      	cmp	r1, #0
 8006d64:	f000 80ac 	beq.w	8006ec0 <_dtoa_r+0x790>
 8006d68:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006d6c:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8006d70:	461c      	mov	r4, r3
 8006d72:	930a      	str	r3, [sp, #40]	; 0x28
 8006d74:	9b04      	ldr	r3, [sp, #16]
 8006d76:	4413      	add	r3, r2
 8006d78:	9304      	str	r3, [sp, #16]
 8006d7a:	9b05      	ldr	r3, [sp, #20]
 8006d7c:	2101      	movs	r1, #1
 8006d7e:	4413      	add	r3, r2
 8006d80:	4630      	mov	r0, r6
 8006d82:	9305      	str	r3, [sp, #20]
 8006d84:	f000 ff20 	bl	8007bc8 <__i2b>
 8006d88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d8a:	4607      	mov	r7, r0
 8006d8c:	f1b8 0f00 	cmp.w	r8, #0
 8006d90:	dd0d      	ble.n	8006dae <_dtoa_r+0x67e>
 8006d92:	9a05      	ldr	r2, [sp, #20]
 8006d94:	2a00      	cmp	r2, #0
 8006d96:	dd0a      	ble.n	8006dae <_dtoa_r+0x67e>
 8006d98:	4542      	cmp	r2, r8
 8006d9a:	9904      	ldr	r1, [sp, #16]
 8006d9c:	bfa8      	it	ge
 8006d9e:	4642      	movge	r2, r8
 8006da0:	1a89      	subs	r1, r1, r2
 8006da2:	9104      	str	r1, [sp, #16]
 8006da4:	9905      	ldr	r1, [sp, #20]
 8006da6:	eba8 0802 	sub.w	r8, r8, r2
 8006daa:	1a8a      	subs	r2, r1, r2
 8006dac:	9205      	str	r2, [sp, #20]
 8006dae:	b303      	cbz	r3, 8006df2 <_dtoa_r+0x6c2>
 8006db0:	9a07      	ldr	r2, [sp, #28]
 8006db2:	2a00      	cmp	r2, #0
 8006db4:	f000 80a5 	beq.w	8006f02 <_dtoa_r+0x7d2>
 8006db8:	2c00      	cmp	r4, #0
 8006dba:	dd13      	ble.n	8006de4 <_dtoa_r+0x6b4>
 8006dbc:	4639      	mov	r1, r7
 8006dbe:	4622      	mov	r2, r4
 8006dc0:	4630      	mov	r0, r6
 8006dc2:	930d      	str	r3, [sp, #52]	; 0x34
 8006dc4:	f000 ffc0 	bl	8007d48 <__pow5mult>
 8006dc8:	462a      	mov	r2, r5
 8006dca:	4601      	mov	r1, r0
 8006dcc:	4607      	mov	r7, r0
 8006dce:	4630      	mov	r0, r6
 8006dd0:	f000 ff10 	bl	8007bf4 <__multiply>
 8006dd4:	4629      	mov	r1, r5
 8006dd6:	900a      	str	r0, [sp, #40]	; 0x28
 8006dd8:	4630      	mov	r0, r6
 8006dda:	f000 fdf3 	bl	80079c4 <_Bfree>
 8006dde:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006de0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006de2:	4615      	mov	r5, r2
 8006de4:	1b1a      	subs	r2, r3, r4
 8006de6:	d004      	beq.n	8006df2 <_dtoa_r+0x6c2>
 8006de8:	4629      	mov	r1, r5
 8006dea:	4630      	mov	r0, r6
 8006dec:	f000 ffac 	bl	8007d48 <__pow5mult>
 8006df0:	4605      	mov	r5, r0
 8006df2:	2101      	movs	r1, #1
 8006df4:	4630      	mov	r0, r6
 8006df6:	f000 fee7 	bl	8007bc8 <__i2b>
 8006dfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	4604      	mov	r4, r0
 8006e00:	f340 8081 	ble.w	8006f06 <_dtoa_r+0x7d6>
 8006e04:	461a      	mov	r2, r3
 8006e06:	4601      	mov	r1, r0
 8006e08:	4630      	mov	r0, r6
 8006e0a:	f000 ff9d 	bl	8007d48 <__pow5mult>
 8006e0e:	9b06      	ldr	r3, [sp, #24]
 8006e10:	2b01      	cmp	r3, #1
 8006e12:	4604      	mov	r4, r0
 8006e14:	dd7a      	ble.n	8006f0c <_dtoa_r+0x7dc>
 8006e16:	2300      	movs	r3, #0
 8006e18:	930a      	str	r3, [sp, #40]	; 0x28
 8006e1a:	6922      	ldr	r2, [r4, #16]
 8006e1c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8006e20:	6910      	ldr	r0, [r2, #16]
 8006e22:	f000 fe81 	bl	8007b28 <__hi0bits>
 8006e26:	f1c0 0020 	rsb	r0, r0, #32
 8006e2a:	9b05      	ldr	r3, [sp, #20]
 8006e2c:	4418      	add	r0, r3
 8006e2e:	f010 001f 	ands.w	r0, r0, #31
 8006e32:	f000 808c 	beq.w	8006f4e <_dtoa_r+0x81e>
 8006e36:	f1c0 0220 	rsb	r2, r0, #32
 8006e3a:	2a04      	cmp	r2, #4
 8006e3c:	f340 8085 	ble.w	8006f4a <_dtoa_r+0x81a>
 8006e40:	f1c0 001c 	rsb	r0, r0, #28
 8006e44:	9b04      	ldr	r3, [sp, #16]
 8006e46:	4403      	add	r3, r0
 8006e48:	9304      	str	r3, [sp, #16]
 8006e4a:	9b05      	ldr	r3, [sp, #20]
 8006e4c:	4403      	add	r3, r0
 8006e4e:	4480      	add	r8, r0
 8006e50:	9305      	str	r3, [sp, #20]
 8006e52:	9b04      	ldr	r3, [sp, #16]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	dd05      	ble.n	8006e64 <_dtoa_r+0x734>
 8006e58:	4629      	mov	r1, r5
 8006e5a:	461a      	mov	r2, r3
 8006e5c:	4630      	mov	r0, r6
 8006e5e:	f000 ffcd 	bl	8007dfc <__lshift>
 8006e62:	4605      	mov	r5, r0
 8006e64:	9b05      	ldr	r3, [sp, #20]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	dd05      	ble.n	8006e76 <_dtoa_r+0x746>
 8006e6a:	4621      	mov	r1, r4
 8006e6c:	461a      	mov	r2, r3
 8006e6e:	4630      	mov	r0, r6
 8006e70:	f000 ffc4 	bl	8007dfc <__lshift>
 8006e74:	4604      	mov	r4, r0
 8006e76:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d06a      	beq.n	8006f52 <_dtoa_r+0x822>
 8006e7c:	4621      	mov	r1, r4
 8006e7e:	4628      	mov	r0, r5
 8006e80:	f001 f82c 	bl	8007edc <__mcmp>
 8006e84:	2800      	cmp	r0, #0
 8006e86:	da64      	bge.n	8006f52 <_dtoa_r+0x822>
 8006e88:	2300      	movs	r3, #0
 8006e8a:	4629      	mov	r1, r5
 8006e8c:	220a      	movs	r2, #10
 8006e8e:	4630      	mov	r0, r6
 8006e90:	f000 fdba 	bl	8007a08 <__multadd>
 8006e94:	9b07      	ldr	r3, [sp, #28]
 8006e96:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8006e9a:	4605      	mov	r5, r0
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	f000 8191 	beq.w	80071c4 <_dtoa_r+0xa94>
 8006ea2:	4639      	mov	r1, r7
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	220a      	movs	r2, #10
 8006ea8:	4630      	mov	r0, r6
 8006eaa:	f000 fdad 	bl	8007a08 <__multadd>
 8006eae:	f1ba 0f00 	cmp.w	sl, #0
 8006eb2:	4607      	mov	r7, r0
 8006eb4:	f300 808d 	bgt.w	8006fd2 <_dtoa_r+0x8a2>
 8006eb8:	9b06      	ldr	r3, [sp, #24]
 8006eba:	2b02      	cmp	r3, #2
 8006ebc:	dc50      	bgt.n	8006f60 <_dtoa_r+0x830>
 8006ebe:	e088      	b.n	8006fd2 <_dtoa_r+0x8a2>
 8006ec0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006ec2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006ec6:	e751      	b.n	8006d6c <_dtoa_r+0x63c>
 8006ec8:	f109 34ff 	add.w	r4, r9, #4294967295	; 0xffffffff
 8006ecc:	42a3      	cmp	r3, r4
 8006ece:	bfbf      	itttt	lt
 8006ed0:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 8006ed2:	1ae3      	sublt	r3, r4, r3
 8006ed4:	18d2      	addlt	r2, r2, r3
 8006ed6:	9209      	strlt	r2, [sp, #36]	; 0x24
 8006ed8:	bfb6      	itet	lt
 8006eda:	4623      	movlt	r3, r4
 8006edc:	1b1c      	subge	r4, r3, r4
 8006ede:	2400      	movlt	r4, #0
 8006ee0:	f1b9 0f00 	cmp.w	r9, #0
 8006ee4:	bfb5      	itete	lt
 8006ee6:	9a04      	ldrlt	r2, [sp, #16]
 8006ee8:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 8006eec:	eba2 0809 	sublt.w	r8, r2, r9
 8006ef0:	464a      	movge	r2, r9
 8006ef2:	bfb8      	it	lt
 8006ef4:	2200      	movlt	r2, #0
 8006ef6:	e73c      	b.n	8006d72 <_dtoa_r+0x642>
 8006ef8:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8006efc:	9f07      	ldr	r7, [sp, #28]
 8006efe:	461c      	mov	r4, r3
 8006f00:	e744      	b.n	8006d8c <_dtoa_r+0x65c>
 8006f02:	461a      	mov	r2, r3
 8006f04:	e770      	b.n	8006de8 <_dtoa_r+0x6b8>
 8006f06:	9b06      	ldr	r3, [sp, #24]
 8006f08:	2b01      	cmp	r3, #1
 8006f0a:	dc18      	bgt.n	8006f3e <_dtoa_r+0x80e>
 8006f0c:	9b02      	ldr	r3, [sp, #8]
 8006f0e:	b9b3      	cbnz	r3, 8006f3e <_dtoa_r+0x80e>
 8006f10:	9b03      	ldr	r3, [sp, #12]
 8006f12:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8006f16:	b9a2      	cbnz	r2, 8006f42 <_dtoa_r+0x812>
 8006f18:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006f1c:	0d12      	lsrs	r2, r2, #20
 8006f1e:	0512      	lsls	r2, r2, #20
 8006f20:	b18a      	cbz	r2, 8006f46 <_dtoa_r+0x816>
 8006f22:	9b04      	ldr	r3, [sp, #16]
 8006f24:	3301      	adds	r3, #1
 8006f26:	9304      	str	r3, [sp, #16]
 8006f28:	9b05      	ldr	r3, [sp, #20]
 8006f2a:	3301      	adds	r3, #1
 8006f2c:	9305      	str	r3, [sp, #20]
 8006f2e:	2301      	movs	r3, #1
 8006f30:	930a      	str	r3, [sp, #40]	; 0x28
 8006f32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	f47f af70 	bne.w	8006e1a <_dtoa_r+0x6ea>
 8006f3a:	2001      	movs	r0, #1
 8006f3c:	e775      	b.n	8006e2a <_dtoa_r+0x6fa>
 8006f3e:	2300      	movs	r3, #0
 8006f40:	e7f6      	b.n	8006f30 <_dtoa_r+0x800>
 8006f42:	9b02      	ldr	r3, [sp, #8]
 8006f44:	e7f4      	b.n	8006f30 <_dtoa_r+0x800>
 8006f46:	920a      	str	r2, [sp, #40]	; 0x28
 8006f48:	e7f3      	b.n	8006f32 <_dtoa_r+0x802>
 8006f4a:	d082      	beq.n	8006e52 <_dtoa_r+0x722>
 8006f4c:	4610      	mov	r0, r2
 8006f4e:	301c      	adds	r0, #28
 8006f50:	e778      	b.n	8006e44 <_dtoa_r+0x714>
 8006f52:	f1b9 0f00 	cmp.w	r9, #0
 8006f56:	dc37      	bgt.n	8006fc8 <_dtoa_r+0x898>
 8006f58:	9b06      	ldr	r3, [sp, #24]
 8006f5a:	2b02      	cmp	r3, #2
 8006f5c:	dd34      	ble.n	8006fc8 <_dtoa_r+0x898>
 8006f5e:	46ca      	mov	sl, r9
 8006f60:	f1ba 0f00 	cmp.w	sl, #0
 8006f64:	d10d      	bne.n	8006f82 <_dtoa_r+0x852>
 8006f66:	4621      	mov	r1, r4
 8006f68:	4653      	mov	r3, sl
 8006f6a:	2205      	movs	r2, #5
 8006f6c:	4630      	mov	r0, r6
 8006f6e:	f000 fd4b 	bl	8007a08 <__multadd>
 8006f72:	4601      	mov	r1, r0
 8006f74:	4604      	mov	r4, r0
 8006f76:	4628      	mov	r0, r5
 8006f78:	f000 ffb0 	bl	8007edc <__mcmp>
 8006f7c:	2800      	cmp	r0, #0
 8006f7e:	f73f adeb 	bgt.w	8006b58 <_dtoa_r+0x428>
 8006f82:	9b08      	ldr	r3, [sp, #32]
 8006f84:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006f88:	ea6f 0b03 	mvn.w	fp, r3
 8006f8c:	f04f 0900 	mov.w	r9, #0
 8006f90:	4621      	mov	r1, r4
 8006f92:	4630      	mov	r0, r6
 8006f94:	f000 fd16 	bl	80079c4 <_Bfree>
 8006f98:	2f00      	cmp	r7, #0
 8006f9a:	f43f aea8 	beq.w	8006cee <_dtoa_r+0x5be>
 8006f9e:	f1b9 0f00 	cmp.w	r9, #0
 8006fa2:	d005      	beq.n	8006fb0 <_dtoa_r+0x880>
 8006fa4:	45b9      	cmp	r9, r7
 8006fa6:	d003      	beq.n	8006fb0 <_dtoa_r+0x880>
 8006fa8:	4649      	mov	r1, r9
 8006faa:	4630      	mov	r0, r6
 8006fac:	f000 fd0a 	bl	80079c4 <_Bfree>
 8006fb0:	4639      	mov	r1, r7
 8006fb2:	4630      	mov	r0, r6
 8006fb4:	f000 fd06 	bl	80079c4 <_Bfree>
 8006fb8:	e699      	b.n	8006cee <_dtoa_r+0x5be>
 8006fba:	2400      	movs	r4, #0
 8006fbc:	4627      	mov	r7, r4
 8006fbe:	e7e0      	b.n	8006f82 <_dtoa_r+0x852>
 8006fc0:	46bb      	mov	fp, r7
 8006fc2:	4604      	mov	r4, r0
 8006fc4:	4607      	mov	r7, r0
 8006fc6:	e5c7      	b.n	8006b58 <_dtoa_r+0x428>
 8006fc8:	9b07      	ldr	r3, [sp, #28]
 8006fca:	46ca      	mov	sl, r9
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	f000 8100 	beq.w	80071d2 <_dtoa_r+0xaa2>
 8006fd2:	f1b8 0f00 	cmp.w	r8, #0
 8006fd6:	dd05      	ble.n	8006fe4 <_dtoa_r+0x8b4>
 8006fd8:	4639      	mov	r1, r7
 8006fda:	4642      	mov	r2, r8
 8006fdc:	4630      	mov	r0, r6
 8006fde:	f000 ff0d 	bl	8007dfc <__lshift>
 8006fe2:	4607      	mov	r7, r0
 8006fe4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d05d      	beq.n	80070a6 <_dtoa_r+0x976>
 8006fea:	6879      	ldr	r1, [r7, #4]
 8006fec:	4630      	mov	r0, r6
 8006fee:	f000 fca9 	bl	8007944 <_Balloc>
 8006ff2:	4680      	mov	r8, r0
 8006ff4:	b928      	cbnz	r0, 8007002 <_dtoa_r+0x8d2>
 8006ff6:	4b82      	ldr	r3, [pc, #520]	; (8007200 <_dtoa_r+0xad0>)
 8006ff8:	4602      	mov	r2, r0
 8006ffa:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006ffe:	f7ff bbaf 	b.w	8006760 <_dtoa_r+0x30>
 8007002:	693a      	ldr	r2, [r7, #16]
 8007004:	3202      	adds	r2, #2
 8007006:	0092      	lsls	r2, r2, #2
 8007008:	f107 010c 	add.w	r1, r7, #12
 800700c:	300c      	adds	r0, #12
 800700e:	f000 fc8b 	bl	8007928 <memcpy>
 8007012:	2201      	movs	r2, #1
 8007014:	4641      	mov	r1, r8
 8007016:	4630      	mov	r0, r6
 8007018:	f000 fef0 	bl	8007dfc <__lshift>
 800701c:	9b01      	ldr	r3, [sp, #4]
 800701e:	3301      	adds	r3, #1
 8007020:	9304      	str	r3, [sp, #16]
 8007022:	9b01      	ldr	r3, [sp, #4]
 8007024:	4453      	add	r3, sl
 8007026:	9308      	str	r3, [sp, #32]
 8007028:	9b02      	ldr	r3, [sp, #8]
 800702a:	f003 0301 	and.w	r3, r3, #1
 800702e:	46b9      	mov	r9, r7
 8007030:	9307      	str	r3, [sp, #28]
 8007032:	4607      	mov	r7, r0
 8007034:	9b04      	ldr	r3, [sp, #16]
 8007036:	4621      	mov	r1, r4
 8007038:	3b01      	subs	r3, #1
 800703a:	4628      	mov	r0, r5
 800703c:	9302      	str	r3, [sp, #8]
 800703e:	f7ff faeb 	bl	8006618 <quorem>
 8007042:	4603      	mov	r3, r0
 8007044:	3330      	adds	r3, #48	; 0x30
 8007046:	9005      	str	r0, [sp, #20]
 8007048:	4649      	mov	r1, r9
 800704a:	4628      	mov	r0, r5
 800704c:	9309      	str	r3, [sp, #36]	; 0x24
 800704e:	f000 ff45 	bl	8007edc <__mcmp>
 8007052:	463a      	mov	r2, r7
 8007054:	4682      	mov	sl, r0
 8007056:	4621      	mov	r1, r4
 8007058:	4630      	mov	r0, r6
 800705a:	f000 ff5b 	bl	8007f14 <__mdiff>
 800705e:	68c2      	ldr	r2, [r0, #12]
 8007060:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007062:	4680      	mov	r8, r0
 8007064:	bb0a      	cbnz	r2, 80070aa <_dtoa_r+0x97a>
 8007066:	4601      	mov	r1, r0
 8007068:	4628      	mov	r0, r5
 800706a:	f000 ff37 	bl	8007edc <__mcmp>
 800706e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007070:	4602      	mov	r2, r0
 8007072:	4641      	mov	r1, r8
 8007074:	4630      	mov	r0, r6
 8007076:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 800707a:	f000 fca3 	bl	80079c4 <_Bfree>
 800707e:	9b06      	ldr	r3, [sp, #24]
 8007080:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007082:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8007086:	ea43 0102 	orr.w	r1, r3, r2
 800708a:	9b07      	ldr	r3, [sp, #28]
 800708c:	430b      	orrs	r3, r1
 800708e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007090:	d10d      	bne.n	80070ae <_dtoa_r+0x97e>
 8007092:	2b39      	cmp	r3, #57	; 0x39
 8007094:	d029      	beq.n	80070ea <_dtoa_r+0x9ba>
 8007096:	f1ba 0f00 	cmp.w	sl, #0
 800709a:	dd01      	ble.n	80070a0 <_dtoa_r+0x970>
 800709c:	9b05      	ldr	r3, [sp, #20]
 800709e:	3331      	adds	r3, #49	; 0x31
 80070a0:	9a02      	ldr	r2, [sp, #8]
 80070a2:	7013      	strb	r3, [r2, #0]
 80070a4:	e774      	b.n	8006f90 <_dtoa_r+0x860>
 80070a6:	4638      	mov	r0, r7
 80070a8:	e7b8      	b.n	800701c <_dtoa_r+0x8ec>
 80070aa:	2201      	movs	r2, #1
 80070ac:	e7e1      	b.n	8007072 <_dtoa_r+0x942>
 80070ae:	f1ba 0f00 	cmp.w	sl, #0
 80070b2:	db06      	blt.n	80070c2 <_dtoa_r+0x992>
 80070b4:	9906      	ldr	r1, [sp, #24]
 80070b6:	ea41 0a0a 	orr.w	sl, r1, sl
 80070ba:	9907      	ldr	r1, [sp, #28]
 80070bc:	ea5a 0101 	orrs.w	r1, sl, r1
 80070c0:	d120      	bne.n	8007104 <_dtoa_r+0x9d4>
 80070c2:	2a00      	cmp	r2, #0
 80070c4:	ddec      	ble.n	80070a0 <_dtoa_r+0x970>
 80070c6:	4629      	mov	r1, r5
 80070c8:	2201      	movs	r2, #1
 80070ca:	4630      	mov	r0, r6
 80070cc:	9304      	str	r3, [sp, #16]
 80070ce:	f000 fe95 	bl	8007dfc <__lshift>
 80070d2:	4621      	mov	r1, r4
 80070d4:	4605      	mov	r5, r0
 80070d6:	f000 ff01 	bl	8007edc <__mcmp>
 80070da:	2800      	cmp	r0, #0
 80070dc:	9b04      	ldr	r3, [sp, #16]
 80070de:	dc02      	bgt.n	80070e6 <_dtoa_r+0x9b6>
 80070e0:	d1de      	bne.n	80070a0 <_dtoa_r+0x970>
 80070e2:	07da      	lsls	r2, r3, #31
 80070e4:	d5dc      	bpl.n	80070a0 <_dtoa_r+0x970>
 80070e6:	2b39      	cmp	r3, #57	; 0x39
 80070e8:	d1d8      	bne.n	800709c <_dtoa_r+0x96c>
 80070ea:	9a02      	ldr	r2, [sp, #8]
 80070ec:	2339      	movs	r3, #57	; 0x39
 80070ee:	7013      	strb	r3, [r2, #0]
 80070f0:	4643      	mov	r3, r8
 80070f2:	4698      	mov	r8, r3
 80070f4:	3b01      	subs	r3, #1
 80070f6:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 80070fa:	2a39      	cmp	r2, #57	; 0x39
 80070fc:	d051      	beq.n	80071a2 <_dtoa_r+0xa72>
 80070fe:	3201      	adds	r2, #1
 8007100:	701a      	strb	r2, [r3, #0]
 8007102:	e745      	b.n	8006f90 <_dtoa_r+0x860>
 8007104:	2a00      	cmp	r2, #0
 8007106:	dd03      	ble.n	8007110 <_dtoa_r+0x9e0>
 8007108:	2b39      	cmp	r3, #57	; 0x39
 800710a:	d0ee      	beq.n	80070ea <_dtoa_r+0x9ba>
 800710c:	3301      	adds	r3, #1
 800710e:	e7c7      	b.n	80070a0 <_dtoa_r+0x970>
 8007110:	9a04      	ldr	r2, [sp, #16]
 8007112:	9908      	ldr	r1, [sp, #32]
 8007114:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007118:	428a      	cmp	r2, r1
 800711a:	d02b      	beq.n	8007174 <_dtoa_r+0xa44>
 800711c:	4629      	mov	r1, r5
 800711e:	2300      	movs	r3, #0
 8007120:	220a      	movs	r2, #10
 8007122:	4630      	mov	r0, r6
 8007124:	f000 fc70 	bl	8007a08 <__multadd>
 8007128:	45b9      	cmp	r9, r7
 800712a:	4605      	mov	r5, r0
 800712c:	f04f 0300 	mov.w	r3, #0
 8007130:	f04f 020a 	mov.w	r2, #10
 8007134:	4649      	mov	r1, r9
 8007136:	4630      	mov	r0, r6
 8007138:	d107      	bne.n	800714a <_dtoa_r+0xa1a>
 800713a:	f000 fc65 	bl	8007a08 <__multadd>
 800713e:	4681      	mov	r9, r0
 8007140:	4607      	mov	r7, r0
 8007142:	9b04      	ldr	r3, [sp, #16]
 8007144:	3301      	adds	r3, #1
 8007146:	9304      	str	r3, [sp, #16]
 8007148:	e774      	b.n	8007034 <_dtoa_r+0x904>
 800714a:	f000 fc5d 	bl	8007a08 <__multadd>
 800714e:	4639      	mov	r1, r7
 8007150:	4681      	mov	r9, r0
 8007152:	2300      	movs	r3, #0
 8007154:	220a      	movs	r2, #10
 8007156:	4630      	mov	r0, r6
 8007158:	f000 fc56 	bl	8007a08 <__multadd>
 800715c:	4607      	mov	r7, r0
 800715e:	e7f0      	b.n	8007142 <_dtoa_r+0xa12>
 8007160:	f1ba 0f00 	cmp.w	sl, #0
 8007164:	9a01      	ldr	r2, [sp, #4]
 8007166:	bfcc      	ite	gt
 8007168:	46d0      	movgt	r8, sl
 800716a:	f04f 0801 	movle.w	r8, #1
 800716e:	4490      	add	r8, r2
 8007170:	f04f 0900 	mov.w	r9, #0
 8007174:	4629      	mov	r1, r5
 8007176:	2201      	movs	r2, #1
 8007178:	4630      	mov	r0, r6
 800717a:	9302      	str	r3, [sp, #8]
 800717c:	f000 fe3e 	bl	8007dfc <__lshift>
 8007180:	4621      	mov	r1, r4
 8007182:	4605      	mov	r5, r0
 8007184:	f000 feaa 	bl	8007edc <__mcmp>
 8007188:	2800      	cmp	r0, #0
 800718a:	dcb1      	bgt.n	80070f0 <_dtoa_r+0x9c0>
 800718c:	d102      	bne.n	8007194 <_dtoa_r+0xa64>
 800718e:	9b02      	ldr	r3, [sp, #8]
 8007190:	07db      	lsls	r3, r3, #31
 8007192:	d4ad      	bmi.n	80070f0 <_dtoa_r+0x9c0>
 8007194:	4643      	mov	r3, r8
 8007196:	4698      	mov	r8, r3
 8007198:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800719c:	2a30      	cmp	r2, #48	; 0x30
 800719e:	d0fa      	beq.n	8007196 <_dtoa_r+0xa66>
 80071a0:	e6f6      	b.n	8006f90 <_dtoa_r+0x860>
 80071a2:	9a01      	ldr	r2, [sp, #4]
 80071a4:	429a      	cmp	r2, r3
 80071a6:	d1a4      	bne.n	80070f2 <_dtoa_r+0x9c2>
 80071a8:	f10b 0b01 	add.w	fp, fp, #1
 80071ac:	2331      	movs	r3, #49	; 0x31
 80071ae:	e778      	b.n	80070a2 <_dtoa_r+0x972>
 80071b0:	4b14      	ldr	r3, [pc, #80]	; (8007204 <_dtoa_r+0xad4>)
 80071b2:	f7ff bb27 	b.w	8006804 <_dtoa_r+0xd4>
 80071b6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	f47f ab03 	bne.w	80067c4 <_dtoa_r+0x94>
 80071be:	4b12      	ldr	r3, [pc, #72]	; (8007208 <_dtoa_r+0xad8>)
 80071c0:	f7ff bb20 	b.w	8006804 <_dtoa_r+0xd4>
 80071c4:	f1ba 0f00 	cmp.w	sl, #0
 80071c8:	dc03      	bgt.n	80071d2 <_dtoa_r+0xaa2>
 80071ca:	9b06      	ldr	r3, [sp, #24]
 80071cc:	2b02      	cmp	r3, #2
 80071ce:	f73f aec7 	bgt.w	8006f60 <_dtoa_r+0x830>
 80071d2:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80071d6:	4621      	mov	r1, r4
 80071d8:	4628      	mov	r0, r5
 80071da:	f7ff fa1d 	bl	8006618 <quorem>
 80071de:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80071e2:	f808 3b01 	strb.w	r3, [r8], #1
 80071e6:	9a01      	ldr	r2, [sp, #4]
 80071e8:	eba8 0202 	sub.w	r2, r8, r2
 80071ec:	4592      	cmp	sl, r2
 80071ee:	ddb7      	ble.n	8007160 <_dtoa_r+0xa30>
 80071f0:	4629      	mov	r1, r5
 80071f2:	2300      	movs	r3, #0
 80071f4:	220a      	movs	r2, #10
 80071f6:	4630      	mov	r0, r6
 80071f8:	f000 fc06 	bl	8007a08 <__multadd>
 80071fc:	4605      	mov	r5, r0
 80071fe:	e7ea      	b.n	80071d6 <_dtoa_r+0xaa6>
 8007200:	080095c0 	.word	0x080095c0
 8007204:	080093c0 	.word	0x080093c0
 8007208:	08009541 	.word	0x08009541

0800720c <rshift>:
 800720c:	6903      	ldr	r3, [r0, #16]
 800720e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007212:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007216:	ea4f 1261 	mov.w	r2, r1, asr #5
 800721a:	f100 0414 	add.w	r4, r0, #20
 800721e:	dd45      	ble.n	80072ac <rshift+0xa0>
 8007220:	f011 011f 	ands.w	r1, r1, #31
 8007224:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007228:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800722c:	d10c      	bne.n	8007248 <rshift+0x3c>
 800722e:	f100 0710 	add.w	r7, r0, #16
 8007232:	4629      	mov	r1, r5
 8007234:	42b1      	cmp	r1, r6
 8007236:	d334      	bcc.n	80072a2 <rshift+0x96>
 8007238:	1a9b      	subs	r3, r3, r2
 800723a:	009b      	lsls	r3, r3, #2
 800723c:	1eea      	subs	r2, r5, #3
 800723e:	4296      	cmp	r6, r2
 8007240:	bf38      	it	cc
 8007242:	2300      	movcc	r3, #0
 8007244:	4423      	add	r3, r4
 8007246:	e015      	b.n	8007274 <rshift+0x68>
 8007248:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800724c:	f1c1 0820 	rsb	r8, r1, #32
 8007250:	40cf      	lsrs	r7, r1
 8007252:	f105 0e04 	add.w	lr, r5, #4
 8007256:	46a1      	mov	r9, r4
 8007258:	4576      	cmp	r6, lr
 800725a:	46f4      	mov	ip, lr
 800725c:	d815      	bhi.n	800728a <rshift+0x7e>
 800725e:	1a9a      	subs	r2, r3, r2
 8007260:	0092      	lsls	r2, r2, #2
 8007262:	3a04      	subs	r2, #4
 8007264:	3501      	adds	r5, #1
 8007266:	42ae      	cmp	r6, r5
 8007268:	bf38      	it	cc
 800726a:	2200      	movcc	r2, #0
 800726c:	18a3      	adds	r3, r4, r2
 800726e:	50a7      	str	r7, [r4, r2]
 8007270:	b107      	cbz	r7, 8007274 <rshift+0x68>
 8007272:	3304      	adds	r3, #4
 8007274:	1b1a      	subs	r2, r3, r4
 8007276:	42a3      	cmp	r3, r4
 8007278:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800727c:	bf08      	it	eq
 800727e:	2300      	moveq	r3, #0
 8007280:	6102      	str	r2, [r0, #16]
 8007282:	bf08      	it	eq
 8007284:	6143      	streq	r3, [r0, #20]
 8007286:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800728a:	f8dc c000 	ldr.w	ip, [ip]
 800728e:	fa0c fc08 	lsl.w	ip, ip, r8
 8007292:	ea4c 0707 	orr.w	r7, ip, r7
 8007296:	f849 7b04 	str.w	r7, [r9], #4
 800729a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800729e:	40cf      	lsrs	r7, r1
 80072a0:	e7da      	b.n	8007258 <rshift+0x4c>
 80072a2:	f851 cb04 	ldr.w	ip, [r1], #4
 80072a6:	f847 cf04 	str.w	ip, [r7, #4]!
 80072aa:	e7c3      	b.n	8007234 <rshift+0x28>
 80072ac:	4623      	mov	r3, r4
 80072ae:	e7e1      	b.n	8007274 <rshift+0x68>

080072b0 <__hexdig_fun>:
 80072b0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80072b4:	2b09      	cmp	r3, #9
 80072b6:	d802      	bhi.n	80072be <__hexdig_fun+0xe>
 80072b8:	3820      	subs	r0, #32
 80072ba:	b2c0      	uxtb	r0, r0
 80072bc:	4770      	bx	lr
 80072be:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80072c2:	2b05      	cmp	r3, #5
 80072c4:	d801      	bhi.n	80072ca <__hexdig_fun+0x1a>
 80072c6:	3847      	subs	r0, #71	; 0x47
 80072c8:	e7f7      	b.n	80072ba <__hexdig_fun+0xa>
 80072ca:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80072ce:	2b05      	cmp	r3, #5
 80072d0:	d801      	bhi.n	80072d6 <__hexdig_fun+0x26>
 80072d2:	3827      	subs	r0, #39	; 0x27
 80072d4:	e7f1      	b.n	80072ba <__hexdig_fun+0xa>
 80072d6:	2000      	movs	r0, #0
 80072d8:	4770      	bx	lr
	...

080072dc <__gethex>:
 80072dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072e0:	ed2d 8b02 	vpush	{d8}
 80072e4:	b089      	sub	sp, #36	; 0x24
 80072e6:	ee08 0a10 	vmov	s16, r0
 80072ea:	9304      	str	r3, [sp, #16]
 80072ec:	4bb4      	ldr	r3, [pc, #720]	; (80075c0 <__gethex+0x2e4>)
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	9301      	str	r3, [sp, #4]
 80072f2:	4618      	mov	r0, r3
 80072f4:	468b      	mov	fp, r1
 80072f6:	4690      	mov	r8, r2
 80072f8:	f7f8 ffa2 	bl	8000240 <strlen>
 80072fc:	9b01      	ldr	r3, [sp, #4]
 80072fe:	f8db 2000 	ldr.w	r2, [fp]
 8007302:	4403      	add	r3, r0
 8007304:	4682      	mov	sl, r0
 8007306:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800730a:	9305      	str	r3, [sp, #20]
 800730c:	1c93      	adds	r3, r2, #2
 800730e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8007312:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8007316:	32fe      	adds	r2, #254	; 0xfe
 8007318:	18d1      	adds	r1, r2, r3
 800731a:	461f      	mov	r7, r3
 800731c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007320:	9100      	str	r1, [sp, #0]
 8007322:	2830      	cmp	r0, #48	; 0x30
 8007324:	d0f8      	beq.n	8007318 <__gethex+0x3c>
 8007326:	f7ff ffc3 	bl	80072b0 <__hexdig_fun>
 800732a:	4604      	mov	r4, r0
 800732c:	2800      	cmp	r0, #0
 800732e:	d13a      	bne.n	80073a6 <__gethex+0xca>
 8007330:	9901      	ldr	r1, [sp, #4]
 8007332:	4652      	mov	r2, sl
 8007334:	4638      	mov	r0, r7
 8007336:	f001 fa2f 	bl	8008798 <strncmp>
 800733a:	4605      	mov	r5, r0
 800733c:	2800      	cmp	r0, #0
 800733e:	d168      	bne.n	8007412 <__gethex+0x136>
 8007340:	f817 000a 	ldrb.w	r0, [r7, sl]
 8007344:	eb07 060a 	add.w	r6, r7, sl
 8007348:	f7ff ffb2 	bl	80072b0 <__hexdig_fun>
 800734c:	2800      	cmp	r0, #0
 800734e:	d062      	beq.n	8007416 <__gethex+0x13a>
 8007350:	4633      	mov	r3, r6
 8007352:	7818      	ldrb	r0, [r3, #0]
 8007354:	2830      	cmp	r0, #48	; 0x30
 8007356:	461f      	mov	r7, r3
 8007358:	f103 0301 	add.w	r3, r3, #1
 800735c:	d0f9      	beq.n	8007352 <__gethex+0x76>
 800735e:	f7ff ffa7 	bl	80072b0 <__hexdig_fun>
 8007362:	2301      	movs	r3, #1
 8007364:	fab0 f480 	clz	r4, r0
 8007368:	0964      	lsrs	r4, r4, #5
 800736a:	4635      	mov	r5, r6
 800736c:	9300      	str	r3, [sp, #0]
 800736e:	463a      	mov	r2, r7
 8007370:	4616      	mov	r6, r2
 8007372:	3201      	adds	r2, #1
 8007374:	7830      	ldrb	r0, [r6, #0]
 8007376:	f7ff ff9b 	bl	80072b0 <__hexdig_fun>
 800737a:	2800      	cmp	r0, #0
 800737c:	d1f8      	bne.n	8007370 <__gethex+0x94>
 800737e:	9901      	ldr	r1, [sp, #4]
 8007380:	4652      	mov	r2, sl
 8007382:	4630      	mov	r0, r6
 8007384:	f001 fa08 	bl	8008798 <strncmp>
 8007388:	b980      	cbnz	r0, 80073ac <__gethex+0xd0>
 800738a:	b94d      	cbnz	r5, 80073a0 <__gethex+0xc4>
 800738c:	eb06 050a 	add.w	r5, r6, sl
 8007390:	462a      	mov	r2, r5
 8007392:	4616      	mov	r6, r2
 8007394:	3201      	adds	r2, #1
 8007396:	7830      	ldrb	r0, [r6, #0]
 8007398:	f7ff ff8a 	bl	80072b0 <__hexdig_fun>
 800739c:	2800      	cmp	r0, #0
 800739e:	d1f8      	bne.n	8007392 <__gethex+0xb6>
 80073a0:	1bad      	subs	r5, r5, r6
 80073a2:	00ad      	lsls	r5, r5, #2
 80073a4:	e004      	b.n	80073b0 <__gethex+0xd4>
 80073a6:	2400      	movs	r4, #0
 80073a8:	4625      	mov	r5, r4
 80073aa:	e7e0      	b.n	800736e <__gethex+0x92>
 80073ac:	2d00      	cmp	r5, #0
 80073ae:	d1f7      	bne.n	80073a0 <__gethex+0xc4>
 80073b0:	7833      	ldrb	r3, [r6, #0]
 80073b2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80073b6:	2b50      	cmp	r3, #80	; 0x50
 80073b8:	d13b      	bne.n	8007432 <__gethex+0x156>
 80073ba:	7873      	ldrb	r3, [r6, #1]
 80073bc:	2b2b      	cmp	r3, #43	; 0x2b
 80073be:	d02c      	beq.n	800741a <__gethex+0x13e>
 80073c0:	2b2d      	cmp	r3, #45	; 0x2d
 80073c2:	d02e      	beq.n	8007422 <__gethex+0x146>
 80073c4:	1c71      	adds	r1, r6, #1
 80073c6:	f04f 0900 	mov.w	r9, #0
 80073ca:	7808      	ldrb	r0, [r1, #0]
 80073cc:	f7ff ff70 	bl	80072b0 <__hexdig_fun>
 80073d0:	1e43      	subs	r3, r0, #1
 80073d2:	b2db      	uxtb	r3, r3
 80073d4:	2b18      	cmp	r3, #24
 80073d6:	d82c      	bhi.n	8007432 <__gethex+0x156>
 80073d8:	f1a0 0210 	sub.w	r2, r0, #16
 80073dc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80073e0:	f7ff ff66 	bl	80072b0 <__hexdig_fun>
 80073e4:	1e43      	subs	r3, r0, #1
 80073e6:	b2db      	uxtb	r3, r3
 80073e8:	2b18      	cmp	r3, #24
 80073ea:	d91d      	bls.n	8007428 <__gethex+0x14c>
 80073ec:	f1b9 0f00 	cmp.w	r9, #0
 80073f0:	d000      	beq.n	80073f4 <__gethex+0x118>
 80073f2:	4252      	negs	r2, r2
 80073f4:	4415      	add	r5, r2
 80073f6:	f8cb 1000 	str.w	r1, [fp]
 80073fa:	b1e4      	cbz	r4, 8007436 <__gethex+0x15a>
 80073fc:	9b00      	ldr	r3, [sp, #0]
 80073fe:	2b00      	cmp	r3, #0
 8007400:	bf14      	ite	ne
 8007402:	2700      	movne	r7, #0
 8007404:	2706      	moveq	r7, #6
 8007406:	4638      	mov	r0, r7
 8007408:	b009      	add	sp, #36	; 0x24
 800740a:	ecbd 8b02 	vpop	{d8}
 800740e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007412:	463e      	mov	r6, r7
 8007414:	4625      	mov	r5, r4
 8007416:	2401      	movs	r4, #1
 8007418:	e7ca      	b.n	80073b0 <__gethex+0xd4>
 800741a:	f04f 0900 	mov.w	r9, #0
 800741e:	1cb1      	adds	r1, r6, #2
 8007420:	e7d3      	b.n	80073ca <__gethex+0xee>
 8007422:	f04f 0901 	mov.w	r9, #1
 8007426:	e7fa      	b.n	800741e <__gethex+0x142>
 8007428:	230a      	movs	r3, #10
 800742a:	fb03 0202 	mla	r2, r3, r2, r0
 800742e:	3a10      	subs	r2, #16
 8007430:	e7d4      	b.n	80073dc <__gethex+0x100>
 8007432:	4631      	mov	r1, r6
 8007434:	e7df      	b.n	80073f6 <__gethex+0x11a>
 8007436:	1bf3      	subs	r3, r6, r7
 8007438:	3b01      	subs	r3, #1
 800743a:	4621      	mov	r1, r4
 800743c:	2b07      	cmp	r3, #7
 800743e:	dc0b      	bgt.n	8007458 <__gethex+0x17c>
 8007440:	ee18 0a10 	vmov	r0, s16
 8007444:	f000 fa7e 	bl	8007944 <_Balloc>
 8007448:	4604      	mov	r4, r0
 800744a:	b940      	cbnz	r0, 800745e <__gethex+0x182>
 800744c:	4b5d      	ldr	r3, [pc, #372]	; (80075c4 <__gethex+0x2e8>)
 800744e:	4602      	mov	r2, r0
 8007450:	21de      	movs	r1, #222	; 0xde
 8007452:	485d      	ldr	r0, [pc, #372]	; (80075c8 <__gethex+0x2ec>)
 8007454:	f001 f9c2 	bl	80087dc <__assert_func>
 8007458:	3101      	adds	r1, #1
 800745a:	105b      	asrs	r3, r3, #1
 800745c:	e7ee      	b.n	800743c <__gethex+0x160>
 800745e:	f100 0914 	add.w	r9, r0, #20
 8007462:	f04f 0b00 	mov.w	fp, #0
 8007466:	f1ca 0301 	rsb	r3, sl, #1
 800746a:	f8cd 9008 	str.w	r9, [sp, #8]
 800746e:	f8cd b000 	str.w	fp, [sp]
 8007472:	9306      	str	r3, [sp, #24]
 8007474:	42b7      	cmp	r7, r6
 8007476:	d340      	bcc.n	80074fa <__gethex+0x21e>
 8007478:	9802      	ldr	r0, [sp, #8]
 800747a:	9b00      	ldr	r3, [sp, #0]
 800747c:	f840 3b04 	str.w	r3, [r0], #4
 8007480:	eba0 0009 	sub.w	r0, r0, r9
 8007484:	1080      	asrs	r0, r0, #2
 8007486:	0146      	lsls	r6, r0, #5
 8007488:	6120      	str	r0, [r4, #16]
 800748a:	4618      	mov	r0, r3
 800748c:	f000 fb4c 	bl	8007b28 <__hi0bits>
 8007490:	1a30      	subs	r0, r6, r0
 8007492:	f8d8 6000 	ldr.w	r6, [r8]
 8007496:	42b0      	cmp	r0, r6
 8007498:	dd63      	ble.n	8007562 <__gethex+0x286>
 800749a:	1b87      	subs	r7, r0, r6
 800749c:	4639      	mov	r1, r7
 800749e:	4620      	mov	r0, r4
 80074a0:	f000 feed 	bl	800827e <__any_on>
 80074a4:	4682      	mov	sl, r0
 80074a6:	b1a8      	cbz	r0, 80074d4 <__gethex+0x1f8>
 80074a8:	1e7b      	subs	r3, r7, #1
 80074aa:	1159      	asrs	r1, r3, #5
 80074ac:	f003 021f 	and.w	r2, r3, #31
 80074b0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80074b4:	f04f 0a01 	mov.w	sl, #1
 80074b8:	fa0a f202 	lsl.w	r2, sl, r2
 80074bc:	420a      	tst	r2, r1
 80074be:	d009      	beq.n	80074d4 <__gethex+0x1f8>
 80074c0:	4553      	cmp	r3, sl
 80074c2:	dd05      	ble.n	80074d0 <__gethex+0x1f4>
 80074c4:	1eb9      	subs	r1, r7, #2
 80074c6:	4620      	mov	r0, r4
 80074c8:	f000 fed9 	bl	800827e <__any_on>
 80074cc:	2800      	cmp	r0, #0
 80074ce:	d145      	bne.n	800755c <__gethex+0x280>
 80074d0:	f04f 0a02 	mov.w	sl, #2
 80074d4:	4639      	mov	r1, r7
 80074d6:	4620      	mov	r0, r4
 80074d8:	f7ff fe98 	bl	800720c <rshift>
 80074dc:	443d      	add	r5, r7
 80074de:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80074e2:	42ab      	cmp	r3, r5
 80074e4:	da4c      	bge.n	8007580 <__gethex+0x2a4>
 80074e6:	ee18 0a10 	vmov	r0, s16
 80074ea:	4621      	mov	r1, r4
 80074ec:	f000 fa6a 	bl	80079c4 <_Bfree>
 80074f0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80074f2:	2300      	movs	r3, #0
 80074f4:	6013      	str	r3, [r2, #0]
 80074f6:	27a3      	movs	r7, #163	; 0xa3
 80074f8:	e785      	b.n	8007406 <__gethex+0x12a>
 80074fa:	1e73      	subs	r3, r6, #1
 80074fc:	9a05      	ldr	r2, [sp, #20]
 80074fe:	9303      	str	r3, [sp, #12]
 8007500:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007504:	4293      	cmp	r3, r2
 8007506:	d019      	beq.n	800753c <__gethex+0x260>
 8007508:	f1bb 0f20 	cmp.w	fp, #32
 800750c:	d107      	bne.n	800751e <__gethex+0x242>
 800750e:	9b02      	ldr	r3, [sp, #8]
 8007510:	9a00      	ldr	r2, [sp, #0]
 8007512:	f843 2b04 	str.w	r2, [r3], #4
 8007516:	9302      	str	r3, [sp, #8]
 8007518:	2300      	movs	r3, #0
 800751a:	9300      	str	r3, [sp, #0]
 800751c:	469b      	mov	fp, r3
 800751e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8007522:	f7ff fec5 	bl	80072b0 <__hexdig_fun>
 8007526:	9b00      	ldr	r3, [sp, #0]
 8007528:	f000 000f 	and.w	r0, r0, #15
 800752c:	fa00 f00b 	lsl.w	r0, r0, fp
 8007530:	4303      	orrs	r3, r0
 8007532:	9300      	str	r3, [sp, #0]
 8007534:	f10b 0b04 	add.w	fp, fp, #4
 8007538:	9b03      	ldr	r3, [sp, #12]
 800753a:	e00d      	b.n	8007558 <__gethex+0x27c>
 800753c:	9b03      	ldr	r3, [sp, #12]
 800753e:	9a06      	ldr	r2, [sp, #24]
 8007540:	4413      	add	r3, r2
 8007542:	42bb      	cmp	r3, r7
 8007544:	d3e0      	bcc.n	8007508 <__gethex+0x22c>
 8007546:	4618      	mov	r0, r3
 8007548:	9901      	ldr	r1, [sp, #4]
 800754a:	9307      	str	r3, [sp, #28]
 800754c:	4652      	mov	r2, sl
 800754e:	f001 f923 	bl	8008798 <strncmp>
 8007552:	9b07      	ldr	r3, [sp, #28]
 8007554:	2800      	cmp	r0, #0
 8007556:	d1d7      	bne.n	8007508 <__gethex+0x22c>
 8007558:	461e      	mov	r6, r3
 800755a:	e78b      	b.n	8007474 <__gethex+0x198>
 800755c:	f04f 0a03 	mov.w	sl, #3
 8007560:	e7b8      	b.n	80074d4 <__gethex+0x1f8>
 8007562:	da0a      	bge.n	800757a <__gethex+0x29e>
 8007564:	1a37      	subs	r7, r6, r0
 8007566:	4621      	mov	r1, r4
 8007568:	ee18 0a10 	vmov	r0, s16
 800756c:	463a      	mov	r2, r7
 800756e:	f000 fc45 	bl	8007dfc <__lshift>
 8007572:	1bed      	subs	r5, r5, r7
 8007574:	4604      	mov	r4, r0
 8007576:	f100 0914 	add.w	r9, r0, #20
 800757a:	f04f 0a00 	mov.w	sl, #0
 800757e:	e7ae      	b.n	80074de <__gethex+0x202>
 8007580:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007584:	42a8      	cmp	r0, r5
 8007586:	dd72      	ble.n	800766e <__gethex+0x392>
 8007588:	1b45      	subs	r5, r0, r5
 800758a:	42ae      	cmp	r6, r5
 800758c:	dc36      	bgt.n	80075fc <__gethex+0x320>
 800758e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007592:	2b02      	cmp	r3, #2
 8007594:	d02a      	beq.n	80075ec <__gethex+0x310>
 8007596:	2b03      	cmp	r3, #3
 8007598:	d02c      	beq.n	80075f4 <__gethex+0x318>
 800759a:	2b01      	cmp	r3, #1
 800759c:	d11c      	bne.n	80075d8 <__gethex+0x2fc>
 800759e:	42ae      	cmp	r6, r5
 80075a0:	d11a      	bne.n	80075d8 <__gethex+0x2fc>
 80075a2:	2e01      	cmp	r6, #1
 80075a4:	d112      	bne.n	80075cc <__gethex+0x2f0>
 80075a6:	9a04      	ldr	r2, [sp, #16]
 80075a8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80075ac:	6013      	str	r3, [r2, #0]
 80075ae:	2301      	movs	r3, #1
 80075b0:	6123      	str	r3, [r4, #16]
 80075b2:	f8c9 3000 	str.w	r3, [r9]
 80075b6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80075b8:	2762      	movs	r7, #98	; 0x62
 80075ba:	601c      	str	r4, [r3, #0]
 80075bc:	e723      	b.n	8007406 <__gethex+0x12a>
 80075be:	bf00      	nop
 80075c0:	08009638 	.word	0x08009638
 80075c4:	080095c0 	.word	0x080095c0
 80075c8:	080095d1 	.word	0x080095d1
 80075cc:	1e71      	subs	r1, r6, #1
 80075ce:	4620      	mov	r0, r4
 80075d0:	f000 fe55 	bl	800827e <__any_on>
 80075d4:	2800      	cmp	r0, #0
 80075d6:	d1e6      	bne.n	80075a6 <__gethex+0x2ca>
 80075d8:	ee18 0a10 	vmov	r0, s16
 80075dc:	4621      	mov	r1, r4
 80075de:	f000 f9f1 	bl	80079c4 <_Bfree>
 80075e2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80075e4:	2300      	movs	r3, #0
 80075e6:	6013      	str	r3, [r2, #0]
 80075e8:	2750      	movs	r7, #80	; 0x50
 80075ea:	e70c      	b.n	8007406 <__gethex+0x12a>
 80075ec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d1f2      	bne.n	80075d8 <__gethex+0x2fc>
 80075f2:	e7d8      	b.n	80075a6 <__gethex+0x2ca>
 80075f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d1d5      	bne.n	80075a6 <__gethex+0x2ca>
 80075fa:	e7ed      	b.n	80075d8 <__gethex+0x2fc>
 80075fc:	1e6f      	subs	r7, r5, #1
 80075fe:	f1ba 0f00 	cmp.w	sl, #0
 8007602:	d131      	bne.n	8007668 <__gethex+0x38c>
 8007604:	b127      	cbz	r7, 8007610 <__gethex+0x334>
 8007606:	4639      	mov	r1, r7
 8007608:	4620      	mov	r0, r4
 800760a:	f000 fe38 	bl	800827e <__any_on>
 800760e:	4682      	mov	sl, r0
 8007610:	117b      	asrs	r3, r7, #5
 8007612:	2101      	movs	r1, #1
 8007614:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8007618:	f007 071f 	and.w	r7, r7, #31
 800761c:	fa01 f707 	lsl.w	r7, r1, r7
 8007620:	421f      	tst	r7, r3
 8007622:	4629      	mov	r1, r5
 8007624:	4620      	mov	r0, r4
 8007626:	bf18      	it	ne
 8007628:	f04a 0a02 	orrne.w	sl, sl, #2
 800762c:	1b76      	subs	r6, r6, r5
 800762e:	f7ff fded 	bl	800720c <rshift>
 8007632:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007636:	2702      	movs	r7, #2
 8007638:	f1ba 0f00 	cmp.w	sl, #0
 800763c:	d048      	beq.n	80076d0 <__gethex+0x3f4>
 800763e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007642:	2b02      	cmp	r3, #2
 8007644:	d015      	beq.n	8007672 <__gethex+0x396>
 8007646:	2b03      	cmp	r3, #3
 8007648:	d017      	beq.n	800767a <__gethex+0x39e>
 800764a:	2b01      	cmp	r3, #1
 800764c:	d109      	bne.n	8007662 <__gethex+0x386>
 800764e:	f01a 0f02 	tst.w	sl, #2
 8007652:	d006      	beq.n	8007662 <__gethex+0x386>
 8007654:	f8d9 0000 	ldr.w	r0, [r9]
 8007658:	ea4a 0a00 	orr.w	sl, sl, r0
 800765c:	f01a 0f01 	tst.w	sl, #1
 8007660:	d10e      	bne.n	8007680 <__gethex+0x3a4>
 8007662:	f047 0710 	orr.w	r7, r7, #16
 8007666:	e033      	b.n	80076d0 <__gethex+0x3f4>
 8007668:	f04f 0a01 	mov.w	sl, #1
 800766c:	e7d0      	b.n	8007610 <__gethex+0x334>
 800766e:	2701      	movs	r7, #1
 8007670:	e7e2      	b.n	8007638 <__gethex+0x35c>
 8007672:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007674:	f1c3 0301 	rsb	r3, r3, #1
 8007678:	9315      	str	r3, [sp, #84]	; 0x54
 800767a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800767c:	2b00      	cmp	r3, #0
 800767e:	d0f0      	beq.n	8007662 <__gethex+0x386>
 8007680:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007684:	f104 0314 	add.w	r3, r4, #20
 8007688:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800768c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007690:	f04f 0c00 	mov.w	ip, #0
 8007694:	4618      	mov	r0, r3
 8007696:	f853 2b04 	ldr.w	r2, [r3], #4
 800769a:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 800769e:	d01c      	beq.n	80076da <__gethex+0x3fe>
 80076a0:	3201      	adds	r2, #1
 80076a2:	6002      	str	r2, [r0, #0]
 80076a4:	2f02      	cmp	r7, #2
 80076a6:	f104 0314 	add.w	r3, r4, #20
 80076aa:	d13f      	bne.n	800772c <__gethex+0x450>
 80076ac:	f8d8 2000 	ldr.w	r2, [r8]
 80076b0:	3a01      	subs	r2, #1
 80076b2:	42b2      	cmp	r2, r6
 80076b4:	d10a      	bne.n	80076cc <__gethex+0x3f0>
 80076b6:	1171      	asrs	r1, r6, #5
 80076b8:	2201      	movs	r2, #1
 80076ba:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80076be:	f006 061f 	and.w	r6, r6, #31
 80076c2:	fa02 f606 	lsl.w	r6, r2, r6
 80076c6:	421e      	tst	r6, r3
 80076c8:	bf18      	it	ne
 80076ca:	4617      	movne	r7, r2
 80076cc:	f047 0720 	orr.w	r7, r7, #32
 80076d0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80076d2:	601c      	str	r4, [r3, #0]
 80076d4:	9b04      	ldr	r3, [sp, #16]
 80076d6:	601d      	str	r5, [r3, #0]
 80076d8:	e695      	b.n	8007406 <__gethex+0x12a>
 80076da:	4299      	cmp	r1, r3
 80076dc:	f843 cc04 	str.w	ip, [r3, #-4]
 80076e0:	d8d8      	bhi.n	8007694 <__gethex+0x3b8>
 80076e2:	68a3      	ldr	r3, [r4, #8]
 80076e4:	459b      	cmp	fp, r3
 80076e6:	db19      	blt.n	800771c <__gethex+0x440>
 80076e8:	6861      	ldr	r1, [r4, #4]
 80076ea:	ee18 0a10 	vmov	r0, s16
 80076ee:	3101      	adds	r1, #1
 80076f0:	f000 f928 	bl	8007944 <_Balloc>
 80076f4:	4681      	mov	r9, r0
 80076f6:	b918      	cbnz	r0, 8007700 <__gethex+0x424>
 80076f8:	4b1a      	ldr	r3, [pc, #104]	; (8007764 <__gethex+0x488>)
 80076fa:	4602      	mov	r2, r0
 80076fc:	2184      	movs	r1, #132	; 0x84
 80076fe:	e6a8      	b.n	8007452 <__gethex+0x176>
 8007700:	6922      	ldr	r2, [r4, #16]
 8007702:	3202      	adds	r2, #2
 8007704:	f104 010c 	add.w	r1, r4, #12
 8007708:	0092      	lsls	r2, r2, #2
 800770a:	300c      	adds	r0, #12
 800770c:	f000 f90c 	bl	8007928 <memcpy>
 8007710:	4621      	mov	r1, r4
 8007712:	ee18 0a10 	vmov	r0, s16
 8007716:	f000 f955 	bl	80079c4 <_Bfree>
 800771a:	464c      	mov	r4, r9
 800771c:	6923      	ldr	r3, [r4, #16]
 800771e:	1c5a      	adds	r2, r3, #1
 8007720:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007724:	6122      	str	r2, [r4, #16]
 8007726:	2201      	movs	r2, #1
 8007728:	615a      	str	r2, [r3, #20]
 800772a:	e7bb      	b.n	80076a4 <__gethex+0x3c8>
 800772c:	6922      	ldr	r2, [r4, #16]
 800772e:	455a      	cmp	r2, fp
 8007730:	dd0b      	ble.n	800774a <__gethex+0x46e>
 8007732:	2101      	movs	r1, #1
 8007734:	4620      	mov	r0, r4
 8007736:	f7ff fd69 	bl	800720c <rshift>
 800773a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800773e:	3501      	adds	r5, #1
 8007740:	42ab      	cmp	r3, r5
 8007742:	f6ff aed0 	blt.w	80074e6 <__gethex+0x20a>
 8007746:	2701      	movs	r7, #1
 8007748:	e7c0      	b.n	80076cc <__gethex+0x3f0>
 800774a:	f016 061f 	ands.w	r6, r6, #31
 800774e:	d0fa      	beq.n	8007746 <__gethex+0x46a>
 8007750:	4453      	add	r3, sl
 8007752:	f1c6 0620 	rsb	r6, r6, #32
 8007756:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800775a:	f000 f9e5 	bl	8007b28 <__hi0bits>
 800775e:	42b0      	cmp	r0, r6
 8007760:	dbe7      	blt.n	8007732 <__gethex+0x456>
 8007762:	e7f0      	b.n	8007746 <__gethex+0x46a>
 8007764:	080095c0 	.word	0x080095c0

08007768 <L_shift>:
 8007768:	f1c2 0208 	rsb	r2, r2, #8
 800776c:	0092      	lsls	r2, r2, #2
 800776e:	b570      	push	{r4, r5, r6, lr}
 8007770:	f1c2 0620 	rsb	r6, r2, #32
 8007774:	6843      	ldr	r3, [r0, #4]
 8007776:	6804      	ldr	r4, [r0, #0]
 8007778:	fa03 f506 	lsl.w	r5, r3, r6
 800777c:	432c      	orrs	r4, r5
 800777e:	40d3      	lsrs	r3, r2
 8007780:	6004      	str	r4, [r0, #0]
 8007782:	f840 3f04 	str.w	r3, [r0, #4]!
 8007786:	4288      	cmp	r0, r1
 8007788:	d3f4      	bcc.n	8007774 <L_shift+0xc>
 800778a:	bd70      	pop	{r4, r5, r6, pc}

0800778c <__match>:
 800778c:	b530      	push	{r4, r5, lr}
 800778e:	6803      	ldr	r3, [r0, #0]
 8007790:	3301      	adds	r3, #1
 8007792:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007796:	b914      	cbnz	r4, 800779e <__match+0x12>
 8007798:	6003      	str	r3, [r0, #0]
 800779a:	2001      	movs	r0, #1
 800779c:	bd30      	pop	{r4, r5, pc}
 800779e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80077a2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80077a6:	2d19      	cmp	r5, #25
 80077a8:	bf98      	it	ls
 80077aa:	3220      	addls	r2, #32
 80077ac:	42a2      	cmp	r2, r4
 80077ae:	d0f0      	beq.n	8007792 <__match+0x6>
 80077b0:	2000      	movs	r0, #0
 80077b2:	e7f3      	b.n	800779c <__match+0x10>

080077b4 <__hexnan>:
 80077b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077b8:	680b      	ldr	r3, [r1, #0]
 80077ba:	115e      	asrs	r6, r3, #5
 80077bc:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80077c0:	f013 031f 	ands.w	r3, r3, #31
 80077c4:	b087      	sub	sp, #28
 80077c6:	bf18      	it	ne
 80077c8:	3604      	addne	r6, #4
 80077ca:	2500      	movs	r5, #0
 80077cc:	1f37      	subs	r7, r6, #4
 80077ce:	4690      	mov	r8, r2
 80077d0:	6802      	ldr	r2, [r0, #0]
 80077d2:	9301      	str	r3, [sp, #4]
 80077d4:	4682      	mov	sl, r0
 80077d6:	f846 5c04 	str.w	r5, [r6, #-4]
 80077da:	46b9      	mov	r9, r7
 80077dc:	463c      	mov	r4, r7
 80077de:	9502      	str	r5, [sp, #8]
 80077e0:	46ab      	mov	fp, r5
 80077e2:	7851      	ldrb	r1, [r2, #1]
 80077e4:	1c53      	adds	r3, r2, #1
 80077e6:	9303      	str	r3, [sp, #12]
 80077e8:	b341      	cbz	r1, 800783c <__hexnan+0x88>
 80077ea:	4608      	mov	r0, r1
 80077ec:	9205      	str	r2, [sp, #20]
 80077ee:	9104      	str	r1, [sp, #16]
 80077f0:	f7ff fd5e 	bl	80072b0 <__hexdig_fun>
 80077f4:	2800      	cmp	r0, #0
 80077f6:	d14f      	bne.n	8007898 <__hexnan+0xe4>
 80077f8:	9904      	ldr	r1, [sp, #16]
 80077fa:	9a05      	ldr	r2, [sp, #20]
 80077fc:	2920      	cmp	r1, #32
 80077fe:	d818      	bhi.n	8007832 <__hexnan+0x7e>
 8007800:	9b02      	ldr	r3, [sp, #8]
 8007802:	459b      	cmp	fp, r3
 8007804:	dd13      	ble.n	800782e <__hexnan+0x7a>
 8007806:	454c      	cmp	r4, r9
 8007808:	d206      	bcs.n	8007818 <__hexnan+0x64>
 800780a:	2d07      	cmp	r5, #7
 800780c:	dc04      	bgt.n	8007818 <__hexnan+0x64>
 800780e:	462a      	mov	r2, r5
 8007810:	4649      	mov	r1, r9
 8007812:	4620      	mov	r0, r4
 8007814:	f7ff ffa8 	bl	8007768 <L_shift>
 8007818:	4544      	cmp	r4, r8
 800781a:	d950      	bls.n	80078be <__hexnan+0x10a>
 800781c:	2300      	movs	r3, #0
 800781e:	f1a4 0904 	sub.w	r9, r4, #4
 8007822:	f844 3c04 	str.w	r3, [r4, #-4]
 8007826:	f8cd b008 	str.w	fp, [sp, #8]
 800782a:	464c      	mov	r4, r9
 800782c:	461d      	mov	r5, r3
 800782e:	9a03      	ldr	r2, [sp, #12]
 8007830:	e7d7      	b.n	80077e2 <__hexnan+0x2e>
 8007832:	2929      	cmp	r1, #41	; 0x29
 8007834:	d156      	bne.n	80078e4 <__hexnan+0x130>
 8007836:	3202      	adds	r2, #2
 8007838:	f8ca 2000 	str.w	r2, [sl]
 800783c:	f1bb 0f00 	cmp.w	fp, #0
 8007840:	d050      	beq.n	80078e4 <__hexnan+0x130>
 8007842:	454c      	cmp	r4, r9
 8007844:	d206      	bcs.n	8007854 <__hexnan+0xa0>
 8007846:	2d07      	cmp	r5, #7
 8007848:	dc04      	bgt.n	8007854 <__hexnan+0xa0>
 800784a:	462a      	mov	r2, r5
 800784c:	4649      	mov	r1, r9
 800784e:	4620      	mov	r0, r4
 8007850:	f7ff ff8a 	bl	8007768 <L_shift>
 8007854:	4544      	cmp	r4, r8
 8007856:	d934      	bls.n	80078c2 <__hexnan+0x10e>
 8007858:	f1a8 0204 	sub.w	r2, r8, #4
 800785c:	4623      	mov	r3, r4
 800785e:	f853 1b04 	ldr.w	r1, [r3], #4
 8007862:	f842 1f04 	str.w	r1, [r2, #4]!
 8007866:	429f      	cmp	r7, r3
 8007868:	d2f9      	bcs.n	800785e <__hexnan+0xaa>
 800786a:	1b3b      	subs	r3, r7, r4
 800786c:	f023 0303 	bic.w	r3, r3, #3
 8007870:	3304      	adds	r3, #4
 8007872:	3401      	adds	r4, #1
 8007874:	3e03      	subs	r6, #3
 8007876:	42b4      	cmp	r4, r6
 8007878:	bf88      	it	hi
 800787a:	2304      	movhi	r3, #4
 800787c:	4443      	add	r3, r8
 800787e:	2200      	movs	r2, #0
 8007880:	f843 2b04 	str.w	r2, [r3], #4
 8007884:	429f      	cmp	r7, r3
 8007886:	d2fb      	bcs.n	8007880 <__hexnan+0xcc>
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	b91b      	cbnz	r3, 8007894 <__hexnan+0xe0>
 800788c:	4547      	cmp	r7, r8
 800788e:	d127      	bne.n	80078e0 <__hexnan+0x12c>
 8007890:	2301      	movs	r3, #1
 8007892:	603b      	str	r3, [r7, #0]
 8007894:	2005      	movs	r0, #5
 8007896:	e026      	b.n	80078e6 <__hexnan+0x132>
 8007898:	3501      	adds	r5, #1
 800789a:	2d08      	cmp	r5, #8
 800789c:	f10b 0b01 	add.w	fp, fp, #1
 80078a0:	dd06      	ble.n	80078b0 <__hexnan+0xfc>
 80078a2:	4544      	cmp	r4, r8
 80078a4:	d9c3      	bls.n	800782e <__hexnan+0x7a>
 80078a6:	2300      	movs	r3, #0
 80078a8:	f844 3c04 	str.w	r3, [r4, #-4]
 80078ac:	2501      	movs	r5, #1
 80078ae:	3c04      	subs	r4, #4
 80078b0:	6822      	ldr	r2, [r4, #0]
 80078b2:	f000 000f 	and.w	r0, r0, #15
 80078b6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80078ba:	6022      	str	r2, [r4, #0]
 80078bc:	e7b7      	b.n	800782e <__hexnan+0x7a>
 80078be:	2508      	movs	r5, #8
 80078c0:	e7b5      	b.n	800782e <__hexnan+0x7a>
 80078c2:	9b01      	ldr	r3, [sp, #4]
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d0df      	beq.n	8007888 <__hexnan+0xd4>
 80078c8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80078cc:	f1c3 0320 	rsb	r3, r3, #32
 80078d0:	fa22 f303 	lsr.w	r3, r2, r3
 80078d4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80078d8:	401a      	ands	r2, r3
 80078da:	f846 2c04 	str.w	r2, [r6, #-4]
 80078de:	e7d3      	b.n	8007888 <__hexnan+0xd4>
 80078e0:	3f04      	subs	r7, #4
 80078e2:	e7d1      	b.n	8007888 <__hexnan+0xd4>
 80078e4:	2004      	movs	r0, #4
 80078e6:	b007      	add	sp, #28
 80078e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080078ec <_localeconv_r>:
 80078ec:	4800      	ldr	r0, [pc, #0]	; (80078f0 <_localeconv_r+0x4>)
 80078ee:	4770      	bx	lr
 80078f0:	20000164 	.word	0x20000164

080078f4 <malloc>:
 80078f4:	4b02      	ldr	r3, [pc, #8]	; (8007900 <malloc+0xc>)
 80078f6:	4601      	mov	r1, r0
 80078f8:	6818      	ldr	r0, [r3, #0]
 80078fa:	f000 bd63 	b.w	80083c4 <_malloc_r>
 80078fe:	bf00      	nop
 8007900:	2000000c 	.word	0x2000000c

08007904 <__ascii_mbtowc>:
 8007904:	b082      	sub	sp, #8
 8007906:	b901      	cbnz	r1, 800790a <__ascii_mbtowc+0x6>
 8007908:	a901      	add	r1, sp, #4
 800790a:	b142      	cbz	r2, 800791e <__ascii_mbtowc+0x1a>
 800790c:	b14b      	cbz	r3, 8007922 <__ascii_mbtowc+0x1e>
 800790e:	7813      	ldrb	r3, [r2, #0]
 8007910:	600b      	str	r3, [r1, #0]
 8007912:	7812      	ldrb	r2, [r2, #0]
 8007914:	1e10      	subs	r0, r2, #0
 8007916:	bf18      	it	ne
 8007918:	2001      	movne	r0, #1
 800791a:	b002      	add	sp, #8
 800791c:	4770      	bx	lr
 800791e:	4610      	mov	r0, r2
 8007920:	e7fb      	b.n	800791a <__ascii_mbtowc+0x16>
 8007922:	f06f 0001 	mvn.w	r0, #1
 8007926:	e7f8      	b.n	800791a <__ascii_mbtowc+0x16>

08007928 <memcpy>:
 8007928:	440a      	add	r2, r1
 800792a:	4291      	cmp	r1, r2
 800792c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8007930:	d100      	bne.n	8007934 <memcpy+0xc>
 8007932:	4770      	bx	lr
 8007934:	b510      	push	{r4, lr}
 8007936:	f811 4b01 	ldrb.w	r4, [r1], #1
 800793a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800793e:	4291      	cmp	r1, r2
 8007940:	d1f9      	bne.n	8007936 <memcpy+0xe>
 8007942:	bd10      	pop	{r4, pc}

08007944 <_Balloc>:
 8007944:	b570      	push	{r4, r5, r6, lr}
 8007946:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007948:	4604      	mov	r4, r0
 800794a:	460d      	mov	r5, r1
 800794c:	b976      	cbnz	r6, 800796c <_Balloc+0x28>
 800794e:	2010      	movs	r0, #16
 8007950:	f7ff ffd0 	bl	80078f4 <malloc>
 8007954:	4602      	mov	r2, r0
 8007956:	6260      	str	r0, [r4, #36]	; 0x24
 8007958:	b920      	cbnz	r0, 8007964 <_Balloc+0x20>
 800795a:	4b18      	ldr	r3, [pc, #96]	; (80079bc <_Balloc+0x78>)
 800795c:	4818      	ldr	r0, [pc, #96]	; (80079c0 <_Balloc+0x7c>)
 800795e:	2166      	movs	r1, #102	; 0x66
 8007960:	f000 ff3c 	bl	80087dc <__assert_func>
 8007964:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007968:	6006      	str	r6, [r0, #0]
 800796a:	60c6      	str	r6, [r0, #12]
 800796c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800796e:	68f3      	ldr	r3, [r6, #12]
 8007970:	b183      	cbz	r3, 8007994 <_Balloc+0x50>
 8007972:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007974:	68db      	ldr	r3, [r3, #12]
 8007976:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800797a:	b9b8      	cbnz	r0, 80079ac <_Balloc+0x68>
 800797c:	2101      	movs	r1, #1
 800797e:	fa01 f605 	lsl.w	r6, r1, r5
 8007982:	1d72      	adds	r2, r6, #5
 8007984:	0092      	lsls	r2, r2, #2
 8007986:	4620      	mov	r0, r4
 8007988:	f000 fc9a 	bl	80082c0 <_calloc_r>
 800798c:	b160      	cbz	r0, 80079a8 <_Balloc+0x64>
 800798e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007992:	e00e      	b.n	80079b2 <_Balloc+0x6e>
 8007994:	2221      	movs	r2, #33	; 0x21
 8007996:	2104      	movs	r1, #4
 8007998:	4620      	mov	r0, r4
 800799a:	f000 fc91 	bl	80082c0 <_calloc_r>
 800799e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80079a0:	60f0      	str	r0, [r6, #12]
 80079a2:	68db      	ldr	r3, [r3, #12]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d1e4      	bne.n	8007972 <_Balloc+0x2e>
 80079a8:	2000      	movs	r0, #0
 80079aa:	bd70      	pop	{r4, r5, r6, pc}
 80079ac:	6802      	ldr	r2, [r0, #0]
 80079ae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80079b2:	2300      	movs	r3, #0
 80079b4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80079b8:	e7f7      	b.n	80079aa <_Balloc+0x66>
 80079ba:	bf00      	nop
 80079bc:	0800954e 	.word	0x0800954e
 80079c0:	0800964c 	.word	0x0800964c

080079c4 <_Bfree>:
 80079c4:	b570      	push	{r4, r5, r6, lr}
 80079c6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80079c8:	4605      	mov	r5, r0
 80079ca:	460c      	mov	r4, r1
 80079cc:	b976      	cbnz	r6, 80079ec <_Bfree+0x28>
 80079ce:	2010      	movs	r0, #16
 80079d0:	f7ff ff90 	bl	80078f4 <malloc>
 80079d4:	4602      	mov	r2, r0
 80079d6:	6268      	str	r0, [r5, #36]	; 0x24
 80079d8:	b920      	cbnz	r0, 80079e4 <_Bfree+0x20>
 80079da:	4b09      	ldr	r3, [pc, #36]	; (8007a00 <_Bfree+0x3c>)
 80079dc:	4809      	ldr	r0, [pc, #36]	; (8007a04 <_Bfree+0x40>)
 80079de:	218a      	movs	r1, #138	; 0x8a
 80079e0:	f000 fefc 	bl	80087dc <__assert_func>
 80079e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80079e8:	6006      	str	r6, [r0, #0]
 80079ea:	60c6      	str	r6, [r0, #12]
 80079ec:	b13c      	cbz	r4, 80079fe <_Bfree+0x3a>
 80079ee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80079f0:	6862      	ldr	r2, [r4, #4]
 80079f2:	68db      	ldr	r3, [r3, #12]
 80079f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80079f8:	6021      	str	r1, [r4, #0]
 80079fa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80079fe:	bd70      	pop	{r4, r5, r6, pc}
 8007a00:	0800954e 	.word	0x0800954e
 8007a04:	0800964c 	.word	0x0800964c

08007a08 <__multadd>:
 8007a08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a0c:	690d      	ldr	r5, [r1, #16]
 8007a0e:	4607      	mov	r7, r0
 8007a10:	460c      	mov	r4, r1
 8007a12:	461e      	mov	r6, r3
 8007a14:	f101 0c14 	add.w	ip, r1, #20
 8007a18:	2000      	movs	r0, #0
 8007a1a:	f8dc 3000 	ldr.w	r3, [ip]
 8007a1e:	b299      	uxth	r1, r3
 8007a20:	fb02 6101 	mla	r1, r2, r1, r6
 8007a24:	0c1e      	lsrs	r6, r3, #16
 8007a26:	0c0b      	lsrs	r3, r1, #16
 8007a28:	fb02 3306 	mla	r3, r2, r6, r3
 8007a2c:	b289      	uxth	r1, r1
 8007a2e:	3001      	adds	r0, #1
 8007a30:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007a34:	4285      	cmp	r5, r0
 8007a36:	f84c 1b04 	str.w	r1, [ip], #4
 8007a3a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007a3e:	dcec      	bgt.n	8007a1a <__multadd+0x12>
 8007a40:	b30e      	cbz	r6, 8007a86 <__multadd+0x7e>
 8007a42:	68a3      	ldr	r3, [r4, #8]
 8007a44:	42ab      	cmp	r3, r5
 8007a46:	dc19      	bgt.n	8007a7c <__multadd+0x74>
 8007a48:	6861      	ldr	r1, [r4, #4]
 8007a4a:	4638      	mov	r0, r7
 8007a4c:	3101      	adds	r1, #1
 8007a4e:	f7ff ff79 	bl	8007944 <_Balloc>
 8007a52:	4680      	mov	r8, r0
 8007a54:	b928      	cbnz	r0, 8007a62 <__multadd+0x5a>
 8007a56:	4602      	mov	r2, r0
 8007a58:	4b0c      	ldr	r3, [pc, #48]	; (8007a8c <__multadd+0x84>)
 8007a5a:	480d      	ldr	r0, [pc, #52]	; (8007a90 <__multadd+0x88>)
 8007a5c:	21b5      	movs	r1, #181	; 0xb5
 8007a5e:	f000 febd 	bl	80087dc <__assert_func>
 8007a62:	6922      	ldr	r2, [r4, #16]
 8007a64:	3202      	adds	r2, #2
 8007a66:	f104 010c 	add.w	r1, r4, #12
 8007a6a:	0092      	lsls	r2, r2, #2
 8007a6c:	300c      	adds	r0, #12
 8007a6e:	f7ff ff5b 	bl	8007928 <memcpy>
 8007a72:	4621      	mov	r1, r4
 8007a74:	4638      	mov	r0, r7
 8007a76:	f7ff ffa5 	bl	80079c4 <_Bfree>
 8007a7a:	4644      	mov	r4, r8
 8007a7c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007a80:	3501      	adds	r5, #1
 8007a82:	615e      	str	r6, [r3, #20]
 8007a84:	6125      	str	r5, [r4, #16]
 8007a86:	4620      	mov	r0, r4
 8007a88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a8c:	080095c0 	.word	0x080095c0
 8007a90:	0800964c 	.word	0x0800964c

08007a94 <__s2b>:
 8007a94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a98:	460c      	mov	r4, r1
 8007a9a:	4615      	mov	r5, r2
 8007a9c:	461f      	mov	r7, r3
 8007a9e:	2209      	movs	r2, #9
 8007aa0:	3308      	adds	r3, #8
 8007aa2:	4606      	mov	r6, r0
 8007aa4:	fb93 f3f2 	sdiv	r3, r3, r2
 8007aa8:	2100      	movs	r1, #0
 8007aaa:	2201      	movs	r2, #1
 8007aac:	429a      	cmp	r2, r3
 8007aae:	db09      	blt.n	8007ac4 <__s2b+0x30>
 8007ab0:	4630      	mov	r0, r6
 8007ab2:	f7ff ff47 	bl	8007944 <_Balloc>
 8007ab6:	b940      	cbnz	r0, 8007aca <__s2b+0x36>
 8007ab8:	4602      	mov	r2, r0
 8007aba:	4b19      	ldr	r3, [pc, #100]	; (8007b20 <__s2b+0x8c>)
 8007abc:	4819      	ldr	r0, [pc, #100]	; (8007b24 <__s2b+0x90>)
 8007abe:	21ce      	movs	r1, #206	; 0xce
 8007ac0:	f000 fe8c 	bl	80087dc <__assert_func>
 8007ac4:	0052      	lsls	r2, r2, #1
 8007ac6:	3101      	adds	r1, #1
 8007ac8:	e7f0      	b.n	8007aac <__s2b+0x18>
 8007aca:	9b08      	ldr	r3, [sp, #32]
 8007acc:	6143      	str	r3, [r0, #20]
 8007ace:	2d09      	cmp	r5, #9
 8007ad0:	f04f 0301 	mov.w	r3, #1
 8007ad4:	6103      	str	r3, [r0, #16]
 8007ad6:	dd16      	ble.n	8007b06 <__s2b+0x72>
 8007ad8:	f104 0909 	add.w	r9, r4, #9
 8007adc:	46c8      	mov	r8, r9
 8007ade:	442c      	add	r4, r5
 8007ae0:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007ae4:	4601      	mov	r1, r0
 8007ae6:	3b30      	subs	r3, #48	; 0x30
 8007ae8:	220a      	movs	r2, #10
 8007aea:	4630      	mov	r0, r6
 8007aec:	f7ff ff8c 	bl	8007a08 <__multadd>
 8007af0:	45a0      	cmp	r8, r4
 8007af2:	d1f5      	bne.n	8007ae0 <__s2b+0x4c>
 8007af4:	f1a5 0408 	sub.w	r4, r5, #8
 8007af8:	444c      	add	r4, r9
 8007afa:	1b2d      	subs	r5, r5, r4
 8007afc:	1963      	adds	r3, r4, r5
 8007afe:	42bb      	cmp	r3, r7
 8007b00:	db04      	blt.n	8007b0c <__s2b+0x78>
 8007b02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b06:	340a      	adds	r4, #10
 8007b08:	2509      	movs	r5, #9
 8007b0a:	e7f6      	b.n	8007afa <__s2b+0x66>
 8007b0c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007b10:	4601      	mov	r1, r0
 8007b12:	3b30      	subs	r3, #48	; 0x30
 8007b14:	220a      	movs	r2, #10
 8007b16:	4630      	mov	r0, r6
 8007b18:	f7ff ff76 	bl	8007a08 <__multadd>
 8007b1c:	e7ee      	b.n	8007afc <__s2b+0x68>
 8007b1e:	bf00      	nop
 8007b20:	080095c0 	.word	0x080095c0
 8007b24:	0800964c 	.word	0x0800964c

08007b28 <__hi0bits>:
 8007b28:	0c03      	lsrs	r3, r0, #16
 8007b2a:	041b      	lsls	r3, r3, #16
 8007b2c:	b9d3      	cbnz	r3, 8007b64 <__hi0bits+0x3c>
 8007b2e:	0400      	lsls	r0, r0, #16
 8007b30:	2310      	movs	r3, #16
 8007b32:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007b36:	bf04      	itt	eq
 8007b38:	0200      	lsleq	r0, r0, #8
 8007b3a:	3308      	addeq	r3, #8
 8007b3c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007b40:	bf04      	itt	eq
 8007b42:	0100      	lsleq	r0, r0, #4
 8007b44:	3304      	addeq	r3, #4
 8007b46:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007b4a:	bf04      	itt	eq
 8007b4c:	0080      	lsleq	r0, r0, #2
 8007b4e:	3302      	addeq	r3, #2
 8007b50:	2800      	cmp	r0, #0
 8007b52:	db05      	blt.n	8007b60 <__hi0bits+0x38>
 8007b54:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007b58:	f103 0301 	add.w	r3, r3, #1
 8007b5c:	bf08      	it	eq
 8007b5e:	2320      	moveq	r3, #32
 8007b60:	4618      	mov	r0, r3
 8007b62:	4770      	bx	lr
 8007b64:	2300      	movs	r3, #0
 8007b66:	e7e4      	b.n	8007b32 <__hi0bits+0xa>

08007b68 <__lo0bits>:
 8007b68:	6803      	ldr	r3, [r0, #0]
 8007b6a:	f013 0207 	ands.w	r2, r3, #7
 8007b6e:	4601      	mov	r1, r0
 8007b70:	d00b      	beq.n	8007b8a <__lo0bits+0x22>
 8007b72:	07da      	lsls	r2, r3, #31
 8007b74:	d423      	bmi.n	8007bbe <__lo0bits+0x56>
 8007b76:	0798      	lsls	r0, r3, #30
 8007b78:	bf49      	itett	mi
 8007b7a:	085b      	lsrmi	r3, r3, #1
 8007b7c:	089b      	lsrpl	r3, r3, #2
 8007b7e:	2001      	movmi	r0, #1
 8007b80:	600b      	strmi	r3, [r1, #0]
 8007b82:	bf5c      	itt	pl
 8007b84:	600b      	strpl	r3, [r1, #0]
 8007b86:	2002      	movpl	r0, #2
 8007b88:	4770      	bx	lr
 8007b8a:	b298      	uxth	r0, r3
 8007b8c:	b9a8      	cbnz	r0, 8007bba <__lo0bits+0x52>
 8007b8e:	0c1b      	lsrs	r3, r3, #16
 8007b90:	2010      	movs	r0, #16
 8007b92:	b2da      	uxtb	r2, r3
 8007b94:	b90a      	cbnz	r2, 8007b9a <__lo0bits+0x32>
 8007b96:	3008      	adds	r0, #8
 8007b98:	0a1b      	lsrs	r3, r3, #8
 8007b9a:	071a      	lsls	r2, r3, #28
 8007b9c:	bf04      	itt	eq
 8007b9e:	091b      	lsreq	r3, r3, #4
 8007ba0:	3004      	addeq	r0, #4
 8007ba2:	079a      	lsls	r2, r3, #30
 8007ba4:	bf04      	itt	eq
 8007ba6:	089b      	lsreq	r3, r3, #2
 8007ba8:	3002      	addeq	r0, #2
 8007baa:	07da      	lsls	r2, r3, #31
 8007bac:	d403      	bmi.n	8007bb6 <__lo0bits+0x4e>
 8007bae:	085b      	lsrs	r3, r3, #1
 8007bb0:	f100 0001 	add.w	r0, r0, #1
 8007bb4:	d005      	beq.n	8007bc2 <__lo0bits+0x5a>
 8007bb6:	600b      	str	r3, [r1, #0]
 8007bb8:	4770      	bx	lr
 8007bba:	4610      	mov	r0, r2
 8007bbc:	e7e9      	b.n	8007b92 <__lo0bits+0x2a>
 8007bbe:	2000      	movs	r0, #0
 8007bc0:	4770      	bx	lr
 8007bc2:	2020      	movs	r0, #32
 8007bc4:	4770      	bx	lr
	...

08007bc8 <__i2b>:
 8007bc8:	b510      	push	{r4, lr}
 8007bca:	460c      	mov	r4, r1
 8007bcc:	2101      	movs	r1, #1
 8007bce:	f7ff feb9 	bl	8007944 <_Balloc>
 8007bd2:	4602      	mov	r2, r0
 8007bd4:	b928      	cbnz	r0, 8007be2 <__i2b+0x1a>
 8007bd6:	4b05      	ldr	r3, [pc, #20]	; (8007bec <__i2b+0x24>)
 8007bd8:	4805      	ldr	r0, [pc, #20]	; (8007bf0 <__i2b+0x28>)
 8007bda:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007bde:	f000 fdfd 	bl	80087dc <__assert_func>
 8007be2:	2301      	movs	r3, #1
 8007be4:	6144      	str	r4, [r0, #20]
 8007be6:	6103      	str	r3, [r0, #16]
 8007be8:	bd10      	pop	{r4, pc}
 8007bea:	bf00      	nop
 8007bec:	080095c0 	.word	0x080095c0
 8007bf0:	0800964c 	.word	0x0800964c

08007bf4 <__multiply>:
 8007bf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bf8:	4691      	mov	r9, r2
 8007bfa:	690a      	ldr	r2, [r1, #16]
 8007bfc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007c00:	429a      	cmp	r2, r3
 8007c02:	bfb8      	it	lt
 8007c04:	460b      	movlt	r3, r1
 8007c06:	460c      	mov	r4, r1
 8007c08:	bfbc      	itt	lt
 8007c0a:	464c      	movlt	r4, r9
 8007c0c:	4699      	movlt	r9, r3
 8007c0e:	6927      	ldr	r7, [r4, #16]
 8007c10:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007c14:	68a3      	ldr	r3, [r4, #8]
 8007c16:	6861      	ldr	r1, [r4, #4]
 8007c18:	eb07 060a 	add.w	r6, r7, sl
 8007c1c:	42b3      	cmp	r3, r6
 8007c1e:	b085      	sub	sp, #20
 8007c20:	bfb8      	it	lt
 8007c22:	3101      	addlt	r1, #1
 8007c24:	f7ff fe8e 	bl	8007944 <_Balloc>
 8007c28:	b930      	cbnz	r0, 8007c38 <__multiply+0x44>
 8007c2a:	4602      	mov	r2, r0
 8007c2c:	4b44      	ldr	r3, [pc, #272]	; (8007d40 <__multiply+0x14c>)
 8007c2e:	4845      	ldr	r0, [pc, #276]	; (8007d44 <__multiply+0x150>)
 8007c30:	f240 115d 	movw	r1, #349	; 0x15d
 8007c34:	f000 fdd2 	bl	80087dc <__assert_func>
 8007c38:	f100 0514 	add.w	r5, r0, #20
 8007c3c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007c40:	462b      	mov	r3, r5
 8007c42:	2200      	movs	r2, #0
 8007c44:	4543      	cmp	r3, r8
 8007c46:	d321      	bcc.n	8007c8c <__multiply+0x98>
 8007c48:	f104 0314 	add.w	r3, r4, #20
 8007c4c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007c50:	f109 0314 	add.w	r3, r9, #20
 8007c54:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007c58:	9202      	str	r2, [sp, #8]
 8007c5a:	1b3a      	subs	r2, r7, r4
 8007c5c:	3a15      	subs	r2, #21
 8007c5e:	f022 0203 	bic.w	r2, r2, #3
 8007c62:	3204      	adds	r2, #4
 8007c64:	f104 0115 	add.w	r1, r4, #21
 8007c68:	428f      	cmp	r7, r1
 8007c6a:	bf38      	it	cc
 8007c6c:	2204      	movcc	r2, #4
 8007c6e:	9201      	str	r2, [sp, #4]
 8007c70:	9a02      	ldr	r2, [sp, #8]
 8007c72:	9303      	str	r3, [sp, #12]
 8007c74:	429a      	cmp	r2, r3
 8007c76:	d80c      	bhi.n	8007c92 <__multiply+0x9e>
 8007c78:	2e00      	cmp	r6, #0
 8007c7a:	dd03      	ble.n	8007c84 <__multiply+0x90>
 8007c7c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d05a      	beq.n	8007d3a <__multiply+0x146>
 8007c84:	6106      	str	r6, [r0, #16]
 8007c86:	b005      	add	sp, #20
 8007c88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c8c:	f843 2b04 	str.w	r2, [r3], #4
 8007c90:	e7d8      	b.n	8007c44 <__multiply+0x50>
 8007c92:	f8b3 a000 	ldrh.w	sl, [r3]
 8007c96:	f1ba 0f00 	cmp.w	sl, #0
 8007c9a:	d024      	beq.n	8007ce6 <__multiply+0xf2>
 8007c9c:	f104 0e14 	add.w	lr, r4, #20
 8007ca0:	46a9      	mov	r9, r5
 8007ca2:	f04f 0c00 	mov.w	ip, #0
 8007ca6:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007caa:	f8d9 1000 	ldr.w	r1, [r9]
 8007cae:	fa1f fb82 	uxth.w	fp, r2
 8007cb2:	b289      	uxth	r1, r1
 8007cb4:	fb0a 110b 	mla	r1, sl, fp, r1
 8007cb8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007cbc:	f8d9 2000 	ldr.w	r2, [r9]
 8007cc0:	4461      	add	r1, ip
 8007cc2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007cc6:	fb0a c20b 	mla	r2, sl, fp, ip
 8007cca:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007cce:	b289      	uxth	r1, r1
 8007cd0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007cd4:	4577      	cmp	r7, lr
 8007cd6:	f849 1b04 	str.w	r1, [r9], #4
 8007cda:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007cde:	d8e2      	bhi.n	8007ca6 <__multiply+0xb2>
 8007ce0:	9a01      	ldr	r2, [sp, #4]
 8007ce2:	f845 c002 	str.w	ip, [r5, r2]
 8007ce6:	9a03      	ldr	r2, [sp, #12]
 8007ce8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007cec:	3304      	adds	r3, #4
 8007cee:	f1b9 0f00 	cmp.w	r9, #0
 8007cf2:	d020      	beq.n	8007d36 <__multiply+0x142>
 8007cf4:	6829      	ldr	r1, [r5, #0]
 8007cf6:	f104 0c14 	add.w	ip, r4, #20
 8007cfa:	46ae      	mov	lr, r5
 8007cfc:	f04f 0a00 	mov.w	sl, #0
 8007d00:	f8bc b000 	ldrh.w	fp, [ip]
 8007d04:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007d08:	fb09 220b 	mla	r2, r9, fp, r2
 8007d0c:	4492      	add	sl, r2
 8007d0e:	b289      	uxth	r1, r1
 8007d10:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007d14:	f84e 1b04 	str.w	r1, [lr], #4
 8007d18:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007d1c:	f8be 1000 	ldrh.w	r1, [lr]
 8007d20:	0c12      	lsrs	r2, r2, #16
 8007d22:	fb09 1102 	mla	r1, r9, r2, r1
 8007d26:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007d2a:	4567      	cmp	r7, ip
 8007d2c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007d30:	d8e6      	bhi.n	8007d00 <__multiply+0x10c>
 8007d32:	9a01      	ldr	r2, [sp, #4]
 8007d34:	50a9      	str	r1, [r5, r2]
 8007d36:	3504      	adds	r5, #4
 8007d38:	e79a      	b.n	8007c70 <__multiply+0x7c>
 8007d3a:	3e01      	subs	r6, #1
 8007d3c:	e79c      	b.n	8007c78 <__multiply+0x84>
 8007d3e:	bf00      	nop
 8007d40:	080095c0 	.word	0x080095c0
 8007d44:	0800964c 	.word	0x0800964c

08007d48 <__pow5mult>:
 8007d48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d4c:	4615      	mov	r5, r2
 8007d4e:	f012 0203 	ands.w	r2, r2, #3
 8007d52:	4606      	mov	r6, r0
 8007d54:	460f      	mov	r7, r1
 8007d56:	d007      	beq.n	8007d68 <__pow5mult+0x20>
 8007d58:	4c25      	ldr	r4, [pc, #148]	; (8007df0 <__pow5mult+0xa8>)
 8007d5a:	3a01      	subs	r2, #1
 8007d5c:	2300      	movs	r3, #0
 8007d5e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007d62:	f7ff fe51 	bl	8007a08 <__multadd>
 8007d66:	4607      	mov	r7, r0
 8007d68:	10ad      	asrs	r5, r5, #2
 8007d6a:	d03d      	beq.n	8007de8 <__pow5mult+0xa0>
 8007d6c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007d6e:	b97c      	cbnz	r4, 8007d90 <__pow5mult+0x48>
 8007d70:	2010      	movs	r0, #16
 8007d72:	f7ff fdbf 	bl	80078f4 <malloc>
 8007d76:	4602      	mov	r2, r0
 8007d78:	6270      	str	r0, [r6, #36]	; 0x24
 8007d7a:	b928      	cbnz	r0, 8007d88 <__pow5mult+0x40>
 8007d7c:	4b1d      	ldr	r3, [pc, #116]	; (8007df4 <__pow5mult+0xac>)
 8007d7e:	481e      	ldr	r0, [pc, #120]	; (8007df8 <__pow5mult+0xb0>)
 8007d80:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007d84:	f000 fd2a 	bl	80087dc <__assert_func>
 8007d88:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007d8c:	6004      	str	r4, [r0, #0]
 8007d8e:	60c4      	str	r4, [r0, #12]
 8007d90:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007d94:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007d98:	b94c      	cbnz	r4, 8007dae <__pow5mult+0x66>
 8007d9a:	f240 2171 	movw	r1, #625	; 0x271
 8007d9e:	4630      	mov	r0, r6
 8007da0:	f7ff ff12 	bl	8007bc8 <__i2b>
 8007da4:	2300      	movs	r3, #0
 8007da6:	f8c8 0008 	str.w	r0, [r8, #8]
 8007daa:	4604      	mov	r4, r0
 8007dac:	6003      	str	r3, [r0, #0]
 8007dae:	f04f 0900 	mov.w	r9, #0
 8007db2:	07eb      	lsls	r3, r5, #31
 8007db4:	d50a      	bpl.n	8007dcc <__pow5mult+0x84>
 8007db6:	4639      	mov	r1, r7
 8007db8:	4622      	mov	r2, r4
 8007dba:	4630      	mov	r0, r6
 8007dbc:	f7ff ff1a 	bl	8007bf4 <__multiply>
 8007dc0:	4639      	mov	r1, r7
 8007dc2:	4680      	mov	r8, r0
 8007dc4:	4630      	mov	r0, r6
 8007dc6:	f7ff fdfd 	bl	80079c4 <_Bfree>
 8007dca:	4647      	mov	r7, r8
 8007dcc:	106d      	asrs	r5, r5, #1
 8007dce:	d00b      	beq.n	8007de8 <__pow5mult+0xa0>
 8007dd0:	6820      	ldr	r0, [r4, #0]
 8007dd2:	b938      	cbnz	r0, 8007de4 <__pow5mult+0x9c>
 8007dd4:	4622      	mov	r2, r4
 8007dd6:	4621      	mov	r1, r4
 8007dd8:	4630      	mov	r0, r6
 8007dda:	f7ff ff0b 	bl	8007bf4 <__multiply>
 8007dde:	6020      	str	r0, [r4, #0]
 8007de0:	f8c0 9000 	str.w	r9, [r0]
 8007de4:	4604      	mov	r4, r0
 8007de6:	e7e4      	b.n	8007db2 <__pow5mult+0x6a>
 8007de8:	4638      	mov	r0, r7
 8007dea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007dee:	bf00      	nop
 8007df0:	08009798 	.word	0x08009798
 8007df4:	0800954e 	.word	0x0800954e
 8007df8:	0800964c 	.word	0x0800964c

08007dfc <__lshift>:
 8007dfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e00:	460c      	mov	r4, r1
 8007e02:	6849      	ldr	r1, [r1, #4]
 8007e04:	6923      	ldr	r3, [r4, #16]
 8007e06:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007e0a:	68a3      	ldr	r3, [r4, #8]
 8007e0c:	4607      	mov	r7, r0
 8007e0e:	4691      	mov	r9, r2
 8007e10:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007e14:	f108 0601 	add.w	r6, r8, #1
 8007e18:	42b3      	cmp	r3, r6
 8007e1a:	db0b      	blt.n	8007e34 <__lshift+0x38>
 8007e1c:	4638      	mov	r0, r7
 8007e1e:	f7ff fd91 	bl	8007944 <_Balloc>
 8007e22:	4605      	mov	r5, r0
 8007e24:	b948      	cbnz	r0, 8007e3a <__lshift+0x3e>
 8007e26:	4602      	mov	r2, r0
 8007e28:	4b2a      	ldr	r3, [pc, #168]	; (8007ed4 <__lshift+0xd8>)
 8007e2a:	482b      	ldr	r0, [pc, #172]	; (8007ed8 <__lshift+0xdc>)
 8007e2c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007e30:	f000 fcd4 	bl	80087dc <__assert_func>
 8007e34:	3101      	adds	r1, #1
 8007e36:	005b      	lsls	r3, r3, #1
 8007e38:	e7ee      	b.n	8007e18 <__lshift+0x1c>
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	f100 0114 	add.w	r1, r0, #20
 8007e40:	f100 0210 	add.w	r2, r0, #16
 8007e44:	4618      	mov	r0, r3
 8007e46:	4553      	cmp	r3, sl
 8007e48:	db37      	blt.n	8007eba <__lshift+0xbe>
 8007e4a:	6920      	ldr	r0, [r4, #16]
 8007e4c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007e50:	f104 0314 	add.w	r3, r4, #20
 8007e54:	f019 091f 	ands.w	r9, r9, #31
 8007e58:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007e5c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007e60:	d02f      	beq.n	8007ec2 <__lshift+0xc6>
 8007e62:	f1c9 0e20 	rsb	lr, r9, #32
 8007e66:	468a      	mov	sl, r1
 8007e68:	f04f 0c00 	mov.w	ip, #0
 8007e6c:	681a      	ldr	r2, [r3, #0]
 8007e6e:	fa02 f209 	lsl.w	r2, r2, r9
 8007e72:	ea42 020c 	orr.w	r2, r2, ip
 8007e76:	f84a 2b04 	str.w	r2, [sl], #4
 8007e7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e7e:	4298      	cmp	r0, r3
 8007e80:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007e84:	d8f2      	bhi.n	8007e6c <__lshift+0x70>
 8007e86:	1b03      	subs	r3, r0, r4
 8007e88:	3b15      	subs	r3, #21
 8007e8a:	f023 0303 	bic.w	r3, r3, #3
 8007e8e:	3304      	adds	r3, #4
 8007e90:	f104 0215 	add.w	r2, r4, #21
 8007e94:	4290      	cmp	r0, r2
 8007e96:	bf38      	it	cc
 8007e98:	2304      	movcc	r3, #4
 8007e9a:	f841 c003 	str.w	ip, [r1, r3]
 8007e9e:	f1bc 0f00 	cmp.w	ip, #0
 8007ea2:	d001      	beq.n	8007ea8 <__lshift+0xac>
 8007ea4:	f108 0602 	add.w	r6, r8, #2
 8007ea8:	3e01      	subs	r6, #1
 8007eaa:	4638      	mov	r0, r7
 8007eac:	612e      	str	r6, [r5, #16]
 8007eae:	4621      	mov	r1, r4
 8007eb0:	f7ff fd88 	bl	80079c4 <_Bfree>
 8007eb4:	4628      	mov	r0, r5
 8007eb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007eba:	f842 0f04 	str.w	r0, [r2, #4]!
 8007ebe:	3301      	adds	r3, #1
 8007ec0:	e7c1      	b.n	8007e46 <__lshift+0x4a>
 8007ec2:	3904      	subs	r1, #4
 8007ec4:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ec8:	f841 2f04 	str.w	r2, [r1, #4]!
 8007ecc:	4298      	cmp	r0, r3
 8007ece:	d8f9      	bhi.n	8007ec4 <__lshift+0xc8>
 8007ed0:	e7ea      	b.n	8007ea8 <__lshift+0xac>
 8007ed2:	bf00      	nop
 8007ed4:	080095c0 	.word	0x080095c0
 8007ed8:	0800964c 	.word	0x0800964c

08007edc <__mcmp>:
 8007edc:	b530      	push	{r4, r5, lr}
 8007ede:	6902      	ldr	r2, [r0, #16]
 8007ee0:	690c      	ldr	r4, [r1, #16]
 8007ee2:	1b12      	subs	r2, r2, r4
 8007ee4:	d10e      	bne.n	8007f04 <__mcmp+0x28>
 8007ee6:	f100 0314 	add.w	r3, r0, #20
 8007eea:	3114      	adds	r1, #20
 8007eec:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007ef0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007ef4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007ef8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007efc:	42a5      	cmp	r5, r4
 8007efe:	d003      	beq.n	8007f08 <__mcmp+0x2c>
 8007f00:	d305      	bcc.n	8007f0e <__mcmp+0x32>
 8007f02:	2201      	movs	r2, #1
 8007f04:	4610      	mov	r0, r2
 8007f06:	bd30      	pop	{r4, r5, pc}
 8007f08:	4283      	cmp	r3, r0
 8007f0a:	d3f3      	bcc.n	8007ef4 <__mcmp+0x18>
 8007f0c:	e7fa      	b.n	8007f04 <__mcmp+0x28>
 8007f0e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007f12:	e7f7      	b.n	8007f04 <__mcmp+0x28>

08007f14 <__mdiff>:
 8007f14:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f18:	460c      	mov	r4, r1
 8007f1a:	4606      	mov	r6, r0
 8007f1c:	4611      	mov	r1, r2
 8007f1e:	4620      	mov	r0, r4
 8007f20:	4690      	mov	r8, r2
 8007f22:	f7ff ffdb 	bl	8007edc <__mcmp>
 8007f26:	1e05      	subs	r5, r0, #0
 8007f28:	d110      	bne.n	8007f4c <__mdiff+0x38>
 8007f2a:	4629      	mov	r1, r5
 8007f2c:	4630      	mov	r0, r6
 8007f2e:	f7ff fd09 	bl	8007944 <_Balloc>
 8007f32:	b930      	cbnz	r0, 8007f42 <__mdiff+0x2e>
 8007f34:	4b3a      	ldr	r3, [pc, #232]	; (8008020 <__mdiff+0x10c>)
 8007f36:	4602      	mov	r2, r0
 8007f38:	f240 2132 	movw	r1, #562	; 0x232
 8007f3c:	4839      	ldr	r0, [pc, #228]	; (8008024 <__mdiff+0x110>)
 8007f3e:	f000 fc4d 	bl	80087dc <__assert_func>
 8007f42:	2301      	movs	r3, #1
 8007f44:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007f48:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f4c:	bfa4      	itt	ge
 8007f4e:	4643      	movge	r3, r8
 8007f50:	46a0      	movge	r8, r4
 8007f52:	4630      	mov	r0, r6
 8007f54:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007f58:	bfa6      	itte	ge
 8007f5a:	461c      	movge	r4, r3
 8007f5c:	2500      	movge	r5, #0
 8007f5e:	2501      	movlt	r5, #1
 8007f60:	f7ff fcf0 	bl	8007944 <_Balloc>
 8007f64:	b920      	cbnz	r0, 8007f70 <__mdiff+0x5c>
 8007f66:	4b2e      	ldr	r3, [pc, #184]	; (8008020 <__mdiff+0x10c>)
 8007f68:	4602      	mov	r2, r0
 8007f6a:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007f6e:	e7e5      	b.n	8007f3c <__mdiff+0x28>
 8007f70:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007f74:	6926      	ldr	r6, [r4, #16]
 8007f76:	60c5      	str	r5, [r0, #12]
 8007f78:	f104 0914 	add.w	r9, r4, #20
 8007f7c:	f108 0514 	add.w	r5, r8, #20
 8007f80:	f100 0e14 	add.w	lr, r0, #20
 8007f84:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007f88:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007f8c:	f108 0210 	add.w	r2, r8, #16
 8007f90:	46f2      	mov	sl, lr
 8007f92:	2100      	movs	r1, #0
 8007f94:	f859 3b04 	ldr.w	r3, [r9], #4
 8007f98:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007f9c:	fa1f f883 	uxth.w	r8, r3
 8007fa0:	fa11 f18b 	uxtah	r1, r1, fp
 8007fa4:	0c1b      	lsrs	r3, r3, #16
 8007fa6:	eba1 0808 	sub.w	r8, r1, r8
 8007faa:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007fae:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007fb2:	fa1f f888 	uxth.w	r8, r8
 8007fb6:	1419      	asrs	r1, r3, #16
 8007fb8:	454e      	cmp	r6, r9
 8007fba:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007fbe:	f84a 3b04 	str.w	r3, [sl], #4
 8007fc2:	d8e7      	bhi.n	8007f94 <__mdiff+0x80>
 8007fc4:	1b33      	subs	r3, r6, r4
 8007fc6:	3b15      	subs	r3, #21
 8007fc8:	f023 0303 	bic.w	r3, r3, #3
 8007fcc:	3304      	adds	r3, #4
 8007fce:	3415      	adds	r4, #21
 8007fd0:	42a6      	cmp	r6, r4
 8007fd2:	bf38      	it	cc
 8007fd4:	2304      	movcc	r3, #4
 8007fd6:	441d      	add	r5, r3
 8007fd8:	4473      	add	r3, lr
 8007fda:	469e      	mov	lr, r3
 8007fdc:	462e      	mov	r6, r5
 8007fde:	4566      	cmp	r6, ip
 8007fe0:	d30e      	bcc.n	8008000 <__mdiff+0xec>
 8007fe2:	f10c 0203 	add.w	r2, ip, #3
 8007fe6:	1b52      	subs	r2, r2, r5
 8007fe8:	f022 0203 	bic.w	r2, r2, #3
 8007fec:	3d03      	subs	r5, #3
 8007fee:	45ac      	cmp	ip, r5
 8007ff0:	bf38      	it	cc
 8007ff2:	2200      	movcc	r2, #0
 8007ff4:	441a      	add	r2, r3
 8007ff6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007ffa:	b17b      	cbz	r3, 800801c <__mdiff+0x108>
 8007ffc:	6107      	str	r7, [r0, #16]
 8007ffe:	e7a3      	b.n	8007f48 <__mdiff+0x34>
 8008000:	f856 8b04 	ldr.w	r8, [r6], #4
 8008004:	fa11 f288 	uxtah	r2, r1, r8
 8008008:	1414      	asrs	r4, r2, #16
 800800a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800800e:	b292      	uxth	r2, r2
 8008010:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008014:	f84e 2b04 	str.w	r2, [lr], #4
 8008018:	1421      	asrs	r1, r4, #16
 800801a:	e7e0      	b.n	8007fde <__mdiff+0xca>
 800801c:	3f01      	subs	r7, #1
 800801e:	e7ea      	b.n	8007ff6 <__mdiff+0xe2>
 8008020:	080095c0 	.word	0x080095c0
 8008024:	0800964c 	.word	0x0800964c

08008028 <__ulp>:
 8008028:	b082      	sub	sp, #8
 800802a:	ed8d 0b00 	vstr	d0, [sp]
 800802e:	9b01      	ldr	r3, [sp, #4]
 8008030:	4912      	ldr	r1, [pc, #72]	; (800807c <__ulp+0x54>)
 8008032:	4019      	ands	r1, r3
 8008034:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8008038:	2900      	cmp	r1, #0
 800803a:	dd05      	ble.n	8008048 <__ulp+0x20>
 800803c:	2200      	movs	r2, #0
 800803e:	460b      	mov	r3, r1
 8008040:	ec43 2b10 	vmov	d0, r2, r3
 8008044:	b002      	add	sp, #8
 8008046:	4770      	bx	lr
 8008048:	4249      	negs	r1, r1
 800804a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800804e:	ea4f 5021 	mov.w	r0, r1, asr #20
 8008052:	f04f 0200 	mov.w	r2, #0
 8008056:	f04f 0300 	mov.w	r3, #0
 800805a:	da04      	bge.n	8008066 <__ulp+0x3e>
 800805c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8008060:	fa41 f300 	asr.w	r3, r1, r0
 8008064:	e7ec      	b.n	8008040 <__ulp+0x18>
 8008066:	f1a0 0114 	sub.w	r1, r0, #20
 800806a:	291e      	cmp	r1, #30
 800806c:	bfda      	itte	le
 800806e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8008072:	fa20 f101 	lsrle.w	r1, r0, r1
 8008076:	2101      	movgt	r1, #1
 8008078:	460a      	mov	r2, r1
 800807a:	e7e1      	b.n	8008040 <__ulp+0x18>
 800807c:	7ff00000 	.word	0x7ff00000

08008080 <__b2d>:
 8008080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008082:	6905      	ldr	r5, [r0, #16]
 8008084:	f100 0714 	add.w	r7, r0, #20
 8008088:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800808c:	1f2e      	subs	r6, r5, #4
 800808e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8008092:	4620      	mov	r0, r4
 8008094:	f7ff fd48 	bl	8007b28 <__hi0bits>
 8008098:	f1c0 0320 	rsb	r3, r0, #32
 800809c:	280a      	cmp	r0, #10
 800809e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800811c <__b2d+0x9c>
 80080a2:	600b      	str	r3, [r1, #0]
 80080a4:	dc14      	bgt.n	80080d0 <__b2d+0x50>
 80080a6:	f1c0 0e0b 	rsb	lr, r0, #11
 80080aa:	fa24 f10e 	lsr.w	r1, r4, lr
 80080ae:	42b7      	cmp	r7, r6
 80080b0:	ea41 030c 	orr.w	r3, r1, ip
 80080b4:	bf34      	ite	cc
 80080b6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80080ba:	2100      	movcs	r1, #0
 80080bc:	3015      	adds	r0, #21
 80080be:	fa04 f000 	lsl.w	r0, r4, r0
 80080c2:	fa21 f10e 	lsr.w	r1, r1, lr
 80080c6:	ea40 0201 	orr.w	r2, r0, r1
 80080ca:	ec43 2b10 	vmov	d0, r2, r3
 80080ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80080d0:	42b7      	cmp	r7, r6
 80080d2:	bf3a      	itte	cc
 80080d4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80080d8:	f1a5 0608 	subcc.w	r6, r5, #8
 80080dc:	2100      	movcs	r1, #0
 80080de:	380b      	subs	r0, #11
 80080e0:	d017      	beq.n	8008112 <__b2d+0x92>
 80080e2:	f1c0 0c20 	rsb	ip, r0, #32
 80080e6:	fa04 f500 	lsl.w	r5, r4, r0
 80080ea:	42be      	cmp	r6, r7
 80080ec:	fa21 f40c 	lsr.w	r4, r1, ip
 80080f0:	ea45 0504 	orr.w	r5, r5, r4
 80080f4:	bf8c      	ite	hi
 80080f6:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80080fa:	2400      	movls	r4, #0
 80080fc:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8008100:	fa01 f000 	lsl.w	r0, r1, r0
 8008104:	fa24 f40c 	lsr.w	r4, r4, ip
 8008108:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800810c:	ea40 0204 	orr.w	r2, r0, r4
 8008110:	e7db      	b.n	80080ca <__b2d+0x4a>
 8008112:	ea44 030c 	orr.w	r3, r4, ip
 8008116:	460a      	mov	r2, r1
 8008118:	e7d7      	b.n	80080ca <__b2d+0x4a>
 800811a:	bf00      	nop
 800811c:	3ff00000 	.word	0x3ff00000

08008120 <__d2b>:
 8008120:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008124:	4689      	mov	r9, r1
 8008126:	2101      	movs	r1, #1
 8008128:	ec57 6b10 	vmov	r6, r7, d0
 800812c:	4690      	mov	r8, r2
 800812e:	f7ff fc09 	bl	8007944 <_Balloc>
 8008132:	4604      	mov	r4, r0
 8008134:	b930      	cbnz	r0, 8008144 <__d2b+0x24>
 8008136:	4602      	mov	r2, r0
 8008138:	4b25      	ldr	r3, [pc, #148]	; (80081d0 <__d2b+0xb0>)
 800813a:	4826      	ldr	r0, [pc, #152]	; (80081d4 <__d2b+0xb4>)
 800813c:	f240 310a 	movw	r1, #778	; 0x30a
 8008140:	f000 fb4c 	bl	80087dc <__assert_func>
 8008144:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008148:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800814c:	bb35      	cbnz	r5, 800819c <__d2b+0x7c>
 800814e:	2e00      	cmp	r6, #0
 8008150:	9301      	str	r3, [sp, #4]
 8008152:	d028      	beq.n	80081a6 <__d2b+0x86>
 8008154:	4668      	mov	r0, sp
 8008156:	9600      	str	r6, [sp, #0]
 8008158:	f7ff fd06 	bl	8007b68 <__lo0bits>
 800815c:	9900      	ldr	r1, [sp, #0]
 800815e:	b300      	cbz	r0, 80081a2 <__d2b+0x82>
 8008160:	9a01      	ldr	r2, [sp, #4]
 8008162:	f1c0 0320 	rsb	r3, r0, #32
 8008166:	fa02 f303 	lsl.w	r3, r2, r3
 800816a:	430b      	orrs	r3, r1
 800816c:	40c2      	lsrs	r2, r0
 800816e:	6163      	str	r3, [r4, #20]
 8008170:	9201      	str	r2, [sp, #4]
 8008172:	9b01      	ldr	r3, [sp, #4]
 8008174:	61a3      	str	r3, [r4, #24]
 8008176:	2b00      	cmp	r3, #0
 8008178:	bf14      	ite	ne
 800817a:	2202      	movne	r2, #2
 800817c:	2201      	moveq	r2, #1
 800817e:	6122      	str	r2, [r4, #16]
 8008180:	b1d5      	cbz	r5, 80081b8 <__d2b+0x98>
 8008182:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008186:	4405      	add	r5, r0
 8008188:	f8c9 5000 	str.w	r5, [r9]
 800818c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008190:	f8c8 0000 	str.w	r0, [r8]
 8008194:	4620      	mov	r0, r4
 8008196:	b003      	add	sp, #12
 8008198:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800819c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80081a0:	e7d5      	b.n	800814e <__d2b+0x2e>
 80081a2:	6161      	str	r1, [r4, #20]
 80081a4:	e7e5      	b.n	8008172 <__d2b+0x52>
 80081a6:	a801      	add	r0, sp, #4
 80081a8:	f7ff fcde 	bl	8007b68 <__lo0bits>
 80081ac:	9b01      	ldr	r3, [sp, #4]
 80081ae:	6163      	str	r3, [r4, #20]
 80081b0:	2201      	movs	r2, #1
 80081b2:	6122      	str	r2, [r4, #16]
 80081b4:	3020      	adds	r0, #32
 80081b6:	e7e3      	b.n	8008180 <__d2b+0x60>
 80081b8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80081bc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80081c0:	f8c9 0000 	str.w	r0, [r9]
 80081c4:	6918      	ldr	r0, [r3, #16]
 80081c6:	f7ff fcaf 	bl	8007b28 <__hi0bits>
 80081ca:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80081ce:	e7df      	b.n	8008190 <__d2b+0x70>
 80081d0:	080095c0 	.word	0x080095c0
 80081d4:	0800964c 	.word	0x0800964c

080081d8 <__ratio>:
 80081d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081dc:	4688      	mov	r8, r1
 80081de:	4669      	mov	r1, sp
 80081e0:	4681      	mov	r9, r0
 80081e2:	f7ff ff4d 	bl	8008080 <__b2d>
 80081e6:	a901      	add	r1, sp, #4
 80081e8:	4640      	mov	r0, r8
 80081ea:	ec55 4b10 	vmov	r4, r5, d0
 80081ee:	ee10 aa10 	vmov	sl, s0
 80081f2:	f7ff ff45 	bl	8008080 <__b2d>
 80081f6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80081fa:	f8d8 1010 	ldr.w	r1, [r8, #16]
 80081fe:	1a59      	subs	r1, r3, r1
 8008200:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008204:	1ad3      	subs	r3, r2, r3
 8008206:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800820a:	ec57 6b10 	vmov	r6, r7, d0
 800820e:	2b00      	cmp	r3, #0
 8008210:	bfd6      	itet	le
 8008212:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008216:	462a      	movgt	r2, r5
 8008218:	463a      	movle	r2, r7
 800821a:	46ab      	mov	fp, r5
 800821c:	bfd6      	itet	le
 800821e:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 8008222:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8008226:	ee00 3a90 	vmovle	s1, r3
 800822a:	ec4b ab17 	vmov	d7, sl, fp
 800822e:	ee87 0b00 	vdiv.f64	d0, d7, d0
 8008232:	b003      	add	sp, #12
 8008234:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008238 <__copybits>:
 8008238:	3901      	subs	r1, #1
 800823a:	b570      	push	{r4, r5, r6, lr}
 800823c:	1149      	asrs	r1, r1, #5
 800823e:	6914      	ldr	r4, [r2, #16]
 8008240:	3101      	adds	r1, #1
 8008242:	f102 0314 	add.w	r3, r2, #20
 8008246:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800824a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800824e:	1f05      	subs	r5, r0, #4
 8008250:	42a3      	cmp	r3, r4
 8008252:	d30c      	bcc.n	800826e <__copybits+0x36>
 8008254:	1aa3      	subs	r3, r4, r2
 8008256:	3b11      	subs	r3, #17
 8008258:	f023 0303 	bic.w	r3, r3, #3
 800825c:	3211      	adds	r2, #17
 800825e:	42a2      	cmp	r2, r4
 8008260:	bf88      	it	hi
 8008262:	2300      	movhi	r3, #0
 8008264:	4418      	add	r0, r3
 8008266:	2300      	movs	r3, #0
 8008268:	4288      	cmp	r0, r1
 800826a:	d305      	bcc.n	8008278 <__copybits+0x40>
 800826c:	bd70      	pop	{r4, r5, r6, pc}
 800826e:	f853 6b04 	ldr.w	r6, [r3], #4
 8008272:	f845 6f04 	str.w	r6, [r5, #4]!
 8008276:	e7eb      	b.n	8008250 <__copybits+0x18>
 8008278:	f840 3b04 	str.w	r3, [r0], #4
 800827c:	e7f4      	b.n	8008268 <__copybits+0x30>

0800827e <__any_on>:
 800827e:	f100 0214 	add.w	r2, r0, #20
 8008282:	6900      	ldr	r0, [r0, #16]
 8008284:	114b      	asrs	r3, r1, #5
 8008286:	4298      	cmp	r0, r3
 8008288:	b510      	push	{r4, lr}
 800828a:	db11      	blt.n	80082b0 <__any_on+0x32>
 800828c:	dd0a      	ble.n	80082a4 <__any_on+0x26>
 800828e:	f011 011f 	ands.w	r1, r1, #31
 8008292:	d007      	beq.n	80082a4 <__any_on+0x26>
 8008294:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008298:	fa24 f001 	lsr.w	r0, r4, r1
 800829c:	fa00 f101 	lsl.w	r1, r0, r1
 80082a0:	428c      	cmp	r4, r1
 80082a2:	d10b      	bne.n	80082bc <__any_on+0x3e>
 80082a4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80082a8:	4293      	cmp	r3, r2
 80082aa:	d803      	bhi.n	80082b4 <__any_on+0x36>
 80082ac:	2000      	movs	r0, #0
 80082ae:	bd10      	pop	{r4, pc}
 80082b0:	4603      	mov	r3, r0
 80082b2:	e7f7      	b.n	80082a4 <__any_on+0x26>
 80082b4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80082b8:	2900      	cmp	r1, #0
 80082ba:	d0f5      	beq.n	80082a8 <__any_on+0x2a>
 80082bc:	2001      	movs	r0, #1
 80082be:	e7f6      	b.n	80082ae <__any_on+0x30>

080082c0 <_calloc_r>:
 80082c0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80082c2:	fba1 2402 	umull	r2, r4, r1, r2
 80082c6:	b94c      	cbnz	r4, 80082dc <_calloc_r+0x1c>
 80082c8:	4611      	mov	r1, r2
 80082ca:	9201      	str	r2, [sp, #4]
 80082cc:	f000 f87a 	bl	80083c4 <_malloc_r>
 80082d0:	9a01      	ldr	r2, [sp, #4]
 80082d2:	4605      	mov	r5, r0
 80082d4:	b930      	cbnz	r0, 80082e4 <_calloc_r+0x24>
 80082d6:	4628      	mov	r0, r5
 80082d8:	b003      	add	sp, #12
 80082da:	bd30      	pop	{r4, r5, pc}
 80082dc:	220c      	movs	r2, #12
 80082de:	6002      	str	r2, [r0, #0]
 80082e0:	2500      	movs	r5, #0
 80082e2:	e7f8      	b.n	80082d6 <_calloc_r+0x16>
 80082e4:	4621      	mov	r1, r4
 80082e6:	f7fc fcc5 	bl	8004c74 <memset>
 80082ea:	e7f4      	b.n	80082d6 <_calloc_r+0x16>

080082ec <_free_r>:
 80082ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80082ee:	2900      	cmp	r1, #0
 80082f0:	d044      	beq.n	800837c <_free_r+0x90>
 80082f2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80082f6:	9001      	str	r0, [sp, #4]
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	f1a1 0404 	sub.w	r4, r1, #4
 80082fe:	bfb8      	it	lt
 8008300:	18e4      	addlt	r4, r4, r3
 8008302:	f000 fab5 	bl	8008870 <__malloc_lock>
 8008306:	4a1e      	ldr	r2, [pc, #120]	; (8008380 <_free_r+0x94>)
 8008308:	9801      	ldr	r0, [sp, #4]
 800830a:	6813      	ldr	r3, [r2, #0]
 800830c:	b933      	cbnz	r3, 800831c <_free_r+0x30>
 800830e:	6063      	str	r3, [r4, #4]
 8008310:	6014      	str	r4, [r2, #0]
 8008312:	b003      	add	sp, #12
 8008314:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008318:	f000 bab0 	b.w	800887c <__malloc_unlock>
 800831c:	42a3      	cmp	r3, r4
 800831e:	d908      	bls.n	8008332 <_free_r+0x46>
 8008320:	6825      	ldr	r5, [r4, #0]
 8008322:	1961      	adds	r1, r4, r5
 8008324:	428b      	cmp	r3, r1
 8008326:	bf01      	itttt	eq
 8008328:	6819      	ldreq	r1, [r3, #0]
 800832a:	685b      	ldreq	r3, [r3, #4]
 800832c:	1949      	addeq	r1, r1, r5
 800832e:	6021      	streq	r1, [r4, #0]
 8008330:	e7ed      	b.n	800830e <_free_r+0x22>
 8008332:	461a      	mov	r2, r3
 8008334:	685b      	ldr	r3, [r3, #4]
 8008336:	b10b      	cbz	r3, 800833c <_free_r+0x50>
 8008338:	42a3      	cmp	r3, r4
 800833a:	d9fa      	bls.n	8008332 <_free_r+0x46>
 800833c:	6811      	ldr	r1, [r2, #0]
 800833e:	1855      	adds	r5, r2, r1
 8008340:	42a5      	cmp	r5, r4
 8008342:	d10b      	bne.n	800835c <_free_r+0x70>
 8008344:	6824      	ldr	r4, [r4, #0]
 8008346:	4421      	add	r1, r4
 8008348:	1854      	adds	r4, r2, r1
 800834a:	42a3      	cmp	r3, r4
 800834c:	6011      	str	r1, [r2, #0]
 800834e:	d1e0      	bne.n	8008312 <_free_r+0x26>
 8008350:	681c      	ldr	r4, [r3, #0]
 8008352:	685b      	ldr	r3, [r3, #4]
 8008354:	6053      	str	r3, [r2, #4]
 8008356:	4421      	add	r1, r4
 8008358:	6011      	str	r1, [r2, #0]
 800835a:	e7da      	b.n	8008312 <_free_r+0x26>
 800835c:	d902      	bls.n	8008364 <_free_r+0x78>
 800835e:	230c      	movs	r3, #12
 8008360:	6003      	str	r3, [r0, #0]
 8008362:	e7d6      	b.n	8008312 <_free_r+0x26>
 8008364:	6825      	ldr	r5, [r4, #0]
 8008366:	1961      	adds	r1, r4, r5
 8008368:	428b      	cmp	r3, r1
 800836a:	bf04      	itt	eq
 800836c:	6819      	ldreq	r1, [r3, #0]
 800836e:	685b      	ldreq	r3, [r3, #4]
 8008370:	6063      	str	r3, [r4, #4]
 8008372:	bf04      	itt	eq
 8008374:	1949      	addeq	r1, r1, r5
 8008376:	6021      	streq	r1, [r4, #0]
 8008378:	6054      	str	r4, [r2, #4]
 800837a:	e7ca      	b.n	8008312 <_free_r+0x26>
 800837c:	b003      	add	sp, #12
 800837e:	bd30      	pop	{r4, r5, pc}
 8008380:	20000854 	.word	0x20000854

08008384 <sbrk_aligned>:
 8008384:	b570      	push	{r4, r5, r6, lr}
 8008386:	4e0e      	ldr	r6, [pc, #56]	; (80083c0 <sbrk_aligned+0x3c>)
 8008388:	460c      	mov	r4, r1
 800838a:	6831      	ldr	r1, [r6, #0]
 800838c:	4605      	mov	r5, r0
 800838e:	b911      	cbnz	r1, 8008396 <sbrk_aligned+0x12>
 8008390:	f000 f9f2 	bl	8008778 <_sbrk_r>
 8008394:	6030      	str	r0, [r6, #0]
 8008396:	4621      	mov	r1, r4
 8008398:	4628      	mov	r0, r5
 800839a:	f000 f9ed 	bl	8008778 <_sbrk_r>
 800839e:	1c43      	adds	r3, r0, #1
 80083a0:	d00a      	beq.n	80083b8 <sbrk_aligned+0x34>
 80083a2:	1cc4      	adds	r4, r0, #3
 80083a4:	f024 0403 	bic.w	r4, r4, #3
 80083a8:	42a0      	cmp	r0, r4
 80083aa:	d007      	beq.n	80083bc <sbrk_aligned+0x38>
 80083ac:	1a21      	subs	r1, r4, r0
 80083ae:	4628      	mov	r0, r5
 80083b0:	f000 f9e2 	bl	8008778 <_sbrk_r>
 80083b4:	3001      	adds	r0, #1
 80083b6:	d101      	bne.n	80083bc <sbrk_aligned+0x38>
 80083b8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80083bc:	4620      	mov	r0, r4
 80083be:	bd70      	pop	{r4, r5, r6, pc}
 80083c0:	20000858 	.word	0x20000858

080083c4 <_malloc_r>:
 80083c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083c8:	1ccd      	adds	r5, r1, #3
 80083ca:	f025 0503 	bic.w	r5, r5, #3
 80083ce:	3508      	adds	r5, #8
 80083d0:	2d0c      	cmp	r5, #12
 80083d2:	bf38      	it	cc
 80083d4:	250c      	movcc	r5, #12
 80083d6:	2d00      	cmp	r5, #0
 80083d8:	4607      	mov	r7, r0
 80083da:	db01      	blt.n	80083e0 <_malloc_r+0x1c>
 80083dc:	42a9      	cmp	r1, r5
 80083de:	d905      	bls.n	80083ec <_malloc_r+0x28>
 80083e0:	230c      	movs	r3, #12
 80083e2:	603b      	str	r3, [r7, #0]
 80083e4:	2600      	movs	r6, #0
 80083e6:	4630      	mov	r0, r6
 80083e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083ec:	4e2e      	ldr	r6, [pc, #184]	; (80084a8 <_malloc_r+0xe4>)
 80083ee:	f000 fa3f 	bl	8008870 <__malloc_lock>
 80083f2:	6833      	ldr	r3, [r6, #0]
 80083f4:	461c      	mov	r4, r3
 80083f6:	bb34      	cbnz	r4, 8008446 <_malloc_r+0x82>
 80083f8:	4629      	mov	r1, r5
 80083fa:	4638      	mov	r0, r7
 80083fc:	f7ff ffc2 	bl	8008384 <sbrk_aligned>
 8008400:	1c43      	adds	r3, r0, #1
 8008402:	4604      	mov	r4, r0
 8008404:	d14d      	bne.n	80084a2 <_malloc_r+0xde>
 8008406:	6834      	ldr	r4, [r6, #0]
 8008408:	4626      	mov	r6, r4
 800840a:	2e00      	cmp	r6, #0
 800840c:	d140      	bne.n	8008490 <_malloc_r+0xcc>
 800840e:	6823      	ldr	r3, [r4, #0]
 8008410:	4631      	mov	r1, r6
 8008412:	4638      	mov	r0, r7
 8008414:	eb04 0803 	add.w	r8, r4, r3
 8008418:	f000 f9ae 	bl	8008778 <_sbrk_r>
 800841c:	4580      	cmp	r8, r0
 800841e:	d13a      	bne.n	8008496 <_malloc_r+0xd2>
 8008420:	6821      	ldr	r1, [r4, #0]
 8008422:	3503      	adds	r5, #3
 8008424:	1a6d      	subs	r5, r5, r1
 8008426:	f025 0503 	bic.w	r5, r5, #3
 800842a:	3508      	adds	r5, #8
 800842c:	2d0c      	cmp	r5, #12
 800842e:	bf38      	it	cc
 8008430:	250c      	movcc	r5, #12
 8008432:	4629      	mov	r1, r5
 8008434:	4638      	mov	r0, r7
 8008436:	f7ff ffa5 	bl	8008384 <sbrk_aligned>
 800843a:	3001      	adds	r0, #1
 800843c:	d02b      	beq.n	8008496 <_malloc_r+0xd2>
 800843e:	6823      	ldr	r3, [r4, #0]
 8008440:	442b      	add	r3, r5
 8008442:	6023      	str	r3, [r4, #0]
 8008444:	e00e      	b.n	8008464 <_malloc_r+0xa0>
 8008446:	6822      	ldr	r2, [r4, #0]
 8008448:	1b52      	subs	r2, r2, r5
 800844a:	d41e      	bmi.n	800848a <_malloc_r+0xc6>
 800844c:	2a0b      	cmp	r2, #11
 800844e:	d916      	bls.n	800847e <_malloc_r+0xba>
 8008450:	1961      	adds	r1, r4, r5
 8008452:	42a3      	cmp	r3, r4
 8008454:	6025      	str	r5, [r4, #0]
 8008456:	bf18      	it	ne
 8008458:	6059      	strne	r1, [r3, #4]
 800845a:	6863      	ldr	r3, [r4, #4]
 800845c:	bf08      	it	eq
 800845e:	6031      	streq	r1, [r6, #0]
 8008460:	5162      	str	r2, [r4, r5]
 8008462:	604b      	str	r3, [r1, #4]
 8008464:	4638      	mov	r0, r7
 8008466:	f104 060b 	add.w	r6, r4, #11
 800846a:	f000 fa07 	bl	800887c <__malloc_unlock>
 800846e:	f026 0607 	bic.w	r6, r6, #7
 8008472:	1d23      	adds	r3, r4, #4
 8008474:	1af2      	subs	r2, r6, r3
 8008476:	d0b6      	beq.n	80083e6 <_malloc_r+0x22>
 8008478:	1b9b      	subs	r3, r3, r6
 800847a:	50a3      	str	r3, [r4, r2]
 800847c:	e7b3      	b.n	80083e6 <_malloc_r+0x22>
 800847e:	6862      	ldr	r2, [r4, #4]
 8008480:	42a3      	cmp	r3, r4
 8008482:	bf0c      	ite	eq
 8008484:	6032      	streq	r2, [r6, #0]
 8008486:	605a      	strne	r2, [r3, #4]
 8008488:	e7ec      	b.n	8008464 <_malloc_r+0xa0>
 800848a:	4623      	mov	r3, r4
 800848c:	6864      	ldr	r4, [r4, #4]
 800848e:	e7b2      	b.n	80083f6 <_malloc_r+0x32>
 8008490:	4634      	mov	r4, r6
 8008492:	6876      	ldr	r6, [r6, #4]
 8008494:	e7b9      	b.n	800840a <_malloc_r+0x46>
 8008496:	230c      	movs	r3, #12
 8008498:	603b      	str	r3, [r7, #0]
 800849a:	4638      	mov	r0, r7
 800849c:	f000 f9ee 	bl	800887c <__malloc_unlock>
 80084a0:	e7a1      	b.n	80083e6 <_malloc_r+0x22>
 80084a2:	6025      	str	r5, [r4, #0]
 80084a4:	e7de      	b.n	8008464 <_malloc_r+0xa0>
 80084a6:	bf00      	nop
 80084a8:	20000854 	.word	0x20000854

080084ac <__ssputs_r>:
 80084ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084b0:	688e      	ldr	r6, [r1, #8]
 80084b2:	429e      	cmp	r6, r3
 80084b4:	4682      	mov	sl, r0
 80084b6:	460c      	mov	r4, r1
 80084b8:	4690      	mov	r8, r2
 80084ba:	461f      	mov	r7, r3
 80084bc:	d838      	bhi.n	8008530 <__ssputs_r+0x84>
 80084be:	898a      	ldrh	r2, [r1, #12]
 80084c0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80084c4:	d032      	beq.n	800852c <__ssputs_r+0x80>
 80084c6:	6825      	ldr	r5, [r4, #0]
 80084c8:	6909      	ldr	r1, [r1, #16]
 80084ca:	eba5 0901 	sub.w	r9, r5, r1
 80084ce:	6965      	ldr	r5, [r4, #20]
 80084d0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80084d4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80084d8:	3301      	adds	r3, #1
 80084da:	444b      	add	r3, r9
 80084dc:	106d      	asrs	r5, r5, #1
 80084de:	429d      	cmp	r5, r3
 80084e0:	bf38      	it	cc
 80084e2:	461d      	movcc	r5, r3
 80084e4:	0553      	lsls	r3, r2, #21
 80084e6:	d531      	bpl.n	800854c <__ssputs_r+0xa0>
 80084e8:	4629      	mov	r1, r5
 80084ea:	f7ff ff6b 	bl	80083c4 <_malloc_r>
 80084ee:	4606      	mov	r6, r0
 80084f0:	b950      	cbnz	r0, 8008508 <__ssputs_r+0x5c>
 80084f2:	230c      	movs	r3, #12
 80084f4:	f8ca 3000 	str.w	r3, [sl]
 80084f8:	89a3      	ldrh	r3, [r4, #12]
 80084fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80084fe:	81a3      	strh	r3, [r4, #12]
 8008500:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008504:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008508:	6921      	ldr	r1, [r4, #16]
 800850a:	464a      	mov	r2, r9
 800850c:	f7ff fa0c 	bl	8007928 <memcpy>
 8008510:	89a3      	ldrh	r3, [r4, #12]
 8008512:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008516:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800851a:	81a3      	strh	r3, [r4, #12]
 800851c:	6126      	str	r6, [r4, #16]
 800851e:	6165      	str	r5, [r4, #20]
 8008520:	444e      	add	r6, r9
 8008522:	eba5 0509 	sub.w	r5, r5, r9
 8008526:	6026      	str	r6, [r4, #0]
 8008528:	60a5      	str	r5, [r4, #8]
 800852a:	463e      	mov	r6, r7
 800852c:	42be      	cmp	r6, r7
 800852e:	d900      	bls.n	8008532 <__ssputs_r+0x86>
 8008530:	463e      	mov	r6, r7
 8008532:	6820      	ldr	r0, [r4, #0]
 8008534:	4632      	mov	r2, r6
 8008536:	4641      	mov	r1, r8
 8008538:	f000 f980 	bl	800883c <memmove>
 800853c:	68a3      	ldr	r3, [r4, #8]
 800853e:	1b9b      	subs	r3, r3, r6
 8008540:	60a3      	str	r3, [r4, #8]
 8008542:	6823      	ldr	r3, [r4, #0]
 8008544:	4433      	add	r3, r6
 8008546:	6023      	str	r3, [r4, #0]
 8008548:	2000      	movs	r0, #0
 800854a:	e7db      	b.n	8008504 <__ssputs_r+0x58>
 800854c:	462a      	mov	r2, r5
 800854e:	f000 f99b 	bl	8008888 <_realloc_r>
 8008552:	4606      	mov	r6, r0
 8008554:	2800      	cmp	r0, #0
 8008556:	d1e1      	bne.n	800851c <__ssputs_r+0x70>
 8008558:	6921      	ldr	r1, [r4, #16]
 800855a:	4650      	mov	r0, sl
 800855c:	f7ff fec6 	bl	80082ec <_free_r>
 8008560:	e7c7      	b.n	80084f2 <__ssputs_r+0x46>
	...

08008564 <_svfiprintf_r>:
 8008564:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008568:	4698      	mov	r8, r3
 800856a:	898b      	ldrh	r3, [r1, #12]
 800856c:	061b      	lsls	r3, r3, #24
 800856e:	b09d      	sub	sp, #116	; 0x74
 8008570:	4607      	mov	r7, r0
 8008572:	460d      	mov	r5, r1
 8008574:	4614      	mov	r4, r2
 8008576:	d50e      	bpl.n	8008596 <_svfiprintf_r+0x32>
 8008578:	690b      	ldr	r3, [r1, #16]
 800857a:	b963      	cbnz	r3, 8008596 <_svfiprintf_r+0x32>
 800857c:	2140      	movs	r1, #64	; 0x40
 800857e:	f7ff ff21 	bl	80083c4 <_malloc_r>
 8008582:	6028      	str	r0, [r5, #0]
 8008584:	6128      	str	r0, [r5, #16]
 8008586:	b920      	cbnz	r0, 8008592 <_svfiprintf_r+0x2e>
 8008588:	230c      	movs	r3, #12
 800858a:	603b      	str	r3, [r7, #0]
 800858c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008590:	e0d1      	b.n	8008736 <_svfiprintf_r+0x1d2>
 8008592:	2340      	movs	r3, #64	; 0x40
 8008594:	616b      	str	r3, [r5, #20]
 8008596:	2300      	movs	r3, #0
 8008598:	9309      	str	r3, [sp, #36]	; 0x24
 800859a:	2320      	movs	r3, #32
 800859c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80085a0:	f8cd 800c 	str.w	r8, [sp, #12]
 80085a4:	2330      	movs	r3, #48	; 0x30
 80085a6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008750 <_svfiprintf_r+0x1ec>
 80085aa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80085ae:	f04f 0901 	mov.w	r9, #1
 80085b2:	4623      	mov	r3, r4
 80085b4:	469a      	mov	sl, r3
 80085b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80085ba:	b10a      	cbz	r2, 80085c0 <_svfiprintf_r+0x5c>
 80085bc:	2a25      	cmp	r2, #37	; 0x25
 80085be:	d1f9      	bne.n	80085b4 <_svfiprintf_r+0x50>
 80085c0:	ebba 0b04 	subs.w	fp, sl, r4
 80085c4:	d00b      	beq.n	80085de <_svfiprintf_r+0x7a>
 80085c6:	465b      	mov	r3, fp
 80085c8:	4622      	mov	r2, r4
 80085ca:	4629      	mov	r1, r5
 80085cc:	4638      	mov	r0, r7
 80085ce:	f7ff ff6d 	bl	80084ac <__ssputs_r>
 80085d2:	3001      	adds	r0, #1
 80085d4:	f000 80aa 	beq.w	800872c <_svfiprintf_r+0x1c8>
 80085d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80085da:	445a      	add	r2, fp
 80085dc:	9209      	str	r2, [sp, #36]	; 0x24
 80085de:	f89a 3000 	ldrb.w	r3, [sl]
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	f000 80a2 	beq.w	800872c <_svfiprintf_r+0x1c8>
 80085e8:	2300      	movs	r3, #0
 80085ea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80085ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80085f2:	f10a 0a01 	add.w	sl, sl, #1
 80085f6:	9304      	str	r3, [sp, #16]
 80085f8:	9307      	str	r3, [sp, #28]
 80085fa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80085fe:	931a      	str	r3, [sp, #104]	; 0x68
 8008600:	4654      	mov	r4, sl
 8008602:	2205      	movs	r2, #5
 8008604:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008608:	4851      	ldr	r0, [pc, #324]	; (8008750 <_svfiprintf_r+0x1ec>)
 800860a:	f7f7 fe21 	bl	8000250 <memchr>
 800860e:	9a04      	ldr	r2, [sp, #16]
 8008610:	b9d8      	cbnz	r0, 800864a <_svfiprintf_r+0xe6>
 8008612:	06d0      	lsls	r0, r2, #27
 8008614:	bf44      	itt	mi
 8008616:	2320      	movmi	r3, #32
 8008618:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800861c:	0711      	lsls	r1, r2, #28
 800861e:	bf44      	itt	mi
 8008620:	232b      	movmi	r3, #43	; 0x2b
 8008622:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008626:	f89a 3000 	ldrb.w	r3, [sl]
 800862a:	2b2a      	cmp	r3, #42	; 0x2a
 800862c:	d015      	beq.n	800865a <_svfiprintf_r+0xf6>
 800862e:	9a07      	ldr	r2, [sp, #28]
 8008630:	4654      	mov	r4, sl
 8008632:	2000      	movs	r0, #0
 8008634:	f04f 0c0a 	mov.w	ip, #10
 8008638:	4621      	mov	r1, r4
 800863a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800863e:	3b30      	subs	r3, #48	; 0x30
 8008640:	2b09      	cmp	r3, #9
 8008642:	d94e      	bls.n	80086e2 <_svfiprintf_r+0x17e>
 8008644:	b1b0      	cbz	r0, 8008674 <_svfiprintf_r+0x110>
 8008646:	9207      	str	r2, [sp, #28]
 8008648:	e014      	b.n	8008674 <_svfiprintf_r+0x110>
 800864a:	eba0 0308 	sub.w	r3, r0, r8
 800864e:	fa09 f303 	lsl.w	r3, r9, r3
 8008652:	4313      	orrs	r3, r2
 8008654:	9304      	str	r3, [sp, #16]
 8008656:	46a2      	mov	sl, r4
 8008658:	e7d2      	b.n	8008600 <_svfiprintf_r+0x9c>
 800865a:	9b03      	ldr	r3, [sp, #12]
 800865c:	1d19      	adds	r1, r3, #4
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	9103      	str	r1, [sp, #12]
 8008662:	2b00      	cmp	r3, #0
 8008664:	bfbb      	ittet	lt
 8008666:	425b      	neglt	r3, r3
 8008668:	f042 0202 	orrlt.w	r2, r2, #2
 800866c:	9307      	strge	r3, [sp, #28]
 800866e:	9307      	strlt	r3, [sp, #28]
 8008670:	bfb8      	it	lt
 8008672:	9204      	strlt	r2, [sp, #16]
 8008674:	7823      	ldrb	r3, [r4, #0]
 8008676:	2b2e      	cmp	r3, #46	; 0x2e
 8008678:	d10c      	bne.n	8008694 <_svfiprintf_r+0x130>
 800867a:	7863      	ldrb	r3, [r4, #1]
 800867c:	2b2a      	cmp	r3, #42	; 0x2a
 800867e:	d135      	bne.n	80086ec <_svfiprintf_r+0x188>
 8008680:	9b03      	ldr	r3, [sp, #12]
 8008682:	1d1a      	adds	r2, r3, #4
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	9203      	str	r2, [sp, #12]
 8008688:	2b00      	cmp	r3, #0
 800868a:	bfb8      	it	lt
 800868c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008690:	3402      	adds	r4, #2
 8008692:	9305      	str	r3, [sp, #20]
 8008694:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008760 <_svfiprintf_r+0x1fc>
 8008698:	7821      	ldrb	r1, [r4, #0]
 800869a:	2203      	movs	r2, #3
 800869c:	4650      	mov	r0, sl
 800869e:	f7f7 fdd7 	bl	8000250 <memchr>
 80086a2:	b140      	cbz	r0, 80086b6 <_svfiprintf_r+0x152>
 80086a4:	2340      	movs	r3, #64	; 0x40
 80086a6:	eba0 000a 	sub.w	r0, r0, sl
 80086aa:	fa03 f000 	lsl.w	r0, r3, r0
 80086ae:	9b04      	ldr	r3, [sp, #16]
 80086b0:	4303      	orrs	r3, r0
 80086b2:	3401      	adds	r4, #1
 80086b4:	9304      	str	r3, [sp, #16]
 80086b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086ba:	4826      	ldr	r0, [pc, #152]	; (8008754 <_svfiprintf_r+0x1f0>)
 80086bc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80086c0:	2206      	movs	r2, #6
 80086c2:	f7f7 fdc5 	bl	8000250 <memchr>
 80086c6:	2800      	cmp	r0, #0
 80086c8:	d038      	beq.n	800873c <_svfiprintf_r+0x1d8>
 80086ca:	4b23      	ldr	r3, [pc, #140]	; (8008758 <_svfiprintf_r+0x1f4>)
 80086cc:	bb1b      	cbnz	r3, 8008716 <_svfiprintf_r+0x1b2>
 80086ce:	9b03      	ldr	r3, [sp, #12]
 80086d0:	3307      	adds	r3, #7
 80086d2:	f023 0307 	bic.w	r3, r3, #7
 80086d6:	3308      	adds	r3, #8
 80086d8:	9303      	str	r3, [sp, #12]
 80086da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086dc:	4433      	add	r3, r6
 80086de:	9309      	str	r3, [sp, #36]	; 0x24
 80086e0:	e767      	b.n	80085b2 <_svfiprintf_r+0x4e>
 80086e2:	fb0c 3202 	mla	r2, ip, r2, r3
 80086e6:	460c      	mov	r4, r1
 80086e8:	2001      	movs	r0, #1
 80086ea:	e7a5      	b.n	8008638 <_svfiprintf_r+0xd4>
 80086ec:	2300      	movs	r3, #0
 80086ee:	3401      	adds	r4, #1
 80086f0:	9305      	str	r3, [sp, #20]
 80086f2:	4619      	mov	r1, r3
 80086f4:	f04f 0c0a 	mov.w	ip, #10
 80086f8:	4620      	mov	r0, r4
 80086fa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80086fe:	3a30      	subs	r2, #48	; 0x30
 8008700:	2a09      	cmp	r2, #9
 8008702:	d903      	bls.n	800870c <_svfiprintf_r+0x1a8>
 8008704:	2b00      	cmp	r3, #0
 8008706:	d0c5      	beq.n	8008694 <_svfiprintf_r+0x130>
 8008708:	9105      	str	r1, [sp, #20]
 800870a:	e7c3      	b.n	8008694 <_svfiprintf_r+0x130>
 800870c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008710:	4604      	mov	r4, r0
 8008712:	2301      	movs	r3, #1
 8008714:	e7f0      	b.n	80086f8 <_svfiprintf_r+0x194>
 8008716:	ab03      	add	r3, sp, #12
 8008718:	9300      	str	r3, [sp, #0]
 800871a:	462a      	mov	r2, r5
 800871c:	4b0f      	ldr	r3, [pc, #60]	; (800875c <_svfiprintf_r+0x1f8>)
 800871e:	a904      	add	r1, sp, #16
 8008720:	4638      	mov	r0, r7
 8008722:	f7fc fb41 	bl	8004da8 <_printf_float>
 8008726:	1c42      	adds	r2, r0, #1
 8008728:	4606      	mov	r6, r0
 800872a:	d1d6      	bne.n	80086da <_svfiprintf_r+0x176>
 800872c:	89ab      	ldrh	r3, [r5, #12]
 800872e:	065b      	lsls	r3, r3, #25
 8008730:	f53f af2c 	bmi.w	800858c <_svfiprintf_r+0x28>
 8008734:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008736:	b01d      	add	sp, #116	; 0x74
 8008738:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800873c:	ab03      	add	r3, sp, #12
 800873e:	9300      	str	r3, [sp, #0]
 8008740:	462a      	mov	r2, r5
 8008742:	4b06      	ldr	r3, [pc, #24]	; (800875c <_svfiprintf_r+0x1f8>)
 8008744:	a904      	add	r1, sp, #16
 8008746:	4638      	mov	r0, r7
 8008748:	f7fc fdba 	bl	80052c0 <_printf_i>
 800874c:	e7eb      	b.n	8008726 <_svfiprintf_r+0x1c2>
 800874e:	bf00      	nop
 8008750:	080097a4 	.word	0x080097a4
 8008754:	080097ae 	.word	0x080097ae
 8008758:	08004da9 	.word	0x08004da9
 800875c:	080084ad 	.word	0x080084ad
 8008760:	080097aa 	.word	0x080097aa
 8008764:	00000000 	.word	0x00000000

08008768 <nan>:
 8008768:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008770 <nan+0x8>
 800876c:	4770      	bx	lr
 800876e:	bf00      	nop
 8008770:	00000000 	.word	0x00000000
 8008774:	7ff80000 	.word	0x7ff80000

08008778 <_sbrk_r>:
 8008778:	b538      	push	{r3, r4, r5, lr}
 800877a:	4d06      	ldr	r5, [pc, #24]	; (8008794 <_sbrk_r+0x1c>)
 800877c:	2300      	movs	r3, #0
 800877e:	4604      	mov	r4, r0
 8008780:	4608      	mov	r0, r1
 8008782:	602b      	str	r3, [r5, #0]
 8008784:	f7f8 fe1e 	bl	80013c4 <_sbrk>
 8008788:	1c43      	adds	r3, r0, #1
 800878a:	d102      	bne.n	8008792 <_sbrk_r+0x1a>
 800878c:	682b      	ldr	r3, [r5, #0]
 800878e:	b103      	cbz	r3, 8008792 <_sbrk_r+0x1a>
 8008790:	6023      	str	r3, [r4, #0]
 8008792:	bd38      	pop	{r3, r4, r5, pc}
 8008794:	2000085c 	.word	0x2000085c

08008798 <strncmp>:
 8008798:	b510      	push	{r4, lr}
 800879a:	b17a      	cbz	r2, 80087bc <strncmp+0x24>
 800879c:	4603      	mov	r3, r0
 800879e:	3901      	subs	r1, #1
 80087a0:	1884      	adds	r4, r0, r2
 80087a2:	f813 0b01 	ldrb.w	r0, [r3], #1
 80087a6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80087aa:	4290      	cmp	r0, r2
 80087ac:	d101      	bne.n	80087b2 <strncmp+0x1a>
 80087ae:	42a3      	cmp	r3, r4
 80087b0:	d101      	bne.n	80087b6 <strncmp+0x1e>
 80087b2:	1a80      	subs	r0, r0, r2
 80087b4:	bd10      	pop	{r4, pc}
 80087b6:	2800      	cmp	r0, #0
 80087b8:	d1f3      	bne.n	80087a2 <strncmp+0xa>
 80087ba:	e7fa      	b.n	80087b2 <strncmp+0x1a>
 80087bc:	4610      	mov	r0, r2
 80087be:	e7f9      	b.n	80087b4 <strncmp+0x1c>

080087c0 <__ascii_wctomb>:
 80087c0:	b149      	cbz	r1, 80087d6 <__ascii_wctomb+0x16>
 80087c2:	2aff      	cmp	r2, #255	; 0xff
 80087c4:	bf85      	ittet	hi
 80087c6:	238a      	movhi	r3, #138	; 0x8a
 80087c8:	6003      	strhi	r3, [r0, #0]
 80087ca:	700a      	strbls	r2, [r1, #0]
 80087cc:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80087d0:	bf98      	it	ls
 80087d2:	2001      	movls	r0, #1
 80087d4:	4770      	bx	lr
 80087d6:	4608      	mov	r0, r1
 80087d8:	4770      	bx	lr
	...

080087dc <__assert_func>:
 80087dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80087de:	4614      	mov	r4, r2
 80087e0:	461a      	mov	r2, r3
 80087e2:	4b09      	ldr	r3, [pc, #36]	; (8008808 <__assert_func+0x2c>)
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	4605      	mov	r5, r0
 80087e8:	68d8      	ldr	r0, [r3, #12]
 80087ea:	b14c      	cbz	r4, 8008800 <__assert_func+0x24>
 80087ec:	4b07      	ldr	r3, [pc, #28]	; (800880c <__assert_func+0x30>)
 80087ee:	9100      	str	r1, [sp, #0]
 80087f0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80087f4:	4906      	ldr	r1, [pc, #24]	; (8008810 <__assert_func+0x34>)
 80087f6:	462b      	mov	r3, r5
 80087f8:	f000 f80e 	bl	8008818 <fiprintf>
 80087fc:	f000 fa8c 	bl	8008d18 <abort>
 8008800:	4b04      	ldr	r3, [pc, #16]	; (8008814 <__assert_func+0x38>)
 8008802:	461c      	mov	r4, r3
 8008804:	e7f3      	b.n	80087ee <__assert_func+0x12>
 8008806:	bf00      	nop
 8008808:	2000000c 	.word	0x2000000c
 800880c:	080097b5 	.word	0x080097b5
 8008810:	080097c2 	.word	0x080097c2
 8008814:	080097f0 	.word	0x080097f0

08008818 <fiprintf>:
 8008818:	b40e      	push	{r1, r2, r3}
 800881a:	b503      	push	{r0, r1, lr}
 800881c:	4601      	mov	r1, r0
 800881e:	ab03      	add	r3, sp, #12
 8008820:	4805      	ldr	r0, [pc, #20]	; (8008838 <fiprintf+0x20>)
 8008822:	f853 2b04 	ldr.w	r2, [r3], #4
 8008826:	6800      	ldr	r0, [r0, #0]
 8008828:	9301      	str	r3, [sp, #4]
 800882a:	f000 f885 	bl	8008938 <_vfiprintf_r>
 800882e:	b002      	add	sp, #8
 8008830:	f85d eb04 	ldr.w	lr, [sp], #4
 8008834:	b003      	add	sp, #12
 8008836:	4770      	bx	lr
 8008838:	2000000c 	.word	0x2000000c

0800883c <memmove>:
 800883c:	4288      	cmp	r0, r1
 800883e:	b510      	push	{r4, lr}
 8008840:	eb01 0402 	add.w	r4, r1, r2
 8008844:	d902      	bls.n	800884c <memmove+0x10>
 8008846:	4284      	cmp	r4, r0
 8008848:	4623      	mov	r3, r4
 800884a:	d807      	bhi.n	800885c <memmove+0x20>
 800884c:	1e43      	subs	r3, r0, #1
 800884e:	42a1      	cmp	r1, r4
 8008850:	d008      	beq.n	8008864 <memmove+0x28>
 8008852:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008856:	f803 2f01 	strb.w	r2, [r3, #1]!
 800885a:	e7f8      	b.n	800884e <memmove+0x12>
 800885c:	4402      	add	r2, r0
 800885e:	4601      	mov	r1, r0
 8008860:	428a      	cmp	r2, r1
 8008862:	d100      	bne.n	8008866 <memmove+0x2a>
 8008864:	bd10      	pop	{r4, pc}
 8008866:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800886a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800886e:	e7f7      	b.n	8008860 <memmove+0x24>

08008870 <__malloc_lock>:
 8008870:	4801      	ldr	r0, [pc, #4]	; (8008878 <__malloc_lock+0x8>)
 8008872:	f000 bc11 	b.w	8009098 <__retarget_lock_acquire_recursive>
 8008876:	bf00      	nop
 8008878:	20000860 	.word	0x20000860

0800887c <__malloc_unlock>:
 800887c:	4801      	ldr	r0, [pc, #4]	; (8008884 <__malloc_unlock+0x8>)
 800887e:	f000 bc0c 	b.w	800909a <__retarget_lock_release_recursive>
 8008882:	bf00      	nop
 8008884:	20000860 	.word	0x20000860

08008888 <_realloc_r>:
 8008888:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800888c:	4680      	mov	r8, r0
 800888e:	4614      	mov	r4, r2
 8008890:	460e      	mov	r6, r1
 8008892:	b921      	cbnz	r1, 800889e <_realloc_r+0x16>
 8008894:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008898:	4611      	mov	r1, r2
 800889a:	f7ff bd93 	b.w	80083c4 <_malloc_r>
 800889e:	b92a      	cbnz	r2, 80088ac <_realloc_r+0x24>
 80088a0:	f7ff fd24 	bl	80082ec <_free_r>
 80088a4:	4625      	mov	r5, r4
 80088a6:	4628      	mov	r0, r5
 80088a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80088ac:	f000 fc5c 	bl	8009168 <_malloc_usable_size_r>
 80088b0:	4284      	cmp	r4, r0
 80088b2:	4607      	mov	r7, r0
 80088b4:	d802      	bhi.n	80088bc <_realloc_r+0x34>
 80088b6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80088ba:	d812      	bhi.n	80088e2 <_realloc_r+0x5a>
 80088bc:	4621      	mov	r1, r4
 80088be:	4640      	mov	r0, r8
 80088c0:	f7ff fd80 	bl	80083c4 <_malloc_r>
 80088c4:	4605      	mov	r5, r0
 80088c6:	2800      	cmp	r0, #0
 80088c8:	d0ed      	beq.n	80088a6 <_realloc_r+0x1e>
 80088ca:	42bc      	cmp	r4, r7
 80088cc:	4622      	mov	r2, r4
 80088ce:	4631      	mov	r1, r6
 80088d0:	bf28      	it	cs
 80088d2:	463a      	movcs	r2, r7
 80088d4:	f7ff f828 	bl	8007928 <memcpy>
 80088d8:	4631      	mov	r1, r6
 80088da:	4640      	mov	r0, r8
 80088dc:	f7ff fd06 	bl	80082ec <_free_r>
 80088e0:	e7e1      	b.n	80088a6 <_realloc_r+0x1e>
 80088e2:	4635      	mov	r5, r6
 80088e4:	e7df      	b.n	80088a6 <_realloc_r+0x1e>

080088e6 <__sfputc_r>:
 80088e6:	6893      	ldr	r3, [r2, #8]
 80088e8:	3b01      	subs	r3, #1
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	b410      	push	{r4}
 80088ee:	6093      	str	r3, [r2, #8]
 80088f0:	da08      	bge.n	8008904 <__sfputc_r+0x1e>
 80088f2:	6994      	ldr	r4, [r2, #24]
 80088f4:	42a3      	cmp	r3, r4
 80088f6:	db01      	blt.n	80088fc <__sfputc_r+0x16>
 80088f8:	290a      	cmp	r1, #10
 80088fa:	d103      	bne.n	8008904 <__sfputc_r+0x1e>
 80088fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008900:	f000 b94a 	b.w	8008b98 <__swbuf_r>
 8008904:	6813      	ldr	r3, [r2, #0]
 8008906:	1c58      	adds	r0, r3, #1
 8008908:	6010      	str	r0, [r2, #0]
 800890a:	7019      	strb	r1, [r3, #0]
 800890c:	4608      	mov	r0, r1
 800890e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008912:	4770      	bx	lr

08008914 <__sfputs_r>:
 8008914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008916:	4606      	mov	r6, r0
 8008918:	460f      	mov	r7, r1
 800891a:	4614      	mov	r4, r2
 800891c:	18d5      	adds	r5, r2, r3
 800891e:	42ac      	cmp	r4, r5
 8008920:	d101      	bne.n	8008926 <__sfputs_r+0x12>
 8008922:	2000      	movs	r0, #0
 8008924:	e007      	b.n	8008936 <__sfputs_r+0x22>
 8008926:	f814 1b01 	ldrb.w	r1, [r4], #1
 800892a:	463a      	mov	r2, r7
 800892c:	4630      	mov	r0, r6
 800892e:	f7ff ffda 	bl	80088e6 <__sfputc_r>
 8008932:	1c43      	adds	r3, r0, #1
 8008934:	d1f3      	bne.n	800891e <__sfputs_r+0xa>
 8008936:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008938 <_vfiprintf_r>:
 8008938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800893c:	460d      	mov	r5, r1
 800893e:	b09d      	sub	sp, #116	; 0x74
 8008940:	4614      	mov	r4, r2
 8008942:	4698      	mov	r8, r3
 8008944:	4606      	mov	r6, r0
 8008946:	b118      	cbz	r0, 8008950 <_vfiprintf_r+0x18>
 8008948:	6983      	ldr	r3, [r0, #24]
 800894a:	b90b      	cbnz	r3, 8008950 <_vfiprintf_r+0x18>
 800894c:	f000 fb06 	bl	8008f5c <__sinit>
 8008950:	4b89      	ldr	r3, [pc, #548]	; (8008b78 <_vfiprintf_r+0x240>)
 8008952:	429d      	cmp	r5, r3
 8008954:	d11b      	bne.n	800898e <_vfiprintf_r+0x56>
 8008956:	6875      	ldr	r5, [r6, #4]
 8008958:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800895a:	07d9      	lsls	r1, r3, #31
 800895c:	d405      	bmi.n	800896a <_vfiprintf_r+0x32>
 800895e:	89ab      	ldrh	r3, [r5, #12]
 8008960:	059a      	lsls	r2, r3, #22
 8008962:	d402      	bmi.n	800896a <_vfiprintf_r+0x32>
 8008964:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008966:	f000 fb97 	bl	8009098 <__retarget_lock_acquire_recursive>
 800896a:	89ab      	ldrh	r3, [r5, #12]
 800896c:	071b      	lsls	r3, r3, #28
 800896e:	d501      	bpl.n	8008974 <_vfiprintf_r+0x3c>
 8008970:	692b      	ldr	r3, [r5, #16]
 8008972:	b9eb      	cbnz	r3, 80089b0 <_vfiprintf_r+0x78>
 8008974:	4629      	mov	r1, r5
 8008976:	4630      	mov	r0, r6
 8008978:	f000 f960 	bl	8008c3c <__swsetup_r>
 800897c:	b1c0      	cbz	r0, 80089b0 <_vfiprintf_r+0x78>
 800897e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008980:	07dc      	lsls	r4, r3, #31
 8008982:	d50e      	bpl.n	80089a2 <_vfiprintf_r+0x6a>
 8008984:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008988:	b01d      	add	sp, #116	; 0x74
 800898a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800898e:	4b7b      	ldr	r3, [pc, #492]	; (8008b7c <_vfiprintf_r+0x244>)
 8008990:	429d      	cmp	r5, r3
 8008992:	d101      	bne.n	8008998 <_vfiprintf_r+0x60>
 8008994:	68b5      	ldr	r5, [r6, #8]
 8008996:	e7df      	b.n	8008958 <_vfiprintf_r+0x20>
 8008998:	4b79      	ldr	r3, [pc, #484]	; (8008b80 <_vfiprintf_r+0x248>)
 800899a:	429d      	cmp	r5, r3
 800899c:	bf08      	it	eq
 800899e:	68f5      	ldreq	r5, [r6, #12]
 80089a0:	e7da      	b.n	8008958 <_vfiprintf_r+0x20>
 80089a2:	89ab      	ldrh	r3, [r5, #12]
 80089a4:	0598      	lsls	r0, r3, #22
 80089a6:	d4ed      	bmi.n	8008984 <_vfiprintf_r+0x4c>
 80089a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80089aa:	f000 fb76 	bl	800909a <__retarget_lock_release_recursive>
 80089ae:	e7e9      	b.n	8008984 <_vfiprintf_r+0x4c>
 80089b0:	2300      	movs	r3, #0
 80089b2:	9309      	str	r3, [sp, #36]	; 0x24
 80089b4:	2320      	movs	r3, #32
 80089b6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80089ba:	f8cd 800c 	str.w	r8, [sp, #12]
 80089be:	2330      	movs	r3, #48	; 0x30
 80089c0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008b84 <_vfiprintf_r+0x24c>
 80089c4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80089c8:	f04f 0901 	mov.w	r9, #1
 80089cc:	4623      	mov	r3, r4
 80089ce:	469a      	mov	sl, r3
 80089d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80089d4:	b10a      	cbz	r2, 80089da <_vfiprintf_r+0xa2>
 80089d6:	2a25      	cmp	r2, #37	; 0x25
 80089d8:	d1f9      	bne.n	80089ce <_vfiprintf_r+0x96>
 80089da:	ebba 0b04 	subs.w	fp, sl, r4
 80089de:	d00b      	beq.n	80089f8 <_vfiprintf_r+0xc0>
 80089e0:	465b      	mov	r3, fp
 80089e2:	4622      	mov	r2, r4
 80089e4:	4629      	mov	r1, r5
 80089e6:	4630      	mov	r0, r6
 80089e8:	f7ff ff94 	bl	8008914 <__sfputs_r>
 80089ec:	3001      	adds	r0, #1
 80089ee:	f000 80aa 	beq.w	8008b46 <_vfiprintf_r+0x20e>
 80089f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80089f4:	445a      	add	r2, fp
 80089f6:	9209      	str	r2, [sp, #36]	; 0x24
 80089f8:	f89a 3000 	ldrb.w	r3, [sl]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	f000 80a2 	beq.w	8008b46 <_vfiprintf_r+0x20e>
 8008a02:	2300      	movs	r3, #0
 8008a04:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008a08:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a0c:	f10a 0a01 	add.w	sl, sl, #1
 8008a10:	9304      	str	r3, [sp, #16]
 8008a12:	9307      	str	r3, [sp, #28]
 8008a14:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008a18:	931a      	str	r3, [sp, #104]	; 0x68
 8008a1a:	4654      	mov	r4, sl
 8008a1c:	2205      	movs	r2, #5
 8008a1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a22:	4858      	ldr	r0, [pc, #352]	; (8008b84 <_vfiprintf_r+0x24c>)
 8008a24:	f7f7 fc14 	bl	8000250 <memchr>
 8008a28:	9a04      	ldr	r2, [sp, #16]
 8008a2a:	b9d8      	cbnz	r0, 8008a64 <_vfiprintf_r+0x12c>
 8008a2c:	06d1      	lsls	r1, r2, #27
 8008a2e:	bf44      	itt	mi
 8008a30:	2320      	movmi	r3, #32
 8008a32:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008a36:	0713      	lsls	r3, r2, #28
 8008a38:	bf44      	itt	mi
 8008a3a:	232b      	movmi	r3, #43	; 0x2b
 8008a3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008a40:	f89a 3000 	ldrb.w	r3, [sl]
 8008a44:	2b2a      	cmp	r3, #42	; 0x2a
 8008a46:	d015      	beq.n	8008a74 <_vfiprintf_r+0x13c>
 8008a48:	9a07      	ldr	r2, [sp, #28]
 8008a4a:	4654      	mov	r4, sl
 8008a4c:	2000      	movs	r0, #0
 8008a4e:	f04f 0c0a 	mov.w	ip, #10
 8008a52:	4621      	mov	r1, r4
 8008a54:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a58:	3b30      	subs	r3, #48	; 0x30
 8008a5a:	2b09      	cmp	r3, #9
 8008a5c:	d94e      	bls.n	8008afc <_vfiprintf_r+0x1c4>
 8008a5e:	b1b0      	cbz	r0, 8008a8e <_vfiprintf_r+0x156>
 8008a60:	9207      	str	r2, [sp, #28]
 8008a62:	e014      	b.n	8008a8e <_vfiprintf_r+0x156>
 8008a64:	eba0 0308 	sub.w	r3, r0, r8
 8008a68:	fa09 f303 	lsl.w	r3, r9, r3
 8008a6c:	4313      	orrs	r3, r2
 8008a6e:	9304      	str	r3, [sp, #16]
 8008a70:	46a2      	mov	sl, r4
 8008a72:	e7d2      	b.n	8008a1a <_vfiprintf_r+0xe2>
 8008a74:	9b03      	ldr	r3, [sp, #12]
 8008a76:	1d19      	adds	r1, r3, #4
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	9103      	str	r1, [sp, #12]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	bfbb      	ittet	lt
 8008a80:	425b      	neglt	r3, r3
 8008a82:	f042 0202 	orrlt.w	r2, r2, #2
 8008a86:	9307      	strge	r3, [sp, #28]
 8008a88:	9307      	strlt	r3, [sp, #28]
 8008a8a:	bfb8      	it	lt
 8008a8c:	9204      	strlt	r2, [sp, #16]
 8008a8e:	7823      	ldrb	r3, [r4, #0]
 8008a90:	2b2e      	cmp	r3, #46	; 0x2e
 8008a92:	d10c      	bne.n	8008aae <_vfiprintf_r+0x176>
 8008a94:	7863      	ldrb	r3, [r4, #1]
 8008a96:	2b2a      	cmp	r3, #42	; 0x2a
 8008a98:	d135      	bne.n	8008b06 <_vfiprintf_r+0x1ce>
 8008a9a:	9b03      	ldr	r3, [sp, #12]
 8008a9c:	1d1a      	adds	r2, r3, #4
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	9203      	str	r2, [sp, #12]
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	bfb8      	it	lt
 8008aa6:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008aaa:	3402      	adds	r4, #2
 8008aac:	9305      	str	r3, [sp, #20]
 8008aae:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008b94 <_vfiprintf_r+0x25c>
 8008ab2:	7821      	ldrb	r1, [r4, #0]
 8008ab4:	2203      	movs	r2, #3
 8008ab6:	4650      	mov	r0, sl
 8008ab8:	f7f7 fbca 	bl	8000250 <memchr>
 8008abc:	b140      	cbz	r0, 8008ad0 <_vfiprintf_r+0x198>
 8008abe:	2340      	movs	r3, #64	; 0x40
 8008ac0:	eba0 000a 	sub.w	r0, r0, sl
 8008ac4:	fa03 f000 	lsl.w	r0, r3, r0
 8008ac8:	9b04      	ldr	r3, [sp, #16]
 8008aca:	4303      	orrs	r3, r0
 8008acc:	3401      	adds	r4, #1
 8008ace:	9304      	str	r3, [sp, #16]
 8008ad0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ad4:	482c      	ldr	r0, [pc, #176]	; (8008b88 <_vfiprintf_r+0x250>)
 8008ad6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008ada:	2206      	movs	r2, #6
 8008adc:	f7f7 fbb8 	bl	8000250 <memchr>
 8008ae0:	2800      	cmp	r0, #0
 8008ae2:	d03f      	beq.n	8008b64 <_vfiprintf_r+0x22c>
 8008ae4:	4b29      	ldr	r3, [pc, #164]	; (8008b8c <_vfiprintf_r+0x254>)
 8008ae6:	bb1b      	cbnz	r3, 8008b30 <_vfiprintf_r+0x1f8>
 8008ae8:	9b03      	ldr	r3, [sp, #12]
 8008aea:	3307      	adds	r3, #7
 8008aec:	f023 0307 	bic.w	r3, r3, #7
 8008af0:	3308      	adds	r3, #8
 8008af2:	9303      	str	r3, [sp, #12]
 8008af4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008af6:	443b      	add	r3, r7
 8008af8:	9309      	str	r3, [sp, #36]	; 0x24
 8008afa:	e767      	b.n	80089cc <_vfiprintf_r+0x94>
 8008afc:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b00:	460c      	mov	r4, r1
 8008b02:	2001      	movs	r0, #1
 8008b04:	e7a5      	b.n	8008a52 <_vfiprintf_r+0x11a>
 8008b06:	2300      	movs	r3, #0
 8008b08:	3401      	adds	r4, #1
 8008b0a:	9305      	str	r3, [sp, #20]
 8008b0c:	4619      	mov	r1, r3
 8008b0e:	f04f 0c0a 	mov.w	ip, #10
 8008b12:	4620      	mov	r0, r4
 8008b14:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b18:	3a30      	subs	r2, #48	; 0x30
 8008b1a:	2a09      	cmp	r2, #9
 8008b1c:	d903      	bls.n	8008b26 <_vfiprintf_r+0x1ee>
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d0c5      	beq.n	8008aae <_vfiprintf_r+0x176>
 8008b22:	9105      	str	r1, [sp, #20]
 8008b24:	e7c3      	b.n	8008aae <_vfiprintf_r+0x176>
 8008b26:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b2a:	4604      	mov	r4, r0
 8008b2c:	2301      	movs	r3, #1
 8008b2e:	e7f0      	b.n	8008b12 <_vfiprintf_r+0x1da>
 8008b30:	ab03      	add	r3, sp, #12
 8008b32:	9300      	str	r3, [sp, #0]
 8008b34:	462a      	mov	r2, r5
 8008b36:	4b16      	ldr	r3, [pc, #88]	; (8008b90 <_vfiprintf_r+0x258>)
 8008b38:	a904      	add	r1, sp, #16
 8008b3a:	4630      	mov	r0, r6
 8008b3c:	f7fc f934 	bl	8004da8 <_printf_float>
 8008b40:	4607      	mov	r7, r0
 8008b42:	1c78      	adds	r0, r7, #1
 8008b44:	d1d6      	bne.n	8008af4 <_vfiprintf_r+0x1bc>
 8008b46:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008b48:	07d9      	lsls	r1, r3, #31
 8008b4a:	d405      	bmi.n	8008b58 <_vfiprintf_r+0x220>
 8008b4c:	89ab      	ldrh	r3, [r5, #12]
 8008b4e:	059a      	lsls	r2, r3, #22
 8008b50:	d402      	bmi.n	8008b58 <_vfiprintf_r+0x220>
 8008b52:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008b54:	f000 faa1 	bl	800909a <__retarget_lock_release_recursive>
 8008b58:	89ab      	ldrh	r3, [r5, #12]
 8008b5a:	065b      	lsls	r3, r3, #25
 8008b5c:	f53f af12 	bmi.w	8008984 <_vfiprintf_r+0x4c>
 8008b60:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008b62:	e711      	b.n	8008988 <_vfiprintf_r+0x50>
 8008b64:	ab03      	add	r3, sp, #12
 8008b66:	9300      	str	r3, [sp, #0]
 8008b68:	462a      	mov	r2, r5
 8008b6a:	4b09      	ldr	r3, [pc, #36]	; (8008b90 <_vfiprintf_r+0x258>)
 8008b6c:	a904      	add	r1, sp, #16
 8008b6e:	4630      	mov	r0, r6
 8008b70:	f7fc fba6 	bl	80052c0 <_printf_i>
 8008b74:	e7e4      	b.n	8008b40 <_vfiprintf_r+0x208>
 8008b76:	bf00      	nop
 8008b78:	08009814 	.word	0x08009814
 8008b7c:	08009834 	.word	0x08009834
 8008b80:	080097f4 	.word	0x080097f4
 8008b84:	080097a4 	.word	0x080097a4
 8008b88:	080097ae 	.word	0x080097ae
 8008b8c:	08004da9 	.word	0x08004da9
 8008b90:	08008915 	.word	0x08008915
 8008b94:	080097aa 	.word	0x080097aa

08008b98 <__swbuf_r>:
 8008b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b9a:	460e      	mov	r6, r1
 8008b9c:	4614      	mov	r4, r2
 8008b9e:	4605      	mov	r5, r0
 8008ba0:	b118      	cbz	r0, 8008baa <__swbuf_r+0x12>
 8008ba2:	6983      	ldr	r3, [r0, #24]
 8008ba4:	b90b      	cbnz	r3, 8008baa <__swbuf_r+0x12>
 8008ba6:	f000 f9d9 	bl	8008f5c <__sinit>
 8008baa:	4b21      	ldr	r3, [pc, #132]	; (8008c30 <__swbuf_r+0x98>)
 8008bac:	429c      	cmp	r4, r3
 8008bae:	d12b      	bne.n	8008c08 <__swbuf_r+0x70>
 8008bb0:	686c      	ldr	r4, [r5, #4]
 8008bb2:	69a3      	ldr	r3, [r4, #24]
 8008bb4:	60a3      	str	r3, [r4, #8]
 8008bb6:	89a3      	ldrh	r3, [r4, #12]
 8008bb8:	071a      	lsls	r2, r3, #28
 8008bba:	d52f      	bpl.n	8008c1c <__swbuf_r+0x84>
 8008bbc:	6923      	ldr	r3, [r4, #16]
 8008bbe:	b36b      	cbz	r3, 8008c1c <__swbuf_r+0x84>
 8008bc0:	6923      	ldr	r3, [r4, #16]
 8008bc2:	6820      	ldr	r0, [r4, #0]
 8008bc4:	1ac0      	subs	r0, r0, r3
 8008bc6:	6963      	ldr	r3, [r4, #20]
 8008bc8:	b2f6      	uxtb	r6, r6
 8008bca:	4283      	cmp	r3, r0
 8008bcc:	4637      	mov	r7, r6
 8008bce:	dc04      	bgt.n	8008bda <__swbuf_r+0x42>
 8008bd0:	4621      	mov	r1, r4
 8008bd2:	4628      	mov	r0, r5
 8008bd4:	f000 f92e 	bl	8008e34 <_fflush_r>
 8008bd8:	bb30      	cbnz	r0, 8008c28 <__swbuf_r+0x90>
 8008bda:	68a3      	ldr	r3, [r4, #8]
 8008bdc:	3b01      	subs	r3, #1
 8008bde:	60a3      	str	r3, [r4, #8]
 8008be0:	6823      	ldr	r3, [r4, #0]
 8008be2:	1c5a      	adds	r2, r3, #1
 8008be4:	6022      	str	r2, [r4, #0]
 8008be6:	701e      	strb	r6, [r3, #0]
 8008be8:	6963      	ldr	r3, [r4, #20]
 8008bea:	3001      	adds	r0, #1
 8008bec:	4283      	cmp	r3, r0
 8008bee:	d004      	beq.n	8008bfa <__swbuf_r+0x62>
 8008bf0:	89a3      	ldrh	r3, [r4, #12]
 8008bf2:	07db      	lsls	r3, r3, #31
 8008bf4:	d506      	bpl.n	8008c04 <__swbuf_r+0x6c>
 8008bf6:	2e0a      	cmp	r6, #10
 8008bf8:	d104      	bne.n	8008c04 <__swbuf_r+0x6c>
 8008bfa:	4621      	mov	r1, r4
 8008bfc:	4628      	mov	r0, r5
 8008bfe:	f000 f919 	bl	8008e34 <_fflush_r>
 8008c02:	b988      	cbnz	r0, 8008c28 <__swbuf_r+0x90>
 8008c04:	4638      	mov	r0, r7
 8008c06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c08:	4b0a      	ldr	r3, [pc, #40]	; (8008c34 <__swbuf_r+0x9c>)
 8008c0a:	429c      	cmp	r4, r3
 8008c0c:	d101      	bne.n	8008c12 <__swbuf_r+0x7a>
 8008c0e:	68ac      	ldr	r4, [r5, #8]
 8008c10:	e7cf      	b.n	8008bb2 <__swbuf_r+0x1a>
 8008c12:	4b09      	ldr	r3, [pc, #36]	; (8008c38 <__swbuf_r+0xa0>)
 8008c14:	429c      	cmp	r4, r3
 8008c16:	bf08      	it	eq
 8008c18:	68ec      	ldreq	r4, [r5, #12]
 8008c1a:	e7ca      	b.n	8008bb2 <__swbuf_r+0x1a>
 8008c1c:	4621      	mov	r1, r4
 8008c1e:	4628      	mov	r0, r5
 8008c20:	f000 f80c 	bl	8008c3c <__swsetup_r>
 8008c24:	2800      	cmp	r0, #0
 8008c26:	d0cb      	beq.n	8008bc0 <__swbuf_r+0x28>
 8008c28:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8008c2c:	e7ea      	b.n	8008c04 <__swbuf_r+0x6c>
 8008c2e:	bf00      	nop
 8008c30:	08009814 	.word	0x08009814
 8008c34:	08009834 	.word	0x08009834
 8008c38:	080097f4 	.word	0x080097f4

08008c3c <__swsetup_r>:
 8008c3c:	4b32      	ldr	r3, [pc, #200]	; (8008d08 <__swsetup_r+0xcc>)
 8008c3e:	b570      	push	{r4, r5, r6, lr}
 8008c40:	681d      	ldr	r5, [r3, #0]
 8008c42:	4606      	mov	r6, r0
 8008c44:	460c      	mov	r4, r1
 8008c46:	b125      	cbz	r5, 8008c52 <__swsetup_r+0x16>
 8008c48:	69ab      	ldr	r3, [r5, #24]
 8008c4a:	b913      	cbnz	r3, 8008c52 <__swsetup_r+0x16>
 8008c4c:	4628      	mov	r0, r5
 8008c4e:	f000 f985 	bl	8008f5c <__sinit>
 8008c52:	4b2e      	ldr	r3, [pc, #184]	; (8008d0c <__swsetup_r+0xd0>)
 8008c54:	429c      	cmp	r4, r3
 8008c56:	d10f      	bne.n	8008c78 <__swsetup_r+0x3c>
 8008c58:	686c      	ldr	r4, [r5, #4]
 8008c5a:	89a3      	ldrh	r3, [r4, #12]
 8008c5c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008c60:	0719      	lsls	r1, r3, #28
 8008c62:	d42c      	bmi.n	8008cbe <__swsetup_r+0x82>
 8008c64:	06dd      	lsls	r5, r3, #27
 8008c66:	d411      	bmi.n	8008c8c <__swsetup_r+0x50>
 8008c68:	2309      	movs	r3, #9
 8008c6a:	6033      	str	r3, [r6, #0]
 8008c6c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008c70:	81a3      	strh	r3, [r4, #12]
 8008c72:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008c76:	e03e      	b.n	8008cf6 <__swsetup_r+0xba>
 8008c78:	4b25      	ldr	r3, [pc, #148]	; (8008d10 <__swsetup_r+0xd4>)
 8008c7a:	429c      	cmp	r4, r3
 8008c7c:	d101      	bne.n	8008c82 <__swsetup_r+0x46>
 8008c7e:	68ac      	ldr	r4, [r5, #8]
 8008c80:	e7eb      	b.n	8008c5a <__swsetup_r+0x1e>
 8008c82:	4b24      	ldr	r3, [pc, #144]	; (8008d14 <__swsetup_r+0xd8>)
 8008c84:	429c      	cmp	r4, r3
 8008c86:	bf08      	it	eq
 8008c88:	68ec      	ldreq	r4, [r5, #12]
 8008c8a:	e7e6      	b.n	8008c5a <__swsetup_r+0x1e>
 8008c8c:	0758      	lsls	r0, r3, #29
 8008c8e:	d512      	bpl.n	8008cb6 <__swsetup_r+0x7a>
 8008c90:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008c92:	b141      	cbz	r1, 8008ca6 <__swsetup_r+0x6a>
 8008c94:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008c98:	4299      	cmp	r1, r3
 8008c9a:	d002      	beq.n	8008ca2 <__swsetup_r+0x66>
 8008c9c:	4630      	mov	r0, r6
 8008c9e:	f7ff fb25 	bl	80082ec <_free_r>
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	6363      	str	r3, [r4, #52]	; 0x34
 8008ca6:	89a3      	ldrh	r3, [r4, #12]
 8008ca8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008cac:	81a3      	strh	r3, [r4, #12]
 8008cae:	2300      	movs	r3, #0
 8008cb0:	6063      	str	r3, [r4, #4]
 8008cb2:	6923      	ldr	r3, [r4, #16]
 8008cb4:	6023      	str	r3, [r4, #0]
 8008cb6:	89a3      	ldrh	r3, [r4, #12]
 8008cb8:	f043 0308 	orr.w	r3, r3, #8
 8008cbc:	81a3      	strh	r3, [r4, #12]
 8008cbe:	6923      	ldr	r3, [r4, #16]
 8008cc0:	b94b      	cbnz	r3, 8008cd6 <__swsetup_r+0x9a>
 8008cc2:	89a3      	ldrh	r3, [r4, #12]
 8008cc4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008cc8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008ccc:	d003      	beq.n	8008cd6 <__swsetup_r+0x9a>
 8008cce:	4621      	mov	r1, r4
 8008cd0:	4630      	mov	r0, r6
 8008cd2:	f000 fa09 	bl	80090e8 <__smakebuf_r>
 8008cd6:	89a0      	ldrh	r0, [r4, #12]
 8008cd8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008cdc:	f010 0301 	ands.w	r3, r0, #1
 8008ce0:	d00a      	beq.n	8008cf8 <__swsetup_r+0xbc>
 8008ce2:	2300      	movs	r3, #0
 8008ce4:	60a3      	str	r3, [r4, #8]
 8008ce6:	6963      	ldr	r3, [r4, #20]
 8008ce8:	425b      	negs	r3, r3
 8008cea:	61a3      	str	r3, [r4, #24]
 8008cec:	6923      	ldr	r3, [r4, #16]
 8008cee:	b943      	cbnz	r3, 8008d02 <__swsetup_r+0xc6>
 8008cf0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008cf4:	d1ba      	bne.n	8008c6c <__swsetup_r+0x30>
 8008cf6:	bd70      	pop	{r4, r5, r6, pc}
 8008cf8:	0781      	lsls	r1, r0, #30
 8008cfa:	bf58      	it	pl
 8008cfc:	6963      	ldrpl	r3, [r4, #20]
 8008cfe:	60a3      	str	r3, [r4, #8]
 8008d00:	e7f4      	b.n	8008cec <__swsetup_r+0xb0>
 8008d02:	2000      	movs	r0, #0
 8008d04:	e7f7      	b.n	8008cf6 <__swsetup_r+0xba>
 8008d06:	bf00      	nop
 8008d08:	2000000c 	.word	0x2000000c
 8008d0c:	08009814 	.word	0x08009814
 8008d10:	08009834 	.word	0x08009834
 8008d14:	080097f4 	.word	0x080097f4

08008d18 <abort>:
 8008d18:	b508      	push	{r3, lr}
 8008d1a:	2006      	movs	r0, #6
 8008d1c:	f000 fa54 	bl	80091c8 <raise>
 8008d20:	2001      	movs	r0, #1
 8008d22:	f7f8 fad7 	bl	80012d4 <_exit>
	...

08008d28 <__sflush_r>:
 8008d28:	898a      	ldrh	r2, [r1, #12]
 8008d2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d2e:	4605      	mov	r5, r0
 8008d30:	0710      	lsls	r0, r2, #28
 8008d32:	460c      	mov	r4, r1
 8008d34:	d458      	bmi.n	8008de8 <__sflush_r+0xc0>
 8008d36:	684b      	ldr	r3, [r1, #4]
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	dc05      	bgt.n	8008d48 <__sflush_r+0x20>
 8008d3c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	dc02      	bgt.n	8008d48 <__sflush_r+0x20>
 8008d42:	2000      	movs	r0, #0
 8008d44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d48:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008d4a:	2e00      	cmp	r6, #0
 8008d4c:	d0f9      	beq.n	8008d42 <__sflush_r+0x1a>
 8008d4e:	2300      	movs	r3, #0
 8008d50:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008d54:	682f      	ldr	r7, [r5, #0]
 8008d56:	602b      	str	r3, [r5, #0]
 8008d58:	d032      	beq.n	8008dc0 <__sflush_r+0x98>
 8008d5a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008d5c:	89a3      	ldrh	r3, [r4, #12]
 8008d5e:	075a      	lsls	r2, r3, #29
 8008d60:	d505      	bpl.n	8008d6e <__sflush_r+0x46>
 8008d62:	6863      	ldr	r3, [r4, #4]
 8008d64:	1ac0      	subs	r0, r0, r3
 8008d66:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008d68:	b10b      	cbz	r3, 8008d6e <__sflush_r+0x46>
 8008d6a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008d6c:	1ac0      	subs	r0, r0, r3
 8008d6e:	2300      	movs	r3, #0
 8008d70:	4602      	mov	r2, r0
 8008d72:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008d74:	6a21      	ldr	r1, [r4, #32]
 8008d76:	4628      	mov	r0, r5
 8008d78:	47b0      	blx	r6
 8008d7a:	1c43      	adds	r3, r0, #1
 8008d7c:	89a3      	ldrh	r3, [r4, #12]
 8008d7e:	d106      	bne.n	8008d8e <__sflush_r+0x66>
 8008d80:	6829      	ldr	r1, [r5, #0]
 8008d82:	291d      	cmp	r1, #29
 8008d84:	d82c      	bhi.n	8008de0 <__sflush_r+0xb8>
 8008d86:	4a2a      	ldr	r2, [pc, #168]	; (8008e30 <__sflush_r+0x108>)
 8008d88:	40ca      	lsrs	r2, r1
 8008d8a:	07d6      	lsls	r6, r2, #31
 8008d8c:	d528      	bpl.n	8008de0 <__sflush_r+0xb8>
 8008d8e:	2200      	movs	r2, #0
 8008d90:	6062      	str	r2, [r4, #4]
 8008d92:	04d9      	lsls	r1, r3, #19
 8008d94:	6922      	ldr	r2, [r4, #16]
 8008d96:	6022      	str	r2, [r4, #0]
 8008d98:	d504      	bpl.n	8008da4 <__sflush_r+0x7c>
 8008d9a:	1c42      	adds	r2, r0, #1
 8008d9c:	d101      	bne.n	8008da2 <__sflush_r+0x7a>
 8008d9e:	682b      	ldr	r3, [r5, #0]
 8008da0:	b903      	cbnz	r3, 8008da4 <__sflush_r+0x7c>
 8008da2:	6560      	str	r0, [r4, #84]	; 0x54
 8008da4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008da6:	602f      	str	r7, [r5, #0]
 8008da8:	2900      	cmp	r1, #0
 8008daa:	d0ca      	beq.n	8008d42 <__sflush_r+0x1a>
 8008dac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008db0:	4299      	cmp	r1, r3
 8008db2:	d002      	beq.n	8008dba <__sflush_r+0x92>
 8008db4:	4628      	mov	r0, r5
 8008db6:	f7ff fa99 	bl	80082ec <_free_r>
 8008dba:	2000      	movs	r0, #0
 8008dbc:	6360      	str	r0, [r4, #52]	; 0x34
 8008dbe:	e7c1      	b.n	8008d44 <__sflush_r+0x1c>
 8008dc0:	6a21      	ldr	r1, [r4, #32]
 8008dc2:	2301      	movs	r3, #1
 8008dc4:	4628      	mov	r0, r5
 8008dc6:	47b0      	blx	r6
 8008dc8:	1c41      	adds	r1, r0, #1
 8008dca:	d1c7      	bne.n	8008d5c <__sflush_r+0x34>
 8008dcc:	682b      	ldr	r3, [r5, #0]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d0c4      	beq.n	8008d5c <__sflush_r+0x34>
 8008dd2:	2b1d      	cmp	r3, #29
 8008dd4:	d001      	beq.n	8008dda <__sflush_r+0xb2>
 8008dd6:	2b16      	cmp	r3, #22
 8008dd8:	d101      	bne.n	8008dde <__sflush_r+0xb6>
 8008dda:	602f      	str	r7, [r5, #0]
 8008ddc:	e7b1      	b.n	8008d42 <__sflush_r+0x1a>
 8008dde:	89a3      	ldrh	r3, [r4, #12]
 8008de0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008de4:	81a3      	strh	r3, [r4, #12]
 8008de6:	e7ad      	b.n	8008d44 <__sflush_r+0x1c>
 8008de8:	690f      	ldr	r7, [r1, #16]
 8008dea:	2f00      	cmp	r7, #0
 8008dec:	d0a9      	beq.n	8008d42 <__sflush_r+0x1a>
 8008dee:	0793      	lsls	r3, r2, #30
 8008df0:	680e      	ldr	r6, [r1, #0]
 8008df2:	bf08      	it	eq
 8008df4:	694b      	ldreq	r3, [r1, #20]
 8008df6:	600f      	str	r7, [r1, #0]
 8008df8:	bf18      	it	ne
 8008dfa:	2300      	movne	r3, #0
 8008dfc:	eba6 0807 	sub.w	r8, r6, r7
 8008e00:	608b      	str	r3, [r1, #8]
 8008e02:	f1b8 0f00 	cmp.w	r8, #0
 8008e06:	dd9c      	ble.n	8008d42 <__sflush_r+0x1a>
 8008e08:	6a21      	ldr	r1, [r4, #32]
 8008e0a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008e0c:	4643      	mov	r3, r8
 8008e0e:	463a      	mov	r2, r7
 8008e10:	4628      	mov	r0, r5
 8008e12:	47b0      	blx	r6
 8008e14:	2800      	cmp	r0, #0
 8008e16:	dc06      	bgt.n	8008e26 <__sflush_r+0xfe>
 8008e18:	89a3      	ldrh	r3, [r4, #12]
 8008e1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008e1e:	81a3      	strh	r3, [r4, #12]
 8008e20:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008e24:	e78e      	b.n	8008d44 <__sflush_r+0x1c>
 8008e26:	4407      	add	r7, r0
 8008e28:	eba8 0800 	sub.w	r8, r8, r0
 8008e2c:	e7e9      	b.n	8008e02 <__sflush_r+0xda>
 8008e2e:	bf00      	nop
 8008e30:	20400001 	.word	0x20400001

08008e34 <_fflush_r>:
 8008e34:	b538      	push	{r3, r4, r5, lr}
 8008e36:	690b      	ldr	r3, [r1, #16]
 8008e38:	4605      	mov	r5, r0
 8008e3a:	460c      	mov	r4, r1
 8008e3c:	b913      	cbnz	r3, 8008e44 <_fflush_r+0x10>
 8008e3e:	2500      	movs	r5, #0
 8008e40:	4628      	mov	r0, r5
 8008e42:	bd38      	pop	{r3, r4, r5, pc}
 8008e44:	b118      	cbz	r0, 8008e4e <_fflush_r+0x1a>
 8008e46:	6983      	ldr	r3, [r0, #24]
 8008e48:	b90b      	cbnz	r3, 8008e4e <_fflush_r+0x1a>
 8008e4a:	f000 f887 	bl	8008f5c <__sinit>
 8008e4e:	4b14      	ldr	r3, [pc, #80]	; (8008ea0 <_fflush_r+0x6c>)
 8008e50:	429c      	cmp	r4, r3
 8008e52:	d11b      	bne.n	8008e8c <_fflush_r+0x58>
 8008e54:	686c      	ldr	r4, [r5, #4]
 8008e56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d0ef      	beq.n	8008e3e <_fflush_r+0xa>
 8008e5e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008e60:	07d0      	lsls	r0, r2, #31
 8008e62:	d404      	bmi.n	8008e6e <_fflush_r+0x3a>
 8008e64:	0599      	lsls	r1, r3, #22
 8008e66:	d402      	bmi.n	8008e6e <_fflush_r+0x3a>
 8008e68:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008e6a:	f000 f915 	bl	8009098 <__retarget_lock_acquire_recursive>
 8008e6e:	4628      	mov	r0, r5
 8008e70:	4621      	mov	r1, r4
 8008e72:	f7ff ff59 	bl	8008d28 <__sflush_r>
 8008e76:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008e78:	07da      	lsls	r2, r3, #31
 8008e7a:	4605      	mov	r5, r0
 8008e7c:	d4e0      	bmi.n	8008e40 <_fflush_r+0xc>
 8008e7e:	89a3      	ldrh	r3, [r4, #12]
 8008e80:	059b      	lsls	r3, r3, #22
 8008e82:	d4dd      	bmi.n	8008e40 <_fflush_r+0xc>
 8008e84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008e86:	f000 f908 	bl	800909a <__retarget_lock_release_recursive>
 8008e8a:	e7d9      	b.n	8008e40 <_fflush_r+0xc>
 8008e8c:	4b05      	ldr	r3, [pc, #20]	; (8008ea4 <_fflush_r+0x70>)
 8008e8e:	429c      	cmp	r4, r3
 8008e90:	d101      	bne.n	8008e96 <_fflush_r+0x62>
 8008e92:	68ac      	ldr	r4, [r5, #8]
 8008e94:	e7df      	b.n	8008e56 <_fflush_r+0x22>
 8008e96:	4b04      	ldr	r3, [pc, #16]	; (8008ea8 <_fflush_r+0x74>)
 8008e98:	429c      	cmp	r4, r3
 8008e9a:	bf08      	it	eq
 8008e9c:	68ec      	ldreq	r4, [r5, #12]
 8008e9e:	e7da      	b.n	8008e56 <_fflush_r+0x22>
 8008ea0:	08009814 	.word	0x08009814
 8008ea4:	08009834 	.word	0x08009834
 8008ea8:	080097f4 	.word	0x080097f4

08008eac <std>:
 8008eac:	2300      	movs	r3, #0
 8008eae:	b510      	push	{r4, lr}
 8008eb0:	4604      	mov	r4, r0
 8008eb2:	e9c0 3300 	strd	r3, r3, [r0]
 8008eb6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008eba:	6083      	str	r3, [r0, #8]
 8008ebc:	8181      	strh	r1, [r0, #12]
 8008ebe:	6643      	str	r3, [r0, #100]	; 0x64
 8008ec0:	81c2      	strh	r2, [r0, #14]
 8008ec2:	6183      	str	r3, [r0, #24]
 8008ec4:	4619      	mov	r1, r3
 8008ec6:	2208      	movs	r2, #8
 8008ec8:	305c      	adds	r0, #92	; 0x5c
 8008eca:	f7fb fed3 	bl	8004c74 <memset>
 8008ece:	4b05      	ldr	r3, [pc, #20]	; (8008ee4 <std+0x38>)
 8008ed0:	6263      	str	r3, [r4, #36]	; 0x24
 8008ed2:	4b05      	ldr	r3, [pc, #20]	; (8008ee8 <std+0x3c>)
 8008ed4:	62a3      	str	r3, [r4, #40]	; 0x28
 8008ed6:	4b05      	ldr	r3, [pc, #20]	; (8008eec <std+0x40>)
 8008ed8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008eda:	4b05      	ldr	r3, [pc, #20]	; (8008ef0 <std+0x44>)
 8008edc:	6224      	str	r4, [r4, #32]
 8008ede:	6323      	str	r3, [r4, #48]	; 0x30
 8008ee0:	bd10      	pop	{r4, pc}
 8008ee2:	bf00      	nop
 8008ee4:	08009201 	.word	0x08009201
 8008ee8:	08009223 	.word	0x08009223
 8008eec:	0800925b 	.word	0x0800925b
 8008ef0:	0800927f 	.word	0x0800927f

08008ef4 <_cleanup_r>:
 8008ef4:	4901      	ldr	r1, [pc, #4]	; (8008efc <_cleanup_r+0x8>)
 8008ef6:	f000 b8af 	b.w	8009058 <_fwalk_reent>
 8008efa:	bf00      	nop
 8008efc:	08008e35 	.word	0x08008e35

08008f00 <__sfmoreglue>:
 8008f00:	b570      	push	{r4, r5, r6, lr}
 8008f02:	2268      	movs	r2, #104	; 0x68
 8008f04:	1e4d      	subs	r5, r1, #1
 8008f06:	4355      	muls	r5, r2
 8008f08:	460e      	mov	r6, r1
 8008f0a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008f0e:	f7ff fa59 	bl	80083c4 <_malloc_r>
 8008f12:	4604      	mov	r4, r0
 8008f14:	b140      	cbz	r0, 8008f28 <__sfmoreglue+0x28>
 8008f16:	2100      	movs	r1, #0
 8008f18:	e9c0 1600 	strd	r1, r6, [r0]
 8008f1c:	300c      	adds	r0, #12
 8008f1e:	60a0      	str	r0, [r4, #8]
 8008f20:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008f24:	f7fb fea6 	bl	8004c74 <memset>
 8008f28:	4620      	mov	r0, r4
 8008f2a:	bd70      	pop	{r4, r5, r6, pc}

08008f2c <__sfp_lock_acquire>:
 8008f2c:	4801      	ldr	r0, [pc, #4]	; (8008f34 <__sfp_lock_acquire+0x8>)
 8008f2e:	f000 b8b3 	b.w	8009098 <__retarget_lock_acquire_recursive>
 8008f32:	bf00      	nop
 8008f34:	20000861 	.word	0x20000861

08008f38 <__sfp_lock_release>:
 8008f38:	4801      	ldr	r0, [pc, #4]	; (8008f40 <__sfp_lock_release+0x8>)
 8008f3a:	f000 b8ae 	b.w	800909a <__retarget_lock_release_recursive>
 8008f3e:	bf00      	nop
 8008f40:	20000861 	.word	0x20000861

08008f44 <__sinit_lock_acquire>:
 8008f44:	4801      	ldr	r0, [pc, #4]	; (8008f4c <__sinit_lock_acquire+0x8>)
 8008f46:	f000 b8a7 	b.w	8009098 <__retarget_lock_acquire_recursive>
 8008f4a:	bf00      	nop
 8008f4c:	20000862 	.word	0x20000862

08008f50 <__sinit_lock_release>:
 8008f50:	4801      	ldr	r0, [pc, #4]	; (8008f58 <__sinit_lock_release+0x8>)
 8008f52:	f000 b8a2 	b.w	800909a <__retarget_lock_release_recursive>
 8008f56:	bf00      	nop
 8008f58:	20000862 	.word	0x20000862

08008f5c <__sinit>:
 8008f5c:	b510      	push	{r4, lr}
 8008f5e:	4604      	mov	r4, r0
 8008f60:	f7ff fff0 	bl	8008f44 <__sinit_lock_acquire>
 8008f64:	69a3      	ldr	r3, [r4, #24]
 8008f66:	b11b      	cbz	r3, 8008f70 <__sinit+0x14>
 8008f68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f6c:	f7ff bff0 	b.w	8008f50 <__sinit_lock_release>
 8008f70:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008f74:	6523      	str	r3, [r4, #80]	; 0x50
 8008f76:	4b13      	ldr	r3, [pc, #76]	; (8008fc4 <__sinit+0x68>)
 8008f78:	4a13      	ldr	r2, [pc, #76]	; (8008fc8 <__sinit+0x6c>)
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	62a2      	str	r2, [r4, #40]	; 0x28
 8008f7e:	42a3      	cmp	r3, r4
 8008f80:	bf04      	itt	eq
 8008f82:	2301      	moveq	r3, #1
 8008f84:	61a3      	streq	r3, [r4, #24]
 8008f86:	4620      	mov	r0, r4
 8008f88:	f000 f820 	bl	8008fcc <__sfp>
 8008f8c:	6060      	str	r0, [r4, #4]
 8008f8e:	4620      	mov	r0, r4
 8008f90:	f000 f81c 	bl	8008fcc <__sfp>
 8008f94:	60a0      	str	r0, [r4, #8]
 8008f96:	4620      	mov	r0, r4
 8008f98:	f000 f818 	bl	8008fcc <__sfp>
 8008f9c:	2200      	movs	r2, #0
 8008f9e:	60e0      	str	r0, [r4, #12]
 8008fa0:	2104      	movs	r1, #4
 8008fa2:	6860      	ldr	r0, [r4, #4]
 8008fa4:	f7ff ff82 	bl	8008eac <std>
 8008fa8:	68a0      	ldr	r0, [r4, #8]
 8008faa:	2201      	movs	r2, #1
 8008fac:	2109      	movs	r1, #9
 8008fae:	f7ff ff7d 	bl	8008eac <std>
 8008fb2:	68e0      	ldr	r0, [r4, #12]
 8008fb4:	2202      	movs	r2, #2
 8008fb6:	2112      	movs	r1, #18
 8008fb8:	f7ff ff78 	bl	8008eac <std>
 8008fbc:	2301      	movs	r3, #1
 8008fbe:	61a3      	str	r3, [r4, #24]
 8008fc0:	e7d2      	b.n	8008f68 <__sinit+0xc>
 8008fc2:	bf00      	nop
 8008fc4:	080093ac 	.word	0x080093ac
 8008fc8:	08008ef5 	.word	0x08008ef5

08008fcc <__sfp>:
 8008fcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fce:	4607      	mov	r7, r0
 8008fd0:	f7ff ffac 	bl	8008f2c <__sfp_lock_acquire>
 8008fd4:	4b1e      	ldr	r3, [pc, #120]	; (8009050 <__sfp+0x84>)
 8008fd6:	681e      	ldr	r6, [r3, #0]
 8008fd8:	69b3      	ldr	r3, [r6, #24]
 8008fda:	b913      	cbnz	r3, 8008fe2 <__sfp+0x16>
 8008fdc:	4630      	mov	r0, r6
 8008fde:	f7ff ffbd 	bl	8008f5c <__sinit>
 8008fe2:	3648      	adds	r6, #72	; 0x48
 8008fe4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008fe8:	3b01      	subs	r3, #1
 8008fea:	d503      	bpl.n	8008ff4 <__sfp+0x28>
 8008fec:	6833      	ldr	r3, [r6, #0]
 8008fee:	b30b      	cbz	r3, 8009034 <__sfp+0x68>
 8008ff0:	6836      	ldr	r6, [r6, #0]
 8008ff2:	e7f7      	b.n	8008fe4 <__sfp+0x18>
 8008ff4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008ff8:	b9d5      	cbnz	r5, 8009030 <__sfp+0x64>
 8008ffa:	4b16      	ldr	r3, [pc, #88]	; (8009054 <__sfp+0x88>)
 8008ffc:	60e3      	str	r3, [r4, #12]
 8008ffe:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009002:	6665      	str	r5, [r4, #100]	; 0x64
 8009004:	f000 f847 	bl	8009096 <__retarget_lock_init_recursive>
 8009008:	f7ff ff96 	bl	8008f38 <__sfp_lock_release>
 800900c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009010:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009014:	6025      	str	r5, [r4, #0]
 8009016:	61a5      	str	r5, [r4, #24]
 8009018:	2208      	movs	r2, #8
 800901a:	4629      	mov	r1, r5
 800901c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009020:	f7fb fe28 	bl	8004c74 <memset>
 8009024:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009028:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800902c:	4620      	mov	r0, r4
 800902e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009030:	3468      	adds	r4, #104	; 0x68
 8009032:	e7d9      	b.n	8008fe8 <__sfp+0x1c>
 8009034:	2104      	movs	r1, #4
 8009036:	4638      	mov	r0, r7
 8009038:	f7ff ff62 	bl	8008f00 <__sfmoreglue>
 800903c:	4604      	mov	r4, r0
 800903e:	6030      	str	r0, [r6, #0]
 8009040:	2800      	cmp	r0, #0
 8009042:	d1d5      	bne.n	8008ff0 <__sfp+0x24>
 8009044:	f7ff ff78 	bl	8008f38 <__sfp_lock_release>
 8009048:	230c      	movs	r3, #12
 800904a:	603b      	str	r3, [r7, #0]
 800904c:	e7ee      	b.n	800902c <__sfp+0x60>
 800904e:	bf00      	nop
 8009050:	080093ac 	.word	0x080093ac
 8009054:	ffff0001 	.word	0xffff0001

08009058 <_fwalk_reent>:
 8009058:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800905c:	4606      	mov	r6, r0
 800905e:	4688      	mov	r8, r1
 8009060:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009064:	2700      	movs	r7, #0
 8009066:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800906a:	f1b9 0901 	subs.w	r9, r9, #1
 800906e:	d505      	bpl.n	800907c <_fwalk_reent+0x24>
 8009070:	6824      	ldr	r4, [r4, #0]
 8009072:	2c00      	cmp	r4, #0
 8009074:	d1f7      	bne.n	8009066 <_fwalk_reent+0xe>
 8009076:	4638      	mov	r0, r7
 8009078:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800907c:	89ab      	ldrh	r3, [r5, #12]
 800907e:	2b01      	cmp	r3, #1
 8009080:	d907      	bls.n	8009092 <_fwalk_reent+0x3a>
 8009082:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009086:	3301      	adds	r3, #1
 8009088:	d003      	beq.n	8009092 <_fwalk_reent+0x3a>
 800908a:	4629      	mov	r1, r5
 800908c:	4630      	mov	r0, r6
 800908e:	47c0      	blx	r8
 8009090:	4307      	orrs	r7, r0
 8009092:	3568      	adds	r5, #104	; 0x68
 8009094:	e7e9      	b.n	800906a <_fwalk_reent+0x12>

08009096 <__retarget_lock_init_recursive>:
 8009096:	4770      	bx	lr

08009098 <__retarget_lock_acquire_recursive>:
 8009098:	4770      	bx	lr

0800909a <__retarget_lock_release_recursive>:
 800909a:	4770      	bx	lr

0800909c <__swhatbuf_r>:
 800909c:	b570      	push	{r4, r5, r6, lr}
 800909e:	460e      	mov	r6, r1
 80090a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090a4:	2900      	cmp	r1, #0
 80090a6:	b096      	sub	sp, #88	; 0x58
 80090a8:	4614      	mov	r4, r2
 80090aa:	461d      	mov	r5, r3
 80090ac:	da08      	bge.n	80090c0 <__swhatbuf_r+0x24>
 80090ae:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80090b2:	2200      	movs	r2, #0
 80090b4:	602a      	str	r2, [r5, #0]
 80090b6:	061a      	lsls	r2, r3, #24
 80090b8:	d410      	bmi.n	80090dc <__swhatbuf_r+0x40>
 80090ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80090be:	e00e      	b.n	80090de <__swhatbuf_r+0x42>
 80090c0:	466a      	mov	r2, sp
 80090c2:	f000 f903 	bl	80092cc <_fstat_r>
 80090c6:	2800      	cmp	r0, #0
 80090c8:	dbf1      	blt.n	80090ae <__swhatbuf_r+0x12>
 80090ca:	9a01      	ldr	r2, [sp, #4]
 80090cc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80090d0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80090d4:	425a      	negs	r2, r3
 80090d6:	415a      	adcs	r2, r3
 80090d8:	602a      	str	r2, [r5, #0]
 80090da:	e7ee      	b.n	80090ba <__swhatbuf_r+0x1e>
 80090dc:	2340      	movs	r3, #64	; 0x40
 80090de:	2000      	movs	r0, #0
 80090e0:	6023      	str	r3, [r4, #0]
 80090e2:	b016      	add	sp, #88	; 0x58
 80090e4:	bd70      	pop	{r4, r5, r6, pc}
	...

080090e8 <__smakebuf_r>:
 80090e8:	898b      	ldrh	r3, [r1, #12]
 80090ea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80090ec:	079d      	lsls	r5, r3, #30
 80090ee:	4606      	mov	r6, r0
 80090f0:	460c      	mov	r4, r1
 80090f2:	d507      	bpl.n	8009104 <__smakebuf_r+0x1c>
 80090f4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80090f8:	6023      	str	r3, [r4, #0]
 80090fa:	6123      	str	r3, [r4, #16]
 80090fc:	2301      	movs	r3, #1
 80090fe:	6163      	str	r3, [r4, #20]
 8009100:	b002      	add	sp, #8
 8009102:	bd70      	pop	{r4, r5, r6, pc}
 8009104:	ab01      	add	r3, sp, #4
 8009106:	466a      	mov	r2, sp
 8009108:	f7ff ffc8 	bl	800909c <__swhatbuf_r>
 800910c:	9900      	ldr	r1, [sp, #0]
 800910e:	4605      	mov	r5, r0
 8009110:	4630      	mov	r0, r6
 8009112:	f7ff f957 	bl	80083c4 <_malloc_r>
 8009116:	b948      	cbnz	r0, 800912c <__smakebuf_r+0x44>
 8009118:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800911c:	059a      	lsls	r2, r3, #22
 800911e:	d4ef      	bmi.n	8009100 <__smakebuf_r+0x18>
 8009120:	f023 0303 	bic.w	r3, r3, #3
 8009124:	f043 0302 	orr.w	r3, r3, #2
 8009128:	81a3      	strh	r3, [r4, #12]
 800912a:	e7e3      	b.n	80090f4 <__smakebuf_r+0xc>
 800912c:	4b0d      	ldr	r3, [pc, #52]	; (8009164 <__smakebuf_r+0x7c>)
 800912e:	62b3      	str	r3, [r6, #40]	; 0x28
 8009130:	89a3      	ldrh	r3, [r4, #12]
 8009132:	6020      	str	r0, [r4, #0]
 8009134:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009138:	81a3      	strh	r3, [r4, #12]
 800913a:	9b00      	ldr	r3, [sp, #0]
 800913c:	6163      	str	r3, [r4, #20]
 800913e:	9b01      	ldr	r3, [sp, #4]
 8009140:	6120      	str	r0, [r4, #16]
 8009142:	b15b      	cbz	r3, 800915c <__smakebuf_r+0x74>
 8009144:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009148:	4630      	mov	r0, r6
 800914a:	f000 f8d1 	bl	80092f0 <_isatty_r>
 800914e:	b128      	cbz	r0, 800915c <__smakebuf_r+0x74>
 8009150:	89a3      	ldrh	r3, [r4, #12]
 8009152:	f023 0303 	bic.w	r3, r3, #3
 8009156:	f043 0301 	orr.w	r3, r3, #1
 800915a:	81a3      	strh	r3, [r4, #12]
 800915c:	89a0      	ldrh	r0, [r4, #12]
 800915e:	4305      	orrs	r5, r0
 8009160:	81a5      	strh	r5, [r4, #12]
 8009162:	e7cd      	b.n	8009100 <__smakebuf_r+0x18>
 8009164:	08008ef5 	.word	0x08008ef5

08009168 <_malloc_usable_size_r>:
 8009168:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800916c:	1f18      	subs	r0, r3, #4
 800916e:	2b00      	cmp	r3, #0
 8009170:	bfbc      	itt	lt
 8009172:	580b      	ldrlt	r3, [r1, r0]
 8009174:	18c0      	addlt	r0, r0, r3
 8009176:	4770      	bx	lr

08009178 <_raise_r>:
 8009178:	291f      	cmp	r1, #31
 800917a:	b538      	push	{r3, r4, r5, lr}
 800917c:	4604      	mov	r4, r0
 800917e:	460d      	mov	r5, r1
 8009180:	d904      	bls.n	800918c <_raise_r+0x14>
 8009182:	2316      	movs	r3, #22
 8009184:	6003      	str	r3, [r0, #0]
 8009186:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800918a:	bd38      	pop	{r3, r4, r5, pc}
 800918c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800918e:	b112      	cbz	r2, 8009196 <_raise_r+0x1e>
 8009190:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009194:	b94b      	cbnz	r3, 80091aa <_raise_r+0x32>
 8009196:	4620      	mov	r0, r4
 8009198:	f000 f830 	bl	80091fc <_getpid_r>
 800919c:	462a      	mov	r2, r5
 800919e:	4601      	mov	r1, r0
 80091a0:	4620      	mov	r0, r4
 80091a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80091a6:	f000 b817 	b.w	80091d8 <_kill_r>
 80091aa:	2b01      	cmp	r3, #1
 80091ac:	d00a      	beq.n	80091c4 <_raise_r+0x4c>
 80091ae:	1c59      	adds	r1, r3, #1
 80091b0:	d103      	bne.n	80091ba <_raise_r+0x42>
 80091b2:	2316      	movs	r3, #22
 80091b4:	6003      	str	r3, [r0, #0]
 80091b6:	2001      	movs	r0, #1
 80091b8:	e7e7      	b.n	800918a <_raise_r+0x12>
 80091ba:	2400      	movs	r4, #0
 80091bc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80091c0:	4628      	mov	r0, r5
 80091c2:	4798      	blx	r3
 80091c4:	2000      	movs	r0, #0
 80091c6:	e7e0      	b.n	800918a <_raise_r+0x12>

080091c8 <raise>:
 80091c8:	4b02      	ldr	r3, [pc, #8]	; (80091d4 <raise+0xc>)
 80091ca:	4601      	mov	r1, r0
 80091cc:	6818      	ldr	r0, [r3, #0]
 80091ce:	f7ff bfd3 	b.w	8009178 <_raise_r>
 80091d2:	bf00      	nop
 80091d4:	2000000c 	.word	0x2000000c

080091d8 <_kill_r>:
 80091d8:	b538      	push	{r3, r4, r5, lr}
 80091da:	4d07      	ldr	r5, [pc, #28]	; (80091f8 <_kill_r+0x20>)
 80091dc:	2300      	movs	r3, #0
 80091de:	4604      	mov	r4, r0
 80091e0:	4608      	mov	r0, r1
 80091e2:	4611      	mov	r1, r2
 80091e4:	602b      	str	r3, [r5, #0]
 80091e6:	f7f8 f865 	bl	80012b4 <_kill>
 80091ea:	1c43      	adds	r3, r0, #1
 80091ec:	d102      	bne.n	80091f4 <_kill_r+0x1c>
 80091ee:	682b      	ldr	r3, [r5, #0]
 80091f0:	b103      	cbz	r3, 80091f4 <_kill_r+0x1c>
 80091f2:	6023      	str	r3, [r4, #0]
 80091f4:	bd38      	pop	{r3, r4, r5, pc}
 80091f6:	bf00      	nop
 80091f8:	2000085c 	.word	0x2000085c

080091fc <_getpid_r>:
 80091fc:	f7f8 b852 	b.w	80012a4 <_getpid>

08009200 <__sread>:
 8009200:	b510      	push	{r4, lr}
 8009202:	460c      	mov	r4, r1
 8009204:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009208:	f000 f894 	bl	8009334 <_read_r>
 800920c:	2800      	cmp	r0, #0
 800920e:	bfab      	itete	ge
 8009210:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009212:	89a3      	ldrhlt	r3, [r4, #12]
 8009214:	181b      	addge	r3, r3, r0
 8009216:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800921a:	bfac      	ite	ge
 800921c:	6563      	strge	r3, [r4, #84]	; 0x54
 800921e:	81a3      	strhlt	r3, [r4, #12]
 8009220:	bd10      	pop	{r4, pc}

08009222 <__swrite>:
 8009222:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009226:	461f      	mov	r7, r3
 8009228:	898b      	ldrh	r3, [r1, #12]
 800922a:	05db      	lsls	r3, r3, #23
 800922c:	4605      	mov	r5, r0
 800922e:	460c      	mov	r4, r1
 8009230:	4616      	mov	r6, r2
 8009232:	d505      	bpl.n	8009240 <__swrite+0x1e>
 8009234:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009238:	2302      	movs	r3, #2
 800923a:	2200      	movs	r2, #0
 800923c:	f000 f868 	bl	8009310 <_lseek_r>
 8009240:	89a3      	ldrh	r3, [r4, #12]
 8009242:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009246:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800924a:	81a3      	strh	r3, [r4, #12]
 800924c:	4632      	mov	r2, r6
 800924e:	463b      	mov	r3, r7
 8009250:	4628      	mov	r0, r5
 8009252:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009256:	f000 b817 	b.w	8009288 <_write_r>

0800925a <__sseek>:
 800925a:	b510      	push	{r4, lr}
 800925c:	460c      	mov	r4, r1
 800925e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009262:	f000 f855 	bl	8009310 <_lseek_r>
 8009266:	1c43      	adds	r3, r0, #1
 8009268:	89a3      	ldrh	r3, [r4, #12]
 800926a:	bf15      	itete	ne
 800926c:	6560      	strne	r0, [r4, #84]	; 0x54
 800926e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009272:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009276:	81a3      	strheq	r3, [r4, #12]
 8009278:	bf18      	it	ne
 800927a:	81a3      	strhne	r3, [r4, #12]
 800927c:	bd10      	pop	{r4, pc}

0800927e <__sclose>:
 800927e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009282:	f000 b813 	b.w	80092ac <_close_r>
	...

08009288 <_write_r>:
 8009288:	b538      	push	{r3, r4, r5, lr}
 800928a:	4d07      	ldr	r5, [pc, #28]	; (80092a8 <_write_r+0x20>)
 800928c:	4604      	mov	r4, r0
 800928e:	4608      	mov	r0, r1
 8009290:	4611      	mov	r1, r2
 8009292:	2200      	movs	r2, #0
 8009294:	602a      	str	r2, [r5, #0]
 8009296:	461a      	mov	r2, r3
 8009298:	f7f8 f843 	bl	8001322 <_write>
 800929c:	1c43      	adds	r3, r0, #1
 800929e:	d102      	bne.n	80092a6 <_write_r+0x1e>
 80092a0:	682b      	ldr	r3, [r5, #0]
 80092a2:	b103      	cbz	r3, 80092a6 <_write_r+0x1e>
 80092a4:	6023      	str	r3, [r4, #0]
 80092a6:	bd38      	pop	{r3, r4, r5, pc}
 80092a8:	2000085c 	.word	0x2000085c

080092ac <_close_r>:
 80092ac:	b538      	push	{r3, r4, r5, lr}
 80092ae:	4d06      	ldr	r5, [pc, #24]	; (80092c8 <_close_r+0x1c>)
 80092b0:	2300      	movs	r3, #0
 80092b2:	4604      	mov	r4, r0
 80092b4:	4608      	mov	r0, r1
 80092b6:	602b      	str	r3, [r5, #0]
 80092b8:	f7f8 f84f 	bl	800135a <_close>
 80092bc:	1c43      	adds	r3, r0, #1
 80092be:	d102      	bne.n	80092c6 <_close_r+0x1a>
 80092c0:	682b      	ldr	r3, [r5, #0]
 80092c2:	b103      	cbz	r3, 80092c6 <_close_r+0x1a>
 80092c4:	6023      	str	r3, [r4, #0]
 80092c6:	bd38      	pop	{r3, r4, r5, pc}
 80092c8:	2000085c 	.word	0x2000085c

080092cc <_fstat_r>:
 80092cc:	b538      	push	{r3, r4, r5, lr}
 80092ce:	4d07      	ldr	r5, [pc, #28]	; (80092ec <_fstat_r+0x20>)
 80092d0:	2300      	movs	r3, #0
 80092d2:	4604      	mov	r4, r0
 80092d4:	4608      	mov	r0, r1
 80092d6:	4611      	mov	r1, r2
 80092d8:	602b      	str	r3, [r5, #0]
 80092da:	f7f8 f84a 	bl	8001372 <_fstat>
 80092de:	1c43      	adds	r3, r0, #1
 80092e0:	d102      	bne.n	80092e8 <_fstat_r+0x1c>
 80092e2:	682b      	ldr	r3, [r5, #0]
 80092e4:	b103      	cbz	r3, 80092e8 <_fstat_r+0x1c>
 80092e6:	6023      	str	r3, [r4, #0]
 80092e8:	bd38      	pop	{r3, r4, r5, pc}
 80092ea:	bf00      	nop
 80092ec:	2000085c 	.word	0x2000085c

080092f0 <_isatty_r>:
 80092f0:	b538      	push	{r3, r4, r5, lr}
 80092f2:	4d06      	ldr	r5, [pc, #24]	; (800930c <_isatty_r+0x1c>)
 80092f4:	2300      	movs	r3, #0
 80092f6:	4604      	mov	r4, r0
 80092f8:	4608      	mov	r0, r1
 80092fa:	602b      	str	r3, [r5, #0]
 80092fc:	f7f8 f849 	bl	8001392 <_isatty>
 8009300:	1c43      	adds	r3, r0, #1
 8009302:	d102      	bne.n	800930a <_isatty_r+0x1a>
 8009304:	682b      	ldr	r3, [r5, #0]
 8009306:	b103      	cbz	r3, 800930a <_isatty_r+0x1a>
 8009308:	6023      	str	r3, [r4, #0]
 800930a:	bd38      	pop	{r3, r4, r5, pc}
 800930c:	2000085c 	.word	0x2000085c

08009310 <_lseek_r>:
 8009310:	b538      	push	{r3, r4, r5, lr}
 8009312:	4d07      	ldr	r5, [pc, #28]	; (8009330 <_lseek_r+0x20>)
 8009314:	4604      	mov	r4, r0
 8009316:	4608      	mov	r0, r1
 8009318:	4611      	mov	r1, r2
 800931a:	2200      	movs	r2, #0
 800931c:	602a      	str	r2, [r5, #0]
 800931e:	461a      	mov	r2, r3
 8009320:	f7f8 f842 	bl	80013a8 <_lseek>
 8009324:	1c43      	adds	r3, r0, #1
 8009326:	d102      	bne.n	800932e <_lseek_r+0x1e>
 8009328:	682b      	ldr	r3, [r5, #0]
 800932a:	b103      	cbz	r3, 800932e <_lseek_r+0x1e>
 800932c:	6023      	str	r3, [r4, #0]
 800932e:	bd38      	pop	{r3, r4, r5, pc}
 8009330:	2000085c 	.word	0x2000085c

08009334 <_read_r>:
 8009334:	b538      	push	{r3, r4, r5, lr}
 8009336:	4d07      	ldr	r5, [pc, #28]	; (8009354 <_read_r+0x20>)
 8009338:	4604      	mov	r4, r0
 800933a:	4608      	mov	r0, r1
 800933c:	4611      	mov	r1, r2
 800933e:	2200      	movs	r2, #0
 8009340:	602a      	str	r2, [r5, #0]
 8009342:	461a      	mov	r2, r3
 8009344:	f7f7 ffd0 	bl	80012e8 <_read>
 8009348:	1c43      	adds	r3, r0, #1
 800934a:	d102      	bne.n	8009352 <_read_r+0x1e>
 800934c:	682b      	ldr	r3, [r5, #0]
 800934e:	b103      	cbz	r3, 8009352 <_read_r+0x1e>
 8009350:	6023      	str	r3, [r4, #0]
 8009352:	bd38      	pop	{r3, r4, r5, pc}
 8009354:	2000085c 	.word	0x2000085c

08009358 <_init>:
 8009358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800935a:	bf00      	nop
 800935c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800935e:	bc08      	pop	{r3}
 8009360:	469e      	mov	lr, r3
 8009362:	4770      	bx	lr

08009364 <_fini>:
 8009364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009366:	bf00      	nop
 8009368:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800936a:	bc08      	pop	{r3}
 800936c:	469e      	mov	lr, r3
 800936e:	4770      	bx	lr
