<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Organki_Gr_4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Display_Module.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Keyboard_Module.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Keyboard_Test_Bench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Keyboard_Test_Bench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Sawtooth_Module.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Sawtooth_Test_Bench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Sawtooth_Test_Bench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Sub_Schema.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="Sub_Schema.vhf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Sub_Schema_Sub_Schema_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Sub_Schema_Sub_Schema_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Sub_Schema_Sub_Schema_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Sub_Schema_Sub_Schema_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1622724420" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1622724420">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622724765" xil_pn:in_ck="-737613503246567115" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1622724765">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Display_Module.vhd"/>
      <outfile xil_pn:name="Keyboard_Module.vhd"/>
      <outfile xil_pn:name="Keyboard_Test_Bench.vhd"/>
      <outfile xil_pn:name="Sawtooth_Module.vhd"/>
      <outfile xil_pn:name="Sawtooth_Test_Bench.vhd"/>
      <outfile xil_pn:name="Sub_Schema_Test.vhd"/>
      <outfile xil_pn:name="VGAscan.vhd"/>
      <outfile xil_pn:name="VGAtxt48x20.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1623086541" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6935927531662289791" xil_pn:start_ts="1623086541">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623086543" xil_pn:in_ck="-3711656967457708889" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3203084807933218307" xil_pn:start_ts="1623086541">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Sub_Schema.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1622724425" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1447225238225884463" xil_pn:start_ts="1622724425">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623086543" xil_pn:in_ck="8720718182865387041" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1623086543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Display_Module.vhd"/>
      <outfile xil_pn:name="Keyboard_Module.vhd"/>
      <outfile xil_pn:name="Keyboard_Test_Bench.vhd"/>
      <outfile xil_pn:name="Sawtooth_Module.vhd"/>
      <outfile xil_pn:name="Sawtooth_Test_Bench.vhd"/>
      <outfile xil_pn:name="Sub_Schema.vhf"/>
      <outfile xil_pn:name="Sub_Schema_Test.vhd"/>
      <outfile xil_pn:name="VGAscan.vhd"/>
      <outfile xil_pn:name="VGAtxt48x20.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1623086551" xil_pn:in_ck="8720718182865387041" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6933505204635994334" xil_pn:start_ts="1623086543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Sub_Schema_Sub_Schema_sch_tb_beh.prj"/>
      <outfile xil_pn:name="Sub_Schema_Sub_Schema_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1623086551" xil_pn:in_ck="524188955796620344" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5886702675931091275" xil_pn:start_ts="1623086551">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Sub_Schema_Sub_Schema_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
