Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 9510e1d9a8754332a8c3c33f34708e4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot minisys_sim_debug_behav xil_defaultlib.minisys_sim_debug xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 24 for port switchrdata [C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/new/cpu_debug.v:119]
WARNING: [VRFC 10-142] switchrdata was previously declared with a different range [C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/imports/vivado/lab13_2/lab13_2.srcs/sources_1/new/switchs.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.prgrom_bindec
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.prgrom_blk_mem_gen_mux
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100001101...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010100000...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000100...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000010...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000000...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000000...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.prgrom_blk_mem_gen_top
Compiling module xil_defaultlib.prgrom_blk_mem_gen_v8_4_1_synth
Compiling module xil_defaultlib.prgrom_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.Ifetc32
Compiling module xil_defaultlib.Idecode32
Compiling module xil_defaultlib.Executs32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.memorio
Compiling module xil_defaultlib.RAM_bindec
Compiling module xil_defaultlib.RAM_blk_mem_gen_mux
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.RAM_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.RAM_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.RAM_blk_mem_gen_top
Compiling module xil_defaultlib.RAM_blk_mem_gen_v8_4_1_synth
Compiling module xil_defaultlib.RAM_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmemory32
Compiling module xil_defaultlib.ioread
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.cpu_debug
Compiling module xil_defaultlib.minisys_sim_debug
Compiling module xil_defaultlib.glbl
Built simulation snapshot minisys_sim_debug_behav
