// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "05/18/2019 20:24:51"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	changePosition,
	VGA_R,
	VGA_G,
	VGA_B,
	hsync,
	vsync);
input 	reg clk ;
input 	reg changePosition ;
output 	reg [2:0] VGA_R ;
output 	reg [2:0] VGA_G ;
output 	reg [2:0] VGA_B ;
output 	reg hsync ;
output 	reg vsync ;

// Design Ports Information
// VGA_R[0]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsync	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vsync	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// changePosition	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("consoleFPGA_6_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \VGA_R[0]~output_o ;
wire \VGA_R[1]~output_o ;
wire \VGA_R[2]~output_o ;
wire \VGA_G[0]~output_o ;
wire \VGA_G[1]~output_o ;
wire \VGA_G[2]~output_o ;
wire \VGA_B[0]~output_o ;
wire \VGA_B[1]~output_o ;
wire \VGA_B[2]~output_o ;
wire \hsync~output_o ;
wire \vsync~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \SVGA|Add0~0_combout ;
wire \SVGA|Add0~1 ;
wire \SVGA|Add0~2_combout ;
wire \SVGA|Add0~3 ;
wire \SVGA|Add0~4_combout ;
wire \SVGA|Add0~5 ;
wire \SVGA|Add0~6_combout ;
wire \SVGA|Add0~7 ;
wire \SVGA|Add0~9 ;
wire \SVGA|Add0~10_combout ;
wire \SVGA|Equal1~0_combout ;
wire \SVGA|Add0~8_combout ;
wire \SVGA|pixel_x~2_combout ;
wire \SVGA|Add0~11 ;
wire \SVGA|Add0~12_combout ;
wire \SVGA|Add0~13 ;
wire \SVGA|Add0~14_combout ;
wire \SVGA|Equal5~0_combout ;
wire \SVGA|Add0~15 ;
wire \SVGA|Add0~16_combout ;
wire \SVGA|Add0~17 ;
wire \SVGA|Add0~18_combout ;
wire \SVGA|Add0~19 ;
wire \SVGA|Add0~20_combout ;
wire \SVGA|pixel_x~3_combout ;
wire \SVGA|Equal5~1_combout ;
wire \SVGA|Equal5~2_combout ;
wire \SVGA|Add1~0_combout ;
wire \SVGA|pixel_y[0]~1_combout ;
wire \SVGA|Add1~1 ;
wire \SVGA|Add1~2_combout ;
wire \SVGA|pixel_y[1]~8_combout ;
wire \SVGA|Add1~3 ;
wire \SVGA|Add1~4_combout ;
wire \SVGA|pixel_y[2]~7_combout ;
wire \SVGA|Add1~5 ;
wire \SVGA|Add1~6_combout ;
wire \SVGA|pixel_y[3]~10_combout ;
wire \SVGA|Add1~7 ;
wire \SVGA|Add1~8_combout ;
wire \SVGA|pixel_y[4]~9_combout ;
wire \SVGA|always1~2_combout ;
wire \SVGA|Add1~9 ;
wire \SVGA|Add1~10_combout ;
wire \SVGA|pixel_y[5]~6_combout ;
wire \SVGA|Add1~11 ;
wire \SVGA|Add1~12_combout ;
wire \SVGA|pixel_y[6]~5_combout ;
wire \SVGA|Add1~13 ;
wire \SVGA|Add1~14_combout ;
wire \SVGA|pixel_y[7]~3_combout ;
wire \SVGA|Add1~15 ;
wire \SVGA|Add1~16_combout ;
wire \SVGA|pixel_y[8]~4_combout ;
wire \SVGA|always1~0_combout ;
wire \SVGA|always1~1_combout ;
wire \SVGA|pixel_y[9]~0_combout ;
wire \SVGA|Add1~17 ;
wire \SVGA|Add1~18_combout ;
wire \SVGA|pixel_y[9]~2_combout ;
wire \changePosition~input_o ;
wire \y_position[2]~feeder_combout ;
wire \LessThan1~1_combout ;
wire \LessThan1~0_combout ;
wire \y_position~6_combout ;
wire \y_position~5_combout ;
wire \y_position~4_combout ;
wire \y_position~3_combout ;
wire \y_position~2_combout ;
wire \y_position~1_combout ;
wire \y_position~0_combout ;
wire \LessThan4~1_cout ;
wire \LessThan4~3_cout ;
wire \LessThan4~5_cout ;
wire \LessThan4~7_cout ;
wire \LessThan4~9_cout ;
wire \LessThan4~11_cout ;
wire \LessThan4~13_cout ;
wire \LessThan4~14_combout ;
wire \Add0~0_combout ;
wire \Add0~23_combout ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \Add0~22_combout ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \Add0~21_combout ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \Add0~20_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \Add0~19_combout ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \Add0~18_combout ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \Add0~17_combout ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \Add0~16_combout ;
wire \LessThan2~1_cout ;
wire \LessThan2~3_cout ;
wire \LessThan2~5_cout ;
wire \LessThan2~7_cout ;
wire \LessThan2~9_cout ;
wire \LessThan2~11_cout ;
wire \LessThan2~13_cout ;
wire \LessThan2~14_combout ;
wire \Add4~1 ;
wire \Add4~3 ;
wire \Add4~5 ;
wire \Add4~7 ;
wire \Add4~8_combout ;
wire \Add4~6_combout ;
wire \Add4~4_combout ;
wire \Add4~2_combout ;
wire \Add4~0_combout ;
wire \LessThan5~1_cout ;
wire \LessThan5~3_cout ;
wire \LessThan5~5_cout ;
wire \LessThan5~7_cout ;
wire \LessThan5~9_cout ;
wire \LessThan5~11_cout ;
wire \LessThan5~13_cout ;
wire \LessThan5~14_combout ;
wire \SVGA|LessThan0~0_combout ;
wire \SVGA|LessThan0~1_combout ;
wire \SVGA|LessThan1~0_combout ;
wire \SVGA|LessThan1~1_combout ;
wire \colour[2]~0_combout ;
wire \colour[2]~1_combout ;
wire \Add3~1 ;
wire \Add3~3 ;
wire \Add3~5 ;
wire \Add3~7 ;
wire \Add3~8_combout ;
wire \Add3~6_combout ;
wire \Add3~4_combout ;
wire \Add3~2_combout ;
wire \Add3~0_combout ;
wire \LessThan3~1_cout ;
wire \LessThan3~3_cout ;
wire \LessThan3~5_cout ;
wire \LessThan3~7_cout ;
wire \LessThan3~9_cout ;
wire \LessThan3~11_cout ;
wire \LessThan3~13_cout ;
wire \LessThan3~15_cout ;
wire \LessThan3~16_combout ;
wire \colour[2]~2_combout ;
wire \sprite_x[0]~10_combout ;
wire \sprite_x[0]~11 ;
wire \sprite_x[1]~14_combout ;
wire \sprite_x[1]~15 ;
wire \sprite_x[2]~16_combout ;
wire \sprite_x[2]~17 ;
wire \sprite_x[3]~18_combout ;
wire \sprite_x[3]~19 ;
wire \sprite_x[4]~20_combout ;
wire \sprite_x[4]~21 ;
wire \sprite_x[5]~22_combout ;
wire \sprite_x[5]~23 ;
wire \sprite_x[6]~24_combout ;
wire \sprite_x[6]~25 ;
wire \sprite_x[7]~26_combout ;
wire \sprite_x[7]~27 ;
wire \sprite_x[8]~28_combout ;
wire \sprite_x[8]~29 ;
wire \sprite_x[9]~30_combout ;
wire \sprite_x[4]~12_combout ;
wire \Add5~0_combout ;
wire \Add5~2_combout ;
wire \sprite_y[0]~0_combout ;
wire \sprite_y[0]~1_combout ;
wire \Add5~1 ;
wire \Add5~3_combout ;
wire \Add5~5_combout ;
wire \Add5~4 ;
wire \Add5~6_combout ;
wire \Add5~8_combout ;
wire \Add5~7 ;
wire \Add5~9_combout ;
wire \Add5~11_combout ;
wire \Add5~10 ;
wire \Add5~12_combout ;
wire \Add5~14_combout ;
wire \Add5~13 ;
wire \Add5~15_combout ;
wire \sprite_y[5]~2_combout ;
wire \LessThan6~1_combout ;
wire \Add5~16 ;
wire \Add5~17_combout ;
wire \sprite_y[6]~3_combout ;
wire \Add5~18 ;
wire \Add5~19_combout ;
wire \sprite_y[7]~4_combout ;
wire \Add5~20 ;
wire \Add5~21_combout ;
wire \sprite_y[8]~5_combout ;
wire \Add5~22 ;
wire \Add5~23_combout ;
wire \sprite_y[9]~6_combout ;
wire \LessThan6~0_combout ;
wire \LessThan6~2_combout ;
wire \sprite_x[4]~13_combout ;
wire \address[1]~feeder_combout ;
wire \address[3]~feeder_combout ;
wire \address[5]~8_combout ;
wire \address[5]~9 ;
wire \address[6]~10_combout ;
wire \address[6]~11 ;
wire \address[7]~12_combout ;
wire \address[7]~13 ;
wire \address[8]~14_combout ;
wire \address[8]~15 ;
wire \address[9]~16_combout ;
wire \address[9]~17 ;
wire \address[10]~18_combout ;
wire \address[10]~19 ;
wire \address[11]~20_combout ;
wire \address[11]~21 ;
wire \address[12]~22_combout ;
wire \vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \palette~25_combout ;
wire \palette~26_combout ;
wire \palette~27_combout ;
wire \palette~14_combout ;
wire \palette~10_combout ;
wire \palette~11_combout ;
wire \palette~12_combout ;
wire \palette~132_combout ;
wire \vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \palette~21_combout ;
wire \palette~22_combout ;
wire \palette~143_combout ;
wire \palette~144_combout ;
wire \palette~23_combout ;
wire \palette~19_combout ;
wire \palette~15_combout ;
wire \palette~16_combout ;
wire \palette~17_combout ;
wire \palette~18_combout ;
wire \palette~20_combout ;
wire \palette~24_combout ;
wire \palette~28_combout ;
wire \colour~3_combout ;
wire \VGA_R[0]~reg0feeder_combout ;
wire \VGA_R[0]~reg0_q ;
wire \palette~45_combout ;
wire \palette~46_combout ;
wire \palette~33_combout ;
wire \palette~29_combout ;
wire \palette~30_combout ;
wire \palette~31_combout ;
wire \palette~32_combout ;
wire \palette~34_combout ;
wire \palette~41_combout ;
wire \palette~42_combout ;
wire \palette~43_combout ;
wire \palette~35_combout ;
wire \palette~39_combout ;
wire \palette~36_combout ;
wire \palette~37_combout ;
wire \palette~38_combout ;
wire \palette~40_combout ;
wire \palette~44_combout ;
wire \palette~47_combout ;
wire \colour~4_combout ;
wire \VGA_R[1]~reg0feeder_combout ;
wire \VGA_R[1]~reg0_q ;
wire \palette~54_combout ;
wire \palette~55_combout ;
wire \palette~49_combout ;
wire \palette~50_combout ;
wire \palette~51_combout ;
wire \palette~52_combout ;
wire \palette~48_combout ;
wire \palette~53_combout ;
wire \colour~5_combout ;
wire \VGA_R[2]~reg0feeder_combout ;
wire \VGA_R[2]~reg0_q ;
wire \palette~70_combout ;
wire \palette~68_combout ;
wire \palette~67_combout ;
wire \palette~69_combout ;
wire \palette~71_combout ;
wire \palette~64_combout ;
wire \palette~63_combout ;
wire \palette~65_combout ;
wire \palette~61_combout ;
wire \palette~58_combout ;
wire \palette~59_combout ;
wire \palette~60_combout ;
wire \palette~62_combout ;
wire \palette~66_combout ;
wire \palette~56_combout ;
wire \palette~7_combout ;
wire \palette~134_combout ;
wire \palette~57_combout ;
wire \palette~72_combout ;
wire \colour~6_combout ;
wire \VGA_G[0]~reg0feeder_combout ;
wire \VGA_G[0]~reg0_q ;
wire \palette~80_combout ;
wire \palette~81_combout ;
wire \palette~82_combout ;
wire \palette~133_combout ;
wire \palette~13_combout ;
wire \palette~78_combout ;
wire \palette~73_combout ;
wire \palette~76_combout ;
wire \palette~74_combout ;
wire \palette~75_combout ;
wire \palette~77_combout ;
wire \palette~79_combout ;
wire \palette~83_combout ;
wire \colour~7_combout ;
wire \VGA_G[1]~reg0feeder_combout ;
wire \VGA_G[1]~reg0_q ;
wire \palette~84_combout ;
wire \palette~85_combout ;
wire \palette~141_combout ;
wire \palette~142_combout ;
wire \palette~86_combout ;
wire \colour~8_combout ;
wire \VGA_G[2]~reg0feeder_combout ;
wire \VGA_G[2]~reg0_q ;
wire \palette~105_combout ;
wire \palette~106_combout ;
wire \palette~107_combout ;
wire \palette~98_combout ;
wire \palette~102_combout ;
wire \palette~99_combout ;
wire \palette~100_combout ;
wire \palette~101_combout ;
wire \palette~103_combout ;
wire \palette~96_combout ;
wire \palette~92_combout ;
wire \palette~94_combout ;
wire \palette~93_combout ;
wire \palette~95_combout ;
wire \palette~97_combout ;
wire \palette~104_combout ;
wire \palette~90_combout ;
wire \palette~87_combout ;
wire \palette~88_combout ;
wire \palette~89_combout ;
wire \palette~91_combout ;
wire \palette~108_combout ;
wire \colour~9_combout ;
wire \VGA_B[0]~reg0feeder_combout ;
wire \VGA_B[0]~reg0_q ;
wire \palette~122_combout ;
wire \palette~123_combout ;
wire \palette~139_combout ;
wire \palette~140_combout ;
wire \palette~110_combout ;
wire \palette~109_combout ;
wire \palette~111_combout ;
wire \palette~118_combout ;
wire \palette~119_combout ;
wire \palette~137_combout ;
wire \palette~138_combout ;
wire \palette~120_combout ;
wire \palette~116_combout ;
wire \palette~112_combout ;
wire \palette~113_combout ;
wire \palette~114_combout ;
wire \palette~115_combout ;
wire \palette~117_combout ;
wire \palette~121_combout ;
wire \palette~124_combout ;
wire \colour~10_combout ;
wire \VGA_B[1]~reg0feeder_combout ;
wire \VGA_B[1]~reg0_q ;
wire \palette~129_combout ;
wire \palette~130_combout ;
wire \palette~131_combout ;
wire \palette~127_combout ;
wire \palette~128_combout ;
wire \palette~135_combout ;
wire \palette~136_combout ;
wire \palette~125_combout ;
wire \palette~126_combout ;
wire \colour~11_combout ;
wire \VGA_B[2]~reg0_q ;
wire \SVGA|hsync~0_combout ;
wire \SVGA|Equal1~1_combout ;
wire \SVGA|hsync~1_combout ;
wire \SVGA|hsync~q ;
wire \SVGA|always3~1_combout ;
wire \SVGA|always3~2_combout ;
wire \SVGA|always3~0_combout ;
wire \SVGA|vsync~0_combout ;
wire \SVGA|vsync~1_combout ;
wire \SVGA|vsync~q ;
wire [9:0] sprite_y;
wire [9:0] y_position;
wire [9:0] x_position;
wire [9:0] \SVGA|pixel_y ;
wire [11:0] colour;
wire [9:0] sprite_x;
wire [10:0] \SVGA|pixel_x ;
wire [12:0] address;

wire [0:0] \vram|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \vram|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \vram|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \vram|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \vram|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \vram|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \vram|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \vram|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;

assign \vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  = \vram|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  = \vram|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  = \vram|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  = \vram|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  = \vram|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  = \vram|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  = \vram|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  = \vram|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X34_Y34_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\VGA_R[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y34_N16
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\VGA_R[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N16
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\VGA_R[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N23
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\VGA_G[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\VGA_G[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N23
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\VGA_G[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\VGA_B[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\VGA_B[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y34_N16
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\VGA_B[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N23
cycloneive_io_obuf \hsync~output (
	.i(\SVGA|hsync~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsync~output_o ),
	.obar());
// synopsys translate_off
defparam \hsync~output .bus_hold = "false";
defparam \hsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y34_N2
cycloneive_io_obuf \vsync~output (
	.i(\SVGA|vsync~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\vsync~output_o ),
	.obar());
// synopsys translate_off
defparam \vsync~output .bus_hold = "false";
defparam \vsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N2
cycloneive_lcell_comb \SVGA|Add0~0 (
// Equation(s):
// \SVGA|Add0~0_combout  = \SVGA|pixel_x [0] $ (VCC)
// \SVGA|Add0~1  = CARRY(\SVGA|pixel_x [0])

	.dataa(gnd),
	.datab(\SVGA|pixel_x [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SVGA|Add0~0_combout ),
	.cout(\SVGA|Add0~1 ));
// synopsys translate_off
defparam \SVGA|Add0~0 .lut_mask = 16'h33CC;
defparam \SVGA|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N3
dffeas \SVGA|pixel_x[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_x[0] .is_wysiwyg = "true";
defparam \SVGA|pixel_x[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N4
cycloneive_lcell_comb \SVGA|Add0~2 (
// Equation(s):
// \SVGA|Add0~2_combout  = (\SVGA|pixel_x [1] & (!\SVGA|Add0~1 )) # (!\SVGA|pixel_x [1] & ((\SVGA|Add0~1 ) # (GND)))
// \SVGA|Add0~3  = CARRY((!\SVGA|Add0~1 ) # (!\SVGA|pixel_x [1]))

	.dataa(gnd),
	.datab(\SVGA|pixel_x [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA|Add0~1 ),
	.combout(\SVGA|Add0~2_combout ),
	.cout(\SVGA|Add0~3 ));
// synopsys translate_off
defparam \SVGA|Add0~2 .lut_mask = 16'h3C3F;
defparam \SVGA|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y20_N5
dffeas \SVGA|pixel_x[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_x[1] .is_wysiwyg = "true";
defparam \SVGA|pixel_x[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N6
cycloneive_lcell_comb \SVGA|Add0~4 (
// Equation(s):
// \SVGA|Add0~4_combout  = (\SVGA|pixel_x [2] & (\SVGA|Add0~3  $ (GND))) # (!\SVGA|pixel_x [2] & (!\SVGA|Add0~3  & VCC))
// \SVGA|Add0~5  = CARRY((\SVGA|pixel_x [2] & !\SVGA|Add0~3 ))

	.dataa(\SVGA|pixel_x [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA|Add0~3 ),
	.combout(\SVGA|Add0~4_combout ),
	.cout(\SVGA|Add0~5 ));
// synopsys translate_off
defparam \SVGA|Add0~4 .lut_mask = 16'hA50A;
defparam \SVGA|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y20_N7
dffeas \SVGA|pixel_x[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_x[2] .is_wysiwyg = "true";
defparam \SVGA|pixel_x[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N8
cycloneive_lcell_comb \SVGA|Add0~6 (
// Equation(s):
// \SVGA|Add0~6_combout  = (\SVGA|pixel_x [3] & (!\SVGA|Add0~5 )) # (!\SVGA|pixel_x [3] & ((\SVGA|Add0~5 ) # (GND)))
// \SVGA|Add0~7  = CARRY((!\SVGA|Add0~5 ) # (!\SVGA|pixel_x [3]))

	.dataa(gnd),
	.datab(\SVGA|pixel_x [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA|Add0~5 ),
	.combout(\SVGA|Add0~6_combout ),
	.cout(\SVGA|Add0~7 ));
// synopsys translate_off
defparam \SVGA|Add0~6 .lut_mask = 16'h3C3F;
defparam \SVGA|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y20_N9
dffeas \SVGA|pixel_x[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_x[3] .is_wysiwyg = "true";
defparam \SVGA|pixel_x[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N10
cycloneive_lcell_comb \SVGA|Add0~8 (
// Equation(s):
// \SVGA|Add0~8_combout  = (\SVGA|pixel_x [4] & (\SVGA|Add0~7  $ (GND))) # (!\SVGA|pixel_x [4] & (!\SVGA|Add0~7  & VCC))
// \SVGA|Add0~9  = CARRY((\SVGA|pixel_x [4] & !\SVGA|Add0~7 ))

	.dataa(\SVGA|pixel_x [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA|Add0~7 ),
	.combout(\SVGA|Add0~8_combout ),
	.cout(\SVGA|Add0~9 ));
// synopsys translate_off
defparam \SVGA|Add0~8 .lut_mask = 16'hA50A;
defparam \SVGA|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N12
cycloneive_lcell_comb \SVGA|Add0~10 (
// Equation(s):
// \SVGA|Add0~10_combout  = (\SVGA|pixel_x [5] & (!\SVGA|Add0~9 )) # (!\SVGA|pixel_x [5] & ((\SVGA|Add0~9 ) # (GND)))
// \SVGA|Add0~11  = CARRY((!\SVGA|Add0~9 ) # (!\SVGA|pixel_x [5]))

	.dataa(\SVGA|pixel_x [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA|Add0~9 ),
	.combout(\SVGA|Add0~10_combout ),
	.cout(\SVGA|Add0~11 ));
// synopsys translate_off
defparam \SVGA|Add0~10 .lut_mask = 16'h5A5F;
defparam \SVGA|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y20_N13
dffeas \SVGA|pixel_x[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_x[5] .is_wysiwyg = "true";
defparam \SVGA|pixel_x[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N0
cycloneive_lcell_comb \SVGA|Equal1~0 (
// Equation(s):
// \SVGA|Equal1~0_combout  = (!\SVGA|pixel_x [5] & (\SVGA|pixel_x [0] & (\SVGA|pixel_x [1] & \SVGA|pixel_x [2])))

	.dataa(\SVGA|pixel_x [5]),
	.datab(\SVGA|pixel_x [0]),
	.datac(\SVGA|pixel_x [1]),
	.datad(\SVGA|pixel_x [2]),
	.cin(gnd),
	.combout(\SVGA|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|Equal1~0 .lut_mask = 16'h4000;
defparam \SVGA|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N28
cycloneive_lcell_comb \SVGA|pixel_x~2 (
// Equation(s):
// \SVGA|pixel_x~2_combout  = (\SVGA|Add0~8_combout  & (((!\SVGA|Equal1~0_combout ) # (!\SVGA|Equal5~1_combout )) # (!\SVGA|Equal5~0_combout )))

	.dataa(\SVGA|Equal5~0_combout ),
	.datab(\SVGA|Equal5~1_combout ),
	.datac(\SVGA|Equal1~0_combout ),
	.datad(\SVGA|Add0~8_combout ),
	.cin(gnd),
	.combout(\SVGA|pixel_x~2_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|pixel_x~2 .lut_mask = 16'h7F00;
defparam \SVGA|pixel_x~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N31
dffeas \SVGA|pixel_x[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SVGA|pixel_x~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_x[4] .is_wysiwyg = "true";
defparam \SVGA|pixel_x[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N14
cycloneive_lcell_comb \SVGA|Add0~12 (
// Equation(s):
// \SVGA|Add0~12_combout  = (\SVGA|pixel_x [6] & (\SVGA|Add0~11  $ (GND))) # (!\SVGA|pixel_x [6] & (!\SVGA|Add0~11  & VCC))
// \SVGA|Add0~13  = CARRY((\SVGA|pixel_x [6] & !\SVGA|Add0~11 ))

	.dataa(gnd),
	.datab(\SVGA|pixel_x [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA|Add0~11 ),
	.combout(\SVGA|Add0~12_combout ),
	.cout(\SVGA|Add0~13 ));
// synopsys translate_off
defparam \SVGA|Add0~12 .lut_mask = 16'hC30C;
defparam \SVGA|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y20_N15
dffeas \SVGA|pixel_x[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_x[6] .is_wysiwyg = "true";
defparam \SVGA|pixel_x[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N16
cycloneive_lcell_comb \SVGA|Add0~14 (
// Equation(s):
// \SVGA|Add0~14_combout  = (\SVGA|pixel_x [7] & (!\SVGA|Add0~13 )) # (!\SVGA|pixel_x [7] & ((\SVGA|Add0~13 ) # (GND)))
// \SVGA|Add0~15  = CARRY((!\SVGA|Add0~13 ) # (!\SVGA|pixel_x [7]))

	.dataa(gnd),
	.datab(\SVGA|pixel_x [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA|Add0~13 ),
	.combout(\SVGA|Add0~14_combout ),
	.cout(\SVGA|Add0~15 ));
// synopsys translate_off
defparam \SVGA|Add0~14 .lut_mask = 16'h3C3F;
defparam \SVGA|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y20_N17
dffeas \SVGA|pixel_x[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_x[7] .is_wysiwyg = "true";
defparam \SVGA|pixel_x[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N26
cycloneive_lcell_comb \SVGA|Equal5~0 (
// Equation(s):
// \SVGA|Equal5~0_combout  = (!\SVGA|pixel_x [4] & (!\SVGA|pixel_x [6] & (\SVGA|pixel_x [3] & !\SVGA|pixel_x [7])))

	.dataa(\SVGA|pixel_x [4]),
	.datab(\SVGA|pixel_x [6]),
	.datac(\SVGA|pixel_x [3]),
	.datad(\SVGA|pixel_x [7]),
	.cin(gnd),
	.combout(\SVGA|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|Equal5~0 .lut_mask = 16'h0010;
defparam \SVGA|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N18
cycloneive_lcell_comb \SVGA|Add0~16 (
// Equation(s):
// \SVGA|Add0~16_combout  = (\SVGA|pixel_x [8] & (\SVGA|Add0~15  $ (GND))) # (!\SVGA|pixel_x [8] & (!\SVGA|Add0~15  & VCC))
// \SVGA|Add0~17  = CARRY((\SVGA|pixel_x [8] & !\SVGA|Add0~15 ))

	.dataa(gnd),
	.datab(\SVGA|pixel_x [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA|Add0~15 ),
	.combout(\SVGA|Add0~16_combout ),
	.cout(\SVGA|Add0~17 ));
// synopsys translate_off
defparam \SVGA|Add0~16 .lut_mask = 16'hC30C;
defparam \SVGA|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y20_N19
dffeas \SVGA|pixel_x[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_x[8] .is_wysiwyg = "true";
defparam \SVGA|pixel_x[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N20
cycloneive_lcell_comb \SVGA|Add0~18 (
// Equation(s):
// \SVGA|Add0~18_combout  = (\SVGA|pixel_x [9] & (!\SVGA|Add0~17 )) # (!\SVGA|pixel_x [9] & ((\SVGA|Add0~17 ) # (GND)))
// \SVGA|Add0~19  = CARRY((!\SVGA|Add0~17 ) # (!\SVGA|pixel_x [9]))

	.dataa(\SVGA|pixel_x [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA|Add0~17 ),
	.combout(\SVGA|Add0~18_combout ),
	.cout(\SVGA|Add0~19 ));
// synopsys translate_off
defparam \SVGA|Add0~18 .lut_mask = 16'h5A5F;
defparam \SVGA|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y20_N21
dffeas \SVGA|pixel_x[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_x[9] .is_wysiwyg = "true";
defparam \SVGA|pixel_x[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N22
cycloneive_lcell_comb \SVGA|Add0~20 (
// Equation(s):
// \SVGA|Add0~20_combout  = \SVGA|Add0~19  $ (!\SVGA|pixel_x [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SVGA|pixel_x [10]),
	.cin(\SVGA|Add0~19 ),
	.combout(\SVGA|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|Add0~20 .lut_mask = 16'hF00F;
defparam \SVGA|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N28
cycloneive_lcell_comb \SVGA|pixel_x~3 (
// Equation(s):
// \SVGA|pixel_x~3_combout  = (\SVGA|Add0~20_combout  & (((!\SVGA|Equal1~0_combout ) # (!\SVGA|Equal5~1_combout )) # (!\SVGA|Equal5~0_combout )))

	.dataa(\SVGA|Equal5~0_combout ),
	.datab(\SVGA|Equal5~1_combout ),
	.datac(\SVGA|Add0~20_combout ),
	.datad(\SVGA|Equal1~0_combout ),
	.cin(gnd),
	.combout(\SVGA|pixel_x~3_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|pixel_x~3 .lut_mask = 16'h70F0;
defparam \SVGA|pixel_x~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N29
dffeas \SVGA|pixel_x[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|pixel_x~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_x [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_x[10] .is_wysiwyg = "true";
defparam \SVGA|pixel_x[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N24
cycloneive_lcell_comb \SVGA|Equal5~1 (
// Equation(s):
// \SVGA|Equal5~1_combout  = (\SVGA|pixel_x [10] & (!\SVGA|pixel_x [9] & !\SVGA|pixel_x [8]))

	.dataa(gnd),
	.datab(\SVGA|pixel_x [10]),
	.datac(\SVGA|pixel_x [9]),
	.datad(\SVGA|pixel_x [8]),
	.cin(gnd),
	.combout(\SVGA|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|Equal5~1 .lut_mask = 16'h000C;
defparam \SVGA|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N30
cycloneive_lcell_comb \SVGA|Equal5~2 (
// Equation(s):
// \SVGA|Equal5~2_combout  = (\SVGA|Equal5~1_combout  & (\SVGA|Equal5~0_combout  & \SVGA|Equal1~0_combout ))

	.dataa(gnd),
	.datab(\SVGA|Equal5~1_combout ),
	.datac(\SVGA|Equal5~0_combout ),
	.datad(\SVGA|Equal1~0_combout ),
	.cin(gnd),
	.combout(\SVGA|Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|Equal5~2 .lut_mask = 16'hC000;
defparam \SVGA|Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneive_lcell_comb \SVGA|Add1~0 (
// Equation(s):
// \SVGA|Add1~0_combout  = \SVGA|pixel_y [0] $ (VCC)
// \SVGA|Add1~1  = CARRY(\SVGA|pixel_y [0])

	.dataa(gnd),
	.datab(\SVGA|pixel_y [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SVGA|Add1~0_combout ),
	.cout(\SVGA|Add1~1 ));
// synopsys translate_off
defparam \SVGA|Add1~0 .lut_mask = 16'h33CC;
defparam \SVGA|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cycloneive_lcell_comb \SVGA|pixel_y[0]~1 (
// Equation(s):
// \SVGA|pixel_y[0]~1_combout  = (\SVGA|Equal5~2_combout  & (\SVGA|Add1~0_combout  & ((!\SVGA|pixel_y[9]~0_combout )))) # (!\SVGA|Equal5~2_combout  & ((\SVGA|pixel_y [0]) # ((\SVGA|Add1~0_combout  & !\SVGA|pixel_y[9]~0_combout ))))

	.dataa(\SVGA|Equal5~2_combout ),
	.datab(\SVGA|Add1~0_combout ),
	.datac(\SVGA|pixel_y [0]),
	.datad(\SVGA|pixel_y[9]~0_combout ),
	.cin(gnd),
	.combout(\SVGA|pixel_y[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|pixel_y[0]~1 .lut_mask = 16'h50DC;
defparam \SVGA|pixel_y[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N29
dffeas \SVGA|pixel_y[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|pixel_y[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_y[0] .is_wysiwyg = "true";
defparam \SVGA|pixel_y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cycloneive_lcell_comb \SVGA|Add1~2 (
// Equation(s):
// \SVGA|Add1~2_combout  = (\SVGA|pixel_y [1] & (!\SVGA|Add1~1 )) # (!\SVGA|pixel_y [1] & ((\SVGA|Add1~1 ) # (GND)))
// \SVGA|Add1~3  = CARRY((!\SVGA|Add1~1 ) # (!\SVGA|pixel_y [1]))

	.dataa(\SVGA|pixel_y [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA|Add1~1 ),
	.combout(\SVGA|Add1~2_combout ),
	.cout(\SVGA|Add1~3 ));
// synopsys translate_off
defparam \SVGA|Add1~2 .lut_mask = 16'h5A5F;
defparam \SVGA|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N30
cycloneive_lcell_comb \SVGA|pixel_y[1]~8 (
// Equation(s):
// \SVGA|pixel_y[1]~8_combout  = (\SVGA|Add1~2_combout  & (((\SVGA|pixel_y [1] & !\SVGA|Equal5~2_combout )) # (!\SVGA|pixel_y[9]~0_combout ))) # (!\SVGA|Add1~2_combout  & (((\SVGA|pixel_y [1] & !\SVGA|Equal5~2_combout ))))

	.dataa(\SVGA|Add1~2_combout ),
	.datab(\SVGA|pixel_y[9]~0_combout ),
	.datac(\SVGA|pixel_y [1]),
	.datad(\SVGA|Equal5~2_combout ),
	.cin(gnd),
	.combout(\SVGA|pixel_y[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|pixel_y[1]~8 .lut_mask = 16'h22F2;
defparam \SVGA|pixel_y[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N31
dffeas \SVGA|pixel_y[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|pixel_y[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_y[1] .is_wysiwyg = "true";
defparam \SVGA|pixel_y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cycloneive_lcell_comb \SVGA|Add1~4 (
// Equation(s):
// \SVGA|Add1~4_combout  = (\SVGA|pixel_y [2] & (\SVGA|Add1~3  $ (GND))) # (!\SVGA|pixel_y [2] & (!\SVGA|Add1~3  & VCC))
// \SVGA|Add1~5  = CARRY((\SVGA|pixel_y [2] & !\SVGA|Add1~3 ))

	.dataa(gnd),
	.datab(\SVGA|pixel_y [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA|Add1~3 ),
	.combout(\SVGA|Add1~4_combout ),
	.cout(\SVGA|Add1~5 ));
// synopsys translate_off
defparam \SVGA|Add1~4 .lut_mask = 16'hC30C;
defparam \SVGA|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cycloneive_lcell_comb \SVGA|pixel_y[2]~7 (
// Equation(s):
// \SVGA|pixel_y[2]~7_combout  = (\SVGA|Add1~4_combout  & (((\SVGA|pixel_y [2] & !\SVGA|Equal5~2_combout )) # (!\SVGA|pixel_y[9]~0_combout ))) # (!\SVGA|Add1~4_combout  & (((\SVGA|pixel_y [2] & !\SVGA|Equal5~2_combout ))))

	.dataa(\SVGA|Add1~4_combout ),
	.datab(\SVGA|pixel_y[9]~0_combout ),
	.datac(\SVGA|pixel_y [2]),
	.datad(\SVGA|Equal5~2_combout ),
	.cin(gnd),
	.combout(\SVGA|pixel_y[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|pixel_y[2]~7 .lut_mask = 16'h22F2;
defparam \SVGA|pixel_y[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N3
dffeas \SVGA|pixel_y[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|pixel_y[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_y[2] .is_wysiwyg = "true";
defparam \SVGA|pixel_y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cycloneive_lcell_comb \SVGA|Add1~6 (
// Equation(s):
// \SVGA|Add1~6_combout  = (\SVGA|pixel_y [3] & (!\SVGA|Add1~5 )) # (!\SVGA|pixel_y [3] & ((\SVGA|Add1~5 ) # (GND)))
// \SVGA|Add1~7  = CARRY((!\SVGA|Add1~5 ) # (!\SVGA|pixel_y [3]))

	.dataa(gnd),
	.datab(\SVGA|pixel_y [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA|Add1~5 ),
	.combout(\SVGA|Add1~6_combout ),
	.cout(\SVGA|Add1~7 ));
// synopsys translate_off
defparam \SVGA|Add1~6 .lut_mask = 16'h3C3F;
defparam \SVGA|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneive_lcell_comb \SVGA|pixel_y[3]~10 (
// Equation(s):
// \SVGA|pixel_y[3]~10_combout  = (\SVGA|pixel_y[9]~0_combout  & (((\SVGA|pixel_y [3] & !\SVGA|Equal5~2_combout )))) # (!\SVGA|pixel_y[9]~0_combout  & ((\SVGA|Add1~6_combout ) # ((\SVGA|pixel_y [3] & !\SVGA|Equal5~2_combout ))))

	.dataa(\SVGA|pixel_y[9]~0_combout ),
	.datab(\SVGA|Add1~6_combout ),
	.datac(\SVGA|pixel_y [3]),
	.datad(\SVGA|Equal5~2_combout ),
	.cin(gnd),
	.combout(\SVGA|pixel_y[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|pixel_y[3]~10 .lut_mask = 16'h44F4;
defparam \SVGA|pixel_y[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N19
dffeas \SVGA|pixel_y[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|pixel_y[3]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_y[3] .is_wysiwyg = "true";
defparam \SVGA|pixel_y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneive_lcell_comb \SVGA|Add1~8 (
// Equation(s):
// \SVGA|Add1~8_combout  = (\SVGA|pixel_y [4] & (\SVGA|Add1~7  $ (GND))) # (!\SVGA|pixel_y [4] & (!\SVGA|Add1~7  & VCC))
// \SVGA|Add1~9  = CARRY((\SVGA|pixel_y [4] & !\SVGA|Add1~7 ))

	.dataa(\SVGA|pixel_y [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA|Add1~7 ),
	.combout(\SVGA|Add1~8_combout ),
	.cout(\SVGA|Add1~9 ));
// synopsys translate_off
defparam \SVGA|Add1~8 .lut_mask = 16'hA50A;
defparam \SVGA|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cycloneive_lcell_comb \SVGA|pixel_y[4]~9 (
// Equation(s):
// \SVGA|pixel_y[4]~9_combout  = (\SVGA|pixel_y[9]~0_combout  & (((\SVGA|pixel_y [4] & !\SVGA|Equal5~2_combout )))) # (!\SVGA|pixel_y[9]~0_combout  & ((\SVGA|Add1~8_combout ) # ((\SVGA|pixel_y [4] & !\SVGA|Equal5~2_combout ))))

	.dataa(\SVGA|pixel_y[9]~0_combout ),
	.datab(\SVGA|Add1~8_combout ),
	.datac(\SVGA|pixel_y [4]),
	.datad(\SVGA|Equal5~2_combout ),
	.cin(gnd),
	.combout(\SVGA|pixel_y[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|pixel_y[4]~9 .lut_mask = 16'h44F4;
defparam \SVGA|pixel_y[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N17
dffeas \SVGA|pixel_y[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|pixel_y[4]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_y[4] .is_wysiwyg = "true";
defparam \SVGA|pixel_y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneive_lcell_comb \SVGA|always1~2 (
// Equation(s):
// \SVGA|always1~2_combout  = (\SVGA|pixel_y [4] & (!\SVGA|pixel_y [1] & \SVGA|pixel_y [3]))

	.dataa(gnd),
	.datab(\SVGA|pixel_y [4]),
	.datac(\SVGA|pixel_y [1]),
	.datad(\SVGA|pixel_y [3]),
	.cin(gnd),
	.combout(\SVGA|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|always1~2 .lut_mask = 16'h0C00;
defparam \SVGA|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneive_lcell_comb \SVGA|Add1~10 (
// Equation(s):
// \SVGA|Add1~10_combout  = (\SVGA|pixel_y [5] & (!\SVGA|Add1~9 )) # (!\SVGA|pixel_y [5] & ((\SVGA|Add1~9 ) # (GND)))
// \SVGA|Add1~11  = CARRY((!\SVGA|Add1~9 ) # (!\SVGA|pixel_y [5]))

	.dataa(\SVGA|pixel_y [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA|Add1~9 ),
	.combout(\SVGA|Add1~10_combout ),
	.cout(\SVGA|Add1~11 ));
// synopsys translate_off
defparam \SVGA|Add1~10 .lut_mask = 16'h5A5F;
defparam \SVGA|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cycloneive_lcell_comb \SVGA|pixel_y[5]~6 (
// Equation(s):
// \SVGA|pixel_y[5]~6_combout  = (\SVGA|pixel_y[9]~0_combout  & (((\SVGA|pixel_y [5] & !\SVGA|Equal5~2_combout )))) # (!\SVGA|pixel_y[9]~0_combout  & ((\SVGA|Add1~10_combout ) # ((\SVGA|pixel_y [5] & !\SVGA|Equal5~2_combout ))))

	.dataa(\SVGA|pixel_y[9]~0_combout ),
	.datab(\SVGA|Add1~10_combout ),
	.datac(\SVGA|pixel_y [5]),
	.datad(\SVGA|Equal5~2_combout ),
	.cin(gnd),
	.combout(\SVGA|pixel_y[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|pixel_y[5]~6 .lut_mask = 16'h44F4;
defparam \SVGA|pixel_y[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N27
dffeas \SVGA|pixel_y[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|pixel_y[5]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_y[5] .is_wysiwyg = "true";
defparam \SVGA|pixel_y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cycloneive_lcell_comb \SVGA|Add1~12 (
// Equation(s):
// \SVGA|Add1~12_combout  = (\SVGA|pixel_y [6] & (\SVGA|Add1~11  $ (GND))) # (!\SVGA|pixel_y [6] & (!\SVGA|Add1~11  & VCC))
// \SVGA|Add1~13  = CARRY((\SVGA|pixel_y [6] & !\SVGA|Add1~11 ))

	.dataa(gnd),
	.datab(\SVGA|pixel_y [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA|Add1~11 ),
	.combout(\SVGA|Add1~12_combout ),
	.cout(\SVGA|Add1~13 ));
// synopsys translate_off
defparam \SVGA|Add1~12 .lut_mask = 16'hC30C;
defparam \SVGA|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cycloneive_lcell_comb \SVGA|pixel_y[6]~5 (
// Equation(s):
// \SVGA|pixel_y[6]~5_combout  = (\SVGA|pixel_y[9]~0_combout  & (((\SVGA|pixel_y [6] & !\SVGA|Equal5~2_combout )))) # (!\SVGA|pixel_y[9]~0_combout  & ((\SVGA|Add1~12_combout ) # ((\SVGA|pixel_y [6] & !\SVGA|Equal5~2_combout ))))

	.dataa(\SVGA|pixel_y[9]~0_combout ),
	.datab(\SVGA|Add1~12_combout ),
	.datac(\SVGA|pixel_y [6]),
	.datad(\SVGA|Equal5~2_combout ),
	.cin(gnd),
	.combout(\SVGA|pixel_y[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|pixel_y[6]~5 .lut_mask = 16'h44F4;
defparam \SVGA|pixel_y[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N29
dffeas \SVGA|pixel_y[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|pixel_y[6]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_y[6] .is_wysiwyg = "true";
defparam \SVGA|pixel_y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cycloneive_lcell_comb \SVGA|Add1~14 (
// Equation(s):
// \SVGA|Add1~14_combout  = (\SVGA|pixel_y [7] & (!\SVGA|Add1~13 )) # (!\SVGA|pixel_y [7] & ((\SVGA|Add1~13 ) # (GND)))
// \SVGA|Add1~15  = CARRY((!\SVGA|Add1~13 ) # (!\SVGA|pixel_y [7]))

	.dataa(gnd),
	.datab(\SVGA|pixel_y [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA|Add1~13 ),
	.combout(\SVGA|Add1~14_combout ),
	.cout(\SVGA|Add1~15 ));
// synopsys translate_off
defparam \SVGA|Add1~14 .lut_mask = 16'h3C3F;
defparam \SVGA|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cycloneive_lcell_comb \SVGA|pixel_y[7]~3 (
// Equation(s):
// \SVGA|pixel_y[7]~3_combout  = (\SVGA|pixel_y[9]~0_combout  & (((\SVGA|pixel_y [7] & !\SVGA|Equal5~2_combout )))) # (!\SVGA|pixel_y[9]~0_combout  & ((\SVGA|Add1~14_combout ) # ((\SVGA|pixel_y [7] & !\SVGA|Equal5~2_combout ))))

	.dataa(\SVGA|pixel_y[9]~0_combout ),
	.datab(\SVGA|Add1~14_combout ),
	.datac(\SVGA|pixel_y [7]),
	.datad(\SVGA|Equal5~2_combout ),
	.cin(gnd),
	.combout(\SVGA|pixel_y[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|pixel_y[7]~3 .lut_mask = 16'h44F4;
defparam \SVGA|pixel_y[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N5
dffeas \SVGA|pixel_y[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|pixel_y[7]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_y[7] .is_wysiwyg = "true";
defparam \SVGA|pixel_y[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cycloneive_lcell_comb \SVGA|Add1~16 (
// Equation(s):
// \SVGA|Add1~16_combout  = (\SVGA|pixel_y [8] & (\SVGA|Add1~15  $ (GND))) # (!\SVGA|pixel_y [8] & (!\SVGA|Add1~15  & VCC))
// \SVGA|Add1~17  = CARRY((\SVGA|pixel_y [8] & !\SVGA|Add1~15 ))

	.dataa(gnd),
	.datab(\SVGA|pixel_y [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA|Add1~15 ),
	.combout(\SVGA|Add1~16_combout ),
	.cout(\SVGA|Add1~17 ));
// synopsys translate_off
defparam \SVGA|Add1~16 .lut_mask = 16'hC30C;
defparam \SVGA|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneive_lcell_comb \SVGA|pixel_y[8]~4 (
// Equation(s):
// \SVGA|pixel_y[8]~4_combout  = (\SVGA|pixel_y[9]~0_combout  & (((\SVGA|pixel_y [8] & !\SVGA|Equal5~2_combout )))) # (!\SVGA|pixel_y[9]~0_combout  & ((\SVGA|Add1~16_combout ) # ((\SVGA|pixel_y [8] & !\SVGA|Equal5~2_combout ))))

	.dataa(\SVGA|pixel_y[9]~0_combout ),
	.datab(\SVGA|Add1~16_combout ),
	.datac(\SVGA|pixel_y [8]),
	.datad(\SVGA|Equal5~2_combout ),
	.cin(gnd),
	.combout(\SVGA|pixel_y[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|pixel_y[8]~4 .lut_mask = 16'h44F4;
defparam \SVGA|pixel_y[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N7
dffeas \SVGA|pixel_y[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|pixel_y[8]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_y[8] .is_wysiwyg = "true";
defparam \SVGA|pixel_y[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneive_lcell_comb \SVGA|always1~0 (
// Equation(s):
// \SVGA|always1~0_combout  = (!\SVGA|pixel_y [6] & (!\SVGA|pixel_y [8] & (\SVGA|pixel_y [7] & \SVGA|pixel_y [9])))

	.dataa(\SVGA|pixel_y [6]),
	.datab(\SVGA|pixel_y [8]),
	.datac(\SVGA|pixel_y [7]),
	.datad(\SVGA|pixel_y [9]),
	.cin(gnd),
	.combout(\SVGA|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|always1~0 .lut_mask = 16'h1000;
defparam \SVGA|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
cycloneive_lcell_comb \SVGA|always1~1 (
// Equation(s):
// \SVGA|always1~1_combout  = (!\SVGA|pixel_y [2] & (!\SVGA|pixel_y [5] & \SVGA|always1~0_combout ))

	.dataa(gnd),
	.datab(\SVGA|pixel_y [2]),
	.datac(\SVGA|pixel_y [5]),
	.datad(\SVGA|always1~0_combout ),
	.cin(gnd),
	.combout(\SVGA|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|always1~1 .lut_mask = 16'h0300;
defparam \SVGA|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneive_lcell_comb \SVGA|pixel_y[9]~0 (
// Equation(s):
// \SVGA|pixel_y[9]~0_combout  = ((\SVGA|always1~2_combout  & (\SVGA|pixel_y [0] & \SVGA|always1~1_combout ))) # (!\SVGA|Equal5~2_combout )

	.dataa(\SVGA|always1~2_combout ),
	.datab(\SVGA|pixel_y [0]),
	.datac(\SVGA|always1~1_combout ),
	.datad(\SVGA|Equal5~2_combout ),
	.cin(gnd),
	.combout(\SVGA|pixel_y[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|pixel_y[9]~0 .lut_mask = 16'h80FF;
defparam \SVGA|pixel_y[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N26
cycloneive_lcell_comb \SVGA|Add1~18 (
// Equation(s):
// \SVGA|Add1~18_combout  = \SVGA|Add1~17  $ (\SVGA|pixel_y [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SVGA|pixel_y [9]),
	.cin(\SVGA|Add1~17 ),
	.combout(\SVGA|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|Add1~18 .lut_mask = 16'h0FF0;
defparam \SVGA|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cycloneive_lcell_comb \SVGA|pixel_y[9]~2 (
// Equation(s):
// \SVGA|pixel_y[9]~2_combout  = (\SVGA|pixel_y[9]~0_combout  & (((\SVGA|pixel_y [9] & !\SVGA|Equal5~2_combout )))) # (!\SVGA|pixel_y[9]~0_combout  & ((\SVGA|Add1~18_combout ) # ((\SVGA|pixel_y [9] & !\SVGA|Equal5~2_combout ))))

	.dataa(\SVGA|pixel_y[9]~0_combout ),
	.datab(\SVGA|Add1~18_combout ),
	.datac(\SVGA|pixel_y [9]),
	.datad(\SVGA|Equal5~2_combout ),
	.cin(gnd),
	.combout(\SVGA|pixel_y[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|pixel_y[9]~2 .lut_mask = 16'h44F4;
defparam \SVGA|pixel_y[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N3
dffeas \SVGA|pixel_y[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|pixel_y[9]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_y[9] .is_wysiwyg = "true";
defparam \SVGA|pixel_y[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
cycloneive_io_ibuf \changePosition~input (
	.i(changePosition),
	.ibar(gnd),
	.o(\changePosition~input_o ));
// synopsys translate_off
defparam \changePosition~input .bus_hold = "false";
defparam \changePosition~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneive_lcell_comb \y_position[2]~feeder (
// Equation(s):
// \y_position[2]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\y_position[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \y_position[2]~feeder .lut_mask = 16'hFFFF;
defparam \y_position[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N1
dffeas \y_position[2] (
	.clk(\changePosition~input_o ),
	.d(\y_position[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_position[2]),
	.prn(vcc));
// synopsys translate_off
defparam \y_position[2] .is_wysiwyg = "true";
defparam \y_position[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N14
cycloneive_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = (y_position[8] & !y_position[7])

	.dataa(gnd),
	.datab(gnd),
	.datac(y_position[8]),
	.datad(y_position[7]),
	.cin(gnd),
	.combout(\LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~1 .lut_mask = 16'h00F0;
defparam \LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cycloneive_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = (!y_position[6] & ((y_position[5]) # ((y_position[3]) # (!y_position[4]))))

	.dataa(y_position[5]),
	.datab(y_position[3]),
	.datac(y_position[4]),
	.datad(y_position[6]),
	.cin(gnd),
	.combout(\LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~0 .lut_mask = 16'h00EF;
defparam \LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cycloneive_lcell_comb \y_position~6 (
// Equation(s):
// \y_position~6_combout  = (y_position[2]) # ((y_position[9] & ((!\LessThan1~0_combout ) # (!\LessThan1~1_combout ))))

	.dataa(y_position[9]),
	.datab(y_position[2]),
	.datac(\LessThan1~1_combout ),
	.datad(\LessThan1~0_combout ),
	.cin(gnd),
	.combout(\y_position~6_combout ),
	.cout());
// synopsys translate_off
defparam \y_position~6 .lut_mask = 16'hCEEE;
defparam \y_position~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N31
dffeas \y_position[3] (
	.clk(\changePosition~input_o ),
	.d(\y_position~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_position[3]),
	.prn(vcc));
// synopsys translate_off
defparam \y_position[3] .is_wysiwyg = "true";
defparam \y_position[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cycloneive_lcell_comb \y_position~5 (
// Equation(s):
// \y_position~5_combout  = (!y_position[3] & (((\LessThan1~1_combout  & \LessThan1~0_combout )) # (!y_position[9])))

	.dataa(y_position[9]),
	.datab(y_position[3]),
	.datac(\LessThan1~1_combout ),
	.datad(\LessThan1~0_combout ),
	.cin(gnd),
	.combout(\y_position~5_combout ),
	.cout());
// synopsys translate_off
defparam \y_position~5 .lut_mask = 16'h3111;
defparam \y_position~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N5
dffeas \y_position[4] (
	.clk(\changePosition~input_o ),
	.d(\y_position~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_position[4]),
	.prn(vcc));
// synopsys translate_off
defparam \y_position[4] .is_wysiwyg = "true";
defparam \y_position[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneive_lcell_comb \y_position~4 (
// Equation(s):
// \y_position~4_combout  = ((y_position[9] & ((!\LessThan1~0_combout ) # (!\LessThan1~1_combout )))) # (!y_position[4])

	.dataa(y_position[9]),
	.datab(y_position[4]),
	.datac(\LessThan1~1_combout ),
	.datad(\LessThan1~0_combout ),
	.cin(gnd),
	.combout(\y_position~4_combout ),
	.cout());
// synopsys translate_off
defparam \y_position~4 .lut_mask = 16'h3BBB;
defparam \y_position~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N7
dffeas \y_position[5] (
	.clk(\changePosition~input_o ),
	.d(\y_position~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_position[5]),
	.prn(vcc));
// synopsys translate_off
defparam \y_position[5] .is_wysiwyg = "true";
defparam \y_position[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cycloneive_lcell_comb \y_position~3 (
// Equation(s):
// \y_position~3_combout  = (!y_position[5] & (((\LessThan1~1_combout  & \LessThan1~0_combout )) # (!y_position[9])))

	.dataa(y_position[9]),
	.datab(y_position[5]),
	.datac(\LessThan1~1_combout ),
	.datad(\LessThan1~0_combout ),
	.cin(gnd),
	.combout(\y_position~3_combout ),
	.cout());
// synopsys translate_off
defparam \y_position~3 .lut_mask = 16'h3111;
defparam \y_position~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N17
dffeas \y_position[6] (
	.clk(\changePosition~input_o ),
	.d(\y_position~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_position[6]),
	.prn(vcc));
// synopsys translate_off
defparam \y_position[6] .is_wysiwyg = "true";
defparam \y_position[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneive_lcell_comb \y_position~2 (
// Equation(s):
// \y_position~2_combout  = (y_position[6] & !y_position[9])

	.dataa(gnd),
	.datab(gnd),
	.datac(y_position[6]),
	.datad(y_position[9]),
	.cin(gnd),
	.combout(\y_position~2_combout ),
	.cout());
// synopsys translate_off
defparam \y_position~2 .lut_mask = 16'h00F0;
defparam \y_position~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N19
dffeas \y_position[7] (
	.clk(\changePosition~input_o ),
	.d(\y_position~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_position[7]),
	.prn(vcc));
// synopsys translate_off
defparam \y_position[7] .is_wysiwyg = "true";
defparam \y_position[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cycloneive_lcell_comb \y_position~1 (
// Equation(s):
// \y_position~1_combout  = (y_position[9]) # (!y_position[7])

	.dataa(gnd),
	.datab(gnd),
	.datac(y_position[7]),
	.datad(y_position[9]),
	.cin(gnd),
	.combout(\y_position~1_combout ),
	.cout());
// synopsys translate_off
defparam \y_position~1 .lut_mask = 16'hFF0F;
defparam \y_position~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N9
dffeas \y_position[8] (
	.clk(\changePosition~input_o ),
	.d(\y_position~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_position[8]),
	.prn(vcc));
// synopsys translate_off
defparam \y_position[8] .is_wysiwyg = "true";
defparam \y_position[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneive_lcell_comb \y_position~0 (
// Equation(s):
// \y_position~0_combout  = (!y_position[9] & !y_position[8])

	.dataa(gnd),
	.datab(gnd),
	.datac(y_position[9]),
	.datad(y_position[8]),
	.cin(gnd),
	.combout(\y_position~0_combout ),
	.cout());
// synopsys translate_off
defparam \y_position~0 .lut_mask = 16'h000F;
defparam \y_position~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N11
dffeas \y_position[9] (
	.clk(\changePosition~input_o ),
	.d(\y_position~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_position[9]),
	.prn(vcc));
// synopsys translate_off
defparam \y_position[9] .is_wysiwyg = "true";
defparam \y_position[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N6
cycloneive_lcell_comb \LessThan4~1 (
// Equation(s):
// \LessThan4~1_cout  = CARRY((!\SVGA|pixel_y [2] & !y_position[2]))

	.dataa(\SVGA|pixel_y [2]),
	.datab(y_position[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\LessThan4~1_cout ));
// synopsys translate_off
defparam \LessThan4~1 .lut_mask = 16'h0011;
defparam \LessThan4~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneive_lcell_comb \LessThan4~3 (
// Equation(s):
// \LessThan4~3_cout  = CARRY((\SVGA|pixel_y [3] & ((y_position[3]) # (!\LessThan4~1_cout ))) # (!\SVGA|pixel_y [3] & (y_position[3] & !\LessThan4~1_cout )))

	.dataa(\SVGA|pixel_y [3]),
	.datab(y_position[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan4~1_cout ),
	.combout(),
	.cout(\LessThan4~3_cout ));
// synopsys translate_off
defparam \LessThan4~3 .lut_mask = 16'h008E;
defparam \LessThan4~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneive_lcell_comb \LessThan4~5 (
// Equation(s):
// \LessThan4~5_cout  = CARRY((y_position[4] & ((!\LessThan4~3_cout ) # (!\SVGA|pixel_y [4]))) # (!y_position[4] & (!\SVGA|pixel_y [4] & !\LessThan4~3_cout )))

	.dataa(y_position[4]),
	.datab(\SVGA|pixel_y [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan4~3_cout ),
	.combout(),
	.cout(\LessThan4~5_cout ));
// synopsys translate_off
defparam \LessThan4~5 .lut_mask = 16'h002B;
defparam \LessThan4~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneive_lcell_comb \LessThan4~7 (
// Equation(s):
// \LessThan4~7_cout  = CARRY((y_position[5] & ((\SVGA|pixel_y [5]) # (!\LessThan4~5_cout ))) # (!y_position[5] & (\SVGA|pixel_y [5] & !\LessThan4~5_cout )))

	.dataa(y_position[5]),
	.datab(\SVGA|pixel_y [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan4~5_cout ),
	.combout(),
	.cout(\LessThan4~7_cout ));
// synopsys translate_off
defparam \LessThan4~7 .lut_mask = 16'h008E;
defparam \LessThan4~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N14
cycloneive_lcell_comb \LessThan4~9 (
// Equation(s):
// \LessThan4~9_cout  = CARRY((y_position[6] & ((!\LessThan4~7_cout ) # (!\SVGA|pixel_y [6]))) # (!y_position[6] & (!\SVGA|pixel_y [6] & !\LessThan4~7_cout )))

	.dataa(y_position[6]),
	.datab(\SVGA|pixel_y [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan4~7_cout ),
	.combout(),
	.cout(\LessThan4~9_cout ));
// synopsys translate_off
defparam \LessThan4~9 .lut_mask = 16'h002B;
defparam \LessThan4~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cycloneive_lcell_comb \LessThan4~11 (
// Equation(s):
// \LessThan4~11_cout  = CARRY((\SVGA|pixel_y [7] & ((!\LessThan4~9_cout ) # (!y_position[7]))) # (!\SVGA|pixel_y [7] & (!y_position[7] & !\LessThan4~9_cout )))

	.dataa(\SVGA|pixel_y [7]),
	.datab(y_position[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan4~9_cout ),
	.combout(),
	.cout(\LessThan4~11_cout ));
// synopsys translate_off
defparam \LessThan4~11 .lut_mask = 16'h002B;
defparam \LessThan4~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cycloneive_lcell_comb \LessThan4~13 (
// Equation(s):
// \LessThan4~13_cout  = CARRY((\SVGA|pixel_y [8] & (!y_position[8] & !\LessThan4~11_cout )) # (!\SVGA|pixel_y [8] & ((!\LessThan4~11_cout ) # (!y_position[8]))))

	.dataa(\SVGA|pixel_y [8]),
	.datab(y_position[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan4~11_cout ),
	.combout(),
	.cout(\LessThan4~13_cout ));
// synopsys translate_off
defparam \LessThan4~13 .lut_mask = 16'h0017;
defparam \LessThan4~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cycloneive_lcell_comb \LessThan4~14 (
// Equation(s):
// \LessThan4~14_combout  = (\SVGA|pixel_y [9] & (\LessThan4~13_cout  & y_position[9])) # (!\SVGA|pixel_y [9] & ((\LessThan4~13_cout ) # (y_position[9])))

	.dataa(gnd),
	.datab(\SVGA|pixel_y [9]),
	.datac(gnd),
	.datad(y_position[9]),
	.cin(\LessThan4~13_cout ),
	.combout(\LessThan4~14_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~14 .lut_mask = 16'hF330;
defparam \LessThan4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N10
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = x_position[2] $ (VCC)
// \Add0~1  = CARRY(x_position[2])

	.dataa(x_position[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h55AA;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N6
cycloneive_lcell_comb \Add0~23 (
// Equation(s):
// \Add0~23_combout  = (\Add0~0_combout  & ((x_position[8]) # (!x_position[9])))

	.dataa(gnd),
	.datab(x_position[8]),
	.datac(x_position[9]),
	.datad(\Add0~0_combout ),
	.cin(gnd),
	.combout(\Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~23 .lut_mask = 16'hCF00;
defparam \Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N7
dffeas \x_position[2] (
	.clk(\changePosition~input_o ),
	.d(\Add0~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_position[2]),
	.prn(vcc));
// synopsys translate_off
defparam \x_position[2] .is_wysiwyg = "true";
defparam \x_position[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N12
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (x_position[3] & (!\Add0~1 )) # (!x_position[3] & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!x_position[3]))

	.dataa(gnd),
	.datab(x_position[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h3C3F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N0
cycloneive_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (\Add0~2_combout  & ((x_position[8]) # (!x_position[9])))

	.dataa(gnd),
	.datab(x_position[8]),
	.datac(x_position[9]),
	.datad(\Add0~2_combout ),
	.cin(gnd),
	.combout(\Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'hCF00;
defparam \Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N1
dffeas \x_position[3] (
	.clk(\changePosition~input_o ),
	.d(\Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_position[3]),
	.prn(vcc));
// synopsys translate_off
defparam \x_position[3] .is_wysiwyg = "true";
defparam \x_position[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N14
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (x_position[4] & (\Add0~3  $ (GND))) # (!x_position[4] & ((GND) # (!\Add0~3 )))
// \Add0~5  = CARRY((!\Add0~3 ) # (!x_position[4]))

	.dataa(x_position[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hA55F;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N26
cycloneive_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_combout  = ((x_position[9] & !x_position[8])) # (!\Add0~4_combout )

	.dataa(gnd),
	.datab(x_position[9]),
	.datac(\Add0~4_combout ),
	.datad(x_position[8]),
	.cin(gnd),
	.combout(\Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~21 .lut_mask = 16'h0FCF;
defparam \Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N27
dffeas \x_position[4] (
	.clk(\changePosition~input_o ),
	.d(\Add0~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_position[4]),
	.prn(vcc));
// synopsys translate_off
defparam \x_position[4] .is_wysiwyg = "true";
defparam \x_position[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N16
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (x_position[5] & (!\Add0~5 )) # (!x_position[5] & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!x_position[5]))

	.dataa(gnd),
	.datab(x_position[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h3C3F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N28
cycloneive_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (\Add0~6_combout  & ((x_position[8]) # (!x_position[9])))

	.dataa(gnd),
	.datab(x_position[8]),
	.datac(x_position[9]),
	.datad(\Add0~6_combout ),
	.cin(gnd),
	.combout(\Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'hCF00;
defparam \Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N29
dffeas \x_position[5] (
	.clk(\changePosition~input_o ),
	.d(\Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_position[5]),
	.prn(vcc));
// synopsys translate_off
defparam \x_position[5] .is_wysiwyg = "true";
defparam \x_position[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N18
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (x_position[6] & (\Add0~7  $ (GND))) # (!x_position[6] & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((x_position[6] & !\Add0~7 ))

	.dataa(x_position[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hA50A;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N30
cycloneive_lcell_comb \Add0~19 (
// Equation(s):
// \Add0~19_combout  = (\Add0~8_combout  & ((x_position[8]) # (!x_position[9])))

	.dataa(gnd),
	.datab(x_position[8]),
	.datac(x_position[9]),
	.datad(\Add0~8_combout ),
	.cin(gnd),
	.combout(\Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~19 .lut_mask = 16'hCF00;
defparam \Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N31
dffeas \x_position[6] (
	.clk(\changePosition~input_o ),
	.d(\Add0~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_position[6]),
	.prn(vcc));
// synopsys translate_off
defparam \x_position[6] .is_wysiwyg = "true";
defparam \x_position[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N20
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (x_position[7] & ((\Add0~9 ) # (GND))) # (!x_position[7] & (!\Add0~9 ))
// \Add0~11  = CARRY((x_position[7]) # (!\Add0~9 ))

	.dataa(gnd),
	.datab(x_position[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'hC3CF;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N8
cycloneive_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = ((!x_position[8] & x_position[9])) # (!\Add0~10_combout )

	.dataa(gnd),
	.datab(x_position[8]),
	.datac(x_position[9]),
	.datad(\Add0~10_combout ),
	.cin(gnd),
	.combout(\Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h30FF;
defparam \Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N9
dffeas \x_position[7] (
	.clk(\changePosition~input_o ),
	.d(\Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_position[7]),
	.prn(vcc));
// synopsys translate_off
defparam \x_position[7] .is_wysiwyg = "true";
defparam \x_position[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N22
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (x_position[8] & (!\Add0~11  & VCC)) # (!x_position[8] & (\Add0~11  $ (GND)))
// \Add0~13  = CARRY((!x_position[8] & !\Add0~11 ))

	.dataa(gnd),
	.datab(x_position[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'h3C03;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N2
cycloneive_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_combout  = ((x_position[9] & !x_position[8])) # (!\Add0~12_combout )

	.dataa(gnd),
	.datab(x_position[9]),
	.datac(x_position[8]),
	.datad(\Add0~12_combout ),
	.cin(gnd),
	.combout(\Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~17 .lut_mask = 16'h0CFF;
defparam \Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N3
dffeas \x_position[8] (
	.clk(\changePosition~input_o ),
	.d(\Add0~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_position[8]),
	.prn(vcc));
// synopsys translate_off
defparam \x_position[8] .is_wysiwyg = "true";
defparam \x_position[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N24
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = x_position[9] $ (\Add0~13 )

	.dataa(gnd),
	.datab(x_position[9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h3C3C;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N4
cycloneive_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (\Add0~14_combout  & ((x_position[8]) # (!x_position[9])))

	.dataa(gnd),
	.datab(x_position[8]),
	.datac(x_position[9]),
	.datad(\Add0~14_combout ),
	.cin(gnd),
	.combout(\Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'hCF00;
defparam \Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N5
dffeas \x_position[9] (
	.clk(\changePosition~input_o ),
	.d(\Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_position[9]),
	.prn(vcc));
// synopsys translate_off
defparam \x_position[9] .is_wysiwyg = "true";
defparam \x_position[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N6
cycloneive_lcell_comb \LessThan2~1 (
// Equation(s):
// \LessThan2~1_cout  = CARRY((!\SVGA|pixel_x [2] & x_position[2]))

	.dataa(\SVGA|pixel_x [2]),
	.datab(x_position[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\LessThan2~1_cout ));
// synopsys translate_off
defparam \LessThan2~1 .lut_mask = 16'h0044;
defparam \LessThan2~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N8
cycloneive_lcell_comb \LessThan2~3 (
// Equation(s):
// \LessThan2~3_cout  = CARRY((x_position[3] & (\SVGA|pixel_x [3] & !\LessThan2~1_cout )) # (!x_position[3] & ((\SVGA|pixel_x [3]) # (!\LessThan2~1_cout ))))

	.dataa(x_position[3]),
	.datab(\SVGA|pixel_x [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~1_cout ),
	.combout(),
	.cout(\LessThan2~3_cout ));
// synopsys translate_off
defparam \LessThan2~3 .lut_mask = 16'h004D;
defparam \LessThan2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N10
cycloneive_lcell_comb \LessThan2~5 (
// Equation(s):
// \LessThan2~5_cout  = CARRY((x_position[4] & (!\SVGA|pixel_x [4] & !\LessThan2~3_cout )) # (!x_position[4] & ((!\LessThan2~3_cout ) # (!\SVGA|pixel_x [4]))))

	.dataa(x_position[4]),
	.datab(\SVGA|pixel_x [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~3_cout ),
	.combout(),
	.cout(\LessThan2~5_cout ));
// synopsys translate_off
defparam \LessThan2~5 .lut_mask = 16'h0017;
defparam \LessThan2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N12
cycloneive_lcell_comb \LessThan2~7 (
// Equation(s):
// \LessThan2~7_cout  = CARRY((\SVGA|pixel_x [5] & ((!\LessThan2~5_cout ) # (!x_position[5]))) # (!\SVGA|pixel_x [5] & (!x_position[5] & !\LessThan2~5_cout )))

	.dataa(\SVGA|pixel_x [5]),
	.datab(x_position[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~5_cout ),
	.combout(),
	.cout(\LessThan2~7_cout ));
// synopsys translate_off
defparam \LessThan2~7 .lut_mask = 16'h002B;
defparam \LessThan2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N14
cycloneive_lcell_comb \LessThan2~9 (
// Equation(s):
// \LessThan2~9_cout  = CARRY((\SVGA|pixel_x [6] & (x_position[6] & !\LessThan2~7_cout )) # (!\SVGA|pixel_x [6] & ((x_position[6]) # (!\LessThan2~7_cout ))))

	.dataa(\SVGA|pixel_x [6]),
	.datab(x_position[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~7_cout ),
	.combout(),
	.cout(\LessThan2~9_cout ));
// synopsys translate_off
defparam \LessThan2~9 .lut_mask = 16'h004D;
defparam \LessThan2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N16
cycloneive_lcell_comb \LessThan2~11 (
// Equation(s):
// \LessThan2~11_cout  = CARRY((x_position[7] & ((\SVGA|pixel_x [7]) # (!\LessThan2~9_cout ))) # (!x_position[7] & (\SVGA|pixel_x [7] & !\LessThan2~9_cout )))

	.dataa(x_position[7]),
	.datab(\SVGA|pixel_x [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~9_cout ),
	.combout(),
	.cout(\LessThan2~11_cout ));
// synopsys translate_off
defparam \LessThan2~11 .lut_mask = 16'h008E;
defparam \LessThan2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N18
cycloneive_lcell_comb \LessThan2~13 (
// Equation(s):
// \LessThan2~13_cout  = CARRY((x_position[8] & (!\SVGA|pixel_x [8] & !\LessThan2~11_cout )) # (!x_position[8] & ((!\LessThan2~11_cout ) # (!\SVGA|pixel_x [8]))))

	.dataa(x_position[8]),
	.datab(\SVGA|pixel_x [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~11_cout ),
	.combout(),
	.cout(\LessThan2~13_cout ));
// synopsys translate_off
defparam \LessThan2~13 .lut_mask = 16'h0017;
defparam \LessThan2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N20
cycloneive_lcell_comb \LessThan2~14 (
// Equation(s):
// \LessThan2~14_combout  = (\SVGA|pixel_x [9] & (\LessThan2~13_cout  & x_position[9])) # (!\SVGA|pixel_x [9] & ((\LessThan2~13_cout ) # (x_position[9])))

	.dataa(gnd),
	.datab(\SVGA|pixel_x [9]),
	.datac(gnd),
	.datad(x_position[9]),
	.cin(\LessThan2~13_cout ),
	.combout(\LessThan2~14_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~14 .lut_mask = 16'hF330;
defparam \LessThan2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N20
cycloneive_lcell_comb \Add4~0 (
// Equation(s):
// \Add4~0_combout  = (y_position[5] & (y_position[6] & VCC)) # (!y_position[5] & (y_position[6] $ (VCC)))
// \Add4~1  = CARRY((!y_position[5] & y_position[6]))

	.dataa(y_position[5]),
	.datab(y_position[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add4~0_combout ),
	.cout(\Add4~1 ));
// synopsys translate_off
defparam \Add4~0 .lut_mask = 16'h9944;
defparam \Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N22
cycloneive_lcell_comb \Add4~2 (
// Equation(s):
// \Add4~2_combout  = (y_position[7] & (!\Add4~1 )) # (!y_position[7] & ((\Add4~1 ) # (GND)))
// \Add4~3  = CARRY((!\Add4~1 ) # (!y_position[7]))

	.dataa(gnd),
	.datab(y_position[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~1 ),
	.combout(\Add4~2_combout ),
	.cout(\Add4~3 ));
// synopsys translate_off
defparam \Add4~2 .lut_mask = 16'h3C3F;
defparam \Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneive_lcell_comb \Add4~4 (
// Equation(s):
// \Add4~4_combout  = (y_position[8] & (!\Add4~3  & VCC)) # (!y_position[8] & (\Add4~3  $ (GND)))
// \Add4~5  = CARRY((!y_position[8] & !\Add4~3 ))

	.dataa(gnd),
	.datab(y_position[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~3 ),
	.combout(\Add4~4_combout ),
	.cout(\Add4~5 ));
// synopsys translate_off
defparam \Add4~4 .lut_mask = 16'h3C03;
defparam \Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneive_lcell_comb \Add4~6 (
// Equation(s):
// \Add4~6_combout  = (y_position[9] & (!\Add4~5 )) # (!y_position[9] & ((\Add4~5 ) # (GND)))
// \Add4~7  = CARRY((!\Add4~5 ) # (!y_position[9]))

	.dataa(y_position[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~5 ),
	.combout(\Add4~6_combout ),
	.cout(\Add4~7 ));
// synopsys translate_off
defparam \Add4~6 .lut_mask = 16'h5A5F;
defparam \Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneive_lcell_comb \Add4~8 (
// Equation(s):
// \Add4~8_combout  = !\Add4~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add4~7 ),
	.combout(\Add4~8_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~8 .lut_mask = 16'h0F0F;
defparam \Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneive_lcell_comb \LessThan5~1 (
// Equation(s):
// \LessThan5~1_cout  = CARRY((!y_position[2] & !\SVGA|pixel_y [2]))

	.dataa(y_position[2]),
	.datab(\SVGA|pixel_y [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\LessThan5~1_cout ));
// synopsys translate_off
defparam \LessThan5~1 .lut_mask = 16'h0011;
defparam \LessThan5~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneive_lcell_comb \LessThan5~3 (
// Equation(s):
// \LessThan5~3_cout  = CARRY((y_position[3] & ((\SVGA|pixel_y [3]) # (!\LessThan5~1_cout ))) # (!y_position[3] & (\SVGA|pixel_y [3] & !\LessThan5~1_cout )))

	.dataa(y_position[3]),
	.datab(\SVGA|pixel_y [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan5~1_cout ),
	.combout(),
	.cout(\LessThan5~3_cout ));
// synopsys translate_off
defparam \LessThan5~3 .lut_mask = 16'h008E;
defparam \LessThan5~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneive_lcell_comb \LessThan5~5 (
// Equation(s):
// \LessThan5~5_cout  = CARRY((\SVGA|pixel_y [4] & (y_position[4] & !\LessThan5~3_cout )) # (!\SVGA|pixel_y [4] & ((y_position[4]) # (!\LessThan5~3_cout ))))

	.dataa(\SVGA|pixel_y [4]),
	.datab(y_position[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan5~3_cout ),
	.combout(),
	.cout(\LessThan5~5_cout ));
// synopsys translate_off
defparam \LessThan5~5 .lut_mask = 16'h004D;
defparam \LessThan5~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneive_lcell_comb \LessThan5~7 (
// Equation(s):
// \LessThan5~7_cout  = CARRY((y_position[5] & (\SVGA|pixel_y [5] & !\LessThan5~5_cout )) # (!y_position[5] & ((\SVGA|pixel_y [5]) # (!\LessThan5~5_cout ))))

	.dataa(y_position[5]),
	.datab(\SVGA|pixel_y [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan5~5_cout ),
	.combout(),
	.cout(\LessThan5~7_cout ));
// synopsys translate_off
defparam \LessThan5~7 .lut_mask = 16'h004D;
defparam \LessThan5~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cycloneive_lcell_comb \LessThan5~9 (
// Equation(s):
// \LessThan5~9_cout  = CARRY((\Add4~0_combout  & ((!\LessThan5~7_cout ) # (!\SVGA|pixel_y [6]))) # (!\Add4~0_combout  & (!\SVGA|pixel_y [6] & !\LessThan5~7_cout )))

	.dataa(\Add4~0_combout ),
	.datab(\SVGA|pixel_y [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan5~7_cout ),
	.combout(),
	.cout(\LessThan5~9_cout ));
// synopsys translate_off
defparam \LessThan5~9 .lut_mask = 16'h002B;
defparam \LessThan5~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneive_lcell_comb \LessThan5~11 (
// Equation(s):
// \LessThan5~11_cout  = CARRY((\SVGA|pixel_y [7] & ((!\LessThan5~9_cout ) # (!\Add4~2_combout ))) # (!\SVGA|pixel_y [7] & (!\Add4~2_combout  & !\LessThan5~9_cout )))

	.dataa(\SVGA|pixel_y [7]),
	.datab(\Add4~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan5~9_cout ),
	.combout(),
	.cout(\LessThan5~11_cout ));
// synopsys translate_off
defparam \LessThan5~11 .lut_mask = 16'h002B;
defparam \LessThan5~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneive_lcell_comb \LessThan5~13 (
// Equation(s):
// \LessThan5~13_cout  = CARRY((\SVGA|pixel_y [8] & (\Add4~4_combout  & !\LessThan5~11_cout )) # (!\SVGA|pixel_y [8] & ((\Add4~4_combout ) # (!\LessThan5~11_cout ))))

	.dataa(\SVGA|pixel_y [8]),
	.datab(\Add4~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan5~11_cout ),
	.combout(),
	.cout(\LessThan5~13_cout ));
// synopsys translate_off
defparam \LessThan5~13 .lut_mask = 16'h004D;
defparam \LessThan5~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneive_lcell_comb \LessThan5~14 (
// Equation(s):
// \LessThan5~14_combout  = (\SVGA|pixel_y [9] & (\LessThan5~13_cout  & \Add4~6_combout )) # (!\SVGA|pixel_y [9] & ((\LessThan5~13_cout ) # (\Add4~6_combout )))

	.dataa(\SVGA|pixel_y [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add4~6_combout ),
	.cin(\LessThan5~13_cout ),
	.combout(\LessThan5~14_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan5~14 .lut_mask = 16'hF550;
defparam \LessThan5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N26
cycloneive_lcell_comb \SVGA|LessThan0~0 (
// Equation(s):
// \SVGA|LessThan0~0_combout  = (\SVGA|pixel_x [9] & \SVGA|pixel_x [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SVGA|pixel_x [9]),
	.datad(\SVGA|pixel_x [8]),
	.cin(gnd),
	.combout(\SVGA|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|LessThan0~0 .lut_mask = 16'hF000;
defparam \SVGA|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N4
cycloneive_lcell_comb \SVGA|LessThan0~1 (
// Equation(s):
// \SVGA|LessThan0~1_combout  = (!\SVGA|pixel_x [6] & (!\SVGA|pixel_x [5] & !\SVGA|pixel_x [7]))

	.dataa(\SVGA|pixel_x [6]),
	.datab(gnd),
	.datac(\SVGA|pixel_x [5]),
	.datad(\SVGA|pixel_x [7]),
	.cin(gnd),
	.combout(\SVGA|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|LessThan0~1 .lut_mask = 16'h0005;
defparam \SVGA|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cycloneive_lcell_comb \SVGA|LessThan1~0 (
// Equation(s):
// \SVGA|LessThan1~0_combout  = (\SVGA|pixel_y [6] & ((\SVGA|pixel_y [5]) # ((\SVGA|pixel_y [4] & \SVGA|pixel_y [3]))))

	.dataa(\SVGA|pixel_y [6]),
	.datab(\SVGA|pixel_y [4]),
	.datac(\SVGA|pixel_y [5]),
	.datad(\SVGA|pixel_y [3]),
	.cin(gnd),
	.combout(\SVGA|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|LessThan1~0 .lut_mask = 16'hA8A0;
defparam \SVGA|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneive_lcell_comb \SVGA|LessThan1~1 (
// Equation(s):
// \SVGA|LessThan1~1_combout  = ((!\SVGA|pixel_y [8] & (!\SVGA|pixel_y [7] & !\SVGA|LessThan1~0_combout ))) # (!\SVGA|pixel_y [9])

	.dataa(\SVGA|pixel_y [8]),
	.datab(\SVGA|pixel_y [7]),
	.datac(\SVGA|LessThan1~0_combout ),
	.datad(\SVGA|pixel_y [9]),
	.cin(gnd),
	.combout(\SVGA|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|LessThan1~1 .lut_mask = 16'h01FF;
defparam \SVGA|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N22
cycloneive_lcell_comb \colour[2]~0 (
// Equation(s):
// \colour[2]~0_combout  = (!\SVGA|pixel_x [10] & (\SVGA|LessThan1~1_combout  & ((\SVGA|LessThan0~1_combout ) # (!\SVGA|LessThan0~0_combout ))))

	.dataa(\SVGA|LessThan0~0_combout ),
	.datab(\SVGA|pixel_x [10]),
	.datac(\SVGA|LessThan0~1_combout ),
	.datad(\SVGA|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\colour[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \colour[2]~0 .lut_mask = 16'h3100;
defparam \colour[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N22
cycloneive_lcell_comb \colour[2]~1 (
// Equation(s):
// \colour[2]~1_combout  = (\colour[2]~0_combout  & ((\Add4~8_combout ) # (\LessThan5~14_combout )))

	.dataa(\Add4~8_combout ),
	.datab(gnd),
	.datac(\LessThan5~14_combout ),
	.datad(\colour[2]~0_combout ),
	.cin(gnd),
	.combout(\colour[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \colour[2]~1 .lut_mask = 16'hFA00;
defparam \colour[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
cycloneive_lcell_comb \Add3~0 (
// Equation(s):
// \Add3~0_combout  = (x_position[6] & (x_position[5] $ (VCC))) # (!x_position[6] & (x_position[5] & VCC))
// \Add3~1  = CARRY((x_position[6] & x_position[5]))

	.dataa(x_position[6]),
	.datab(x_position[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add3~0_combout ),
	.cout(\Add3~1 ));
// synopsys translate_off
defparam \Add3~0 .lut_mask = 16'h6688;
defparam \Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N2
cycloneive_lcell_comb \Add3~2 (
// Equation(s):
// \Add3~2_combout  = (x_position[7] & ((\Add3~1 ) # (GND))) # (!x_position[7] & (!\Add3~1 ))
// \Add3~3  = CARRY((x_position[7]) # (!\Add3~1 ))

	.dataa(gnd),
	.datab(x_position[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~1 ),
	.combout(\Add3~2_combout ),
	.cout(\Add3~3 ));
// synopsys translate_off
defparam \Add3~2 .lut_mask = 16'hC3CF;
defparam \Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N4
cycloneive_lcell_comb \Add3~4 (
// Equation(s):
// \Add3~4_combout  = (x_position[8] & (!\Add3~3  & VCC)) # (!x_position[8] & (\Add3~3  $ (GND)))
// \Add3~5  = CARRY((!x_position[8] & !\Add3~3 ))

	.dataa(x_position[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~3 ),
	.combout(\Add3~4_combout ),
	.cout(\Add3~5 ));
// synopsys translate_off
defparam \Add3~4 .lut_mask = 16'h5A05;
defparam \Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N6
cycloneive_lcell_comb \Add3~6 (
// Equation(s):
// \Add3~6_combout  = (x_position[9] & (!\Add3~5 )) # (!x_position[9] & ((\Add3~5 ) # (GND)))
// \Add3~7  = CARRY((!\Add3~5 ) # (!x_position[9]))

	.dataa(x_position[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~5 ),
	.combout(\Add3~6_combout ),
	.cout(\Add3~7 ));
// synopsys translate_off
defparam \Add3~6 .lut_mask = 16'h5A5F;
defparam \Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N8
cycloneive_lcell_comb \Add3~8 (
// Equation(s):
// \Add3~8_combout  = !\Add3~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add3~7 ),
	.combout(\Add3~8_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~8 .lut_mask = 16'h0F0F;
defparam \Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N10
cycloneive_lcell_comb \LessThan3~1 (
// Equation(s):
// \LessThan3~1_cout  = CARRY((x_position[2] & !\SVGA|pixel_x [2]))

	.dataa(x_position[2]),
	.datab(\SVGA|pixel_x [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\LessThan3~1_cout ));
// synopsys translate_off
defparam \LessThan3~1 .lut_mask = 16'h0022;
defparam \LessThan3~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N12
cycloneive_lcell_comb \LessThan3~3 (
// Equation(s):
// \LessThan3~3_cout  = CARRY((\SVGA|pixel_x [3] & ((!\LessThan3~1_cout ) # (!x_position[3]))) # (!\SVGA|pixel_x [3] & (!x_position[3] & !\LessThan3~1_cout )))

	.dataa(\SVGA|pixel_x [3]),
	.datab(x_position[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan3~1_cout ),
	.combout(),
	.cout(\LessThan3~3_cout ));
// synopsys translate_off
defparam \LessThan3~3 .lut_mask = 16'h002B;
defparam \LessThan3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N14
cycloneive_lcell_comb \LessThan3~5 (
// Equation(s):
// \LessThan3~5_cout  = CARRY((\SVGA|pixel_x [4] & (!x_position[4] & !\LessThan3~3_cout )) # (!\SVGA|pixel_x [4] & ((!\LessThan3~3_cout ) # (!x_position[4]))))

	.dataa(\SVGA|pixel_x [4]),
	.datab(x_position[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan3~3_cout ),
	.combout(),
	.cout(\LessThan3~5_cout ));
// synopsys translate_off
defparam \LessThan3~5 .lut_mask = 16'h0017;
defparam \LessThan3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N16
cycloneive_lcell_comb \LessThan3~7 (
// Equation(s):
// \LessThan3~7_cout  = CARRY((\SVGA|pixel_x [5] & ((x_position[5]) # (!\LessThan3~5_cout ))) # (!\SVGA|pixel_x [5] & (x_position[5] & !\LessThan3~5_cout )))

	.dataa(\SVGA|pixel_x [5]),
	.datab(x_position[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan3~5_cout ),
	.combout(),
	.cout(\LessThan3~7_cout ));
// synopsys translate_off
defparam \LessThan3~7 .lut_mask = 16'h008E;
defparam \LessThan3~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N18
cycloneive_lcell_comb \LessThan3~9 (
// Equation(s):
// \LessThan3~9_cout  = CARRY((\SVGA|pixel_x [6] & (\Add3~0_combout  & !\LessThan3~7_cout )) # (!\SVGA|pixel_x [6] & ((\Add3~0_combout ) # (!\LessThan3~7_cout ))))

	.dataa(\SVGA|pixel_x [6]),
	.datab(\Add3~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan3~7_cout ),
	.combout(),
	.cout(\LessThan3~9_cout ));
// synopsys translate_off
defparam \LessThan3~9 .lut_mask = 16'h004D;
defparam \LessThan3~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N20
cycloneive_lcell_comb \LessThan3~11 (
// Equation(s):
// \LessThan3~11_cout  = CARRY((\SVGA|pixel_x [7] & ((!\LessThan3~9_cout ) # (!\Add3~2_combout ))) # (!\SVGA|pixel_x [7] & (!\Add3~2_combout  & !\LessThan3~9_cout )))

	.dataa(\SVGA|pixel_x [7]),
	.datab(\Add3~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan3~9_cout ),
	.combout(),
	.cout(\LessThan3~11_cout ));
// synopsys translate_off
defparam \LessThan3~11 .lut_mask = 16'h002B;
defparam \LessThan3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N22
cycloneive_lcell_comb \LessThan3~13 (
// Equation(s):
// \LessThan3~13_cout  = CARRY((\SVGA|pixel_x [8] & (\Add3~4_combout  & !\LessThan3~11_cout )) # (!\SVGA|pixel_x [8] & ((\Add3~4_combout ) # (!\LessThan3~11_cout ))))

	.dataa(\SVGA|pixel_x [8]),
	.datab(\Add3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan3~11_cout ),
	.combout(),
	.cout(\LessThan3~13_cout ));
// synopsys translate_off
defparam \LessThan3~13 .lut_mask = 16'h004D;
defparam \LessThan3~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N24
cycloneive_lcell_comb \LessThan3~15 (
// Equation(s):
// \LessThan3~15_cout  = CARRY((\Add3~6_combout  & (\SVGA|pixel_x [9] & !\LessThan3~13_cout )) # (!\Add3~6_combout  & ((\SVGA|pixel_x [9]) # (!\LessThan3~13_cout ))))

	.dataa(\Add3~6_combout ),
	.datab(\SVGA|pixel_x [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan3~13_cout ),
	.combout(),
	.cout(\LessThan3~15_cout ));
// synopsys translate_off
defparam \LessThan3~15 .lut_mask = 16'h004D;
defparam \LessThan3~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N26
cycloneive_lcell_comb \LessThan3~16 (
// Equation(s):
// \LessThan3~16_combout  = (\SVGA|pixel_x [10] & (\Add3~8_combout  & !\LessThan3~15_cout )) # (!\SVGA|pixel_x [10] & ((\Add3~8_combout ) # (!\LessThan3~15_cout )))

	.dataa(\SVGA|pixel_x [10]),
	.datab(\Add3~8_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\LessThan3~15_cout ),
	.combout(\LessThan3~16_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~16 .lut_mask = 16'h4D4D;
defparam \LessThan3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N0
cycloneive_lcell_comb \colour[2]~2 (
// Equation(s):
// \colour[2]~2_combout  = (!\LessThan4~14_combout  & (!\LessThan2~14_combout  & (\colour[2]~1_combout  & \LessThan3~16_combout )))

	.dataa(\LessThan4~14_combout ),
	.datab(\LessThan2~14_combout ),
	.datac(\colour[2]~1_combout ),
	.datad(\LessThan3~16_combout ),
	.cin(gnd),
	.combout(\colour[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \colour[2]~2 .lut_mask = 16'h1000;
defparam \colour[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N2
cycloneive_lcell_comb \sprite_x[0]~10 (
// Equation(s):
// \sprite_x[0]~10_combout  = sprite_x[0] $ (VCC)
// \sprite_x[0]~11  = CARRY(sprite_x[0])

	.dataa(gnd),
	.datab(sprite_x[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sprite_x[0]~10_combout ),
	.cout(\sprite_x[0]~11 ));
// synopsys translate_off
defparam \sprite_x[0]~10 .lut_mask = 16'h33CC;
defparam \sprite_x[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N4
cycloneive_lcell_comb \sprite_x[1]~14 (
// Equation(s):
// \sprite_x[1]~14_combout  = (sprite_x[1] & (!\sprite_x[0]~11 )) # (!sprite_x[1] & ((\sprite_x[0]~11 ) # (GND)))
// \sprite_x[1]~15  = CARRY((!\sprite_x[0]~11 ) # (!sprite_x[1]))

	.dataa(gnd),
	.datab(sprite_x[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sprite_x[0]~11 ),
	.combout(\sprite_x[1]~14_combout ),
	.cout(\sprite_x[1]~15 ));
// synopsys translate_off
defparam \sprite_x[1]~14 .lut_mask = 16'h3C3F;
defparam \sprite_x[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y23_N5
dffeas \sprite_x[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sprite_x[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sprite_x[4]~13_combout ),
	.sload(gnd),
	.ena(\colour[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sprite_x[1]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_x[1] .is_wysiwyg = "true";
defparam \sprite_x[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N6
cycloneive_lcell_comb \sprite_x[2]~16 (
// Equation(s):
// \sprite_x[2]~16_combout  = (sprite_x[2] & (\sprite_x[1]~15  $ (GND))) # (!sprite_x[2] & (!\sprite_x[1]~15  & VCC))
// \sprite_x[2]~17  = CARRY((sprite_x[2] & !\sprite_x[1]~15 ))

	.dataa(gnd),
	.datab(sprite_x[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sprite_x[1]~15 ),
	.combout(\sprite_x[2]~16_combout ),
	.cout(\sprite_x[2]~17 ));
// synopsys translate_off
defparam \sprite_x[2]~16 .lut_mask = 16'hC30C;
defparam \sprite_x[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y23_N7
dffeas \sprite_x[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sprite_x[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sprite_x[4]~13_combout ),
	.sload(gnd),
	.ena(\colour[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sprite_x[2]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_x[2] .is_wysiwyg = "true";
defparam \sprite_x[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N8
cycloneive_lcell_comb \sprite_x[3]~18 (
// Equation(s):
// \sprite_x[3]~18_combout  = (sprite_x[3] & (!\sprite_x[2]~17 )) # (!sprite_x[3] & ((\sprite_x[2]~17 ) # (GND)))
// \sprite_x[3]~19  = CARRY((!\sprite_x[2]~17 ) # (!sprite_x[3]))

	.dataa(sprite_x[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sprite_x[2]~17 ),
	.combout(\sprite_x[3]~18_combout ),
	.cout(\sprite_x[3]~19 ));
// synopsys translate_off
defparam \sprite_x[3]~18 .lut_mask = 16'h5A5F;
defparam \sprite_x[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y23_N9
dffeas \sprite_x[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sprite_x[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sprite_x[4]~13_combout ),
	.sload(gnd),
	.ena(\colour[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sprite_x[3]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_x[3] .is_wysiwyg = "true";
defparam \sprite_x[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N10
cycloneive_lcell_comb \sprite_x[4]~20 (
// Equation(s):
// \sprite_x[4]~20_combout  = (sprite_x[4] & (\sprite_x[3]~19  $ (GND))) # (!sprite_x[4] & (!\sprite_x[3]~19  & VCC))
// \sprite_x[4]~21  = CARRY((sprite_x[4] & !\sprite_x[3]~19 ))

	.dataa(gnd),
	.datab(sprite_x[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sprite_x[3]~19 ),
	.combout(\sprite_x[4]~20_combout ),
	.cout(\sprite_x[4]~21 ));
// synopsys translate_off
defparam \sprite_x[4]~20 .lut_mask = 16'hC30C;
defparam \sprite_x[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y23_N11
dffeas \sprite_x[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sprite_x[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sprite_x[4]~13_combout ),
	.sload(gnd),
	.ena(\colour[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sprite_x[4]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_x[4] .is_wysiwyg = "true";
defparam \sprite_x[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N12
cycloneive_lcell_comb \sprite_x[5]~22 (
// Equation(s):
// \sprite_x[5]~22_combout  = (sprite_x[5] & (!\sprite_x[4]~21 )) # (!sprite_x[5] & ((\sprite_x[4]~21 ) # (GND)))
// \sprite_x[5]~23  = CARRY((!\sprite_x[4]~21 ) # (!sprite_x[5]))

	.dataa(sprite_x[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sprite_x[4]~21 ),
	.combout(\sprite_x[5]~22_combout ),
	.cout(\sprite_x[5]~23 ));
// synopsys translate_off
defparam \sprite_x[5]~22 .lut_mask = 16'h5A5F;
defparam \sprite_x[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y23_N13
dffeas \sprite_x[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sprite_x[5]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sprite_x[4]~13_combout ),
	.sload(gnd),
	.ena(\colour[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sprite_x[5]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_x[5] .is_wysiwyg = "true";
defparam \sprite_x[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N14
cycloneive_lcell_comb \sprite_x[6]~24 (
// Equation(s):
// \sprite_x[6]~24_combout  = (sprite_x[6] & (\sprite_x[5]~23  $ (GND))) # (!sprite_x[6] & (!\sprite_x[5]~23  & VCC))
// \sprite_x[6]~25  = CARRY((sprite_x[6] & !\sprite_x[5]~23 ))

	.dataa(gnd),
	.datab(sprite_x[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sprite_x[5]~23 ),
	.combout(\sprite_x[6]~24_combout ),
	.cout(\sprite_x[6]~25 ));
// synopsys translate_off
defparam \sprite_x[6]~24 .lut_mask = 16'hC30C;
defparam \sprite_x[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y23_N15
dffeas \sprite_x[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sprite_x[6]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sprite_x[4]~13_combout ),
	.sload(gnd),
	.ena(\colour[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sprite_x[6]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_x[6] .is_wysiwyg = "true";
defparam \sprite_x[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N16
cycloneive_lcell_comb \sprite_x[7]~26 (
// Equation(s):
// \sprite_x[7]~26_combout  = (sprite_x[7] & (!\sprite_x[6]~25 )) # (!sprite_x[7] & ((\sprite_x[6]~25 ) # (GND)))
// \sprite_x[7]~27  = CARRY((!\sprite_x[6]~25 ) # (!sprite_x[7]))

	.dataa(gnd),
	.datab(sprite_x[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sprite_x[6]~25 ),
	.combout(\sprite_x[7]~26_combout ),
	.cout(\sprite_x[7]~27 ));
// synopsys translate_off
defparam \sprite_x[7]~26 .lut_mask = 16'h3C3F;
defparam \sprite_x[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y23_N17
dffeas \sprite_x[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sprite_x[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sprite_x[4]~13_combout ),
	.sload(gnd),
	.ena(\colour[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sprite_x[7]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_x[7] .is_wysiwyg = "true";
defparam \sprite_x[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N18
cycloneive_lcell_comb \sprite_x[8]~28 (
// Equation(s):
// \sprite_x[8]~28_combout  = (sprite_x[8] & (\sprite_x[7]~27  $ (GND))) # (!sprite_x[8] & (!\sprite_x[7]~27  & VCC))
// \sprite_x[8]~29  = CARRY((sprite_x[8] & !\sprite_x[7]~27 ))

	.dataa(gnd),
	.datab(sprite_x[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sprite_x[7]~27 ),
	.combout(\sprite_x[8]~28_combout ),
	.cout(\sprite_x[8]~29 ));
// synopsys translate_off
defparam \sprite_x[8]~28 .lut_mask = 16'hC30C;
defparam \sprite_x[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y23_N19
dffeas \sprite_x[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sprite_x[8]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sprite_x[4]~13_combout ),
	.sload(gnd),
	.ena(\colour[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sprite_x[8]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_x[8] .is_wysiwyg = "true";
defparam \sprite_x[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N20
cycloneive_lcell_comb \sprite_x[9]~30 (
// Equation(s):
// \sprite_x[9]~30_combout  = \sprite_x[8]~29  $ (sprite_x[9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(sprite_x[9]),
	.cin(\sprite_x[8]~29 ),
	.combout(\sprite_x[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \sprite_x[9]~30 .lut_mask = 16'h0FF0;
defparam \sprite_x[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y23_N21
dffeas \sprite_x[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sprite_x[9]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sprite_x[4]~13_combout ),
	.sload(gnd),
	.ena(\colour[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sprite_x[9]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_x[9] .is_wysiwyg = "true";
defparam \sprite_x[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N2
cycloneive_lcell_comb \sprite_x[4]~12 (
// Equation(s):
// \sprite_x[4]~12_combout  = (sprite_x[7]) # ((sprite_x[6]) # ((sprite_x[5]) # (sprite_x[8])))

	.dataa(sprite_x[7]),
	.datab(sprite_x[6]),
	.datac(sprite_x[5]),
	.datad(sprite_x[8]),
	.cin(gnd),
	.combout(\sprite_x[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \sprite_x[4]~12 .lut_mask = 16'hFFFE;
defparam \sprite_x[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
cycloneive_lcell_comb \Add5~0 (
// Equation(s):
// \Add5~0_combout  = sprite_y[0] $ (VCC)
// \Add5~1  = CARRY(sprite_y[0])

	.dataa(gnd),
	.datab(sprite_y[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add5~0_combout ),
	.cout(\Add5~1 ));
// synopsys translate_off
defparam \Add5~0 .lut_mask = 16'h33CC;
defparam \Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N24
cycloneive_lcell_comb \Add5~2 (
// Equation(s):
// \Add5~2_combout  = (\Add5~0_combout  & !\LessThan6~2_combout )

	.dataa(gnd),
	.datab(\Add5~0_combout ),
	.datac(gnd),
	.datad(\LessThan6~2_combout ),
	.cin(gnd),
	.combout(\Add5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~2 .lut_mask = 16'h00CC;
defparam \Add5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneive_lcell_comb \sprite_y[0]~0 (
// Equation(s):
// \sprite_y[0]~0_combout  = (\sprite_x[4]~13_combout  & (\colour[2]~0_combout  & ((\Add4~8_combout ) # (\LessThan5~14_combout ))))

	.dataa(\sprite_x[4]~13_combout ),
	.datab(\Add4~8_combout ),
	.datac(\LessThan5~14_combout ),
	.datad(\colour[2]~0_combout ),
	.cin(gnd),
	.combout(\sprite_y[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sprite_y[0]~0 .lut_mask = 16'hA800;
defparam \sprite_y[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneive_lcell_comb \sprite_y[0]~1 (
// Equation(s):
// \sprite_y[0]~1_combout  = (!\LessThan4~14_combout  & (!\LessThan2~14_combout  & (\LessThan3~16_combout  & \sprite_y[0]~0_combout )))

	.dataa(\LessThan4~14_combout ),
	.datab(\LessThan2~14_combout ),
	.datac(\LessThan3~16_combout ),
	.datad(\sprite_y[0]~0_combout ),
	.cin(gnd),
	.combout(\sprite_y[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sprite_y[0]~1 .lut_mask = 16'h1000;
defparam \sprite_y[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N25
dffeas \sprite_y[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sprite_y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sprite_y[0]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_y[0] .is_wysiwyg = "true";
defparam \sprite_y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N2
cycloneive_lcell_comb \Add5~3 (
// Equation(s):
// \Add5~3_combout  = (sprite_y[1] & (!\Add5~1 )) # (!sprite_y[1] & ((\Add5~1 ) # (GND)))
// \Add5~4  = CARRY((!\Add5~1 ) # (!sprite_y[1]))

	.dataa(gnd),
	.datab(sprite_y[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~1 ),
	.combout(\Add5~3_combout ),
	.cout(\Add5~4 ));
// synopsys translate_off
defparam \Add5~3 .lut_mask = 16'h3C3F;
defparam \Add5~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneive_lcell_comb \Add5~5 (
// Equation(s):
// \Add5~5_combout  = (\Add5~3_combout  & !\LessThan6~2_combout )

	.dataa(\Add5~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\LessThan6~2_combout ),
	.cin(gnd),
	.combout(\Add5~5_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~5 .lut_mask = 16'h00AA;
defparam \Add5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N9
dffeas \sprite_y[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add5~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sprite_y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sprite_y[1]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_y[1] .is_wysiwyg = "true";
defparam \sprite_y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N4
cycloneive_lcell_comb \Add5~6 (
// Equation(s):
// \Add5~6_combout  = (sprite_y[2] & (\Add5~4  $ (GND))) # (!sprite_y[2] & (!\Add5~4  & VCC))
// \Add5~7  = CARRY((sprite_y[2] & !\Add5~4 ))

	.dataa(sprite_y[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~4 ),
	.combout(\Add5~6_combout ),
	.cout(\Add5~7 ));
// synopsys translate_off
defparam \Add5~6 .lut_mask = 16'hA50A;
defparam \Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneive_lcell_comb \Add5~8 (
// Equation(s):
// \Add5~8_combout  = (\Add5~6_combout  & !\LessThan6~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add5~6_combout ),
	.datad(\LessThan6~2_combout ),
	.cin(gnd),
	.combout(\Add5~8_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~8 .lut_mask = 16'h00F0;
defparam \Add5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N7
dffeas \sprite_y[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add5~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sprite_y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sprite_y[2]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_y[2] .is_wysiwyg = "true";
defparam \sprite_y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N6
cycloneive_lcell_comb \Add5~9 (
// Equation(s):
// \Add5~9_combout  = (sprite_y[3] & (!\Add5~7 )) # (!sprite_y[3] & ((\Add5~7 ) # (GND)))
// \Add5~10  = CARRY((!\Add5~7 ) # (!sprite_y[3]))

	.dataa(sprite_y[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~7 ),
	.combout(\Add5~9_combout ),
	.cout(\Add5~10 ));
// synopsys translate_off
defparam \Add5~9 .lut_mask = 16'h5A5F;
defparam \Add5~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cycloneive_lcell_comb \Add5~11 (
// Equation(s):
// \Add5~11_combout  = (\Add5~9_combout  & !\LessThan6~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add5~9_combout ),
	.datad(\LessThan6~2_combout ),
	.cin(gnd),
	.combout(\Add5~11_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~11 .lut_mask = 16'h00F0;
defparam \Add5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N5
dffeas \sprite_y[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add5~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sprite_y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sprite_y[3]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_y[3] .is_wysiwyg = "true";
defparam \sprite_y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N8
cycloneive_lcell_comb \Add5~12 (
// Equation(s):
// \Add5~12_combout  = (sprite_y[4] & (\Add5~10  $ (GND))) # (!sprite_y[4] & (!\Add5~10  & VCC))
// \Add5~13  = CARRY((sprite_y[4] & !\Add5~10 ))

	.dataa(gnd),
	.datab(sprite_y[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~10 ),
	.combout(\Add5~12_combout ),
	.cout(\Add5~13 ));
// synopsys translate_off
defparam \Add5~12 .lut_mask = 16'hC30C;
defparam \Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneive_lcell_comb \Add5~14 (
// Equation(s):
// \Add5~14_combout  = (\Add5~12_combout  & !\LessThan6~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add5~12_combout ),
	.datad(\LessThan6~2_combout ),
	.cin(gnd),
	.combout(\Add5~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~14 .lut_mask = 16'h00F0;
defparam \Add5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N11
dffeas \sprite_y[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add5~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sprite_y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sprite_y[4]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_y[4] .is_wysiwyg = "true";
defparam \sprite_y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N10
cycloneive_lcell_comb \Add5~15 (
// Equation(s):
// \Add5~15_combout  = (sprite_y[5] & (!\Add5~13 )) # (!sprite_y[5] & ((\Add5~13 ) # (GND)))
// \Add5~16  = CARRY((!\Add5~13 ) # (!sprite_y[5]))

	.dataa(sprite_y[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~13 ),
	.combout(\Add5~15_combout ),
	.cout(\Add5~16 ));
// synopsys translate_off
defparam \Add5~15 .lut_mask = 16'h5A5F;
defparam \Add5~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N22
cycloneive_lcell_comb \sprite_y[5]~2 (
// Equation(s):
// \sprite_y[5]~2_combout  = (\sprite_y[0]~1_combout  & (\Add5~15_combout  & (!\LessThan6~2_combout ))) # (!\sprite_y[0]~1_combout  & (((sprite_y[5]))))

	.dataa(\Add5~15_combout ),
	.datab(\LessThan6~2_combout ),
	.datac(sprite_y[5]),
	.datad(\sprite_y[0]~1_combout ),
	.cin(gnd),
	.combout(\sprite_y[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sprite_y[5]~2 .lut_mask = 16'h22F0;
defparam \sprite_y[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N23
dffeas \sprite_y[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sprite_y[5]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sprite_y[5]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_y[5] .is_wysiwyg = "true";
defparam \sprite_y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N26
cycloneive_lcell_comb \LessThan6~1 (
// Equation(s):
// \LessThan6~1_combout  = (sprite_y[3]) # ((sprite_y[2]) # ((sprite_y[1]) # (sprite_y[0])))

	.dataa(sprite_y[3]),
	.datab(sprite_y[2]),
	.datac(sprite_y[1]),
	.datad(sprite_y[0]),
	.cin(gnd),
	.combout(\LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan6~1 .lut_mask = 16'hFFFE;
defparam \LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N12
cycloneive_lcell_comb \Add5~17 (
// Equation(s):
// \Add5~17_combout  = (sprite_y[6] & (\Add5~16  $ (GND))) # (!sprite_y[6] & (!\Add5~16  & VCC))
// \Add5~18  = CARRY((sprite_y[6] & !\Add5~16 ))

	.dataa(gnd),
	.datab(sprite_y[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~16 ),
	.combout(\Add5~17_combout ),
	.cout(\Add5~18 ));
// synopsys translate_off
defparam \Add5~17 .lut_mask = 16'hC30C;
defparam \Add5~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneive_lcell_comb \sprite_y[6]~3 (
// Equation(s):
// \sprite_y[6]~3_combout  = (\sprite_y[0]~1_combout  & (\Add5~17_combout  & (!\LessThan6~2_combout ))) # (!\sprite_y[0]~1_combout  & (((sprite_y[6]))))

	.dataa(\Add5~17_combout ),
	.datab(\LessThan6~2_combout ),
	.datac(sprite_y[6]),
	.datad(\sprite_y[0]~1_combout ),
	.cin(gnd),
	.combout(\sprite_y[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sprite_y[6]~3 .lut_mask = 16'h22F0;
defparam \sprite_y[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N29
dffeas \sprite_y[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sprite_y[6]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sprite_y[6]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_y[6] .is_wysiwyg = "true";
defparam \sprite_y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N14
cycloneive_lcell_comb \Add5~19 (
// Equation(s):
// \Add5~19_combout  = (sprite_y[7] & (!\Add5~18 )) # (!sprite_y[7] & ((\Add5~18 ) # (GND)))
// \Add5~20  = CARRY((!\Add5~18 ) # (!sprite_y[7]))

	.dataa(sprite_y[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~18 ),
	.combout(\Add5~19_combout ),
	.cout(\Add5~20 ));
// synopsys translate_off
defparam \Add5~19 .lut_mask = 16'h5A5F;
defparam \Add5~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneive_lcell_comb \sprite_y[7]~4 (
// Equation(s):
// \sprite_y[7]~4_combout  = (\sprite_y[0]~1_combout  & (\Add5~19_combout  & (!\LessThan6~2_combout ))) # (!\sprite_y[0]~1_combout  & (((sprite_y[7]))))

	.dataa(\Add5~19_combout ),
	.datab(\LessThan6~2_combout ),
	.datac(sprite_y[7]),
	.datad(\sprite_y[0]~1_combout ),
	.cin(gnd),
	.combout(\sprite_y[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \sprite_y[7]~4 .lut_mask = 16'h22F0;
defparam \sprite_y[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N31
dffeas \sprite_y[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sprite_y[7]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sprite_y[7]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_y[7] .is_wysiwyg = "true";
defparam \sprite_y[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N16
cycloneive_lcell_comb \Add5~21 (
// Equation(s):
// \Add5~21_combout  = (sprite_y[8] & (\Add5~20  $ (GND))) # (!sprite_y[8] & (!\Add5~20  & VCC))
// \Add5~22  = CARRY((sprite_y[8] & !\Add5~20 ))

	.dataa(gnd),
	.datab(sprite_y[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~20 ),
	.combout(\Add5~21_combout ),
	.cout(\Add5~22 ));
// synopsys translate_off
defparam \Add5~21 .lut_mask = 16'hC30C;
defparam \Add5~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N28
cycloneive_lcell_comb \sprite_y[8]~5 (
// Equation(s):
// \sprite_y[8]~5_combout  = (\sprite_y[0]~1_combout  & (\Add5~21_combout  & (!\LessThan6~2_combout ))) # (!\sprite_y[0]~1_combout  & (((sprite_y[8]))))

	.dataa(\Add5~21_combout ),
	.datab(\LessThan6~2_combout ),
	.datac(sprite_y[8]),
	.datad(\sprite_y[0]~1_combout ),
	.cin(gnd),
	.combout(\sprite_y[8]~5_combout ),
	.cout());
// synopsys translate_off
defparam \sprite_y[8]~5 .lut_mask = 16'h22F0;
defparam \sprite_y[8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N29
dffeas \sprite_y[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sprite_y[8]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sprite_y[8]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_y[8] .is_wysiwyg = "true";
defparam \sprite_y[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N18
cycloneive_lcell_comb \Add5~23 (
// Equation(s):
// \Add5~23_combout  = sprite_y[9] $ (\Add5~22 )

	.dataa(sprite_y[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add5~22 ),
	.combout(\Add5~23_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~23 .lut_mask = 16'h5A5A;
defparam \Add5~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N26
cycloneive_lcell_comb \sprite_y[9]~6 (
// Equation(s):
// \sprite_y[9]~6_combout  = (\sprite_y[0]~1_combout  & (\Add5~23_combout  & (!\LessThan6~2_combout ))) # (!\sprite_y[0]~1_combout  & (((sprite_y[9]))))

	.dataa(\Add5~23_combout ),
	.datab(\LessThan6~2_combout ),
	.datac(sprite_y[9]),
	.datad(\sprite_y[0]~1_combout ),
	.cin(gnd),
	.combout(\sprite_y[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \sprite_y[9]~6 .lut_mask = 16'h22F0;
defparam \sprite_y[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N27
dffeas \sprite_y[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sprite_y[9]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sprite_y[9]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_y[9] .is_wysiwyg = "true";
defparam \sprite_y[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N20
cycloneive_lcell_comb \LessThan6~0 (
// Equation(s):
// \LessThan6~0_combout  = (sprite_y[9]) # ((sprite_y[8]) # ((sprite_y[7]) # (sprite_y[6])))

	.dataa(sprite_y[9]),
	.datab(sprite_y[8]),
	.datac(sprite_y[7]),
	.datad(sprite_y[6]),
	.cin(gnd),
	.combout(\LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan6~0 .lut_mask = 16'hFFFE;
defparam \LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N28
cycloneive_lcell_comb \LessThan6~2 (
// Equation(s):
// \LessThan6~2_combout  = (\LessThan6~0_combout ) # ((sprite_y[5] & ((sprite_y[4]) # (\LessThan6~1_combout ))))

	.dataa(sprite_y[4]),
	.datab(sprite_y[5]),
	.datac(\LessThan6~1_combout ),
	.datad(\LessThan6~0_combout ),
	.cin(gnd),
	.combout(\LessThan6~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan6~2 .lut_mask = 16'hFFC8;
defparam \LessThan6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cycloneive_lcell_comb \sprite_x[4]~13 (
// Equation(s):
// \sprite_x[4]~13_combout  = (sprite_x[9]) # ((\sprite_x[4]~12_combout ) # (\LessThan6~2_combout ))

	.dataa(sprite_x[9]),
	.datab(\sprite_x[4]~12_combout ),
	.datac(gnd),
	.datad(\LessThan6~2_combout ),
	.cin(gnd),
	.combout(\sprite_x[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \sprite_x[4]~13 .lut_mask = 16'hFFEE;
defparam \sprite_x[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N3
dffeas \sprite_x[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sprite_x[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sprite_x[4]~13_combout ),
	.sload(gnd),
	.ena(\colour[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sprite_x[0]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_x[0] .is_wysiwyg = "true";
defparam \sprite_x[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N25
dffeas \address[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(sprite_x[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[0]),
	.prn(vcc));
// synopsys translate_off
defparam \address[0] .is_wysiwyg = "true";
defparam \address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N30
cycloneive_lcell_comb \address[1]~feeder (
// Equation(s):
// \address[1]~feeder_combout  = sprite_x[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(sprite_x[1]),
	.cin(gnd),
	.combout(\address[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \address[1]~feeder .lut_mask = 16'hFF00;
defparam \address[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N31
dffeas \address[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\address[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[1]),
	.prn(vcc));
// synopsys translate_off
defparam \address[1] .is_wysiwyg = "true";
defparam \address[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N19
dffeas \address[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(sprite_x[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[2]),
	.prn(vcc));
// synopsys translate_off
defparam \address[2] .is_wysiwyg = "true";
defparam \address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N26
cycloneive_lcell_comb \address[3]~feeder (
// Equation(s):
// \address[3]~feeder_combout  = sprite_x[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(sprite_x[3]),
	.cin(gnd),
	.combout(\address[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \address[3]~feeder .lut_mask = 16'hFF00;
defparam \address[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N27
dffeas \address[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\address[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[3]),
	.prn(vcc));
// synopsys translate_off
defparam \address[3] .is_wysiwyg = "true";
defparam \address[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N5
dffeas \address[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(sprite_x[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[4]),
	.prn(vcc));
// synopsys translate_off
defparam \address[4] .is_wysiwyg = "true";
defparam \address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N8
cycloneive_lcell_comb \address[5]~8 (
// Equation(s):
// \address[5]~8_combout  = (sprite_x[5] & (sprite_y[0] $ (VCC))) # (!sprite_x[5] & (sprite_y[0] & VCC))
// \address[5]~9  = CARRY((sprite_x[5] & sprite_y[0]))

	.dataa(sprite_x[5]),
	.datab(sprite_y[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\address[5]~8_combout ),
	.cout(\address[5]~9 ));
// synopsys translate_off
defparam \address[5]~8 .lut_mask = 16'h6688;
defparam \address[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N9
dffeas \address[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\address[5]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[5]),
	.prn(vcc));
// synopsys translate_off
defparam \address[5] .is_wysiwyg = "true";
defparam \address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N10
cycloneive_lcell_comb \address[6]~10 (
// Equation(s):
// \address[6]~10_combout  = (sprite_x[6] & ((sprite_y[1] & (\address[5]~9  & VCC)) # (!sprite_y[1] & (!\address[5]~9 )))) # (!sprite_x[6] & ((sprite_y[1] & (!\address[5]~9 )) # (!sprite_y[1] & ((\address[5]~9 ) # (GND)))))
// \address[6]~11  = CARRY((sprite_x[6] & (!sprite_y[1] & !\address[5]~9 )) # (!sprite_x[6] & ((!\address[5]~9 ) # (!sprite_y[1]))))

	.dataa(sprite_x[6]),
	.datab(sprite_y[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[5]~9 ),
	.combout(\address[6]~10_combout ),
	.cout(\address[6]~11 ));
// synopsys translate_off
defparam \address[6]~10 .lut_mask = 16'h9617;
defparam \address[6]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y23_N11
dffeas \address[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\address[6]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[6]),
	.prn(vcc));
// synopsys translate_off
defparam \address[6] .is_wysiwyg = "true";
defparam \address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N12
cycloneive_lcell_comb \address[7]~12 (
// Equation(s):
// \address[7]~12_combout  = ((sprite_x[7] $ (sprite_y[2] $ (!\address[6]~11 )))) # (GND)
// \address[7]~13  = CARRY((sprite_x[7] & ((sprite_y[2]) # (!\address[6]~11 ))) # (!sprite_x[7] & (sprite_y[2] & !\address[6]~11 )))

	.dataa(sprite_x[7]),
	.datab(sprite_y[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[6]~11 ),
	.combout(\address[7]~12_combout ),
	.cout(\address[7]~13 ));
// synopsys translate_off
defparam \address[7]~12 .lut_mask = 16'h698E;
defparam \address[7]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y23_N13
dffeas \address[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\address[7]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[7]),
	.prn(vcc));
// synopsys translate_off
defparam \address[7] .is_wysiwyg = "true";
defparam \address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N14
cycloneive_lcell_comb \address[8]~14 (
// Equation(s):
// \address[8]~14_combout  = (sprite_y[3] & ((sprite_x[8] & (\address[7]~13  & VCC)) # (!sprite_x[8] & (!\address[7]~13 )))) # (!sprite_y[3] & ((sprite_x[8] & (!\address[7]~13 )) # (!sprite_x[8] & ((\address[7]~13 ) # (GND)))))
// \address[8]~15  = CARRY((sprite_y[3] & (!sprite_x[8] & !\address[7]~13 )) # (!sprite_y[3] & ((!\address[7]~13 ) # (!sprite_x[8]))))

	.dataa(sprite_y[3]),
	.datab(sprite_x[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[7]~13 ),
	.combout(\address[8]~14_combout ),
	.cout(\address[8]~15 ));
// synopsys translate_off
defparam \address[8]~14 .lut_mask = 16'h9617;
defparam \address[8]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y23_N15
dffeas \address[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\address[8]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[8]),
	.prn(vcc));
// synopsys translate_off
defparam \address[8] .is_wysiwyg = "true";
defparam \address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N16
cycloneive_lcell_comb \address[9]~16 (
// Equation(s):
// \address[9]~16_combout  = ((sprite_y[4] $ (sprite_x[9] $ (!\address[8]~15 )))) # (GND)
// \address[9]~17  = CARRY((sprite_y[4] & ((sprite_x[9]) # (!\address[8]~15 ))) # (!sprite_y[4] & (sprite_x[9] & !\address[8]~15 )))

	.dataa(sprite_y[4]),
	.datab(sprite_x[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[8]~15 ),
	.combout(\address[9]~16_combout ),
	.cout(\address[9]~17 ));
// synopsys translate_off
defparam \address[9]~16 .lut_mask = 16'h698E;
defparam \address[9]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y23_N17
dffeas \address[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\address[9]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[9]),
	.prn(vcc));
// synopsys translate_off
defparam \address[9] .is_wysiwyg = "true";
defparam \address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N18
cycloneive_lcell_comb \address[10]~18 (
// Equation(s):
// \address[10]~18_combout  = (sprite_y[5] & (!\address[9]~17 )) # (!sprite_y[5] & ((\address[9]~17 ) # (GND)))
// \address[10]~19  = CARRY((!\address[9]~17 ) # (!sprite_y[5]))

	.dataa(gnd),
	.datab(sprite_y[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[9]~17 ),
	.combout(\address[10]~18_combout ),
	.cout(\address[10]~19 ));
// synopsys translate_off
defparam \address[10]~18 .lut_mask = 16'h3C3F;
defparam \address[10]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y23_N19
dffeas \address[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\address[10]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[10]),
	.prn(vcc));
// synopsys translate_off
defparam \address[10] .is_wysiwyg = "true";
defparam \address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N20
cycloneive_lcell_comb \address[11]~20 (
// Equation(s):
// \address[11]~20_combout  = (sprite_y[6] & (\address[10]~19  $ (GND))) # (!sprite_y[6] & (!\address[10]~19  & VCC))
// \address[11]~21  = CARRY((sprite_y[6] & !\address[10]~19 ))

	.dataa(sprite_y[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[10]~19 ),
	.combout(\address[11]~20_combout ),
	.cout(\address[11]~21 ));
// synopsys translate_off
defparam \address[11]~20 .lut_mask = 16'hA50A;
defparam \address[11]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y23_N21
dffeas \address[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\address[11]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[11]),
	.prn(vcc));
// synopsys translate_off
defparam \address[11] .is_wysiwyg = "true";
defparam \address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N22
cycloneive_lcell_comb \address[12]~22 (
// Equation(s):
// \address[12]~22_combout  = \address[11]~21  $ (!sprite_y[7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(sprite_y[7]),
	.cin(\address[11]~21 ),
	.combout(\address[12]~22_combout ),
	.cout());
// synopsys translate_off
defparam \address[12]~22 .lut_mask = 16'hF00F;
defparam \address[12]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y23_N23
dffeas \address[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\address[12]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[12]),
	.prn(vcc));
// synopsys translate_off
defparam \address[12] .is_wysiwyg = "true";
defparam \address[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y25_N0
cycloneive_ram_block \vram|memory_array_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vram|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file = "db/consoleFPGA.ram0_sram_f2cac7dc.hdl.mif";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "sram:vram|altsyncram:memory_array_rtl_0|altsyncram_a971:auto_generated|ALTSYNCRAM";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF7FFFFFFE7FFFFFF81FFFFFFE7FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFF80FFFFFF007FFFFF087FFFFF1C7FFFFF1C7FFFFF087FFFFF007FFFFF007FFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFF7F7FFFFFF7FFFFFFE3FFFFFFE3FFFFFFF7FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFE7FFE97ED7FFE87E13FFC0FF0BFFD5FFABFF94FF29FFA0FF85FFA1FFD5FF2B0090FF4A8142FF4300C27E5200487E0800107C04FF203C047E203C04002038040020180400201804002000040020020600604A0000005D047E20BC847F213E84FF017F48FE12FF02FF40FF8BFFD1FFAFFFF5FFFFFFFFF;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFC00FFFFFC007FFFF8003FFFF8003FFFF8001FFFF8001FFFF8000FFFF0000FFFF0000FFFF0001FFFF0003FFFF0007FFFF8007FFFFE00FFFFFF81FFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFC007FFFF8003FFFF8000FFFF00007FFE00003FFE00001FFC00000FF8000007F8000003F003C003E007F003C01FF007C03FF007C01FF007C01FF00FE00FF00FF000000FF000001FF800001FFC00001FFE00003FFF00003FFF8003FFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFF803FFFFE000FFFFC0003FFF00003FFE00001FF800001FF000001FE000000FE000600FE001F00FE00FF007E00FF807E00FF807E00FF803F00FF803F00FF007F007E007F001C00FF000001FF000001FF800003FF800007FF800007FF80000FFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFF18FFFFFF24FFFFF9249FF938241CBF002400F40024002400240024002400240000002400420029403E029DE04207BFE80017FFFA3C5FFFFE247FFFFFA5FFFFFFA5FFFFFF80FFFFFF18FFFFFF18FFFFFF18FFFFFF81FFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X33_Y25_N0
cycloneive_ram_block \vram|memory_array_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vram|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file = "db/consoleFPGA.ram0_sram_f2cac7dc.hdl.mif";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "sram:vram|altsyncram:memory_array_rtl_0|altsyncram_a971:auto_generated|ALTSYNCRAM";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFE3FFFFFFE3FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFF80FFFFFF80FFFFFF007FFFFF007FFFFF007FFFFF007FFFFF007FFFFF80FFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FF2FFFF4FF2FFFFCFF37FFE8FF17FFE9FF97FFD9FF9BFFD9FF8BFFD1FFCFFFB300CDFFB2004DFFA00007FFF07E0FFFF87E1FFFF8001FFFF8001FFFF8001FFFF8001FFFF8001FFFF8001FFDF8001FBDFC003FBEF8001F7F787E1EFF787E1EFFB07F0DFFE1FF87FFC7FFE3FFDFFFFBFFFFFFFFF;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFF80FFFFFE00FFFFFC00FFFFFE00FFFFFE00FFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFE0FFFFFF00FFFFFF007FFFFF007FFFFF007FFFFF007FFFFF00FFFFFF81FFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFF81FFFFFF00FFFFFE007FFFC00003D80000001800000018000000180000001800000018003C0010807C0103C03C03C3F0000FCFFC003FFFFF00FFFFFF00FFFFFF00FFFFFF01FFFFFF81FFFFFF81FFFFFF81FFFFFF81FFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X33_Y24_N0
cycloneive_ram_block \vram|memory_array_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vram|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file = "db/consoleFPGA.ram0_sram_f2cac7dc.hdl.mif";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "sram:vram|altsyncram:memory_array_rtl_0|altsyncram_a971:auto_generated|ALTSYNCRAM";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000D0000001B000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000018000000080000007B000000660000005C0000000800000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000730000004100000080800000808000000000000000000000000000000000000080800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000808000001C0000001C0000001C0000001C000000800000000080000022000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C00380000814800020044003F007C006200A4004400260055004C005A002900EAFF4300290024013D991C81F0FE0582BDA6BF03B6676D43CFA593C1F581BFC5E581A7E7E5BDA7CFEDBDB7FF49BD92FFD580A3F6F9BD9F22FC42AF6274002FC13C009E00A98094808700290020000400300004000000000;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000010100000000000000FE000005FE400001FF000001FF200001FF800001FFC0000BFF800001FF900003FF800003FF000001FC0000007C800001080000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C000000000800004C0000001FF900003FFC80013FFE40003FFF2000FFFF0004FFFF8000FE7FE403FFDFF003F7FFF427FFFFE00FBFFFC00FDFFFE80FFFFFC007FFFF8001FFFFD008FFFF8000FFFF8000FFFFA0007FFC00003B004000000C00004200000000000000000000000000000000000000000000;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000022000000004000011E0000007F8000087FF00003FFFA0043FFF8001FFFF8003FFDFD007FF6FC007F9FFC007FFF7E807FFFFC017FFFFE017FFFBF403FFFFF003EFFFE003F7EFE803FDDFC003FF3F000BFFFF2001FFFF0001FFFE00003FF88004000000003C0000000000000000000000000000000000000000000000000000000000000003C000000420000005A0000005A2000C15AC300A75A2529575AEA99B35ACD91835AC189037EC0998318C19EB300CD7A143E285819E5981005C3A0000198800000190000005B000000FF000000E6000000420000009B000000180000002400000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y26_N0
cycloneive_ram_block \vram|memory_array_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vram|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file = "db/consoleFPGA.ram0_sram_f2cac7dc.hdl.mif";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "sram:vram|altsyncram:memory_array_rtl_0|altsyncram_a971:auto_generated|ALTSYNCRAM";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000D0000001300000010000000000000000000000000000000000000000000000000000000000000000000000000000000000001800000008000000730000007A0000005400000008000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006300000000000000000000001C0000001C0000001C0000001C0000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000320000004100000080800000808000000000000000000000000000000080000080000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010004800198118000E80B4003900F4007000AC005C001E0073006A007E001C004AFF1200F17EBF0065A48E80317F8083B17D4F82FA3A5FC3E02407C3F100BFC3E53C87C3E50087E7E900B7DBE600F7D5F700A7A4FC01DF43F4A52FC2F0801E81B8001B80FD808A00F40006002400000030000E000000000;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000043E0000010200000001000001010000000080000200400002004000020048000200400004009000040100000303000000C20000001C80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000001FC00000100800002004000040020000400180008000C80100006403018010020020100408000008000010084000201020002048000020040000400200004003000040010000000400008000400F800026E00000300080000020000000000000000000000000000000000000000000;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000001400000000000000080000003500000040C00011801800060000000C000800300004004002000080090480806002028000820000000240400001004000410040000100410001004081020000220480200C0C002000080020001000200020003FC060000003C0004000000000000000000000000000000000000000000000000000000000000000007E0000004200000024000010430800D7812B6DAE8135986A8056104E80720982004198027EC013C26643CD325A0DBA045E205011268800040020000126800000E7000000C300000042000000A6000000E7000000DB000000420000003E00000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y23_N0
cycloneive_ram_block \vram|memory_array_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vram|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file = "db/consoleFPGA.ram0_sram_f2cac7dc.hdl.mif";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "sram:vram|altsyncram:memory_array_rtl_0|altsyncram_a971:auto_generated|ALTSYNCRAM";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8FFFFFFF8FFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFEFFFFFFF98FFFFFFE6FFFFFFBBFFFFFFEFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9CFFFFFF7F7FFFFF7F7FFFFFEBFFFFFFFFFFFFFFFFFFFFFFEBFFFFFF7F7FFFFF7FFFFFFF9CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBEFFFFFF7F7FFFFF7F7FFFFFEBFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFF7FFFFFFFBEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FF97FFEAFF1BFFDE7F9BFFC3FF0BFFBDFF9DFFBDFF39FFABFF15FF65FF96FFB3FFC9FF59814A7EC980937F527E487C4882103D4EFE72BC327E4C381B00D85E1F00D8381F00D8041300C820B6006D0A2700EC5A0081005B043C10DD887F317E8C7F117ED1FE9B7F417E4BFFABFFF7FF9FFFF1FFFFFFFFF;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFC00FFFFF83E7FFFF9FC7FFFF8FF3FFFF8FE1FFFF9FF9FFFF3FFCFFFF3FF8FFFF1FF87FFF1FFCFFFE7FF0FFFE7FE1FFFE2FD3FFFF0BE7FFFFC147FFFFF00FFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFF8003FFFF93C1FFFF0FF0FFFE1FF87FFE7FFC3FFC3FFE9FF87FFF47F9FFFFA3F2FFFFF3E1FC3FE3E7F80FE3CFE00FF387C00FC79FE00FC787E00FE7C3F00F8FE1FFFF8FF2FFFFCFF9FFFF9FF87FFF1FFC3FF39FFE18E03FFF30007FFF801FFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFE3FFFFFFC0FFFFFF081FFFFE2907FFF83F43FFE17FE9FFC5FFF1FF0BFFF1FE2FFFFCFC7FFFF8FCFFF9F87CFFE0FE7CFF00FC7E7F007C3E3F007F3E3F007E3E7F007E3E7F00FF3E7F81FC7F3FE3F87F1FFFF4FF1FFFF9FF3FFFE3FF3FFFC3FF3C3FA7FF8003CFFF80000FFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFA5FFFFFE5A7FFFE4DB27F3E2DB47E4B4DBED2EA0DB057E4CDB327F7CDB3EF2FCFFBF43FCA53FC70CBD70E18B78D185FA7E5FA3FA425FCFFFDAFFFFFF5AFFFFFF98FFFFFFBDFFFFFFE5FFFFFF66FFFFFFFFFFFFFFA5FFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X33_Y22_N0
cycloneive_ram_block \vram|memory_array_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vram|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file = "db/consoleFPGA.ram0_sram_f2cac7dc.hdl.mif";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "sram:vram|altsyncram:memory_array_rtl_0|altsyncram_a971:auto_generated|ALTSYNCRAM";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000001F0000001F000000180000000000000000000000000000000000000000000000000000000000000000000000000000000000018000000180000007F000000770000005C0000001800000018000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000320000004100000000000000808000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000007F000000FF800000FF800000EB800000FF800000FF800000EB8000007F8000007F0000005C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0070001B81D0000B0070002600C4001700480012004800650082002600740084FF6400C77E03005A3DD2000581AE818BA7C380E65A2783EDDBD7C3EE814787EEB97FE3E6BD6FE3E6BD47CBEDBD87D87C80360505BCA0C109BDA08080802041C88191804080160061812E0070000E00300004000000000;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000FE000007F3000003018000030180000600C000060040000600600004003000040038000C0060000C0070000800C0000E0180000783000000E38000003E0000000C00000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF0000030FC000060060000C0030000C00180018000C0030000780200003C060000180C03C00C1807F018181FF018303FF018301FF010701FF030180FF0300C000020060000600700006007800040018001C000C17F80007FF080003C20000000000000000000000000000000000000000000;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'h0000000000000000000140000001C0000007F800000E3F00003807C0017000C001C000C0030000600E00006018000060100060381801F030380FF010180FF81C080FF818080FF808080FF80C0C0FF0180C07E0100C01C0380C000060040000C0040000C0060001800600030003FFFF000403FE00000000000000000000000000000000000000000000000000000000000005A000000660000019980001798C80A9E5AB930D85A9B21CD5BB383815B81C87DDBBE19FDA53F9ABD18BD5D0D66B0B26ABF564E1299487C04A5203001D880000098000000DA000000BD0000008000000024000000E5000000420000007E00000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y24_N0
cycloneive_ram_block \vram|memory_array_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vram|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file = "db/consoleFPGA.ram0_sram_f2cac7dc.hdl.mif";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "sram:vram|altsyncram:memory_array_rtl_0|altsyncram_a971:auto_generated|ALTSYNCRAM";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'h0000000000000000000000000000000000000000080000001800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000008000000180000007E0000001800000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C0000007F0000007F000000EB800000FF800000FF800000EB8000007F000000FF0000001C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000003E0000007F000000FF800000FF800000FF800000FF800000FF800000FF8000007F8000003E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000800088118000E815400000088003C003C0058009A002D0034006200140038FF1800517E8A004000228051008800027F40030C003040040020001800184008001800000008040000003000000002040020420100C043048130C28C80110088001100D8010A00C0008A000400000040000A000000000;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000001FF000003C10000020180000600C0000600C0000600600004002000040030000C0030000C003000080060000800C0000C0080000701800001E30000007E0000000C000000000000000000000000000000000000000000000000000000000000000000000000000001C0000003FF80000603C000060070000C00380018001C00180006003000030060000180400000C0C00000C1800000C30000008300000182000001830000010180000300C0000300C00002006000060030000600180004000C01FC0004FFC00007E00000000000000000000000000000000000000000000;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'h0000000000000000000000000003E00000077C00001C0F00003803C000E0004001800060070000600C0000201800003010000030100000101000001818000018180000081800000C0800000C08000008080000180C0000300C0000200C000060040000C0040001800400018007FFC300003FFE00000000000000000000000000000000000000000000000000000000000003C00000024000000990000025A40023A5A5C66365A6C6E785A1E7C005A003E005A007A007E0058007E001E8042017A30240C5C143E28300500A000001900000018000000180000003C00000024000000A5000000BD000000420000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N8
cycloneive_lcell_comb \palette~25 (
// Equation(s):
// \palette~25_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & (((!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout )))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & 
// ((\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & 
// (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & !\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\palette~25_combout ),
	.cout());
// synopsys translate_off
defparam \palette~25 .lut_mask = 16'h33A4;
defparam \palette~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N18
cycloneive_lcell_comb \palette~26 (
// Equation(s):
// \palette~26_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & 
// !\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & 
// (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & \vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout )))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\palette~26_combout ),
	.cout());
// synopsys translate_off
defparam \palette~26 .lut_mask = 16'h1008;
defparam \palette~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N4
cycloneive_lcell_comb \palette~27 (
// Equation(s):
// \palette~27_combout  = (!\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (\palette~25_combout )) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ((\palette~26_combout )))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\palette~25_combout ),
	.datad(\palette~26_combout ),
	.cin(gnd),
	.combout(\palette~27_combout ),
	.cout());
// synopsys translate_off
defparam \palette~27 .lut_mask = 16'h5140;
defparam \palette~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N16
cycloneive_lcell_comb \palette~14 (
// Equation(s):
// \palette~14_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & (((\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & !\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  $ 
// ((\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\palette~14_combout ),
	.cout());
// synopsys translate_off
defparam \palette~14 .lut_mask = 16'h2F66;
defparam \palette~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N14
cycloneive_lcell_comb \palette~10 (
// Equation(s):
// \palette~10_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & (((!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & \vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  $ 
// (((!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & \vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\palette~10_combout ),
	.cout());
// synopsys translate_off
defparam \palette~10 .lut_mask = 16'h795C;
defparam \palette~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N26
cycloneive_lcell_comb \palette~11 (
// Equation(s):
// \palette~11_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ((!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & 
// ((\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ) # (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\palette~11_combout ),
	.cout());
// synopsys translate_off
defparam \palette~11 .lut_mask = 16'h1998;
defparam \palette~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N16
cycloneive_lcell_comb \palette~12 (
// Equation(s):
// \palette~12_combout  = (!\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & (\palette~10_combout )) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ((!\palette~11_combout )))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datac(\palette~10_combout ),
	.datad(\palette~11_combout ),
	.cin(gnd),
	.combout(\palette~12_combout ),
	.cout());
// synopsys translate_off
defparam \palette~12 .lut_mask = 16'h2031;
defparam \palette~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N26
cycloneive_lcell_comb \palette~132 (
// Equation(s):
// \palette~132_combout  = (\palette~12_combout ) # ((\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & !\palette~14_combout )))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datac(\palette~14_combout ),
	.datad(\palette~12_combout ),
	.cin(gnd),
	.combout(\palette~132_combout ),
	.cout());
// synopsys translate_off
defparam \palette~132 .lut_mask = 16'hFF02;
defparam \palette~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y21_N0
cycloneive_ram_block \vram|memory_array_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vram|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file = "db/consoleFPGA.ram0_sram_f2cac7dc.hdl.mif";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "sram:vram|altsyncram:memory_array_rtl_0|altsyncram_a971:auto_generated|ALTSYNCRAM";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init3 = 2048'h0000000000000000000000000000000000000000080000001800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000008000000180000007E000000180000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000220000000000000080800000000000000000000000000000000000008080000080800000220000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000003E0000007F0000007F000000FF800000FF800000FF800000FF800000FF8000007F8000003E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180018001581E00000810400210084000100800041008200410042000200400082FF0100817E91000500A0810124808102FF408202014042003C00420000000400000024000000200000001800000018010000140380C02000FF00020080004100812080008000009000010040002000500008000000000;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000001FF000003FF0000030380000701C0000701C0000600E00006006000060070000E0070000E0070000C00E0000C01C0000F03800007C3800001FF0000007E0000000C000000000000000000000000000000000000000000000000000000000000000000000000000001C0000003FF800007FFC0000700F0000E0078001C003C001C001E0038000F0070000780700001C0E03C01C1C07F01C381FF018383FF038301FF038381FF0301C0FF0700E0000700F00006007000060038000E001C00FC000E7FFC0007FFC00007E00000000000000000000000000000000000000000000;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'h0000000000000000000000000003E0000007FC00001F7F00003C0FC000F801C001E000E007C000E00F0000601C000070180060701801F030180FF038180FF8381C0FF8181C0FF81C0C0FF81C0C0FF0180C07E0380C01C0700E0000E00E0000E0060001C00600038007FC078007FFFF00003FFE00000000000000000000000000000000000000000000000000000000000003C000000A50000005A0000055AA002855AA167C95A13EF075AE0FFB35ACDFF835AC1F3037E40C3837EC1CF630286F8317E8C1C1D7EB8300742E000015A8000005A0000005B000000FE00000027000000A5000000BD0000005A0000004200000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N20
cycloneive_lcell_comb \palette~21 (
// Equation(s):
// \palette~21_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (((\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout )))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & 
// !\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout )))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\palette~21_combout ),
	.cout());
// synopsys translate_off
defparam \palette~21 .lut_mask = 16'hCC1C;
defparam \palette~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N30
cycloneive_lcell_comb \palette~22 (
// Equation(s):
// \palette~22_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (((!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout )))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & 
// (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & \vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout )))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\palette~22_combout ),
	.cout());
// synopsys translate_off
defparam \palette~22 .lut_mask = 16'h02CC;
defparam \palette~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N0
cycloneive_lcell_comb \palette~143 (
// Equation(s):
// \palette~143_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (((\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout )) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  $ 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\palette~143_combout ),
	.cout());
// synopsys translate_off
defparam \palette~143 .lut_mask = 16'hEA32;
defparam \palette~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N18
cycloneive_lcell_comb \palette~144 (
// Equation(s):
// \palette~144_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & (((\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout )))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & 
// ((\palette~143_combout ) # (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  $ (!\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datad(\palette~143_combout ),
	.cin(gnd),
	.combout(\palette~144_combout ),
	.cout());
// synopsys translate_off
defparam \palette~144 .lut_mask = 16'hF5E1;
defparam \palette~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N8
cycloneive_lcell_comb \palette~23 (
// Equation(s):
// \palette~23_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ((\palette~144_combout  & ((!\palette~22_combout ))) # (!\palette~144_combout  & (\palette~21_combout )))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & (((\palette~144_combout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(\palette~21_combout ),
	.datac(\palette~22_combout ),
	.datad(\palette~144_combout ),
	.cin(gnd),
	.combout(\palette~23_combout ),
	.cout());
// synopsys translate_off
defparam \palette~23 .lut_mask = 16'h5F88;
defparam \palette~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N6
cycloneive_lcell_comb \palette~19 (
// Equation(s):
// \palette~19_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  $ 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\palette~19_combout ),
	.cout());
// synopsys translate_off
defparam \palette~19 .lut_mask = 16'h8890;
defparam \palette~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N22
cycloneive_lcell_comb \palette~15 (
// Equation(s):
// \palette~15_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ) # 
// (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\palette~15_combout ),
	.cout());
// synopsys translate_off
defparam \palette~15 .lut_mask = 16'h00E0;
defparam \palette~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N4
cycloneive_lcell_comb \palette~16 (
// Equation(s):
// \palette~16_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ((!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ) # 
// ((!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & \vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\palette~16_combout ),
	.cout());
// synopsys translate_off
defparam \palette~16 .lut_mask = 16'h317C;
defparam \palette~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N10
cycloneive_lcell_comb \palette~17 (
// Equation(s):
// \palette~17_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & (((\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout )))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & 
// ((\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ) # ((!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & \vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\palette~17_combout ),
	.cout());
// synopsys translate_off
defparam \palette~17 .lut_mask = 16'hF5B0;
defparam \palette~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N28
cycloneive_lcell_comb \palette~18 (
// Equation(s):
// \palette~18_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout )) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & 
// ((\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & (!\palette~16_combout )) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ((\palette~17_combout )))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(\palette~16_combout ),
	.datad(\palette~17_combout ),
	.cin(gnd),
	.combout(\palette~18_combout ),
	.cout());
// synopsys translate_off
defparam \palette~18 .lut_mask = 16'h9D8C;
defparam \palette~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N6
cycloneive_lcell_comb \palette~20 (
// Equation(s):
// \palette~20_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ((\palette~18_combout  & (!\palette~19_combout )) # (!\palette~18_combout  & ((\palette~15_combout ))))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & (((\palette~18_combout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(\palette~19_combout ),
	.datac(\palette~15_combout ),
	.datad(\palette~18_combout ),
	.cin(gnd),
	.combout(\palette~20_combout ),
	.cout());
// synopsys translate_off
defparam \palette~20 .lut_mask = 16'h77A0;
defparam \palette~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N2
cycloneive_lcell_comb \palette~24 (
// Equation(s):
// \palette~24_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ) # ((\palette~20_combout )))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & (\palette~23_combout )))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datac(\palette~23_combout ),
	.datad(\palette~20_combout ),
	.cin(gnd),
	.combout(\palette~24_combout ),
	.cout());
// synopsys translate_off
defparam \palette~24 .lut_mask = 16'hBA98;
defparam \palette~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N24
cycloneive_lcell_comb \palette~28 (
// Equation(s):
// \palette~28_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & ((\palette~24_combout  & (\palette~27_combout )) # (!\palette~24_combout  & ((\palette~132_combout ))))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & (((\palette~24_combout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datab(\palette~27_combout ),
	.datac(\palette~132_combout ),
	.datad(\palette~24_combout ),
	.cin(gnd),
	.combout(\palette~28_combout ),
	.cout());
// synopsys translate_off
defparam \palette~28 .lut_mask = 16'hDDA0;
defparam \palette~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N12
cycloneive_lcell_comb \colour~3 (
// Equation(s):
// \colour~3_combout  = (\colour[2]~2_combout  & \palette~28_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\colour[2]~2_combout ),
	.datad(\palette~28_combout ),
	.cin(gnd),
	.combout(\colour~3_combout ),
	.cout());
// synopsys translate_off
defparam \colour~3 .lut_mask = 16'hF000;
defparam \colour~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N13
dffeas \colour[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\colour~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(colour[9]),
	.prn(vcc));
// synopsys translate_off
defparam \colour[9] .is_wysiwyg = "true";
defparam \colour[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N24
cycloneive_lcell_comb \VGA_R[0]~reg0feeder (
// Equation(s):
// \VGA_R[0]~reg0feeder_combout  = colour[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(colour[9]),
	.cin(gnd),
	.combout(\VGA_R[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_R[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \VGA_R[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N25
dffeas \VGA_R[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VGA_R[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[0]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N2
cycloneive_lcell_comb \palette~45 (
// Equation(s):
// \palette~45_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & (((\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ) # (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  $ 
// (((!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & \vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\palette~45_combout ),
	.cout());
// synopsys translate_off
defparam \palette~45 .lut_mask = 16'hEBF2;
defparam \palette~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N0
cycloneive_lcell_comb \palette~46 (
// Equation(s):
// \palette~46_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ) # ((\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ) # (\palette~45_combout ))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(gnd),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datad(\palette~45_combout ),
	.cin(gnd),
	.combout(\palette~46_combout ),
	.cout());
// synopsys translate_off
defparam \palette~46 .lut_mask = 16'hFFFA;
defparam \palette~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N20
cycloneive_lcell_comb \palette~33 (
// Equation(s):
// \palette~33_combout  = (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & !\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\palette~33_combout ),
	.cout());
// synopsys translate_off
defparam \palette~33 .lut_mask = 16'h000F;
defparam \palette~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N0
cycloneive_lcell_comb \palette~29 (
// Equation(s):
// \palette~29_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  $ 
// (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\palette~29_combout ),
	.cout());
// synopsys translate_off
defparam \palette~29 .lut_mask = 16'hA048;
defparam \palette~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N14
cycloneive_lcell_comb \palette~30 (
// Equation(s):
// \palette~30_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & (((!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  $ (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\palette~30_combout ),
	.cout());
// synopsys translate_off
defparam \palette~30 .lut_mask = 16'h773C;
defparam \palette~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N0
cycloneive_lcell_comb \palette~31 (
// Equation(s):
// \palette~31_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ((!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout )))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & \vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\palette~31_combout ),
	.cout());
// synopsys translate_off
defparam \palette~31 .lut_mask = 16'h42C0;
defparam \palette~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N18
cycloneive_lcell_comb \palette~32 (
// Equation(s):
// \palette~32_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ) # ((\palette~30_combout )))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ((\palette~31_combout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(\palette~30_combout ),
	.datad(\palette~31_combout ),
	.cin(gnd),
	.combout(\palette~32_combout ),
	.cout());
// synopsys translate_off
defparam \palette~32 .lut_mask = 16'hB9A8;
defparam \palette~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N4
cycloneive_lcell_comb \palette~34 (
// Equation(s):
// \palette~34_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ((\palette~32_combout  & (\palette~33_combout )) # (!\palette~32_combout  & ((\palette~29_combout ))))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & (((\palette~32_combout ))))

	.dataa(\palette~33_combout ),
	.datab(\palette~29_combout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datad(\palette~32_combout ),
	.cin(gnd),
	.combout(\palette~34_combout ),
	.cout());
// synopsys translate_off
defparam \palette~34 .lut_mask = 16'hAFC0;
defparam \palette~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N22
cycloneive_lcell_comb \palette~41 (
// Equation(s):
// \palette~41_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & 
// !\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\palette~41_combout ),
	.cout());
// synopsys translate_off
defparam \palette~41 .lut_mask = 16'h3160;
defparam \palette~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N28
cycloneive_lcell_comb \palette~42 (
// Equation(s):
// \palette~42_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & !\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout )))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\palette~42_combout ),
	.cout());
// synopsys translate_off
defparam \palette~42 .lut_mask = 16'hCA2A;
defparam \palette~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N10
cycloneive_lcell_comb \palette~43 (
// Equation(s):
// \palette~43_combout  = ((\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & (\palette~41_combout )) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ((!\palette~42_combout )))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout )

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(\palette~41_combout ),
	.datad(\palette~42_combout ),
	.cin(gnd),
	.combout(\palette~43_combout ),
	.cout());
// synopsys translate_off
defparam \palette~43 .lut_mask = 16'hB3F7;
defparam \palette~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N26
cycloneive_lcell_comb \palette~35 (
// Equation(s):
// \palette~35_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ) # ((\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ) # 
// (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\palette~35_combout ),
	.cout());
// synopsys translate_off
defparam \palette~35 .lut_mask = 16'hFFE0;
defparam \palette~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N30
cycloneive_lcell_comb \palette~39 (
// Equation(s):
// \palette~39_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ((!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ) # (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\palette~39_combout ),
	.cout());
// synopsys translate_off
defparam \palette~39 .lut_mask = 16'h5E00;
defparam \palette~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N8
cycloneive_lcell_comb \palette~36 (
// Equation(s):
// \palette~36_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & !\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ))

	.dataa(gnd),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\palette~36_combout ),
	.cout());
// synopsys translate_off
defparam \palette~36 .lut_mask = 16'h00C0;
defparam \palette~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N2
cycloneive_lcell_comb \palette~37 (
// Equation(s):
// \palette~37_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & (((!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & 
// ((\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ) # ((\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & !\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\palette~37_combout ),
	.cout());
// synopsys translate_off
defparam \palette~37 .lut_mask = 16'h5F0E;
defparam \palette~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N12
cycloneive_lcell_comb \palette~38 (
// Equation(s):
// \palette~38_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout )) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & 
// ((\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & (\palette~36_combout )) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ((\palette~37_combout )))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(\palette~36_combout ),
	.datad(\palette~37_combout ),
	.cin(gnd),
	.combout(\palette~38_combout ),
	.cout());
// synopsys translate_off
defparam \palette~38 .lut_mask = 16'hD9C8;
defparam \palette~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N16
cycloneive_lcell_comb \palette~40 (
// Equation(s):
// \palette~40_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ((\palette~38_combout  & ((!\palette~39_combout ))) # (!\palette~38_combout  & (\palette~35_combout )))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & (((\palette~38_combout ))))

	.dataa(\palette~35_combout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(\palette~39_combout ),
	.datad(\palette~38_combout ),
	.cin(gnd),
	.combout(\palette~40_combout ),
	.cout());
// synopsys translate_off
defparam \palette~40 .lut_mask = 16'h3F88;
defparam \palette~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N20
cycloneive_lcell_comb \palette~44 (
// Equation(s):
// \palette~44_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & (((\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout )))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & 
// ((\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ((\palette~40_combout ))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & (\palette~43_combout ))))

	.dataa(\palette~43_combout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datad(\palette~40_combout ),
	.cin(gnd),
	.combout(\palette~44_combout ),
	.cout());
// synopsys translate_off
defparam \palette~44 .lut_mask = 16'hF2C2;
defparam \palette~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N6
cycloneive_lcell_comb \palette~47 (
// Equation(s):
// \palette~47_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & ((\palette~44_combout  & (!\palette~46_combout )) # (!\palette~44_combout  & ((\palette~34_combout ))))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & (((\palette~44_combout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datab(\palette~46_combout ),
	.datac(\palette~34_combout ),
	.datad(\palette~44_combout ),
	.cin(gnd),
	.combout(\palette~47_combout ),
	.cout());
// synopsys translate_off
defparam \palette~47 .lut_mask = 16'h77A0;
defparam \palette~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N24
cycloneive_lcell_comb \colour~4 (
// Equation(s):
// \colour~4_combout  = (\colour[2]~2_combout  & \palette~47_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\colour[2]~2_combout ),
	.datad(\palette~47_combout ),
	.cin(gnd),
	.combout(\colour~4_combout ),
	.cout());
// synopsys translate_off
defparam \colour~4 .lut_mask = 16'hF000;
defparam \colour~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N25
dffeas \colour[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\colour~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(colour[10]),
	.prn(vcc));
// synopsys translate_off
defparam \colour[10] .is_wysiwyg = "true";
defparam \colour[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N0
cycloneive_lcell_comb \VGA_R[1]~reg0feeder (
// Equation(s):
// \VGA_R[1]~reg0feeder_combout  = colour[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(colour[10]),
	.cin(gnd),
	.combout(\VGA_R[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_R[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \VGA_R[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N1
dffeas \VGA_R[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VGA_R[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[1]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N30
cycloneive_lcell_comb \palette~54 (
// Equation(s):
// \palette~54_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ) # ((\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ) # ((\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & 
// \vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout )))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\palette~54_combout ),
	.cout());
// synopsys translate_off
defparam \palette~54 .lut_mask = 16'hFEEE;
defparam \palette~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N12
cycloneive_lcell_comb \palette~55 (
// Equation(s):
// \palette~55_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & (!\palette~29_combout  & ((!\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout )))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & (((\palette~54_combout ) # (\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datab(\palette~29_combout ),
	.datac(\palette~54_combout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\palette~55_combout ),
	.cout());
// synopsys translate_off
defparam \palette~55 .lut_mask = 16'h5572;
defparam \palette~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N30
cycloneive_lcell_comb \palette~49 (
// Equation(s):
// \palette~49_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ) # ((\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ) # 
// (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\palette~49_combout ),
	.cout());
// synopsys translate_off
defparam \palette~49 .lut_mask = 16'hFE00;
defparam \palette~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N12
cycloneive_lcell_comb \palette~50 (
// Equation(s):
// \palette~50_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ) # ((!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & \vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datab(gnd),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\palette~50_combout ),
	.cout());
// synopsys translate_off
defparam \palette~50 .lut_mask = 16'hF5F0;
defparam \palette~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N6
cycloneive_lcell_comb \palette~51 (
// Equation(s):
// \palette~51_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ((\palette~50_combout  & ((!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ))) # (!\palette~50_combout  & 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout )))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & 
// ((\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ) # (\palette~50_combout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datad(\palette~50_combout ),
	.cin(gnd),
	.combout(\palette~51_combout ),
	.cout());
// synopsys translate_off
defparam \palette~51 .lut_mask = 16'h1D54;
defparam \palette~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N30
cycloneive_lcell_comb \palette~52 (
// Equation(s):
// \palette~52_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ((\palette~51_combout )))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & (\palette~49_combout )))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datac(\palette~49_combout ),
	.datad(\palette~51_combout ),
	.cin(gnd),
	.combout(\palette~52_combout ),
	.cout());
// synopsys translate_off
defparam \palette~52 .lut_mask = 16'h6240;
defparam \palette~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N24
cycloneive_lcell_comb \palette~48 (
// Equation(s):
// \palette~48_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & !\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\palette~48_combout ),
	.cout());
// synopsys translate_off
defparam \palette~48 .lut_mask = 16'h00F0;
defparam \palette~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N24
cycloneive_lcell_comb \palette~53 (
// Equation(s):
// \palette~53_combout  = (!\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & (\palette~52_combout  $ (\palette~48_combout ))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ((\palette~48_combout ) # (!\palette~52_combout )))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datac(\palette~52_combout ),
	.datad(\palette~48_combout ),
	.cin(gnd),
	.combout(\palette~53_combout ),
	.cout());
// synopsys translate_off
defparam \palette~53 .lut_mask = 16'h1321;
defparam \palette~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N28
cycloneive_lcell_comb \colour~5 (
// Equation(s):
// \colour~5_combout  = (\colour[2]~2_combout  & ((\palette~53_combout ) # ((!\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & \palette~55_combout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(\colour[2]~2_combout ),
	.datac(\palette~55_combout ),
	.datad(\palette~53_combout ),
	.cin(gnd),
	.combout(\colour~5_combout ),
	.cout());
// synopsys translate_off
defparam \colour~5 .lut_mask = 16'hCC40;
defparam \colour~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N29
dffeas \colour[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\colour~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(colour[11]),
	.prn(vcc));
// synopsys translate_off
defparam \colour[11] .is_wysiwyg = "true";
defparam \colour[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N20
cycloneive_lcell_comb \VGA_R[2]~reg0feeder (
// Equation(s):
// \VGA_R[2]~reg0feeder_combout  = colour[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(colour[11]),
	.cin(gnd),
	.combout(\VGA_R[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_R[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \VGA_R[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N21
dffeas \VGA_R[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VGA_R[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[2]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N30
cycloneive_lcell_comb \palette~70 (
// Equation(s):
// \palette~70_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  $ (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout )))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & 
// \vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout )))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\palette~70_combout ),
	.cout());
// synopsys translate_off
defparam \palette~70 .lut_mask = 16'hA40A;
defparam \palette~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N14
cycloneive_lcell_comb \palette~68 (
// Equation(s):
// \palette~68_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ) # ((!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & 
// \vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\palette~68_combout ),
	.cout());
// synopsys translate_off
defparam \palette~68 .lut_mask = 16'h2F24;
defparam \palette~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N0
cycloneive_lcell_comb \palette~67 (
// Equation(s):
// \palette~67_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  $ (((\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & 
// ((\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\palette~67_combout ),
	.cout());
// synopsys translate_off
defparam \palette~67 .lut_mask = 16'h4DB0;
defparam \palette~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N12
cycloneive_lcell_comb \palette~69 (
// Equation(s):
// \palette~69_combout  = (!\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & ((\palette~67_combout ))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & (\palette~68_combout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datac(\palette~68_combout ),
	.datad(\palette~67_combout ),
	.cin(gnd),
	.combout(\palette~69_combout ),
	.cout());
// synopsys translate_off
defparam \palette~69 .lut_mask = 16'h5410;
defparam \palette~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N26
cycloneive_lcell_comb \palette~71 (
// Equation(s):
// \palette~71_combout  = (\palette~69_combout ) # ((\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & \palette~70_combout )))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datac(\palette~70_combout ),
	.datad(\palette~69_combout ),
	.cin(gnd),
	.combout(\palette~71_combout ),
	.cout());
// synopsys translate_off
defparam \palette~71 .lut_mask = 16'hFF20;
defparam \palette~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N30
cycloneive_lcell_comb \palette~64 (
// Equation(s):
// \palette~64_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ) # ((\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ) # 
// (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\palette~64_combout ),
	.cout());
// synopsys translate_off
defparam \palette~64 .lut_mask = 16'hFFA8;
defparam \palette~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N28
cycloneive_lcell_comb \palette~63 (
// Equation(s):
// \palette~63_combout  = (!\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ) # ((\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & 
// \vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\palette~63_combout ),
	.cout());
// synopsys translate_off
defparam \palette~63 .lut_mask = 16'h5450;
defparam \palette~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N4
cycloneive_lcell_comb \palette~65 (
// Equation(s):
// \palette~65_combout  = ((\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & (!\palette~64_combout )) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & ((!\palette~63_combout )))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout )

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datac(\palette~64_combout ),
	.datad(\palette~63_combout ),
	.cin(gnd),
	.combout(\palette~65_combout ),
	.cout());
// synopsys translate_off
defparam \palette~65 .lut_mask = 16'h5D7F;
defparam \palette~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N8
cycloneive_lcell_comb \palette~61 (
// Equation(s):
// \palette~61_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout )) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout )))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\palette~61_combout ),
	.cout());
// synopsys translate_off
defparam \palette~61 .lut_mask = 16'h8A80;
defparam \palette~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N0
cycloneive_lcell_comb \palette~58 (
// Equation(s):
// \palette~58_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & !\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(gnd),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\palette~58_combout ),
	.cout());
// synopsys translate_off
defparam \palette~58 .lut_mask = 16'h0022;
defparam \palette~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N20
cycloneive_lcell_comb \palette~59 (
// Equation(s):
// \palette~59_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ) # 
// (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\palette~59_combout ),
	.cout());
// synopsys translate_off
defparam \palette~59 .lut_mask = 16'hC080;
defparam \palette~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N6
cycloneive_lcell_comb \palette~60 (
// Equation(s):
// \palette~60_combout  = (!\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & \palette~59_combout ))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(gnd),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\palette~59_combout ),
	.cin(gnd),
	.combout(\palette~60_combout ),
	.cout());
// synopsys translate_off
defparam \palette~60 .lut_mask = 16'h0500;
defparam \palette~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N18
cycloneive_lcell_comb \palette~62 (
// Equation(s):
// \palette~62_combout  = (\palette~58_combout ) # ((\palette~60_combout ) # ((!\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & \palette~61_combout )))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(\palette~61_combout ),
	.datac(\palette~58_combout ),
	.datad(\palette~60_combout ),
	.cin(gnd),
	.combout(\palette~62_combout ),
	.cout());
// synopsys translate_off
defparam \palette~62 .lut_mask = 16'hFFF4;
defparam \palette~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N22
cycloneive_lcell_comb \palette~66 (
// Equation(s):
// \palette~66_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ) # ((\palette~62_combout )))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & (\palette~65_combout )))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(\palette~65_combout ),
	.datad(\palette~62_combout ),
	.cin(gnd),
	.combout(\palette~66_combout ),
	.cout());
// synopsys translate_off
defparam \palette~66 .lut_mask = 16'hBA98;
defparam \palette~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N16
cycloneive_lcell_comb \palette~56 (
// Equation(s):
// \palette~56_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  $ (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ) # 
// (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\palette~56_combout ),
	.cout());
// synopsys translate_off
defparam \palette~56 .lut_mask = 16'h5EA0;
defparam \palette~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N18
cycloneive_lcell_comb \palette~7 (
// Equation(s):
// \palette~7_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  $ 
// (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & 
// ((\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ) # (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\palette~7_combout ),
	.cout());
// synopsys translate_off
defparam \palette~7 .lut_mask = 16'h5428;
defparam \palette~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N10
cycloneive_lcell_comb \palette~134 (
// Equation(s):
// \palette~134_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & \palette~7_combout ))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(gnd),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(\palette~7_combout ),
	.cin(gnd),
	.combout(\palette~134_combout ),
	.cout());
// synopsys translate_off
defparam \palette~134 .lut_mask = 16'hA000;
defparam \palette~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N2
cycloneive_lcell_comb \palette~57 (
// Equation(s):
// \palette~57_combout  = (\palette~134_combout ) # ((!\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & !\palette~56_combout )))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(\palette~56_combout ),
	.datad(\palette~134_combout ),
	.cin(gnd),
	.combout(\palette~57_combout ),
	.cout());
// synopsys translate_off
defparam \palette~57 .lut_mask = 16'hFF01;
defparam \palette~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N16
cycloneive_lcell_comb \palette~72 (
// Equation(s):
// \palette~72_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ((\palette~66_combout  & (\palette~71_combout )) # (!\palette~66_combout  & ((\palette~57_combout ))))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & (((\palette~66_combout ))))

	.dataa(\palette~71_combout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(\palette~66_combout ),
	.datad(\palette~57_combout ),
	.cin(gnd),
	.combout(\palette~72_combout ),
	.cout());
// synopsys translate_off
defparam \palette~72 .lut_mask = 16'hBCB0;
defparam \palette~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N24
cycloneive_lcell_comb \colour~6 (
// Equation(s):
// \colour~6_combout  = (\colour[2]~2_combout  & \palette~72_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\colour[2]~2_combout ),
	.datad(\palette~72_combout ),
	.cin(gnd),
	.combout(\colour~6_combout ),
	.cout());
// synopsys translate_off
defparam \colour~6 .lut_mask = 16'hF000;
defparam \colour~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N25
dffeas \colour[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\colour~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(colour[5]),
	.prn(vcc));
// synopsys translate_off
defparam \colour[5] .is_wysiwyg = "true";
defparam \colour[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N0
cycloneive_lcell_comb \VGA_G[0]~reg0feeder (
// Equation(s):
// \VGA_G[0]~reg0feeder_combout  = colour[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(colour[5]),
	.cin(gnd),
	.combout(\VGA_G[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_G[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \VGA_G[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N1
dffeas \VGA_G[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VGA_G[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[0]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N22
cycloneive_lcell_comb \palette~80 (
// Equation(s):
// \palette~80_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  $ (((\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & 
// ((\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\palette~80_combout ),
	.cout());
// synopsys translate_off
defparam \palette~80 .lut_mask = 16'h4DA2;
defparam \palette~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N0
cycloneive_lcell_comb \palette~81 (
// Equation(s):
// \palette~81_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  $ 
// (\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\palette~81_combout ),
	.cout());
// synopsys translate_off
defparam \palette~81 .lut_mask = 16'h2080;
defparam \palette~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N6
cycloneive_lcell_comb \palette~82 (
// Equation(s):
// \palette~82_combout  = (!\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & (\palette~80_combout )) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ((\palette~81_combout )))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datac(\palette~80_combout ),
	.datad(\palette~81_combout ),
	.cin(gnd),
	.combout(\palette~82_combout ),
	.cout());
// synopsys translate_off
defparam \palette~82 .lut_mask = 16'h5140;
defparam \palette~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N2
cycloneive_lcell_comb \palette~133 (
// Equation(s):
// \palette~133_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ) # ((!\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ) # (!\palette~49_combout ))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(gnd),
	.datac(\palette~49_combout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\palette~133_combout ),
	.cout());
// synopsys translate_off
defparam \palette~133 .lut_mask = 16'hAFFF;
defparam \palette~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N4
cycloneive_lcell_comb \palette~13 (
// Equation(s):
// \palette~13_combout  = (!\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & \vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\palette~13_combout ),
	.cout());
// synopsys translate_off
defparam \palette~13 .lut_mask = 16'h0F00;
defparam \palette~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N14
cycloneive_lcell_comb \palette~78 (
// Equation(s):
// \palette~78_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & (\palette~13_combout  & \vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout 
// )))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datac(\palette~13_combout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\palette~78_combout ),
	.cout());
// synopsys translate_off
defparam \palette~78 .lut_mask = 16'h8000;
defparam \palette~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N8
cycloneive_lcell_comb \palette~73 (
// Equation(s):
// \palette~73_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  $ (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout )))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & 
// \vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\palette~73_combout ),
	.cout());
// synopsys translate_off
defparam \palette~73 .lut_mask = 16'h4FA4;
defparam \palette~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N26
cycloneive_lcell_comb \palette~76 (
// Equation(s):
// \palette~76_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\palette~76_combout ),
	.cout());
// synopsys translate_off
defparam \palette~76 .lut_mask = 16'hA202;
defparam \palette~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N10
cycloneive_lcell_comb \palette~74 (
// Equation(s):
// \palette~74_combout  = (!\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & 
// !\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\palette~74_combout ),
	.cout());
// synopsys translate_off
defparam \palette~74 .lut_mask = 16'h2032;
defparam \palette~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N12
cycloneive_lcell_comb \palette~75 (
// Equation(s):
// \palette~75_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  $ (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )) # 
// (!\palette~74_combout ))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & (((\palette~74_combout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\palette~74_combout ),
	.cin(gnd),
	.combout(\palette~75_combout ),
	.cout());
// synopsys translate_off
defparam \palette~75 .lut_mask = 16'hD7AA;
defparam \palette~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N16
cycloneive_lcell_comb \palette~77 (
// Equation(s):
// \palette~77_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ((\palette~75_combout  & ((!\palette~76_combout ))) # (!\palette~75_combout  & (!\palette~73_combout )))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & (((\palette~75_combout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(\palette~73_combout ),
	.datac(\palette~76_combout ),
	.datad(\palette~75_combout ),
	.cin(gnd),
	.combout(\palette~77_combout ),
	.cout());
// synopsys translate_off
defparam \palette~77 .lut_mask = 16'h5F22;
defparam \palette~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N24
cycloneive_lcell_comb \palette~79 (
// Equation(s):
// \palette~79_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout )) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & 
// ((\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ((\palette~77_combout ))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & (!\palette~78_combout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(\palette~78_combout ),
	.datad(\palette~77_combout ),
	.cin(gnd),
	.combout(\palette~79_combout ),
	.cout());
// synopsys translate_off
defparam \palette~79 .lut_mask = 16'hCD89;
defparam \palette~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N28
cycloneive_lcell_comb \palette~83 (
// Equation(s):
// \palette~83_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & ((\palette~79_combout  & (\palette~82_combout )) # (!\palette~79_combout  & ((!\palette~133_combout ))))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & (((\palette~79_combout ))))

	.dataa(\palette~82_combout ),
	.datab(\palette~133_combout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datad(\palette~79_combout ),
	.cin(gnd),
	.combout(\palette~83_combout ),
	.cout());
// synopsys translate_off
defparam \palette~83 .lut_mask = 16'hAF30;
defparam \palette~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N18
cycloneive_lcell_comb \colour~7 (
// Equation(s):
// \colour~7_combout  = (\colour[2]~2_combout  & \palette~83_combout )

	.dataa(gnd),
	.datab(\colour[2]~2_combout ),
	.datac(gnd),
	.datad(\palette~83_combout ),
	.cin(gnd),
	.combout(\colour~7_combout ),
	.cout());
// synopsys translate_off
defparam \colour~7 .lut_mask = 16'hCC00;
defparam \colour~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N19
dffeas \colour[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\colour~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(colour[6]),
	.prn(vcc));
// synopsys translate_off
defparam \colour[6] .is_wysiwyg = "true";
defparam \colour[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N20
cycloneive_lcell_comb \VGA_G[1]~reg0feeder (
// Equation(s):
// \VGA_G[1]~reg0feeder_combout  = colour[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(colour[6]),
	.cin(gnd),
	.combout(\VGA_G[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_G[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \VGA_G[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N21
dffeas \VGA_G[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VGA_G[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[1]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N28
cycloneive_lcell_comb \palette~84 (
// Equation(s):
// \palette~84_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\palette~84_combout ),
	.cout());
// synopsys translate_off
defparam \palette~84 .lut_mask = 16'h80C0;
defparam \palette~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N22
cycloneive_lcell_comb \palette~85 (
// Equation(s):
// \palette~85_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & (((\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & !\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout )) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\palette~85_combout ),
	.cout());
// synopsys translate_off
defparam \palette~85 .lut_mask = 16'h37B2;
defparam \palette~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N2
cycloneive_lcell_comb \palette~141 (
// Equation(s):
// \palette~141_combout  = (((!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & !\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout )) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout )

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\palette~141_combout ),
	.cout());
// synopsys translate_off
defparam \palette~141 .lut_mask = 16'h1FFF;
defparam \palette~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N12
cycloneive_lcell_comb \palette~142 (
// Equation(s):
// \palette~142_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & (((\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout )))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & 
// ((\palette~141_combout ) # ((\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & !\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\palette~141_combout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\palette~142_combout ),
	.cout());
// synopsys translate_off
defparam \palette~142 .lut_mask = 16'hF0CE;
defparam \palette~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N26
cycloneive_lcell_comb \palette~86 (
// Equation(s):
// \palette~86_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ((\palette~142_combout  & ((!\palette~85_combout ))) # (!\palette~142_combout  & (!\palette~84_combout )))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & (((\palette~142_combout ))))

	.dataa(\palette~84_combout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datac(\palette~85_combout ),
	.datad(\palette~142_combout ),
	.cin(gnd),
	.combout(\palette~86_combout ),
	.cout());
// synopsys translate_off
defparam \palette~86 .lut_mask = 16'h3F44;
defparam \palette~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N10
cycloneive_lcell_comb \colour~8 (
// Equation(s):
// \colour~8_combout  = (!\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & (\colour[2]~2_combout  & ((\palette~86_combout ) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datac(\palette~86_combout ),
	.datad(\colour[2]~2_combout ),
	.cin(gnd),
	.combout(\colour~8_combout ),
	.cout());
// synopsys translate_off
defparam \colour~8 .lut_mask = 16'h5100;
defparam \colour~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N11
dffeas \colour[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\colour~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(colour[7]),
	.prn(vcc));
// synopsys translate_off
defparam \colour[7] .is_wysiwyg = "true";
defparam \colour[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N2
cycloneive_lcell_comb \VGA_G[2]~reg0feeder (
// Equation(s):
// \VGA_G[2]~reg0feeder_combout  = colour[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(colour[7]),
	.cin(gnd),
	.combout(\VGA_G[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_G[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \VGA_G[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N3
dffeas \VGA_G[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VGA_G[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[2]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N8
cycloneive_lcell_comb \palette~105 (
// Equation(s):
// \palette~105_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout )) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ((!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & 
// (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\palette~105_combout ),
	.cout());
// synopsys translate_off
defparam \palette~105 .lut_mask = 16'h2B70;
defparam \palette~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N2
cycloneive_lcell_comb \palette~106 (
// Equation(s):
// \palette~106_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  $ (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  $ 
// (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & 
// ((\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\palette~106_combout ),
	.cout());
// synopsys translate_off
defparam \palette~106 .lut_mask = 16'hA748;
defparam \palette~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N16
cycloneive_lcell_comb \palette~107 (
// Equation(s):
// \palette~107_combout  = (!\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ((!\palette~106_combout ))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & (\palette~105_combout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(\palette~105_combout ),
	.datad(\palette~106_combout ),
	.cin(gnd),
	.combout(\palette~107_combout ),
	.cout());
// synopsys translate_off
defparam \palette~107 .lut_mask = 16'h1054;
defparam \palette~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N2
cycloneive_lcell_comb \palette~98 (
// Equation(s):
// \palette~98_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & 
// !\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout )) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  $ 
// (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ))))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & 
// (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  $ (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\palette~98_combout ),
	.cout());
// synopsys translate_off
defparam \palette~98 .lut_mask = 16'h1628;
defparam \palette~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N26
cycloneive_lcell_comb \palette~102 (
// Equation(s):
// \palette~102_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ) # ((\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ) # ((!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & 
// \vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\palette~102_combout ),
	.cout());
// synopsys translate_off
defparam \palette~102 .lut_mask = 16'hFFBA;
defparam \palette~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N4
cycloneive_lcell_comb \palette~99 (
// Equation(s):
// \palette~99_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  $ (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout )))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  $ (((!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & 
// \vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout )))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\palette~99_combout ),
	.cout());
// synopsys translate_off
defparam \palette~99 .lut_mask = 16'hC39A;
defparam \palette~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N6
cycloneive_lcell_comb \palette~100 (
// Equation(s):
// \palette~100_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  $ 
// (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & 
// \vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout )))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & 
// (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & \vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout )))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\palette~100_combout ),
	.cout());
// synopsys translate_off
defparam \palette~100 .lut_mask = 16'h6880;
defparam \palette~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N20
cycloneive_lcell_comb \palette~101 (
// Equation(s):
// \palette~101_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout )) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & 
// ((\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & (!\palette~99_combout )) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ((!\palette~100_combout )))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(\palette~99_combout ),
	.datad(\palette~100_combout ),
	.cin(gnd),
	.combout(\palette~101_combout ),
	.cout());
// synopsys translate_off
defparam \palette~101 .lut_mask = 16'h8C9D;
defparam \palette~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N8
cycloneive_lcell_comb \palette~103 (
// Equation(s):
// \palette~103_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ((\palette~101_combout  & ((\palette~102_combout ))) # (!\palette~101_combout  & (!\palette~98_combout )))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & (((\palette~101_combout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(\palette~98_combout ),
	.datac(\palette~102_combout ),
	.datad(\palette~101_combout ),
	.cin(gnd),
	.combout(\palette~103_combout ),
	.cout());
// synopsys translate_off
defparam \palette~103 .lut_mask = 16'hF522;
defparam \palette~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N10
cycloneive_lcell_comb \palette~96 (
// Equation(s):
// \palette~96_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & 
// \vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ((!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  $ (((\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & 
// \vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\palette~96_combout ),
	.cout());
// synopsys translate_off
defparam \palette~96 .lut_mask = 16'h344E;
defparam \palette~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N18
cycloneive_lcell_comb \palette~92 (
// Equation(s):
// \palette~92_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ) # ((\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout )))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\palette~92_combout ),
	.cout());
// synopsys translate_off
defparam \palette~92 .lut_mask = 16'hBA98;
defparam \palette~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N14
cycloneive_lcell_comb \palette~94 (
// Equation(s):
// \palette~94_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout )))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ) # 
// ((\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & !\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\palette~94_combout ),
	.cout());
// synopsys translate_off
defparam \palette~94 .lut_mask = 16'h383E;
defparam \palette~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N12
cycloneive_lcell_comb \palette~93 (
// Equation(s):
// \palette~93_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ) # ((\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & 
// ((\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\palette~93_combout ),
	.cout());
// synopsys translate_off
defparam \palette~93 .lut_mask = 16'hFBB0;
defparam \palette~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N24
cycloneive_lcell_comb \palette~95 (
// Equation(s):
// \palette~95_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout )) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & 
// ((\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ((\palette~93_combout ))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & (\palette~94_combout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(\palette~94_combout ),
	.datad(\palette~93_combout ),
	.cin(gnd),
	.combout(\palette~95_combout ),
	.cout());
// synopsys translate_off
defparam \palette~95 .lut_mask = 16'hDC98;
defparam \palette~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N16
cycloneive_lcell_comb \palette~97 (
// Equation(s):
// \palette~97_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ((\palette~95_combout  & (\palette~96_combout )) # (!\palette~95_combout  & ((!\palette~92_combout ))))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & (((\palette~95_combout ))))

	.dataa(\palette~96_combout ),
	.datab(\palette~92_combout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datad(\palette~95_combout ),
	.cin(gnd),
	.combout(\palette~97_combout ),
	.cout());
// synopsys translate_off
defparam \palette~97 .lut_mask = 16'hAF30;
defparam \palette~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N30
cycloneive_lcell_comb \palette~104 (
// Equation(s):
// \palette~104_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ) # ((\palette~97_combout )))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & (\palette~103_combout )))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datac(\palette~103_combout ),
	.datad(\palette~97_combout ),
	.cin(gnd),
	.combout(\palette~104_combout ),
	.cout());
// synopsys translate_off
defparam \palette~104 .lut_mask = 16'hBA98;
defparam \palette~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N14
cycloneive_lcell_comb \palette~90 (
// Equation(s):
// \palette~90_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  $ (((\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & 
// !\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ))))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & 
// (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & !\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\palette~90_combout ),
	.cout());
// synopsys translate_off
defparam \palette~90 .lut_mask = 16'hA248;
defparam \palette~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N8
cycloneive_lcell_comb \palette~87 (
// Equation(s):
// \palette~87_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  $ (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & 
// \vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\palette~87_combout ),
	.cout());
// synopsys translate_off
defparam \palette~87 .lut_mask = 16'hC130;
defparam \palette~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N18
cycloneive_lcell_comb \palette~88 (
// Equation(s):
// \palette~88_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  $ (((\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ))))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ) # ((\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & 
// \vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\palette~88_combout ),
	.cout());
// synopsys translate_off
defparam \palette~88 .lut_mask = 16'h77C8;
defparam \palette~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N24
cycloneive_lcell_comb \palette~89 (
// Equation(s):
// \palette~89_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & (!\palette~87_combout ))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ((!\palette~88_combout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(\palette~87_combout ),
	.datad(\palette~88_combout ),
	.cin(gnd),
	.combout(\palette~89_combout ),
	.cout());
// synopsys translate_off
defparam \palette~89 .lut_mask = 16'h0246;
defparam \palette~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N16
cycloneive_lcell_comb \palette~91 (
// Equation(s):
// \palette~91_combout  = (\palette~89_combout ) # ((!\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & !\palette~90_combout )))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(\palette~90_combout ),
	.datad(\palette~89_combout ),
	.cin(gnd),
	.combout(\palette~91_combout ),
	.cout());
// synopsys translate_off
defparam \palette~91 .lut_mask = 16'hFF01;
defparam \palette~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N0
cycloneive_lcell_comb \palette~108 (
// Equation(s):
// \palette~108_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & ((\palette~104_combout  & (\palette~107_combout )) # (!\palette~104_combout  & ((\palette~91_combout ))))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & (((\palette~104_combout ))))

	.dataa(\palette~107_combout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datac(\palette~104_combout ),
	.datad(\palette~91_combout ),
	.cin(gnd),
	.combout(\palette~108_combout ),
	.cout());
// synopsys translate_off
defparam \palette~108 .lut_mask = 16'hBCB0;
defparam \palette~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N28
cycloneive_lcell_comb \colour~9 (
// Equation(s):
// \colour~9_combout  = (\colour[2]~2_combout  & \palette~108_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\colour[2]~2_combout ),
	.datad(\palette~108_combout ),
	.cin(gnd),
	.combout(\colour~9_combout ),
	.cout());
// synopsys translate_off
defparam \colour~9 .lut_mask = 16'hF000;
defparam \colour~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N29
dffeas \colour[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\colour~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(colour[1]),
	.prn(vcc));
// synopsys translate_off
defparam \colour[1] .is_wysiwyg = "true";
defparam \colour[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N0
cycloneive_lcell_comb \VGA_B[0]~reg0feeder (
// Equation(s):
// \VGA_B[0]~reg0feeder_combout  = colour[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(colour[1]),
	.cin(gnd),
	.combout(\VGA_B[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_B[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \VGA_B[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N1
dffeas \VGA_B[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VGA_B[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[0]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N10
cycloneive_lcell_comb \palette~122 (
// Equation(s):
// \palette~122_combout  = (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & 
// \vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  $ 
// (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\palette~122_combout ),
	.cout());
// synopsys translate_off
defparam \palette~122 .lut_mask = 16'h2110;
defparam \palette~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N24
cycloneive_lcell_comb \palette~123 (
// Equation(s):
// \palette~123_combout  = (!\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & \palette~122_combout ))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(gnd),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datad(\palette~122_combout ),
	.cin(gnd),
	.combout(\palette~123_combout ),
	.cout());
// synopsys translate_off
defparam \palette~123 .lut_mask = 16'h0500;
defparam \palette~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N12
cycloneive_lcell_comb \palette~139 (
// Equation(s):
// \palette~139_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  $ 
// (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ))))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & (((!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\palette~139_combout ),
	.cout());
// synopsys translate_off
defparam \palette~139 .lut_mask = 16'h8C7B;
defparam \palette~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N18
cycloneive_lcell_comb \palette~140 (
// Equation(s):
// \palette~140_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & (((\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout )))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & 
// (\palette~139_combout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  $ (\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datad(\palette~139_combout ),
	.cin(gnd),
	.combout(\palette~140_combout ),
	.cout());
// synopsys translate_off
defparam \palette~140 .lut_mask = 16'hB4A0;
defparam \palette~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N20
cycloneive_lcell_comb \palette~110 (
// Equation(s):
// \palette~110_combout  = (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ((!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & \vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\palette~110_combout ),
	.cout());
// synopsys translate_off
defparam \palette~110 .lut_mask = 16'h001C;
defparam \palette~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N2
cycloneive_lcell_comb \palette~109 (
// Equation(s):
// \palette~109_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  $ 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout )))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & 
// (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  $ (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\palette~109_combout ),
	.cout());
// synopsys translate_off
defparam \palette~109 .lut_mask = 16'h9012;
defparam \palette~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N8
cycloneive_lcell_comb \palette~111 (
// Equation(s):
// \palette~111_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ((\palette~140_combout  & (!\palette~110_combout )) # (!\palette~140_combout  & ((\palette~109_combout ))))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & (\palette~140_combout ))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datab(\palette~140_combout ),
	.datac(\palette~110_combout ),
	.datad(\palette~109_combout ),
	.cin(gnd),
	.combout(\palette~111_combout ),
	.cout());
// synopsys translate_off
defparam \palette~111 .lut_mask = 16'h6E4C;
defparam \palette~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N30
cycloneive_lcell_comb \palette~118 (
// Equation(s):
// \palette~118_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ((!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout )))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\palette~118_combout ),
	.cout());
// synopsys translate_off
defparam \palette~118 .lut_mask = 16'h1098;
defparam \palette~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N28
cycloneive_lcell_comb \palette~119 (
// Equation(s):
// \palette~119_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & (((\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout )))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & 
// ((\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & !\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout )) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout )))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\palette~119_combout ),
	.cout());
// synopsys translate_off
defparam \palette~119 .lut_mask = 16'hCF20;
defparam \palette~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N0
cycloneive_lcell_comb \palette~137 (
// Equation(s):
// \palette~137_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (((\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ) # 
// ((!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\palette~137_combout ),
	.cout());
// synopsys translate_off
defparam \palette~137 .lut_mask = 16'hEE7F;
defparam \palette~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N6
cycloneive_lcell_comb \palette~138 (
// Equation(s):
// \palette~138_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout )) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & 
// ((\palette~137_combout ) # ((!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & \vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datad(\palette~137_combout ),
	.cin(gnd),
	.combout(\palette~138_combout ),
	.cout());
// synopsys translate_off
defparam \palette~138 .lut_mask = 16'hAFA4;
defparam \palette~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N14
cycloneive_lcell_comb \palette~120 (
// Equation(s):
// \palette~120_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ((\palette~138_combout  & ((\palette~119_combout ))) # (!\palette~138_combout  & (!\palette~118_combout )))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & (((\palette~138_combout ))))

	.dataa(\palette~118_combout ),
	.datab(\palette~119_combout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datad(\palette~138_combout ),
	.cin(gnd),
	.combout(\palette~120_combout ),
	.cout());
// synopsys translate_off
defparam \palette~120 .lut_mask = 16'hCF50;
defparam \palette~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N0
cycloneive_lcell_comb \palette~116 (
// Equation(s):
// \palette~116_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ((!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout )))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & 
// (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout )))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\palette~116_combout ),
	.cout());
// synopsys translate_off
defparam \palette~116 .lut_mask = 16'h424A;
defparam \palette~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N30
cycloneive_lcell_comb \palette~112 (
// Equation(s):
// \palette~112_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  $ 
// (\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout )))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & 
// (\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout )) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & 
// \vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\palette~112_combout ),
	.cout());
// synopsys translate_off
defparam \palette~112 .lut_mask = 16'h0968;
defparam \palette~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N22
cycloneive_lcell_comb \palette~113 (
// Equation(s):
// \palette~113_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & (((\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout )))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & 
// (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  $ (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\palette~113_combout ),
	.cout());
// synopsys translate_off
defparam \palette~113 .lut_mask = 16'hCC60;
defparam \palette~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N16
cycloneive_lcell_comb \palette~114 (
// Equation(s):
// \palette~114_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ) # ((\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ) # ((\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & 
// \vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout )))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\palette~114_combout ),
	.cout());
// synopsys translate_off
defparam \palette~114 .lut_mask = 16'hFEEE;
defparam \palette~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N10
cycloneive_lcell_comb \palette~115 (
// Equation(s):
// \palette~115_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ) # ((\palette~113_combout )))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ((!\palette~114_combout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datac(\palette~113_combout ),
	.datad(\palette~114_combout ),
	.cin(gnd),
	.combout(\palette~115_combout ),
	.cout());
// synopsys translate_off
defparam \palette~115 .lut_mask = 16'hA8B9;
defparam \palette~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N24
cycloneive_lcell_comb \palette~117 (
// Equation(s):
// \palette~117_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ((\palette~115_combout  & (!\palette~116_combout )) # (!\palette~115_combout  & ((\palette~112_combout ))))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & (((\palette~115_combout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(\palette~116_combout ),
	.datac(\palette~112_combout ),
	.datad(\palette~115_combout ),
	.cin(gnd),
	.combout(\palette~117_combout ),
	.cout());
// synopsys translate_off
defparam \palette~117 .lut_mask = 16'h77A0;
defparam \palette~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N20
cycloneive_lcell_comb \palette~121 (
// Equation(s):
// \palette~121_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ) # ((\palette~117_combout )))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & (\palette~120_combout )))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datac(\palette~120_combout ),
	.datad(\palette~117_combout ),
	.cin(gnd),
	.combout(\palette~121_combout ),
	.cout());
// synopsys translate_off
defparam \palette~121 .lut_mask = 16'hBA98;
defparam \palette~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N2
cycloneive_lcell_comb \palette~124 (
// Equation(s):
// \palette~124_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ((\palette~121_combout  & (\palette~123_combout )) # (!\palette~121_combout  & ((\palette~111_combout ))))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & (((\palette~121_combout ))))

	.dataa(\palette~123_combout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datac(\palette~111_combout ),
	.datad(\palette~121_combout ),
	.cin(gnd),
	.combout(\palette~124_combout ),
	.cout());
// synopsys translate_off
defparam \palette~124 .lut_mask = 16'hBBC0;
defparam \palette~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N4
cycloneive_lcell_comb \colour~10 (
// Equation(s):
// \colour~10_combout  = (\colour[2]~2_combout  & \palette~124_combout )

	.dataa(gnd),
	.datab(\colour[2]~2_combout ),
	.datac(gnd),
	.datad(\palette~124_combout ),
	.cin(gnd),
	.combout(\colour~10_combout ),
	.cout());
// synopsys translate_off
defparam \colour~10 .lut_mask = 16'hCC00;
defparam \colour~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N5
dffeas \colour[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\colour~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(colour[2]),
	.prn(vcc));
// synopsys translate_off
defparam \colour[2] .is_wysiwyg = "true";
defparam \colour[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N8
cycloneive_lcell_comb \VGA_B[1]~reg0feeder (
// Equation(s):
// \VGA_B[1]~reg0feeder_combout  = colour[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(colour[2]),
	.cin(gnd),
	.combout(\VGA_B[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_B[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \VGA_B[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y31_N9
dffeas \VGA_B[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VGA_B[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[1]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N4
cycloneive_lcell_comb \palette~129 (
// Equation(s):
// \palette~129_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (((\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & !\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout )) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (((\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\palette~129_combout ),
	.cout());
// synopsys translate_off
defparam \palette~129 .lut_mask = 16'h3BF0;
defparam \palette~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N20
cycloneive_lcell_comb \palette~130 (
// Equation(s):
// \palette~130_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  $ 
// (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\palette~130_combout ),
	.cout());
// synopsys translate_off
defparam \palette~130 .lut_mask = 16'h4800;
defparam \palette~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N6
cycloneive_lcell_comb \palette~131 (
// Equation(s):
// \palette~131_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ((!\palette~130_combout )))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & (((!\palette~129_combout )) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout )))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datac(\palette~129_combout ),
	.datad(\palette~130_combout ),
	.cin(gnd),
	.combout(\palette~131_combout ),
	.cout());
// synopsys translate_off
defparam \palette~131 .lut_mask = 16'h1537;
defparam \palette~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N22
cycloneive_lcell_comb \palette~127 (
// Equation(s):
// \palette~127_combout  = (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & 
// \vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout )))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\palette~127_combout ),
	.cout());
// synopsys translate_off
defparam \palette~127 .lut_mask = 16'h0100;
defparam \palette~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N16
cycloneive_lcell_comb \palette~128 (
// Equation(s):
// \palette~128_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (((!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & \vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ) # 
// ((\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\palette~128_combout ),
	.cout());
// synopsys translate_off
defparam \palette~128 .lut_mask = 16'h75EE;
defparam \palette~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N24
cycloneive_lcell_comb \palette~135 (
// Equation(s):
// \palette~135_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  $ ((\palette~127_combout )))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ((\palette~128_combout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datac(\palette~127_combout ),
	.datad(\palette~128_combout ),
	.cin(gnd),
	.combout(\palette~135_combout ),
	.cout());
// synopsys translate_off
defparam \palette~135 .lut_mask = 16'h6C28;
defparam \palette~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N28
cycloneive_lcell_comb \palette~136 (
// Equation(s):
// \palette~136_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & (((\palette~135_combout ) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout )))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ((\palette~131_combout ) # ((!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & \palette~135_combout ))))

	.dataa(\palette~131_combout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\palette~135_combout ),
	.cin(gnd),
	.combout(\palette~136_combout ),
	.cout());
// synopsys translate_off
defparam \palette~136 .lut_mask = 16'hEF2E;
defparam \palette~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N22
cycloneive_lcell_comb \palette~125 (
// Equation(s):
// \palette~125_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & (((!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & !\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ) # 
// ((\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ) # (\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\palette~125_combout ),
	.cout());
// synopsys translate_off
defparam \palette~125 .lut_mask = 16'h57FE;
defparam \palette~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N14
cycloneive_lcell_comb \palette~126 (
// Equation(s):
// \palette~126_combout  = (\palette~58_combout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & !\palette~125_combout ))

	.dataa(gnd),
	.datab(\palette~58_combout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datad(\palette~125_combout ),
	.cin(gnd),
	.combout(\palette~126_combout ),
	.cout());
// synopsys translate_off
defparam \palette~126 .lut_mask = 16'h000C;
defparam \palette~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N8
cycloneive_lcell_comb \colour~11 (
// Equation(s):
// \colour~11_combout  = (\colour[2]~2_combout  & ((\palette~126_combout ) # ((!\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & \palette~136_combout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(\palette~136_combout ),
	.datac(\palette~126_combout ),
	.datad(\colour[2]~2_combout ),
	.cin(gnd),
	.combout(\colour~11_combout ),
	.cout());
// synopsys translate_off
defparam \colour~11 .lut_mask = 16'hF400;
defparam \colour~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N9
dffeas \colour[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\colour~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(colour[3]),
	.prn(vcc));
// synopsys translate_off
defparam \colour[3] .is_wysiwyg = "true";
defparam \colour[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y25_N1
dffeas \VGA_B[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(colour[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[2]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N30
cycloneive_lcell_comb \SVGA|hsync~0 (
// Equation(s):
// \SVGA|hsync~0_combout  = (\SVGA|pixel_x [3] & (!\SVGA|pixel_x [4] & \SVGA|hsync~q )) # (!\SVGA|pixel_x [3] & (\SVGA|pixel_x [4] & !\SVGA|hsync~q ))

	.dataa(gnd),
	.datab(\SVGA|pixel_x [3]),
	.datac(\SVGA|pixel_x [4]),
	.datad(\SVGA|hsync~q ),
	.cin(gnd),
	.combout(\SVGA|hsync~0_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|hsync~0 .lut_mask = 16'h0C30;
defparam \SVGA|hsync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N28
cycloneive_lcell_comb \SVGA|Equal1~1 (
// Equation(s):
// \SVGA|Equal1~1_combout  = (\SVGA|pixel_x [6] & (!\SVGA|pixel_x [10] & (\SVGA|LessThan0~0_combout  & \SVGA|Equal1~0_combout )))

	.dataa(\SVGA|pixel_x [6]),
	.datab(\SVGA|pixel_x [10]),
	.datac(\SVGA|LessThan0~0_combout ),
	.datad(\SVGA|Equal1~0_combout ),
	.cin(gnd),
	.combout(\SVGA|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|Equal1~1 .lut_mask = 16'h2000;
defparam \SVGA|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N24
cycloneive_lcell_comb \SVGA|hsync~1 (
// Equation(s):
// \SVGA|hsync~1_combout  = (\SVGA|hsync~0_combout  & ((\SVGA|Equal1~1_combout  & ((!\SVGA|pixel_x [7]))) # (!\SVGA|Equal1~1_combout  & (\SVGA|hsync~q )))) # (!\SVGA|hsync~0_combout  & (((\SVGA|hsync~q ))))

	.dataa(\SVGA|hsync~0_combout ),
	.datab(\SVGA|Equal1~1_combout ),
	.datac(\SVGA|hsync~q ),
	.datad(\SVGA|pixel_x [7]),
	.cin(gnd),
	.combout(\SVGA|hsync~1_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|hsync~1 .lut_mask = 16'h70F8;
defparam \SVGA|hsync~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N25
dffeas \SVGA|hsync (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|hsync~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|hsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|hsync .is_wysiwyg = "true";
defparam \SVGA|hsync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N4
cycloneive_lcell_comb \SVGA|always3~1 (
// Equation(s):
// \SVGA|always3~1_combout  = (\SVGA|pixel_y [5] & (!\SVGA|pixel_y [8] & (!\SVGA|pixel_y [7] & \SVGA|pixel_y [6])))

	.dataa(\SVGA|pixel_y [5]),
	.datab(\SVGA|pixel_y [8]),
	.datac(\SVGA|pixel_y [7]),
	.datad(\SVGA|pixel_y [6]),
	.cin(gnd),
	.combout(\SVGA|always3~1_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|always3~1 .lut_mask = 16'h0200;
defparam \SVGA|always3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cycloneive_lcell_comb \SVGA|always3~2 (
// Equation(s):
// \SVGA|always3~2_combout  = (\SVGA|pixel_y [9] & (\SVGA|always1~2_combout  & (\SVGA|always3~1_combout  & \SVGA|pixel_y [2])))

	.dataa(\SVGA|pixel_y [9]),
	.datab(\SVGA|always1~2_combout ),
	.datac(\SVGA|always3~1_combout ),
	.datad(\SVGA|pixel_y [2]),
	.cin(gnd),
	.combout(\SVGA|always3~2_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|always3~2 .lut_mask = 16'h8000;
defparam \SVGA|always3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneive_lcell_comb \SVGA|always3~0 (
// Equation(s):
// \SVGA|always3~0_combout  = (\SVGA|pixel_y [1] & (!\SVGA|pixel_y [3] & (\SVGA|always1~1_combout  & !\SVGA|pixel_y [4])))

	.dataa(\SVGA|pixel_y [1]),
	.datab(\SVGA|pixel_y [3]),
	.datac(\SVGA|always1~1_combout ),
	.datad(\SVGA|pixel_y [4]),
	.cin(gnd),
	.combout(\SVGA|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|always3~0 .lut_mask = 16'h0020;
defparam \SVGA|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N14
cycloneive_lcell_comb \SVGA|vsync~0 (
// Equation(s):
// \SVGA|vsync~0_combout  = (\SVGA|vsync~q  & ((\SVGA|pixel_y [0]) # ((!\SVGA|Equal5~2_combout ) # (!\SVGA|always3~0_combout ))))

	.dataa(\SVGA|vsync~q ),
	.datab(\SVGA|pixel_y [0]),
	.datac(\SVGA|always3~0_combout ),
	.datad(\SVGA|Equal5~2_combout ),
	.cin(gnd),
	.combout(\SVGA|vsync~0_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|vsync~0 .lut_mask = 16'h8AAA;
defparam \SVGA|vsync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cycloneive_lcell_comb \SVGA|vsync~1 (
// Equation(s):
// \SVGA|vsync~1_combout  = (\SVGA|vsync~0_combout ) # ((\SVGA|always3~2_combout  & (!\SVGA|pixel_y [0] & \SVGA|Equal5~2_combout )))

	.dataa(\SVGA|always3~2_combout ),
	.datab(\SVGA|pixel_y [0]),
	.datac(\SVGA|vsync~0_combout ),
	.datad(\SVGA|Equal5~2_combout ),
	.cin(gnd),
	.combout(\SVGA|vsync~1_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|vsync~1 .lut_mask = 16'hF2F0;
defparam \SVGA|vsync~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N21
dffeas \SVGA|vsync (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|vsync~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|vsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|vsync .is_wysiwyg = "true";
defparam \SVGA|vsync .power_up = "low";
// synopsys translate_on

assign VGA_R[0] = \VGA_R[0]~output_o ;

assign VGA_R[1] = \VGA_R[1]~output_o ;

assign VGA_R[2] = \VGA_R[2]~output_o ;

assign VGA_G[0] = \VGA_G[0]~output_o ;

assign VGA_G[1] = \VGA_G[1]~output_o ;

assign VGA_G[2] = \VGA_G[2]~output_o ;

assign VGA_B[0] = \VGA_B[0]~output_o ;

assign VGA_B[1] = \VGA_B[1]~output_o ;

assign VGA_B[2] = \VGA_B[2]~output_o ;

assign hsync = \hsync~output_o ;

assign vsync = \vsync~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
