<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='851' ll='853' type='void llvm::MachineRegisterInfo::addPhysRegsUsedFromRegMask(const uint32_t * RegMask)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='849'>/// addPhysRegsUsedFromRegMask - Mark any registers not in RegMask as used.
  /// This corresponds to the bit mask attached to register mask operands.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='2519' u='c' c='_ZN4llvm12IRTranslator19translateLandingPadERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIRParser.cpp' l='666' u='c' c='_ZN4llvm13MIRParserImpl17setupRegisterInfoERKNS_25PerFunctionMIParsingStateERKNS_4yaml15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIRParser.cpp' l='672' u='c' c='_ZN4llvm13MIRParserImpl17setupRegisterInfoERKNS_25PerFunctionMIParsingStateERKNS_4yaml15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='1252' u='c' c='_ZN12_GLOBAL__N_112RegAllocFast19allocateInstructionERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='1274' u='c' c='_ZN4llvm16SelectionDAGISel19PrepareEHLandingPadEv'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='514' u='c' c='_ZN12_GLOBAL__N_115VirtRegRewriter7rewriteEv'/>
