\BOOKMARK [1][-]{section.1}{Project description}{}
\BOOKMARK [1][-]{section.2}{Proposal}{}
\BOOKMARK [1][-]{section.3}{Major planned features}{}
\BOOKMARK [1][-]{section.4}{Acceptance criteria}{}
\BOOKMARK [1][-]{section.5}{Circuit description}{}
\BOOKMARK [2][-]{subsection.5.1}{Simple gates}{section.5}
\BOOKMARK [3][-]{subsubsection.5.1.1}{NOT gate}{subsection.5.1}
\BOOKMARK [3][-]{subsubsection.5.1.2}{AND and NAND gates}{subsection.5.1}
\BOOKMARK [3][-]{subsubsection.5.1.3}{OR and NOR gates}{subsection.5.1}
\BOOKMARK [3][-]{subsubsection.5.1.4}{XOR and XNOR gates}{subsection.5.1}
\BOOKMARK [2][-]{subsection.5.2}{Further components}{section.5}
\BOOKMARK [3][-]{subsubsection.5.2.1}{Clock}{subsection.5.2}
\BOOKMARK [3][-]{subsubsection.5.2.2}{D flip-flop}{subsection.5.2}
\BOOKMARK [3][-]{subsubsection.5.2.3}{RS Latch}{subsection.5.2}
\BOOKMARK [3][-]{subsubsection.5.2.4}{ROM and RAM}{subsection.5.2}
\BOOKMARK [2][-]{subsection.5.3}{Inputs and outputs}{section.5}
\BOOKMARK [3][-]{subsubsection.5.3.1}{LEDs}{subsection.5.3}
\BOOKMARK [3][-]{subsubsection.5.3.2}{Switches and buttons}{subsection.5.3}
\BOOKMARK [1][-]{section.6}{Data structure and algorithm}{}
\BOOKMARK [2][-]{subsection.6.1}{Data Structure}{section.6}
\BOOKMARK [2][-]{subsection.6.2}{Algorithm}{section.6}
\BOOKMARK [1][-]{section.7}{Using the Altera DE2 board}{}
\BOOKMARK [2][-]{subsection.7.1}{Overview}{section.7}
\BOOKMARK [2][-]{subsection.7.2}{Java processor}{section.7}
\BOOKMARK [2][-]{subsection.7.3}{Communication}{section.7}
\BOOKMARK [1][-]{section.8}{Exporting to Verilog}{}
\BOOKMARK [1][-]{section.9}{GUI}{}
\BOOKMARK [1][-]{section.10}{Class Design}{}
\BOOKMARK [2][-]{subsection.10.1}{Main UML diagram}{section.10}
\BOOKMARK [2][-]{subsection.10.2}{Circuit data structure UML diagram}{section.10}
\BOOKMARK [2][-]{subsection.10.3}{GUI UML diagram}{section.10}
\BOOKMARK [1][-]{section.11}{Distribution of responsibility}{}
\BOOKMARK [1][-]{section.12}{Timetable}{}
\BOOKMARK [1][-]{section.13}{Contributions}{}
