Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date             : Tue Apr  6 15:39:30 2021
| Host             : lfvelez-Latitude-7290 running 64-bit Ubuntu 20.04.2 LTS
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.718 |
| Dynamic (W)              | 1.586 |
| Device Static (W)        | 0.132 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 65.2  |
| Junction Temperature (C) | 44.8  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.018 |        4 |       --- |             --- |
| Slice Logic              |     0.009 |     6587 |       --- |             --- |
|   LUT as Logic           |     0.008 |     2304 |     17600 |           13.09 |
|   LUT as Distributed RAM |    <0.001 |      160 |      6000 |            2.67 |
|   Register               |    <0.001 |     2938 |     35200 |            8.35 |
|   LUT as Shift Register  |    <0.001 |      200 |      6000 |            3.33 |
|   CARRY4                 |    <0.001 |       22 |      4400 |            0.50 |
|   Others                 |     0.000 |      393 |       --- |             --- |
| Signals                  |     0.013 |     4732 |       --- |             --- |
| Block RAM                |     0.029 |       16 |        60 |           26.67 |
| I/O                      |     0.001 |        9 |       100 |            9.00 |
| PS7                      |     1.515 |        1 |       --- |             --- |
| Static Power             |     0.132 |          |           |                 |
| Total                    |     1.718 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.075 |       0.067 |      0.008 |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.012 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.003 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.740 |       0.709 |      0.030 |
| Vccpaux   |       1.800 |     0.060 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-----------------------------------------------------------+-----------------+
| Clock      | Domain                                                    | Constraint (ns) |
+------------+-----------------------------------------------------------+-----------------+
| clk_fpga_0 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_fpga_1 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |             7.1 |
+------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------+-----------+
| Name                                                                      | Power (W) |
+---------------------------------------------------------------------------+-----------+
| system_wrapper                                                            |     1.586 |
|   btn_tri_iobuf_0                                                         |     0.001 |
|   system_i                                                                |     1.585 |
|     axi_bram_ctrl_0                                                       |     0.005 |
|       U0                                                                  |     0.005 |
|         gext_inst.abcv4_0_ext_inst                                        |     0.005 |
|           GEN_AXI4.I_FULL_AXI                                             |     0.005 |
|             I_RD_CHNL                                                     |     0.003 |
|               I_WRAP_BRST                                                 |    <0.001 |
|             I_WR_CHNL                                                     |     0.002 |
|               BID_FIFO                                                    |    <0.001 |
|               I_WRAP_BRST                                                 |    <0.001 |
|     axi_bram_ctrl_0_bram                                                  |     0.030 |
|       U0                                                                  |     0.030 |
|         inst_blk_mem_gen                                                  |     0.030 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen           |     0.030 |
|             valid.cstr                                                    |     0.030 |
|               ramloop[0].ram.r                                            |     0.002 |
|                 prim_noinit.ram                                           |     0.002 |
|               ramloop[10].ram.r                                           |     0.002 |
|                 prim_noinit.ram                                           |     0.002 |
|               ramloop[11].ram.r                                           |     0.002 |
|                 prim_noinit.ram                                           |     0.002 |
|               ramloop[12].ram.r                                           |     0.002 |
|                 prim_noinit.ram                                           |     0.002 |
|               ramloop[13].ram.r                                           |     0.002 |
|                 prim_noinit.ram                                           |     0.002 |
|               ramloop[14].ram.r                                           |     0.002 |
|                 prim_noinit.ram                                           |     0.002 |
|               ramloop[15].ram.r                                           |     0.002 |
|                 prim_noinit.ram                                           |     0.002 |
|               ramloop[1].ram.r                                            |     0.002 |
|                 prim_noinit.ram                                           |     0.002 |
|               ramloop[2].ram.r                                            |     0.002 |
|                 prim_noinit.ram                                           |     0.002 |
|               ramloop[3].ram.r                                            |     0.002 |
|                 prim_noinit.ram                                           |     0.002 |
|               ramloop[4].ram.r                                            |     0.002 |
|                 prim_noinit.ram                                           |     0.002 |
|               ramloop[5].ram.r                                            |     0.002 |
|                 prim_noinit.ram                                           |     0.002 |
|               ramloop[6].ram.r                                            |     0.002 |
|                 prim_noinit.ram                                           |     0.002 |
|               ramloop[7].ram.r                                            |     0.002 |
|                 prim_noinit.ram                                           |     0.002 |
|               ramloop[8].ram.r                                            |     0.002 |
|                 prim_noinit.ram                                           |     0.002 |
|               ramloop[9].ram.r                                            |     0.002 |
|                 prim_noinit.ram                                           |     0.002 |
|     axi_smc                                                               |     0.029 |
|       inst                                                                |     0.029 |
|         clk_map                                                           |    <0.001 |
|           psr_aclk                                                        |    <0.001 |
|             U0                                                            |    <0.001 |
|               EXT_LPF                                                     |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                 |    <0.001 |
|               SEQ                                                         |    <0.001 |
|                 SEQ_COUNTER                                               |    <0.001 |
|         m00_exit_pipeline                                                 |     0.004 |
|           m00_exit                                                        |     0.004 |
|             inst                                                          |     0.004 |
|               ar_reg                                                      |    <0.001 |
|               aw_reg                                                      |    <0.001 |
|               b_reg                                                       |    <0.001 |
|               exit_inst                                                   |    <0.001 |
|                 b_cmd_split                                               |    <0.001 |
|                 r_cmd_fifo                                                |    <0.001 |
|                   gen_srls[10].srl_nx1                                    |    <0.001 |
|                   gen_srls[12].srl_nx1                                    |    <0.001 |
|                   gen_srls[13].srl_nx1                                    |    <0.001 |
|                   gen_srls[14].srl_nx1                                    |    <0.001 |
|                   gen_srls[15].srl_nx1                                    |    <0.001 |
|                   gen_srls[1].srl_nx1                                     |    <0.001 |
|                   gen_srls[3].srl_nx1                                     |    <0.001 |
|                 r_cmd_split                                               |    <0.001 |
|                 w_cmd_fifo                                                |    <0.001 |
|                   gen_srls[1].srl_nx1                                     |    <0.001 |
|               r_reg                                                       |     0.002 |
|               w_reg                                                       |     0.001 |
|         s00_entry_pipeline                                                |     0.017 |
|           s00_mmu                                                         |     0.008 |
|             inst                                                          |     0.008 |
|               ar_reg_stall                                                |     0.001 |
|               ar_sreg                                                     |    <0.001 |
|               aw_reg_stall                                                |     0.001 |
|               aw_sreg                                                     |    <0.001 |
|               b_sreg                                                      |    <0.001 |
|               gen_endpoint.decerr_slave_inst                              |    <0.001 |
|               r_sreg                                                      |     0.002 |
|               w_sreg                                                      |    <0.001 |
|           s00_si_converter                                                |     0.008 |
|             inst                                                          |     0.008 |
|               converter.wrap_narrow_inst                                  |     0.008 |
|                 ar_reg_slice                                              |    <0.001 |
|                 aw_reg_slice                                              |    <0.001 |
|                 gen_thread_loop[0].r_cmd_fifo                             |    <0.001 |
|                   gen_srls[0].srl_nx1                                     |    <0.001 |
|                   gen_srls[10].srl_nx1                                    |    <0.001 |
|                   gen_srls[11].srl_nx1                                    |    <0.001 |
|                   gen_srls[1].srl_nx1                                     |    <0.001 |
|                   gen_srls[2].srl_nx1                                     |    <0.001 |
|                   gen_srls[3].srl_nx1                                     |    <0.001 |
|                   gen_srls[8].srl_nx1                                     |    <0.001 |
|                   gen_srls[9].srl_nx1                                     |    <0.001 |
|                 gen_thread_loop[0].r_payld_fifo                           |     0.003 |
|                   cmd_fifo                                                |    <0.001 |
|                     gen_srls[0].srl_nx1                                   |    <0.001 |
|                     gen_srls[10].srl_nx1                                  |    <0.001 |
|                     gen_srls[11].srl_nx1                                  |    <0.001 |
|                     gen_srls[1].srl_nx1                                   |    <0.001 |
|                     gen_srls[2].srl_nx1                                   |    <0.001 |
|                     gen_srls[3].srl_nx1                                   |    <0.001 |
|                     gen_srls[8].srl_nx1                                   |    <0.001 |
|                     gen_srls[9].srl_nx1                                   |    <0.001 |
|                   gen_srls[10].srl_nx1                                    |    <0.001 |
|                   gen_srls[11].srl_nx1                                    |    <0.001 |
|                   gen_srls[12].srl_nx1                                    |    <0.001 |
|                   gen_srls[13].srl_nx1                                    |    <0.001 |
|                   gen_srls[14].srl_nx1                                    |    <0.001 |
|                   gen_srls[15].srl_nx1                                    |    <0.001 |
|                   gen_srls[16].srl_nx1                                    |    <0.001 |
|                   gen_srls[17].srl_nx1                                    |    <0.001 |
|                   gen_srls[18].srl_nx1                                    |    <0.001 |
|                   gen_srls[19].srl_nx1                                    |    <0.001 |
|                   gen_srls[20].srl_nx1                                    |    <0.001 |
|                   gen_srls[21].srl_nx1                                    |    <0.001 |
|                   gen_srls[22].srl_nx1                                    |    <0.001 |
|                   gen_srls[23].srl_nx1                                    |    <0.001 |
|                   gen_srls[24].srl_nx1                                    |    <0.001 |
|                   gen_srls[25].srl_nx1                                    |    <0.001 |
|                   gen_srls[26].srl_nx1                                    |    <0.001 |
|                   gen_srls[27].srl_nx1                                    |    <0.001 |
|                   gen_srls[28].srl_nx1                                    |    <0.001 |
|                   gen_srls[29].srl_nx1                                    |    <0.001 |
|                   gen_srls[30].srl_nx1                                    |    <0.001 |
|                   gen_srls[31].srl_nx1                                    |    <0.001 |
|                   gen_srls[32].srl_nx1                                    |    <0.001 |
|                   gen_srls[33].srl_nx1                                    |    <0.001 |
|                   gen_srls[34].srl_nx1                                    |    <0.001 |
|                   gen_srls[35].srl_nx1                                    |    <0.001 |
|                   gen_srls[37].srl_nx1                                    |    <0.001 |
|                   gen_srls[38].srl_nx1                                    |    <0.001 |
|                   gen_srls[4].srl_nx1                                     |    <0.001 |
|                   gen_srls[5].srl_nx1                                     |    <0.001 |
|                   gen_srls[6].srl_nx1                                     |    <0.001 |
|                   gen_srls[7].srl_nx1                                     |    <0.001 |
|                   gen_srls[8].srl_nx1                                     |    <0.001 |
|                   gen_srls[9].srl_nx1                                     |    <0.001 |
|                 w_cmd_fifo                                                |    <0.001 |
|                   gen_srls[0].srl_nx1                                     |    <0.001 |
|                   gen_srls[10].srl_nx1                                    |    <0.001 |
|                   gen_srls[1].srl_nx1                                     |    <0.001 |
|                   gen_srls[2].srl_nx1                                     |    <0.001 |
|                   gen_srls[3].srl_nx1                                     |    <0.001 |
|                   gen_srls[4].srl_nx1                                     |    <0.001 |
|                 w_payld_fifo                                              |     0.002 |
|                   cmd_fifo                                                |    <0.001 |
|                     gen_srls[0].srl_nx1                                   |    <0.001 |
|                     gen_srls[10].srl_nx1                                  |    <0.001 |
|                     gen_srls[11].srl_nx1                                  |    <0.001 |
|                     gen_srls[1].srl_nx1                                   |    <0.001 |
|                     gen_srls[2].srl_nx1                                   |    <0.001 |
|                     gen_srls[3].srl_nx1                                   |    <0.001 |
|                     gen_srls[8].srl_nx1                                   |    <0.001 |
|                     gen_srls[9].srl_nx1                                   |    <0.001 |
|                   gen_srls[100].srl_nx1                                   |    <0.001 |
|                   gen_srls[101].srl_nx1                                   |    <0.001 |
|                   gen_srls[102].srl_nx1                                   |    <0.001 |
|                   gen_srls[103].srl_nx1                                   |    <0.001 |
|                   gen_srls[68].srl_nx1                                    |    <0.001 |
|                   gen_srls[69].srl_nx1                                    |    <0.001 |
|                   gen_srls[70].srl_nx1                                    |    <0.001 |
|                   gen_srls[71].srl_nx1                                    |    <0.001 |
|                   gen_srls[72].srl_nx1                                    |    <0.001 |
|                   gen_srls[73].srl_nx1                                    |    <0.001 |
|                   gen_srls[74].srl_nx1                                    |    <0.001 |
|                   gen_srls[75].srl_nx1                                    |    <0.001 |
|                   gen_srls[76].srl_nx1                                    |    <0.001 |
|                   gen_srls[77].srl_nx1                                    |    <0.001 |
|                   gen_srls[78].srl_nx1                                    |    <0.001 |
|                   gen_srls[79].srl_nx1                                    |    <0.001 |
|                   gen_srls[80].srl_nx1                                    |    <0.001 |
|                   gen_srls[81].srl_nx1                                    |    <0.001 |
|                   gen_srls[82].srl_nx1                                    |    <0.001 |
|                   gen_srls[83].srl_nx1                                    |    <0.001 |
|                   gen_srls[84].srl_nx1                                    |    <0.001 |
|                   gen_srls[85].srl_nx1                                    |    <0.001 |
|                   gen_srls[86].srl_nx1                                    |    <0.001 |
|                   gen_srls[87].srl_nx1                                    |    <0.001 |
|                   gen_srls[88].srl_nx1                                    |    <0.001 |
|                   gen_srls[89].srl_nx1                                    |    <0.001 |
|                   gen_srls[90].srl_nx1                                    |    <0.001 |
|                   gen_srls[91].srl_nx1                                    |    <0.001 |
|                   gen_srls[92].srl_nx1                                    |    <0.001 |
|                   gen_srls[93].srl_nx1                                    |    <0.001 |
|                   gen_srls[94].srl_nx1                                    |    <0.001 |
|                   gen_srls[95].srl_nx1                                    |    <0.001 |
|                   gen_srls[96].srl_nx1                                    |    <0.001 |
|                   gen_srls[97].srl_nx1                                    |    <0.001 |
|                   gen_srls[98].srl_nx1                                    |    <0.001 |
|                   gen_srls[99].srl_nx1                                    |    <0.001 |
|               splitter_inst                                               |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo |    <0.001 |
|                   gen_srls[2].srl_nx1                                     |    <0.001 |
|                   gen_srls[4].srl_nx1                                     |    <0.001 |
|                   gen_srls[5].srl_nx1                                     |    <0.001 |
|                   gen_srls[6].srl_nx1                                     |    <0.001 |
|                   gen_srls[9].srl_nx1                                     |    <0.001 |
|           s00_transaction_regulator                                       |    <0.001 |
|             inst                                                          |    <0.001 |
|               gen_endpoint.gen_r_singleorder.r_singleorder                |    <0.001 |
|                 gen_id_fifo.singleorder_fifo                              |    <0.001 |
|                   gen_srls[0].srl_nx1                                     |    <0.001 |
|                   gen_srls[10].srl_nx1                                    |    <0.001 |
|                   gen_srls[11].srl_nx1                                    |    <0.001 |
|                   gen_srls[1].srl_nx1                                     |    <0.001 |
|                   gen_srls[2].srl_nx1                                     |    <0.001 |
|                   gen_srls[3].srl_nx1                                     |    <0.001 |
|                   gen_srls[4].srl_nx1                                     |    <0.001 |
|                   gen_srls[5].srl_nx1                                     |    <0.001 |
|                   gen_srls[6].srl_nx1                                     |    <0.001 |
|                   gen_srls[7].srl_nx1                                     |    <0.001 |
|                   gen_srls[8].srl_nx1                                     |    <0.001 |
|                   gen_srls[9].srl_nx1                                     |    <0.001 |
|               gen_endpoint.gen_w_singleorder.w_singleorder                |    <0.001 |
|                 gen_id_fifo.singleorder_fifo                              |    <0.001 |
|                   gen_srls[0].srl_nx1                                     |    <0.001 |
|                   gen_srls[10].srl_nx1                                    |    <0.001 |
|                   gen_srls[11].srl_nx1                                    |    <0.001 |
|                   gen_srls[1].srl_nx1                                     |    <0.001 |
|                   gen_srls[2].srl_nx1                                     |    <0.001 |
|                   gen_srls[3].srl_nx1                                     |    <0.001 |
|                   gen_srls[4].srl_nx1                                     |    <0.001 |
|                   gen_srls[5].srl_nx1                                     |    <0.001 |
|                   gen_srls[6].srl_nx1                                     |    <0.001 |
|                   gen_srls[7].srl_nx1                                     |    <0.001 |
|                   gen_srls[8].srl_nx1                                     |    <0.001 |
|                   gen_srls[9].srl_nx1                                     |    <0.001 |
|         s00_nodes                                                         |     0.008 |
|           s00_ar_node                                                     |     0.001 |
|             inst                                                          |     0.001 |
|               inst_mi_handler                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                               |    <0.001 |
|               inst_si_handler                                             |    <0.001 |
|                 inst_arb_stall_late                                       |    <0.001 |
|           s00_aw_node                                                     |    <0.001 |
|             inst                                                          |    <0.001 |
|               inst_mi_handler                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                               |    <0.001 |
|               inst_si_handler                                             |    <0.001 |
|                 inst_arb_stall_late                                       |    <0.001 |
|           s00_b_node                                                      |    <0.001 |
|             inst                                                          |    <0.001 |
|               inst_mi_handler                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                               |    <0.001 |
|               inst_si_handler                                             |    <0.001 |
|                 inst_arb_stall_late                                       |    <0.001 |
|           s00_r_node                                                      |     0.003 |
|             inst                                                          |     0.003 |
|               inst_mi_handler                                             |     0.002 |
|                 gen_normal_area.gen_downsizer.inst_downsizer              |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                      |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                           |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                        |     0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                               |    <0.001 |
|               inst_si_handler                                             |    <0.001 |
|                 inst_arb_stall_late                                       |    <0.001 |
|           s00_w_node                                                      |     0.002 |
|             inst                                                          |     0.002 |
|               inst_mi_handler                                             |     0.002 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator        |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                  |    <0.001 |
|                   inst_upsizer_target_pipeline                            |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                      |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                           |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                               |    <0.001 |
|               inst_si_handler                                             |    <0.001 |
|                 inst_arb_stall_late                                       |    <0.001 |
|     leds                                                                  |    <0.001 |
|       U0                                                                  |    <0.001 |
|         AXI_LITE_IPIF_I                                                   |    <0.001 |
|           I_SLAVE_ATTACHMENT                                              |    <0.001 |
|             I_DECODER                                                     |    <0.001 |
|         gpio_core_1                                                       |    <0.001 |
|     processing_system7_0                                                  |     1.516 |
|       inst                                                                |     1.516 |
|     ps7_0_axi_periph                                                      |     0.005 |
|       s00_couplers                                                        |     0.004 |
|         auto_pc                                                           |     0.004 |
|           inst                                                            |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                          |     0.004 |
|               RD.ar_channel_0                                             |    <0.001 |
|                 ar_cmd_fsm_0                                              |    <0.001 |
|                 cmd_translator_0                                          |    <0.001 |
|                   incr_cmd_0                                              |    <0.001 |
|                   wrap_cmd_0                                              |    <0.001 |
|               RD.r_channel_0                                              |    <0.001 |
|                 rd_data_fifo_0                                            |    <0.001 |
|                 transaction_fifo_0                                        |    <0.001 |
|               SI_REG                                                      |     0.002 |
|                 ar_pipe                                                   |    <0.001 |
|                 aw_pipe                                                   |    <0.001 |
|                 b_pipe                                                    |    <0.001 |
|                 r_pipe                                                    |    <0.001 |
|               WR.aw_channel_0                                             |    <0.001 |
|                 aw_cmd_fsm_0                                              |    <0.001 |
|                 cmd_translator_0                                          |    <0.001 |
|                   incr_cmd_0                                              |    <0.001 |
|                   wrap_cmd_0                                              |    <0.001 |
|               WR.b_channel_0                                              |    <0.001 |
|                 bid_fifo_0                                                |    <0.001 |
|                 bresp_fifo_0                                              |    <0.001 |
|       xbar                                                                |    <0.001 |
|         inst                                                              |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                        |    <0.001 |
|             addr_arbiter_inst                                             |    <0.001 |
|             gen_decerr.decerr_slave_inst                                  |    <0.001 |
|             reg_slice_r                                                   |    <0.001 |
|             splitter_ar                                                   |    <0.001 |
|             splitter_aw                                                   |    <0.001 |
|     rst_ps7_0_100M                                                        |    <0.001 |
|       U0                                                                  |    <0.001 |
|         EXT_LPF                                                           |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                       |    <0.001 |
|         SEQ                                                               |    <0.001 |
|           SEQ_COUNTER                                                     |    <0.001 |
|     rst_ps7_0_140M                                                        |    <0.001 |
|       U0                                                                  |    <0.001 |
|         EXT_LPF                                                           |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                       |    <0.001 |
|         SEQ                                                               |    <0.001 |
|           SEQ_COUNTER                                                     |    <0.001 |
|     switches                                                              |    <0.001 |
|       U0                                                                  |    <0.001 |
|         AXI_LITE_IPIF_I                                                   |    <0.001 |
|           I_SLAVE_ATTACHMENT                                              |    <0.001 |
|             I_DECODER                                                     |    <0.001 |
|         gpio_core_1                                                       |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                     |    <0.001 |
+---------------------------------------------------------------------------+-----------+


