#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Feb 28 16:28:12 2023
# Process ID: 18032
# Current directory: c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq
# Command line: vivado.exe radio_top_pynq.xpr
# Log file: c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/vivado.log
# Journal file: c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq\vivado.jou
# Running On: DESKTOP-1UDCE0K, OS: Windows, CPU Frequency: 3187 MHz, CPU Physical cores: 16, Host memory: 137149 MB
#-----------------------------------------------------------
start_gui
open_project radio_top_pynq.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1641.918 ; gain = 406.199
update_compile_order -fileset sources_1
open_bd_design {c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/Radio_Top_Pynq.bd}
Reading block design file <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/Radio_Top_Pynq.bd>...
Adding Block Design Container - Transmit_Chain_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_1
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_DMA
Adding Block Design Container - PS_Zynq_0
Successfully read diagram <Radio_Top_Pynq> from block design file <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/Radio_Top_Pynq.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1864.301 ; gain = 138.973
set_property offset 0x40010000 [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_axi_gpio_0_Reg}]
set_property range 128 [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_axi_gpio_0_Reg}]
set_property range 128 [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_axi_gpio_1_Reg}]
set_property range 128 [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_axi_gpio_2_Reg}]
set_property range 4K [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_M_AXI_BRAM_Reg}]
set_property range 16K [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_M_AXI_BRAM_Reg}]
set_property offset 0x40010100 [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_axi_gpio_1_Reg}]
set_property offset 0x40010200 [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_axi_gpio_2_Reg}]
save_bd_design
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\Transmit_Chain_inst_0\Transmit_Chain_inst_0.bd> 
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\PS_Zynq_inst_0\PS_Zynq_inst_0.bd> 
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.srcs\sources_1\bd\Radio_Top_Pynq\Radio_Top_Pynq.bd> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/ui/bd_2286433a.ui> 
reset_run synth_1
INFO: [Project 1-1160] Copying file c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/Radio_Top_Pynq_wrapper.dcp to c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 24
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/PS_Zynq_0/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/PS_Zynq_0/processing_system7_0' with propagated value(100). Command ignored
INFO: [xilinx.com:ip:smartconnect:1.0-1] PS_Zynq_inst_0_smartconnect_0_0: SmartConnect PS_Zynq_inst_0_smartconnect_0_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:xfft:9.1-913] /Transmit_Chain_0/ifft data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /Transmit_Chain_0/ifft data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /Transmit_Chain_0/playback_mem/BRAM_PORTA(OTHER) and /Transmit_Chain_0/axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /Transmit_Chain_0/playback_mem/BRAM_PORTB(OTHER) and /Transmit_Chain_0/playback_ctrl_0/BRAM_PORT(BRAM_CTRL)
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /axis_data_fifo_1/S_AXIS(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32768} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32768} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xn_re {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_re} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32752} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 1024} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} field_xn_im {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_im} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32752} bitoffset {attribs {resolve_type generated dependency xn_im_offset format long minimum {} maximum {}} value 16} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 1024} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xk_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xk_index} enabled {attribs {resolve_type generated dependency xk_index_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xk_index_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_blk_exp {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value blk_exp} enabled {attribs {resolve_type generated dependency blk_exp_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type generated dependency blk_exp_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_ovflo {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ovflo} enabled {attribs {resolve_type generated dependency ovflo_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type generated dependency ovflo_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} TUSER_WIDTH 0}) and /Transmit_Chain_0/M_AXIS(undef)
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\Transmit_Chain_inst_0\Transmit_Chain_inst_0.bd> 
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\PS_Zynq_inst_0\PS_Zynq_inst_0.bd> 
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.srcs\sources_1\bd\Radio_Top_Pynq\Radio_Top_Pynq.bd> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/ui/bd_2286433a.ui> 
Verilog Output written to : c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/synth/Radio_Top_Pynq.v
Verilog Output written to : c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/sim/Radio_Top_Pynq.v
Verilog Output written to : c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/hdl/Radio_Top_Pynq_wrapper.v
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\Transmit_Chain_inst_0\Transmit_Chain_inst_0.bd> 
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\PS_Zynq_inst_0\PS_Zynq_inst_0.bd> 
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/ip/Radio_Top_Pynq_system_ila_0_0/Radio_Top_Pynq_system_ila_0_0_ooc.xdc'
Exporting to file c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/ip/Radio_Top_Pynq_system_ila_0_0/bd_0/hw_handoff/Radio_Top_Pynq_system_ila_0_0.hwh
Generated Hardware Definition File c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/ip/Radio_Top_Pynq_system_ila_0_0/bd_0/synth/Radio_Top_Pynq_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_DMA .
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\Transmit_Chain_inst_0\Transmit_Chain_inst_0.bd> 
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\PS_Zynq_inst_0\PS_Zynq_inst_0.bd> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/ui/bd_2286433a.ui> 
INFO: [BD 41-1662] The design 'Transmit_Chain_inst_0.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/playback_mem/addra'(12) to pin: '/axi_bram_ctrl_0/bram_addr_a'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/playback_mem/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/playback_mem/addrb'(12) to pin: '/playback_ctrl_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/synth/Transmit_Chain_inst_0.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/playback_mem/addra'(12) to pin: '/axi_bram_ctrl_0/bram_addr_a'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/playback_mem/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/playback_mem/addrb'(12) to pin: '/playback_ctrl_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/sim/Transmit_Chain_inst_0.v
Verilog Output written to : c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/hdl/Transmit_Chain_inst_0_wrapper.v
Exporting to file c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/hw_handoff/Transmit_Chain_inst_0.hwh
Generated Hardware Definition File c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/synth/Transmit_Chain_inst_0.hwdef
INFO: [BD 41-1662] The design 'PS_Zynq_inst_0.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_interconnect_0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_interconnect_0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_0/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_0/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_0/M00_AXI_awid'(1) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_interconnect_0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_interconnect_0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_0/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_0/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_0/M00_AXI_awid'(1) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/sim/PS_Zynq_inst_0.v
Verilog Output written to : c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/hdl/PS_Zynq_inst_0_wrapper.v
Exporting to file c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_smartconnect_0_0/bd_0/hw_handoff/PS_Zynq_inst_0_smartconnect_0_0.hwh
Generated Hardware Definition File c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_smartconnect_0_0/bd_0/synth/PS_Zynq_inst_0_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_auto_us_0/PS_Zynq_inst_0_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_auto_us_1/PS_Zynq_inst_0_auto_us_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_auto_pc_0/PS_Zynq_inst_0_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
Exporting to file c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/hw_handoff/PS_Zynq_inst_0.hwh
Generated Hardware Definition File c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.hwdef
Exporting to file c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/hw_handoff/Radio_Top_Pynq.hwh
Generated Hardware Definition File c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/synth/Radio_Top_Pynq.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP PS_Zynq_inst_0_auto_pc_0, cache-ID = c51a891cfdce47f4; cache size = 81.012 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP PS_Zynq_inst_0_auto_us_0, cache-ID = a03db77a09d55ba5; cache size = 81.012 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP PS_Zynq_inst_0_auto_us_1, cache-ID = 3e9ab53fc4cac794; cache size = 81.012 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Radio_Top_Pynq_system_ila_0_0, cache-ID = 7df605cb5d7d7991; cache size = 81.012 MB.
config_ip_cache: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2534.469 ; gain = 18.801
[Tue Feb 28 17:44:27 2023] Launched PS_Zynq_inst_0_smartconnect_0_0_synth_1, synth_1...
Run output will be captured here:
PS_Zynq_inst_0_smartconnect_0_0_synth_1: c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/PS_Zynq_inst_0_smartconnect_0_0_synth_1/runme.log
synth_1: c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/runme.log
[Tue Feb 28 17:44:27 2023] Launched impl_1...
Run output will be captured here: c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:04 ; elapsed = 00:01:12 . Memory (MB): peak = 2534.469 ; gain = 428.121
open_bd_design {c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/PS_Zynq/PS_Zynq.bd}
Reading block design file <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/PS_Zynq/PS_Zynq.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_100
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_10
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_40
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- user.org:user:delimiter:1.0 - delimiter_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding component instance block -- user.org:user:delimiter:1.0 - delimiter_2
Adding component instance block -- user.org:user:delimiter:1.0 - delimiter_0
Successfully read diagram <PS_Zynq> from block design file <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/PS_Zynq/PS_Zynq.bd>
reset_run synth_1
reset_run PS_Zynq_inst_0_smartconnect_0_0_synth_1
set_property offset 0x40000000 [get_bd_addr_segs {processing_system7_0/Data/SEG_M_AXI_DMA_Reg}]
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_M_AXI_DMA_Reg}]
set_property range 16K [get_bd_addr_segs {processing_system7_0/Data/SEG_M_AXI_BRAM_Reg}]
set_property offset 0x40020000 [get_bd_addr_segs {processing_system7_0/Data/SEG_M_AXI_BRAM_Reg}]
set_property offset 0x40010000 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_gpio_0_Reg}]
set_property range 128 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_gpio_0_Reg}]
set_property range 128 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_gpio_1_Reg}]
set_property range 128 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_gpio_2_Reg}]
set_property offset 0x40010100 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_gpio_1_Reg}]
set_property offset 0x40010200 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_gpio_2_Reg}]
save_bd_design
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.srcs\sources_1\bd\PS_Zynq\PS_Zynq.bd> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/PS_Zynq/ui/bd_6ccb307e.ui> 
upgrade_bd_cells [get_bd_cells PS_Zynq_0]
INFO: [BD 41-1794] Referenced block design(PS_Zynq.bd) is not validated, the design will be opening in background if not open and then validating...
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [xilinx.com:ip:smartconnect:1.0-1] PS_Zynq_smartconnect_0_0: SmartConnect PS_Zynq_smartconnect_0_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.srcs\sources_1\bd\PS_Zynq\PS_Zynq.bd> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/PS_Zynq/ui/bd_6ccb307e.ui> 
INFO: [BD 41-2259] Block design 'PS_Zynq.bd' contains one or more Processing Systems. It is not recommended that you have more than one instance of such blocks in your design.
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\PS_Zynq_inst_0\PS_Zynq_inst_0.bd> 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\PS_Zynq_inst_0\PS_Zynq_inst_0.bd> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_c0aad378.ui> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_6081837.ui> 
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\PS_Zynq_inst_0\PS_Zynq_inst_0.bd> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_c0aad378.ui> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_bb719bd7.ui> 
INFO: [BD 41-2537] Upgraded Block Design source 'PS_Zynq.bd' of Block Design Container </PS_Zynq_0>
upgrade_bd_cells: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2637.816 ; gain = 98.289
save_bd_design
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\Transmit_Chain_inst_0\Transmit_Chain_inst_0.bd> 
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\PS_Zynq_inst_0\PS_Zynq_inst_0.bd> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_c0aad378.ui> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_bb719bd7.ui> 
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.srcs\sources_1\bd\Radio_Top_Pynq\Radio_Top_Pynq.bd> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/ui/bd_2286433a.ui> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/ui/bd_69c421f5.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 24
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/PS_Zynq_0/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/PS_Zynq_0/processing_system7_0' with propagated value(100). Command ignored
INFO: [xilinx.com:ip:smartconnect:1.0-1] PS_Zynq_inst_0_smartconnect_0_0: SmartConnect PS_Zynq_inst_0_smartconnect_0_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:xfft:9.1-913] /Transmit_Chain_0/ifft data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /Transmit_Chain_0/ifft data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /Transmit_Chain_0/playback_mem/BRAM_PORTA(OTHER) and /Transmit_Chain_0/axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /Transmit_Chain_0/playback_mem/BRAM_PORTB(OTHER) and /Transmit_Chain_0/playback_ctrl_0/BRAM_PORT(BRAM_CTRL)
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /axis_data_fifo_1/S_AXIS(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32768} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32768} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xn_re {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_re} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32752} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 1024} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} field_xn_im {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_im} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32752} bitoffset {attribs {resolve_type generated dependency xn_im_offset format long minimum {} maximum {}} value 16} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 1024} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xk_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xk_index} enabled {attribs {resolve_type generated dependency xk_index_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xk_index_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_blk_exp {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value blk_exp} enabled {attribs {resolve_type generated dependency blk_exp_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type generated dependency blk_exp_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_ovflo {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ovflo} enabled {attribs {resolve_type generated dependency ovflo_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type generated dependency ovflo_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} TUSER_WIDTH 0}) and /Transmit_Chain_0/M_AXIS(undef)
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\Transmit_Chain_inst_0\Transmit_Chain_inst_0.bd> 
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\PS_Zynq_inst_0\PS_Zynq_inst_0.bd> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_c0aad378.ui> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_bb719bd7.ui> 
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.srcs\sources_1\bd\Radio_Top_Pynq\Radio_Top_Pynq.bd> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/ui/bd_2286433a.ui> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/ui/bd_69c421f5.ui> 
Verilog Output written to : c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/synth/Radio_Top_Pynq.v
Verilog Output written to : c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/sim/Radio_Top_Pynq.v
Verilog Output written to : c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/hdl/Radio_Top_Pynq_wrapper.v
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\Transmit_Chain_inst_0\Transmit_Chain_inst_0.bd> 
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\PS_Zynq_inst_0\PS_Zynq_inst_0.bd> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_c0aad378.ui> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_bb719bd7.ui> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/ui/bd_2286433a.ui> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/ui/bd_69c421f5.ui> 
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/ip/Radio_Top_Pynq_system_ila_0_0/Radio_Top_Pynq_system_ila_0_0_ooc.xdc'
Exporting to file c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/ip/Radio_Top_Pynq_system_ila_0_0/bd_0/hw_handoff/Radio_Top_Pynq_system_ila_0_0.hwh
Generated Hardware Definition File c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/ip/Radio_Top_Pynq_system_ila_0_0/bd_0/synth/Radio_Top_Pynq_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_DMA .
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\Transmit_Chain_inst_0\Transmit_Chain_inst_0.bd> 
Wrote  : <c:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\PS_Zynq_inst_0\PS_Zynq_inst_0.bd> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_c0aad378.ui> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_bb719bd7.ui> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/ui/bd_2286433a.ui> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/ui/bd_69c421f5.ui> 
INFO: [BD 41-1662] The design 'Transmit_Chain_inst_0.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/playback_mem/addra'(12) to pin: '/axi_bram_ctrl_0/bram_addr_a'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/playback_mem/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/playback_mem/addrb'(12) to pin: '/playback_ctrl_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/synth/Transmit_Chain_inst_0.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/playback_mem/addra'(12) to pin: '/axi_bram_ctrl_0/bram_addr_a'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/playback_mem/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/playback_mem/addrb'(12) to pin: '/playback_ctrl_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/sim/Transmit_Chain_inst_0.v
Verilog Output written to : c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/hdl/Transmit_Chain_inst_0_wrapper.v
Exporting to file c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/hw_handoff/Transmit_Chain_inst_0.hwh
Generated Hardware Definition File c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/synth/Transmit_Chain_inst_0.hwdef
INFO: [BD 41-1662] The design 'PS_Zynq_inst_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_c0aad378.ui> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_bb719bd7.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_interconnect_0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_interconnect_0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_0/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_0/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_0/M00_AXI_awid'(1) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_interconnect_0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_interconnect_0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_0/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_0/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_0/M00_AXI_awid'(1) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/sim/PS_Zynq_inst_0.v
Verilog Output written to : c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/hdl/PS_Zynq_inst_0_wrapper.v
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_c0aad378.ui> 
Wrote  : <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ui/bd_bb719bd7.ui> 
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_100 .
Exporting to file c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_smartconnect_0_0/bd_0/hw_handoff/PS_Zynq_inst_0_smartconnect_0_0.hwh
Generated Hardware Definition File c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_smartconnect_0_0/bd_0/synth/PS_Zynq_inst_0_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_40 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gpio_regs/axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gpio_regs/axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gpio_regs/delimiter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gpio_regs/axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gpio_regs/delimiter_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gpio_regs/delimiter_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_auto_us_0/PS_Zynq_inst_0_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_auto_us_1/PS_Zynq_inst_0_auto_us_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_auto_pc_0/PS_Zynq_inst_0_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
Exporting to file c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/hw_handoff/PS_Zynq_inst_0.hwh
Generated Hardware Definition File c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.hwdef
Exporting to file c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/hw_handoff/Radio_Top_Pynq.hwh
Generated Hardware Definition File c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/synth/Radio_Top_Pynq.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP PS_Zynq_inst_0_auto_pc_0, cache-ID = c51a891cfdce47f4; cache size = 81.012 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Radio_Top_Pynq_system_ila_0_0, cache-ID = 7df605cb5d7d7991; cache size = 81.013 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP PS_Zynq_inst_0_auto_us_0, cache-ID = a03db77a09d55ba5; cache size = 81.012 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP PS_Zynq_inst_0_xbar_0, cache-ID = cbeca12fa1d3465d; cache size = 81.013 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP PS_Zynq_inst_0_auto_us_1, cache-ID = 3e9ab53fc4cac794; cache size = 81.012 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP PS_Zynq_inst_0_proc_sys_reset_10_0, cache-ID = b9575babf9a5e32f; cache size = 81.012 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP PS_Zynq_inst_0_axi_gpio_0_0, cache-ID = 060f1d1825811462; cache size = 81.012 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP PS_Zynq_inst_0_axi_gpio_1_0, cache-ID = 165cb011200a6cb7; cache size = 81.012 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP PS_Zynq_inst_0_axi_gpio_2_0, cache-ID = 060f1d1825811462; cache size = 81.012 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP PS_Zynq_inst_0_delimiter_0_0, cache-ID = cee24266d4ee5a85; cache size = 81.012 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP PS_Zynq_inst_0_proc_sys_reset_40_0, cache-ID = cf0996aadd0f067d; cache size = 81.013 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP PS_Zynq_inst_0_delimiter_1_0, cache-ID = d5af86ae3c58a2f3; cache size = 81.012 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP PS_Zynq_inst_0_delimiter_2_0, cache-ID = 72419ac5a8d6d80c; cache size = 81.012 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP PS_Zynq_inst_0_proc_sys_reset_100_0, cache-ID = 3e769be0b73e4f4b; cache size = 81.012 MB.
[Tue Feb 28 17:49:35 2023] Launched PS_Zynq_inst_0_smartconnect_0_0_synth_1, PS_Zynq_inst_0_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
PS_Zynq_inst_0_smartconnect_0_0_synth_1: c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/PS_Zynq_inst_0_smartconnect_0_0_synth_1/runme.log
PS_Zynq_inst_0_processing_system7_0_0_synth_1: c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/PS_Zynq_inst_0_processing_system7_0_0_synth_1/runme.log
synth_1: c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/runme.log
[Tue Feb 28 17:49:35 2023] Launched impl_1...
Run output will be captured here: c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 2797.004 ; gain = 155.230
write_hw_platform -fixed -include_bit -force -file c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/Radio_Top_Pynq_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/Radio_Top_Pynq_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/Radio_Top_Pynq_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2022.1/data/embeddedsw) loading 0 seconds
write_hw_platform: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2968.027 ; gain = 171.023
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar  1 14:17:08 2023...
