<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="hls_divider" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="a" src_type="unsigned short" src_isptr="0" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="CRTLS" hw_bitwidth="16" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24"/>
        </hw>
      </arg>
      <arg id="1" access_type="r" src_name="b" src_type="unsigned short" src_isptr="0" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="CRTLS" hw_bitwidth="16" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32"/>
        </hw>
      </arg>
    </args>
    <return src_type="unsigned int" src_bitwidth="32" offset="0x0">
      <hw hw_usage="data" hw_interface="S_AXILite" hw_name="CRTLS" hw_bitwidth="32"/>
    </return>
  </kernel>
</root>
