Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Apr 23 12:42:12 2022
| Host         : LAPTOP-9IM6L6CH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : xa7a50t-csg324
| Speed File   : -1I  PRODUCTION 1.16 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   374         
LUTAR-1    Warning           LUT drives async reset alert  96          
TIMING-20  Warning           Non-clocked latch             48          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (534)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (912)
5. checking no_input_delay (7)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (534)
--------------------------
 There are 313 register/latch pins with no clock driven by root clock pin: CLK100MHZ (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: SW[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_lsb_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_lsb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_lsb_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_lsb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_lsb_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_lsb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_lsb_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_lsb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_msb_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_msb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_msb_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_msb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_msb_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_msb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_msb_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_msb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_lsb_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_lsb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_lsb_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_lsb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_lsb_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_lsb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_lsb_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_lsb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_msb_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_msb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_msb_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_msb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_msb_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_msb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_msb_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_msb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_lsb_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_lsb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_lsb_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_lsb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_lsb_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_lsb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_lsb_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_lsb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_msb_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_msb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_msb_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_msb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_msb_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_msb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_msb_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_msb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_lsb_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_lsb_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_lsb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_lsb_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_lsb_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_lsb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_lsb_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_lsb_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_lsb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_lsb_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_lsb_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_lsb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_msb_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_msb_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_msb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_msb_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_msb_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_msb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_msb_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_msb_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_msb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_msb_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_msb_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_msb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_lsb_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_lsb_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_lsb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_lsb_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_lsb_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_lsb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_lsb_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_lsb_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_lsb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_lsb_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_lsb_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_lsb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_msb_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_msb_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_msb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_msb_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_msb_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_msb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_msb_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_msb_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_msb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_msb_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_msb_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_msb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_lsb_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_lsb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_lsb_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_lsb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_lsb_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_lsb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_lsb_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_lsb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_msb_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_msb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_msb_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_msb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_msb_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_msb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_msb_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_msb_reg[3]_P/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: Alarmclock/divider/temp_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Alarmclock/segDriver/uut2/count_reg[15]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (912)
--------------------------------------------------
 There are 912 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  928          inf        0.000                      0                  928           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           928 Endpoints
Min Delay           928 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Alarmclock/segDriver/sel_hours_lsb_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            ANs[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.405ns  (logic 3.980ns (47.354%)  route 4.425ns (52.646%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDSE                         0.000     0.000 r  Alarmclock/segDriver/sel_hours_lsb_reg/C
    SLICE_X1Y18          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  Alarmclock/segDriver/sel_hours_lsb_reg/Q
                         net (fo=1, routed)           4.425     4.881    ANs_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.524     8.405 r  ANs_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.405    ANs[6]
    K2                                                                r  ANs[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/segDriver/temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.310ns  (logic 4.116ns (49.525%)  route 4.194ns (50.475%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  Alarmclock/segDriver/temp_reg[1]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Alarmclock/segDriver/temp_reg[1]/Q
                         net (fo=7, routed)           0.835     1.291    Alarmclock/segDriver/uut1/Q[1]
    SLICE_X1Y15          LUT4 (Prop_lut4_I3_O)        0.124     1.415 r  Alarmclock/segDriver/uut1/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.360     4.774    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.536     8.310 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     8.310    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/segDriver/temp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.037ns  (logic 4.316ns (53.697%)  route 3.721ns (46.303%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  Alarmclock/segDriver/temp_reg[0]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Alarmclock/segDriver/temp_reg[0]/Q
                         net (fo=7, routed)           0.820     1.276    Alarmclock/segDriver/uut1/Q[0]
    SLICE_X1Y14          LUT4 (Prop_lut4_I1_O)        0.152     1.428 r  Alarmclock/segDriver/uut1/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.901     4.329    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.708     8.037 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     8.037    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/segDriver/temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.729ns  (logic 4.351ns (56.302%)  route 3.377ns (43.697%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  Alarmclock/segDriver/temp_reg[1]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Alarmclock/segDriver/temp_reg[1]/Q
                         net (fo=7, routed)           0.840     1.296    Alarmclock/segDriver/uut1/Q[1]
    SLICE_X1Y15          LUT4 (Prop_lut4_I3_O)        0.149     1.445 r  Alarmclock/segDriver/uut1/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.537     3.982    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.746     7.729 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     7.729    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.699ns  (logic 5.003ns (64.986%)  route 2.696ns (35.014%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           2.696     4.166    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.533     7.699 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.699    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/segDriver/sel_sec_msb_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            ANs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.392ns  (logic 4.140ns (56.001%)  route 3.253ns (43.999%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDSE                         0.000     0.000 r  Alarmclock/segDriver/sel_sec_msb_reg/C
    SLICE_X1Y18          FDSE (Prop_fdse_C_Q)         0.419     0.419 r  Alarmclock/segDriver/sel_sec_msb_reg/Q
                         net (fo=1, routed)           3.253     3.672    ANs_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.721     7.392 r  ANs_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.392    ANs[3]
    J14                                                               r  ANs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.351ns  (logic 5.015ns (68.217%)  route 2.337ns (31.783%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SW_IBUF[0]_inst/O
                         net (fo=122, routed)         2.337     3.827    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.524     7.351 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.351    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.311ns  (logic 5.027ns (68.761%)  route 2.284ns (31.239%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  SW_IBUF[1]_inst/O
                         net (fo=26, routed)          2.284     3.768    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.543     7.311 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.311    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/segDriver/temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.154ns  (logic 4.331ns (60.539%)  route 2.823ns (39.461%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  Alarmclock/segDriver/temp_reg[1]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Alarmclock/segDriver/temp_reg[1]/Q
                         net (fo=7, routed)           0.835     1.291    Alarmclock/segDriver/uut1/Q[1]
    SLICE_X1Y15          LUT4 (Prop_lut4_I1_O)        0.154     1.445 r  Alarmclock/segDriver/uut1/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.988     3.433    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.721     7.154 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     7.154    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            Alarmclock/clock_setter/clock_sec_lsb_reg[2]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.143ns  (logic 1.615ns (22.608%)  route 5.528ns (77.392%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SW_IBUF[0]_inst/O
                         net (fo=122, routed)         4.523     6.014    Alarmclock/clock_setter/LED_OBUF[0]
    SLICE_X1Y9           LUT4 (Prop_lut4_I3_O)        0.124     6.138 f  Alarmclock/clock_setter/clock_sec_lsb_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           1.005     7.143    Alarmclock/clock_setter/clock_sec_lsb_reg[2]_LDC_i_1_n_0
    SLICE_X1Y3           FDPE                                         f  Alarmclock/clock_setter/clock_sec_lsb_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Alarmclock/clock_setter/m_dwn_mem_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Alarmclock/clock_setter/clock_mins_lsb_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.186ns (72.746%)  route 0.070ns (27.254%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE                         0.000     0.000 r  Alarmclock/clock_setter/m_dwn_mem_reg/C
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Alarmclock/clock_setter/m_dwn_mem_reg/Q
                         net (fo=5, routed)           0.070     0.211    Alarmclock/clock_setter/m_dwn_mem
    SLICE_X4Y13          LUT6 (Prop_lut6_I1_O)        0.045     0.256 r  Alarmclock/clock_setter/clock_mins_lsb[1]_C_i_1/O
                         net (fo=1, routed)           0.000     0.256    Alarmclock/clock_setter/clock_mins_lsb[1]_C_i_1_n_0
    SLICE_X4Y13          FDCE                                         r  Alarmclock/clock_setter/clock_mins_lsb_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/BTNU_debouncer/FF1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Alarmclock/BTNU_debouncer/FF2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.128ns (46.338%)  route 0.148ns (53.662%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE                         0.000     0.000 r  Alarmclock/BTNU_debouncer/FF1_reg/C
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Alarmclock/BTNU_debouncer/FF1_reg/Q
                         net (fo=3, routed)           0.148     0.276    Alarmclock/BTNU_debouncer/FF1
    SLICE_X3Y37          FDRE                                         r  Alarmclock/BTNU_debouncer/FF2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/clock/clock_sec_msb_reg[3]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            Alarmclock/clock/clock_sec_msb_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDPE                         0.000     0.000 r  Alarmclock/clock/clock_sec_msb_reg[3]_P/C
    SLICE_X4Y6           FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Alarmclock/clock/clock_sec_msb_reg[3]_P/Q
                         net (fo=8, routed)           0.109     0.250    Alarmclock/clock/clock_sec_msb_reg[3]_P_1
    SLICE_X5Y6           LUT6 (Prop_lut6_I1_O)        0.045     0.295 r  Alarmclock/clock/clock_sec_msb[3]_C_i_1/O
                         net (fo=1, routed)           0.000     0.295    Alarmclock/clock/clock_sec_msb[3]_C_i_1_n_0
    SLICE_X5Y6           FDCE                                         r  Alarmclock/clock/clock_sec_msb_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/BTNL_debouncer/FF2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Alarmclock/BTNL_debouncer/btn_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  Alarmclock/BTNL_debouncer/FF2_reg/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Alarmclock/BTNL_debouncer/FF2_reg/Q
                         net (fo=2, routed)           0.069     0.197    Alarmclock/BTNL_debouncer/FF2
    SLICE_X3Y21          LUT4 (Prop_lut4_I1_O)        0.099     0.296 r  Alarmclock/BTNL_debouncer/btn_out_i_1__2/O
                         net (fo=1, routed)           0.000     0.296    Alarmclock/BTNL_debouncer/btn_out_i_1__2_n_0
    SLICE_X3Y21          FDRE                                         r  Alarmclock/BTNL_debouncer/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/clock_setter/clock_hours_lsb_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            Alarmclock/clock_setter/clock_hours_lsb_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.203ns (67.165%)  route 0.099ns (32.835%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         LDCE                         0.000     0.000 r  Alarmclock/clock_setter/clock_hours_lsb_reg[0]_LDC/G
    SLICE_X11Y21         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Alarmclock/clock_setter/clock_hours_lsb_reg[0]_LDC/Q
                         net (fo=7, routed)           0.099     0.257    Alarmclock/clock_setter/clock_hours_lsb_reg[0]_P_0
    SLICE_X10Y21         LUT3 (Prop_lut3_I1_O)        0.045     0.302 r  Alarmclock/clock_setter/clock_hours_lsb[0]_P_i_1__0/O
                         net (fo=1, routed)           0.000     0.302    Alarmclock/clock_setter/clock_hours_lsb[0]_P_i_1__0_n_0
    SLICE_X10Y21         FDPE                                         r  Alarmclock/clock_setter/clock_hours_lsb_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/BTND_debouncer/FF2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Alarmclock/BTND_debouncer/btn_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.491%)  route 0.121ns (39.509%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE                         0.000     0.000 r  Alarmclock/BTND_debouncer/FF2_reg/C
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Alarmclock/BTND_debouncer/FF2_reg/Q
                         net (fo=2, routed)           0.121     0.262    Alarmclock/BTND_debouncer/FF2
    SLICE_X3Y28          LUT4 (Prop_lut4_I1_O)        0.045     0.307 r  Alarmclock/BTND_debouncer/btn_out_i_1__0/O
                         net (fo=1, routed)           0.000     0.307    Alarmclock/BTND_debouncer/btn_out_i_1__0_n_0
    SLICE_X3Y28          FDRE                                         r  Alarmclock/BTND_debouncer/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/BTNU_debouncer/FF1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Alarmclock/BTNU_debouncer/btn_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.227ns (73.235%)  route 0.083ns (26.765%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE                         0.000     0.000 r  Alarmclock/BTNU_debouncer/FF1_reg/C
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Alarmclock/BTNU_debouncer/FF1_reg/Q
                         net (fo=3, routed)           0.083     0.211    Alarmclock/BTNU_debouncer/FF1
    SLICE_X3Y37          LUT4 (Prop_lut4_I0_O)        0.099     0.310 r  Alarmclock/BTNU_debouncer/btn_out_i_1/O
                         net (fo=1, routed)           0.000     0.310    Alarmclock/BTNU_debouncer/btn_out_i_1_n_0
    SLICE_X3Y37          FDRE                                         r  Alarmclock/BTNU_debouncer/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/clock_setter/clock_sec_lsb_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            Alarmclock/disp_sec_lsb_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.203ns (65.064%)  route 0.109ns (34.936%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          LDCE                         0.000     0.000 r  Alarmclock/clock_setter/clock_sec_lsb_reg[3]_LDC/G
    SLICE_X5Y12          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Alarmclock/clock_setter/clock_sec_lsb_reg[3]_LDC/Q
                         net (fo=3, routed)           0.109     0.267    Alarmclock/clock/clock_sec_lsb_reg[3]_P_3
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.045     0.312 r  Alarmclock/clock/disp_sec_lsb[3]_i_1/O
                         net (fo=1, routed)           0.000     0.312    Alarmclock/clock_n_116
    SLICE_X4Y12          FDRE                                         r  Alarmclock/disp_sec_lsb_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/clock_setter/clock_sec_lsb_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            Alarmclock/disp_sec_lsb_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.203ns (64.619%)  route 0.111ns (35.381%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          LDCE                         0.000     0.000 r  Alarmclock/clock_setter/clock_sec_lsb_reg[0]_LDC/G
    SLICE_X0Y12          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Alarmclock/clock_setter/clock_sec_lsb_reg[0]_LDC/Q
                         net (fo=3, routed)           0.111     0.269    Alarmclock/clock/clock_sec_lsb_reg[0]_P_3
    SLICE_X1Y12          LUT6 (Prop_lut6_I0_O)        0.045     0.314 r  Alarmclock/clock/disp_sec_lsb[0]_i_1/O
                         net (fo=1, routed)           0.000     0.314    Alarmclock/clock_n_119
    SLICE_X1Y12          FDRE                                         r  Alarmclock/disp_sec_lsb_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/clock/clock_sec_msb_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            Alarmclock/disp_sec_msb_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE                         0.000     0.000 r  Alarmclock/clock/clock_sec_msb_reg[0]_C/C
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Alarmclock/clock/clock_sec_msb_reg[0]_C/Q
                         net (fo=7, routed)           0.105     0.269    Alarmclock/clock/clock_sec_msb_reg[0]_C_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I4_O)        0.045     0.314 r  Alarmclock/clock/disp_sec_msb[0]_i_1/O
                         net (fo=1, routed)           0.000     0.314    Alarmclock/clock_n_115
    SLICE_X3Y5           FDRE                                         r  Alarmclock/disp_sec_msb_reg[0]/D
  -------------------------------------------------------------------    -------------------





