Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Nov 10 16:07:07 2020
| Host         : Neilsons running 64-bit major release  (build 9200)
| Command      : report_drc -file lab5_drc_routed.rpt -pb lab5_drc_routed.pb -rpx lab5_drc_routed.rpx
| Design       : lab5
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PDRC-153    | Warning  | Gated clock check                                           | 1          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net slowed_clk_for_3_states/auto_clk is a gated clock net sourced by a combinational pin slowed_clk_for_3_states/cur_money[5]_i_2/O, cell slowed_clk_for_3_states/cur_money[5]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT slowed_clk_for_3_states/cur_money[5]_i_2 is driving clock pin of 13 cells. This could lead to large hold time violations. Involved cells are:
cur_money_reg[0], cur_money_reg[1], cur_money_reg[2], cur_money_reg[3],
cur_money_reg[4], cur_money_reg[5], mode_reg[0], mode_reg[1], mode_reg[2],
pieces_subtracted_reg, secs_reg[0], secs_reg[1], secs_reg[2]
Related violations: <none>


