#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sat Nov 06 10:07:10 2021
# Process ID: 5076
# Current directory: C:/Users/admin/VIVADO project/project_32bit_risc_processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7408 C:\Users\admin\VIVADO project\project_32bit_risc_processor\project_32bit_risc_processor.xpr
# Log file: C:/Users/admin/VIVADO project/project_32bit_risc_processor/vivado.log
# Journal file: C:/Users/admin/VIVADO project/project_32bit_risc_processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/admin/VIVADO project/project_32bit_risc_processor/project_32bit_risc_processor.xpr}
open_project {C:/Users/admin/VIVADO project/MIPS_32_RISC_PROCESSOR_WITH_5_STAGE_PIPELNE/MIPS_32_RISC_PROCESSOR_WITH_5_STAGE_PIPELNE.xpr}
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
close_design
file mkdir C:/Users/admin/VIVADO project/MIPS_32_RISC_PROCESSOR_WITH_5_STAGE_PIPELNE/MIPS_32_RISC_PROCESSOR_WITH_5_STAGE_PIPELNE.srcs/sim_1/new
file mkdir C:/Users/admin/VIVADO project/MIPS_32_RISC_PROCESSOR_WITH_5_STAGE_PIPELNE/MIPS_32_RISC_PROCESSOR_WITH_5_STAGE_PIPELNE.srcs/sim_1/new
file mkdir C:/Users/admin/VIVADO project/MIPS_32_RISC_PROCESSOR_WITH_5_STAGE_PIPELNE/MIPS_32_RISC_PROCESSOR_WITH_5_STAGE_PIPELNE.srcs/sim_1/new
file mkdir C:/Users/admin/VIVADO project/MIPS_32_RISC_PROCESSOR_WITH_5_STAGE_PIPELNE/MIPS_32_RISC_PROCESSOR_WITH_5_STAGE_PIPELNE.srcs/sim_1/new
file mkdir C:/Users/admin/VIVADO project/MIPS_32_RISC_PROCESSOR_WITH_5_STAGE_PIPELNE/MIPS_32_RISC_PROCESSOR_WITH_5_STAGE_PIPELNE.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/admin/VIVADO project/MIPS_32_RISC_PROCESSOR_WITH_5_STAGE_PIPELNE/MIPS_32_RISC_PROCESSOR_WITH_5_STAGE_PIPELNE.srcs/sim_1/new
file mkdir {C:/Users/admin/VIVADO project/MIPS_32_RISC_PROCESSOR_WITH_5_STAGE_PIPELNE/MIPS_32_RISC_PROCESSOR_WITH_5_STAGE_PIPELNE.srcs/sim_1/new}
close [ open {C:/Users/admin/VIVADO project/MIPS_32_RISC_PROCESSOR_WITH_5_STAGE_PIPELNE/MIPS_32_RISC_PROCESSOR_WITH_5_STAGE_PIPELNE.srcs/sim_1/new/test_bench.v} w ]
add_files -fileset sim_1 {{C:/Users/admin/VIVADO project/MIPS_32_RISC_PROCESSOR_WITH_5_STAGE_PIPELNE/MIPS_32_RISC_PROCESSOR_WITH_5_STAGE_PIPELNE.srcs/sim_1/new/test_bench.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source test_bench.tcl
close_sim
launch_simulation
source test_bench.tcl
close_sim
launch_simulation
source test_bench.tcl
close_sim
launch_simulation
launch_simulation
source test_bench.tcl
close_sim
synth_design -rtl -name rtl_1
close_design
synth_design -rtl -name rtl_1
launch_simulation
source test_bench.tcl
close_sim
close_design
launch_simulation
source test_bench.tcl
close_sim
launch_simulation
source test_bench.tcl
synth_design -rtl -name rtl_1
close_design
close_sim
launch_simulation
launch_simulation
source test_bench.tcl
close_sim
synth_design -rtl -name rtl_1
launch_simulation
source test_bench.tcl
close_sim
close_design
launch_simulation
source test_bench.tcl
current_project project_32bit_risc_processor
launch_simulation
source test_bench.tcl
current_project MIPS_32_RISC_PROCESSOR_WITH_5_STAGE_PIPELNE
launch_simulation
source test_bench.tcl
close_sim
current_project project_32bit_risc_processor
launch_simulation
source test_bench.tcl
close_sim
close_project
