{"vcs1":{"timestamp_begin":1749478293.795814818, "rt":1.54, "ut":0.20, "st":0.07}}
{"vcselab":{"timestamp_begin":1749478295.395170492, "rt":0.95, "ut":0.14, "st":0.05}}
{"link":{"timestamp_begin":1749478296.380469139, "rt":0.32, "ut":0.09, "st":0.03}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1749478293.491518571}
{"VCS_COMP_START_TIME": 1749478293.491518571}
{"VCS_COMP_END_TIME": 1749478299.636569341}
{"VCS_USER_OPTIONS": "-R -sverilog /home/n26130126/Desktop/AOC_Final_Project/AIoC_Final_Project/./sim/Tile_Scheduler_tb.sv -f /home/n26130126/Desktop/AOC_Final_Project/AIoC_Final_Project/./src/filelist.f -debug_access+all -full64 +incdir+/home/n26130126/Desktop/AOC_Final_Project/AIoC_Final_Project/./src+/home/n26130126/Desktop/AOC_Final_Project/AIoC_Final_Project/./include+/home/n26130126/Desktop/AOC_Final_Project/AIoC_Final_Project/./sim +notimingcheck +define++FSDB_ALL"}
{"vcs1": {"peak_mem": 331600}}
{"vcselab": {"peak_mem": 195708}}
