<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAME70 Xplained Software Package: libraries/libchip/include/same70/component/component_icm.h Source File</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">  SAME70 Xplained Software Package 1.5</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath">
    <ul>
      <li><a class="el" href="dir_81818f1c1b01098ad6d8389f2aaf9f72.html">libraries</a>      </li>
      <li><a class="el" href="dir_33c8d9ef0c748cf5c50df7dbf441839e.html">libchip</a>      </li>
      <li><a class="el" href="dir_e8478b5db836196f374324cd3f52c720.html">include</a>      </li>
      <li><a class="el" href="dir_119d38153212911f4d833c021596233d.html">same70</a>      </li>
      <li><a class="el" href="dir_0383970294d34a9ba67ba74a0d26aa52.html">component</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<h1>component_icm.h</h1>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00002"></a>00002 <span class="comment">/*                  Atmel Microcontroller Software Support                      */</span>
<a name="l00003"></a>00003 <span class="comment">/*                       SAM Software Package License                           */</span>
<a name="l00004"></a>00004 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00005"></a>00005 <span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span>
<a name="l00006"></a>00006 <span class="comment">/*                                                                              */</span>
<a name="l00007"></a>00007 <span class="comment">/* All rights reserved.                                                         */</span>
<a name="l00008"></a>00008 <span class="comment">/*                                                                              */</span>
<a name="l00009"></a>00009 <span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span>
<a name="l00010"></a>00010 <span class="comment">/* modification, are permitted provided that the following condition is met:    */</span>
<a name="l00011"></a>00011 <span class="comment">/*                                                                              */</span>
<a name="l00012"></a>00012 <span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span>
<a name="l00013"></a>00013 <span class="comment">/* this list of conditions and the disclaimer below.                            */</span>
<a name="l00014"></a>00014 <span class="comment">/*                                                                              */</span>
<a name="l00015"></a>00015 <span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span>
<a name="l00016"></a>00016 <span class="comment">/* this software without specific prior written permission.                     */</span>
<a name="l00017"></a>00017 <span class="comment">/*                                                                              */</span>
<a name="l00018"></a>00018 <span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span>
<a name="l00019"></a>00019 <span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span>
<a name="l00020"></a>00020 <span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span>
<a name="l00021"></a>00021 <span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span>
<a name="l00022"></a>00022 <span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span>
<a name="l00023"></a>00023 <span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span>
<a name="l00024"></a>00024 <span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span>
<a name="l00025"></a>00025 <span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span>
<a name="l00026"></a>00026 <span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span>
<a name="l00027"></a>00027 <span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span>
<a name="l00028"></a>00028 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00029"></a>00029 
<a name="l00030"></a>00030 <span class="preprocessor">#ifndef _SAME70_ICM_COMPONENT_</span>
<a name="l00031"></a>00031 <span class="preprocessor"></span><span class="preprocessor">#define _SAME70_ICM_COMPONENT_</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span>
<a name="l00033"></a>00033 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00034"></a>00034 <span class="comment">/**  SOFTWARE API DEFINITION FOR Integrity Check Monitor */</span>
<a name="l00035"></a>00035 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00036"></a>00036 <span class="comment">/** \addtogroup SAME70_ICM Integrity Check Monitor */</span><span class="comment"></span>
<a name="l00037"></a>00037 <span class="comment">/*@{*/</span>
<a name="l00038"></a>00038 
<a name="l00039"></a>00039 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span><span class="comment">/** \brief Icm hardware registers */</span>
<a name="l00041"></a><a class="code" href="struct_icm.html">00041</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00042"></a><a class="code" href="struct_icm.html#a42f6c1d3c45b22401f6346004540d461">00042</a>   __IO uint32_t ICM_CFG;       <span class="comment">/**&lt; \brief (Icm Offset: 0x00) Configuration Register */</span>
<a name="l00043"></a><a class="code" href="struct_icm.html#aabb9961e474021e890fe7ee4494d2cbf">00043</a>   __O  uint32_t ICM_CTRL;      <span class="comment">/**&lt; \brief (Icm Offset: 0x04) Control Register */</span>
<a name="l00044"></a><a class="code" href="struct_icm.html#aea53ec12b94dd8948deb581174dec991">00044</a>   __O  uint32_t ICM_SR;        <span class="comment">/**&lt; \brief (Icm Offset: 0x08) Status Register */</span>
<a name="l00045"></a>00045   __I  uint32_t Reserved1[1];
<a name="l00046"></a><a class="code" href="struct_icm.html#a226cbcbbce5c30073fed8d87d81395e1">00046</a>   __O  uint32_t ICM_IER;       <span class="comment">/**&lt; \brief (Icm Offset: 0x10) Interrupt Enable Register */</span>
<a name="l00047"></a><a class="code" href="struct_icm.html#a6e0e9e297a2c402d0ba980579b452b65">00047</a>   __O  uint32_t ICM_IDR;       <span class="comment">/**&lt; \brief (Icm Offset: 0x14) Interrupt Disable Register */</span>
<a name="l00048"></a><a class="code" href="struct_icm.html#a906ff299eb3dc94377c75964e687d3d7">00048</a>   __I  uint32_t ICM_IMR;       <span class="comment">/**&lt; \brief (Icm Offset: 0x18) Interrupt Mask Register */</span>
<a name="l00049"></a><a class="code" href="struct_icm.html#a6f9838089e03a43f7242de7649bb20fa">00049</a>   __I  uint32_t ICM_ISR;       <span class="comment">/**&lt; \brief (Icm Offset: 0x1C) Interrupt Status Register */</span>
<a name="l00050"></a><a class="code" href="struct_icm.html#ad82efad8c6f9e75fd36dc3b5efd7c937">00050</a>   __I  uint32_t ICM_UASR;      <span class="comment">/**&lt; \brief (Icm Offset: 0x20) Undefined Access Status Register */</span>
<a name="l00051"></a>00051   __I  uint32_t Reserved2[3];
<a name="l00052"></a><a class="code" href="struct_icm.html#a3c368d0b5b5729e3327f9c08da881548">00052</a>   __IO uint32_t ICM_DSCR;      <span class="comment">/**&lt; \brief (Icm Offset: 0x30) Region Descriptor Area Start Address Register */</span>
<a name="l00053"></a><a class="code" href="struct_icm.html#a5b8f5e61dc6905c6d078257f6c1c24d7">00053</a>   __IO uint32_t ICM_HASH;      <span class="comment">/**&lt; \brief (Icm Offset: 0x34) Region Hash Area Start Address Register */</span>
<a name="l00054"></a><a class="code" href="struct_icm.html#aa017514a51e641ec2a21dbe1710aaec3">00054</a>   __O  uint32_t ICM_UIHVAL[8]; <span class="comment">/**&lt; \brief (Icm Offset: 0x38) User Initial Hash Value 0 Register */</span>
<a name="l00055"></a>00055 } <a class="code" href="struct_icm.html" title="Icm hardware registers.">Icm</a>;
<a name="l00056"></a>00056 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00057"></a>00057 <span class="comment">/* -------- ICM_CFG : (ICM Offset: 0x00) Configuration Register -------- */</span>
<a name="l00058"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#ga7a48bf6390c5536360b458b57765ba8f">00058</a> <span class="preprocessor">#define ICM_CFG_WBDIS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ICM_CFG) Write Back Disable */</span>
<a name="l00059"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#ga5ca5f9c0852a5977d62de1351eaa21bd">00059</a> <span class="preprocessor">#define ICM_CFG_EOMDIS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (ICM_CFG) End of Monitoring Disable */</span>
<a name="l00060"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#ga855a221d0c05ae9725e5baa15411e619">00060</a> <span class="preprocessor">#define ICM_CFG_SLBDIS (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (ICM_CFG) Secondary List Branching Disable */</span>
<a name="l00061"></a>00061 <span class="preprocessor">#define ICM_CFG_BBC_Pos 4</span>
<a name="l00062"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#gae506bb594d859d011fc7dc41a6ee00f9">00062</a> <span class="preprocessor"></span><span class="preprocessor">#define ICM_CFG_BBC_Msk (0xfu &lt;&lt; ICM_CFG_BBC_Pos) </span><span class="comment">/**&lt; \brief (ICM_CFG) Bus Burden Control */</span>
<a name="l00063"></a>00063 <span class="preprocessor">#define ICM_CFG_BBC(value) ((ICM_CFG_BBC_Msk &amp; ((value) &lt;&lt; ICM_CFG_BBC_Pos)))</span>
<a name="l00064"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#gaef6376b37a6d4717e8a2c792dd476376">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define ICM_CFG_ASCD (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (ICM_CFG) Automatic Switch To Compare Digest */</span>
<a name="l00065"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#gad3bfa51871c13f1e0d3504fa8a1696c7">00065</a> <span class="preprocessor">#define ICM_CFG_DUALBUFF (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (ICM_CFG) Dual Input Buffer */</span>
<a name="l00066"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#gab9046a4d00ae45b377b8930553415f79">00066</a> <span class="preprocessor">#define ICM_CFG_UIHASH (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (ICM_CFG) User Initial Hash Value */</span>
<a name="l00067"></a>00067 <span class="preprocessor">#define ICM_CFG_UALGO_Pos 13</span>
<a name="l00068"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#ga81ce1f6c6407688d465be84dc8b6c135">00068</a> <span class="preprocessor"></span><span class="preprocessor">#define ICM_CFG_UALGO_Msk (0x7u &lt;&lt; ICM_CFG_UALGO_Pos) </span><span class="comment">/**&lt; \brief (ICM_CFG) User SHA Algorithm */</span>
<a name="l00069"></a>00069 <span class="preprocessor">#define ICM_CFG_UALGO(value) ((ICM_CFG_UALGO_Msk &amp; ((value) &lt;&lt; ICM_CFG_UALGO_Pos)))</span>
<a name="l00070"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#gaba3f918596c0a98ad061d3c07f28f6b7">00070</a> <span class="preprocessor"></span><span class="preprocessor">#define   ICM_CFG_UALGO_SHA1 (0x0u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (ICM_CFG) SHA1 algorithm processed */</span>
<a name="l00071"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#gac1499e1a6a2dba17d46fc9108bea4bdd">00071</a> <span class="preprocessor">#define   ICM_CFG_UALGO_SHA256 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (ICM_CFG) SHA256 algorithm processed */</span>
<a name="l00072"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#gac4cc7e7e8692bed2e73b1653f5cdccda">00072</a> <span class="preprocessor">#define   ICM_CFG_UALGO_SHA224 (0x4u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (ICM_CFG) SHA224 algorithm processed */</span>
<a name="l00073"></a>00073 <span class="preprocessor">#define ICM_CFG_HAPROT_Pos 16</span>
<a name="l00074"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#ga9e277623fa91345d3c26708c1145da02">00074</a> <span class="preprocessor"></span><span class="preprocessor">#define ICM_CFG_HAPROT_Msk (0x3fu &lt;&lt; ICM_CFG_HAPROT_Pos) </span><span class="comment">/**&lt; \brief (ICM_CFG) Region Hash Area Protection */</span>
<a name="l00075"></a>00075 <span class="preprocessor">#define ICM_CFG_HAPROT(value) ((ICM_CFG_HAPROT_Msk &amp; ((value) &lt;&lt; ICM_CFG_HAPROT_Pos)))</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#define ICM_CFG_DAPROT_Pos 24</span>
<a name="l00077"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#ga7866d179222f81314f29158cd21eb299">00077</a> <span class="preprocessor"></span><span class="preprocessor">#define ICM_CFG_DAPROT_Msk (0x3fu &lt;&lt; ICM_CFG_DAPROT_Pos) </span><span class="comment">/**&lt; \brief (ICM_CFG) Region Descriptor Area Protection */</span>
<a name="l00078"></a>00078 <span class="preprocessor">#define ICM_CFG_DAPROT(value) ((ICM_CFG_DAPROT_Msk &amp; ((value) &lt;&lt; ICM_CFG_DAPROT_Pos)))</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="comment">/* -------- ICM_CTRL : (ICM Offset: 0x04) Control Register -------- */</span>
<a name="l00080"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#ga60b4f084f31a0e2511ff16a911f6b5d5">00080</a> <span class="preprocessor">#define ICM_CTRL_ENABLE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ICM_CTRL) ICM Enable */</span>
<a name="l00081"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#gaf9e98f79affb35a3ccc7b3c2e928a508">00081</a> <span class="preprocessor">#define ICM_CTRL_DISABLE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (ICM_CTRL) ICM Disable Register */</span>
<a name="l00082"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#gaa1b0e0ffdcef69810ed270271410b404">00082</a> <span class="preprocessor">#define ICM_CTRL_SWRST (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (ICM_CTRL) Software Reset */</span>
<a name="l00083"></a>00083 <span class="preprocessor">#define ICM_CTRL_REHASH_Pos 4</span>
<a name="l00084"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#gaa9e7530545462957bb72adf2d6871ea5">00084</a> <span class="preprocessor"></span><span class="preprocessor">#define ICM_CTRL_REHASH_Msk (0xfu &lt;&lt; ICM_CTRL_REHASH_Pos) </span><span class="comment">/**&lt; \brief (ICM_CTRL) Recompute Internal Hash */</span>
<a name="l00085"></a>00085 <span class="preprocessor">#define ICM_CTRL_REHASH(value) ((ICM_CTRL_REHASH_Msk &amp; ((value) &lt;&lt; ICM_CTRL_REHASH_Pos)))</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span><span class="preprocessor">#define ICM_CTRL_RMDIS_Pos 8</span>
<a name="l00087"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#ga1487efc61362b24339be68798c9f3266">00087</a> <span class="preprocessor"></span><span class="preprocessor">#define ICM_CTRL_RMDIS_Msk (0xfu &lt;&lt; ICM_CTRL_RMDIS_Pos) </span><span class="comment">/**&lt; \brief (ICM_CTRL) Region Monitoring Disable */</span>
<a name="l00088"></a>00088 <span class="preprocessor">#define ICM_CTRL_RMDIS(value) ((ICM_CTRL_RMDIS_Msk &amp; ((value) &lt;&lt; ICM_CTRL_RMDIS_Pos)))</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define ICM_CTRL_RMEN_Pos 12</span>
<a name="l00090"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#ga5d735ccaca447ed3880c2359dab719b7">00090</a> <span class="preprocessor"></span><span class="preprocessor">#define ICM_CTRL_RMEN_Msk (0xfu &lt;&lt; ICM_CTRL_RMEN_Pos) </span><span class="comment">/**&lt; \brief (ICM_CTRL) Region Monitoring Enable */</span>
<a name="l00091"></a>00091 <span class="preprocessor">#define ICM_CTRL_RMEN(value) ((ICM_CTRL_RMEN_Msk &amp; ((value) &lt;&lt; ICM_CTRL_RMEN_Pos)))</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span><span class="comment">/* -------- ICM_SR : (ICM Offset: 0x08) Status Register -------- */</span>
<a name="l00093"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#ga38bbaa876e1df19f3e188c067dc58f40">00093</a> <span class="preprocessor">#define ICM_SR_ENABLE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ICM_SR) ICM Controller Enable Register */</span>
<a name="l00094"></a>00094 <span class="preprocessor">#define ICM_SR_RAWRMDIS_Pos 8</span>
<a name="l00095"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#ga3789b42367155978f2d6334a0ec32896">00095</a> <span class="preprocessor"></span><span class="preprocessor">#define ICM_SR_RAWRMDIS_Msk (0xfu &lt;&lt; ICM_SR_RAWRMDIS_Pos) </span><span class="comment">/**&lt; \brief (ICM_SR) Region Monitoring Disabled Raw Status */</span>
<a name="l00096"></a>00096 <span class="preprocessor">#define ICM_SR_RAWRMDIS(value) ((ICM_SR_RAWRMDIS_Msk &amp; ((value) &lt;&lt; ICM_SR_RAWRMDIS_Pos)))</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="preprocessor">#define ICM_SR_RMDIS_Pos 12</span>
<a name="l00098"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#ga842fe272fa22d64f6551b9634d3d5cf0">00098</a> <span class="preprocessor"></span><span class="preprocessor">#define ICM_SR_RMDIS_Msk (0xfu &lt;&lt; ICM_SR_RMDIS_Pos) </span><span class="comment">/**&lt; \brief (ICM_SR) Region Monitoring Disabled Status */</span>
<a name="l00099"></a>00099 <span class="preprocessor">#define ICM_SR_RMDIS(value) ((ICM_SR_RMDIS_Msk &amp; ((value) &lt;&lt; ICM_SR_RMDIS_Pos)))</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="comment">/* -------- ICM_IER : (ICM Offset: 0x10) Interrupt Enable Register -------- */</span>
<a name="l00101"></a>00101 <span class="preprocessor">#define ICM_IER_RHC_Pos 0</span>
<a name="l00102"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#ga5ff48a16319cdad09f8bcfc4fe652b43">00102</a> <span class="preprocessor"></span><span class="preprocessor">#define ICM_IER_RHC_Msk (0xfu &lt;&lt; ICM_IER_RHC_Pos) </span><span class="comment">/**&lt; \brief (ICM_IER) Region Hash Completed Interrupt Enable */</span>
<a name="l00103"></a>00103 <span class="preprocessor">#define ICM_IER_RHC(value) ((ICM_IER_RHC_Msk &amp; ((value) &lt;&lt; ICM_IER_RHC_Pos)))</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="preprocessor">#define ICM_IER_RDM_Pos 4</span>
<a name="l00105"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#ga1e95226a289fb8850c4693ea0c2eac87">00105</a> <span class="preprocessor"></span><span class="preprocessor">#define ICM_IER_RDM_Msk (0xfu &lt;&lt; ICM_IER_RDM_Pos) </span><span class="comment">/**&lt; \brief (ICM_IER) Region Digest Mismatch Interrupt Enable */</span>
<a name="l00106"></a>00106 <span class="preprocessor">#define ICM_IER_RDM(value) ((ICM_IER_RDM_Msk &amp; ((value) &lt;&lt; ICM_IER_RDM_Pos)))</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span><span class="preprocessor">#define ICM_IER_RBE_Pos 8</span>
<a name="l00108"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#ga650c166a7182eac16cc137b02f8abdf3">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define ICM_IER_RBE_Msk (0xfu &lt;&lt; ICM_IER_RBE_Pos) </span><span class="comment">/**&lt; \brief (ICM_IER) Region Bus Error Interrupt Enable */</span>
<a name="l00109"></a>00109 <span class="preprocessor">#define ICM_IER_RBE(value) ((ICM_IER_RBE_Msk &amp; ((value) &lt;&lt; ICM_IER_RBE_Pos)))</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#define ICM_IER_RWC_Pos 12</span>
<a name="l00111"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#ga2ec77e6630a39a913445dcbc185bcac3">00111</a> <span class="preprocessor"></span><span class="preprocessor">#define ICM_IER_RWC_Msk (0xfu &lt;&lt; ICM_IER_RWC_Pos) </span><span class="comment">/**&lt; \brief (ICM_IER) Region Wrap Condition detected Interrupt Enable */</span>
<a name="l00112"></a>00112 <span class="preprocessor">#define ICM_IER_RWC(value) ((ICM_IER_RWC_Msk &amp; ((value) &lt;&lt; ICM_IER_RWC_Pos)))</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">#define ICM_IER_REC_Pos 16</span>
<a name="l00114"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#ga2f1ba7d299106419c916dee1e691e5b5">00114</a> <span class="preprocessor"></span><span class="preprocessor">#define ICM_IER_REC_Msk (0xfu &lt;&lt; ICM_IER_REC_Pos) </span><span class="comment">/**&lt; \brief (ICM_IER) Region End bit Condition Detected Interrupt Enable */</span>
<a name="l00115"></a>00115 <span class="preprocessor">#define ICM_IER_REC(value) ((ICM_IER_REC_Msk &amp; ((value) &lt;&lt; ICM_IER_REC_Pos)))</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="preprocessor">#define ICM_IER_RSU_Pos 20</span>
<a name="l00117"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#ga6e6b29ad285389202c413241157afc48">00117</a> <span class="preprocessor"></span><span class="preprocessor">#define ICM_IER_RSU_Msk (0xfu &lt;&lt; ICM_IER_RSU_Pos) </span><span class="comment">/**&lt; \brief (ICM_IER) Region Status Updated Interrupt Disable */</span>
<a name="l00118"></a>00118 <span class="preprocessor">#define ICM_IER_RSU(value) ((ICM_IER_RSU_Msk &amp; ((value) &lt;&lt; ICM_IER_RSU_Pos)))</span>
<a name="l00119"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#gaf3c07b3ea251f4e09b1960b2bd79b936">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define ICM_IER_URAD (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (ICM_IER) Undefined Register Access Detection Interrupt Enable */</span>
<a name="l00120"></a>00120 <span class="comment">/* -------- ICM_IDR : (ICM Offset: 0x14) Interrupt Disable Register -------- */</span>
<a name="l00121"></a>00121 <span class="preprocessor">#define ICM_IDR_RHC_Pos 0</span>
<a name="l00122"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#ga7ed237c01eb9d61564421fe38aa10e9d">00122</a> <span class="preprocessor"></span><span class="preprocessor">#define ICM_IDR_RHC_Msk (0xfu &lt;&lt; ICM_IDR_RHC_Pos) </span><span class="comment">/**&lt; \brief (ICM_IDR) Region Hash Completed Interrupt Disable */</span>
<a name="l00123"></a>00123 <span class="preprocessor">#define ICM_IDR_RHC(value) ((ICM_IDR_RHC_Msk &amp; ((value) &lt;&lt; ICM_IDR_RHC_Pos)))</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">#define ICM_IDR_RDM_Pos 4</span>
<a name="l00125"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#ga855cfb03357336396d36a61788f68b4c">00125</a> <span class="preprocessor"></span><span class="preprocessor">#define ICM_IDR_RDM_Msk (0xfu &lt;&lt; ICM_IDR_RDM_Pos) </span><span class="comment">/**&lt; \brief (ICM_IDR) Region Digest Mismatch Interrupt Disable */</span>
<a name="l00126"></a>00126 <span class="preprocessor">#define ICM_IDR_RDM(value) ((ICM_IDR_RDM_Msk &amp; ((value) &lt;&lt; ICM_IDR_RDM_Pos)))</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span><span class="preprocessor">#define ICM_IDR_RBE_Pos 8</span>
<a name="l00128"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#gad83f3954750937ca2aa1ad7391ee0f9e">00128</a> <span class="preprocessor"></span><span class="preprocessor">#define ICM_IDR_RBE_Msk (0xfu &lt;&lt; ICM_IDR_RBE_Pos) </span><span class="comment">/**&lt; \brief (ICM_IDR) Region Bus Error Interrupt Disable */</span>
<a name="l00129"></a>00129 <span class="preprocessor">#define ICM_IDR_RBE(value) ((ICM_IDR_RBE_Msk &amp; ((value) &lt;&lt; ICM_IDR_RBE_Pos)))</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span><span class="preprocessor">#define ICM_IDR_RWC_Pos 12</span>
<a name="l00131"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#ga6e75bab901e3be64ec7d374117631cc1">00131</a> <span class="preprocessor"></span><span class="preprocessor">#define ICM_IDR_RWC_Msk (0xfu &lt;&lt; ICM_IDR_RWC_Pos) </span><span class="comment">/**&lt; \brief (ICM_IDR) Region Wrap Condition Detected Interrupt Disable */</span>
<a name="l00132"></a>00132 <span class="preprocessor">#define ICM_IDR_RWC(value) ((ICM_IDR_RWC_Msk &amp; ((value) &lt;&lt; ICM_IDR_RWC_Pos)))</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#define ICM_IDR_REC_Pos 16</span>
<a name="l00134"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#gaed69cc1b20f109a05fffc0417dc69f6a">00134</a> <span class="preprocessor"></span><span class="preprocessor">#define ICM_IDR_REC_Msk (0xfu &lt;&lt; ICM_IDR_REC_Pos) </span><span class="comment">/**&lt; \brief (ICM_IDR) Region End bit Condition detected Interrupt Disable */</span>
<a name="l00135"></a>00135 <span class="preprocessor">#define ICM_IDR_REC(value) ((ICM_IDR_REC_Msk &amp; ((value) &lt;&lt; ICM_IDR_REC_Pos)))</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="preprocessor">#define ICM_IDR_RSU_Pos 20</span>
<a name="l00137"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#ga64b9cc9f02712024ff250afe096e5818">00137</a> <span class="preprocessor"></span><span class="preprocessor">#define ICM_IDR_RSU_Msk (0xfu &lt;&lt; ICM_IDR_RSU_Pos) </span><span class="comment">/**&lt; \brief (ICM_IDR) Region Status Updated Interrupt Disable */</span>
<a name="l00138"></a>00138 <span class="preprocessor">#define ICM_IDR_RSU(value) ((ICM_IDR_RSU_Msk &amp; ((value) &lt;&lt; ICM_IDR_RSU_Pos)))</span>
<a name="l00139"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#ga85264ceeb8d8a70edbfacbdaba82bd0f">00139</a> <span class="preprocessor"></span><span class="preprocessor">#define ICM_IDR_URAD (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (ICM_IDR) Undefined Register Access Detection Interrupt Disable */</span>
<a name="l00140"></a>00140 <span class="comment">/* -------- ICM_IMR : (ICM Offset: 0x18) Interrupt Mask Register -------- */</span>
<a name="l00141"></a>00141 <span class="preprocessor">#define ICM_IMR_RHC_Pos 0</span>
<a name="l00142"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#ga77487fb55d7dd17b4be62bed45e96b8a">00142</a> <span class="preprocessor"></span><span class="preprocessor">#define ICM_IMR_RHC_Msk (0xfu &lt;&lt; ICM_IMR_RHC_Pos) </span><span class="comment">/**&lt; \brief (ICM_IMR) Region Hash Completed Interrupt Mask */</span>
<a name="l00143"></a>00143 <span class="preprocessor">#define ICM_IMR_RDM_Pos 4</span>
<a name="l00144"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#ga645622d736c1371530338b9ec5dd46bc">00144</a> <span class="preprocessor"></span><span class="preprocessor">#define ICM_IMR_RDM_Msk (0xfu &lt;&lt; ICM_IMR_RDM_Pos) </span><span class="comment">/**&lt; \brief (ICM_IMR) Region Digest Mismatch Interrupt Mask */</span>
<a name="l00145"></a>00145 <span class="preprocessor">#define ICM_IMR_RBE_Pos 8</span>
<a name="l00146"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#ga2f6eaef374e24b88c2c407b6beecb58c">00146</a> <span class="preprocessor"></span><span class="preprocessor">#define ICM_IMR_RBE_Msk (0xfu &lt;&lt; ICM_IMR_RBE_Pos) </span><span class="comment">/**&lt; \brief (ICM_IMR) Region Bus Error Interrupt Mask */</span>
<a name="l00147"></a>00147 <span class="preprocessor">#define ICM_IMR_RWC_Pos 12</span>
<a name="l00148"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#ga495e38ad1fbc333c7e5a507a55644a15">00148</a> <span class="preprocessor"></span><span class="preprocessor">#define ICM_IMR_RWC_Msk (0xfu &lt;&lt; ICM_IMR_RWC_Pos) </span><span class="comment">/**&lt; \brief (ICM_IMR) Region Wrap Condition Detected Interrupt Mask */</span>
<a name="l00149"></a>00149 <span class="preprocessor">#define ICM_IMR_REC_Pos 16</span>
<a name="l00150"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#ga4b870c61a5a4cb7fc5cee439a50513c3">00150</a> <span class="preprocessor"></span><span class="preprocessor">#define ICM_IMR_REC_Msk (0xfu &lt;&lt; ICM_IMR_REC_Pos) </span><span class="comment">/**&lt; \brief (ICM_IMR) Region End bit Condition Detected Interrupt Mask */</span>
<a name="l00151"></a>00151 <span class="preprocessor">#define ICM_IMR_RSU_Pos 20</span>
<a name="l00152"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#ga2faad323cf7a05da8277be30b700410b">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define ICM_IMR_RSU_Msk (0xfu &lt;&lt; ICM_IMR_RSU_Pos) </span><span class="comment">/**&lt; \brief (ICM_IMR) Region Status Updated Interrupt Mask */</span>
<a name="l00153"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#gaf9a79ed72e972931bf0d0e281dd8a0aa">00153</a> <span class="preprocessor">#define ICM_IMR_URAD (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (ICM_IMR) Undefined Register Access Detection Interrupt Mask */</span>
<a name="l00154"></a>00154 <span class="comment">/* -------- ICM_ISR : (ICM Offset: 0x1C) Interrupt Status Register -------- */</span>
<a name="l00155"></a>00155 <span class="preprocessor">#define ICM_ISR_RHC_Pos 0</span>
<a name="l00156"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#gaa7a828be5d3a1da7fbf55c87aa6c922b">00156</a> <span class="preprocessor"></span><span class="preprocessor">#define ICM_ISR_RHC_Msk (0xfu &lt;&lt; ICM_ISR_RHC_Pos) </span><span class="comment">/**&lt; \brief (ICM_ISR) Region Hash Completed */</span>
<a name="l00157"></a>00157 <span class="preprocessor">#define ICM_ISR_RDM_Pos 4</span>
<a name="l00158"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#ga32832376cc07dd7dbbf02ec058de5b8e">00158</a> <span class="preprocessor"></span><span class="preprocessor">#define ICM_ISR_RDM_Msk (0xfu &lt;&lt; ICM_ISR_RDM_Pos) </span><span class="comment">/**&lt; \brief (ICM_ISR) Region Digest Mismatch */</span>
<a name="l00159"></a>00159 <span class="preprocessor">#define ICM_ISR_RBE_Pos 8</span>
<a name="l00160"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#ga9b085305fada533cbb12e36988ee09f5">00160</a> <span class="preprocessor"></span><span class="preprocessor">#define ICM_ISR_RBE_Msk (0xfu &lt;&lt; ICM_ISR_RBE_Pos) </span><span class="comment">/**&lt; \brief (ICM_ISR) Region Bus Error */</span>
<a name="l00161"></a>00161 <span class="preprocessor">#define ICM_ISR_RWC_Pos 12</span>
<a name="l00162"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#ga3bf0a190b6d6bb72d9acac5cde719764">00162</a> <span class="preprocessor"></span><span class="preprocessor">#define ICM_ISR_RWC_Msk (0xfu &lt;&lt; ICM_ISR_RWC_Pos) </span><span class="comment">/**&lt; \brief (ICM_ISR) Region Wrap Condition Detected */</span>
<a name="l00163"></a>00163 <span class="preprocessor">#define ICM_ISR_REC_Pos 16</span>
<a name="l00164"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#ga1a8c199c5c66225755a9e6cc9c25dbfc">00164</a> <span class="preprocessor"></span><span class="preprocessor">#define ICM_ISR_REC_Msk (0xfu &lt;&lt; ICM_ISR_REC_Pos) </span><span class="comment">/**&lt; \brief (ICM_ISR) Region End bit Condition Detected */</span>
<a name="l00165"></a>00165 <span class="preprocessor">#define ICM_ISR_RSU_Pos 20</span>
<a name="l00166"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#ga56f26fb4c3554030d40b75ad42241e51">00166</a> <span class="preprocessor"></span><span class="preprocessor">#define ICM_ISR_RSU_Msk (0xfu &lt;&lt; ICM_ISR_RSU_Pos) </span><span class="comment">/**&lt; \brief (ICM_ISR) Region Status Updated Detected */</span>
<a name="l00167"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#ga15eccfe10ef6df4d8c16624755b2fd47">00167</a> <span class="preprocessor">#define ICM_ISR_URAD (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (ICM_ISR) Undefined Register Access Detection Status */</span>
<a name="l00168"></a>00168 <span class="comment">/* -------- ICM_UASR : (ICM Offset: 0x20) Undefined Access Status Register -------- */</span>
<a name="l00169"></a>00169 <span class="preprocessor">#define ICM_UASR_URAT_Pos 0</span>
<a name="l00170"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#gaa525258d1b21fd4c11aa02ddf632774e">00170</a> <span class="preprocessor"></span><span class="preprocessor">#define ICM_UASR_URAT_Msk (0x7u &lt;&lt; ICM_UASR_URAT_Pos) </span><span class="comment">/**&lt; \brief (ICM_UASR) Undefined Register Access Trace */</span>
<a name="l00171"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#gaf15011f3dedbb494a64423d7074b40f6">00171</a> <span class="preprocessor">#define   ICM_UASR_URAT_UNSPEC_STRUCT_MEMBER (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ICM_UASR) Unspecified structure member set to one detected when the descriptor is loaded. */</span>
<a name="l00172"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#ga339a022e686c63086770784b5c493adf">00172</a> <span class="preprocessor">#define   ICM_UASR_URAT_ICM_CFG_MODIFIED (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ICM_UASR) ICM_CFG modified during active monitoring. */</span>
<a name="l00173"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#gafe3e817f5100d4823cb25dc1575971c2">00173</a> <span class="preprocessor">#define   ICM_UASR_URAT_ICM_DSCR_MODIFIED (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ICM_UASR) ICM_DSCR modified during active monitoring. */</span>
<a name="l00174"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#gaf326da5a8f06b32543bbfdc2245d96d5">00174</a> <span class="preprocessor">#define   ICM_UASR_URAT_ICM_HASH_MODIFIED (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ICM_UASR) ICM_HASH modified during active monitoring */</span>
<a name="l00175"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#gaa555aea4e8b5ad600047d6464f52a93b">00175</a> <span class="preprocessor">#define   ICM_UASR_URAT_READ_ACCESS (0x4u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ICM_UASR) Write-only register read access */</span>
<a name="l00176"></a>00176 <span class="comment">/* -------- ICM_DSCR : (ICM Offset: 0x30) Region Descriptor Area Start Address Register -------- */</span>
<a name="l00177"></a>00177 <span class="preprocessor">#define ICM_DSCR_DASA_Pos 6</span>
<a name="l00178"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#gacf0a23e70db96351cf908f7b17acc1b2">00178</a> <span class="preprocessor"></span><span class="preprocessor">#define ICM_DSCR_DASA_Msk (0x3ffffffu &lt;&lt; ICM_DSCR_DASA_Pos) </span><span class="comment">/**&lt; \brief (ICM_DSCR) Descriptor Area Start Address */</span>
<a name="l00179"></a>00179 <span class="preprocessor">#define ICM_DSCR_DASA(value) ((ICM_DSCR_DASA_Msk &amp; ((value) &lt;&lt; ICM_DSCR_DASA_Pos)))</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span><span class="comment">/* -------- ICM_HASH : (ICM Offset: 0x34) Region Hash Area Start Address Register -------- */</span>
<a name="l00181"></a>00181 <span class="preprocessor">#define ICM_HASH_HASA_Pos 7</span>
<a name="l00182"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#ga076859b3f3e763cf8aad22a740dd68cb">00182</a> <span class="preprocessor"></span><span class="preprocessor">#define ICM_HASH_HASA_Msk (0x1ffffffu &lt;&lt; ICM_HASH_HASA_Pos) </span><span class="comment">/**&lt; \brief (ICM_HASH) Hash Area Start Address */</span>
<a name="l00183"></a>00183 <span class="preprocessor">#define ICM_HASH_HASA(value) ((ICM_HASH_HASA_Msk &amp; ((value) &lt;&lt; ICM_HASH_HASA_Pos)))</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span><span class="comment">/* -------- ICM_UIHVAL[8] : (ICM Offset: 0x38) User Initial Hash Value 0 Register -------- */</span>
<a name="l00185"></a>00185 <span class="preprocessor">#define ICM_UIHVAL_VAL_Pos 0</span>
<a name="l00186"></a><a class="code" href="group___s_a_m_e70___i_c_m.html#gafa4f526cc70e1d0015358bbf472fe744">00186</a> <span class="preprocessor"></span><span class="preprocessor">#define ICM_UIHVAL_VAL_Msk (0xffffffffu &lt;&lt; ICM_UIHVAL_VAL_Pos) </span><span class="comment">/**&lt; \brief (ICM_UIHVAL[8]) Initial Hash Value */</span>
<a name="l00187"></a>00187 <span class="preprocessor">#define ICM_UIHVAL_VAL(value) ((ICM_UIHVAL_VAL_Msk &amp; ((value) &lt;&lt; ICM_UIHVAL_VAL_Pos)))</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00189"></a>00189 <span class="comment">/*@}*/</span>
<a name="l00190"></a>00190 
<a name="l00191"></a>00191 
<a name="l00192"></a>00192 <span class="preprocessor">#endif </span><span class="comment">/* _SAME70_ICM_COMPONENT_ */</span>
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
