/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [15:0] _01_;
  reg [20:0] _02_;
  wire [13:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [12:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [11:0] celloutsig_0_23z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [10:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_30z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_46z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [26:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [27:0] celloutsig_1_12z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [30:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[179] | ~(in_data[165]);
  assign celloutsig_0_34z = celloutsig_0_11z[4] | _00_;
  assign celloutsig_0_15z = celloutsig_0_1z | celloutsig_0_6z;
  assign celloutsig_1_11z = celloutsig_1_8z[1] ^ celloutsig_1_7z;
  assign celloutsig_0_8z = celloutsig_0_1z ^ celloutsig_0_7z[14];
  assign celloutsig_0_30z = celloutsig_0_27z[7:0] + { celloutsig_0_25z[3:0], celloutsig_0_9z };
  assign celloutsig_1_1z = { in_data[177:173], celloutsig_1_0z } + in_data[187:182];
  assign celloutsig_1_6z = in_data[175:145] + in_data[139:109];
  assign celloutsig_1_8z = in_data[139:127] + { in_data[190:181], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_1_12z = celloutsig_1_6z[28:1] + in_data[130:103];
  assign celloutsig_0_9z = { in_data[91:89], celloutsig_0_3z } + in_data[50:47];
  assign celloutsig_0_18z = { celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_11z } + { celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_4z };
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _02_ <= 21'h000000;
    else _02_ <= { celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_16z };
  reg [13:0] _17_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _17_ <= 14'h0000;
    else _17_ <= { in_data[59:52], celloutsig_0_16z, celloutsig_0_11z };
  assign { _03_[13:6], _01_[15:13], _00_, _01_[11:10] } = _17_;
  assign celloutsig_0_4z = in_data[64:58] / { 1'h1, in_data[47:42] };
  assign celloutsig_0_46z = { celloutsig_0_30z[6:0], celloutsig_0_8z, celloutsig_0_29z, celloutsig_0_22z, celloutsig_0_15z } / { 1'h1, in_data[78:71], celloutsig_0_12z, celloutsig_0_19z };
  assign celloutsig_1_18z = { celloutsig_1_5z[2], celloutsig_1_11z, celloutsig_1_1z } / { 1'h1, celloutsig_1_10z[7:1] };
  assign celloutsig_0_11z = celloutsig_0_7z[12:8] / { 1'h1, celloutsig_0_7z[9:6] };
  assign celloutsig_0_52z = celloutsig_0_46z[6:0] == { celloutsig_0_23z[11:7], celloutsig_0_26z, celloutsig_0_34z };
  assign celloutsig_0_6z = { in_data[58:55], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z } == in_data[16:7];
  assign celloutsig_0_13z = { celloutsig_0_4z[5:4], celloutsig_0_1z } == { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_22z = celloutsig_0_18z[7:0] == { celloutsig_0_9z[3:2], celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_0_0z = in_data[43:41] > in_data[30:28];
  assign celloutsig_1_2z = celloutsig_1_1z[4:2] > celloutsig_1_1z[2:0];
  assign celloutsig_1_19z = celloutsig_1_8z[9:1] > { celloutsig_1_12z[19:18], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_0_1z = { in_data[66:48], celloutsig_0_0z, celloutsig_0_0z } > in_data[63:43];
  assign celloutsig_1_3z = { in_data[147:144], celloutsig_1_0z } && { celloutsig_1_1z[1:0], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_2z = { in_data[1], celloutsig_0_0z, celloutsig_0_1z } && { in_data[51:50], celloutsig_0_1z };
  assign celloutsig_0_23z = { celloutsig_0_11z[4:1], celloutsig_0_4z, celloutsig_0_8z } % { 1'h1, in_data[54:46], celloutsig_0_2z, celloutsig_0_14z };
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z } % { 1'h1, celloutsig_1_1z[1], celloutsig_1_3z, in_data[96] };
  assign celloutsig_0_25z = { _03_[6], _01_[15:13], _00_ } % { 1'h1, celloutsig_0_7z[25:22] };
  assign celloutsig_0_3z = in_data[73:60] != { in_data[66:57], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_14z = celloutsig_0_7z[8:6] != in_data[12:10];
  assign celloutsig_1_7z = celloutsig_1_1z[0] & celloutsig_1_2z;
  assign celloutsig_0_53z = | in_data[44:35];
  assign celloutsig_1_4z = | celloutsig_1_1z[5:1];
  assign celloutsig_0_16z = | { celloutsig_0_9z, celloutsig_0_7z[22:19], celloutsig_0_3z };
  assign celloutsig_0_19z = ^ celloutsig_0_18z[8:3];
  assign celloutsig_1_10z = celloutsig_1_6z[25:17] >> celloutsig_1_8z[12:4];
  assign celloutsig_0_7z = in_data[56:30] ^ { in_data[60:36], celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_27z = { celloutsig_0_13z, celloutsig_0_25z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_14z } ^ _02_[17:7];
  assign celloutsig_0_10z = ~((celloutsig_0_5z & celloutsig_0_8z) | celloutsig_0_5z);
  assign celloutsig_0_29z = ~((celloutsig_0_16z & celloutsig_0_27z[0]) | celloutsig_0_26z);
  assign celloutsig_0_5z = ~((celloutsig_0_1z & celloutsig_0_3z) | (celloutsig_0_0z & celloutsig_0_2z));
  assign celloutsig_0_12z = ~((celloutsig_0_6z & celloutsig_0_4z[3]) | (celloutsig_0_5z & celloutsig_0_7z[3]));
  assign celloutsig_0_26z = ~((celloutsig_0_6z & celloutsig_0_6z) | (celloutsig_0_8z & celloutsig_0_16z));
  assign { _01_[12], _01_[9:0] } = { _00_, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_30z };
  assign _03_[5:0] = { _01_[15:13], _00_, _01_[11:10] };
  assign { out_data[135:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
