Analysis & Synthesis report for cccv_controller_v4
Sat Dec 16 17:01:36 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod15
 15. Parameter Settings for Inferred Entity Instance: lpm_divide:Div18
 16. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod11
 17. Parameter Settings for Inferred Entity Instance: lpm_divide:Div14
 18. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod8
 19. Parameter Settings for Inferred Entity Instance: lpm_divide:Div10
 20. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod5
 21. Parameter Settings for Inferred Entity Instance: lpm_divide:Div6
 22. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2
 23. Parameter Settings for Inferred Entity Instance: lpm_divide:Div22
 24. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod14
 25. Parameter Settings for Inferred Entity Instance: lpm_divide:Div17
 26. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod10
 27. Parameter Settings for Inferred Entity Instance: lpm_divide:Div13
 28. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod7
 29. Parameter Settings for Inferred Entity Instance: lpm_divide:Div9
 30. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4
 31. Parameter Settings for Inferred Entity Instance: lpm_divide:Div5
 32. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 33. Parameter Settings for Inferred Entity Instance: lpm_divide:Div21
 34. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod13
 35. Parameter Settings for Inferred Entity Instance: lpm_divide:Div16
 36. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod9
 37. Parameter Settings for Inferred Entity Instance: lpm_divide:Div12
 38. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod6
 39. Parameter Settings for Inferred Entity Instance: lpm_divide:Div8
 40. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3
 41. Parameter Settings for Inferred Entity Instance: lpm_divide:Div4
 42. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 43. Parameter Settings for Inferred Entity Instance: lpm_divide:Div19
 44. Parameter Settings for Inferred Entity Instance: lpm_divide:Div20
 45. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod12
 46. Parameter Settings for Inferred Entity Instance: lpm_divide:Div3
 47. Parameter Settings for Inferred Entity Instance: lpm_divide:Div7
 48. Parameter Settings for Inferred Entity Instance: lpm_divide:Div11
 49. Parameter Settings for Inferred Entity Instance: lpm_divide:Div15
 50. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 51. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 52. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 53. Port Connectivity Checks: "changing_page:page_nav"
 54. Post-Synthesis Netlist Statistics for Top Partition
 55. Elapsed Time Per Partition
 56. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Dec 16 17:01:35 2023       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; cccv_controller_v4                          ;
; Top-level Entity Name           ; cccv_controller_v4                          ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 265                                         ;
; Total pins                      ; 65                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 6                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; cccv_controller_v4 ; cccv_controller_v4 ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Type of Retiming Performed During Resynthesis                                   ; Full               ;                    ;
; Resynthesis Optimization Effort                                                 ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                        ; Normal             ;                    ;
; Use Generated Physical Constraints File                                         ; On                 ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                    ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+---------+
; cccv_controller_v4.vhd           ; yes             ; User VHDL File               ; D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd ;         ;
; lfsr_rand_gen.vhd                ; yes             ; User VHDL File               ; D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/lfsr_rand_gen.vhd      ;         ;
; changing_page.vhd                ; yes             ; User VHDL File               ; D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/changing_page.vhd      ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf                           ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/abs_divider.inc                          ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sign_div_unsign.inc                      ;         ;
; aglobal180.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                           ;         ;
; db/lpm_divide_uio.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_divide_uio.tdf  ;         ;
; db/abs_divider_4dg.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/abs_divider_4dg.tdf ;         ;
; db/alt_u_div_o2f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/alt_u_div_o2f.tdf   ;         ;
; db/lpm_abs_4p9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_abs_4p9.tdf     ;         ;
; db/lpm_divide_bpo.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_divide_bpo.tdf  ;         ;
; db/abs_divider_kbg.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/abs_divider_kbg.tdf ;         ;
; db/alt_u_div_ove.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/alt_u_div_ove.tdf   ;         ;
; db/lpm_abs_kn9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_abs_kn9.tdf     ;         ;
; db/lpm_divide_epo.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_divide_epo.tdf  ;         ;
; db/abs_divider_nbg.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/abs_divider_nbg.tdf ;         ;
; db/alt_u_div_uve.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/alt_u_div_uve.tdf   ;         ;
; db/lpm_abs_nn9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_abs_nn9.tdf     ;         ;
; db/lpm_divide_oqo.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_divide_oqo.tdf  ;         ;
; db/abs_divider_1dg.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/abs_divider_1dg.tdf ;         ;
; db/alt_u_div_i2f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/alt_u_div_i2f.tdf   ;         ;
; db/lpm_abs_1p9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_abs_1p9.tdf     ;         ;
; db/lpm_divide_sqo.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_divide_sqo.tdf  ;         ;
; db/abs_divider_5dg.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/abs_divider_5dg.tdf ;         ;
; db/alt_u_div_q2f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/alt_u_div_q2f.tdf   ;         ;
; db/lpm_abs_5p9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_abs_5p9.tdf     ;         ;
; db/lpm_divide_rqo.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_divide_rqo.tdf  ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 20519          ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 40734          ;
;     -- 7 input functions                    ; 13             ;
;     -- 6 input functions                    ; 290            ;
;     -- 5 input functions                    ; 1888           ;
;     -- 4 input functions                    ; 12903          ;
;     -- <=3 input functions                  ; 25640          ;
;                                             ;                ;
; Dedicated logic registers                   ; 265            ;
;                                             ;                ;
; I/O pins                                    ; 65             ;
;                                             ;                ;
; Total DSP Blocks                            ; 6              ;
;                                             ;                ;
; Maximum fan-out node                        ; thres_volt[31] ;
; Maximum fan-out                             ; 364            ;
; Total fan-out                               ; 135215         ;
; Average fan-out                             ; 3.29           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                    ;
+---------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node            ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                               ; Entity Name        ; Library Name ;
+---------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |cccv_controller_v4                   ; 40734 (2038)        ; 265 (163)                 ; 0                 ; 6          ; 65   ; 0            ; |cccv_controller_v4                                                                                               ; cccv_controller_v4 ; work         ;
;    |changing_page:page_nav|           ; 111 (111)           ; 65 (65)                   ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|changing_page:page_nav                                                                        ; changing_page      ; work         ;
;    |lfsr_rand_gen:rand_gen|           ; 44 (44)             ; 37 (37)                   ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lfsr_rand_gen:rand_gen                                                                        ; lfsr_rand_gen      ; work         ;
;    |lpm_divide:Div0|                  ; 1215 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div0                                                                               ; lpm_divide         ; work         ;
;       |lpm_divide_rqo:auto_generated| ; 1215 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div0|lpm_divide_rqo:auto_generated                                                 ; lpm_divide_rqo     ; work         ;
;          |abs_divider_4dg:divider|    ; 1215 (33)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider                         ; abs_divider_4dg    ; work         ;
;             |alt_u_div_o2f:divider|   ; 1118 (1118)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider   ; alt_u_div_o2f      ; work         ;
;             |lpm_abs_4p9:my_abs_den|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_den  ; lpm_abs_4p9        ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num  ; lpm_abs_4p9        ; work         ;
;    |lpm_divide:Div10|                 ; 513 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div10                                                                              ; lpm_divide         ; work         ;
;       |lpm_divide_bpo:auto_generated| ; 513 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div10|lpm_divide_bpo:auto_generated                                                ; lpm_divide_bpo     ; work         ;
;          |abs_divider_kbg:divider|    ; 513 (62)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div10|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider                        ; abs_divider_kbg    ; work         ;
;             |alt_u_div_ove:divider|   ; 419 (419)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div10|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider  ; alt_u_div_ove      ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div10|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|lpm_abs_4p9:my_abs_num ; lpm_abs_4p9        ; work         ;
;    |lpm_divide:Div11|                 ; 781 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div11                                                                              ; lpm_divide         ; work         ;
;       |lpm_divide_sqo:auto_generated| ; 781 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div11|lpm_divide_sqo:auto_generated                                                ; lpm_divide_sqo     ; work         ;
;          |abs_divider_5dg:divider|    ; 781 (25)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div11|lpm_divide_sqo:auto_generated|abs_divider_5dg:divider                        ; abs_divider_5dg    ; work         ;
;             |alt_u_div_q2f:divider|   ; 724 (724)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div11|lpm_divide_sqo:auto_generated|abs_divider_5dg:divider|alt_u_div_q2f:divider  ; alt_u_div_q2f      ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div11|lpm_divide_sqo:auto_generated|abs_divider_5dg:divider|lpm_abs_4p9:my_abs_num ; lpm_abs_4p9        ; work         ;
;    |lpm_divide:Div12|                 ; 744 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div12                                                                              ; lpm_divide         ; work         ;
;       |lpm_divide_oqo:auto_generated| ; 744 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div12|lpm_divide_oqo:auto_generated                                                ; lpm_divide_oqo     ; work         ;
;          |abs_divider_1dg:divider|    ; 744 (50)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div12|lpm_divide_oqo:auto_generated|abs_divider_1dg:divider                        ; abs_divider_1dg    ; work         ;
;             |alt_u_div_i2f:divider|   ; 662 (662)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div12|lpm_divide_oqo:auto_generated|abs_divider_1dg:divider|alt_u_div_i2f:divider  ; alt_u_div_i2f      ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div12|lpm_divide_oqo:auto_generated|abs_divider_1dg:divider|lpm_abs_4p9:my_abs_num ; lpm_abs_4p9        ; work         ;
;    |lpm_divide:Div13|                 ; 640 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div13                                                                              ; lpm_divide         ; work         ;
;       |lpm_divide_epo:auto_generated| ; 640 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div13|lpm_divide_epo:auto_generated                                                ; lpm_divide_epo     ; work         ;
;          |abs_divider_nbg:divider|    ; 640 (56)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div13|lpm_divide_epo:auto_generated|abs_divider_nbg:divider                        ; abs_divider_nbg    ; work         ;
;             |alt_u_div_uve:divider|   ; 552 (552)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div13|lpm_divide_epo:auto_generated|abs_divider_nbg:divider|alt_u_div_uve:divider  ; alt_u_div_uve      ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div13|lpm_divide_epo:auto_generated|abs_divider_nbg:divider|lpm_abs_4p9:my_abs_num ; lpm_abs_4p9        ; work         ;
;    |lpm_divide:Div14|                 ; 513 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div14                                                                              ; lpm_divide         ; work         ;
;       |lpm_divide_bpo:auto_generated| ; 513 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div14|lpm_divide_bpo:auto_generated                                                ; lpm_divide_bpo     ; work         ;
;          |abs_divider_kbg:divider|    ; 513 (62)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div14|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider                        ; abs_divider_kbg    ; work         ;
;             |alt_u_div_ove:divider|   ; 419 (419)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div14|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider  ; alt_u_div_ove      ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div14|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|lpm_abs_4p9:my_abs_num ; lpm_abs_4p9        ; work         ;
;    |lpm_divide:Div15|                 ; 781 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div15                                                                              ; lpm_divide         ; work         ;
;       |lpm_divide_sqo:auto_generated| ; 781 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div15|lpm_divide_sqo:auto_generated                                                ; lpm_divide_sqo     ; work         ;
;          |abs_divider_5dg:divider|    ; 781 (25)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div15|lpm_divide_sqo:auto_generated|abs_divider_5dg:divider                        ; abs_divider_5dg    ; work         ;
;             |alt_u_div_q2f:divider|   ; 724 (724)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div15|lpm_divide_sqo:auto_generated|abs_divider_5dg:divider|alt_u_div_q2f:divider  ; alt_u_div_q2f      ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div15|lpm_divide_sqo:auto_generated|abs_divider_5dg:divider|lpm_abs_4p9:my_abs_num ; lpm_abs_4p9        ; work         ;
;    |lpm_divide:Div16|                 ; 744 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div16                                                                              ; lpm_divide         ; work         ;
;       |lpm_divide_oqo:auto_generated| ; 744 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div16|lpm_divide_oqo:auto_generated                                                ; lpm_divide_oqo     ; work         ;
;          |abs_divider_1dg:divider|    ; 744 (50)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div16|lpm_divide_oqo:auto_generated|abs_divider_1dg:divider                        ; abs_divider_1dg    ; work         ;
;             |alt_u_div_i2f:divider|   ; 662 (662)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div16|lpm_divide_oqo:auto_generated|abs_divider_1dg:divider|alt_u_div_i2f:divider  ; alt_u_div_i2f      ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div16|lpm_divide_oqo:auto_generated|abs_divider_1dg:divider|lpm_abs_4p9:my_abs_num ; lpm_abs_4p9        ; work         ;
;    |lpm_divide:Div17|                 ; 640 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div17                                                                              ; lpm_divide         ; work         ;
;       |lpm_divide_epo:auto_generated| ; 640 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div17|lpm_divide_epo:auto_generated                                                ; lpm_divide_epo     ; work         ;
;          |abs_divider_nbg:divider|    ; 640 (56)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div17|lpm_divide_epo:auto_generated|abs_divider_nbg:divider                        ; abs_divider_nbg    ; work         ;
;             |alt_u_div_uve:divider|   ; 552 (552)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div17|lpm_divide_epo:auto_generated|abs_divider_nbg:divider|alt_u_div_uve:divider  ; alt_u_div_uve      ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div17|lpm_divide_epo:auto_generated|abs_divider_nbg:divider|lpm_abs_4p9:my_abs_num ; lpm_abs_4p9        ; work         ;
;    |lpm_divide:Div18|                 ; 513 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div18                                                                              ; lpm_divide         ; work         ;
;       |lpm_divide_bpo:auto_generated| ; 513 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div18|lpm_divide_bpo:auto_generated                                                ; lpm_divide_bpo     ; work         ;
;          |abs_divider_kbg:divider|    ; 513 (62)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div18|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider                        ; abs_divider_kbg    ; work         ;
;             |alt_u_div_ove:divider|   ; 419 (419)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div18|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider  ; alt_u_div_ove      ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div18|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|lpm_abs_4p9:my_abs_num ; lpm_abs_4p9        ; work         ;
;    |lpm_divide:Div19|                 ; 777 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div19                                                                              ; lpm_divide         ; work         ;
;       |lpm_divide_sqo:auto_generated| ; 777 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div19|lpm_divide_sqo:auto_generated                                                ; lpm_divide_sqo     ; work         ;
;          |abs_divider_5dg:divider|    ; 777 (21)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div19|lpm_divide_sqo:auto_generated|abs_divider_5dg:divider                        ; abs_divider_5dg    ; work         ;
;             |alt_u_div_q2f:divider|   ; 724 (724)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div19|lpm_divide_sqo:auto_generated|abs_divider_5dg:divider|alt_u_div_q2f:divider  ; alt_u_div_q2f      ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div19|lpm_divide_sqo:auto_generated|abs_divider_5dg:divider|lpm_abs_4p9:my_abs_num ; lpm_abs_4p9        ; work         ;
;    |lpm_divide:Div1|                  ; 1206 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div1                                                                               ; lpm_divide         ; work         ;
;       |lpm_divide_rqo:auto_generated| ; 1206 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div1|lpm_divide_rqo:auto_generated                                                 ; lpm_divide_rqo     ; work         ;
;          |abs_divider_4dg:divider|    ; 1206 (64)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider                         ; abs_divider_4dg    ; work         ;
;             |alt_u_div_o2f:divider|   ; 1110 (1110)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider   ; alt_u_div_o2f      ; work         ;
;             |lpm_abs_4p9:my_abs_den|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_den  ; lpm_abs_4p9        ; work         ;
;    |lpm_divide:Div20|                 ; 744 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div20                                                                              ; lpm_divide         ; work         ;
;       |lpm_divide_oqo:auto_generated| ; 744 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div20|lpm_divide_oqo:auto_generated                                                ; lpm_divide_oqo     ; work         ;
;          |abs_divider_1dg:divider|    ; 744 (50)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div20|lpm_divide_oqo:auto_generated|abs_divider_1dg:divider                        ; abs_divider_1dg    ; work         ;
;             |alt_u_div_i2f:divider|   ; 662 (662)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div20|lpm_divide_oqo:auto_generated|abs_divider_1dg:divider|alt_u_div_i2f:divider  ; alt_u_div_i2f      ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div20|lpm_divide_oqo:auto_generated|abs_divider_1dg:divider|lpm_abs_4p9:my_abs_num ; lpm_abs_4p9        ; work         ;
;    |lpm_divide:Div21|                 ; 640 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div21                                                                              ; lpm_divide         ; work         ;
;       |lpm_divide_epo:auto_generated| ; 640 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div21|lpm_divide_epo:auto_generated                                                ; lpm_divide_epo     ; work         ;
;          |abs_divider_nbg:divider|    ; 640 (56)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div21|lpm_divide_epo:auto_generated|abs_divider_nbg:divider                        ; abs_divider_nbg    ; work         ;
;             |alt_u_div_uve:divider|   ; 552 (552)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div21|lpm_divide_epo:auto_generated|abs_divider_nbg:divider|alt_u_div_uve:divider  ; alt_u_div_uve      ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div21|lpm_divide_epo:auto_generated|abs_divider_nbg:divider|lpm_abs_4p9:my_abs_num ; lpm_abs_4p9        ; work         ;
;    |lpm_divide:Div22|                 ; 513 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div22                                                                              ; lpm_divide         ; work         ;
;       |lpm_divide_bpo:auto_generated| ; 513 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div22|lpm_divide_bpo:auto_generated                                                ; lpm_divide_bpo     ; work         ;
;          |abs_divider_kbg:divider|    ; 513 (62)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div22|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider                        ; abs_divider_kbg    ; work         ;
;             |alt_u_div_ove:divider|   ; 419 (419)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div22|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider  ; alt_u_div_ove      ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div22|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|lpm_abs_4p9:my_abs_num ; lpm_abs_4p9        ; work         ;
;    |lpm_divide:Div2|                  ; 1244 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div2                                                                               ; lpm_divide         ; work         ;
;       |lpm_divide_rqo:auto_generated| ; 1244 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div2|lpm_divide_rqo:auto_generated                                                 ; lpm_divide_rqo     ; work         ;
;          |abs_divider_4dg:divider|    ; 1244 (65)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div2|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider                         ; abs_divider_4dg    ; work         ;
;             |alt_u_div_o2f:divider|   ; 1115 (1115)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div2|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider   ; alt_u_div_o2f      ; work         ;
;             |lpm_abs_4p9:my_abs_den|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div2|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_den  ; lpm_abs_4p9        ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div2|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num  ; lpm_abs_4p9        ; work         ;
;    |lpm_divide:Div3|                  ; 781 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div3                                                                               ; lpm_divide         ; work         ;
;       |lpm_divide_sqo:auto_generated| ; 781 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div3|lpm_divide_sqo:auto_generated                                                 ; lpm_divide_sqo     ; work         ;
;          |abs_divider_5dg:divider|    ; 781 (25)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div3|lpm_divide_sqo:auto_generated|abs_divider_5dg:divider                         ; abs_divider_5dg    ; work         ;
;             |alt_u_div_q2f:divider|   ; 724 (724)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div3|lpm_divide_sqo:auto_generated|abs_divider_5dg:divider|alt_u_div_q2f:divider   ; alt_u_div_q2f      ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div3|lpm_divide_sqo:auto_generated|abs_divider_5dg:divider|lpm_abs_4p9:my_abs_num  ; lpm_abs_4p9        ; work         ;
;    |lpm_divide:Div4|                  ; 744 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div4                                                                               ; lpm_divide         ; work         ;
;       |lpm_divide_oqo:auto_generated| ; 744 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div4|lpm_divide_oqo:auto_generated                                                 ; lpm_divide_oqo     ; work         ;
;          |abs_divider_1dg:divider|    ; 744 (50)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div4|lpm_divide_oqo:auto_generated|abs_divider_1dg:divider                         ; abs_divider_1dg    ; work         ;
;             |alt_u_div_i2f:divider|   ; 662 (662)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div4|lpm_divide_oqo:auto_generated|abs_divider_1dg:divider|alt_u_div_i2f:divider   ; alt_u_div_i2f      ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div4|lpm_divide_oqo:auto_generated|abs_divider_1dg:divider|lpm_abs_4p9:my_abs_num  ; lpm_abs_4p9        ; work         ;
;    |lpm_divide:Div5|                  ; 640 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div5                                                                               ; lpm_divide         ; work         ;
;       |lpm_divide_epo:auto_generated| ; 640 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div5|lpm_divide_epo:auto_generated                                                 ; lpm_divide_epo     ; work         ;
;          |abs_divider_nbg:divider|    ; 640 (56)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div5|lpm_divide_epo:auto_generated|abs_divider_nbg:divider                         ; abs_divider_nbg    ; work         ;
;             |alt_u_div_uve:divider|   ; 552 (552)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div5|lpm_divide_epo:auto_generated|abs_divider_nbg:divider|alt_u_div_uve:divider   ; alt_u_div_uve      ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div5|lpm_divide_epo:auto_generated|abs_divider_nbg:divider|lpm_abs_4p9:my_abs_num  ; lpm_abs_4p9        ; work         ;
;    |lpm_divide:Div6|                  ; 513 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div6                                                                               ; lpm_divide         ; work         ;
;       |lpm_divide_bpo:auto_generated| ; 513 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div6|lpm_divide_bpo:auto_generated                                                 ; lpm_divide_bpo     ; work         ;
;          |abs_divider_kbg:divider|    ; 513 (62)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div6|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider                         ; abs_divider_kbg    ; work         ;
;             |alt_u_div_ove:divider|   ; 419 (419)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div6|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider   ; alt_u_div_ove      ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div6|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|lpm_abs_4p9:my_abs_num  ; lpm_abs_4p9        ; work         ;
;    |lpm_divide:Div7|                  ; 781 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div7                                                                               ; lpm_divide         ; work         ;
;       |lpm_divide_sqo:auto_generated| ; 781 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div7|lpm_divide_sqo:auto_generated                                                 ; lpm_divide_sqo     ; work         ;
;          |abs_divider_5dg:divider|    ; 781 (25)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div7|lpm_divide_sqo:auto_generated|abs_divider_5dg:divider                         ; abs_divider_5dg    ; work         ;
;             |alt_u_div_q2f:divider|   ; 724 (724)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div7|lpm_divide_sqo:auto_generated|abs_divider_5dg:divider|alt_u_div_q2f:divider   ; alt_u_div_q2f      ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div7|lpm_divide_sqo:auto_generated|abs_divider_5dg:divider|lpm_abs_4p9:my_abs_num  ; lpm_abs_4p9        ; work         ;
;    |lpm_divide:Div8|                  ; 744 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div8                                                                               ; lpm_divide         ; work         ;
;       |lpm_divide_oqo:auto_generated| ; 744 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div8|lpm_divide_oqo:auto_generated                                                 ; lpm_divide_oqo     ; work         ;
;          |abs_divider_1dg:divider|    ; 744 (50)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div8|lpm_divide_oqo:auto_generated|abs_divider_1dg:divider                         ; abs_divider_1dg    ; work         ;
;             |alt_u_div_i2f:divider|   ; 662 (662)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div8|lpm_divide_oqo:auto_generated|abs_divider_1dg:divider|alt_u_div_i2f:divider   ; alt_u_div_i2f      ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div8|lpm_divide_oqo:auto_generated|abs_divider_1dg:divider|lpm_abs_4p9:my_abs_num  ; lpm_abs_4p9        ; work         ;
;    |lpm_divide:Div9|                  ; 640 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div9                                                                               ; lpm_divide         ; work         ;
;       |lpm_divide_epo:auto_generated| ; 640 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div9|lpm_divide_epo:auto_generated                                                 ; lpm_divide_epo     ; work         ;
;          |abs_divider_nbg:divider|    ; 640 (56)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div9|lpm_divide_epo:auto_generated|abs_divider_nbg:divider                         ; abs_divider_nbg    ; work         ;
;             |alt_u_div_uve:divider|   ; 552 (552)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div9|lpm_divide_epo:auto_generated|abs_divider_nbg:divider|alt_u_div_uve:divider   ; alt_u_div_uve      ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Div9|lpm_divide_epo:auto_generated|abs_divider_nbg:divider|lpm_abs_4p9:my_abs_num  ; lpm_abs_4p9        ; work         ;
;    |lpm_divide:Mod0|                  ; 1336 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod0                                                                               ; lpm_divide         ; work         ;
;       |lpm_divide_uio:auto_generated| ; 1336 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod0|lpm_divide_uio:auto_generated                                                 ; lpm_divide_uio     ; work         ;
;          |abs_divider_4dg:divider|    ; 1336 (9)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                         ; abs_divider_4dg    ; work         ;
;             |alt_u_div_o2f:divider|   ; 1295 (1295)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider   ; alt_u_div_o2f      ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num  ; lpm_abs_4p9        ; work         ;
;    |lpm_divide:Mod10|                 ; 1336 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod10                                                                              ; lpm_divide         ; work         ;
;       |lpm_divide_uio:auto_generated| ; 1336 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod10|lpm_divide_uio:auto_generated                                                ; lpm_divide_uio     ; work         ;
;          |abs_divider_4dg:divider|    ; 1336 (9)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod10|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                        ; abs_divider_4dg    ; work         ;
;             |alt_u_div_o2f:divider|   ; 1295 (1295)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod10|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider  ; alt_u_div_o2f      ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod10|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num ; lpm_abs_4p9        ; work         ;
;    |lpm_divide:Mod11|                 ; 1336 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod11                                                                              ; lpm_divide         ; work         ;
;       |lpm_divide_uio:auto_generated| ; 1336 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod11|lpm_divide_uio:auto_generated                                                ; lpm_divide_uio     ; work         ;
;          |abs_divider_4dg:divider|    ; 1336 (9)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod11|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                        ; abs_divider_4dg    ; work         ;
;             |alt_u_div_o2f:divider|   ; 1295 (1295)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod11|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider  ; alt_u_div_o2f      ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod11|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num ; lpm_abs_4p9        ; work         ;
;    |lpm_divide:Mod12|                 ; 1453 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod12                                                                              ; lpm_divide         ; work         ;
;       |lpm_divide_uio:auto_generated| ; 1453 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod12|lpm_divide_uio:auto_generated                                                ; lpm_divide_uio     ; work         ;
;          |abs_divider_4dg:divider|    ; 1453 (84)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod12|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                        ; abs_divider_4dg    ; work         ;
;             |alt_u_div_o2f:divider|   ; 1337 (1337)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod12|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider  ; alt_u_div_o2f      ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod12|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num ; lpm_abs_4p9        ; work         ;
;    |lpm_divide:Mod13|                 ; 1335 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod13                                                                              ; lpm_divide         ; work         ;
;       |lpm_divide_uio:auto_generated| ; 1335 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod13|lpm_divide_uio:auto_generated                                                ; lpm_divide_uio     ; work         ;
;          |abs_divider_4dg:divider|    ; 1335 (8)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod13|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                        ; abs_divider_4dg    ; work         ;
;             |alt_u_div_o2f:divider|   ; 1295 (1295)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod13|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider  ; alt_u_div_o2f      ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod13|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num ; lpm_abs_4p9        ; work         ;
;    |lpm_divide:Mod14|                 ; 1335 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod14                                                                              ; lpm_divide         ; work         ;
;       |lpm_divide_uio:auto_generated| ; 1335 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod14|lpm_divide_uio:auto_generated                                                ; lpm_divide_uio     ; work         ;
;          |abs_divider_4dg:divider|    ; 1335 (8)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod14|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                        ; abs_divider_4dg    ; work         ;
;             |alt_u_div_o2f:divider|   ; 1295 (1295)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod14|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider  ; alt_u_div_o2f      ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod14|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num ; lpm_abs_4p9        ; work         ;
;    |lpm_divide:Mod15|                 ; 1335 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod15                                                                              ; lpm_divide         ; work         ;
;       |lpm_divide_uio:auto_generated| ; 1335 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod15|lpm_divide_uio:auto_generated                                                ; lpm_divide_uio     ; work         ;
;          |abs_divider_4dg:divider|    ; 1335 (8)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod15|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                        ; abs_divider_4dg    ; work         ;
;             |alt_u_div_o2f:divider|   ; 1295 (1295)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod15|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider  ; alt_u_div_o2f      ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod15|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num ; lpm_abs_4p9        ; work         ;
;    |lpm_divide:Mod1|                  ; 1336 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod1                                                                               ; lpm_divide         ; work         ;
;       |lpm_divide_uio:auto_generated| ; 1336 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod1|lpm_divide_uio:auto_generated                                                 ; lpm_divide_uio     ; work         ;
;          |abs_divider_4dg:divider|    ; 1336 (9)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                         ; abs_divider_4dg    ; work         ;
;             |alt_u_div_o2f:divider|   ; 1295 (1295)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider   ; alt_u_div_o2f      ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num  ; lpm_abs_4p9        ; work         ;
;    |lpm_divide:Mod2|                  ; 1336 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod2                                                                               ; lpm_divide         ; work         ;
;       |lpm_divide_uio:auto_generated| ; 1336 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod2|lpm_divide_uio:auto_generated                                                 ; lpm_divide_uio     ; work         ;
;          |abs_divider_4dg:divider|    ; 1336 (9)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod2|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                         ; abs_divider_4dg    ; work         ;
;             |alt_u_div_o2f:divider|   ; 1295 (1295)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod2|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider   ; alt_u_div_o2f      ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod2|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num  ; lpm_abs_4p9        ; work         ;
;    |lpm_divide:Mod3|                  ; 1336 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod3                                                                               ; lpm_divide         ; work         ;
;       |lpm_divide_uio:auto_generated| ; 1336 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod3|lpm_divide_uio:auto_generated                                                 ; lpm_divide_uio     ; work         ;
;          |abs_divider_4dg:divider|    ; 1336 (9)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod3|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                         ; abs_divider_4dg    ; work         ;
;             |alt_u_div_o2f:divider|   ; 1295 (1295)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod3|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider   ; alt_u_div_o2f      ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod3|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num  ; lpm_abs_4p9        ; work         ;
;    |lpm_divide:Mod4|                  ; 1336 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod4                                                                               ; lpm_divide         ; work         ;
;       |lpm_divide_uio:auto_generated| ; 1336 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod4|lpm_divide_uio:auto_generated                                                 ; lpm_divide_uio     ; work         ;
;          |abs_divider_4dg:divider|    ; 1336 (9)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod4|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                         ; abs_divider_4dg    ; work         ;
;             |alt_u_div_o2f:divider|   ; 1295 (1295)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod4|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider   ; alt_u_div_o2f      ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod4|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num  ; lpm_abs_4p9        ; work         ;
;    |lpm_divide:Mod5|                  ; 1336 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod5                                                                               ; lpm_divide         ; work         ;
;       |lpm_divide_uio:auto_generated| ; 1336 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod5|lpm_divide_uio:auto_generated                                                 ; lpm_divide_uio     ; work         ;
;          |abs_divider_4dg:divider|    ; 1336 (9)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod5|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                         ; abs_divider_4dg    ; work         ;
;             |alt_u_div_o2f:divider|   ; 1295 (1295)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod5|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider   ; alt_u_div_o2f      ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod5|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num  ; lpm_abs_4p9        ; work         ;
;    |lpm_divide:Mod6|                  ; 1336 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod6                                                                               ; lpm_divide         ; work         ;
;       |lpm_divide_uio:auto_generated| ; 1336 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod6|lpm_divide_uio:auto_generated                                                 ; lpm_divide_uio     ; work         ;
;          |abs_divider_4dg:divider|    ; 1336 (9)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod6|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                         ; abs_divider_4dg    ; work         ;
;             |alt_u_div_o2f:divider|   ; 1295 (1295)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod6|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider   ; alt_u_div_o2f      ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod6|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num  ; lpm_abs_4p9        ; work         ;
;    |lpm_divide:Mod7|                  ; 1336 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod7                                                                               ; lpm_divide         ; work         ;
;       |lpm_divide_uio:auto_generated| ; 1336 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod7|lpm_divide_uio:auto_generated                                                 ; lpm_divide_uio     ; work         ;
;          |abs_divider_4dg:divider|    ; 1336 (9)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod7|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                         ; abs_divider_4dg    ; work         ;
;             |alt_u_div_o2f:divider|   ; 1295 (1295)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod7|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider   ; alt_u_div_o2f      ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod7|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num  ; lpm_abs_4p9        ; work         ;
;    |lpm_divide:Mod8|                  ; 1336 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod8                                                                               ; lpm_divide         ; work         ;
;       |lpm_divide_uio:auto_generated| ; 1336 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod8|lpm_divide_uio:auto_generated                                                 ; lpm_divide_uio     ; work         ;
;          |abs_divider_4dg:divider|    ; 1336 (9)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod8|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                         ; abs_divider_4dg    ; work         ;
;             |alt_u_div_o2f:divider|   ; 1295 (1295)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod8|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider   ; alt_u_div_o2f      ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod8|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num  ; lpm_abs_4p9        ; work         ;
;    |lpm_divide:Mod9|                  ; 1336 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod9                                                                               ; lpm_divide         ; work         ;
;       |lpm_divide_uio:auto_generated| ; 1336 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod9|lpm_divide_uio:auto_generated                                                 ; lpm_divide_uio     ; work         ;
;          |abs_divider_4dg:divider|    ; 1336 (9)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod9|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                         ; abs_divider_4dg    ; work         ;
;             |alt_u_div_o2f:divider|   ; 1295 (1295)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod9|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider   ; alt_u_div_o2f      ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cccv_controller_v4|lpm_divide:Mod9|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num  ; lpm_abs_4p9        ; work         ;
+---------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 3           ;
; Independent 18x18 plus 36         ; 3           ;
; Total number of DSP blocks        ; 6           ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 3           ;
; Fixed Point Mixed Sign Multiplier ; 3           ;
+-----------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+------------------------------------------------------+---------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal ; Free of Timing Hazards ;
+------------------------------------------------------+---------------------+------------------------+
; Start_LED$latch                                      ; Reset               ; yes                    ;
; soc_val[31]                                          ; WideNor0            ; yes                    ;
; changing_page:page_nav|next_state                    ; GND                 ; yes                    ;
; changing_page:page_nav|prev_state                    ; GND                 ; yes                    ;
; soc_val[0]                                           ; WideNor0            ; yes                    ;
; soc_val[30]                                          ; WideNor0            ; yes                    ;
; soc_val[29]                                          ; WideNor0            ; yes                    ;
; soc_val[28]                                          ; WideNor0            ; yes                    ;
; soc_val[27]                                          ; WideNor0            ; yes                    ;
; soc_val[26]                                          ; WideNor0            ; yes                    ;
; soc_val[25]                                          ; WideNor0            ; yes                    ;
; soc_val[24]                                          ; WideNor0            ; yes                    ;
; soc_val[23]                                          ; WideNor0            ; yes                    ;
; soc_val[22]                                          ; WideNor0            ; yes                    ;
; soc_val[21]                                          ; WideNor0            ; yes                    ;
; soc_val[20]                                          ; WideNor0            ; yes                    ;
; soc_val[19]                                          ; WideNor0            ; yes                    ;
; soc_val[18]                                          ; WideNor0            ; yes                    ;
; soc_val[17]                                          ; WideNor0            ; yes                    ;
; soc_val[16]                                          ; WideNor0            ; yes                    ;
; soc_val[15]                                          ; WideNor0            ; yes                    ;
; soc_val[14]                                          ; WideNor0            ; yes                    ;
; soc_val[13]                                          ; WideNor0            ; yes                    ;
; soc_val[12]                                          ; WideNor0            ; yes                    ;
; soc_val[11]                                          ; WideNor0            ; yes                    ;
; soc_val[10]                                          ; WideNor0            ; yes                    ;
; soc_val[9]                                           ; WideNor0            ; yes                    ;
; soc_val[8]                                           ; WideNor0            ; yes                    ;
; soc_val[7]                                           ; WideNor0            ; yes                    ;
; soc_val[6]                                           ; WideNor0            ; yes                    ;
; soc_val[5]                                           ; WideNor0            ; yes                    ;
; soc_val[4]                                           ; WideNor0            ; yes                    ;
; soc_val[1]                                           ; WideNor0            ; yes                    ;
; soc_val[2]                                           ; WideNor0            ; yes                    ;
; soc_val[3]                                           ; WideNor0            ; yes                    ;
; \calculate_soc:prev_soc1[31]                         ; Equal0              ; yes                    ;
; \calculate_soc:prev_soc2[31]                         ; Equal1              ; yes                    ;
; \calculate_soc:prev_soc1[0]                          ; Equal0              ; yes                    ;
; \calculate_soc:prev_soc2[0]                          ; Equal1              ; yes                    ;
; \calculate_soc:prev_soc1[30]                         ; Equal0              ; yes                    ;
; \calculate_soc:prev_soc2[30]                         ; Equal1              ; yes                    ;
; \calculate_soc:prev_soc1[29]                         ; Equal0              ; yes                    ;
; \calculate_soc:prev_soc2[29]                         ; Equal1              ; yes                    ;
; \calculate_soc:prev_soc1[28]                         ; Equal0              ; yes                    ;
; \calculate_soc:prev_soc2[28]                         ; Equal1              ; yes                    ;
; \calculate_soc:prev_soc1[27]                         ; Equal0              ; yes                    ;
; \calculate_soc:prev_soc2[27]                         ; Equal1              ; yes                    ;
; \calculate_soc:prev_soc1[26]                         ; Equal0              ; yes                    ;
; \calculate_soc:prev_soc2[26]                         ; Equal1              ; yes                    ;
; \calculate_soc:prev_soc1[25]                         ; Equal0              ; yes                    ;
; \calculate_soc:prev_soc2[25]                         ; Equal1              ; yes                    ;
; \calculate_soc:prev_soc1[24]                         ; Equal0              ; yes                    ;
; \calculate_soc:prev_soc2[24]                         ; Equal1              ; yes                    ;
; \calculate_soc:prev_soc1[23]                         ; Equal0              ; yes                    ;
; \calculate_soc:prev_soc2[23]                         ; Equal1              ; yes                    ;
; \calculate_soc:prev_soc1[22]                         ; Equal0              ; yes                    ;
; \calculate_soc:prev_soc2[22]                         ; Equal1              ; yes                    ;
; \calculate_soc:prev_soc1[21]                         ; Equal0              ; yes                    ;
; \calculate_soc:prev_soc2[21]                         ; Equal1              ; yes                    ;
; \calculate_soc:prev_soc1[20]                         ; Equal0              ; yes                    ;
; \calculate_soc:prev_soc2[20]                         ; Equal1              ; yes                    ;
; \calculate_soc:prev_soc1[19]                         ; Equal0              ; yes                    ;
; \calculate_soc:prev_soc2[19]                         ; Equal1              ; yes                    ;
; \calculate_soc:prev_soc1[18]                         ; Equal0              ; yes                    ;
; \calculate_soc:prev_soc2[18]                         ; Equal1              ; yes                    ;
; \calculate_soc:prev_soc1[17]                         ; Equal0              ; yes                    ;
; \calculate_soc:prev_soc2[17]                         ; Equal1              ; yes                    ;
; \calculate_soc:prev_soc1[16]                         ; Equal0              ; yes                    ;
; \calculate_soc:prev_soc2[16]                         ; Equal1              ; yes                    ;
; \calculate_soc:prev_soc1[15]                         ; Equal0              ; yes                    ;
; \calculate_soc:prev_soc2[15]                         ; Equal1              ; yes                    ;
; \calculate_soc:prev_soc1[14]                         ; Equal0              ; yes                    ;
; \calculate_soc:prev_soc2[14]                         ; Equal1              ; yes                    ;
; \calculate_soc:prev_soc1[13]                         ; Equal0              ; yes                    ;
; \calculate_soc:prev_soc2[13]                         ; Equal1              ; yes                    ;
; \calculate_soc:prev_soc1[12]                         ; Equal0              ; yes                    ;
; \calculate_soc:prev_soc2[12]                         ; Equal1              ; yes                    ;
; \calculate_soc:prev_soc1[11]                         ; Equal0              ; yes                    ;
; \calculate_soc:prev_soc2[11]                         ; Equal1              ; yes                    ;
; \calculate_soc:prev_soc1[10]                         ; Equal0              ; yes                    ;
; \calculate_soc:prev_soc2[10]                         ; Equal1              ; yes                    ;
; \calculate_soc:prev_soc1[9]                          ; Equal0              ; yes                    ;
; \calculate_soc:prev_soc2[9]                          ; Equal1              ; yes                    ;
; \calculate_soc:prev_soc1[8]                          ; Equal0              ; yes                    ;
; \calculate_soc:prev_soc2[8]                          ; Equal1              ; yes                    ;
; \calculate_soc:prev_soc1[7]                          ; Equal0              ; yes                    ;
; \calculate_soc:prev_soc2[7]                          ; Equal1              ; yes                    ;
; \calculate_soc:prev_soc1[6]                          ; Equal0              ; yes                    ;
; \calculate_soc:prev_soc2[6]                          ; Equal1              ; yes                    ;
; \calculate_soc:prev_soc1[5]                          ; Equal0              ; yes                    ;
; \calculate_soc:prev_soc2[5]                          ; Equal1              ; yes                    ;
; \calculate_soc:prev_soc1[4]                          ; Equal0              ; yes                    ;
; \calculate_soc:prev_soc2[4]                          ; Equal1              ; yes                    ;
; \calculate_soc:curr_hold[4]                          ; Equal0              ; yes                    ;
; \calculate_soc:curr_hold[3]                          ; Equal0              ; yes                    ;
; \calculate_soc:curr_hold[2]                          ; Equal0              ; yes                    ;
; \calculate_soc:curr_hold[1]                          ; Equal0              ; yes                    ;
; \calculate_soc:curr_hold[0]                          ; Equal0              ; yes                    ;
; \calculate_soc:curr_hold[31]                         ; Equal0              ; yes                    ;
; \calculate_soc:volt_hold[5]                          ; Equal1              ; yes                    ;
; Number of user-specified and inferred latches = 169  ;                     ;                        ;
+------------------------------------------------------+---------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; stage_indc[1,2,4,5,7]                  ; Stuck at VCC due to stuck port data_in ;
; lfsr_rand_gen:rand_gen|Rand_Out[2]     ; Stuck at VCC due to stuck port data_in ;
; stage[1][4]                            ; Merged with stage[1][3]                ;
; stage[1][7]                            ; Merged with stage[1][3]                ;
; stage[2][7]                            ; Merged with stage[1][3]                ;
; stage[3][7]                            ; Merged with stage[1][3]                ;
; stage[4][4]                            ; Merged with stage[1][3]                ;
; stage[4][7]                            ; Merged with stage[1][3]                ;
; stage[5][0]                            ; Merged with stage[1][3]                ;
; stage[5][3]                            ; Merged with stage[1][3]                ;
; stage[5][7]                            ; Merged with stage[1][3]                ;
; stage[6][0]                            ; Merged with stage[1][3]                ;
; stage[6][2]                            ; Merged with stage[1][3]                ;
; stage[6][3]                            ; Merged with stage[1][3]                ;
; stage[6][4]                            ; Merged with stage[1][3]                ;
; stage[6][7]                            ; Merged with stage[1][3]                ;
; stage[1][6]                            ; Merged with stage[1][5]                ;
; stage[2][5]                            ; Merged with stage[1][5]                ;
; stage[2][6]                            ; Merged with stage[1][5]                ;
; stage[3][5]                            ; Merged with stage[1][5]                ;
; stage[3][6]                            ; Merged with stage[1][5]                ;
; stage[4][0]                            ; Merged with stage[1][5]                ;
; stage[4][5]                            ; Merged with stage[1][5]                ;
; stage[4][6]                            ; Merged with stage[1][5]                ;
; stage[5][5]                            ; Merged with stage[1][5]                ;
; stage[6][5]                            ; Merged with stage[1][5]                ;
; stage[2][3]                            ; Merged with stage[1][2]                ;
; stage[5][2]                            ; Merged with stage[1][2]                ;
; stage[2][1]                            ; Merged with stage[1][0]                ;
; stage[3][4]                            ; Merged with stage[1][0]                ;
; stage[4][2]                            ; Merged with stage[1][0]                ;
; stage[5][1]                            ; Merged with stage[1][0]                ;
; stage[6][1]                            ; Merged with stage[1][0]                ;
; stage[6][6]                            ; Merged with stage[1][0]                ;
; stage[2][2]                            ; Merged with stage[1][1]                ;
; stage[3][2]                            ; Merged with stage[1][1]                ;
; stage[3][3]                            ; Merged with stage[1][1]                ;
; stage[2][4]                            ; Merged with stage[2][0]                ;
; stage[3][1]                            ; Merged with stage[3][0]                ;
; stage[5][4]                            ; Merged with stage[3][0]                ;
; stage[5][6]                            ; Merged with stage[3][0]                ;
; stage[4][3]                            ; Merged with stage[4][1]                ;
; stage[1][5]                            ; Stuck at VCC due to stuck port data_in ;
; stage[1][3]                            ; Stuck at GND due to stuck port data_in ;
; stage[3][0]                            ; Merged with stage[2][0]                ;
; Total Number of Removed Registers = 49 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 265   ;
; Number of registers using Synchronous Clear  ; 128   ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 31    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 258   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; stage_indc[3]                           ; 2       ;
; stage_indc[6]                           ; 2       ;
; stage[2][0]                             ; 5       ;
; stage[4][1]                             ; 7       ;
; stage[1][1]                             ; 7       ;
; thres_curr[10]                          ; 8       ;
; thres_curr[8]                           ; 8       ;
; thres_curr[7]                           ; 7       ;
; thres_curr[6]                           ; 8       ;
; thres_curr[4]                           ; 7       ;
; thres_curr[3]                           ; 7       ;
; thres_curr[2]                           ; 8       ;
; bat_volt[13]                            ; 13      ;
; thres_volt[13]                          ; 7       ;
; bat_volt[12]                            ; 14      ;
; thres_volt[12]                          ; 8       ;
; thres_volt[11]                          ; 7       ;
; bat_volt[8]                             ; 13      ;
; thres_volt[8]                           ; 7       ;
; bat_volt[5]                             ; 13      ;
; bat_volt[4]                             ; 12      ;
; bat_volt[3]                             ; 12      ;
; thres_volt[3]                           ; 7       ;
; lfsr_rand_gen:rand_gen|lfsr_reg[2]      ; 3       ;
; lfsr_rand_gen:rand_gen|lfsr_reg[1]      ; 4       ;
; lfsr_rand_gen:rand_gen|lfsr_reg[0]      ; 2       ;
; Total number of inverted registers = 26 ;         ;
+-----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |cccv_controller_v4|changing_page:page_nav|page_num[29] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |cccv_controller_v4|stage[3][0]                         ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |cccv_controller_v4|charging_curr[25]                   ;
; 8:1                ; 24 bits   ; 120 LEs       ; 48 LEs               ; 72 LEs                 ; Yes        ; |cccv_controller_v4|bat_volt[27]                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |cccv_controller_v4|stage[2][0]                         ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |cccv_controller_v4|bat_volt[5]                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |cccv_controller_v4|Selector165                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |cccv_controller_v4|Selector146                         ;
; 45:1               ; 2 bits    ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; No         ; |cccv_controller_v4|Selector152                         ;
; 55:1               ; 3 bits    ; 108 LEs       ; 90 LEs               ; 18 LEs                 ; No         ; |cccv_controller_v4|Selector153                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod15 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                 ;
; LPM_WIDTHD             ; 32             ; Untyped                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div18 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                 ;
; LPM_WIDTHD             ; 5              ; Untyped                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_bpo ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod11 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                 ;
; LPM_WIDTHD             ; 32             ; Untyped                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div14 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                 ;
; LPM_WIDTHD             ; 5              ; Untyped                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_bpo ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod8 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div10 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                 ;
; LPM_WIDTHD             ; 5              ; Untyped                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_bpo ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div6 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_bpo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div22 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                 ;
; LPM_WIDTHD             ; 5              ; Untyped                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_bpo ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod14 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                 ;
; LPM_WIDTHD             ; 32             ; Untyped                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div17 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                 ;
; LPM_WIDTHD             ; 8              ; Untyped                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_epo ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod10 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                 ;
; LPM_WIDTHD             ; 32             ; Untyped                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div13 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                 ;
; LPM_WIDTHD             ; 8              ; Untyped                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_epo ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod7 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div9 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 8              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_epo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 8              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_epo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div21 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                 ;
; LPM_WIDTHD             ; 8              ; Untyped                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_epo ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod13 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                 ;
; LPM_WIDTHD             ; 32             ; Untyped                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div16 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                 ;
; LPM_WIDTHD             ; 11             ; Untyped                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_oqo ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod9 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div12 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                 ;
; LPM_WIDTHD             ; 11             ; Untyped                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_oqo ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod6 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div8 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 11             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_oqo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 11             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_oqo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div19 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                 ;
; LPM_WIDTHD             ; 15             ; Untyped                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_sqo ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div20 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                 ;
; LPM_WIDTHD             ; 11             ; Untyped                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_oqo ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod12 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                 ;
; LPM_WIDTHD             ; 32             ; Untyped                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 15             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_sqo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div7 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 15             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_sqo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div11 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                 ;
; LPM_WIDTHD             ; 15             ; Untyped                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_sqo ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div15 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                 ;
; LPM_WIDTHD             ; 15             ; Untyped                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_sqo ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_rqo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_rqo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_rqo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------+
; Port Connectivity Checks: "changing_page:page_nav" ;
+--------+-------+----------+------------------------+
; Port   ; Type  ; Severity ; Details                ;
+--------+-------+----------+------------------------+
; rst_pb ; Input ; Info     ; Stuck at GND           ;
+--------+-------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 265                         ;
;     CLR               ; 1                           ;
;     ENA               ; 68                          ;
;     ENA CLR           ; 30                          ;
;     ENA SCLR          ; 128                         ;
;     ENA SLD           ; 32                          ;
;     plain             ; 6                           ;
; arriav_lcell_comb     ; 40739                       ;
;     arith             ; 19628                       ;
;         0 data inputs ; 2219                        ;
;         1 data inputs ; 1732                        ;
;         2 data inputs ; 1550                        ;
;         3 data inputs ; 5944                        ;
;         4 data inputs ; 6642                        ;
;         5 data inputs ; 1541                        ;
;     extend            ; 13                          ;
;         7 data inputs ; 13                          ;
;     normal            ; 20707                       ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 12176                       ;
;         3 data inputs ; 1621                        ;
;         4 data inputs ; 6255                        ;
;         5 data inputs ; 347                         ;
;         6 data inputs ; 290                         ;
;     shared            ; 391                         ;
;         0 data inputs ; 43                          ;
;         1 data inputs ; 266                         ;
;         2 data inputs ; 75                          ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 6                           ;
; arriav_mac            ; 6                           ;
; boundary_port         ; 65                          ;
;                       ;                             ;
; Max LUT depth         ; 148.30                      ;
; Average LUT depth     ; 119.22                      ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:32     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sat Dec 16 17:00:52 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cccv_controller_v4 -c cccv_controller_v4
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file cccv_controller_v4.vhd
    Info (12022): Found design unit 1: cccv_controller_v4-arch File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 30
    Info (12023): Found entity 1: cccv_controller_v4 File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file lfsr_rand_gen.vhd
    Info (12022): Found design unit 1: lfsr_rand_gen-arch File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/lfsr_rand_gen.vhd Line: 13
    Info (12023): Found entity 1: lfsr_rand_gen File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/lfsr_rand_gen.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file changing_page.vhd
    Info (12022): Found design unit 1: changing_page-arch File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/changing_page.vhd Line: 14
    Info (12023): Found entity 1: changing_page File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/changing_page.vhd Line: 5
Info (12127): Elaborating entity "cccv_controller_v4" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at cccv_controller_v4.vhd(37): used explicit default value for signal "init_bat_volt" because signal was never assigned a value File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 37
Warning (10492): VHDL Process Statement warning at cccv_controller_v4.vhd(143): signal "init_bat_volt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 143
Warning (10631): VHDL Process Statement warning at cccv_controller_v4.vhd(140): inferring latch(es) for signal or variable "bat_volt", which holds its previous value in one or more paths through the process File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 140
Warning (10631): VHDL Process Statement warning at cccv_controller_v4.vhd(140): inferring latch(es) for signal or variable "Start_LED", which holds its previous value in one or more paths through the process File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 140
Warning (10631): VHDL Process Statement warning at cccv_controller_v4.vhd(140): inferring latch(es) for signal or variable "gen_start", which holds its previous value in one or more paths through the process File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 140
Warning (10631): VHDL Process Statement warning at cccv_controller_v4.vhd(140): inferring latch(es) for signal or variable "curr_inc", which holds its previous value in one or more paths through the process File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 140
Warning (10631): VHDL Process Statement warning at cccv_controller_v4.vhd(206): inferring latch(es) for signal or variable "soc_val", which holds its previous value in one or more paths through the process File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Warning (10631): VHDL Process Statement warning at cccv_controller_v4.vhd(206): inferring latch(es) for signal or variable "curr_hold", which holds its previous value in one or more paths through the process File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Warning (10631): VHDL Process Statement warning at cccv_controller_v4.vhd(206): inferring latch(es) for signal or variable "prev_soc1", which holds its previous value in one or more paths through the process File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Warning (10631): VHDL Process Statement warning at cccv_controller_v4.vhd(206): inferring latch(es) for signal or variable "volt_hold", which holds its previous value in one or more paths through the process File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Warning (10631): VHDL Process Statement warning at cccv_controller_v4.vhd(206): inferring latch(es) for signal or variable "prev_soc2", which holds its previous value in one or more paths through the process File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Warning (10492): VHDL Process Statement warning at cccv_controller_v4.vhd(278): signal "stage_indc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 278
Warning (10492): VHDL Process Statement warning at cccv_controller_v4.vhd(291): signal "stage_indc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 291
Warning (10492): VHDL Process Statement warning at cccv_controller_v4.vhd(304): signal "stage_indc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 304
Warning (10492): VHDL Process Statement warning at cccv_controller_v4.vhd(317): signal "stage_indc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 317
Warning (10492): VHDL Process Statement warning at cccv_controller_v4.vhd(330): signal "stage_indc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 330
Info (10041): Inferred latch for "calculate_soc:prev_soc2[0]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc2[1]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc2[2]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc2[3]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc2[4]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc2[5]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc2[6]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc2[7]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc2[8]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc2[9]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc2[10]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc2[11]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc2[12]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc2[13]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc2[14]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc2[15]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc2[16]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc2[17]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc2[18]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc2[19]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc2[20]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc2[21]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc2[22]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc2[23]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc2[24]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc2[25]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc2[26]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc2[27]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc2[28]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc2[29]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc2[30]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc2[31]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:volt_hold[0]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:volt_hold[1]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:volt_hold[2]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:volt_hold[3]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:volt_hold[4]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:volt_hold[5]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:volt_hold[6]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:volt_hold[7]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:volt_hold[8]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:volt_hold[9]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:volt_hold[10]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:volt_hold[11]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:volt_hold[12]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:volt_hold[13]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:volt_hold[14]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:volt_hold[15]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:volt_hold[16]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:volt_hold[17]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:volt_hold[18]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:volt_hold[19]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:volt_hold[20]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:volt_hold[21]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:volt_hold[22]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:volt_hold[23]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:volt_hold[24]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:volt_hold[25]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:volt_hold[26]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:volt_hold[27]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:volt_hold[28]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:volt_hold[29]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:volt_hold[30]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:volt_hold[31]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc1[0]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc1[1]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc1[2]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc1[3]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc1[4]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc1[5]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc1[6]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc1[7]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc1[8]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc1[9]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc1[10]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc1[11]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc1[12]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc1[13]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc1[14]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc1[15]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc1[16]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc1[17]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc1[18]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc1[19]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc1[20]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc1[21]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc1[22]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc1[23]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc1[24]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc1[25]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc1[26]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc1[27]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc1[28]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc1[29]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc1[30]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:prev_soc1[31]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:curr_hold[0]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:curr_hold[1]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:curr_hold[2]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:curr_hold[3]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:curr_hold[4]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:curr_hold[5]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:curr_hold[6]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:curr_hold[7]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:curr_hold[8]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:curr_hold[9]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:curr_hold[10]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:curr_hold[11]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:curr_hold[12]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:curr_hold[13]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:curr_hold[14]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:curr_hold[15]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:curr_hold[16]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:curr_hold[17]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:curr_hold[18]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:curr_hold[19]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:curr_hold[20]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:curr_hold[21]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:curr_hold[22]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:curr_hold[23]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:curr_hold[24]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:curr_hold[25]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:curr_hold[26]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:curr_hold[27]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:curr_hold[28]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:curr_hold[29]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:curr_hold[30]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "calculate_soc:curr_hold[31]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "soc_val[0]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "soc_val[1]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "soc_val[2]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "soc_val[3]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "soc_val[4]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "soc_val[5]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "soc_val[6]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "soc_val[7]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "soc_val[8]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "soc_val[9]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "soc_val[10]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "soc_val[11]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "soc_val[12]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "soc_val[13]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "soc_val[14]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "soc_val[15]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "soc_val[16]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "soc_val[17]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "soc_val[18]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "soc_val[19]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "soc_val[20]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "soc_val[21]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "soc_val[22]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "soc_val[23]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "soc_val[24]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "soc_val[25]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "soc_val[26]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "soc_val[27]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "soc_val[28]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "soc_val[29]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "soc_val[30]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "soc_val[31]" at cccv_controller_v4.vhd(206) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
Info (10041): Inferred latch for "curr_inc[0]" at cccv_controller_v4.vhd(140) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 140
Info (10041): Inferred latch for "curr_inc[1]" at cccv_controller_v4.vhd(140) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 140
Info (10041): Inferred latch for "curr_inc[2]" at cccv_controller_v4.vhd(140) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 140
Info (10041): Inferred latch for "curr_inc[3]" at cccv_controller_v4.vhd(140) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 140
Info (10041): Inferred latch for "curr_inc[4]" at cccv_controller_v4.vhd(140) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 140
Info (10041): Inferred latch for "curr_inc[5]" at cccv_controller_v4.vhd(140) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 140
Info (10041): Inferred latch for "curr_inc[6]" at cccv_controller_v4.vhd(140) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 140
Info (10041): Inferred latch for "curr_inc[7]" at cccv_controller_v4.vhd(140) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 140
Info (10041): Inferred latch for "curr_inc[8]" at cccv_controller_v4.vhd(140) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 140
Info (10041): Inferred latch for "curr_inc[9]" at cccv_controller_v4.vhd(140) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 140
Info (10041): Inferred latch for "curr_inc[10]" at cccv_controller_v4.vhd(140) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 140
Info (10041): Inferred latch for "curr_inc[11]" at cccv_controller_v4.vhd(140) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 140
Info (10041): Inferred latch for "curr_inc[12]" at cccv_controller_v4.vhd(140) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 140
Info (10041): Inferred latch for "curr_inc[13]" at cccv_controller_v4.vhd(140) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 140
Info (10041): Inferred latch for "curr_inc[14]" at cccv_controller_v4.vhd(140) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 140
Info (10041): Inferred latch for "curr_inc[15]" at cccv_controller_v4.vhd(140) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 140
Info (10041): Inferred latch for "curr_inc[16]" at cccv_controller_v4.vhd(140) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 140
Info (10041): Inferred latch for "curr_inc[17]" at cccv_controller_v4.vhd(140) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 140
Info (10041): Inferred latch for "curr_inc[18]" at cccv_controller_v4.vhd(140) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 140
Info (10041): Inferred latch for "curr_inc[19]" at cccv_controller_v4.vhd(140) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 140
Info (10041): Inferred latch for "curr_inc[20]" at cccv_controller_v4.vhd(140) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 140
Info (10041): Inferred latch for "curr_inc[21]" at cccv_controller_v4.vhd(140) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 140
Info (10041): Inferred latch for "curr_inc[22]" at cccv_controller_v4.vhd(140) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 140
Info (10041): Inferred latch for "curr_inc[23]" at cccv_controller_v4.vhd(140) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 140
Info (10041): Inferred latch for "curr_inc[24]" at cccv_controller_v4.vhd(140) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 140
Info (10041): Inferred latch for "curr_inc[25]" at cccv_controller_v4.vhd(140) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 140
Info (10041): Inferred latch for "curr_inc[26]" at cccv_controller_v4.vhd(140) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 140
Info (10041): Inferred latch for "curr_inc[27]" at cccv_controller_v4.vhd(140) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 140
Info (10041): Inferred latch for "curr_inc[28]" at cccv_controller_v4.vhd(140) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 140
Info (10041): Inferred latch for "curr_inc[29]" at cccv_controller_v4.vhd(140) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 140
Info (10041): Inferred latch for "curr_inc[30]" at cccv_controller_v4.vhd(140) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 140
Info (10041): Inferred latch for "curr_inc[31]" at cccv_controller_v4.vhd(140) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 140
Info (10041): Inferred latch for "gen_start" at cccv_controller_v4.vhd(140) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 140
Info (10041): Inferred latch for "Start_LED" at cccv_controller_v4.vhd(140) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 140
Info (10041): Inferred latch for "bat_volt[0]" at cccv_controller_v4.vhd(140) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 140
Info (12128): Elaborating entity "lfsr_rand_gen" for hierarchy "lfsr_rand_gen:rand_gen" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 107
Info (12128): Elaborating entity "changing_page" for hierarchy "changing_page:page_nav" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 111
Warning (10540): VHDL Signal Declaration warning at changing_page.vhd(15): used explicit default value for signal "CLK_FREQ" because signal was never assigned a value File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/changing_page.vhd Line: 15
Warning (10540): VHDL Signal Declaration warning at changing_page.vhd(17): used explicit default value for signal "max_page" because signal was never assigned a value File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/changing_page.vhd Line: 17
Warning (10492): VHDL Process Statement warning at changing_page.vhd(26): signal "Rst_PB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/changing_page.vhd Line: 26
Warning (10631): VHDL Process Statement warning at changing_page.vhd(23): inferring latch(es) for signal or variable "next_state", which holds its previous value in one or more paths through the process File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/changing_page.vhd Line: 23
Warning (10631): VHDL Process Statement warning at changing_page.vhd(23): inferring latch(es) for signal or variable "prev_state", which holds its previous value in one or more paths through the process File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/changing_page.vhd Line: 23
Info (10041): Inferred latch for "prev_state" at changing_page.vhd(23) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/changing_page.vhd Line: 23
Info (10041): Inferred latch for "next_state" at changing_page.vhd(23) File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/changing_page.vhd Line: 23
Info (278001): Inferred 39 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod15" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 271
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div18" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 265
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod11" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 265
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div14" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 260
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod8" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 260
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div10" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 255
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod5" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 255
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div6" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 250
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod2" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 250
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div22" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 270
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod14" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 270
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div17" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 264
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod10" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 264
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div13" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 259
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod7" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 259
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div9" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 254
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod4" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 254
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div5" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 249
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 249
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div21" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 269
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod13" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 269
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div16" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 263
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod9" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 263
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div12" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 258
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod6" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 258
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div8" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 253
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod3" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 253
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div4" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 248
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 248
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div19" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 267
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div20" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 268
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod12" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 268
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div3" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 247
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div7" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 252
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div11" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 257
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div15" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 262
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 211
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 219
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 224
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod15" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 271
Info (12133): Instantiated megafunction "lpm_divide:Mod15" with the following parameter: File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 271
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_uio.tdf
    Info (12023): Found entity 1: lpm_divide_uio File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_divide_uio.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/abs_divider_4dg.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/alt_u_div_o2f.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf
    Info (12023): Found entity 1: lpm_abs_4p9 File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_abs_4p9.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div18" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 265
Info (12133): Instantiated megafunction "lpm_divide:Div18" with the following parameter: File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 265
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_bpo.tdf
    Info (12023): Found entity 1: lpm_divide_bpo File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_divide_bpo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf
    Info (12023): Found entity 1: abs_divider_kbg File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/abs_divider_kbg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf
    Info (12023): Found entity 1: alt_u_div_ove File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/alt_u_div_ove.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf
    Info (12023): Found entity 1: lpm_abs_kn9 File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_abs_kn9.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div14" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 260
Info (12133): Instantiated megafunction "lpm_divide:Div14" with the following parameter: File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 260
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div10" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 255
Info (12133): Instantiated megafunction "lpm_divide:Div10" with the following parameter: File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 255
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div17" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 264
Info (12133): Instantiated megafunction "lpm_divide:Div17" with the following parameter: File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 264
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_epo.tdf
    Info (12023): Found entity 1: lpm_divide_epo File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_divide_epo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf
    Info (12023): Found entity 1: abs_divider_nbg File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/abs_divider_nbg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf
    Info (12023): Found entity 1: alt_u_div_uve File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/alt_u_div_uve.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_nn9.tdf
    Info (12023): Found entity 1: lpm_abs_nn9 File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_abs_nn9.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div13" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 259
Info (12133): Instantiated megafunction "lpm_divide:Div13" with the following parameter: File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 259
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div9" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 254
Info (12133): Instantiated megafunction "lpm_divide:Div9" with the following parameter: File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 254
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div16" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 263
Info (12133): Instantiated megafunction "lpm_divide:Div16" with the following parameter: File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 263
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "11"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_oqo.tdf
    Info (12023): Found entity 1: lpm_divide_oqo File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_divide_oqo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf
    Info (12023): Found entity 1: abs_divider_1dg File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/abs_divider_1dg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf
    Info (12023): Found entity 1: alt_u_div_i2f File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/alt_u_div_i2f.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_1p9.tdf
    Info (12023): Found entity 1: lpm_abs_1p9 File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_abs_1p9.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div12" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 258
Info (12133): Instantiated megafunction "lpm_divide:Div12" with the following parameter: File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 258
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "11"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div8" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 253
Info (12133): Instantiated megafunction "lpm_divide:Div8" with the following parameter: File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 253
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "11"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div19" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 267
Info (12133): Instantiated megafunction "lpm_divide:Div19" with the following parameter: File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 267
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "15"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_sqo.tdf
    Info (12023): Found entity 1: lpm_divide_sqo File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_divide_sqo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_5dg.tdf
    Info (12023): Found entity 1: abs_divider_5dg File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/abs_divider_5dg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf
    Info (12023): Found entity 1: alt_u_div_q2f File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/alt_u_div_q2f.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_5p9.tdf
    Info (12023): Found entity 1: lpm_abs_5p9 File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_abs_5p9.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod12" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 268
Info (12133): Instantiated megafunction "lpm_divide:Mod12" with the following parameter: File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 268
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div3" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 247
Info (12133): Instantiated megafunction "lpm_divide:Div3" with the following parameter: File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 247
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "15"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div11" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 257
Info (12133): Instantiated megafunction "lpm_divide:Div11" with the following parameter: File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 257
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "15"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 211
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 211
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rqo.tdf
    Info (12023): Found entity 1: lpm_divide_rqo File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_divide_rqo.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div1" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 219
Info (12133): Instantiated megafunction "lpm_divide:Div1" with the following parameter: File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 219
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div2" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 224
Info (12133): Instantiated megafunction "lpm_divide:Div2" with the following parameter: File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 224
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "gen_start" merged with LATCH primitive "Start_LED$latch" File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 55
Warning (13012): Latch soc_val[31] has unsafe behavior File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage[1][2] File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 148
Warning (13012): Latch soc_val[0] has unsafe behavior File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage[1][2] File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 148
Warning (13012): Latch soc_val[30] has unsafe behavior File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage[1][2] File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 148
Warning (13012): Latch soc_val[29] has unsafe behavior File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage[1][2] File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 148
Warning (13012): Latch soc_val[28] has unsafe behavior File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage[1][2] File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 148
Warning (13012): Latch soc_val[27] has unsafe behavior File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage[1][2] File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 148
Warning (13012): Latch soc_val[26] has unsafe behavior File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage[1][2] File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 148
Warning (13012): Latch soc_val[25] has unsafe behavior File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage[1][2] File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 148
Warning (13012): Latch soc_val[24] has unsafe behavior File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage[1][2] File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 148
Warning (13012): Latch soc_val[23] has unsafe behavior File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage[1][2] File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 148
Warning (13012): Latch soc_val[22] has unsafe behavior File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage[1][2] File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 148
Warning (13012): Latch soc_val[21] has unsafe behavior File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage[1][2] File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 148
Warning (13012): Latch soc_val[20] has unsafe behavior File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage[1][2] File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 148
Warning (13012): Latch soc_val[19] has unsafe behavior File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage[1][2] File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 148
Warning (13012): Latch soc_val[18] has unsafe behavior File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage[1][2] File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 148
Warning (13012): Latch soc_val[17] has unsafe behavior File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage[1][2] File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 148
Warning (13012): Latch soc_val[16] has unsafe behavior File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage[1][2] File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 148
Warning (13012): Latch soc_val[15] has unsafe behavior File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage[1][2] File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 148
Warning (13012): Latch soc_val[14] has unsafe behavior File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage[1][2] File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 148
Warning (13012): Latch soc_val[13] has unsafe behavior File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage[1][2] File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 148
Warning (13012): Latch soc_val[12] has unsafe behavior File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage[1][2] File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 148
Warning (13012): Latch soc_val[11] has unsafe behavior File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage[1][2] File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 148
Warning (13012): Latch soc_val[10] has unsafe behavior File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage[1][2] File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 148
Warning (13012): Latch soc_val[9] has unsafe behavior File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage[1][2] File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 148
Warning (13012): Latch soc_val[8] has unsafe behavior File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage[1][2] File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 148
Warning (13012): Latch soc_val[7] has unsafe behavior File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage[1][2] File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 148
Warning (13012): Latch soc_val[6] has unsafe behavior File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage[1][2] File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 148
Warning (13012): Latch soc_val[5] has unsafe behavior File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage[1][2] File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 148
Warning (13012): Latch soc_val[4] has unsafe behavior File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage[1][2] File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 148
Warning (13012): Latch soc_val[1] has unsafe behavior File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage[1][2] File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 148
Warning (13012): Latch soc_val[2] has unsafe behavior File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage[1][2] File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 148
Warning (13012): Latch soc_val[3] has unsafe behavior File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 206
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stage[1][2] File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 148
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SSEG0[7]" is stuck at VCC File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 21
    Warning (13410): Pin "SSEG1[7]" is stuck at VCC File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 22
    Warning (13410): Pin "SSEG2[7]" is stuck at GND File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 23
    Warning (13410): Pin "SSEG3[7]" is stuck at VCC File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 24
    Warning (13410): Pin "SSEG4[0]" is stuck at VCC File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 25
    Warning (13410): Pin "SSEG4[3]" is stuck at VCC File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 25
    Warning (13410): Pin "SSEG4[4]" is stuck at VCC File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 25
    Warning (13410): Pin "SSEG4[5]" is stuck at VCC File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 25
    Warning (13410): Pin "SSEG4[6]" is stuck at VCC File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 25
    Warning (13410): Pin "SSEG4[7]" is stuck at VCC File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 25
    Warning (13410): Pin "SSEG5[1]" is stuck at VCC File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 26
    Warning (13410): Pin "SSEG5[2]" is stuck at VCC File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 26
    Warning (13410): Pin "SSEG5[4]" is stuck at VCC File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 26
    Warning (13410): Pin "SSEG5[5]" is stuck at VCC File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 26
    Warning (13410): Pin "SSEG5[7]" is stuck at VCC File: D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd Line: 26
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 40807 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 56 output pins
    Info (21061): Implemented 40736 logic cells
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 102 warnings
    Info: Peak virtual memory: 5214 megabytes
    Info: Processing ended: Sat Dec 16 17:01:36 2023
    Info: Elapsed time: 00:00:44
    Info: Total CPU time (on all processors): 00:00:34


