{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1521041798789 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.2 Build 209 09/17/2014 SJ Full Version " "Version 14.0.2 Build 209 09/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521041798791 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 14 11:36:38 2018 " "Processing started: Wed Mar 14 11:36:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521041798791 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1521041798791 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4b -c lab4b " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4b -c lab4b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1521041798792 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1521041799189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer8to1-Behavior " "Found design unit 1: Multiplexer8to1-Behavior" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521041799881 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer8to1 " "Found entity 1: Multiplexer8to1" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521041799881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521041799881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/mbhagat/coe608/lab3/fullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/mbhagat/coe608/lab3/fullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-description " "Found design unit 1: fullAdder-description" {  } { { "../lab3/fullAdder.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/fullAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521041799901 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "../lab3/fullAdder.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/fullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521041799901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521041799901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/mbhagat/coe608/lab3/bit32ROR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/mbhagat/coe608/lab3/bit32ROR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit32ROR-behaviour " "Found design unit 1: bit32ROR-behaviour" {  } { { "../lab3/bit32ROR.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit32ROR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521041799927 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit32ROR " "Found entity 1: bit32ROR" {  } { { "../lab3/bit32ROR.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit32ROR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521041799927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521041799927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/mbhagat/coe608/lab3/bit32ROL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/mbhagat/coe608/lab3/bit32ROL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit32ROL-behaviour " "Found design unit 1: bit32ROL-behaviour" {  } { { "../lab3/bit32ROL.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit32ROL.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521041799957 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit32ROL " "Found entity 1: bit32ROL" {  } { { "../lab3/bit32ROL.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit32ROL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521041799957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521041799957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/mbhagat/coe608/lab3/bit32Or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/mbhagat/coe608/lab3/bit32Or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit32Or-behaviour " "Found design unit 1: bit32Or-behaviour" {  } { { "../lab3/bit32Or.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit32Or.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521041799993 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit32Or " "Found entity 1: bit32Or" {  } { { "../lab3/bit32Or.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit32Or.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521041799993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521041799993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/mbhagat/coe608/lab3/bit32Inverse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/mbhagat/coe608/lab3/bit32Inverse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit32Inverse-behaviour " "Found design unit 1: bit32Inverse-behaviour" {  } { { "../lab3/bit32Inverse.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit32Inverse.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521041800013 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit32Inverse " "Found entity 1: bit32Inverse" {  } { { "../lab3/bit32Inverse.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit32Inverse.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521041800013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521041800013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/mbhagat/coe608/lab3/bit32And.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/mbhagat/coe608/lab3/bit32And.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit32And-behaviour " "Found design unit 1: bit32And-behaviour" {  } { { "../lab3/bit32And.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit32And.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521041800035 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit32And " "Found entity 1: bit32And" {  } { { "../lab3/bit32And.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit32And.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521041800035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521041800035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/mbhagat/coe608/lab3/bit32adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/mbhagat/coe608/lab3/bit32adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit32Adder-description " "Found design unit 1: bit32Adder-description" {  } { { "../lab3/bit32adder.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit32adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521041800049 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit32Adder " "Found entity 1: bit32Adder" {  } { { "../lab3/bit32adder.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit32adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521041800049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521041800049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/mbhagat/coe608/lab3/bit4Adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/mbhagat/coe608/lab3/bit4Adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit4Adder-description " "Found design unit 1: bit4Adder-description" {  } { { "../lab3/bit4Adder.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit4Adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521041800063 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit4Adder " "Found entity 1: bit4Adder" {  } { { "../lab3/bit4Adder.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit4Adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521041800063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521041800063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/mbhagat/coe608/lab3/Multiplexer2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/mbhagat/coe608/lab3/Multiplexer2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer2to1-Behavior " "Found design unit 1: Multiplexer2to1-Behavior" {  } { { "../lab3/Multiplexer2to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer2to1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521041800077 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer2to1 " "Found entity 1: Multiplexer2to1" {  } { { "../lab3/Multiplexer2to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521041800077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521041800077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/mbhagat/coe608/lab4a/data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/mbhagat/coe608/lab4a/data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-description " "Found design unit 1: data_mem-description" {  } { { "../lab4a/data_mem.vhd" "" { Text "/home/student1/mbhagat/coe608/lab4a/data_mem.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521041800091 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "../lab4a/data_mem.vhd" "" { Text "/home/student1/mbhagat/coe608/lab4a/data_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521041800091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521041800091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/mbhagat/coe608/lab2/register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/mbhagat/coe608/lab2/register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32-description " "Found design unit 1: register32-description" {  } { { "../lab2/register32.vhd" "" { Text "/home/student1/mbhagat/coe608/lab2/register32.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521041800104 ""} { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Found entity 1: register32" {  } { { "../lab2/register32.vhd" "" { Text "/home/student1/mbhagat/coe608/lab2/register32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521041800104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521041800104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/mbhagat/coe608/lab2/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/mbhagat/coe608/lab2/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-description " "Found design unit 1: pc-description" {  } { { "../lab2/pc.vhd" "" { Text "/home/student1/mbhagat/coe608/lab2/pc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521041800118 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../lab2/pc.vhd" "" { Text "/home/student1/mbhagat/coe608/lab2/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521041800118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521041800118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/mbhagat/coe608/lab3/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/mbhagat/coe608/lab3/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-description " "Found design unit 1: alu-description" {  } { { "../lab3/alu.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521041800132 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../lab3/alu.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521041800132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521041800132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lze.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lze.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lze-description " "Found design unit 1: lze-description" {  } { { "lze.vhd" "" { Text "/home/student1/mbhagat/coe608/lab4b/lze.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521041800146 ""} { "Info" "ISGN_ENTITY_NAME" "1 lze " "Found entity 1: lze" {  } { { "lze.vhd" "" { Text "/home/student1/mbhagat/coe608/lab4b/lze.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521041800146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521041800146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uze.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uze.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uze-description " "Found design unit 1: uze-description" {  } { { "uze.vhd" "" { Text "/home/student1/mbhagat/coe608/lab4b/uze.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521041800163 ""} { "Info" "ISGN_ENTITY_NAME" "1 uze " "Found entity 1: uze" {  } { { "uze.vhd" "" { Text "/home/student1/mbhagat/coe608/lab4b/uze.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521041800163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521041800163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reducer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reducer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reducer-description " "Found design unit 1: reducer-description" {  } { { "reducer.vhd" "" { Text "/home/student1/mbhagat/coe608/lab4b/reducer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521041800180 ""} { "Info" "ISGN_ENTITY_NAME" "1 reducer " "Found entity 1: reducer" {  } { { "reducer.vhd" "" { Text "/home/student1/mbhagat/coe608/lab4b/reducer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521041800180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521041800180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-description " "Found design unit 1: datapath-description" {  } { { "datapath.vhd" "" { Text "/home/student1/mbhagat/coe608/lab4b/datapath.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521041800197 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "/home/student1/mbhagat/coe608/lab4b/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521041800197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521041800197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexer4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Multiplexer4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer4to1-description " "Found design unit 1: Multiplexer4to1-description" {  } { { "Multiplexer4to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab4b/Multiplexer4to1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521041800213 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer4to1 " "Found entity 1: Multiplexer4to1" {  } { { "Multiplexer4to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab4b/Multiplexer4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521041800213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521041800213 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1521041800368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer4to1 Multiplexer4to1:mux_data " "Elaborating entity \"Multiplexer4to1\" for hierarchy \"Multiplexer4to1:mux_data\"" {  } { { "datapath.vhd" "mux_data" { Text "/home/student1/mbhagat/coe608/lab4b/datapath.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521041800456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32 register32:ir_register " "Elaborating entity \"register32\" for hierarchy \"register32:ir_register\"" {  } { { "datapath.vhd" "ir_register" { Text "/home/student1/mbhagat/coe608/lab4b/datapath.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521041800460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lze lze:lze_1 " "Elaborating entity \"lze\" for hierarchy \"lze:lze_1\"" {  } { { "datapath.vhd" "lze_1" { Text "/home/student1/mbhagat/coe608/lab4b/datapath.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521041800462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc_component " "Elaborating entity \"pc\" for hierarchy \"pc:pc_component\"" {  } { { "datapath.vhd" "pc_component" { Text "/home/student1/mbhagat/coe608/lab4b/datapath.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521041800463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reducer reducer:red " "Elaborating entity \"reducer\" for hierarchy \"reducer:red\"" {  } { { "datapath.vhd" "red" { Text "/home/student1/mbhagat/coe608/lab4b/datapath.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521041800466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer2to1 Multiplexer2to1:A_multiplexer " "Elaborating entity \"Multiplexer2to1\" for hierarchy \"Multiplexer2to1:A_multiplexer\"" {  } { { "datapath.vhd" "A_multiplexer" { Text "/home/student1/mbhagat/coe608/lab4b/datapath.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521041800467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:Data_Memory_Module " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:Data_Memory_Module\"" {  } { { "datapath.vhd" "Data_Memory_Module" { Text "/home/student1/mbhagat/coe608/lab4b/datapath.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521041800471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uze uze:uze_1 " "Elaborating entity \"uze\" for hierarchy \"uze:uze_1\"" {  } { { "datapath.vhd" "uze_1" { Text "/home/student1/mbhagat/coe608/lab4b/datapath.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521041800473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_component " "Elaborating entity \"alu\" for hierarchy \"alu:alu_component\"" {  } { { "datapath.vhd" "alu_component" { Text "/home/student1/mbhagat/coe608/lab4b/datapath.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521041800476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer8to1 alu:alu_component\|Multiplexer8to1:mux1 " "Elaborating entity \"Multiplexer8to1\" for hierarchy \"alu:alu_component\|Multiplexer8to1:mux1\"" {  } { { "../lab3/alu.vhd" "mux1" { Text "/home/student1/mbhagat/coe608/lab3/alu.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521041800478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit32Adder alu:alu_component\|bit32Adder:adder1 " "Elaborating entity \"bit32Adder\" for hierarchy \"alu:alu_component\|bit32Adder:adder1\"" {  } { { "../lab3/alu.vhd" "adder1" { Text "/home/student1/mbhagat/coe608/lab3/alu.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521041800481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit4Adder alu:alu_component\|bit32Adder:adder1\|bit4Adder:s1 " "Elaborating entity \"bit4Adder\" for hierarchy \"alu:alu_component\|bit32Adder:adder1\|bit4Adder:s1\"" {  } { { "../lab3/bit32adder.vhd" "s1" { Text "/home/student1/mbhagat/coe608/lab3/bit32adder.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521041800483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder alu:alu_component\|bit32Adder:adder1\|bit4Adder:s1\|fullAdder:p1 " "Elaborating entity \"fullAdder\" for hierarchy \"alu:alu_component\|bit32Adder:adder1\|bit4Adder:s1\|fullAdder:p1\"" {  } { { "../lab3/bit4Adder.vhd" "p1" { Text "/home/student1/mbhagat/coe608/lab3/bit4Adder.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521041800484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit32And alu:alu_component\|bit32And:and1 " "Elaborating entity \"bit32And\" for hierarchy \"alu:alu_component\|bit32And:and1\"" {  } { { "../lab3/alu.vhd" "and1" { Text "/home/student1/mbhagat/coe608/lab3/alu.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521041800505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit32Or alu:alu_component\|bit32Or:or1 " "Elaborating entity \"bit32Or\" for hierarchy \"alu:alu_component\|bit32Or:or1\"" {  } { { "../lab3/alu.vhd" "or1" { Text "/home/student1/mbhagat/coe608/lab3/alu.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521041800507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit32ROR alu:alu_component\|bit32ROR:lsr1 " "Elaborating entity \"bit32ROR\" for hierarchy \"alu:alu_component\|bit32ROR:lsr1\"" {  } { { "../lab3/alu.vhd" "lsr1" { Text "/home/student1/mbhagat/coe608/lab3/alu.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521041800509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit32ROL alu:alu_component\|bit32ROL:lsl1 " "Elaborating entity \"bit32ROL\" for hierarchy \"alu:alu_component\|bit32ROL:lsl1\"" {  } { { "../lab3/alu.vhd" "lsl1" { Text "/home/student1/mbhagat/coe608/lab3/alu.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521041800510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit32Inverse alu:alu_component\|bit32Inverse:notber " "Elaborating entity \"bit32Inverse\" for hierarchy \"alu:alu_component\|bit32Inverse:notber\"" {  } { { "../lab3/alu.vhd" "notber" { Text "/home/student1/mbhagat/coe608/lab3/alu.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521041800513 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu_component\|Multiplexer8to1:mux1\|f\[0\] " "Converted tri-state buffer \"alu:alu_component\|Multiplexer8to1:mux1\|f\[0\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1521041800994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu_component\|Multiplexer8to1:mux1\|f\[1\] " "Converted tri-state buffer \"alu:alu_component\|Multiplexer8to1:mux1\|f\[1\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1521041800994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu_component\|Multiplexer8to1:mux1\|f\[2\] " "Converted tri-state buffer \"alu:alu_component\|Multiplexer8to1:mux1\|f\[2\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1521041800994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu_component\|Multiplexer8to1:mux1\|f\[3\] " "Converted tri-state buffer \"alu:alu_component\|Multiplexer8to1:mux1\|f\[3\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1521041800994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu_component\|Multiplexer8to1:mux1\|f\[4\] " "Converted tri-state buffer \"alu:alu_component\|Multiplexer8to1:mux1\|f\[4\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1521041800994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu_component\|Multiplexer8to1:mux1\|f\[5\] " "Converted tri-state buffer \"alu:alu_component\|Multiplexer8to1:mux1\|f\[5\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1521041800994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu_component\|Multiplexer8to1:mux1\|f\[6\] " "Converted tri-state buffer \"alu:alu_component\|Multiplexer8to1:mux1\|f\[6\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1521041800994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu_component\|Multiplexer8to1:mux1\|f\[7\] " "Converted tri-state buffer \"alu:alu_component\|Multiplexer8to1:mux1\|f\[7\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1521041800994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu_component\|Multiplexer8to1:mux1\|f\[8\] " "Converted tri-state buffer \"alu:alu_component\|Multiplexer8to1:mux1\|f\[8\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1521041800994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu_component\|Multiplexer8to1:mux1\|f\[9\] " "Converted tri-state buffer \"alu:alu_component\|Multiplexer8to1:mux1\|f\[9\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1521041800994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu_component\|Multiplexer8to1:mux1\|f\[10\] " "Converted tri-state buffer \"alu:alu_component\|Multiplexer8to1:mux1\|f\[10\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1521041800994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu_component\|Multiplexer8to1:mux1\|f\[11\] " "Converted tri-state buffer \"alu:alu_component\|Multiplexer8to1:mux1\|f\[11\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1521041800994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu_component\|Multiplexer8to1:mux1\|f\[12\] " "Converted tri-state buffer \"alu:alu_component\|Multiplexer8to1:mux1\|f\[12\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1521041800994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu_component\|Multiplexer8to1:mux1\|f\[13\] " "Converted tri-state buffer \"alu:alu_component\|Multiplexer8to1:mux1\|f\[13\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1521041800994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu_component\|Multiplexer8to1:mux1\|f\[14\] " "Converted tri-state buffer \"alu:alu_component\|Multiplexer8to1:mux1\|f\[14\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1521041800994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu_component\|Multiplexer8to1:mux1\|f\[15\] " "Converted tri-state buffer \"alu:alu_component\|Multiplexer8to1:mux1\|f\[15\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1521041800994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu_component\|Multiplexer8to1:mux1\|f\[16\] " "Converted tri-state buffer \"alu:alu_component\|Multiplexer8to1:mux1\|f\[16\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1521041800994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu_component\|Multiplexer8to1:mux1\|f\[17\] " "Converted tri-state buffer \"alu:alu_component\|Multiplexer8to1:mux1\|f\[17\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1521041800994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu_component\|Multiplexer8to1:mux1\|f\[18\] " "Converted tri-state buffer \"alu:alu_component\|Multiplexer8to1:mux1\|f\[18\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1521041800994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu_component\|Multiplexer8to1:mux1\|f\[19\] " "Converted tri-state buffer \"alu:alu_component\|Multiplexer8to1:mux1\|f\[19\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1521041800994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu_component\|Multiplexer8to1:mux1\|f\[20\] " "Converted tri-state buffer \"alu:alu_component\|Multiplexer8to1:mux1\|f\[20\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1521041800994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu_component\|Multiplexer8to1:mux1\|f\[21\] " "Converted tri-state buffer \"alu:alu_component\|Multiplexer8to1:mux1\|f\[21\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1521041800994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu_component\|Multiplexer8to1:mux1\|f\[22\] " "Converted tri-state buffer \"alu:alu_component\|Multiplexer8to1:mux1\|f\[22\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1521041800994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu_component\|Multiplexer8to1:mux1\|f\[23\] " "Converted tri-state buffer \"alu:alu_component\|Multiplexer8to1:mux1\|f\[23\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1521041800994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu_component\|Multiplexer8to1:mux1\|f\[24\] " "Converted tri-state buffer \"alu:alu_component\|Multiplexer8to1:mux1\|f\[24\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1521041800994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu_component\|Multiplexer8to1:mux1\|f\[25\] " "Converted tri-state buffer \"alu:alu_component\|Multiplexer8to1:mux1\|f\[25\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1521041800994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu_component\|Multiplexer8to1:mux1\|f\[26\] " "Converted tri-state buffer \"alu:alu_component\|Multiplexer8to1:mux1\|f\[26\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1521041800994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu_component\|Multiplexer8to1:mux1\|f\[27\] " "Converted tri-state buffer \"alu:alu_component\|Multiplexer8to1:mux1\|f\[27\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1521041800994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu_component\|Multiplexer8to1:mux1\|f\[28\] " "Converted tri-state buffer \"alu:alu_component\|Multiplexer8to1:mux1\|f\[28\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1521041800994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu_component\|Multiplexer8to1:mux1\|f\[29\] " "Converted tri-state buffer \"alu:alu_component\|Multiplexer8to1:mux1\|f\[29\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1521041800994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu_component\|Multiplexer8to1:mux1\|f\[30\] " "Converted tri-state buffer \"alu:alu_component\|Multiplexer8to1:mux1\|f\[30\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1521041800994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu_component\|Multiplexer8to1:mux1\|f\[31\] " "Converted tri-state buffer \"alu:alu_component\|Multiplexer8to1:mux1\|f\[31\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1521041800994 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1521041800994 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "data_mem:Data_Memory_Module\|Memory_rtl_0 " "Inferred dual-clock RAM node \"data_mem:Data_Memory_Module\|Memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1521041801092 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_mem:Data_Memory_Module\|Memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_mem:Data_Memory_Module\|Memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1521041801255 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1521041801255 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1521041801255 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1521041801255 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1521041801255 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1521041801255 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1521041801255 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1521041801255 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1521041801255 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1521041801255 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1521041801255 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1521041801255 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1521041801255 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1521041801255 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1521041801255 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1521041801255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_mem:Data_Memory_Module\|altsyncram:Memory_rtl_0 " "Elaborated megafunction instantiation \"data_mem:Data_Memory_Module\|altsyncram:Memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521041801390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_mem:Data_Memory_Module\|altsyncram:Memory_rtl_0 " "Instantiated megafunction \"data_mem:Data_Memory_Module\|altsyncram:Memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521041801390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521041801390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521041801390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521041801390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521041801390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521041801390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521041801390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521041801390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521041801390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521041801390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521041801390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521041801390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521041801390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521041801390 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1521041801390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hie1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hie1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hie1 " "Found entity 1: altsyncram_hie1" {  } { { "db/altsyncram_hie1.tdf" "" { Text "/home/student1/mbhagat/coe608/lab4b/db/altsyncram_hie1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521041801473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521041801473 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1521041802126 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1521041804104 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521041804104 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clr_C " "No output dependent on input pin \"Clr_C\"" {  } { { "datapath.vhd" "" { Text "/home/student1/mbhagat/coe608/lab4b/datapath.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521041804573 "|datapath|Clr_C"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ld_C " "No output dependent on input pin \"Ld_C\"" {  } { { "datapath.vhd" "" { Text "/home/student1/mbhagat/coe608/lab4b/datapath.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521041804573 "|datapath|Ld_C"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clr_Z " "No output dependent on input pin \"Clr_Z\"" {  } { { "datapath.vhd" "" { Text "/home/student1/mbhagat/coe608/lab4b/datapath.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521041804573 "|datapath|Clr_Z"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ld_Z " "No output dependent on input pin \"Ld_Z\"" {  } { { "datapath.vhd" "" { Text "/home/student1/mbhagat/coe608/lab4b/datapath.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521041804573 "|datapath|Ld_Z"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1521041804573 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "935 " "Implemented 935 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "60 " "Implemented 60 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1521041804574 ""} { "Info" "ICUT_CUT_TM_OPINS" "266 " "Implemented 266 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1521041804574 ""} { "Info" "ICUT_CUT_TM_LCELLS" "577 " "Implemented 577 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1521041804574 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1521041804574 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1521041804574 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1001 " "Peak virtual memory: 1001 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521041804655 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 14 11:36:44 2018 " "Processing ended: Wed Mar 14 11:36:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521041804655 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521041804655 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521041804655 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1521041804655 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1521041808134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.2 Build 209 09/17/2014 SJ Full Version " "Version 14.0.2 Build 209 09/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521041808136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 14 11:36:47 2018 " "Processing started: Wed Mar 14 11:36:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521041808136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1521041808136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab4b -c lab4b " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab4b -c lab4b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1521041808136 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1521041808549 ""}
{ "Info" "0" "" "Project  = lab4b" {  } {  } 0 0 "Project  = lab4b" 0 0 "Fitter" 0 0 1521041808550 ""}
{ "Info" "0" "" "Revision = lab4b" {  } {  } 0 0 "Revision = lab4b" 0 0 "Fitter" 0 0 1521041808550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1521041808760 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab4b EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"lab4b\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1521041808805 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1521041808841 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1521041808842 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1521041808842 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1521041809547 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1521041809653 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1521041809653 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1521041809653 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1521041809653 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1521041809653 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1521041809653 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1521041809653 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1521041809653 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1521041809653 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1521041809653 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab4b/" { { 0 { 0 ""} 0 2495 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1521041809664 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab4b/" { { 0 { 0 ""} 0 2497 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1521041809664 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab4b/" { { 0 { 0 ""} 0 2499 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1521041809664 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab4b/" { { 0 { 0 ""} 0 2501 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1521041809664 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab4b/" { { 0 { 0 ""} 0 2503 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1521041809664 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1521041809664 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1521041809669 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1521041809685 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "326 326 " "No exact pin location assignment(s) for 326 pins of 326 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." 0 0 "Fitter" 0 -1 1521041810474 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab4b.sdc " "Synopsys Design Constraints File file not found: 'lab4b.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1521041811092 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1521041811093 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1521041811105 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1521041811106 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1521041811107 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node Clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1521041811305 ""}  } { { "datapath.vhd" "" { Text "/home/student1/mbhagat/coe608/lab4b/datapath.vhd" 8 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab4b/" { { 0 { 0 ""} 0 2477 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521041811305 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mClk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node mClk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1521041811305 ""}  } { { "datapath.vhd" "" { Text "/home/student1/mbhagat/coe608/lab4b/datapath.vhd" 8 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { mClk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab4b/" { { 0 { 0 ""} 0 2490 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521041811305 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clr_IR~input (placed in PIN Y1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node Clr_IR~input (placed in PIN Y1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1521041811305 ""}  } { { "datapath.vhd" "" { Text "/home/student1/mbhagat/coe608/lab4b/datapath.vhd" 18 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Clr_IR~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab4b/" { { 0 { 0 ""} 0 2483 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521041811305 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clr_A~input (placed in PIN AH14 (CLK14, DIFFCLK_6n)) " "Automatically promoted node Clr_A~input (placed in PIN AH14 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1521041811305 ""}  } { { "datapath.vhd" "" { Text "/home/student1/mbhagat/coe608/lab4b/datapath.vhd" 13 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Clr_A~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab4b/" { { 0 { 0 ""} 0 2478 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521041811305 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clr_B~input (placed in PIN AG14 (CLK15, DIFFCLK_6p)) " "Automatically promoted node Clr_B~input (placed in PIN AG14 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1521041811305 ""}  } { { "datapath.vhd" "" { Text "/home/student1/mbhagat/coe608/lab4b/datapath.vhd" 14 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Clr_B~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab4b/" { { 0 { 0 ""} 0 2481 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521041811305 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clr_PC~input (placed in PIN AH15 (CLK12, DIFFCLK_7n)) " "Automatically promoted node Clr_PC~input (placed in PIN AH15 (CLK12, DIFFCLK_7n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1521041811305 ""}  } { { "datapath.vhd" "" { Text "/home/student1/mbhagat/coe608/lab4b/datapath.vhd" 17 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Clr_PC~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab4b/" { { 0 { 0 ""} 0 2487 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521041811305 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1521041812040 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1521041812042 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1521041812043 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1521041812045 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1521041812049 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1521041812053 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1521041812053 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1521041812055 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1521041812099 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1521041812102 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1521041812102 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "320 unused 2.5V 54 266 0 " "Number of I/O pins in group: 320 (unused VREF, 2.5V VCCIO, 54 input, 266 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1521041812115 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1521041812115 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1521041812115 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521041812116 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 61 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521041812116 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 71 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521041812116 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 70 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  70 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521041812116 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521041812116 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521041812116 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521041812116 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521041812116 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1521041812116 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1521041812116 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521041812513 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1521041812533 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1521041815066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521041815282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1521041815335 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1521041830667 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521041830667 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1521041831441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X46_Y12 X57_Y23 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X46_Y12 to location X57_Y23" {  } { { "loc" "" { Generic "/home/student1/mbhagat/coe608/lab4b/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X46_Y12 to location X57_Y23"} { { 11 { 0 ""} 46 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1521041835434 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1521041835434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521041837403 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1521041837403 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1521041837403 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.56 " "Total time spent on timing analysis during the Fitter is 0.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1521041837443 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1521041837548 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1521041838159 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1521041838367 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1521041838952 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521041839686 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1438 " "Peak virtual memory: 1438 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521041841817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 14 11:37:21 2018 " "Processing ended: Wed Mar 14 11:37:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521041841817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521041841817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521041841817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1521041841817 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1521041845820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.2 Build 209 09/17/2014 SJ Full Version " "Version 14.0.2 Build 209 09/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521041845822 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 14 11:37:25 2018 " "Processing started: Wed Mar 14 11:37:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521041845822 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1521041845822 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab4b -c lab4b " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab4b -c lab4b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1521041845823 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1521041849534 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1521041849672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "761 " "Peak virtual memory: 761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521041850971 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 14 11:37:30 2018 " "Processing ended: Wed Mar 14 11:37:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521041850971 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521041850971 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521041850971 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1521041850971 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1521041851168 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1521041853984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.2 Build 209 09/17/2014 SJ Full Version " "Version 14.0.2 Build 209 09/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521041853985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 14 11:37:33 2018 " "Processing started: Wed Mar 14 11:37:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521041853985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1521041853985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab4b -c lab4b " "Command: quartus_sta lab4b -c lab4b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1521041853985 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1521041854155 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1521041854378 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1521041854381 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1521041854423 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1521041854423 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab4b.sdc " "Synopsys Design Constraints File file not found: 'lab4b.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1521041855017 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1521041855017 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1521041855020 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mClk mClk " "create_clock -period 1.000 -name mClk mClk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1521041855020 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1521041855020 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1521041855597 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1521041855598 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1521041855599 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1521041855644 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1521041855714 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1521041855714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.260 " "Worst-case setup slack is -15.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521041855744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521041855744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.260           -1069.263 Clk  " "  -15.260           -1069.263 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521041855744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.433            -227.154 mClk  " "   -4.433            -227.154 mClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521041855744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1521041855744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521041855770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521041855770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 Clk  " "    0.401               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521041855770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 mClk  " "    0.431               0.000 mClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521041855770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1521041855770 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1521041855796 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1521041855822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521041855841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521041855841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -171.458 Clk  " "   -3.000            -171.458 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521041855841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -93.319 mClk  " "   -3.000             -93.319 mClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521041855841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1521041855841 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1521041856142 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1521041856168 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1521041856892 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1521041857041 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1521041857069 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1521041857069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.038 " "Worst-case setup slack is -14.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521041857090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521041857090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.038            -974.619 Clk  " "  -14.038            -974.619 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521041857090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.035            -204.781 mClk  " "   -4.035            -204.781 mClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521041857090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1521041857090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521041857147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521041857147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 Clk  " "    0.353               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521041857147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 mClk  " "    0.398               0.000 mClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521041857147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1521041857147 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1521041857195 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1521041857242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521041857297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521041857297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -171.414 Clk  " "   -3.000            -171.414 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521041857297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -93.187 mClk  " "   -3.000             -93.187 mClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521041857297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1521041857297 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1521041857709 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1521041858022 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1521041858025 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1521041858025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.919 " "Worst-case setup slack is -6.919" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521041858057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521041858057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.919            -463.258 Clk  " "   -6.919            -463.258 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521041858057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.393             -66.491 mClk  " "   -1.393             -66.491 mClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521041858057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1521041858057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521041858101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521041858101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 Clk  " "    0.180               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521041858101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 mClk  " "    0.187               0.000 mClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521041858101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1521041858101 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1521041858139 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1521041858171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521041858201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521041858201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -141.657 Clk  " "   -3.000            -141.657 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521041858201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -77.001 mClk  " "   -3.000             -77.001 mClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521041858201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1521041858201 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1521041859985 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1521041859990 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "892 " "Peak virtual memory: 892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521041860399 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 14 11:37:40 2018 " "Processing ended: Wed Mar 14 11:37:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521041860399 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521041860399 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521041860399 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1521041860399 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1521041864577 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.2 Build 209 09/17/2014 SJ Full Version " "Version 14.0.2 Build 209 09/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521041864579 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 14 11:37:44 2018 " "Processing started: Wed Mar 14 11:37:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521041864579 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1521041864579 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab4b -c lab4b " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab4b -c lab4b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1521041864579 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab4b.vo /home/student1/mbhagat/coe608/lab4b/simulation/qsim// simulation " "Generated file lab4b.vo in folder \"/home/student1/mbhagat/coe608/lab4b/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1521041865186 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "996 " "Peak virtual memory: 996 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521041865437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 14 11:37:45 2018 " "Processing ended: Wed Mar 14 11:37:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521041865437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521041865437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521041865437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1521041865437 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 46 s " "Quartus II Full Compilation was successful. 0 errors, 46 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1521041865676 ""}
