
---------- Begin Simulation Statistics ----------
final_tick                               2542165658500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 233344                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   233342                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    17.99                       # Real time elapsed on the host
host_tick_rate                              675846593                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196898                       # Number of instructions simulated
sim_ops                                       4196898                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012156                       # Number of seconds simulated
sim_ticks                                 12155813500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             50.247271                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  372276                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               740888                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2691                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            110502                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            945620                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              31121                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          209299                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           178178                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1148023                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   70879                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        29341                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196898                       # Number of instructions committed
system.cpu.committedOps                       4196898                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.789546                       # CPI: cycles per instruction
system.cpu.discardedOps                        300628                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   616297                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1475987                       # DTB hits
system.cpu.dtb.data_misses                       8117                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   414760                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       872031                       # DTB read hits
system.cpu.dtb.read_misses                       7292                       # DTB read misses
system.cpu.dtb.write_accesses                  201537                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      603956                       # DTB write hits
system.cpu.dtb.write_misses                       825                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18230                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3666750                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1149077                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           683324                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17087107                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172725                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  984998                       # ITB accesses
system.cpu.itb.fetch_acv                          533                       # ITB acv
system.cpu.itb.fetch_hits                      979370                       # ITB hits
system.cpu.itb.fetch_misses                      5628                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4237     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6103                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14447                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.32%     47.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2696     52.33%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5152                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11200496500     92.11%     92.11% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9237500      0.08%     92.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19618500      0.16%     92.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               930589500      7.65%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12159942000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899481                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944876                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592114                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8199749500     67.43%     67.43% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3960192500     32.57%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24298136                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85405      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542023     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839519     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592668     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104944      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196898                       # Class of committed instruction
system.cpu.quiesceCycles                        13491                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7211029                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          435                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158218                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318046                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542165658500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542165658500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22733957                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22733957                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22733957                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22733957                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116584.394872                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116584.394872                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116584.394872                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116584.394872                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12971983                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12971983                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12971983                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12971983                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66522.989744                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66522.989744                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66522.989744                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66522.989744                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349997                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349997                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 116665.666667                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 116665.666667                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199997                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199997                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 66665.666667                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 66665.666667                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22383960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22383960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116583.125000                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116583.125000                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12771986                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12771986                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66520.760417                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66520.760417                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542165658500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.288927                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539665857000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.288927                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205558                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205558                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542165658500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130774                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34906                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88771                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34522                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28971                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28971                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89361                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41307                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267423                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267423                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209811                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478028                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11395968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11395968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6720192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6720633                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18127865                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               73                       # Total snoops (count)
system.membus.snoopTraffic                       4672                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160055                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002724                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052122                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159619     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     436      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160055                       # Request fanout histogram
system.membus.reqLayer0.occupancy              356000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836102029                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378086750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542165658500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          473939000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542165658500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542165658500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542165658500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542165658500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542165658500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542165658500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542165658500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542165658500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542165658500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542165658500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542165658500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542165658500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542165658500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542165658500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542165658500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542165658500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542165658500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542165658500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542165658500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542165658500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542165658500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542165658500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542165658500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542165658500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542165658500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542165658500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542165658500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542165658500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5714624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4497472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10212096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5714624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5714624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70273                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159564                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34906                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34906                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470114485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369985275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             840099760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470114485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470114485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183779062                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183779062                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183779062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470114485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369985275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1023878821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121417.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000151162750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7473                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7473                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              413962                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114020                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159564                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123460                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159564                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123460                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10385                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2043                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5764                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2048807000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  745895000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4845913250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13733.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32483.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105476                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81949                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159564                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123460                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83141                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.263841                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.141492                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.587335                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35273     42.43%     42.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24714     29.73%     72.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10223     12.30%     84.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4613      5.55%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2476      2.98%     92.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1472      1.77%     94.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          942      1.13%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          623      0.75%     96.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2805      3.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83141                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7473                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.961327                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.381813                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.654029                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1337     17.89%     17.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5672     75.90%     93.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           267      3.57%     97.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            96      1.28%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            39      0.52%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           14      0.19%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7473                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7473                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.244079                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.227885                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.760438                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6684     89.44%     89.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               89      1.19%     90.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              446      5.97%     96.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              183      2.45%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               65      0.87%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7473                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9547456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  664640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7769088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10212096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7901440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       639.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    840.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    650.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12155808500                       # Total gap between requests
system.mem_ctrls.avgGap                      42949.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5081792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4465664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7769088                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418054456.001648962498                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367368584.587119579315                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 639125304.118889331818                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89291                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70273                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123460                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2586458000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2259455250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298602733250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28966.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32152.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2418619.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319072320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169583370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           567751380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314019540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     959453040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5294010660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        209718240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7833608550                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.433098                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    493529000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    405860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11256424500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274590120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145936725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497386680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319646700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     959453040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5257337430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        240600960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7694951655                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.026465                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    571553000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    405860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11178400500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542165658500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                50500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999957                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12148613500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542165658500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1704185                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1704185                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1704185                       # number of overall hits
system.cpu.icache.overall_hits::total         1704185                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89362                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89362                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89362                       # number of overall misses
system.cpu.icache.overall_misses::total         89362                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5509802000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5509802000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5509802000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5509802000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1793547                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1793547                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1793547                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1793547                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049824                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049824                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049824                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049824                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61657.102572                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61657.102572                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61657.102572                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61657.102572                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88771                       # number of writebacks
system.cpu.icache.writebacks::total             88771                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89362                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89362                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89362                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89362                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5420441000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5420441000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5420441000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5420441000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049824                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049824                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049824                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049824                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60657.113762                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60657.113762                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60657.113762                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60657.113762                       # average overall mshr miss latency
system.cpu.icache.replacements                  88771                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1704185                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1704185                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89362                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89362                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5509802000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5509802000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1793547                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1793547                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049824                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049824                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61657.102572                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61657.102572                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89362                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89362                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5420441000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5420441000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049824                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049824                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60657.113762                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60657.113762                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542165658500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.838615                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1757838                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88849                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.784556                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.838615                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995779                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995779                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          345                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3676455                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3676455                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542165658500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1333360                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1333360                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1333360                       # number of overall hits
system.cpu.dcache.overall_hits::total         1333360                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106051                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106051                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106051                       # number of overall misses
system.cpu.dcache.overall_misses::total        106051                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6800411000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6800411000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6800411000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6800411000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1439411                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1439411                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1439411                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1439411                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073677                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073677                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073677                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073677                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64123.968657                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64123.968657                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64123.968657                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64123.968657                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34730                       # number of writebacks
system.cpu.dcache.writebacks::total             34730                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36651                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36651                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36651                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36651                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69400                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69400                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69400                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69400                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4420980000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4420980000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4420980000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4420980000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21615000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21615000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048214                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048214                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048214                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048214                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63702.881844                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63702.881844                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63702.881844                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63702.881844                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103918.269231                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103918.269231                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69249                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       802370                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          802370                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49613                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49613                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3327138500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3327138500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       851983                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       851983                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058232                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058232                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67061.828553                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67061.828553                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9198                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9198                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40415                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40415                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2702690500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2702690500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21615000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21615000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047436                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047436                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66873.450452                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66873.450452                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200138.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200138.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530990                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530990                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56438                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56438                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3473272500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3473272500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587428                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587428                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096076                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096076                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61541.381693                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61541.381693                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27453                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27453                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28985                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28985                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1718289500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1718289500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59282.025185                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59282.025185                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10299                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10299                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          891                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          891                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62945000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62945000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079625                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079625                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70645.342312                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70645.342312                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          891                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          891                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62054000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62054000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079625                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079625                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69645.342312                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69645.342312                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11124                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11124                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542165658500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.459460                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1394876                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69249                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.142905                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.459460                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978964                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978964                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          751                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2993723                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2993723                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2604287055500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 299195                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749956                       # Number of bytes of host memory used
host_op_rate                                   299194                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   127.65                       # Real time elapsed on the host
host_tick_rate                              468568389                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38193625                       # Number of instructions simulated
sim_ops                                      38193625                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.059815                       # Number of seconds simulated
sim_ticks                                 59815042000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             59.888122                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2794575                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4666326                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             111571                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            560798                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4771771                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             157828                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          897501                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           739673                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6743252                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1116525                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        87193                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    33257458                       # Number of instructions committed
system.cpu.committedOps                      33257458                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.524671                       # CPI: cycles per instruction
system.cpu.discardedOps                       3150711                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  6434839                       # DTB accesses
system.cpu.dtb.data_acv                            48                       # DTB access violations
system.cpu.dtb.data_hits                      9687834                       # DTB hits
system.cpu.dtb.data_misses                      14427                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3634640                       # DTB read accesses
system.cpu.dtb.read_acv                            15                       # DTB read access violations
system.cpu.dtb.read_hits                      5480153                       # DTB read hits
system.cpu.dtb.read_misses                      12889                       # DTB read misses
system.cpu.dtb.write_accesses                 2800199                       # DTB write accesses
system.cpu.dtb.write_acv                           33                       # DTB write access violations
system.cpu.dtb.write_hits                     4207681                       # DTB write hits
system.cpu.dtb.write_misses                      1538                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             4613700                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           27092256                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           7949797                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4507599                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        63245158                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.283714                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                10575563                       # ITB accesses
system.cpu.itb.fetch_acv                         1207                       # ITB acv
system.cpu.itb.fetch_hits                    10571101                       # ITB hits
system.cpu.itb.fetch_misses                      4462                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   325      0.58%      0.58% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.02%      0.60% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15716     27.95%     28.54% # number of callpals executed
system.cpu.kern.callpal::rdps                     723      1.29%     29.83% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     29.83% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     29.83% # number of callpals executed
system.cpu.kern.callpal::rti                     1602      2.85%     32.68% # number of callpals executed
system.cpu.kern.callpal::callsys                  486      0.86%     33.55% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     33.55% # number of callpals executed
system.cpu.kern.callpal::rdunique               37367     66.44%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  56238                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      63493                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      362                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6963     39.78%     39.78% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.71%     40.49% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      61      0.35%     40.84% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10355     59.16%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17504                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6592     49.30%     49.30% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.93%     50.24% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       61      0.46%     50.70% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6592     49.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13370                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              50544734000     84.50%     84.50% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               233080000      0.39%     84.89% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                73970000      0.12%     85.01% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8965792000     14.99%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          59817576000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.946718                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.636601                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.763825                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1098                      
system.cpu.kern.mode_good::user                  1074                      
system.cpu.kern.mode_good::idle                    24                      
system.cpu.kern.mode_switch::kernel              1876                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1074                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  51                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.585288                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.470588                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.731756                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        33223955500     55.54%     55.54% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          24682863500     41.26%     96.81% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           1910756000      3.19%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      325                       # number of times the context was actually changed
system.cpu.numCycles                        117221591                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       362                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2328014      7.00%      7.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                18476001     55.55%     62.55% # Class of committed instruction
system.cpu.op_class_0::IntMult                 533679      1.60%     64.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1282160      3.86%     68.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    48      0.00%     68.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                767567      2.31%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                   51      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                255853      0.77%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::MemRead                4456781     13.40%     84.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3429231     10.31%     94.80% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            771651      2.32%     97.12% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           771938      2.32%     99.45% # Class of committed instruction
system.cpu.op_class_0::IprAccess               184484      0.55%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 33257458                       # Class of committed instruction
system.cpu.quiesceCycles                      2408493                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        53976433                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          755                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       758846                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1517106                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  62121397000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  62121397000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       131113                       # number of demand (read+write) misses
system.iocache.demand_misses::total            131113                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       131113                       # number of overall misses
system.iocache.overall_misses::total           131113                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  15481269091                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  15481269091                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  15481269091                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  15481269091                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       131113                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          131113                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       131113                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         131113                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118075.775026                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118075.775026                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118075.775026                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118075.775026                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1239                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   28                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    44.250000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       131113                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       131113                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       131113                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       131113                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   8918189985                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   8918189985                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   8918189985                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   8918189985                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68019.113170                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68019.113170                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68019.113170                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68019.113170                       # average overall mshr miss latency
system.iocache.replacements                    131113                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     35330381                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     35330381                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118957.511785                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118957.511785                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     20480381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     20480381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68957.511785                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68957.511785                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  15445938710                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  15445938710                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118073.773162                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118073.773162                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   8897709604                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   8897709604                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68016.982663                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68016.982663                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  62121397000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 131113                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  62121397000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1522                       # Transaction distribution
system.membus.trans_dist::ReadResp             518136                       # Transaction distribution
system.membus.trans_dist::WriteReq               2244                       # Transaction distribution
system.membus.trans_dist::WriteResp              2244                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       267634                       # Transaction distribution
system.membus.trans_dist::WritebackClean       364583                       # Transaction distribution
system.membus.trans_dist::CleanEvict           126037                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               42                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110895                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110895                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         364584                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        152033                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        130816                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           51                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       262233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       262233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1093735                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1093735                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7532                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       787853                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       795391                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2151359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8372672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8372672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     46665664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     46665664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7665                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     25564352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     25572017                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                80610353                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              360                       # Total snoops (count)
system.membus.snoopTraffic                      19776                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            762136                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001052                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032422                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  761334     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     802      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              762136                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7007500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4117007505                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1659379                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1411359750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  62121397000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1914848000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.2                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  62121397000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  62121397000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  62121397000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  62121397000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  62121397000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  62121397000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  62121397000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  62121397000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  62121397000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  62121397000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  62121397000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  62121397000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  62121397000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  62121397000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  62121397000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  62121397000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  62121397000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  62121397000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  62121397000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  62121397000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  62121397000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  62121397000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  62121397000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  62121397000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  62121397000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  62121397000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  62121397000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  62121397000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       23332352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16808000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40140800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     23332352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      23332352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17128576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17128576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          364568                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          262625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              627200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       267634                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267634                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         390074992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         280999552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           7490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             671082033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    390074992                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        390074992                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      286359006                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            286359006                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      286359006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        390074992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        280999552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          7490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            957441040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    564865.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    271130.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    260445.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001866502500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34563                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34563                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1544517                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             533537                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      627200                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     631881                       # Number of write requests accepted
system.mem_ctrls.readBursts                    627200                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   631881                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95618                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 67016                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             36309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             34904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             26184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            35034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            42425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             33240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             33155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             37230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            38088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            51297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            42832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30579                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7428953750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2657910000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17396116250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13975.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32725.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       482                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   383437                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  416586                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                627200                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               631881                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  495042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     953                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  26379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  28158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  29226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1539                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       296416                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    236.732160                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   148.915980                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   270.037628                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       123587     41.69%     41.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        84162     28.39%     70.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        34258     11.56%     81.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14656      4.94%     86.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8738      2.95%     89.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4791      1.62%     91.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3021      1.02%     92.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2360      0.80%     92.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20843      7.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       296416                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34563                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      15.379857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.984611                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            8397     24.29%     24.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4422     12.79%     37.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         18440     53.35%     90.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          1545      4.47%     94.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           646      1.87%     96.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           334      0.97%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           213      0.62%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           135      0.39%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           124      0.36%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            62      0.18%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            72      0.21%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            41      0.12%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           20      0.06%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           25      0.07%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           15      0.04%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           19      0.05%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           21      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           19      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            6      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34563                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34563                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.342881                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.310994                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.488936                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         34158     98.83%     98.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           361      1.04%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            29      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             4      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-163            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34563                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               34021248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6119552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                36150976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40140800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40440384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       568.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       604.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    671.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    676.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   59815042000                       # Total gap between requests
system.mem_ctrls.avgGap                      47506.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     17352320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16668480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     36150976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 290099604.042742311954                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 278667028.270246803761                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 7489.754834578232                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 604379346.586432218552                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       364568                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       262625                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       631881                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   9172108000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8223011750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       996500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1518868222250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25158.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31310.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    142357.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2403725.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1139950980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            605871750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2005626000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1517991660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4721664480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      24308411520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2499711840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        36799228230                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        615.216959                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6264239000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1997320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  51556026500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            976687740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            519102870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1790147940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1430822880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4721664480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      24405751560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2417850720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        36262028190                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        606.235940                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6045545750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1997320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  51775004750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  62121397000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1819                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1819                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133060                       # Transaction distribution
system.iobus.trans_dist::WriteResp             133060                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          848                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7532                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  269758                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7665                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8382265                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               821000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               133000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           131410000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5288000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           683064091                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5479500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              526000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               48000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 724                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           362                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     3363950.276243                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    48648454.063833                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          362    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       369500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    926388000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             362                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     60903647000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   1217750000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  62121397000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     14235572                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14235572                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14235572                       # number of overall hits
system.cpu.icache.overall_hits::total        14235572                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       364584                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         364584                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       364584                       # number of overall misses
system.cpu.icache.overall_misses::total        364584                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  20563589500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  20563589500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  20563589500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  20563589500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14600156                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14600156                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14600156                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14600156                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.024971                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.024971                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.024971                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.024971                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56402.885206                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56402.885206                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56402.885206                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56402.885206                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       364583                       # number of writebacks
system.cpu.icache.writebacks::total            364583                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       364584                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       364584                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       364584                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       364584                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  20199005500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  20199005500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  20199005500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  20199005500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.024971                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.024971                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.024971                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.024971                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55402.885206                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55402.885206                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55402.885206                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55402.885206                       # average overall mshr miss latency
system.cpu.icache.replacements                 364583                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14235572                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14235572                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       364584                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        364584                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  20563589500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  20563589500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14600156                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14600156                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.024971                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.024971                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56402.885206                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56402.885206                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       364584                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       364584                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  20199005500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  20199005500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.024971                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.024971                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55402.885206                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55402.885206                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  62121397000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999813                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14644982                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            364583                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             40.169130                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999813                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          314                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          29564896                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         29564896                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  62121397000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      9067363                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9067363                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9067363                       # number of overall hits
system.cpu.dcache.overall_hits::total         9067363                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       368684                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         368684                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       368684                       # number of overall misses
system.cpu.dcache.overall_misses::total        368684                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23385373500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23385373500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23385373500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23385373500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      9436047                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9436047                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9436047                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9436047                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039072                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039072                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039072                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039072                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63429.314806                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63429.314806                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63429.314806                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63429.314806                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       136818                       # number of writebacks
system.cpu.dcache.writebacks::total            136818                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       107901                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       107901                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       107901                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       107901                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       260783                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       260783                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       260783                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       260783                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3766                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3766                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16368324500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16368324500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16368324500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16368324500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    256286500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    256286500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027637                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027637                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027637                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027637                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62766.071791                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62766.071791                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62766.071791                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62766.071791                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 68052.708444                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 68052.708444                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 262558                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5198522                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5198522                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       153296                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        153296                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10182237500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10182237500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5351818                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5351818                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028644                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028644                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66422.069069                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66422.069069                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3430                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3430                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       149866                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       149866                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9811460000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9811460000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    256286500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    256286500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.028003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65468.218275                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65468.218275                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168387.976347                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168387.976347                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3868841                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3868841                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215388                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215388                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13203136000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13203136000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4084229                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4084229                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052737                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052737                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61299.311011                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61299.311011                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       104471                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104471                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       110917                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       110917                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2244                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2244                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6556864500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6556864500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027157                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027157                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59115.054500                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59115.054500                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       106822                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       106822                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1899                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1899                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    145783500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    145783500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108721                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108721                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.017467                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.017467                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76768.562401                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76768.562401                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1890                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1890                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    142952500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    142952500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017384                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017384                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75636.243386                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75636.243386                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108581                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108581                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108581                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108581                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  62121397000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.196318                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9314321                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            262628                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.465834                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.196318                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999215                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999215                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          163                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          506                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          322                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19569326                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19569326                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3155711343000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 333010                       # Simulator instruction rate (inst/s)
host_mem_usage                                 758148                       # Number of bytes of host memory used
host_op_rate                                   333010                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1649.00                       # Real time elapsed on the host
host_tick_rate                              334398851                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   549134309                       # Number of instructions simulated
sim_ops                                     549134309                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.551424                       # Number of seconds simulated
sim_ticks                                551424287500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.618425                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                37686404                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             50505494                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              18511                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           9048674                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          60581422                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             503793                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2888667                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2384874                       # Number of indirect misses.
system.cpu.branchPred.lookups                70440696                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3370071                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       139878                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   510940684                       # Number of instructions committed
system.cpu.committedOps                     510940684                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.130066                       # CPI: cycles per instruction
system.cpu.discardedOps                      28397846                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                144439659                       # DTB accesses
system.cpu.dtb.data_acv                           138                       # DTB access violations
system.cpu.dtb.data_hits                    147199318                       # DTB hits
system.cpu.dtb.data_misses                     269846                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                102806514                       # DTB read accesses
system.cpu.dtb.read_acv                           132                       # DTB read access violations
system.cpu.dtb.read_hits                    103689318                       # DTB read hits
system.cpu.dtb.read_misses                     219003                       # DTB read misses
system.cpu.dtb.write_accesses                41633145                       # DTB write accesses
system.cpu.dtb.write_acv                            6                       # DTB write access violations
system.cpu.dtb.write_hits                    43510000                       # DTB write hits
system.cpu.dtb.write_misses                     50843                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            91901326                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          315816256                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         124013590                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         49970309                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       368827543                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.469469                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               150359534                       # ITB accesses
system.cpu.itb.fetch_acv                          838                       # ITB acv
system.cpu.itb.fetch_hits                   150350435                       # ITB hits
system.cpu.itb.fetch_misses                      9099                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   323      0.29%      0.29% # number of callpals executed
system.cpu.kern.callpal::tbi                        2      0.00%      0.29% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21199     19.16%     19.45% # number of callpals executed
system.cpu.kern.callpal::rdps                    1342      1.21%     20.67% # number of callpals executed
system.cpu.kern.callpal::rti                     2502      2.26%     22.93% # number of callpals executed
system.cpu.kern.callpal::callsys                  554      0.50%     23.43% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     23.43% # number of callpals executed
system.cpu.kern.callpal::rdunique               84720     76.57%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 110643                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                     241586                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       66                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8846     36.42%     36.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      25      0.10%     36.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     565      2.33%     38.85% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   14855     61.15%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                24291                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8845     48.39%     48.39% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       25      0.14%     48.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      565      3.09%     51.61% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8845     48.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 18280                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             540044835500     98.01%     98.01% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                47729000      0.01%     98.02% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               782321000      0.14%     98.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10124357500      1.84%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         550999243000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999887                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.595422                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.752542                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2453                      
system.cpu.kern.mode_good::user                  2445                      
system.cpu.kern.mode_good::idle                     8                      
system.cpu.kern.mode_switch::kernel              2802                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2445                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  23                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.875446                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.347826                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.930930                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        29847402000      5.42%      5.42% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         513600855000     93.21%     98.63% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           7550935000      1.37%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      323                       # number of times the context was actually changed
system.cpu.numCycles                       1088337332                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        66                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            36089817      7.06%      7.06% # Class of committed instruction
system.cpu.op_class_0::IntAlu               251528398     49.23%     56.29% # Class of committed instruction
system.cpu.op_class_0::IntMult                1823521      0.36%     56.65% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              51401775     10.06%     66.71% # Class of committed instruction
system.cpu.op_class_0::FloatCmp              11595465      2.27%     68.98% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               2144914      0.42%     69.40% # Class of committed instruction
system.cpu.op_class_0::FloatMult             11755393      2.30%     71.70% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::FloatDiv               1133404      0.22%     71.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               280255      0.05%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::MemRead               65567270     12.83%     84.81% # Class of committed instruction
system.cpu.op_class_0::MemWrite              37057903      7.25%     92.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          33075464      6.47%     98.53% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          5995394      1.17%     99.71% # Class of committed instruction
system.cpu.op_class_0::IprAccess              1491711      0.29%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                510940684                       # Class of committed instruction
system.cpu.quiesceCycles                     14511243                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       719509789                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   794624                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  93                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        101                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          183                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3748577                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7497070                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 551424287500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 551424287500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        12451                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12451                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        12451                       # number of overall misses
system.iocache.overall_misses::total            12451                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1473657836                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1473657836                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1473657836                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1473657836                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        12451                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12451                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        12451                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12451                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118356.584692                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118356.584692                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118356.584692                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118356.584692                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           150                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    3                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           50                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          12416                       # number of writebacks
system.iocache.writebacks::total                12416                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        12451                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        12451                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        12451                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        12451                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    850428373                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    850428373                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    850428373                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    850428373                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68302.013734                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68302.013734                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68302.013734                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68302.013734                       # average overall mshr miss latency
system.iocache.replacements                     12451                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           35                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               35                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4040981                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4040981                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           35                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             35                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115456.600000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115456.600000                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           35                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2290981                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2290981                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65456.600000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65456.600000                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        12416                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        12416                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1469616855                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1469616855                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        12416                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        12416                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118364.759584                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118364.759584                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        12416                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        12416                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    848137392                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    848137392                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68310.034794                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68310.034794                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 551424287500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  12467                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                12467                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               112059                       # Number of tag accesses
system.iocache.tags.data_accesses              112059                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 551424287500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 283                       # Transaction distribution
system.membus.trans_dist::ReadResp            2387052                       # Transaction distribution
system.membus.trans_dist::WriteReq                951                       # Transaction distribution
system.membus.trans_dist::WriteResp               951                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1899966                       # Transaction distribution
system.membus.trans_dist::WritebackClean       544245                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1304281                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1349307                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1349307                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         544245                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1842525                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         12416                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        24902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        24902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1632672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1632672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      9575362                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      9577832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11235406                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       794624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       794624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     69659328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     69659328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5897                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    325076480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    325082377                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               395536329                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              124                       # Total snoops (count)
system.membus.snoopTraffic                       7936                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3749727                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000049                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006986                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3749544    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     183      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3749727                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2631000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         18205963306                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             193981                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        16955535250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 551424287500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2870593000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 551424287500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 551424287500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 551424287500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 551424287500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 551424287500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 551424287500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 551424287500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 551424287500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 551424287500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 551424287500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 551424287500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 551424287500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 551424287500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 551424287500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 551424287500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 551424287500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 551424287500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 551424287500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 551424287500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 551424287500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 551424287500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 551424287500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 551424287500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 551424287500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 551424287500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 551424287500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 551424287500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 551424287500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       34827648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      204273280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          239100928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     34827648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      34827648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121597824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121597824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          544182                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         3191770                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3735952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1899966                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1899966                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          63159438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370446650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             433606088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     63159438                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         63159438                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      220515902                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            220515902                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      220515902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         63159438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370446650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            654121990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2291765.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    430141.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2920248.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009766900500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       140033                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       140033                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9098228                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2154343                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3735952                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2444112                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3735952                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2444112                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 385563                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                152347                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            238021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            152338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            202614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            257584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            287602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            157375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            175353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            223847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            229209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            164342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           220711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           180947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           278980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           170910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           186475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           224081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            189174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            111829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            157546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            207470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            189825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             95849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            112851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            158847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            127762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             98229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           162844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            84467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           190124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           107554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           129111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           168284                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  39925094250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                16751945000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            102744888000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11916.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30666.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        85                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2475920                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1764989                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3735952                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2444112                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3225889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  120169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 126381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 140464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 143137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 141836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 141322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 141833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 140597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 140767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 140883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 141182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 140590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 140616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 140478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 140064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 140115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 140257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    288                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1401251                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    257.698140                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.767511                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   287.061438                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       554987     39.61%     39.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       388085     27.70%     67.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       145275     10.37%     77.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        77019      5.50%     83.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        64410      4.60%     87.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        25516      1.82%     89.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17808      1.27%     90.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13846      0.99%     91.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       114305      8.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1401251                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       140033                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.925732                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     38.029485                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        139738     99.79%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          217      0.15%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           53      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           14      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        140033                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       140033                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.365899                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.344147                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.015955                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        138953     99.23%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23          1065      0.76%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            12      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::216-219            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        140033                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              214424896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                24676032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               146673024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               239100928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            156423168                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       388.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       265.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    433.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    283.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  551423981000                       # Total gap between requests
system.mem_ctrls.avgGap                      89226.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     27529024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    186895872                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    146673024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 49923488.362851619720                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 338932970.920327782631                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 265989415.636684268713                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       544182                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      3191770                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2444112                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  14269728500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  88475159500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13389152521250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26222.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27719.78                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5478125.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5212128600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2770319640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11821376700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5576917500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     43528804800.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     190156302930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      51615302880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       310681153050                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        563.415795                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 132068266750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  18413200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 400942820750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4792767840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2547427905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         12100400760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6386101020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     43528804800.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     187765766820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      53628385920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       310749655065                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        563.540022                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 137297216000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  18413200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 395713871500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 551424287500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  318                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 318                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13367                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13367                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1256                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          204                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          912                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2468                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        24902                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        24902                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   27370                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5024                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          102                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          513                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5897                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       794904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       794904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   800801                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1523500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                42000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            12486000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1517000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            64891836                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              868500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              149000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               48000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 132                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            66                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     109967659.090909                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    303318065.438616                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           66    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    974244000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              66                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    544166422000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7257865500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 551424287500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    151953086                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        151953086                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    151953086                       # number of overall hits
system.cpu.icache.overall_hits::total       151953086                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       544244                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         544244                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       544244                       # number of overall misses
system.cpu.icache.overall_misses::total        544244                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  31482477500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  31482477500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  31482477500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  31482477500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    152497330                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    152497330                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    152497330                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    152497330                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003569                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003569                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003569                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003569                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57846.255540                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57846.255540                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57846.255540                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57846.255540                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       544245                       # number of writebacks
system.cpu.icache.writebacks::total            544245                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       544244                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       544244                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       544244                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       544244                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  30938232500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  30938232500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  30938232500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  30938232500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003569                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003569                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003569                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003569                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56846.253702                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56846.253702                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56846.253702                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56846.253702                       # average overall mshr miss latency
system.cpu.icache.replacements                 544245                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    151953086                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       151953086                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       544244                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        544244                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  31482477500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  31482477500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    152497330                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    152497330                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003569                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003569                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57846.255540                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57846.255540                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       544244                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       544244                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  30938232500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  30938232500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003569                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003569                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56846.253702                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56846.253702                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 551424287500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           152509857                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            544757                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            279.959426                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          163                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          347                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         305538905                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        305538905                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 551424287500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    132040294                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        132040294                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    132040294                       # number of overall hits
system.cpu.dcache.overall_hits::total       132040294                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4409662                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4409662                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4409662                       # number of overall misses
system.cpu.dcache.overall_misses::total       4409662                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 266193590000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 266193590000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 266193590000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 266193590000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    136449956                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    136449956                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    136449956                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    136449956                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032317                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032317                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032317                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032317                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60365.984967                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60365.984967                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60365.984967                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60365.984967                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1887550                       # number of writebacks
system.cpu.dcache.writebacks::total           1887550                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1221222                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1221222                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1221222                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1221222                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      3188440                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3188440                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3188440                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3188440                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1234                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1234                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 186762828000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 186762828000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 186762828000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 186762828000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     49664500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     49664500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.023367                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023367                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.023367                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023367                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58574.985887                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58574.985887                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58574.985887                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58574.985887                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 40246.758509                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 40246.758509                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                3191796                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     91578279                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        91578279                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1954051                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1954051                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 113869494500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 113869494500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     93532330                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     93532330                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020892                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020892                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58273.552993                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58273.552993                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       114809                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       114809                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1839242                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1839242                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          283                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          283                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 105339582000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 105339582000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     49664500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     49664500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019664                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019664                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57273.366963                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57273.366963                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 175492.932862                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 175492.932862                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     40462015                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       40462015                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2455611                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2455611                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 152324095500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 152324095500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     42917626                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     42917626                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.057217                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.057217                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62031.036471                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62031.036471                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1106413                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1106413                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1349198                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1349198                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          951                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          951                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  81423246000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  81423246000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031437                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031437                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60349.367550                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60349.367550                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        80792                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        80792                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3358                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3358                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    254552000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    254552000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        84150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        84150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.039905                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.039905                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75804.645622                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75804.645622                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3357                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3357                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    251124000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    251124000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.039893                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.039893                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74806.076854                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74806.076854                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        84027                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        84027                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        84027                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        84027                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 551424287500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           135659283                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3192820                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             42.488860                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          260                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          725                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         276428062                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        276428062                       # Number of data accesses

---------- End Simulation Statistics   ----------
