|processor
LCD_RW <= IO_MemoryInterface:inst1.LCD_RW
clock => IO_MemoryInterface:inst1.clock
clock => Reg_24:IR.clock
clock => Reg_1:inst47.clock
clock => inst81.IN0
clock => not2323.IN0
clock => Reg_16e:inst28.clock
clock => Reg_1:inst23.clock
clock => Reg_16e:inst10.clock
clock => Reg_1:inst22.clock
clock => Reg_1:inst31.clock
clock => Reg_1:inst37.clock
clock => inst3.IN0
clock => Reg_16e:inst88.clock
clock => Reg_16e:inst18.clock
clock => Reg_16e:inst13.clock
clock => Reg_16e:inst64.clock
clock => inst91.IN0
clock => PC:inst55.clock
clock => Reg_24:inst70.clock
clock => Reg_24:inst.clock
clock => Reg_2:inst30.clock
clock => Reg_2:inst21.clock
clock => Reg_4bit:inst42.clock
clock => Reg_4bit:inst41.clock
clock => Reg_2:inst20.clock
clock => Reg3:inst53.Clock
clock => Reg_1:inst24.clock
clock => Reg_16e:inst11.clock
clock => Reg_16e:inst12.clock
clock => Reg_1:inst49.clock
clock => Reg_16e:inst27.clock
clock => Reg_1:inst35.clock
clock => Reg_1:inst36.clock
clock => Reg_1:inst76.clock
clock => HazardDetectionUnit:inst29.clock
clock => control_unit_230:CONTROL.clock
clock => Reg_1:inst25.clock
clock => Reg_1:inst34.clock
clock => programCounter:inst14.clock
clock => BranchCounter:inst19.Clock
clock => Reg_24:inst71.clock
clock => Reg_1e:inst15.clock
clock => Reg_1:inst32.clock
clock => Reg_1e:inst16.clock
clock => Reg_1e:inst33.clock
clock => Reg_1:inst38.clock
clock => Reg_1:inst39.clock
clock => Reg_1e:inst40.clock
clock => Reg_1:inst46.clock
clock => Reg_16e:inst50.clock
clock => Reg_16e:inst59.clock
clock => Reg_16e:inst60.clock
clock => Reg_1:inst66.clock
clock => Reg_1:inst67.clock
clock => Reg_16e:inst9.clock
IDmfc <= instructionCache:inst54.mfc
reset => inst5.IN0
reset => IO_MemoryInterface:inst1.reset
MEMinstr[0] <= Reg_24:inst70.q[0]
MEMinstr[1] <= Reg_24:inst70.q[1]
MEMinstr[2] <= Reg_24:inst70.q[2]
MEMinstr[3] <= Reg_24:inst70.q[3]
MEMinstr[4] <= Reg_24:inst70.q[4]
MEMinstr[5] <= Reg_24:inst70.q[5]
MEMinstr[6] <= Reg_24:inst70.q[6]
MEMinstr[7] <= Reg_24:inst70.q[7]
MEMinstr[8] <= Reg_24:inst70.q[8]
MEMinstr[9] <= Reg_24:inst70.q[9]
MEMinstr[10] <= Reg_24:inst70.q[10]
MEMinstr[11] <= Reg_24:inst70.q[11]
MEMinstr[12] <= Reg_24:inst70.q[12]
MEMinstr[13] <= Reg_24:inst70.q[13]
MEMinstr[14] <= Reg_24:inst70.q[14]
MEMinstr[15] <= Reg_24:inst70.q[15]
MEMinstr[16] <= Reg_24:inst70.q[16]
MEMinstr[17] <= Reg_24:inst70.q[17]
MEMinstr[18] <= Reg_24:inst70.q[18]
MEMinstr[19] <= Reg_24:inst70.q[19]
MEMinstr[20] <= Reg_24:inst70.q[20]
MEMinstr[21] <= Reg_24:inst70.q[21]
MEMinstr[22] <= Reg_24:inst70.q[22]
MEMinstr[23] <= Reg_24:inst70.q[23]
LCD_Data[0] <> IO_MemoryInterface:inst1.DATA_BUS[0]
LCD_Data[1] <> IO_MemoryInterface:inst1.DATA_BUS[1]
LCD_Data[2] <> IO_MemoryInterface:inst1.DATA_BUS[2]
LCD_Data[3] <> IO_MemoryInterface:inst1.DATA_BUS[3]
LCD_Data[4] <> IO_MemoryInterface:inst1.DATA_BUS[4]
LCD_Data[5] <> IO_MemoryInterface:inst1.DATA_BUS[5]
LCD_Data[6] <> IO_MemoryInterface:inst1.DATA_BUS[6]
LCD_Data[7] <> IO_MemoryInterface:inst1.DATA_BUS[7]
KEYS[0] => IO_MemoryInterface:inst1.KEY[1]
KEYS[1] => IO_MemoryInterface:inst1.KEY[2]
KEYS[2] => IO_MemoryInterface:inst1.KEY[3]
SW[0] => IO_MemoryInterface:inst1.SW[0]
SW[1] => IO_MemoryInterface:inst1.SW[1]
SW[2] => IO_MemoryInterface:inst1.SW[2]
SW[3] => IO_MemoryInterface:inst1.SW[3]
SW[4] => IO_MemoryInterface:inst1.SW[4]
SW[5] => IO_MemoryInterface:inst1.SW[5]
SW[6] => IO_MemoryInterface:inst1.SW[6]
SW[7] => IO_MemoryInterface:inst1.SW[7]
SW[8] => IO_MemoryInterface:inst1.SW[8]
SW[9] => IO_MemoryInterface:inst1.SW[9]
LCD_ON <= IO_MemoryInterface:inst1.LCD_ON
LCD_enable <= IO_MemoryInterface:inst1.LCD_E
LCD_RS <= IO_MemoryInterface:inst1.LCD_RS
RESET_LED <= IO_MemoryInterface:inst1.RESET_LED
SEC_LED <= IO_MemoryInterface:inst1.SEC_LED
IDcacheHit <= instructionCache:inst54.cacheHit
MEMCacheHit <= dataCache:inst82.cacheHit
MEMMfc <= ioMFC.DB_MAX_OUTPUT_PORT_TYPE
currPC[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
currPC[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
currPC[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
currPC[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
currPC[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
currPC[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
currPC[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
currPC[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
currPC[8] <= pc[8].DB_MAX_OUTPUT_PORT_TYPE
currPC[9] <= pc[9].DB_MAX_OUTPUT_PORT_TYPE
currPC[10] <= pc[10].DB_MAX_OUTPUT_PORT_TYPE
currPC[11] <= pc[11].DB_MAX_OUTPUT_PORT_TYPE
currPC[12] <= pc[12].DB_MAX_OUTPUT_PORT_TYPE
currPC[13] <= pc[13].DB_MAX_OUTPUT_PORT_TYPE
currPC[14] <= pc[14].DB_MAX_OUTPUT_PORT_TYPE
currPC[15] <= pc[15].DB_MAX_OUTPUT_PORT_TYPE
Cycles[0] <= programCounter:inst14.output[0]
Cycles[1] <= programCounter:inst14.output[1]
Cycles[2] <= programCounter:inst14.output[2]
Cycles[3] <= programCounter:inst14.output[3]
Cycles[4] <= programCounter:inst14.output[4]
Cycles[5] <= programCounter:inst14.output[5]
Cycles[6] <= programCounter:inst14.output[6]
Cycles[7] <= programCounter:inst14.output[7]
Cycles[8] <= programCounter:inst14.output[8]
Cycles[9] <= programCounter:inst14.output[9]
Cycles[10] <= programCounter:inst14.output[10]
Cycles[11] <= programCounter:inst14.output[11]
Cycles[12] <= programCounter:inst14.output[12]
Cycles[13] <= programCounter:inst14.output[13]
Cycles[14] <= programCounter:inst14.output[14]
Cycles[15] <= programCounter:inst14.output[15]
EXinstru[0] <= EXinstr[0].DB_MAX_OUTPUT_PORT_TYPE
EXinstru[1] <= EXinstr[1].DB_MAX_OUTPUT_PORT_TYPE
EXinstru[2] <= EXinstr[2].DB_MAX_OUTPUT_PORT_TYPE
EXinstru[3] <= EXinstr[3].DB_MAX_OUTPUT_PORT_TYPE
EXinstru[4] <= EXinstr[4].DB_MAX_OUTPUT_PORT_TYPE
EXinstru[5] <= EXinstr[5].DB_MAX_OUTPUT_PORT_TYPE
EXinstru[6] <= EXinstr[6].DB_MAX_OUTPUT_PORT_TYPE
EXinstru[7] <= EXinstr[7].DB_MAX_OUTPUT_PORT_TYPE
EXinstru[8] <= EXinstr[8].DB_MAX_OUTPUT_PORT_TYPE
EXinstru[9] <= EXinstr[9].DB_MAX_OUTPUT_PORT_TYPE
EXinstru[10] <= EXinstr[10].DB_MAX_OUTPUT_PORT_TYPE
EXinstru[11] <= EXinstr[11].DB_MAX_OUTPUT_PORT_TYPE
EXinstru[12] <= EXinstr[12].DB_MAX_OUTPUT_PORT_TYPE
EXinstru[13] <= EXinstr[13].DB_MAX_OUTPUT_PORT_TYPE
EXinstru[14] <= EXinstr[14].DB_MAX_OUTPUT_PORT_TYPE
EXinstru[15] <= EXinstr[15].DB_MAX_OUTPUT_PORT_TYPE
EXinstru[16] <= EXinstr[16].DB_MAX_OUTPUT_PORT_TYPE
EXinstru[17] <= EXinstr[17].DB_MAX_OUTPUT_PORT_TYPE
EXinstru[18] <= EXinstr[18].DB_MAX_OUTPUT_PORT_TYPE
EXinstru[19] <= EXinstr[19].DB_MAX_OUTPUT_PORT_TYPE
EXinstru[20] <= EXinstr[20].DB_MAX_OUTPUT_PORT_TYPE
EXinstru[21] <= EXinstr[21].DB_MAX_OUTPUT_PORT_TYPE
EXinstru[22] <= EXinstr[22].DB_MAX_OUTPUT_PORT_TYPE
EXinstru[23] <= EXinstr[23].DB_MAX_OUTPUT_PORT_TYPE
greenData[0] <= IO_MemoryInterface:inst1.greenData[0]
greenData[1] <= IO_MemoryInterface:inst1.greenData[1]
greenData[2] <= IO_MemoryInterface:inst1.greenData[2]
greenData[3] <= IO_MemoryInterface:inst1.greenData[3]
greenData[4] <= IO_MemoryInterface:inst1.greenData[4]
greenData[5] <= IO_MemoryInterface:inst1.greenData[5]
greenData[6] <= IO_MemoryInterface:inst1.greenData[6]
greenData[7] <= IO_MemoryInterface:inst1.greenData[7]
IDcacheHitRatio[0] <= instructionCache:inst54.cacheHitRatio[0]
IDcacheHitRatio[1] <= instructionCache:inst54.cacheHitRatio[1]
IDcacheHitRatio[2] <= instructionCache:inst54.cacheHitRatio[2]
IDcacheHitRatio[3] <= instructionCache:inst54.cacheHitRatio[3]
IDcacheHitRatio[4] <= instructionCache:inst54.cacheHitRatio[4]
IDcacheHitRatio[5] <= instructionCache:inst54.cacheHitRatio[5]
IDcacheHitRatio[6] <= instructionCache:inst54.cacheHitRatio[6]
IDcacheHitRatio[7] <= instructionCache:inst54.cacheHitRatio[7]
IDcacheHitRatio[8] <= instructionCache:inst54.cacheHitRatio[8]
IDcacheHitRatio[9] <= instructionCache:inst54.cacheHitRatio[9]
IDcacheHitRatio[10] <= instructionCache:inst54.cacheHitRatio[10]
IDcacheHitRatio[11] <= instructionCache:inst54.cacheHitRatio[11]
IDcacheHitRatio[12] <= instructionCache:inst54.cacheHitRatio[12]
IDcacheHitRatio[13] <= instructionCache:inst54.cacheHitRatio[13]
IDcacheHitRatio[14] <= instructionCache:inst54.cacheHitRatio[14]
IDcacheHitRatio[15] <= instructionCache:inst54.cacheHitRatio[15]
IDcacheOut[0] <= IRmemdata[0].DB_MAX_OUTPUT_PORT_TYPE
IDcacheOut[1] <= IRmemdata[1].DB_MAX_OUTPUT_PORT_TYPE
IDcacheOut[2] <= IRmemdata[2].DB_MAX_OUTPUT_PORT_TYPE
IDcacheOut[3] <= IRmemdata[3].DB_MAX_OUTPUT_PORT_TYPE
IDcacheOut[4] <= IRmemdata[4].DB_MAX_OUTPUT_PORT_TYPE
IDcacheOut[5] <= IRmemdata[5].DB_MAX_OUTPUT_PORT_TYPE
IDcacheOut[6] <= IRmemdata[6].DB_MAX_OUTPUT_PORT_TYPE
IDcacheOut[7] <= IRmemdata[7].DB_MAX_OUTPUT_PORT_TYPE
IDcacheOut[8] <= IRmemdata[8].DB_MAX_OUTPUT_PORT_TYPE
IDcacheOut[9] <= IRmemdata[9].DB_MAX_OUTPUT_PORT_TYPE
IDcacheOut[10] <= IRmemdata[10].DB_MAX_OUTPUT_PORT_TYPE
IDcacheOut[11] <= IRmemdata[11].DB_MAX_OUTPUT_PORT_TYPE
IDcacheOut[12] <= IRmemdata[12].DB_MAX_OUTPUT_PORT_TYPE
IDcacheOut[13] <= IRmemdata[13].DB_MAX_OUTPUT_PORT_TYPE
IDcacheOut[14] <= IRmemdata[14].DB_MAX_OUTPUT_PORT_TYPE
IDcacheOut[15] <= IRmemdata[15].DB_MAX_OUTPUT_PORT_TYPE
IDcacheOut[16] <= IRmemdata[16].DB_MAX_OUTPUT_PORT_TYPE
IDcacheOut[17] <= IRmemdata[17].DB_MAX_OUTPUT_PORT_TYPE
IDcacheOut[18] <= IRmemdata[18].DB_MAX_OUTPUT_PORT_TYPE
IDcacheOut[19] <= IRmemdata[19].DB_MAX_OUTPUT_PORT_TYPE
IDcacheOut[20] <= IRmemdata[20].DB_MAX_OUTPUT_PORT_TYPE
IDcacheOut[21] <= IRmemdata[21].DB_MAX_OUTPUT_PORT_TYPE
IDcacheOut[22] <= IRmemdata[22].DB_MAX_OUTPUT_PORT_TYPE
IDcacheOut[23] <= IRmemdata[23].DB_MAX_OUTPUT_PORT_TYPE
IDinstr[0] <= instr[0].DB_MAX_OUTPUT_PORT_TYPE
IDinstr[1] <= instr[1].DB_MAX_OUTPUT_PORT_TYPE
IDinstr[2] <= instr[2].DB_MAX_OUTPUT_PORT_TYPE
IDinstr[3] <= instr[3].DB_MAX_OUTPUT_PORT_TYPE
IDinstr[4] <= instr[4].DB_MAX_OUTPUT_PORT_TYPE
IDinstr[5] <= instr[5].DB_MAX_OUTPUT_PORT_TYPE
IDinstr[6] <= instr[6].DB_MAX_OUTPUT_PORT_TYPE
IDinstr[7] <= instr[7].DB_MAX_OUTPUT_PORT_TYPE
IDinstr[8] <= instr[8].DB_MAX_OUTPUT_PORT_TYPE
IDinstr[9] <= instr[9].DB_MAX_OUTPUT_PORT_TYPE
IDinstr[10] <= instr[10].DB_MAX_OUTPUT_PORT_TYPE
IDinstr[11] <= instr[11].DB_MAX_OUTPUT_PORT_TYPE
IDinstr[12] <= instr[12].DB_MAX_OUTPUT_PORT_TYPE
IDinstr[13] <= instr[13].DB_MAX_OUTPUT_PORT_TYPE
IDinstr[14] <= instr[14].DB_MAX_OUTPUT_PORT_TYPE
IDinstr[15] <= instr[15].DB_MAX_OUTPUT_PORT_TYPE
IDinstr[16] <= instr[16].DB_MAX_OUTPUT_PORT_TYPE
IDinstr[17] <= instr[17].DB_MAX_OUTPUT_PORT_TYPE
IDinstr[18] <= instr[18].DB_MAX_OUTPUT_PORT_TYPE
IDinstr[19] <= instr[19].DB_MAX_OUTPUT_PORT_TYPE
IDinstr[20] <= instr[20].DB_MAX_OUTPUT_PORT_TYPE
IDinstr[21] <= instr[21].DB_MAX_OUTPUT_PORT_TYPE
IDinstr[22] <= instr[22].DB_MAX_OUTPUT_PORT_TYPE
IDinstr[23] <= instr[23].DB_MAX_OUTPUT_PORT_TYPE
IFinstr[0] <= IRmemdata[0].DB_MAX_OUTPUT_PORT_TYPE
IFinstr[1] <= IRmemdata[1].DB_MAX_OUTPUT_PORT_TYPE
IFinstr[2] <= IRmemdata[2].DB_MAX_OUTPUT_PORT_TYPE
IFinstr[3] <= IRmemdata[3].DB_MAX_OUTPUT_PORT_TYPE
IFinstr[4] <= IRmemdata[4].DB_MAX_OUTPUT_PORT_TYPE
IFinstr[5] <= IRmemdata[5].DB_MAX_OUTPUT_PORT_TYPE
IFinstr[6] <= IRmemdata[6].DB_MAX_OUTPUT_PORT_TYPE
IFinstr[7] <= IRmemdata[7].DB_MAX_OUTPUT_PORT_TYPE
IFinstr[8] <= IRmemdata[8].DB_MAX_OUTPUT_PORT_TYPE
IFinstr[9] <= IRmemdata[9].DB_MAX_OUTPUT_PORT_TYPE
IFinstr[10] <= IRmemdata[10].DB_MAX_OUTPUT_PORT_TYPE
IFinstr[11] <= IRmemdata[11].DB_MAX_OUTPUT_PORT_TYPE
IFinstr[12] <= IRmemdata[12].DB_MAX_OUTPUT_PORT_TYPE
IFinstr[13] <= IRmemdata[13].DB_MAX_OUTPUT_PORT_TYPE
IFinstr[14] <= IRmemdata[14].DB_MAX_OUTPUT_PORT_TYPE
IFinstr[15] <= IRmemdata[15].DB_MAX_OUTPUT_PORT_TYPE
IFinstr[16] <= IRmemdata[16].DB_MAX_OUTPUT_PORT_TYPE
IFinstr[17] <= IRmemdata[17].DB_MAX_OUTPUT_PORT_TYPE
IFinstr[18] <= IRmemdata[18].DB_MAX_OUTPUT_PORT_TYPE
IFinstr[19] <= IRmemdata[19].DB_MAX_OUTPUT_PORT_TYPE
IFinstr[20] <= IRmemdata[20].DB_MAX_OUTPUT_PORT_TYPE
IFinstr[21] <= IRmemdata[21].DB_MAX_OUTPUT_PORT_TYPE
IFinstr[22] <= IRmemdata[22].DB_MAX_OUTPUT_PORT_TYPE
IFinstr[23] <= IRmemdata[23].DB_MAX_OUTPUT_PORT_TYPE
MEMcacheHitRatio[0] <= dataCache:inst82.cacheHitRatio[0]
MEMcacheHitRatio[1] <= dataCache:inst82.cacheHitRatio[1]
MEMcacheHitRatio[2] <= dataCache:inst82.cacheHitRatio[2]
MEMcacheHitRatio[3] <= dataCache:inst82.cacheHitRatio[3]
MEMcacheHitRatio[4] <= dataCache:inst82.cacheHitRatio[4]
MEMcacheHitRatio[5] <= dataCache:inst82.cacheHitRatio[5]
MEMcacheHitRatio[6] <= dataCache:inst82.cacheHitRatio[6]
MEMcacheHitRatio[7] <= dataCache:inst82.cacheHitRatio[7]
MEMcacheHitRatio[8] <= dataCache:inst82.cacheHitRatio[8]
MEMcacheHitRatio[9] <= dataCache:inst82.cacheHitRatio[9]
MEMcacheHitRatio[10] <= dataCache:inst82.cacheHitRatio[10]
MEMcacheHitRatio[11] <= dataCache:inst82.cacheHitRatio[11]
MEMcacheHitRatio[12] <= dataCache:inst82.cacheHitRatio[12]
MEMcacheHitRatio[13] <= dataCache:inst82.cacheHitRatio[13]
MEMcacheHitRatio[14] <= dataCache:inst82.cacheHitRatio[14]
MEMcacheHitRatio[15] <= dataCache:inst82.cacheHitRatio[15]
MEMCacheOut[0] <= memdata[0].DB_MAX_OUTPUT_PORT_TYPE
MEMCacheOut[1] <= memdata[1].DB_MAX_OUTPUT_PORT_TYPE
MEMCacheOut[2] <= memdata[2].DB_MAX_OUTPUT_PORT_TYPE
MEMCacheOut[3] <= memdata[3].DB_MAX_OUTPUT_PORT_TYPE
MEMCacheOut[4] <= memdata[4].DB_MAX_OUTPUT_PORT_TYPE
MEMCacheOut[5] <= memdata[5].DB_MAX_OUTPUT_PORT_TYPE
MEMCacheOut[6] <= memdata[6].DB_MAX_OUTPUT_PORT_TYPE
MEMCacheOut[7] <= memdata[7].DB_MAX_OUTPUT_PORT_TYPE
MEMCacheOut[8] <= memdata[8].DB_MAX_OUTPUT_PORT_TYPE
MEMCacheOut[9] <= memdata[9].DB_MAX_OUTPUT_PORT_TYPE
MEMCacheOut[10] <= memdata[10].DB_MAX_OUTPUT_PORT_TYPE
MEMCacheOut[11] <= memdata[11].DB_MAX_OUTPUT_PORT_TYPE
MEMCacheOut[12] <= memdata[12].DB_MAX_OUTPUT_PORT_TYPE
MEMCacheOut[13] <= memdata[13].DB_MAX_OUTPUT_PORT_TYPE
MEMCacheOut[14] <= memdata[14].DB_MAX_OUTPUT_PORT_TYPE
MEMCacheOut[15] <= memdata[15].DB_MAX_OUTPUT_PORT_TYPE
MEMCacheOut[16] <= memdata[16].DB_MAX_OUTPUT_PORT_TYPE
MEMCacheOut[17] <= memdata[17].DB_MAX_OUTPUT_PORT_TYPE
MEMCacheOut[18] <= memdata[18].DB_MAX_OUTPUT_PORT_TYPE
MEMCacheOut[19] <= memdata[19].DB_MAX_OUTPUT_PORT_TYPE
MEMCacheOut[20] <= memdata[20].DB_MAX_OUTPUT_PORT_TYPE
MEMCacheOut[21] <= memdata[21].DB_MAX_OUTPUT_PORT_TYPE
MEMCacheOut[22] <= memdata[22].DB_MAX_OUTPUT_PORT_TYPE
MEMCacheOut[23] <= memdata[23].DB_MAX_OUTPUT_PORT_TYPE
redLEDS[0] <= BranchCounter:inst19.output[0]
redLEDS[1] <= BranchCounter:inst19.output[1]
redLEDS[2] <= BranchCounter:inst19.output[2]
redLEDS[3] <= BranchCounter:inst19.output[3]
redLEDS[4] <= BranchCounter:inst19.output[4]
redLEDS[5] <= BranchCounter:inst19.output[5]
redLEDS[6] <= BranchCounter:inst19.output[6]
redLEDS[7] <= BranchCounter:inst19.output[7]
redLEDS[8] <= BranchCounter:inst19.output[8]
redLEDS[9] <= BranchCounter:inst19.output[9]
redLEDS[10] <= BranchCounter:inst19.output[10]
redLEDS[11] <= BranchCounter:inst19.output[11]
redLEDS[12] <= BranchCounter:inst19.output[12]
redLEDS[13] <= BranchCounter:inst19.output[13]
redLEDS[14] <= BranchCounter:inst19.output[14]
redLEDS[15] <= BranchCounter:inst19.output[15]
register09[0] <= 230_Lab9:REGISTER.register09[0]
register09[1] <= 230_Lab9:REGISTER.register09[1]
register09[2] <= 230_Lab9:REGISTER.register09[2]
register09[3] <= 230_Lab9:REGISTER.register09[3]
register09[4] <= 230_Lab9:REGISTER.register09[4]
register09[5] <= 230_Lab9:REGISTER.register09[5]
register09[6] <= 230_Lab9:REGISTER.register09[6]
register09[7] <= 230_Lab9:REGISTER.register09[7]
register09[8] <= 230_Lab9:REGISTER.register09[8]
register09[9] <= 230_Lab9:REGISTER.register09[9]
register09[10] <= 230_Lab9:REGISTER.register09[10]
register09[11] <= 230_Lab9:REGISTER.register09[11]
register09[12] <= 230_Lab9:REGISTER.register09[12]
register09[13] <= 230_Lab9:REGISTER.register09[13]
register09[14] <= 230_Lab9:REGISTER.register09[14]
register09[15] <= 230_Lab9:REGISTER.register09[15]
register10[0] <= 230_Lab9:REGISTER.register10[0]
register10[1] <= 230_Lab9:REGISTER.register10[1]
register10[2] <= 230_Lab9:REGISTER.register10[2]
register10[3] <= 230_Lab9:REGISTER.register10[3]
register10[4] <= 230_Lab9:REGISTER.register10[4]
register10[5] <= 230_Lab9:REGISTER.register10[5]
register10[6] <= 230_Lab9:REGISTER.register10[6]
register10[7] <= 230_Lab9:REGISTER.register10[7]
register10[8] <= 230_Lab9:REGISTER.register10[8]
register10[9] <= 230_Lab9:REGISTER.register10[9]
register10[10] <= 230_Lab9:REGISTER.register10[10]
register10[11] <= 230_Lab9:REGISTER.register10[11]
register10[12] <= 230_Lab9:REGISTER.register10[12]
register10[13] <= 230_Lab9:REGISTER.register10[13]
register10[14] <= 230_Lab9:REGISTER.register10[14]
register10[15] <= 230_Lab9:REGISTER.register10[15]
WBinstr[0] <= Reg_24:inst71.q[0]
WBinstr[1] <= Reg_24:inst71.q[1]
WBinstr[2] <= Reg_24:inst71.q[2]
WBinstr[3] <= Reg_24:inst71.q[3]
WBinstr[4] <= Reg_24:inst71.q[4]
WBinstr[5] <= Reg_24:inst71.q[5]
WBinstr[6] <= Reg_24:inst71.q[6]
WBinstr[7] <= Reg_24:inst71.q[7]
WBinstr[8] <= Reg_24:inst71.q[8]
WBinstr[9] <= Reg_24:inst71.q[9]
WBinstr[10] <= Reg_24:inst71.q[10]
WBinstr[11] <= Reg_24:inst71.q[11]
WBinstr[12] <= Reg_24:inst71.q[12]
WBinstr[13] <= Reg_24:inst71.q[13]
WBinstr[14] <= Reg_24:inst71.q[14]
WBinstr[15] <= Reg_24:inst71.q[15]
WBinstr[16] <= Reg_24:inst71.q[16]
WBinstr[17] <= Reg_24:inst71.q[17]
WBinstr[18] <= Reg_24:inst71.q[18]
WBinstr[19] <= Reg_24:inst71.q[19]
WBinstr[20] <= Reg_24:inst71.q[20]
WBinstr[21] <= Reg_24:inst71.q[21]
WBinstr[22] <= Reg_24:inst71.q[22]
WBinstr[23] <= Reg_24:inst71.q[23]


|processor|IO_MemoryInterface:inst1
LCD_RS <= DE2_CLOCK:inst6.LCD_RS
reset => DE2_CLOCK:inst6.reset
clock => DE2_CLOCK:inst6.clk_50Mhz
clock => inst1.IN0
mem_write => inst8.IN0
mem_write => inst14.IN0
mem_write => inst12.IN1
mem_write => inst13.IN0
mem_write => inst23.IN1
mem_write => inst22.IN1
mem_write => inst24.IN1
mem_write => inst25.IN1
mem_write => inst26.IN1
mem_write => inst27.IN1
mem_write => inst29.IN2
mem_write => inst28.IN1
mem_write => inst15.IN0
mem_write => inst15.IN1
mem_addr[0] => LPM_DECODE_Lab9:inst11.data[0]
mem_addr[1] => LPM_DECODE_Lab9:inst11.data[1]
mem_addr[2] => LPM_DECODE_Lab9:inst11.data[2]
mem_addr[3] => LPM_DECODE_Lab9:inst11.data[3]
mem_data[0] => DE2_CLOCK:inst6.CHARWRITE[0]
mem_data[0] => Reg_16:HEX_DISPLAY.data[0]
mem_data[0] => Reg_16:inst2.data[0]
mem_data[0] => Reg_16:inst3.data[0]
mem_data[0] => Reg_16:inst16.data[0]
mem_data[0] => Reg_16:inst18.data[0]
mem_data[0] => Reg_16:inst17.data[0]
mem_data[0] => Reg_16:inst20.data[0]
mem_data[0] => Reg_16:inst21.data[0]
mem_data[0] => Reg_16:inst19.data[0]
mem_data[0] => Reg_16:inst4.data[0]
mem_data[0] => Reg_16:inst5.data[0]
mem_data[0] => Reg_16:LED.data[0]
mem_data[1] => DE2_CLOCK:inst6.CHARWRITE[1]
mem_data[1] => Reg_16:HEX_DISPLAY.data[1]
mem_data[1] => Reg_16:inst2.data[1]
mem_data[1] => Reg_16:inst3.data[1]
mem_data[1] => Reg_16:inst16.data[1]
mem_data[1] => Reg_16:inst18.data[1]
mem_data[1] => Reg_16:inst17.data[1]
mem_data[1] => Reg_16:inst20.data[1]
mem_data[1] => Reg_16:inst21.data[1]
mem_data[1] => Reg_16:inst19.data[1]
mem_data[1] => Reg_16:inst4.data[1]
mem_data[1] => Reg_16:inst5.data[1]
mem_data[1] => Reg_16:LED.data[1]
mem_data[2] => DE2_CLOCK:inst6.CHARWRITE[2]
mem_data[2] => Reg_16:HEX_DISPLAY.data[2]
mem_data[2] => Reg_16:inst2.data[2]
mem_data[2] => Reg_16:inst3.data[2]
mem_data[2] => Reg_16:inst16.data[2]
mem_data[2] => Reg_16:inst18.data[2]
mem_data[2] => Reg_16:inst17.data[2]
mem_data[2] => Reg_16:inst20.data[2]
mem_data[2] => Reg_16:inst21.data[2]
mem_data[2] => Reg_16:inst19.data[2]
mem_data[2] => Reg_16:inst4.data[2]
mem_data[2] => Reg_16:inst5.data[2]
mem_data[2] => Reg_16:LED.data[2]
mem_data[3] => DE2_CLOCK:inst6.CHARWRITE[3]
mem_data[3] => Reg_16:HEX_DISPLAY.data[3]
mem_data[3] => Reg_16:inst2.data[3]
mem_data[3] => Reg_16:inst3.data[3]
mem_data[3] => Reg_16:inst16.data[3]
mem_data[3] => Reg_16:inst18.data[3]
mem_data[3] => Reg_16:inst17.data[3]
mem_data[3] => Reg_16:inst20.data[3]
mem_data[3] => Reg_16:inst21.data[3]
mem_data[3] => Reg_16:inst19.data[3]
mem_data[3] => Reg_16:inst4.data[3]
mem_data[3] => Reg_16:inst5.data[3]
mem_data[3] => Reg_16:LED.data[3]
mem_data[4] => DE2_CLOCK:inst6.CHARWRITE[4]
mem_data[4] => Reg_16:HEX_DISPLAY.data[4]
mem_data[4] => Reg_16:inst2.data[4]
mem_data[4] => Reg_16:inst3.data[4]
mem_data[4] => Reg_16:inst16.data[4]
mem_data[4] => Reg_16:inst18.data[4]
mem_data[4] => Reg_16:inst17.data[4]
mem_data[4] => Reg_16:inst20.data[4]
mem_data[4] => Reg_16:inst21.data[4]
mem_data[4] => Reg_16:inst19.data[4]
mem_data[4] => Reg_16:inst4.data[4]
mem_data[4] => Reg_16:inst5.data[4]
mem_data[4] => Reg_16:LED.data[4]
mem_data[5] => DE2_CLOCK:inst6.CHARWRITE[5]
mem_data[5] => Reg_16:HEX_DISPLAY.data[5]
mem_data[5] => Reg_16:inst2.data[5]
mem_data[5] => Reg_16:inst3.data[5]
mem_data[5] => Reg_16:inst16.data[5]
mem_data[5] => Reg_16:inst18.data[5]
mem_data[5] => Reg_16:inst17.data[5]
mem_data[5] => Reg_16:inst20.data[5]
mem_data[5] => Reg_16:inst21.data[5]
mem_data[5] => Reg_16:inst19.data[5]
mem_data[5] => Reg_16:inst4.data[5]
mem_data[5] => Reg_16:inst5.data[5]
mem_data[5] => Reg_16:LED.data[5]
mem_data[6] => DE2_CLOCK:inst6.CHARWRITE[6]
mem_data[6] => Reg_16:HEX_DISPLAY.data[6]
mem_data[6] => Reg_16:inst2.data[6]
mem_data[6] => Reg_16:inst3.data[6]
mem_data[6] => Reg_16:inst16.data[6]
mem_data[6] => Reg_16:inst18.data[6]
mem_data[6] => Reg_16:inst17.data[6]
mem_data[6] => Reg_16:inst20.data[6]
mem_data[6] => Reg_16:inst21.data[6]
mem_data[6] => Reg_16:inst19.data[6]
mem_data[6] => Reg_16:inst4.data[6]
mem_data[6] => Reg_16:inst5.data[6]
mem_data[6] => Reg_16:LED.data[6]
mem_data[7] => DE2_CLOCK:inst6.CHARWRITE[7]
mem_data[7] => Reg_16:HEX_DISPLAY.data[7]
mem_data[7] => Reg_16:inst2.data[7]
mem_data[7] => Reg_16:inst3.data[7]
mem_data[7] => Reg_16:inst16.data[7]
mem_data[7] => Reg_16:inst18.data[7]
mem_data[7] => Reg_16:inst17.data[7]
mem_data[7] => Reg_16:inst20.data[7]
mem_data[7] => Reg_16:inst21.data[7]
mem_data[7] => Reg_16:inst19.data[7]
mem_data[7] => Reg_16:inst4.data[7]
mem_data[7] => Reg_16:inst5.data[7]
mem_data[7] => Reg_16:LED.data[7]
mem_data[8] => DE2_CLOCK:inst6.CHARWRITE[8]
mem_data[8] => Reg_16:HEX_DISPLAY.data[8]
mem_data[8] => Reg_16:inst2.data[8]
mem_data[8] => Reg_16:inst3.data[8]
mem_data[8] => Reg_16:inst16.data[8]
mem_data[8] => Reg_16:inst18.data[8]
mem_data[8] => Reg_16:inst17.data[8]
mem_data[8] => Reg_16:inst20.data[8]
mem_data[8] => Reg_16:inst21.data[8]
mem_data[8] => Reg_16:inst19.data[8]
mem_data[8] => Reg_16:inst4.data[8]
mem_data[8] => Reg_16:inst5.data[8]
mem_data[8] => Reg_16:LED.data[8]
mem_data[9] => DE2_CLOCK:inst6.CHARWRITE[9]
mem_data[9] => Reg_16:HEX_DISPLAY.data[9]
mem_data[9] => Reg_16:inst2.data[9]
mem_data[9] => Reg_16:inst3.data[9]
mem_data[9] => Reg_16:inst16.data[9]
mem_data[9] => Reg_16:inst18.data[9]
mem_data[9] => Reg_16:inst17.data[9]
mem_data[9] => Reg_16:inst20.data[9]
mem_data[9] => Reg_16:inst21.data[9]
mem_data[9] => Reg_16:inst19.data[9]
mem_data[9] => Reg_16:inst4.data[9]
mem_data[9] => Reg_16:inst5.data[9]
mem_data[9] => Reg_16:LED.data[9]
mem_data[10] => DE2_CLOCK:inst6.CHARWRITE[10]
mem_data[10] => Reg_16:HEX_DISPLAY.data[10]
mem_data[10] => Reg_16:inst2.data[10]
mem_data[10] => Reg_16:inst3.data[10]
mem_data[10] => Reg_16:inst16.data[10]
mem_data[10] => Reg_16:inst18.data[10]
mem_data[10] => Reg_16:inst17.data[10]
mem_data[10] => Reg_16:inst20.data[10]
mem_data[10] => Reg_16:inst21.data[10]
mem_data[10] => Reg_16:inst19.data[10]
mem_data[10] => Reg_16:inst4.data[10]
mem_data[10] => Reg_16:inst5.data[10]
mem_data[10] => Reg_16:LED.data[10]
mem_data[11] => DE2_CLOCK:inst6.CHARWRITE[11]
mem_data[11] => Reg_16:HEX_DISPLAY.data[11]
mem_data[11] => Reg_16:inst2.data[11]
mem_data[11] => Reg_16:inst3.data[11]
mem_data[11] => Reg_16:inst16.data[11]
mem_data[11] => Reg_16:inst18.data[11]
mem_data[11] => Reg_16:inst17.data[11]
mem_data[11] => Reg_16:inst20.data[11]
mem_data[11] => Reg_16:inst21.data[11]
mem_data[11] => Reg_16:inst19.data[11]
mem_data[11] => Reg_16:inst4.data[11]
mem_data[11] => Reg_16:inst5.data[11]
mem_data[11] => Reg_16:LED.data[11]
mem_data[12] => DE2_CLOCK:inst6.CHARWRITE[12]
mem_data[12] => Reg_16:HEX_DISPLAY.data[12]
mem_data[12] => Reg_16:inst2.data[12]
mem_data[12] => Reg_16:inst3.data[12]
mem_data[12] => Reg_16:inst16.data[12]
mem_data[12] => Reg_16:inst18.data[12]
mem_data[12] => Reg_16:inst17.data[12]
mem_data[12] => Reg_16:inst20.data[12]
mem_data[12] => Reg_16:inst21.data[12]
mem_data[12] => Reg_16:inst19.data[12]
mem_data[12] => Reg_16:inst4.data[12]
mem_data[12] => Reg_16:inst5.data[12]
mem_data[12] => Reg_16:LED.data[12]
mem_data[13] => DE2_CLOCK:inst6.CHARWRITE[13]
mem_data[13] => Reg_16:HEX_DISPLAY.data[13]
mem_data[13] => Reg_16:inst2.data[13]
mem_data[13] => Reg_16:inst3.data[13]
mem_data[13] => Reg_16:inst16.data[13]
mem_data[13] => Reg_16:inst18.data[13]
mem_data[13] => Reg_16:inst17.data[13]
mem_data[13] => Reg_16:inst20.data[13]
mem_data[13] => Reg_16:inst21.data[13]
mem_data[13] => Reg_16:inst19.data[13]
mem_data[13] => Reg_16:inst4.data[13]
mem_data[13] => Reg_16:inst5.data[13]
mem_data[13] => Reg_16:LED.data[13]
mem_data[14] => DE2_CLOCK:inst6.CHARWRITE[14]
mem_data[14] => Reg_16:HEX_DISPLAY.data[14]
mem_data[14] => Reg_16:inst2.data[14]
mem_data[14] => Reg_16:inst3.data[14]
mem_data[14] => Reg_16:inst16.data[14]
mem_data[14] => Reg_16:inst18.data[14]
mem_data[14] => Reg_16:inst17.data[14]
mem_data[14] => Reg_16:inst20.data[14]
mem_data[14] => Reg_16:inst21.data[14]
mem_data[14] => Reg_16:inst19.data[14]
mem_data[14] => Reg_16:inst4.data[14]
mem_data[14] => Reg_16:inst5.data[14]
mem_data[14] => Reg_16:LED.data[14]
mem_data[15] => DE2_CLOCK:inst6.CHARWRITE[15]
mem_data[15] => Reg_16:HEX_DISPLAY.data[15]
mem_data[15] => Reg_16:inst2.data[15]
mem_data[15] => Reg_16:inst3.data[15]
mem_data[15] => Reg_16:inst16.data[15]
mem_data[15] => Reg_16:inst18.data[15]
mem_data[15] => Reg_16:inst17.data[15]
mem_data[15] => Reg_16:inst20.data[15]
mem_data[15] => Reg_16:inst21.data[15]
mem_data[15] => Reg_16:inst19.data[15]
mem_data[15] => Reg_16:inst4.data[15]
mem_data[15] => Reg_16:inst5.data[15]
mem_data[15] => Reg_16:LED.data[15]
DATA_BUS[0] <> DE2_CLOCK:inst6.DATA_BUS[0]
DATA_BUS[1] <> DE2_CLOCK:inst6.DATA_BUS[1]
DATA_BUS[2] <> DE2_CLOCK:inst6.DATA_BUS[2]
DATA_BUS[3] <> DE2_CLOCK:inst6.DATA_BUS[3]
DATA_BUS[4] <> DE2_CLOCK:inst6.DATA_BUS[4]
DATA_BUS[5] <> DE2_CLOCK:inst6.DATA_BUS[5]
DATA_BUS[6] <> DE2_CLOCK:inst6.DATA_BUS[6]
DATA_BUS[7] <> DE2_CLOCK:inst6.DATA_BUS[7]
LCD_E <= DE2_CLOCK:inst6.LCD_E
LCD_ON <= DE2_CLOCK:inst6.LCD_ON
RESET_LED <= DE2_CLOCK:inst6.RESET_LED
SEC_LED <= DE2_CLOCK:inst6.SEC_LED
LCD_RW <= DE2_CLOCK:inst6.LCD_RW
data_out[0] <= MUX2_1:inst.result[0]
data_out[1] <= MUX2_1:inst.result[1]
data_out[2] <= MUX2_1:inst.result[2]
data_out[3] <= MUX2_1:inst.result[3]
data_out[4] <= MUX2_1:inst.result[4]
data_out[5] <= MUX2_1:inst.result[5]
data_out[6] <= MUX2_1:inst.result[6]
data_out[7] <= MUX2_1:inst.result[7]
data_out[8] <= MUX2_1:inst.result[8]
data_out[9] <= MUX2_1:inst.result[9]
data_out[10] <= MUX2_1:inst.result[10]
data_out[11] <= MUX2_1:inst.result[11]
data_out[12] <= MUX2_1:inst.result[12]
data_out[13] <= MUX2_1:inst.result[13]
data_out[14] <= MUX2_1:inst.result[14]
data_out[15] <= MUX2_1:inst.result[15]
KEY[0] => Reg_16:PUSH_BUTTON.data[0]
KEY[1] => Reg_16:PUSH_BUTTON.data[1]
KEY[2] => Reg_16:PUSH_BUTTON.data[2]
KEY[3] => Reg_16:PUSH_BUTTON.data[3]
SW[0] => Reg_16:SWITCHES.data[0]
SW[1] => Reg_16:SWITCHES.data[1]
SW[2] => Reg_16:SWITCHES.data[2]
SW[3] => Reg_16:SWITCHES.data[3]
SW[4] => Reg_16:SWITCHES.data[4]
SW[5] => Reg_16:SWITCHES.data[5]
SW[6] => Reg_16:SWITCHES.data[6]
SW[7] => Reg_16:SWITCHES.data[7]
SW[8] => Reg_16:SWITCHES.data[8]
SW[9] => Reg_16:SWITCHES.data[9]
greenData[0] <= Reg_16:HEX_DISPLAY.q[0]
greenData[1] <= Reg_16:HEX_DISPLAY.q[1]
greenData[2] <= Reg_16:HEX_DISPLAY.q[2]
greenData[3] <= Reg_16:HEX_DISPLAY.q[3]
greenData[4] <= Reg_16:HEX_DISPLAY.q[4]
greenData[5] <= Reg_16:HEX_DISPLAY.q[5]
greenData[6] <= Reg_16:HEX_DISPLAY.q[6]
greenData[7] <= Reg_16:HEX_DISPLAY.q[7]
greenData[8] <= Reg_16:HEX_DISPLAY.q[8]
greenData[9] <= Reg_16:HEX_DISPLAY.q[9]
greenData[10] <= Reg_16:HEX_DISPLAY.q[10]
greenData[11] <= Reg_16:HEX_DISPLAY.q[11]
greenData[12] <= Reg_16:HEX_DISPLAY.q[12]
greenData[13] <= Reg_16:HEX_DISPLAY.q[13]
greenData[14] <= Reg_16:HEX_DISPLAY.q[14]
greenData[15] <= Reg_16:HEX_DISPLAY.q[15]
h0Data[0] <= Reg_16:inst2.q[0]
h0Data[1] <= Reg_16:inst2.q[1]
h0Data[2] <= Reg_16:inst2.q[2]
h0Data[3] <= Reg_16:inst2.q[3]
h0Data[4] <= Reg_16:inst2.q[4]
h0Data[5] <= Reg_16:inst2.q[5]
h0Data[6] <= Reg_16:inst2.q[6]
h0Data[7] <= Reg_16:inst2.q[7]
h0Data[8] <= Reg_16:inst2.q[8]
h0Data[9] <= Reg_16:inst2.q[9]
h0Data[10] <= Reg_16:inst2.q[10]
h0Data[11] <= Reg_16:inst2.q[11]
h0Data[12] <= Reg_16:inst2.q[12]
h0Data[13] <= Reg_16:inst2.q[13]
h0Data[14] <= Reg_16:inst2.q[14]
h0Data[15] <= Reg_16:inst2.q[15]
h1Data[0] <= Reg_16:inst3.q[0]
h1Data[1] <= Reg_16:inst3.q[1]
h1Data[2] <= Reg_16:inst3.q[2]
h1Data[3] <= Reg_16:inst3.q[3]
h1Data[4] <= Reg_16:inst3.q[4]
h1Data[5] <= Reg_16:inst3.q[5]
h1Data[6] <= Reg_16:inst3.q[6]
h1Data[7] <= Reg_16:inst3.q[7]
h1Data[8] <= Reg_16:inst3.q[8]
h1Data[9] <= Reg_16:inst3.q[9]
h1Data[10] <= Reg_16:inst3.q[10]
h1Data[11] <= Reg_16:inst3.q[11]
h1Data[12] <= Reg_16:inst3.q[12]
h1Data[13] <= Reg_16:inst3.q[13]
h1Data[14] <= Reg_16:inst3.q[14]
h1Data[15] <= Reg_16:inst3.q[15]
h2Data[0] <= Reg_16:inst16.q[0]
h2Data[1] <= Reg_16:inst16.q[1]
h2Data[2] <= Reg_16:inst16.q[2]
h2Data[3] <= Reg_16:inst16.q[3]
h2Data[4] <= Reg_16:inst16.q[4]
h2Data[5] <= Reg_16:inst16.q[5]
h2Data[6] <= Reg_16:inst16.q[6]
h2Data[7] <= Reg_16:inst16.q[7]
h2Data[8] <= Reg_16:inst16.q[8]
h2Data[9] <= Reg_16:inst16.q[9]
h2Data[10] <= Reg_16:inst16.q[10]
h2Data[11] <= Reg_16:inst16.q[11]
h2Data[12] <= Reg_16:inst16.q[12]
h2Data[13] <= Reg_16:inst16.q[13]
h2Data[14] <= Reg_16:inst16.q[14]
h2Data[15] <= Reg_16:inst16.q[15]
h3Data[0] <= Reg_16:inst18.q[0]
h3Data[1] <= Reg_16:inst18.q[1]
h3Data[2] <= Reg_16:inst18.q[2]
h3Data[3] <= Reg_16:inst18.q[3]
h3Data[4] <= Reg_16:inst18.q[4]
h3Data[5] <= Reg_16:inst18.q[5]
h3Data[6] <= Reg_16:inst18.q[6]
h3Data[7] <= Reg_16:inst18.q[7]
h3Data[8] <= Reg_16:inst18.q[8]
h3Data[9] <= Reg_16:inst18.q[9]
h3Data[10] <= Reg_16:inst18.q[10]
h3Data[11] <= Reg_16:inst18.q[11]
h3Data[12] <= Reg_16:inst18.q[12]
h3Data[13] <= Reg_16:inst18.q[13]
h3Data[14] <= Reg_16:inst18.q[14]
h3Data[15] <= Reg_16:inst18.q[15]
h4Data[0] <= Reg_16:inst17.q[0]
h4Data[1] <= Reg_16:inst17.q[1]
h4Data[2] <= Reg_16:inst17.q[2]
h4Data[3] <= Reg_16:inst17.q[3]
h4Data[4] <= Reg_16:inst17.q[4]
h4Data[5] <= Reg_16:inst17.q[5]
h4Data[6] <= Reg_16:inst17.q[6]
h4Data[7] <= Reg_16:inst17.q[7]
h4Data[8] <= Reg_16:inst17.q[8]
h4Data[9] <= Reg_16:inst17.q[9]
h4Data[10] <= Reg_16:inst17.q[10]
h4Data[11] <= Reg_16:inst17.q[11]
h4Data[12] <= Reg_16:inst17.q[12]
h4Data[13] <= Reg_16:inst17.q[13]
h4Data[14] <= Reg_16:inst17.q[14]
h4Data[15] <= Reg_16:inst17.q[15]
h5Data[0] <= Reg_16:inst20.q[0]
h5Data[1] <= Reg_16:inst20.q[1]
h5Data[2] <= Reg_16:inst20.q[2]
h5Data[3] <= Reg_16:inst20.q[3]
h5Data[4] <= Reg_16:inst20.q[4]
h5Data[5] <= Reg_16:inst20.q[5]
h5Data[6] <= Reg_16:inst20.q[6]
h5Data[7] <= Reg_16:inst20.q[7]
h5Data[8] <= Reg_16:inst20.q[8]
h5Data[9] <= Reg_16:inst20.q[9]
h5Data[10] <= Reg_16:inst20.q[10]
h5Data[11] <= Reg_16:inst20.q[11]
h5Data[12] <= Reg_16:inst20.q[12]
h5Data[13] <= Reg_16:inst20.q[13]
h5Data[14] <= Reg_16:inst20.q[14]
h5Data[15] <= Reg_16:inst20.q[15]
h6Data[0] <= Reg_16:inst21.q[0]
h6Data[1] <= Reg_16:inst21.q[1]
h6Data[2] <= Reg_16:inst21.q[2]
h6Data[3] <= Reg_16:inst21.q[3]
h6Data[4] <= Reg_16:inst21.q[4]
h6Data[5] <= Reg_16:inst21.q[5]
h6Data[6] <= Reg_16:inst21.q[6]
h6Data[7] <= Reg_16:inst21.q[7]
h6Data[8] <= Reg_16:inst21.q[8]
h6Data[9] <= Reg_16:inst21.q[9]
h6Data[10] <= Reg_16:inst21.q[10]
h6Data[11] <= Reg_16:inst21.q[11]
h6Data[12] <= Reg_16:inst21.q[12]
h6Data[13] <= Reg_16:inst21.q[13]
h6Data[14] <= Reg_16:inst21.q[14]
h6Data[15] <= Reg_16:inst21.q[15]
h7Data[0] <= Reg_16:inst19.q[0]
h7Data[1] <= Reg_16:inst19.q[1]
h7Data[2] <= Reg_16:inst19.q[2]
h7Data[3] <= Reg_16:inst19.q[3]
h7Data[4] <= Reg_16:inst19.q[4]
h7Data[5] <= Reg_16:inst19.q[5]
h7Data[6] <= Reg_16:inst19.q[6]
h7Data[7] <= Reg_16:inst19.q[7]
h7Data[8] <= Reg_16:inst19.q[8]
h7Data[9] <= Reg_16:inst19.q[9]
h7Data[10] <= Reg_16:inst19.q[10]
h7Data[11] <= Reg_16:inst19.q[11]
h7Data[12] <= Reg_16:inst19.q[12]
h7Data[13] <= Reg_16:inst19.q[13]
h7Data[14] <= Reg_16:inst19.q[14]
h7Data[15] <= Reg_16:inst19.q[15]
LCDcontReg[0] <= Reg_16:inst4.q[0]
LCDcontReg[1] <= Reg_16:inst4.q[1]
LCDcontReg[2] <= Reg_16:inst4.q[2]
LCDcontReg[3] <= Reg_16:inst4.q[3]
LCDcontReg[4] <= Reg_16:inst4.q[4]
LCDcontReg[5] <= Reg_16:inst4.q[5]
LCDcontReg[6] <= Reg_16:inst4.q[6]
LCDcontReg[7] <= Reg_16:inst4.q[7]
LCDcontReg[8] <= Reg_16:inst4.q[8]
LCDcontReg[9] <= Reg_16:inst4.q[9]
LCDcontReg[10] <= Reg_16:inst4.q[10]
LCDcontReg[11] <= Reg_16:inst4.q[11]
LCDcontReg[12] <= Reg_16:inst4.q[12]
LCDcontReg[13] <= Reg_16:inst4.q[13]
LCDcontReg[14] <= Reg_16:inst4.q[14]
LCDcontReg[15] <= Reg_16:inst4.q[15]
LCDdataReg[0] <= Reg_16:inst5.q[0]
LCDdataReg[1] <= Reg_16:inst5.q[1]
LCDdataReg[2] <= Reg_16:inst5.q[2]
LCDdataReg[3] <= Reg_16:inst5.q[3]
LCDdataReg[4] <= Reg_16:inst5.q[4]
LCDdataReg[5] <= Reg_16:inst5.q[5]
LCDdataReg[6] <= Reg_16:inst5.q[6]
LCDdataReg[7] <= Reg_16:inst5.q[7]
LCDdataReg[8] <= Reg_16:inst5.q[8]
LCDdataReg[9] <= Reg_16:inst5.q[9]
LCDdataReg[10] <= Reg_16:inst5.q[10]
LCDdataReg[11] <= Reg_16:inst5.q[11]
LCDdataReg[12] <= Reg_16:inst5.q[12]
LCDdataReg[13] <= Reg_16:inst5.q[13]
LCDdataReg[14] <= Reg_16:inst5.q[14]
LCDdataReg[15] <= Reg_16:inst5.q[15]
redData[0] <= Reg_16:LED.q[0]
redData[1] <= Reg_16:LED.q[1]
redData[2] <= Reg_16:LED.q[2]
redData[3] <= Reg_16:LED.q[3]
redData[4] <= Reg_16:LED.q[4]
redData[5] <= Reg_16:LED.q[5]
redData[6] <= Reg_16:LED.q[6]
redData[7] <= Reg_16:LED.q[7]
redData[8] <= Reg_16:LED.q[8]
redData[9] <= Reg_16:LED.q[9]
redData[10] <= Reg_16:LED.q[10]
redData[11] <= Reg_16:LED.q[11]
redData[12] <= Reg_16:LED.q[12]
redData[13] <= Reg_16:LED.q[13]
redData[14] <= Reg_16:LED.q[14]
redData[15] <= Reg_16:LED.q[15]


|processor|IO_MemoryInterface:inst1|DE2_CLOCK:inst6
reset => LCD_RW~reg0.ACLR
reset => LCD_RS~reg0.ACLR
reset => LCD_E~reg0.PRESET
reset => DATA_BUS_VALUE[0].ACLR
reset => DATA_BUS_VALUE[1].ACLR
reset => DATA_BUS_VALUE[2].ACLR
reset => DATA_BUS_VALUE[3].PRESET
reset => DATA_BUS_VALUE[4].PRESET
reset => DATA_BUS_VALUE[5].PRESET
reset => DATA_BUS_VALUE[6].ACLR
reset => DATA_BUS_VALUE[7].ACLR
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_400HZ.OUTPUTSELECT
reset => CHAR32[0].ACLR
reset => CHAR32[1].ACLR
reset => CHAR32[2].ACLR
reset => CHAR32[3].ACLR
reset => CHAR32[4].ACLR
reset => CHAR32[5].PRESET
reset => CHAR32[6].ACLR
reset => CHAR32[7].ACLR
reset => CHAR31[0].ACLR
reset => CHAR31[1].ACLR
reset => CHAR31[2].ACLR
reset => CHAR31[3].ACLR
reset => CHAR31[4].ACLR
reset => CHAR31[5].PRESET
reset => CHAR31[6].ACLR
reset => CHAR31[7].ACLR
reset => CHAR30[0].ACLR
reset => CHAR30[1].ACLR
reset => CHAR30[2].ACLR
reset => CHAR30[3].ACLR
reset => CHAR30[4].ACLR
reset => CHAR30[5].PRESET
reset => CHAR30[6].ACLR
reset => CHAR30[7].ACLR
reset => CHAR29[0].ACLR
reset => CHAR29[1].ACLR
reset => CHAR29[2].ACLR
reset => CHAR29[3].ACLR
reset => CHAR29[4].ACLR
reset => CHAR29[5].PRESET
reset => CHAR29[6].ACLR
reset => CHAR29[7].ACLR
reset => CHAR28[0].ACLR
reset => CHAR28[1].ACLR
reset => CHAR28[2].ACLR
reset => CHAR28[3].ACLR
reset => CHAR28[4].ACLR
reset => CHAR28[5].PRESET
reset => CHAR28[6].ACLR
reset => CHAR28[7].ACLR
reset => CHAR27[0].ACLR
reset => CHAR27[1].ACLR
reset => CHAR27[2].ACLR
reset => CHAR27[3].ACLR
reset => CHAR27[4].ACLR
reset => CHAR27[5].PRESET
reset => CHAR27[6].ACLR
reset => CHAR27[7].ACLR
reset => CHAR26[0].ACLR
reset => CHAR26[1].ACLR
reset => CHAR26[2].ACLR
reset => CHAR26[3].ACLR
reset => CHAR26[4].ACLR
reset => CHAR26[5].PRESET
reset => CHAR26[6].ACLR
reset => CHAR26[7].ACLR
reset => CHAR25[0].ACLR
reset => CHAR25[1].ACLR
reset => CHAR25[2].ACLR
reset => CHAR25[3].ACLR
reset => CHAR25[4].ACLR
reset => CHAR25[5].PRESET
reset => CHAR25[6].ACLR
reset => CHAR25[7].ACLR
reset => CHAR24[0].ACLR
reset => CHAR24[1].ACLR
reset => CHAR24[2].ACLR
reset => CHAR24[3].ACLR
reset => CHAR24[4].ACLR
reset => CHAR24[5].PRESET
reset => CHAR24[6].ACLR
reset => CHAR24[7].ACLR
reset => CHAR23[0].ACLR
reset => CHAR23[1].ACLR
reset => CHAR23[2].ACLR
reset => CHAR23[3].ACLR
reset => CHAR23[4].ACLR
reset => CHAR23[5].PRESET
reset => CHAR23[6].ACLR
reset => CHAR23[7].ACLR
reset => CHAR22[0].ACLR
reset => CHAR22[1].ACLR
reset => CHAR22[2].ACLR
reset => CHAR22[3].ACLR
reset => CHAR22[4].ACLR
reset => CHAR22[5].PRESET
reset => CHAR22[6].ACLR
reset => CHAR22[7].ACLR
reset => CHAR21[0].ACLR
reset => CHAR21[1].ACLR
reset => CHAR21[2].ACLR
reset => CHAR21[3].ACLR
reset => CHAR21[4].ACLR
reset => CHAR21[5].PRESET
reset => CHAR21[6].ACLR
reset => CHAR21[7].ACLR
reset => CHAR20[0].ACLR
reset => CHAR20[1].ACLR
reset => CHAR20[2].ACLR
reset => CHAR20[3].ACLR
reset => CHAR20[4].ACLR
reset => CHAR20[5].PRESET
reset => CHAR20[6].ACLR
reset => CHAR20[7].ACLR
reset => CHAR19[0].ACLR
reset => CHAR19[1].ACLR
reset => CHAR19[2].ACLR
reset => CHAR19[3].ACLR
reset => CHAR19[4].ACLR
reset => CHAR19[5].PRESET
reset => CHAR19[6].ACLR
reset => CHAR19[7].ACLR
reset => CHAR18[0].ACLR
reset => CHAR18[1].ACLR
reset => CHAR18[2].ACLR
reset => CHAR18[3].ACLR
reset => CHAR18[4].ACLR
reset => CHAR18[5].PRESET
reset => CHAR18[6].ACLR
reset => CHAR18[7].ACLR
reset => CHAR17[0].ACLR
reset => CHAR17[1].ACLR
reset => CHAR17[2].ACLR
reset => CHAR17[3].ACLR
reset => CHAR17[4].ACLR
reset => CHAR17[5].PRESET
reset => CHAR17[6].ACLR
reset => CHAR17[7].ACLR
reset => CHAR16[0].ACLR
reset => CHAR16[1].ACLR
reset => CHAR16[2].ACLR
reset => CHAR16[3].ACLR
reset => CHAR16[4].ACLR
reset => CHAR16[5].PRESET
reset => CHAR16[6].ACLR
reset => CHAR16[7].ACLR
reset => CHAR15[0].ACLR
reset => CHAR15[1].ACLR
reset => CHAR15[2].ACLR
reset => CHAR15[3].ACLR
reset => CHAR15[4].ACLR
reset => CHAR15[5].PRESET
reset => CHAR15[6].ACLR
reset => CHAR15[7].ACLR
reset => CHAR14[0].ACLR
reset => CHAR14[1].ACLR
reset => CHAR14[2].ACLR
reset => CHAR14[3].ACLR
reset => CHAR14[4].ACLR
reset => CHAR14[5].PRESET
reset => CHAR14[6].ACLR
reset => CHAR14[7].ACLR
reset => CHAR13[0].ACLR
reset => CHAR13[1].ACLR
reset => CHAR13[2].ACLR
reset => CHAR13[3].ACLR
reset => CHAR13[4].ACLR
reset => CHAR13[5].PRESET
reset => CHAR13[6].ACLR
reset => CHAR13[7].ACLR
reset => CHAR12[0].ACLR
reset => CHAR12[1].ACLR
reset => CHAR12[2].ACLR
reset => CHAR12[3].ACLR
reset => CHAR12[4].ACLR
reset => CHAR12[5].PRESET
reset => CHAR12[6].ACLR
reset => CHAR12[7].ACLR
reset => CHAR11[0].ACLR
reset => CHAR11[1].ACLR
reset => CHAR11[2].ACLR
reset => CHAR11[3].ACLR
reset => CHAR11[4].ACLR
reset => CHAR11[5].PRESET
reset => CHAR11[6].ACLR
reset => CHAR11[7].ACLR
reset => CHAR10[0].ACLR
reset => CHAR10[1].ACLR
reset => CHAR10[2].ACLR
reset => CHAR10[3].ACLR
reset => CHAR10[4].ACLR
reset => CHAR10[5].PRESET
reset => CHAR10[6].ACLR
reset => CHAR10[7].ACLR
reset => CHAR9[0].ACLR
reset => CHAR9[1].ACLR
reset => CHAR9[2].ACLR
reset => CHAR9[3].ACLR
reset => CHAR9[4].ACLR
reset => CHAR9[5].PRESET
reset => CHAR9[6].ACLR
reset => CHAR9[7].ACLR
reset => CHAR8[0].ACLR
reset => CHAR8[1].ACLR
reset => CHAR8[2].ACLR
reset => CHAR8[3].ACLR
reset => CHAR8[4].ACLR
reset => CHAR8[5].PRESET
reset => CHAR8[6].ACLR
reset => CHAR8[7].ACLR
reset => CHAR7[0].ACLR
reset => CHAR7[1].ACLR
reset => CHAR7[2].ACLR
reset => CHAR7[3].ACLR
reset => CHAR7[4].ACLR
reset => CHAR7[5].PRESET
reset => CHAR7[6].ACLR
reset => CHAR7[7].ACLR
reset => CHAR6[0].ACLR
reset => CHAR6[1].ACLR
reset => CHAR6[2].ACLR
reset => CHAR6[3].ACLR
reset => CHAR6[4].ACLR
reset => CHAR6[5].PRESET
reset => CHAR6[6].ACLR
reset => CHAR6[7].ACLR
reset => CHAR5[0].ACLR
reset => CHAR5[1].ACLR
reset => CHAR5[2].ACLR
reset => CHAR5[3].ACLR
reset => CHAR5[4].ACLR
reset => CHAR5[5].PRESET
reset => CHAR5[6].ACLR
reset => CHAR5[7].ACLR
reset => CHAR4[0].ACLR
reset => CHAR4[1].ACLR
reset => CHAR4[2].ACLR
reset => CHAR4[3].ACLR
reset => CHAR4[4].ACLR
reset => CHAR4[5].PRESET
reset => CHAR4[6].ACLR
reset => CHAR4[7].ACLR
reset => CHAR3[0].ACLR
reset => CHAR3[1].ACLR
reset => CHAR3[2].ACLR
reset => CHAR3[3].ACLR
reset => CHAR3[4].ACLR
reset => CHAR3[5].PRESET
reset => CHAR3[6].ACLR
reset => CHAR3[7].ACLR
reset => CHAR2[0].ACLR
reset => CHAR2[1].ACLR
reset => CHAR2[2].ACLR
reset => CHAR2[3].ACLR
reset => CHAR2[4].ACLR
reset => CHAR2[5].PRESET
reset => CHAR2[6].ACLR
reset => CHAR2[7].ACLR
reset => CHAR1[0].ACLR
reset => CHAR1[1].ACLR
reset => CHAR1[2].ACLR
reset => CHAR1[3].ACLR
reset => CHAR1[4].ACLR
reset => CHAR1[5].PRESET
reset => CHAR1[6].ACLR
reset => CHAR1[7].ACLR
reset => RESET_LED.DATAIN
reset => next_command~3.DATAIN
reset => state~45.DATAIN
clk_50Mhz => CHAR32[0].CLK
clk_50Mhz => CHAR32[1].CLK
clk_50Mhz => CHAR32[2].CLK
clk_50Mhz => CHAR32[3].CLK
clk_50Mhz => CHAR32[4].CLK
clk_50Mhz => CHAR32[5].CLK
clk_50Mhz => CHAR32[6].CLK
clk_50Mhz => CHAR32[7].CLK
clk_50Mhz => CHAR31[0].CLK
clk_50Mhz => CHAR31[1].CLK
clk_50Mhz => CHAR31[2].CLK
clk_50Mhz => CHAR31[3].CLK
clk_50Mhz => CHAR31[4].CLK
clk_50Mhz => CHAR31[5].CLK
clk_50Mhz => CHAR31[6].CLK
clk_50Mhz => CHAR31[7].CLK
clk_50Mhz => CHAR30[0].CLK
clk_50Mhz => CHAR30[1].CLK
clk_50Mhz => CHAR30[2].CLK
clk_50Mhz => CHAR30[3].CLK
clk_50Mhz => CHAR30[4].CLK
clk_50Mhz => CHAR30[5].CLK
clk_50Mhz => CHAR30[6].CLK
clk_50Mhz => CHAR30[7].CLK
clk_50Mhz => CHAR29[0].CLK
clk_50Mhz => CHAR29[1].CLK
clk_50Mhz => CHAR29[2].CLK
clk_50Mhz => CHAR29[3].CLK
clk_50Mhz => CHAR29[4].CLK
clk_50Mhz => CHAR29[5].CLK
clk_50Mhz => CHAR29[6].CLK
clk_50Mhz => CHAR29[7].CLK
clk_50Mhz => CHAR28[0].CLK
clk_50Mhz => CHAR28[1].CLK
clk_50Mhz => CHAR28[2].CLK
clk_50Mhz => CHAR28[3].CLK
clk_50Mhz => CHAR28[4].CLK
clk_50Mhz => CHAR28[5].CLK
clk_50Mhz => CHAR28[6].CLK
clk_50Mhz => CHAR28[7].CLK
clk_50Mhz => CHAR27[0].CLK
clk_50Mhz => CHAR27[1].CLK
clk_50Mhz => CHAR27[2].CLK
clk_50Mhz => CHAR27[3].CLK
clk_50Mhz => CHAR27[4].CLK
clk_50Mhz => CHAR27[5].CLK
clk_50Mhz => CHAR27[6].CLK
clk_50Mhz => CHAR27[7].CLK
clk_50Mhz => CHAR26[0].CLK
clk_50Mhz => CHAR26[1].CLK
clk_50Mhz => CHAR26[2].CLK
clk_50Mhz => CHAR26[3].CLK
clk_50Mhz => CHAR26[4].CLK
clk_50Mhz => CHAR26[5].CLK
clk_50Mhz => CHAR26[6].CLK
clk_50Mhz => CHAR26[7].CLK
clk_50Mhz => CHAR25[0].CLK
clk_50Mhz => CHAR25[1].CLK
clk_50Mhz => CHAR25[2].CLK
clk_50Mhz => CHAR25[3].CLK
clk_50Mhz => CHAR25[4].CLK
clk_50Mhz => CHAR25[5].CLK
clk_50Mhz => CHAR25[6].CLK
clk_50Mhz => CHAR25[7].CLK
clk_50Mhz => CHAR24[0].CLK
clk_50Mhz => CHAR24[1].CLK
clk_50Mhz => CHAR24[2].CLK
clk_50Mhz => CHAR24[3].CLK
clk_50Mhz => CHAR24[4].CLK
clk_50Mhz => CHAR24[5].CLK
clk_50Mhz => CHAR24[6].CLK
clk_50Mhz => CHAR24[7].CLK
clk_50Mhz => CHAR23[0].CLK
clk_50Mhz => CHAR23[1].CLK
clk_50Mhz => CHAR23[2].CLK
clk_50Mhz => CHAR23[3].CLK
clk_50Mhz => CHAR23[4].CLK
clk_50Mhz => CHAR23[5].CLK
clk_50Mhz => CHAR23[6].CLK
clk_50Mhz => CHAR23[7].CLK
clk_50Mhz => CHAR22[0].CLK
clk_50Mhz => CHAR22[1].CLK
clk_50Mhz => CHAR22[2].CLK
clk_50Mhz => CHAR22[3].CLK
clk_50Mhz => CHAR22[4].CLK
clk_50Mhz => CHAR22[5].CLK
clk_50Mhz => CHAR22[6].CLK
clk_50Mhz => CHAR22[7].CLK
clk_50Mhz => CHAR21[0].CLK
clk_50Mhz => CHAR21[1].CLK
clk_50Mhz => CHAR21[2].CLK
clk_50Mhz => CHAR21[3].CLK
clk_50Mhz => CHAR21[4].CLK
clk_50Mhz => CHAR21[5].CLK
clk_50Mhz => CHAR21[6].CLK
clk_50Mhz => CHAR21[7].CLK
clk_50Mhz => CHAR20[0].CLK
clk_50Mhz => CHAR20[1].CLK
clk_50Mhz => CHAR20[2].CLK
clk_50Mhz => CHAR20[3].CLK
clk_50Mhz => CHAR20[4].CLK
clk_50Mhz => CHAR20[5].CLK
clk_50Mhz => CHAR20[6].CLK
clk_50Mhz => CHAR20[7].CLK
clk_50Mhz => CHAR19[0].CLK
clk_50Mhz => CHAR19[1].CLK
clk_50Mhz => CHAR19[2].CLK
clk_50Mhz => CHAR19[3].CLK
clk_50Mhz => CHAR19[4].CLK
clk_50Mhz => CHAR19[5].CLK
clk_50Mhz => CHAR19[6].CLK
clk_50Mhz => CHAR19[7].CLK
clk_50Mhz => CHAR18[0].CLK
clk_50Mhz => CHAR18[1].CLK
clk_50Mhz => CHAR18[2].CLK
clk_50Mhz => CHAR18[3].CLK
clk_50Mhz => CHAR18[4].CLK
clk_50Mhz => CHAR18[5].CLK
clk_50Mhz => CHAR18[6].CLK
clk_50Mhz => CHAR18[7].CLK
clk_50Mhz => CHAR17[0].CLK
clk_50Mhz => CHAR17[1].CLK
clk_50Mhz => CHAR17[2].CLK
clk_50Mhz => CHAR17[3].CLK
clk_50Mhz => CHAR17[4].CLK
clk_50Mhz => CHAR17[5].CLK
clk_50Mhz => CHAR17[6].CLK
clk_50Mhz => CHAR17[7].CLK
clk_50Mhz => CHAR16[0].CLK
clk_50Mhz => CHAR16[1].CLK
clk_50Mhz => CHAR16[2].CLK
clk_50Mhz => CHAR16[3].CLK
clk_50Mhz => CHAR16[4].CLK
clk_50Mhz => CHAR16[5].CLK
clk_50Mhz => CHAR16[6].CLK
clk_50Mhz => CHAR16[7].CLK
clk_50Mhz => CHAR15[0].CLK
clk_50Mhz => CHAR15[1].CLK
clk_50Mhz => CHAR15[2].CLK
clk_50Mhz => CHAR15[3].CLK
clk_50Mhz => CHAR15[4].CLK
clk_50Mhz => CHAR15[5].CLK
clk_50Mhz => CHAR15[6].CLK
clk_50Mhz => CHAR15[7].CLK
clk_50Mhz => CHAR14[0].CLK
clk_50Mhz => CHAR14[1].CLK
clk_50Mhz => CHAR14[2].CLK
clk_50Mhz => CHAR14[3].CLK
clk_50Mhz => CHAR14[4].CLK
clk_50Mhz => CHAR14[5].CLK
clk_50Mhz => CHAR14[6].CLK
clk_50Mhz => CHAR14[7].CLK
clk_50Mhz => CHAR13[0].CLK
clk_50Mhz => CHAR13[1].CLK
clk_50Mhz => CHAR13[2].CLK
clk_50Mhz => CHAR13[3].CLK
clk_50Mhz => CHAR13[4].CLK
clk_50Mhz => CHAR13[5].CLK
clk_50Mhz => CHAR13[6].CLK
clk_50Mhz => CHAR13[7].CLK
clk_50Mhz => CHAR12[0].CLK
clk_50Mhz => CHAR12[1].CLK
clk_50Mhz => CHAR12[2].CLK
clk_50Mhz => CHAR12[3].CLK
clk_50Mhz => CHAR12[4].CLK
clk_50Mhz => CHAR12[5].CLK
clk_50Mhz => CHAR12[6].CLK
clk_50Mhz => CHAR12[7].CLK
clk_50Mhz => CHAR11[0].CLK
clk_50Mhz => CHAR11[1].CLK
clk_50Mhz => CHAR11[2].CLK
clk_50Mhz => CHAR11[3].CLK
clk_50Mhz => CHAR11[4].CLK
clk_50Mhz => CHAR11[5].CLK
clk_50Mhz => CHAR11[6].CLK
clk_50Mhz => CHAR11[7].CLK
clk_50Mhz => CHAR10[0].CLK
clk_50Mhz => CHAR10[1].CLK
clk_50Mhz => CHAR10[2].CLK
clk_50Mhz => CHAR10[3].CLK
clk_50Mhz => CHAR10[4].CLK
clk_50Mhz => CHAR10[5].CLK
clk_50Mhz => CHAR10[6].CLK
clk_50Mhz => CHAR10[7].CLK
clk_50Mhz => CHAR9[0].CLK
clk_50Mhz => CHAR9[1].CLK
clk_50Mhz => CHAR9[2].CLK
clk_50Mhz => CHAR9[3].CLK
clk_50Mhz => CHAR9[4].CLK
clk_50Mhz => CHAR9[5].CLK
clk_50Mhz => CHAR9[6].CLK
clk_50Mhz => CHAR9[7].CLK
clk_50Mhz => CHAR8[0].CLK
clk_50Mhz => CHAR8[1].CLK
clk_50Mhz => CHAR8[2].CLK
clk_50Mhz => CHAR8[3].CLK
clk_50Mhz => CHAR8[4].CLK
clk_50Mhz => CHAR8[5].CLK
clk_50Mhz => CHAR8[6].CLK
clk_50Mhz => CHAR8[7].CLK
clk_50Mhz => CHAR7[0].CLK
clk_50Mhz => CHAR7[1].CLK
clk_50Mhz => CHAR7[2].CLK
clk_50Mhz => CHAR7[3].CLK
clk_50Mhz => CHAR7[4].CLK
clk_50Mhz => CHAR7[5].CLK
clk_50Mhz => CHAR7[6].CLK
clk_50Mhz => CHAR7[7].CLK
clk_50Mhz => CHAR6[0].CLK
clk_50Mhz => CHAR6[1].CLK
clk_50Mhz => CHAR6[2].CLK
clk_50Mhz => CHAR6[3].CLK
clk_50Mhz => CHAR6[4].CLK
clk_50Mhz => CHAR6[5].CLK
clk_50Mhz => CHAR6[6].CLK
clk_50Mhz => CHAR6[7].CLK
clk_50Mhz => CHAR5[0].CLK
clk_50Mhz => CHAR5[1].CLK
clk_50Mhz => CHAR5[2].CLK
clk_50Mhz => CHAR5[3].CLK
clk_50Mhz => CHAR5[4].CLK
clk_50Mhz => CHAR5[5].CLK
clk_50Mhz => CHAR5[6].CLK
clk_50Mhz => CHAR5[7].CLK
clk_50Mhz => CHAR4[0].CLK
clk_50Mhz => CHAR4[1].CLK
clk_50Mhz => CHAR4[2].CLK
clk_50Mhz => CHAR4[3].CLK
clk_50Mhz => CHAR4[4].CLK
clk_50Mhz => CHAR4[5].CLK
clk_50Mhz => CHAR4[6].CLK
clk_50Mhz => CHAR4[7].CLK
clk_50Mhz => CHAR3[0].CLK
clk_50Mhz => CHAR3[1].CLK
clk_50Mhz => CHAR3[2].CLK
clk_50Mhz => CHAR3[3].CLK
clk_50Mhz => CHAR3[4].CLK
clk_50Mhz => CHAR3[5].CLK
clk_50Mhz => CHAR3[6].CLK
clk_50Mhz => CHAR3[7].CLK
clk_50Mhz => CHAR2[0].CLK
clk_50Mhz => CHAR2[1].CLK
clk_50Mhz => CHAR2[2].CLK
clk_50Mhz => CHAR2[3].CLK
clk_50Mhz => CHAR2[4].CLK
clk_50Mhz => CHAR2[5].CLK
clk_50Mhz => CHAR2[6].CLK
clk_50Mhz => CHAR2[7].CLK
clk_50Mhz => CHAR1[0].CLK
clk_50Mhz => CHAR1[1].CLK
clk_50Mhz => CHAR1[2].CLK
clk_50Mhz => CHAR1[3].CLK
clk_50Mhz => CHAR1[4].CLK
clk_50Mhz => CHAR1[5].CLK
clk_50Mhz => CHAR1[6].CLK
clk_50Mhz => CHAR1[7].CLK
clk_50Mhz => CLK_400HZ.CLK
clk_50Mhz => CLK_COUNT_400HZ[0].CLK
clk_50Mhz => CLK_COUNT_400HZ[1].CLK
clk_50Mhz => CLK_COUNT_400HZ[2].CLK
clk_50Mhz => CLK_COUNT_400HZ[3].CLK
clk_50Mhz => CLK_COUNT_400HZ[4].CLK
clk_50Mhz => CLK_COUNT_400HZ[5].CLK
clk_50Mhz => CLK_COUNT_400HZ[6].CLK
clk_50Mhz => CLK_COUNT_400HZ[7].CLK
clk_50Mhz => CLK_COUNT_400HZ[8].CLK
clk_50Mhz => CLK_COUNT_400HZ[9].CLK
clk_50Mhz => CLK_COUNT_400HZ[10].CLK
clk_50Mhz => CLK_COUNT_400HZ[11].CLK
clk_50Mhz => CLK_COUNT_400HZ[12].CLK
clk_50Mhz => CLK_COUNT_400HZ[13].CLK
clk_50Mhz => CLK_COUNT_400HZ[14].CLK
clk_50Mhz => CLK_COUNT_400HZ[15].CLK
clk_50Mhz => CLK_COUNT_400HZ[16].CLK
clk_50Mhz => CLK_COUNT_400HZ[17].CLK
clk_50Mhz => CLK_COUNT_400HZ[18].CLK
clk_50Mhz => CLK_COUNT_400HZ[19].CLK
LCD_RS <= LCD_RS~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_E <= LCD_E~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_ON <= <VCC>
RESET_LED <= reset.DB_MAX_OUTPUT_PORT_TYPE
SEC_LED <= comb.DB_MAX_OUTPUT_PORT_TYPE
LCD_RW <= LCD_RW~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[0] <> DATA_BUS[0]
DATA_BUS[1] <> DATA_BUS[1]
DATA_BUS[2] <> DATA_BUS[2]
DATA_BUS[3] <> DATA_BUS[3]
DATA_BUS[4] <> DATA_BUS[4]
DATA_BUS[5] <> DATA_BUS[5]
DATA_BUS[6] <> DATA_BUS[6]
DATA_BUS[7] <> DATA_BUS[7]
CHARWRITE[0] => CHAR1.DATAB
CHARWRITE[0] => CHAR2.DATAB
CHARWRITE[0] => CHAR3.DATAB
CHARWRITE[0] => CHAR4.DATAB
CHARWRITE[0] => CHAR5.DATAB
CHARWRITE[0] => CHAR6.DATAB
CHARWRITE[0] => CHAR7.DATAB
CHARWRITE[0] => CHAR8.DATAB
CHARWRITE[0] => CHAR9.DATAB
CHARWRITE[0] => CHAR10.DATAB
CHARWRITE[0] => CHAR11.DATAB
CHARWRITE[0] => CHAR12.DATAB
CHARWRITE[0] => CHAR13.DATAB
CHARWRITE[0] => CHAR14.DATAB
CHARWRITE[0] => CHAR15.DATAB
CHARWRITE[0] => CHAR16.DATAB
CHARWRITE[0] => CHAR17.DATAB
CHARWRITE[0] => CHAR18.DATAB
CHARWRITE[0] => CHAR19.DATAB
CHARWRITE[0] => CHAR20.DATAB
CHARWRITE[0] => CHAR21.DATAB
CHARWRITE[0] => CHAR22.DATAB
CHARWRITE[0] => CHAR23.DATAB
CHARWRITE[0] => CHAR24.DATAB
CHARWRITE[0] => CHAR25.DATAB
CHARWRITE[0] => CHAR26.DATAB
CHARWRITE[0] => CHAR27.DATAB
CHARWRITE[0] => CHAR28.DATAB
CHARWRITE[0] => CHAR29.DATAB
CHARWRITE[0] => CHAR30.DATAB
CHARWRITE[0] => CHAR31.DATAB
CHARWRITE[0] => CHAR32.DATAB
CHARWRITE[1] => CHAR1.DATAB
CHARWRITE[1] => CHAR2.DATAB
CHARWRITE[1] => CHAR3.DATAB
CHARWRITE[1] => CHAR4.DATAB
CHARWRITE[1] => CHAR5.DATAB
CHARWRITE[1] => CHAR6.DATAB
CHARWRITE[1] => CHAR7.DATAB
CHARWRITE[1] => CHAR8.DATAB
CHARWRITE[1] => CHAR9.DATAB
CHARWRITE[1] => CHAR10.DATAB
CHARWRITE[1] => CHAR11.DATAB
CHARWRITE[1] => CHAR12.DATAB
CHARWRITE[1] => CHAR13.DATAB
CHARWRITE[1] => CHAR14.DATAB
CHARWRITE[1] => CHAR15.DATAB
CHARWRITE[1] => CHAR16.DATAB
CHARWRITE[1] => CHAR17.DATAB
CHARWRITE[1] => CHAR18.DATAB
CHARWRITE[1] => CHAR19.DATAB
CHARWRITE[1] => CHAR20.DATAB
CHARWRITE[1] => CHAR21.DATAB
CHARWRITE[1] => CHAR22.DATAB
CHARWRITE[1] => CHAR23.DATAB
CHARWRITE[1] => CHAR24.DATAB
CHARWRITE[1] => CHAR25.DATAB
CHARWRITE[1] => CHAR26.DATAB
CHARWRITE[1] => CHAR27.DATAB
CHARWRITE[1] => CHAR28.DATAB
CHARWRITE[1] => CHAR29.DATAB
CHARWRITE[1] => CHAR30.DATAB
CHARWRITE[1] => CHAR31.DATAB
CHARWRITE[1] => CHAR32.DATAB
CHARWRITE[2] => CHAR1.DATAB
CHARWRITE[2] => CHAR2.DATAB
CHARWRITE[2] => CHAR3.DATAB
CHARWRITE[2] => CHAR4.DATAB
CHARWRITE[2] => CHAR5.DATAB
CHARWRITE[2] => CHAR6.DATAB
CHARWRITE[2] => CHAR7.DATAB
CHARWRITE[2] => CHAR8.DATAB
CHARWRITE[2] => CHAR9.DATAB
CHARWRITE[2] => CHAR10.DATAB
CHARWRITE[2] => CHAR11.DATAB
CHARWRITE[2] => CHAR12.DATAB
CHARWRITE[2] => CHAR13.DATAB
CHARWRITE[2] => CHAR14.DATAB
CHARWRITE[2] => CHAR15.DATAB
CHARWRITE[2] => CHAR16.DATAB
CHARWRITE[2] => CHAR17.DATAB
CHARWRITE[2] => CHAR18.DATAB
CHARWRITE[2] => CHAR19.DATAB
CHARWRITE[2] => CHAR20.DATAB
CHARWRITE[2] => CHAR21.DATAB
CHARWRITE[2] => CHAR22.DATAB
CHARWRITE[2] => CHAR23.DATAB
CHARWRITE[2] => CHAR24.DATAB
CHARWRITE[2] => CHAR25.DATAB
CHARWRITE[2] => CHAR26.DATAB
CHARWRITE[2] => CHAR27.DATAB
CHARWRITE[2] => CHAR28.DATAB
CHARWRITE[2] => CHAR29.DATAB
CHARWRITE[2] => CHAR30.DATAB
CHARWRITE[2] => CHAR31.DATAB
CHARWRITE[2] => CHAR32.DATAB
CHARWRITE[3] => CHAR1.DATAB
CHARWRITE[3] => CHAR2.DATAB
CHARWRITE[3] => CHAR3.DATAB
CHARWRITE[3] => CHAR4.DATAB
CHARWRITE[3] => CHAR5.DATAB
CHARWRITE[3] => CHAR6.DATAB
CHARWRITE[3] => CHAR7.DATAB
CHARWRITE[3] => CHAR8.DATAB
CHARWRITE[3] => CHAR9.DATAB
CHARWRITE[3] => CHAR10.DATAB
CHARWRITE[3] => CHAR11.DATAB
CHARWRITE[3] => CHAR12.DATAB
CHARWRITE[3] => CHAR13.DATAB
CHARWRITE[3] => CHAR14.DATAB
CHARWRITE[3] => CHAR15.DATAB
CHARWRITE[3] => CHAR16.DATAB
CHARWRITE[3] => CHAR17.DATAB
CHARWRITE[3] => CHAR18.DATAB
CHARWRITE[3] => CHAR19.DATAB
CHARWRITE[3] => CHAR20.DATAB
CHARWRITE[3] => CHAR21.DATAB
CHARWRITE[3] => CHAR22.DATAB
CHARWRITE[3] => CHAR23.DATAB
CHARWRITE[3] => CHAR24.DATAB
CHARWRITE[3] => CHAR25.DATAB
CHARWRITE[3] => CHAR26.DATAB
CHARWRITE[3] => CHAR27.DATAB
CHARWRITE[3] => CHAR28.DATAB
CHARWRITE[3] => CHAR29.DATAB
CHARWRITE[3] => CHAR30.DATAB
CHARWRITE[3] => CHAR31.DATAB
CHARWRITE[3] => CHAR32.DATAB
CHARWRITE[4] => CHAR1.DATAB
CHARWRITE[4] => CHAR2.DATAB
CHARWRITE[4] => CHAR3.DATAB
CHARWRITE[4] => CHAR4.DATAB
CHARWRITE[4] => CHAR5.DATAB
CHARWRITE[4] => CHAR6.DATAB
CHARWRITE[4] => CHAR7.DATAB
CHARWRITE[4] => CHAR8.DATAB
CHARWRITE[4] => CHAR9.DATAB
CHARWRITE[4] => CHAR10.DATAB
CHARWRITE[4] => CHAR11.DATAB
CHARWRITE[4] => CHAR12.DATAB
CHARWRITE[4] => CHAR13.DATAB
CHARWRITE[4] => CHAR14.DATAB
CHARWRITE[4] => CHAR15.DATAB
CHARWRITE[4] => CHAR16.DATAB
CHARWRITE[4] => CHAR17.DATAB
CHARWRITE[4] => CHAR18.DATAB
CHARWRITE[4] => CHAR19.DATAB
CHARWRITE[4] => CHAR20.DATAB
CHARWRITE[4] => CHAR21.DATAB
CHARWRITE[4] => CHAR22.DATAB
CHARWRITE[4] => CHAR23.DATAB
CHARWRITE[4] => CHAR24.DATAB
CHARWRITE[4] => CHAR25.DATAB
CHARWRITE[4] => CHAR26.DATAB
CHARWRITE[4] => CHAR27.DATAB
CHARWRITE[4] => CHAR28.DATAB
CHARWRITE[4] => CHAR29.DATAB
CHARWRITE[4] => CHAR30.DATAB
CHARWRITE[4] => CHAR31.DATAB
CHARWRITE[4] => CHAR32.DATAB
CHARWRITE[5] => CHAR1.DATAB
CHARWRITE[5] => CHAR2.DATAB
CHARWRITE[5] => CHAR3.DATAB
CHARWRITE[5] => CHAR4.DATAB
CHARWRITE[5] => CHAR5.DATAB
CHARWRITE[5] => CHAR6.DATAB
CHARWRITE[5] => CHAR7.DATAB
CHARWRITE[5] => CHAR8.DATAB
CHARWRITE[5] => CHAR9.DATAB
CHARWRITE[5] => CHAR10.DATAB
CHARWRITE[5] => CHAR11.DATAB
CHARWRITE[5] => CHAR12.DATAB
CHARWRITE[5] => CHAR13.DATAB
CHARWRITE[5] => CHAR14.DATAB
CHARWRITE[5] => CHAR15.DATAB
CHARWRITE[5] => CHAR16.DATAB
CHARWRITE[5] => CHAR17.DATAB
CHARWRITE[5] => CHAR18.DATAB
CHARWRITE[5] => CHAR19.DATAB
CHARWRITE[5] => CHAR20.DATAB
CHARWRITE[5] => CHAR21.DATAB
CHARWRITE[5] => CHAR22.DATAB
CHARWRITE[5] => CHAR23.DATAB
CHARWRITE[5] => CHAR24.DATAB
CHARWRITE[5] => CHAR25.DATAB
CHARWRITE[5] => CHAR26.DATAB
CHARWRITE[5] => CHAR27.DATAB
CHARWRITE[5] => CHAR28.DATAB
CHARWRITE[5] => CHAR29.DATAB
CHARWRITE[5] => CHAR30.DATAB
CHARWRITE[5] => CHAR31.DATAB
CHARWRITE[5] => CHAR32.DATAB
CHARWRITE[6] => CHAR1.DATAB
CHARWRITE[6] => CHAR2.DATAB
CHARWRITE[6] => CHAR3.DATAB
CHARWRITE[6] => CHAR4.DATAB
CHARWRITE[6] => CHAR5.DATAB
CHARWRITE[6] => CHAR6.DATAB
CHARWRITE[6] => CHAR7.DATAB
CHARWRITE[6] => CHAR8.DATAB
CHARWRITE[6] => CHAR9.DATAB
CHARWRITE[6] => CHAR10.DATAB
CHARWRITE[6] => CHAR11.DATAB
CHARWRITE[6] => CHAR12.DATAB
CHARWRITE[6] => CHAR13.DATAB
CHARWRITE[6] => CHAR14.DATAB
CHARWRITE[6] => CHAR15.DATAB
CHARWRITE[6] => CHAR16.DATAB
CHARWRITE[6] => CHAR17.DATAB
CHARWRITE[6] => CHAR18.DATAB
CHARWRITE[6] => CHAR19.DATAB
CHARWRITE[6] => CHAR20.DATAB
CHARWRITE[6] => CHAR21.DATAB
CHARWRITE[6] => CHAR22.DATAB
CHARWRITE[6] => CHAR23.DATAB
CHARWRITE[6] => CHAR24.DATAB
CHARWRITE[6] => CHAR25.DATAB
CHARWRITE[6] => CHAR26.DATAB
CHARWRITE[6] => CHAR27.DATAB
CHARWRITE[6] => CHAR28.DATAB
CHARWRITE[6] => CHAR29.DATAB
CHARWRITE[6] => CHAR30.DATAB
CHARWRITE[6] => CHAR31.DATAB
CHARWRITE[6] => CHAR32.DATAB
CHARWRITE[7] => CHAR1.DATAB
CHARWRITE[7] => CHAR2.DATAB
CHARWRITE[7] => CHAR3.DATAB
CHARWRITE[7] => CHAR4.DATAB
CHARWRITE[7] => CHAR5.DATAB
CHARWRITE[7] => CHAR6.DATAB
CHARWRITE[7] => CHAR7.DATAB
CHARWRITE[7] => CHAR8.DATAB
CHARWRITE[7] => CHAR9.DATAB
CHARWRITE[7] => CHAR10.DATAB
CHARWRITE[7] => CHAR11.DATAB
CHARWRITE[7] => CHAR12.DATAB
CHARWRITE[7] => CHAR13.DATAB
CHARWRITE[7] => CHAR14.DATAB
CHARWRITE[7] => CHAR15.DATAB
CHARWRITE[7] => CHAR16.DATAB
CHARWRITE[7] => CHAR17.DATAB
CHARWRITE[7] => CHAR18.DATAB
CHARWRITE[7] => CHAR19.DATAB
CHARWRITE[7] => CHAR20.DATAB
CHARWRITE[7] => CHAR21.DATAB
CHARWRITE[7] => CHAR22.DATAB
CHARWRITE[7] => CHAR23.DATAB
CHARWRITE[7] => CHAR24.DATAB
CHARWRITE[7] => CHAR25.DATAB
CHARWRITE[7] => CHAR26.DATAB
CHARWRITE[7] => CHAR27.DATAB
CHARWRITE[7] => CHAR28.DATAB
CHARWRITE[7] => CHAR29.DATAB
CHARWRITE[7] => CHAR30.DATAB
CHARWRITE[7] => CHAR31.DATAB
CHARWRITE[7] => CHAR32.DATAB
CHARWRITE[8] => Equal0.IN9
CHARWRITE[8] => Equal1.IN9
CHARWRITE[8] => Equal2.IN9
CHARWRITE[8] => Equal3.IN9
CHARWRITE[8] => Equal4.IN9
CHARWRITE[8] => Equal5.IN9
CHARWRITE[8] => Equal6.IN9
CHARWRITE[8] => Equal7.IN9
CHARWRITE[8] => Equal8.IN9
CHARWRITE[8] => Equal9.IN9
CHARWRITE[8] => Equal10.IN9
CHARWRITE[8] => Equal11.IN9
CHARWRITE[8] => Equal12.IN9
CHARWRITE[8] => Equal13.IN9
CHARWRITE[8] => Equal14.IN9
CHARWRITE[8] => Equal15.IN9
CHARWRITE[8] => Equal16.IN9
CHARWRITE[8] => Equal17.IN9
CHARWRITE[8] => Equal18.IN9
CHARWRITE[8] => Equal19.IN9
CHARWRITE[8] => Equal20.IN9
CHARWRITE[8] => Equal21.IN9
CHARWRITE[8] => Equal22.IN9
CHARWRITE[8] => Equal23.IN9
CHARWRITE[8] => Equal24.IN9
CHARWRITE[8] => Equal25.IN9
CHARWRITE[8] => Equal26.IN9
CHARWRITE[8] => Equal27.IN9
CHARWRITE[8] => Equal28.IN9
CHARWRITE[8] => Equal29.IN9
CHARWRITE[8] => Equal30.IN9
CHARWRITE[8] => Equal31.IN9
CHARWRITE[9] => Equal0.IN8
CHARWRITE[9] => Equal1.IN8
CHARWRITE[9] => Equal2.IN8
CHARWRITE[9] => Equal3.IN8
CHARWRITE[9] => Equal4.IN8
CHARWRITE[9] => Equal5.IN8
CHARWRITE[9] => Equal6.IN8
CHARWRITE[9] => Equal7.IN8
CHARWRITE[9] => Equal8.IN8
CHARWRITE[9] => Equal9.IN8
CHARWRITE[9] => Equal10.IN8
CHARWRITE[9] => Equal11.IN8
CHARWRITE[9] => Equal12.IN8
CHARWRITE[9] => Equal13.IN8
CHARWRITE[9] => Equal14.IN8
CHARWRITE[9] => Equal15.IN8
CHARWRITE[9] => Equal16.IN8
CHARWRITE[9] => Equal17.IN8
CHARWRITE[9] => Equal18.IN8
CHARWRITE[9] => Equal19.IN8
CHARWRITE[9] => Equal20.IN8
CHARWRITE[9] => Equal21.IN8
CHARWRITE[9] => Equal22.IN8
CHARWRITE[9] => Equal23.IN8
CHARWRITE[9] => Equal24.IN8
CHARWRITE[9] => Equal25.IN8
CHARWRITE[9] => Equal26.IN8
CHARWRITE[9] => Equal27.IN8
CHARWRITE[9] => Equal28.IN8
CHARWRITE[9] => Equal29.IN8
CHARWRITE[9] => Equal30.IN8
CHARWRITE[9] => Equal31.IN8
CHARWRITE[10] => Equal0.IN7
CHARWRITE[10] => Equal1.IN7
CHARWRITE[10] => Equal2.IN7
CHARWRITE[10] => Equal3.IN7
CHARWRITE[10] => Equal4.IN7
CHARWRITE[10] => Equal5.IN7
CHARWRITE[10] => Equal6.IN7
CHARWRITE[10] => Equal7.IN7
CHARWRITE[10] => Equal8.IN7
CHARWRITE[10] => Equal9.IN7
CHARWRITE[10] => Equal10.IN7
CHARWRITE[10] => Equal11.IN7
CHARWRITE[10] => Equal12.IN7
CHARWRITE[10] => Equal13.IN7
CHARWRITE[10] => Equal14.IN7
CHARWRITE[10] => Equal15.IN7
CHARWRITE[10] => Equal16.IN7
CHARWRITE[10] => Equal17.IN7
CHARWRITE[10] => Equal18.IN7
CHARWRITE[10] => Equal19.IN7
CHARWRITE[10] => Equal20.IN7
CHARWRITE[10] => Equal21.IN7
CHARWRITE[10] => Equal22.IN7
CHARWRITE[10] => Equal23.IN7
CHARWRITE[10] => Equal24.IN7
CHARWRITE[10] => Equal25.IN7
CHARWRITE[10] => Equal26.IN7
CHARWRITE[10] => Equal27.IN7
CHARWRITE[10] => Equal28.IN7
CHARWRITE[10] => Equal29.IN7
CHARWRITE[10] => Equal30.IN7
CHARWRITE[10] => Equal31.IN7
CHARWRITE[11] => Equal0.IN6
CHARWRITE[11] => Equal1.IN6
CHARWRITE[11] => Equal2.IN6
CHARWRITE[11] => Equal3.IN6
CHARWRITE[11] => Equal4.IN6
CHARWRITE[11] => Equal5.IN6
CHARWRITE[11] => Equal6.IN6
CHARWRITE[11] => Equal7.IN6
CHARWRITE[11] => Equal8.IN6
CHARWRITE[11] => Equal9.IN6
CHARWRITE[11] => Equal10.IN6
CHARWRITE[11] => Equal11.IN6
CHARWRITE[11] => Equal12.IN6
CHARWRITE[11] => Equal13.IN6
CHARWRITE[11] => Equal14.IN6
CHARWRITE[11] => Equal15.IN6
CHARWRITE[11] => Equal16.IN6
CHARWRITE[11] => Equal17.IN6
CHARWRITE[11] => Equal18.IN6
CHARWRITE[11] => Equal19.IN6
CHARWRITE[11] => Equal20.IN6
CHARWRITE[11] => Equal21.IN6
CHARWRITE[11] => Equal22.IN6
CHARWRITE[11] => Equal23.IN6
CHARWRITE[11] => Equal24.IN6
CHARWRITE[11] => Equal25.IN6
CHARWRITE[11] => Equal26.IN6
CHARWRITE[11] => Equal27.IN6
CHARWRITE[11] => Equal28.IN6
CHARWRITE[11] => Equal29.IN6
CHARWRITE[11] => Equal30.IN6
CHARWRITE[11] => Equal31.IN6
CHARWRITE[12] => Equal0.IN5
CHARWRITE[12] => Equal1.IN5
CHARWRITE[12] => Equal2.IN5
CHARWRITE[12] => Equal3.IN5
CHARWRITE[12] => Equal4.IN5
CHARWRITE[12] => Equal5.IN5
CHARWRITE[12] => Equal6.IN5
CHARWRITE[12] => Equal7.IN5
CHARWRITE[12] => Equal8.IN5
CHARWRITE[12] => Equal9.IN5
CHARWRITE[12] => Equal10.IN5
CHARWRITE[12] => Equal11.IN5
CHARWRITE[12] => Equal12.IN5
CHARWRITE[12] => Equal13.IN5
CHARWRITE[12] => Equal14.IN5
CHARWRITE[12] => Equal15.IN5
CHARWRITE[12] => Equal16.IN5
CHARWRITE[12] => Equal17.IN5
CHARWRITE[12] => Equal18.IN5
CHARWRITE[12] => Equal19.IN5
CHARWRITE[12] => Equal20.IN5
CHARWRITE[12] => Equal21.IN5
CHARWRITE[12] => Equal22.IN5
CHARWRITE[12] => Equal23.IN5
CHARWRITE[12] => Equal24.IN5
CHARWRITE[12] => Equal25.IN5
CHARWRITE[12] => Equal26.IN5
CHARWRITE[12] => Equal27.IN5
CHARWRITE[12] => Equal28.IN5
CHARWRITE[12] => Equal29.IN5
CHARWRITE[12] => Equal30.IN5
CHARWRITE[12] => Equal31.IN5
CHARWRITE[13] => ~NO_FANOUT~
CHARWRITE[14] => ~NO_FANOUT~
CHARWRITE[15] => ~NO_FANOUT~
ENABLE => CHAR32[0].ENA
ENABLE => CHAR1[7].ENA
ENABLE => CHAR1[6].ENA
ENABLE => CHAR1[5].ENA
ENABLE => CHAR1[4].ENA
ENABLE => CHAR1[3].ENA
ENABLE => CHAR1[2].ENA
ENABLE => CHAR1[1].ENA
ENABLE => CHAR1[0].ENA
ENABLE => CHAR2[7].ENA
ENABLE => CHAR2[6].ENA
ENABLE => CHAR2[5].ENA
ENABLE => CHAR2[4].ENA
ENABLE => CHAR2[3].ENA
ENABLE => CHAR2[2].ENA
ENABLE => CHAR2[1].ENA
ENABLE => CHAR2[0].ENA
ENABLE => CHAR3[7].ENA
ENABLE => CHAR3[6].ENA
ENABLE => CHAR3[5].ENA
ENABLE => CHAR3[4].ENA
ENABLE => CHAR3[3].ENA
ENABLE => CHAR3[2].ENA
ENABLE => CHAR3[1].ENA
ENABLE => CHAR3[0].ENA
ENABLE => CHAR4[7].ENA
ENABLE => CHAR4[6].ENA
ENABLE => CHAR4[5].ENA
ENABLE => CHAR4[4].ENA
ENABLE => CHAR4[3].ENA
ENABLE => CHAR4[2].ENA
ENABLE => CHAR4[1].ENA
ENABLE => CHAR4[0].ENA
ENABLE => CHAR5[7].ENA
ENABLE => CHAR5[6].ENA
ENABLE => CHAR5[5].ENA
ENABLE => CHAR5[4].ENA
ENABLE => CHAR5[3].ENA
ENABLE => CHAR5[2].ENA
ENABLE => CHAR5[1].ENA
ENABLE => CHAR5[0].ENA
ENABLE => CHAR6[7].ENA
ENABLE => CHAR6[6].ENA
ENABLE => CHAR6[5].ENA
ENABLE => CHAR6[4].ENA
ENABLE => CHAR6[3].ENA
ENABLE => CHAR6[2].ENA
ENABLE => CHAR6[1].ENA
ENABLE => CHAR6[0].ENA
ENABLE => CHAR7[7].ENA
ENABLE => CHAR7[6].ENA
ENABLE => CHAR7[5].ENA
ENABLE => CHAR7[4].ENA
ENABLE => CHAR7[3].ENA
ENABLE => CHAR7[2].ENA
ENABLE => CHAR7[1].ENA
ENABLE => CHAR7[0].ENA
ENABLE => CHAR8[7].ENA
ENABLE => CHAR8[6].ENA
ENABLE => CHAR8[5].ENA
ENABLE => CHAR8[4].ENA
ENABLE => CHAR8[3].ENA
ENABLE => CHAR8[2].ENA
ENABLE => CHAR8[1].ENA
ENABLE => CHAR8[0].ENA
ENABLE => CHAR9[7].ENA
ENABLE => CHAR9[6].ENA
ENABLE => CHAR9[5].ENA
ENABLE => CHAR9[4].ENA
ENABLE => CHAR9[3].ENA
ENABLE => CHAR9[2].ENA
ENABLE => CHAR9[1].ENA
ENABLE => CHAR9[0].ENA
ENABLE => CHAR10[7].ENA
ENABLE => CHAR10[6].ENA
ENABLE => CHAR10[5].ENA
ENABLE => CHAR10[4].ENA
ENABLE => CHAR10[3].ENA
ENABLE => CHAR10[2].ENA
ENABLE => CHAR10[1].ENA
ENABLE => CHAR10[0].ENA
ENABLE => CHAR11[7].ENA
ENABLE => CHAR11[6].ENA
ENABLE => CHAR11[5].ENA
ENABLE => CHAR11[4].ENA
ENABLE => CHAR11[3].ENA
ENABLE => CHAR11[2].ENA
ENABLE => CHAR11[1].ENA
ENABLE => CHAR11[0].ENA
ENABLE => CHAR12[7].ENA
ENABLE => CHAR12[6].ENA
ENABLE => CHAR12[5].ENA
ENABLE => CHAR12[4].ENA
ENABLE => CHAR12[3].ENA
ENABLE => CHAR12[2].ENA
ENABLE => CHAR12[1].ENA
ENABLE => CHAR12[0].ENA
ENABLE => CHAR13[7].ENA
ENABLE => CHAR13[6].ENA
ENABLE => CHAR13[5].ENA
ENABLE => CHAR13[4].ENA
ENABLE => CHAR13[3].ENA
ENABLE => CHAR13[2].ENA
ENABLE => CHAR13[1].ENA
ENABLE => CHAR13[0].ENA
ENABLE => CHAR14[7].ENA
ENABLE => CHAR14[6].ENA
ENABLE => CHAR14[5].ENA
ENABLE => CHAR14[4].ENA
ENABLE => CHAR14[3].ENA
ENABLE => CHAR14[2].ENA
ENABLE => CHAR14[1].ENA
ENABLE => CHAR14[0].ENA
ENABLE => CHAR15[7].ENA
ENABLE => CHAR15[6].ENA
ENABLE => CHAR15[5].ENA
ENABLE => CHAR15[4].ENA
ENABLE => CHAR15[3].ENA
ENABLE => CHAR15[2].ENA
ENABLE => CHAR15[1].ENA
ENABLE => CHAR15[0].ENA
ENABLE => CHAR16[7].ENA
ENABLE => CHAR16[6].ENA
ENABLE => CHAR16[5].ENA
ENABLE => CHAR16[4].ENA
ENABLE => CHAR16[3].ENA
ENABLE => CHAR16[2].ENA
ENABLE => CHAR16[1].ENA
ENABLE => CHAR16[0].ENA
ENABLE => CHAR17[7].ENA
ENABLE => CHAR17[6].ENA
ENABLE => CHAR17[5].ENA
ENABLE => CHAR17[4].ENA
ENABLE => CHAR17[3].ENA
ENABLE => CHAR17[2].ENA
ENABLE => CHAR17[1].ENA
ENABLE => CHAR17[0].ENA
ENABLE => CHAR18[7].ENA
ENABLE => CHAR18[6].ENA
ENABLE => CHAR18[5].ENA
ENABLE => CHAR18[4].ENA
ENABLE => CHAR18[3].ENA
ENABLE => CHAR18[2].ENA
ENABLE => CHAR18[1].ENA
ENABLE => CHAR18[0].ENA
ENABLE => CHAR19[7].ENA
ENABLE => CHAR19[6].ENA
ENABLE => CHAR19[5].ENA
ENABLE => CHAR19[4].ENA
ENABLE => CHAR19[3].ENA
ENABLE => CHAR19[2].ENA
ENABLE => CHAR19[1].ENA
ENABLE => CHAR19[0].ENA
ENABLE => CHAR20[7].ENA
ENABLE => CHAR20[6].ENA
ENABLE => CHAR20[5].ENA
ENABLE => CHAR20[4].ENA
ENABLE => CHAR20[3].ENA
ENABLE => CHAR20[2].ENA
ENABLE => CHAR20[1].ENA
ENABLE => CHAR20[0].ENA
ENABLE => CHAR21[7].ENA
ENABLE => CHAR21[6].ENA
ENABLE => CHAR21[5].ENA
ENABLE => CHAR21[4].ENA
ENABLE => CHAR21[3].ENA
ENABLE => CHAR21[2].ENA
ENABLE => CHAR21[1].ENA
ENABLE => CHAR21[0].ENA
ENABLE => CHAR22[7].ENA
ENABLE => CHAR22[6].ENA
ENABLE => CHAR22[5].ENA
ENABLE => CHAR22[4].ENA
ENABLE => CHAR22[3].ENA
ENABLE => CHAR22[2].ENA
ENABLE => CHAR22[1].ENA
ENABLE => CHAR22[0].ENA
ENABLE => CHAR23[7].ENA
ENABLE => CHAR23[6].ENA
ENABLE => CHAR23[5].ENA
ENABLE => CHAR23[4].ENA
ENABLE => CHAR23[3].ENA
ENABLE => CHAR23[2].ENA
ENABLE => CHAR23[1].ENA
ENABLE => CHAR23[0].ENA
ENABLE => CHAR24[7].ENA
ENABLE => CHAR24[6].ENA
ENABLE => CHAR24[5].ENA
ENABLE => CHAR24[4].ENA
ENABLE => CHAR24[3].ENA
ENABLE => CHAR24[2].ENA
ENABLE => CHAR24[1].ENA
ENABLE => CHAR24[0].ENA
ENABLE => CHAR25[7].ENA
ENABLE => CHAR25[6].ENA
ENABLE => CHAR25[5].ENA
ENABLE => CHAR25[4].ENA
ENABLE => CHAR25[3].ENA
ENABLE => CHAR25[2].ENA
ENABLE => CHAR25[1].ENA
ENABLE => CHAR25[0].ENA
ENABLE => CHAR26[7].ENA
ENABLE => CHAR26[6].ENA
ENABLE => CHAR26[5].ENA
ENABLE => CHAR26[4].ENA
ENABLE => CHAR26[3].ENA
ENABLE => CHAR26[2].ENA
ENABLE => CHAR26[1].ENA
ENABLE => CHAR26[0].ENA
ENABLE => CHAR27[7].ENA
ENABLE => CHAR27[6].ENA
ENABLE => CHAR27[5].ENA
ENABLE => CHAR27[4].ENA
ENABLE => CHAR27[3].ENA
ENABLE => CHAR27[2].ENA
ENABLE => CHAR27[1].ENA
ENABLE => CHAR27[0].ENA
ENABLE => CHAR28[7].ENA
ENABLE => CHAR28[6].ENA
ENABLE => CHAR28[5].ENA
ENABLE => CHAR28[4].ENA
ENABLE => CHAR28[3].ENA
ENABLE => CHAR28[2].ENA
ENABLE => CHAR28[1].ENA
ENABLE => CHAR28[0].ENA
ENABLE => CHAR29[7].ENA
ENABLE => CHAR29[6].ENA
ENABLE => CHAR29[5].ENA
ENABLE => CHAR29[4].ENA
ENABLE => CHAR29[3].ENA
ENABLE => CHAR29[2].ENA
ENABLE => CHAR29[1].ENA
ENABLE => CHAR29[0].ENA
ENABLE => CHAR30[7].ENA
ENABLE => CHAR30[6].ENA
ENABLE => CHAR30[5].ENA
ENABLE => CHAR30[4].ENA
ENABLE => CHAR30[3].ENA
ENABLE => CHAR30[2].ENA
ENABLE => CHAR30[1].ENA
ENABLE => CHAR30[0].ENA
ENABLE => CHAR31[7].ENA
ENABLE => CHAR31[6].ENA
ENABLE => CHAR31[5].ENA
ENABLE => CHAR31[4].ENA
ENABLE => CHAR31[3].ENA
ENABLE => CHAR31[2].ENA
ENABLE => CHAR31[1].ENA
ENABLE => CHAR31[0].ENA
ENABLE => CHAR32[7].ENA
ENABLE => CHAR32[6].ENA
ENABLE => CHAR32[5].ENA
ENABLE => CHAR32[4].ENA
ENABLE => CHAR32[3].ENA
ENABLE => CHAR32[2].ENA
ENABLE => CHAR32[1].ENA


|processor|IO_MemoryInterface:inst1|LPM_DECODE_Lab9:inst11
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|processor|IO_MemoryInterface:inst1|LPM_DECODE_Lab9:inst11|lpm_decode:lpm_decode_component
data[0] => decode_c8f:auto_generated.data[0]
data[1] => decode_c8f:auto_generated.data[1]
data[2] => decode_c8f:auto_generated.data[2]
data[3] => decode_c8f:auto_generated.data[3]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_c8f:auto_generated.eq[0]
eq[1] <= decode_c8f:auto_generated.eq[1]
eq[2] <= decode_c8f:auto_generated.eq[2]
eq[3] <= decode_c8f:auto_generated.eq[3]
eq[4] <= decode_c8f:auto_generated.eq[4]
eq[5] <= decode_c8f:auto_generated.eq[5]
eq[6] <= decode_c8f:auto_generated.eq[6]
eq[7] <= decode_c8f:auto_generated.eq[7]
eq[8] <= decode_c8f:auto_generated.eq[8]
eq[9] <= decode_c8f:auto_generated.eq[9]
eq[10] <= decode_c8f:auto_generated.eq[10]
eq[11] <= decode_c8f:auto_generated.eq[11]
eq[12] <= decode_c8f:auto_generated.eq[12]
eq[13] <= decode_c8f:auto_generated.eq[13]
eq[14] <= decode_c8f:auto_generated.eq[14]
eq[15] <= decode_c8f:auto_generated.eq[15]


|processor|IO_MemoryInterface:inst1|LPM_DECODE_Lab9:inst11|lpm_decode:lpm_decode_component|decode_c8f:auto_generated
data[0] => w_anode102w[1].IN1
data[0] => w_anode112w[1].IN0
data[0] => w_anode122w[1].IN1
data[0] => w_anode132w[1].IN0
data[0] => w_anode142w[1].IN1
data[0] => w_anode152w[1].IN0
data[0] => w_anode162w[1].IN1
data[0] => w_anode21w[1].IN1
data[0] => w_anode31w[1].IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode4w[1].IN0
data[0] => w_anode51w[1].IN0
data[0] => w_anode61w[1].IN1
data[0] => w_anode71w[1].IN0
data[0] => w_anode81w[1].IN1
data[0] => w_anode91w[1].IN0
data[1] => w_anode102w[2].IN0
data[1] => w_anode112w[2].IN1
data[1] => w_anode122w[2].IN1
data[1] => w_anode132w[2].IN0
data[1] => w_anode142w[2].IN0
data[1] => w_anode152w[2].IN1
data[1] => w_anode162w[2].IN1
data[1] => w_anode21w[2].IN0
data[1] => w_anode31w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode4w[2].IN0
data[1] => w_anode51w[2].IN0
data[1] => w_anode61w[2].IN0
data[1] => w_anode71w[2].IN1
data[1] => w_anode81w[2].IN1
data[1] => w_anode91w[2].IN0
data[2] => w_anode102w[3].IN0
data[2] => w_anode112w[3].IN0
data[2] => w_anode122w[3].IN0
data[2] => w_anode132w[3].IN1
data[2] => w_anode142w[3].IN1
data[2] => w_anode152w[3].IN1
data[2] => w_anode162w[3].IN1
data[2] => w_anode21w[3].IN0
data[2] => w_anode31w[3].IN0
data[2] => w_anode41w[3].IN0
data[2] => w_anode4w[3].IN0
data[2] => w_anode51w[3].IN1
data[2] => w_anode61w[3].IN1
data[2] => w_anode71w[3].IN1
data[2] => w_anode81w[3].IN1
data[2] => w_anode91w[3].IN0
data[3] => enable_wire1.IN0
data[3] => w_anode102w[1].IN0
data[3] => w_anode112w[1].IN0
data[3] => w_anode122w[1].IN0
data[3] => w_anode132w[1].IN0
data[3] => w_anode142w[1].IN0
data[3] => w_anode152w[1].IN0
data[3] => w_anode162w[1].IN0
data[3] => w_anode91w[1].IN0
eq[0] <= w_anode4w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode21w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode31w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode51w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode61w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode71w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode81w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode91w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode102w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode112w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode122w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode132w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode142w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode152w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode162w[3].DB_MAX_OUTPUT_PORT_TYPE


|processor|IO_MemoryInterface:inst1|MUX2_1:inst
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]


|processor|IO_MemoryInterface:inst1|MUX2_1:inst|LPM_MUX:lpm_mux_component
data[0][0] => mux_m4e:auto_generated.data[0]
data[0][1] => mux_m4e:auto_generated.data[1]
data[0][2] => mux_m4e:auto_generated.data[2]
data[0][3] => mux_m4e:auto_generated.data[3]
data[0][4] => mux_m4e:auto_generated.data[4]
data[0][5] => mux_m4e:auto_generated.data[5]
data[0][6] => mux_m4e:auto_generated.data[6]
data[0][7] => mux_m4e:auto_generated.data[7]
data[0][8] => mux_m4e:auto_generated.data[8]
data[0][9] => mux_m4e:auto_generated.data[9]
data[0][10] => mux_m4e:auto_generated.data[10]
data[0][11] => mux_m4e:auto_generated.data[11]
data[0][12] => mux_m4e:auto_generated.data[12]
data[0][13] => mux_m4e:auto_generated.data[13]
data[0][14] => mux_m4e:auto_generated.data[14]
data[0][15] => mux_m4e:auto_generated.data[15]
data[1][0] => mux_m4e:auto_generated.data[16]
data[1][1] => mux_m4e:auto_generated.data[17]
data[1][2] => mux_m4e:auto_generated.data[18]
data[1][3] => mux_m4e:auto_generated.data[19]
data[1][4] => mux_m4e:auto_generated.data[20]
data[1][5] => mux_m4e:auto_generated.data[21]
data[1][6] => mux_m4e:auto_generated.data[22]
data[1][7] => mux_m4e:auto_generated.data[23]
data[1][8] => mux_m4e:auto_generated.data[24]
data[1][9] => mux_m4e:auto_generated.data[25]
data[1][10] => mux_m4e:auto_generated.data[26]
data[1][11] => mux_m4e:auto_generated.data[27]
data[1][12] => mux_m4e:auto_generated.data[28]
data[1][13] => mux_m4e:auto_generated.data[29]
data[1][14] => mux_m4e:auto_generated.data[30]
data[1][15] => mux_m4e:auto_generated.data[31]
sel[0] => mux_m4e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_m4e:auto_generated.result[0]
result[1] <= mux_m4e:auto_generated.result[1]
result[2] <= mux_m4e:auto_generated.result[2]
result[3] <= mux_m4e:auto_generated.result[3]
result[4] <= mux_m4e:auto_generated.result[4]
result[5] <= mux_m4e:auto_generated.result[5]
result[6] <= mux_m4e:auto_generated.result[6]
result[7] <= mux_m4e:auto_generated.result[7]
result[8] <= mux_m4e:auto_generated.result[8]
result[9] <= mux_m4e:auto_generated.result[9]
result[10] <= mux_m4e:auto_generated.result[10]
result[11] <= mux_m4e:auto_generated.result[11]
result[12] <= mux_m4e:auto_generated.result[12]
result[13] <= mux_m4e:auto_generated.result[13]
result[14] <= mux_m4e:auto_generated.result[14]
result[15] <= mux_m4e:auto_generated.result[15]


|processor|IO_MemoryInterface:inst1|MUX2_1:inst|LPM_MUX:lpm_mux_component|mux_m4e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|processor|IO_MemoryInterface:inst1|Reg_16:PUSH_BUTTON
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|IO_MemoryInterface:inst1|Reg_16:PUSH_BUTTON|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|IO_MemoryInterface:inst1|Reg_16:SWITCHES
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|IO_MemoryInterface:inst1|Reg_16:SWITCHES|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|IO_MemoryInterface:inst1|Reg_16:HEX_DISPLAY
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|IO_MemoryInterface:inst1|Reg_16:HEX_DISPLAY|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|IO_MemoryInterface:inst1|Reg_16:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|IO_MemoryInterface:inst1|Reg_16:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|IO_MemoryInterface:inst1|Reg_16:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|IO_MemoryInterface:inst1|Reg_16:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|IO_MemoryInterface:inst1|Reg_16:inst16
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|IO_MemoryInterface:inst1|Reg_16:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|IO_MemoryInterface:inst1|Reg_16:inst18
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|IO_MemoryInterface:inst1|Reg_16:inst18|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|IO_MemoryInterface:inst1|Reg_16:inst17
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|IO_MemoryInterface:inst1|Reg_16:inst17|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|IO_MemoryInterface:inst1|Reg_16:inst20
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|IO_MemoryInterface:inst1|Reg_16:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|IO_MemoryInterface:inst1|Reg_16:inst21
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|IO_MemoryInterface:inst1|Reg_16:inst21|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|IO_MemoryInterface:inst1|Reg_16:inst19
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|IO_MemoryInterface:inst1|Reg_16:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|IO_MemoryInterface:inst1|Reg_16:inst4
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|IO_MemoryInterface:inst1|Reg_16:inst4|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|IO_MemoryInterface:inst1|Reg_16:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|IO_MemoryInterface:inst1|Reg_16:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|IO_MemoryInterface:inst1|Reg_16:LED
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|IO_MemoryInterface:inst1|Reg_16:LED|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|Reg_1:inst34
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
enable => lpm_ff:lpm_ff_component.enable
q <= lpm_ff:lpm_ff_component.q[0]


|processor|Reg_1:inst34|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => dffs[0].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|Reg_1:inst25
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
enable => lpm_ff:lpm_ff_component.enable
q <= lpm_ff:lpm_ff_component.q[0]


|processor|Reg_1:inst25|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => dffs[0].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|control_unit_230:CONTROL
op_code[0] => Equal1.IN1
op_code[0] => Equal2.IN1
op_code[0] => Equal5.IN1
op_code[0] => Equal10.IN0
op_code[1] => Equal1.IN0
op_code[1] => Equal2.IN0
op_code[1] => Equal5.IN0
op_code[1] => Equal10.IN1
op_code[2] => Equal0.IN1
op_code[2] => Equal9.IN1
op_code[2] => Equal11.IN0
op_code[2] => Equal12.IN1
op_code[3] => Equal0.IN0
op_code[3] => Equal9.IN0
op_code[3] => Equal11.IN1
op_code[3] => Equal12.IN0
cond[0] => Mux0.IN15
cond[1] => Mux0.IN14
cond[2] => Mux0.IN13
cond[3] => Mux0.IN12
opx[0] => Equal3.IN2
opx[0] => Equal4.IN2
opx[0] => Equal6.IN1
opx[0] => Equal7.IN2
opx[0] => Equal8.IN1
opx[1] => Equal3.IN1
opx[1] => Equal4.IN1
opx[1] => Equal6.IN2
opx[1] => Equal7.IN0
opx[1] => Equal8.IN0
opx[2] => Equal3.IN0
opx[2] => Equal4.IN0
opx[2] => Equal6.IN0
opx[2] => Equal7.IN1
opx[2] => Equal8.IN2
s => flag_enable.DATAB
s => flag_enable.DATAB
n => execute.IN0
n => execute.IN0
n => Mux0.IN16
n => execute.IN0
n => Mux0.IN6
z => execute.IN0
z => execute.IN1
z => Mux0.IN17
z => execute.IN0
z => execute.IN1
z => execute.IN0
z => Mux0.IN9
v => execute.IN1
v => execute.IN1
v => Mux0.IN18
v => execute.IN1
v => execute.IN1
v => Mux0.IN8
c => execute.IN1
c => Mux0.IN19
c => execute.IN1
c => Mux0.IN3
mfc => ~NO_FANOUT~
clock => ~NO_FANOUT~
reset => b_inv.DATAA
reset => b_inv.DATAB
reset => b_inv.DATAA
reset => y_select[1].IN1
reset => c_select[1].IN1
reset => c_select[1].DATAA
reset => alu_op[2].IN1
reset => alu_op[2].IN1
reset => alu_op[2].DATAA
reset => alu_op[2].DATAA
alu_op[0] <= alu_op[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_op[1] <= alu_op[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_op[2] <= alu_op[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
c_select[0] <= c_select[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
c_select[1] <= c_select[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
y_select[0] <= y_select[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
y_select[1] <= y_select[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
rf_write <= rf_write$latch.DB_MAX_OUTPUT_PORT_TYPE
b_select <= b_select$latch.DB_MAX_OUTPUT_PORT_TYPE
b_inv <= b_inv$latch.DB_MAX_OUTPUT_PORT_TYPE
flag_enable <= flag_enable$latch.DB_MAX_OUTPUT_PORT_TYPE
extend <= extend$latch.DB_MAX_OUTPUT_PORT_TYPE
ir_enable <= <VCC>
ma_select <= <GND>
mem_write <= mem_write$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_read <= mem_read$latch.DB_MAX_OUTPUT_PORT_TYPE
pc_select <= pc_select$latch.DB_MAX_OUTPUT_PORT_TYPE
pc_enable <= <VCC>
inc_select <= inc_select$latch.DB_MAX_OUTPUT_PORT_TYPE
exe <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
branch <= branch$latch.DB_MAX_OUTPUT_PORT_TYPE
jump <= jump$latch.DB_MAX_OUTPUT_PORT_TYPE
jtype <= jtype$latch.DB_MAX_OUTPUT_PORT_TYPE


|processor|Reg_24:IR
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|Reg_24:IR|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|HazardDetectionUnit:inst29
EX_regT[0] => Equal0.IN3
EX_regT[0] => Equal1.IN3
EX_regT[1] => Equal0.IN2
EX_regT[1] => Equal1.IN2
EX_regT[2] => Equal0.IN1
EX_regT[2] => Equal1.IN1
EX_regT[3] => Equal0.IN0
EX_regT[3] => Equal1.IN0
ID_regS[0] => Equal0.IN7
ID_regS[1] => Equal0.IN6
ID_regS[2] => Equal0.IN5
ID_regS[3] => Equal0.IN4
ID_regT[0] => Equal1.IN7
ID_regT[1] => Equal1.IN6
ID_regT[2] => Equal1.IN5
ID_regT[3] => Equal1.IN4
EX_memRead => process_0.IN1
MEM_branch => process_0.IN0
MEM_jump => process_0.IN1
MEMmem_read => process_0.IN1
clock => ~NO_FANOUT~
PC_write <= process_0.DB_MAX_OUTPUT_PORT_TYPE
IF_ID_write <= IF_ID_write.DB_MAX_OUTPUT_PORT_TYPE
deassert <= process_0.DB_MAX_OUTPUT_PORT_TYPE
flush <= flush.DB_MAX_OUTPUT_PORT_TYPE


|processor|Reg_1:inst47
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
enable => lpm_ff:lpm_ff_component.enable
q <= lpm_ff:lpm_ff_component.q[0]


|processor|Reg_1:inst47|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => dffs[0].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54
address[0] => addressDet.DATAB
address[0] => Equal1.IN11
address[0] => Equal2.IN13
address[0] => decoder2to4:decodeword.Sel[0]
address[0] => setTagMux:curTag.address[0]
address[0] => setDataMux:curData.address[0]
address[1] => addressDet.DATAB
address[1] => Equal1.IN10
address[1] => Equal2.IN12
address[1] => decoder2to4:decodeword.Sel[1]
address[1] => setTagMux:curTag.address[1]
address[1] => setDataMux:curData.address[1]
address[2] => addressDet.DATAB
address[2] => Equal1.IN9
address[2] => Equal2.IN11
address[2] => instrDataSets:set0.bl
address[2] => instrDataSets:set1.bl
address[2] => instrDataSets:set2.bl
address[2] => instrDataSets:set3.bl
address[2] => instrTagSets:tset0.bl
address[2] => instrTagSets:tset1.bl
address[2] => instrTagSets:tset2.bl
address[2] => instrTagSets:tset3.bl
address[2] => setTagMux:curTag.address[2]
address[2] => setDataMux:curData.address[2]
address[3] => addressDet.DATAB
address[3] => Equal1.IN8
address[3] => Equal2.IN10
address[3] => decoder2to4:decodeSet.Sel[0]
address[3] => setTagMux:curTag.address[3]
address[3] => setDataMux:curData.address[3]
address[4] => addressDet.DATAB
address[4] => Equal1.IN7
address[4] => Equal2.IN9
address[4] => decoder2to4:decodeSet.Sel[1]
address[4] => setTagMux:curTag.address[4]
address[4] => setDataMux:curData.address[4]
address[5] => Equal0.IN4
address[5] => addressDet.DATAB
address[5] => Equal1.IN6
address[5] => Equal2.IN8
address[6] => Equal0.IN3
address[6] => addressDet.DATAB
address[6] => Equal2.IN7
address[7] => Equal0.IN2
address[7] => addressDet.DATAB
address[8] => Equal0.IN1
address[8] => addressDet.DATAB
address[9] => Equal0.IN0
address[9] => addressDet.DATAB
clock => instrDataSets:set0.clock
clock => notCounted.CLK
clock => HITS[0].CLK
clock => HITS[1].CLK
clock => HITS[2].CLK
clock => HITS[3].CLK
clock => HITS[4].CLK
clock => HITS[5].CLK
clock => HITS[6].CLK
clock => HITS[7].CLK
clock => HITS[8].CLK
clock => HITS[9].CLK
clock => HITS[10].CLK
clock => HITS[11].CLK
clock => HITS[12].CLK
clock => HITS[13].CLK
clock => HITS[14].CLK
clock => HITS[15].CLK
clock => MISS[0].CLK
clock => MISS[1].CLK
clock => MISS[2].CLK
clock => MISS[3].CLK
clock => MISS[4].CLK
clock => MISS[5].CLK
clock => MISS[6].CLK
clock => MISS[7].CLK
clock => MISS[8].CLK
clock => MISS[9].CLK
clock => MISS[10].CLK
clock => MISS[11].CLK
clock => MISS[12].CLK
clock => MISS[13].CLK
clock => MISS[14].CLK
clock => MISS[15].CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => counter[8].CLK
clock => counter[9].CLK
clock => counter[10].CLK
clock => counter[11].CLK
clock => counter[12].CLK
clock => counter[13].CLK
clock => counter[14].CLK
clock => counter[15].CLK
clock => addressDet[0].CLK
clock => addressDet[1].CLK
clock => addressDet[2].CLK
clock => addressDet[3].CLK
clock => addressDet[4].CLK
clock => addressDet[5].CLK
clock => addressDet[6].CLK
clock => addressDet[7].CLK
clock => addressDet[8].CLK
clock => addressDet[9].CLK
clock => blockWordNum[0].CLK
clock => blockWordNum[1].CLK
clock => blockWordNum[2].CLK
clock => blockWordNum[3].CLK
clock => blockWordNum[4].CLK
clock => blockWordNum[5].CLK
clock => blockWordNum[6].CLK
clock => blockWordNum[7].CLK
clock => blockWordNum[8].CLK
clock => blockWordNum[9].CLK
clock => blockWordNum[10].CLK
clock => blockWordNum[11].CLK
clock => blockWordNum[12].CLK
clock => blockWordNum[13].CLK
clock => blockWordNum[14].CLK
clock => blockWordNum[15].CLK
clock => blockWordNum[16].CLK
clock => blockWordNum[17].CLK
clock => blockWordNum[18].CLK
clock => blockWordNum[19].CLK
clock => blockWordNum[20].CLK
clock => blockWordNum[21].CLK
clock => blockWordNum[22].CLK
clock => blockWordNum[23].CLK
clock => blockWordNum[24].CLK
clock => blockWordNum[25].CLK
clock => blockWordNum[26].CLK
clock => blockWordNum[27].CLK
clock => blockWordNum[28].CLK
clock => blockWordNum[29].CLK
clock => blockWordNum[30].CLK
clock => blockWordNum[31].CLK
clock => mfc~reg0.CLK
clock => hit.CLK
clock => instrDataSets:set1.clock
clock => instrDataSets:set2.clock
clock => instrDataSets:set3.clock
clock => instrTagSets:tset0.clock
clock => instrTagSets:tset1.clock
clock => instrTagSets:tset2.clock
clock => instrTagSets:tset3.clock
clock => instrMem:loadData.clock
clock => loadingBlock.CLK
reset => instrDataSets:set0.reset
reset => HITS[0].ACLR
reset => HITS[1].ACLR
reset => HITS[2].ACLR
reset => HITS[3].ACLR
reset => HITS[4].ACLR
reset => HITS[5].ACLR
reset => HITS[6].ACLR
reset => HITS[7].ACLR
reset => HITS[8].ACLR
reset => HITS[9].ACLR
reset => HITS[10].ACLR
reset => HITS[11].ACLR
reset => HITS[12].ACLR
reset => HITS[13].ACLR
reset => HITS[14].ACLR
reset => HITS[15].ACLR
reset => MISS[0].ACLR
reset => MISS[1].ACLR
reset => MISS[2].ACLR
reset => MISS[3].ACLR
reset => MISS[4].ACLR
reset => MISS[5].ACLR
reset => MISS[6].ACLR
reset => MISS[7].ACLR
reset => MISS[8].ACLR
reset => MISS[9].ACLR
reset => MISS[10].ACLR
reset => MISS[11].ACLR
reset => MISS[12].ACLR
reset => MISS[13].ACLR
reset => MISS[14].ACLR
reset => MISS[15].ACLR
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
reset => counter[7].ACLR
reset => counter[8].ACLR
reset => counter[9].ACLR
reset => counter[10].ACLR
reset => counter[11].ACLR
reset => counter[12].ACLR
reset => counter[13].ACLR
reset => counter[14].ACLR
reset => counter[15].ACLR
reset => blockWordNum[0].ACLR
reset => blockWordNum[1].ACLR
reset => blockWordNum[2].ACLR
reset => blockWordNum[3].ACLR
reset => blockWordNum[4].ACLR
reset => blockWordNum[5].ACLR
reset => blockWordNum[6].ACLR
reset => blockWordNum[7].ACLR
reset => blockWordNum[8].ACLR
reset => blockWordNum[9].ACLR
reset => blockWordNum[10].ACLR
reset => blockWordNum[11].ACLR
reset => blockWordNum[12].ACLR
reset => blockWordNum[13].ACLR
reset => blockWordNum[14].ACLR
reset => blockWordNum[15].ACLR
reset => blockWordNum[16].ACLR
reset => blockWordNum[17].ACLR
reset => blockWordNum[18].ACLR
reset => blockWordNum[19].ACLR
reset => blockWordNum[20].ACLR
reset => blockWordNum[21].ACLR
reset => blockWordNum[22].ACLR
reset => blockWordNum[23].ACLR
reset => blockWordNum[24].ACLR
reset => blockWordNum[25].ACLR
reset => blockWordNum[26].ACLR
reset => blockWordNum[27].ACLR
reset => blockWordNum[28].ACLR
reset => blockWordNum[29].ACLR
reset => blockWordNum[30].ACLR
reset => blockWordNum[31].ACLR
reset => mfc~reg0.ACLR
reset => hit.ACLR
reset => instrDataSets:set1.reset
reset => instrDataSets:set2.reset
reset => instrDataSets:set3.reset
reset => instrTagSets:tset0.reset
reset => instrTagSets:tset1.reset
reset => instrTagSets:tset2.reset
reset => instrTagSets:tset3.reset
reset => loadingBlock.ENA
reset => addressDet[9].ENA
reset => addressDet[8].ENA
reset => addressDet[7].ENA
reset => addressDet[6].ENA
reset => addressDet[5].ENA
reset => addressDet[4].ENA
reset => addressDet[3].ENA
reset => addressDet[2].ENA
reset => addressDet[1].ENA
reset => notCounted.ENA
reset => addressDet[0].ENA
memMFC => process_2.IN1
stall => process_2.IN1
stall => process_2.IN1
cacheHit <= hit.DB_MAX_OUTPUT_PORT_TYPE
loadBlock <= loadingBlock.DB_MAX_OUTPUT_PORT_TYPE
mfc <= mfc~reg0.DB_MAX_OUTPUT_PORT_TYPE
cacheHitRatio[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
cacheHitRatio[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
cacheHitRatio[2] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
cacheHitRatio[3] <= counter[3].DB_MAX_OUTPUT_PORT_TYPE
cacheHitRatio[4] <= counter[4].DB_MAX_OUTPUT_PORT_TYPE
cacheHitRatio[5] <= counter[5].DB_MAX_OUTPUT_PORT_TYPE
cacheHitRatio[6] <= counter[6].DB_MAX_OUTPUT_PORT_TYPE
cacheHitRatio[7] <= counter[7].DB_MAX_OUTPUT_PORT_TYPE
cacheHitRatio[8] <= counter[8].DB_MAX_OUTPUT_PORT_TYPE
cacheHitRatio[9] <= counter[9].DB_MAX_OUTPUT_PORT_TYPE
cacheHitRatio[10] <= counter[10].DB_MAX_OUTPUT_PORT_TYPE
cacheHitRatio[11] <= counter[11].DB_MAX_OUTPUT_PORT_TYPE
cacheHitRatio[12] <= counter[12].DB_MAX_OUTPUT_PORT_TYPE
cacheHitRatio[13] <= counter[13].DB_MAX_OUTPUT_PORT_TYPE
cacheHitRatio[14] <= counter[14].DB_MAX_OUTPUT_PORT_TYPE
cacheHitRatio[15] <= counter[15].DB_MAX_OUTPUT_PORT_TYPE
blockWordAddress[0] <= addressDet[0].DB_MAX_OUTPUT_PORT_TYPE
blockWordAddress[1] <= addressDet[1].DB_MAX_OUTPUT_PORT_TYPE
blockWordAddress[2] <= addressDet[2].DB_MAX_OUTPUT_PORT_TYPE
blockWordAddress[3] <= addressDet[3].DB_MAX_OUTPUT_PORT_TYPE
blockWordAddress[4] <= addressDet[4].DB_MAX_OUTPUT_PORT_TYPE
blockWordAddress[5] <= addressDet[5].DB_MAX_OUTPUT_PORT_TYPE
blockWordAddress[6] <= addressDet[6].DB_MAX_OUTPUT_PORT_TYPE
blockWordAddress[7] <= addressDet[7].DB_MAX_OUTPUT_PORT_TYPE
blockWordAddress[8] <= addressDet[8].DB_MAX_OUTPUT_PORT_TYPE
blockWordAddress[9] <= addressDet[9].DB_MAX_OUTPUT_PORT_TYPE
currDataData[0] <= instrMem:loadData.q[0]
currDataData[1] <= instrMem:loadData.q[1]
currDataData[2] <= instrMem:loadData.q[2]
currDataData[3] <= instrMem:loadData.q[3]
currDataData[4] <= instrMem:loadData.q[4]
currDataData[5] <= instrMem:loadData.q[5]
currDataData[6] <= instrMem:loadData.q[6]
currDataData[7] <= instrMem:loadData.q[7]
currDataData[8] <= instrMem:loadData.q[8]
currDataData[9] <= instrMem:loadData.q[9]
currDataData[10] <= instrMem:loadData.q[10]
currDataData[11] <= instrMem:loadData.q[11]
currDataData[12] <= instrMem:loadData.q[12]
currDataData[13] <= instrMem:loadData.q[13]
currDataData[14] <= instrMem:loadData.q[14]
currDataData[15] <= instrMem:loadData.q[15]
currDataData[16] <= instrMem:loadData.q[16]
currDataData[17] <= instrMem:loadData.q[17]
currDataData[18] <= instrMem:loadData.q[18]
currDataData[19] <= instrMem:loadData.q[19]
currDataData[20] <= instrMem:loadData.q[20]
currDataData[21] <= instrMem:loadData.q[21]
currDataData[22] <= instrMem:loadData.q[22]
currDataData[23] <= instrMem:loadData.q[23]
currTagData[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
currTagData[1] <= currTagData[1].DB_MAX_OUTPUT_PORT_TYPE
currTagData[2] <= currTagData[2].DB_MAX_OUTPUT_PORT_TYPE
currTagData[3] <= currTagData[3].DB_MAX_OUTPUT_PORT_TYPE
currTagData[4] <= currTagData[4].DB_MAX_OUTPUT_PORT_TYPE
currTagData[5] <= currTagData[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[0] <= setDataMux:curData.result[0]
dataOut[1] <= setDataMux:curData.result[1]
dataOut[2] <= setDataMux:curData.result[2]
dataOut[3] <= setDataMux:curData.result[3]
dataOut[4] <= setDataMux:curData.result[4]
dataOut[5] <= setDataMux:curData.result[5]
dataOut[6] <= setDataMux:curData.result[6]
dataOut[7] <= setDataMux:curData.result[7]
dataOut[8] <= setDataMux:curData.result[8]
dataOut[9] <= setDataMux:curData.result[9]
dataOut[10] <= setDataMux:curData.result[10]
dataOut[11] <= setDataMux:curData.result[11]
dataOut[12] <= setDataMux:curData.result[12]
dataOut[13] <= setDataMux:curData.result[13]
dataOut[14] <= setDataMux:curData.result[14]
dataOut[15] <= setDataMux:curData.result[15]
dataOut[16] <= setDataMux:curData.result[16]
dataOut[17] <= setDataMux:curData.result[17]
dataOut[18] <= setDataMux:curData.result[18]
dataOut[19] <= setDataMux:curData.result[19]
dataOut[20] <= setDataMux:curData.result[20]
dataOut[21] <= setDataMux:curData.result[21]
dataOut[22] <= setDataMux:curData.result[22]
dataOut[23] <= setDataMux:curData.result[23]
setEnab[0] <= setEnable4.DB_MAX_OUTPUT_PORT_TYPE
setEnab[1] <= setEnable3.DB_MAX_OUTPUT_PORT_TYPE
setEnab[2] <= setEnable2.DB_MAX_OUTPUT_PORT_TYPE
setEnab[3] <= setEnable1.DB_MAX_OUTPUT_PORT_TYPE
curreData[0] <= setDataMux:curData.result[0]
curreData[1] <= setDataMux:curData.result[1]
curreData[2] <= setDataMux:curData.result[2]
curreData[3] <= setDataMux:curData.result[3]
curreData[4] <= setDataMux:curData.result[4]
curreData[5] <= setDataMux:curData.result[5]
curreData[6] <= setDataMux:curData.result[6]
curreData[7] <= setDataMux:curData.result[7]
curreData[8] <= setDataMux:curData.result[8]
curreData[9] <= setDataMux:curData.result[9]
curreData[10] <= setDataMux:curData.result[10]
curreData[11] <= setDataMux:curData.result[11]
curreData[12] <= setDataMux:curData.result[12]
curreData[13] <= setDataMux:curData.result[13]
curreData[14] <= setDataMux:curData.result[14]
curreData[15] <= setDataMux:curData.result[15]
curreData[16] <= setDataMux:curData.result[16]
curreData[17] <= setDataMux:curData.result[17]
curreData[18] <= setDataMux:curData.result[18]
curreData[19] <= setDataMux:curData.result[19]
curreData[20] <= setDataMux:curData.result[20]
curreData[21] <= setDataMux:curData.result[21]
curreData[22] <= setDataMux:curData.result[22]
curreData[23] <= setDataMux:curData.result[23]
curreTag[0] <= setTagMux:curTag.result[0]
curreTag[1] <= setTagMux:curTag.result[1]
curreTag[2] <= setTagMux:curTag.result[2]
curreTag[3] <= setTagMux:curTag.result[3]
curreTag[4] <= setTagMux:curTag.result[4]
curreTag[5] <= setTagMux:curTag.result[5]
r0[0] <= instrDataSets:set0.Reg0[0]
r0[1] <= instrDataSets:set0.Reg0[1]
r0[2] <= instrDataSets:set0.Reg0[2]
r0[3] <= instrDataSets:set0.Reg0[3]
r0[4] <= instrDataSets:set0.Reg0[4]
r0[5] <= instrDataSets:set0.Reg0[5]
r0[6] <= instrDataSets:set0.Reg0[6]
r0[7] <= instrDataSets:set0.Reg0[7]
r0[8] <= instrDataSets:set0.Reg0[8]
r0[9] <= instrDataSets:set0.Reg0[9]
r0[10] <= instrDataSets:set0.Reg0[10]
r0[11] <= instrDataSets:set0.Reg0[11]
r0[12] <= instrDataSets:set0.Reg0[12]
r0[13] <= instrDataSets:set0.Reg0[13]
r0[14] <= instrDataSets:set0.Reg0[14]
r0[15] <= instrDataSets:set0.Reg0[15]
r0[16] <= instrDataSets:set0.Reg0[16]
r0[17] <= instrDataSets:set0.Reg0[17]
r0[18] <= instrDataSets:set0.Reg0[18]
r0[19] <= instrDataSets:set0.Reg0[19]
r0[20] <= instrDataSets:set0.Reg0[20]
r0[21] <= instrDataSets:set0.Reg0[21]
r0[22] <= instrDataSets:set0.Reg0[22]
r0[23] <= instrDataSets:set0.Reg0[23]
r1[0] <= instrDataSets:set0.Reg1[0]
r1[1] <= instrDataSets:set0.Reg1[1]
r1[2] <= instrDataSets:set0.Reg1[2]
r1[3] <= instrDataSets:set0.Reg1[3]
r1[4] <= instrDataSets:set0.Reg1[4]
r1[5] <= instrDataSets:set0.Reg1[5]
r1[6] <= instrDataSets:set0.Reg1[6]
r1[7] <= instrDataSets:set0.Reg1[7]
r1[8] <= instrDataSets:set0.Reg1[8]
r1[9] <= instrDataSets:set0.Reg1[9]
r1[10] <= instrDataSets:set0.Reg1[10]
r1[11] <= instrDataSets:set0.Reg1[11]
r1[12] <= instrDataSets:set0.Reg1[12]
r1[13] <= instrDataSets:set0.Reg1[13]
r1[14] <= instrDataSets:set0.Reg1[14]
r1[15] <= instrDataSets:set0.Reg1[15]
r1[16] <= instrDataSets:set0.Reg1[16]
r1[17] <= instrDataSets:set0.Reg1[17]
r1[18] <= instrDataSets:set0.Reg1[18]
r1[19] <= instrDataSets:set0.Reg1[19]
r1[20] <= instrDataSets:set0.Reg1[20]
r1[21] <= instrDataSets:set0.Reg1[21]
r1[22] <= instrDataSets:set0.Reg1[22]
r1[23] <= instrDataSets:set0.Reg1[23]
r2[0] <= instrDataSets:set0.Reg2[0]
r2[1] <= instrDataSets:set0.Reg2[1]
r2[2] <= instrDataSets:set0.Reg2[2]
r2[3] <= instrDataSets:set0.Reg2[3]
r2[4] <= instrDataSets:set0.Reg2[4]
r2[5] <= instrDataSets:set0.Reg2[5]
r2[6] <= instrDataSets:set0.Reg2[6]
r2[7] <= instrDataSets:set0.Reg2[7]
r2[8] <= instrDataSets:set0.Reg2[8]
r2[9] <= instrDataSets:set0.Reg2[9]
r2[10] <= instrDataSets:set0.Reg2[10]
r2[11] <= instrDataSets:set0.Reg2[11]
r2[12] <= instrDataSets:set0.Reg2[12]
r2[13] <= instrDataSets:set0.Reg2[13]
r2[14] <= instrDataSets:set0.Reg2[14]
r2[15] <= instrDataSets:set0.Reg2[15]
r2[16] <= instrDataSets:set0.Reg2[16]
r2[17] <= instrDataSets:set0.Reg2[17]
r2[18] <= instrDataSets:set0.Reg2[18]
r2[19] <= instrDataSets:set0.Reg2[19]
r2[20] <= instrDataSets:set0.Reg2[20]
r2[21] <= instrDataSets:set0.Reg2[21]
r2[22] <= instrDataSets:set0.Reg2[22]
r2[23] <= instrDataSets:set0.Reg2[23]
r3[0] <= instrDataSets:set0.Reg3[0]
r3[1] <= instrDataSets:set0.Reg3[1]
r3[2] <= instrDataSets:set0.Reg3[2]
r3[3] <= instrDataSets:set0.Reg3[3]
r3[4] <= instrDataSets:set0.Reg3[4]
r3[5] <= instrDataSets:set0.Reg3[5]
r3[6] <= instrDataSets:set0.Reg3[6]
r3[7] <= instrDataSets:set0.Reg3[7]
r3[8] <= instrDataSets:set0.Reg3[8]
r3[9] <= instrDataSets:set0.Reg3[9]
r3[10] <= instrDataSets:set0.Reg3[10]
r3[11] <= instrDataSets:set0.Reg3[11]
r3[12] <= instrDataSets:set0.Reg3[12]
r3[13] <= instrDataSets:set0.Reg3[13]
r3[14] <= instrDataSets:set0.Reg3[14]
r3[15] <= instrDataSets:set0.Reg3[15]
r3[16] <= instrDataSets:set0.Reg3[16]
r3[17] <= instrDataSets:set0.Reg3[17]
r3[18] <= instrDataSets:set0.Reg3[18]
r3[19] <= instrDataSets:set0.Reg3[19]
r3[20] <= instrDataSets:set0.Reg3[20]
r3[21] <= instrDataSets:set0.Reg3[21]
r3[22] <= instrDataSets:set0.Reg3[22]
r3[23] <= instrDataSets:set0.Reg3[23]
r4[0] <= instrDataSets:set0.Reg4[0]
r4[1] <= instrDataSets:set0.Reg4[1]
r4[2] <= instrDataSets:set0.Reg4[2]
r4[3] <= instrDataSets:set0.Reg4[3]
r4[4] <= instrDataSets:set0.Reg4[4]
r4[5] <= instrDataSets:set0.Reg4[5]
r4[6] <= instrDataSets:set0.Reg4[6]
r4[7] <= instrDataSets:set0.Reg4[7]
r4[8] <= instrDataSets:set0.Reg4[8]
r4[9] <= instrDataSets:set0.Reg4[9]
r4[10] <= instrDataSets:set0.Reg4[10]
r4[11] <= instrDataSets:set0.Reg4[11]
r4[12] <= instrDataSets:set0.Reg4[12]
r4[13] <= instrDataSets:set0.Reg4[13]
r4[14] <= instrDataSets:set0.Reg4[14]
r4[15] <= instrDataSets:set0.Reg4[15]
r4[16] <= instrDataSets:set0.Reg4[16]
r4[17] <= instrDataSets:set0.Reg4[17]
r4[18] <= instrDataSets:set0.Reg4[18]
r4[19] <= instrDataSets:set0.Reg4[19]
r4[20] <= instrDataSets:set0.Reg4[20]
r4[21] <= instrDataSets:set0.Reg4[21]
r4[22] <= instrDataSets:set0.Reg4[22]
r4[23] <= instrDataSets:set0.Reg4[23]
r5[0] <= instrDataSets:set0.Reg5[0]
r5[1] <= instrDataSets:set0.Reg5[1]
r5[2] <= instrDataSets:set0.Reg5[2]
r5[3] <= instrDataSets:set0.Reg5[3]
r5[4] <= instrDataSets:set0.Reg5[4]
r5[5] <= instrDataSets:set0.Reg5[5]
r5[6] <= instrDataSets:set0.Reg5[6]
r5[7] <= instrDataSets:set0.Reg5[7]
r5[8] <= instrDataSets:set0.Reg5[8]
r5[9] <= instrDataSets:set0.Reg5[9]
r5[10] <= instrDataSets:set0.Reg5[10]
r5[11] <= instrDataSets:set0.Reg5[11]
r5[12] <= instrDataSets:set0.Reg5[12]
r5[13] <= instrDataSets:set0.Reg5[13]
r5[14] <= instrDataSets:set0.Reg5[14]
r5[15] <= instrDataSets:set0.Reg5[15]
r5[16] <= instrDataSets:set0.Reg5[16]
r5[17] <= instrDataSets:set0.Reg5[17]
r5[18] <= instrDataSets:set0.Reg5[18]
r5[19] <= instrDataSets:set0.Reg5[19]
r5[20] <= instrDataSets:set0.Reg5[20]
r5[21] <= instrDataSets:set0.Reg5[21]
r5[22] <= instrDataSets:set0.Reg5[22]
r5[23] <= instrDataSets:set0.Reg5[23]
r6[0] <= instrDataSets:set0.Reg6[0]
r6[1] <= instrDataSets:set0.Reg6[1]
r6[2] <= instrDataSets:set0.Reg6[2]
r6[3] <= instrDataSets:set0.Reg6[3]
r6[4] <= instrDataSets:set0.Reg6[4]
r6[5] <= instrDataSets:set0.Reg6[5]
r6[6] <= instrDataSets:set0.Reg6[6]
r6[7] <= instrDataSets:set0.Reg6[7]
r6[8] <= instrDataSets:set0.Reg6[8]
r6[9] <= instrDataSets:set0.Reg6[9]
r6[10] <= instrDataSets:set0.Reg6[10]
r6[11] <= instrDataSets:set0.Reg6[11]
r6[12] <= instrDataSets:set0.Reg6[12]
r6[13] <= instrDataSets:set0.Reg6[13]
r6[14] <= instrDataSets:set0.Reg6[14]
r6[15] <= instrDataSets:set0.Reg6[15]
r6[16] <= instrDataSets:set0.Reg6[16]
r6[17] <= instrDataSets:set0.Reg6[17]
r6[18] <= instrDataSets:set0.Reg6[18]
r6[19] <= instrDataSets:set0.Reg6[19]
r6[20] <= instrDataSets:set0.Reg6[20]
r6[21] <= instrDataSets:set0.Reg6[21]
r6[22] <= instrDataSets:set0.Reg6[22]
r6[23] <= instrDataSets:set0.Reg6[23]


|processor|instructionCache:inst54|instrDataSets:set0
address[0] => instrDataBlockRegs:block1.address[0]
address[0] => instrDataBlockRegs:block2.address[0]
address[1] => instrDataBlockRegs:block1.address[1]
address[1] => instrDataBlockRegs:block2.address[1]
Data[0] => instrDataBlockRegs:block1.Data[0]
Data[0] => instrDataBlockRegs:block2.Data[0]
Data[1] => instrDataBlockRegs:block1.Data[1]
Data[1] => instrDataBlockRegs:block2.Data[1]
Data[2] => instrDataBlockRegs:block1.Data[2]
Data[2] => instrDataBlockRegs:block2.Data[2]
Data[3] => instrDataBlockRegs:block1.Data[3]
Data[3] => instrDataBlockRegs:block2.Data[3]
Data[4] => instrDataBlockRegs:block1.Data[4]
Data[4] => instrDataBlockRegs:block2.Data[4]
Data[5] => instrDataBlockRegs:block1.Data[5]
Data[5] => instrDataBlockRegs:block2.Data[5]
Data[6] => instrDataBlockRegs:block1.Data[6]
Data[6] => instrDataBlockRegs:block2.Data[6]
Data[7] => instrDataBlockRegs:block1.Data[7]
Data[7] => instrDataBlockRegs:block2.Data[7]
Data[8] => instrDataBlockRegs:block1.Data[8]
Data[8] => instrDataBlockRegs:block2.Data[8]
Data[9] => instrDataBlockRegs:block1.Data[9]
Data[9] => instrDataBlockRegs:block2.Data[9]
Data[10] => instrDataBlockRegs:block1.Data[10]
Data[10] => instrDataBlockRegs:block2.Data[10]
Data[11] => instrDataBlockRegs:block1.Data[11]
Data[11] => instrDataBlockRegs:block2.Data[11]
Data[12] => instrDataBlockRegs:block1.Data[12]
Data[12] => instrDataBlockRegs:block2.Data[12]
Data[13] => instrDataBlockRegs:block1.Data[13]
Data[13] => instrDataBlockRegs:block2.Data[13]
Data[14] => instrDataBlockRegs:block1.Data[14]
Data[14] => instrDataBlockRegs:block2.Data[14]
Data[15] => instrDataBlockRegs:block1.Data[15]
Data[15] => instrDataBlockRegs:block2.Data[15]
Data[16] => instrDataBlockRegs:block1.Data[16]
Data[16] => instrDataBlockRegs:block2.Data[16]
Data[17] => instrDataBlockRegs:block1.Data[17]
Data[17] => instrDataBlockRegs:block2.Data[17]
Data[18] => instrDataBlockRegs:block1.Data[18]
Data[18] => instrDataBlockRegs:block2.Data[18]
Data[19] => instrDataBlockRegs:block1.Data[19]
Data[19] => instrDataBlockRegs:block2.Data[19]
Data[20] => instrDataBlockRegs:block1.Data[20]
Data[20] => instrDataBlockRegs:block2.Data[20]
Data[21] => instrDataBlockRegs:block1.Data[21]
Data[21] => instrDataBlockRegs:block2.Data[21]
Data[22] => instrDataBlockRegs:block1.Data[22]
Data[22] => instrDataBlockRegs:block2.Data[22]
Data[23] => instrDataBlockRegs:block1.Data[23]
Data[23] => instrDataBlockRegs:block2.Data[23]
clock => instrDataBlockRegs:block1.clock
clock => instrDataBlockRegs:block2.clock
reset => instrDataBlockRegs:block1.reset
reset => instrDataBlockRegs:block2.reset
enable => enableBlock1.IN0
enable => enableBlock2.IN0
bl => enableBlock2.IN1
bl => enableBlock1.IN1
Reg0[0] <= instrDataBlockRegs:block1.Reg0[0]
Reg0[1] <= instrDataBlockRegs:block1.Reg0[1]
Reg0[2] <= instrDataBlockRegs:block1.Reg0[2]
Reg0[3] <= instrDataBlockRegs:block1.Reg0[3]
Reg0[4] <= instrDataBlockRegs:block1.Reg0[4]
Reg0[5] <= instrDataBlockRegs:block1.Reg0[5]
Reg0[6] <= instrDataBlockRegs:block1.Reg0[6]
Reg0[7] <= instrDataBlockRegs:block1.Reg0[7]
Reg0[8] <= instrDataBlockRegs:block1.Reg0[8]
Reg0[9] <= instrDataBlockRegs:block1.Reg0[9]
Reg0[10] <= instrDataBlockRegs:block1.Reg0[10]
Reg0[11] <= instrDataBlockRegs:block1.Reg0[11]
Reg0[12] <= instrDataBlockRegs:block1.Reg0[12]
Reg0[13] <= instrDataBlockRegs:block1.Reg0[13]
Reg0[14] <= instrDataBlockRegs:block1.Reg0[14]
Reg0[15] <= instrDataBlockRegs:block1.Reg0[15]
Reg0[16] <= instrDataBlockRegs:block1.Reg0[16]
Reg0[17] <= instrDataBlockRegs:block1.Reg0[17]
Reg0[18] <= instrDataBlockRegs:block1.Reg0[18]
Reg0[19] <= instrDataBlockRegs:block1.Reg0[19]
Reg0[20] <= instrDataBlockRegs:block1.Reg0[20]
Reg0[21] <= instrDataBlockRegs:block1.Reg0[21]
Reg0[22] <= instrDataBlockRegs:block1.Reg0[22]
Reg0[23] <= instrDataBlockRegs:block1.Reg0[23]
Reg1[0] <= instrDataBlockRegs:block1.Reg1[0]
Reg1[1] <= instrDataBlockRegs:block1.Reg1[1]
Reg1[2] <= instrDataBlockRegs:block1.Reg1[2]
Reg1[3] <= instrDataBlockRegs:block1.Reg1[3]
Reg1[4] <= instrDataBlockRegs:block1.Reg1[4]
Reg1[5] <= instrDataBlockRegs:block1.Reg1[5]
Reg1[6] <= instrDataBlockRegs:block1.Reg1[6]
Reg1[7] <= instrDataBlockRegs:block1.Reg1[7]
Reg1[8] <= instrDataBlockRegs:block1.Reg1[8]
Reg1[9] <= instrDataBlockRegs:block1.Reg1[9]
Reg1[10] <= instrDataBlockRegs:block1.Reg1[10]
Reg1[11] <= instrDataBlockRegs:block1.Reg1[11]
Reg1[12] <= instrDataBlockRegs:block1.Reg1[12]
Reg1[13] <= instrDataBlockRegs:block1.Reg1[13]
Reg1[14] <= instrDataBlockRegs:block1.Reg1[14]
Reg1[15] <= instrDataBlockRegs:block1.Reg1[15]
Reg1[16] <= instrDataBlockRegs:block1.Reg1[16]
Reg1[17] <= instrDataBlockRegs:block1.Reg1[17]
Reg1[18] <= instrDataBlockRegs:block1.Reg1[18]
Reg1[19] <= instrDataBlockRegs:block1.Reg1[19]
Reg1[20] <= instrDataBlockRegs:block1.Reg1[20]
Reg1[21] <= instrDataBlockRegs:block1.Reg1[21]
Reg1[22] <= instrDataBlockRegs:block1.Reg1[22]
Reg1[23] <= instrDataBlockRegs:block1.Reg1[23]
Reg2[0] <= instrDataBlockRegs:block1.Reg2[0]
Reg2[1] <= instrDataBlockRegs:block1.Reg2[1]
Reg2[2] <= instrDataBlockRegs:block1.Reg2[2]
Reg2[3] <= instrDataBlockRegs:block1.Reg2[3]
Reg2[4] <= instrDataBlockRegs:block1.Reg2[4]
Reg2[5] <= instrDataBlockRegs:block1.Reg2[5]
Reg2[6] <= instrDataBlockRegs:block1.Reg2[6]
Reg2[7] <= instrDataBlockRegs:block1.Reg2[7]
Reg2[8] <= instrDataBlockRegs:block1.Reg2[8]
Reg2[9] <= instrDataBlockRegs:block1.Reg2[9]
Reg2[10] <= instrDataBlockRegs:block1.Reg2[10]
Reg2[11] <= instrDataBlockRegs:block1.Reg2[11]
Reg2[12] <= instrDataBlockRegs:block1.Reg2[12]
Reg2[13] <= instrDataBlockRegs:block1.Reg2[13]
Reg2[14] <= instrDataBlockRegs:block1.Reg2[14]
Reg2[15] <= instrDataBlockRegs:block1.Reg2[15]
Reg2[16] <= instrDataBlockRegs:block1.Reg2[16]
Reg2[17] <= instrDataBlockRegs:block1.Reg2[17]
Reg2[18] <= instrDataBlockRegs:block1.Reg2[18]
Reg2[19] <= instrDataBlockRegs:block1.Reg2[19]
Reg2[20] <= instrDataBlockRegs:block1.Reg2[20]
Reg2[21] <= instrDataBlockRegs:block1.Reg2[21]
Reg2[22] <= instrDataBlockRegs:block1.Reg2[22]
Reg2[23] <= instrDataBlockRegs:block1.Reg2[23]
Reg3[0] <= instrDataBlockRegs:block1.Reg3[0]
Reg3[1] <= instrDataBlockRegs:block1.Reg3[1]
Reg3[2] <= instrDataBlockRegs:block1.Reg3[2]
Reg3[3] <= instrDataBlockRegs:block1.Reg3[3]
Reg3[4] <= instrDataBlockRegs:block1.Reg3[4]
Reg3[5] <= instrDataBlockRegs:block1.Reg3[5]
Reg3[6] <= instrDataBlockRegs:block1.Reg3[6]
Reg3[7] <= instrDataBlockRegs:block1.Reg3[7]
Reg3[8] <= instrDataBlockRegs:block1.Reg3[8]
Reg3[9] <= instrDataBlockRegs:block1.Reg3[9]
Reg3[10] <= instrDataBlockRegs:block1.Reg3[10]
Reg3[11] <= instrDataBlockRegs:block1.Reg3[11]
Reg3[12] <= instrDataBlockRegs:block1.Reg3[12]
Reg3[13] <= instrDataBlockRegs:block1.Reg3[13]
Reg3[14] <= instrDataBlockRegs:block1.Reg3[14]
Reg3[15] <= instrDataBlockRegs:block1.Reg3[15]
Reg3[16] <= instrDataBlockRegs:block1.Reg3[16]
Reg3[17] <= instrDataBlockRegs:block1.Reg3[17]
Reg3[18] <= instrDataBlockRegs:block1.Reg3[18]
Reg3[19] <= instrDataBlockRegs:block1.Reg3[19]
Reg3[20] <= instrDataBlockRegs:block1.Reg3[20]
Reg3[21] <= instrDataBlockRegs:block1.Reg3[21]
Reg3[22] <= instrDataBlockRegs:block1.Reg3[22]
Reg3[23] <= instrDataBlockRegs:block1.Reg3[23]
Reg4[0] <= instrDataBlockRegs:block2.Reg0[0]
Reg4[1] <= instrDataBlockRegs:block2.Reg0[1]
Reg4[2] <= instrDataBlockRegs:block2.Reg0[2]
Reg4[3] <= instrDataBlockRegs:block2.Reg0[3]
Reg4[4] <= instrDataBlockRegs:block2.Reg0[4]
Reg4[5] <= instrDataBlockRegs:block2.Reg0[5]
Reg4[6] <= instrDataBlockRegs:block2.Reg0[6]
Reg4[7] <= instrDataBlockRegs:block2.Reg0[7]
Reg4[8] <= instrDataBlockRegs:block2.Reg0[8]
Reg4[9] <= instrDataBlockRegs:block2.Reg0[9]
Reg4[10] <= instrDataBlockRegs:block2.Reg0[10]
Reg4[11] <= instrDataBlockRegs:block2.Reg0[11]
Reg4[12] <= instrDataBlockRegs:block2.Reg0[12]
Reg4[13] <= instrDataBlockRegs:block2.Reg0[13]
Reg4[14] <= instrDataBlockRegs:block2.Reg0[14]
Reg4[15] <= instrDataBlockRegs:block2.Reg0[15]
Reg4[16] <= instrDataBlockRegs:block2.Reg0[16]
Reg4[17] <= instrDataBlockRegs:block2.Reg0[17]
Reg4[18] <= instrDataBlockRegs:block2.Reg0[18]
Reg4[19] <= instrDataBlockRegs:block2.Reg0[19]
Reg4[20] <= instrDataBlockRegs:block2.Reg0[20]
Reg4[21] <= instrDataBlockRegs:block2.Reg0[21]
Reg4[22] <= instrDataBlockRegs:block2.Reg0[22]
Reg4[23] <= instrDataBlockRegs:block2.Reg0[23]
Reg5[0] <= instrDataBlockRegs:block2.Reg1[0]
Reg5[1] <= instrDataBlockRegs:block2.Reg1[1]
Reg5[2] <= instrDataBlockRegs:block2.Reg1[2]
Reg5[3] <= instrDataBlockRegs:block2.Reg1[3]
Reg5[4] <= instrDataBlockRegs:block2.Reg1[4]
Reg5[5] <= instrDataBlockRegs:block2.Reg1[5]
Reg5[6] <= instrDataBlockRegs:block2.Reg1[6]
Reg5[7] <= instrDataBlockRegs:block2.Reg1[7]
Reg5[8] <= instrDataBlockRegs:block2.Reg1[8]
Reg5[9] <= instrDataBlockRegs:block2.Reg1[9]
Reg5[10] <= instrDataBlockRegs:block2.Reg1[10]
Reg5[11] <= instrDataBlockRegs:block2.Reg1[11]
Reg5[12] <= instrDataBlockRegs:block2.Reg1[12]
Reg5[13] <= instrDataBlockRegs:block2.Reg1[13]
Reg5[14] <= instrDataBlockRegs:block2.Reg1[14]
Reg5[15] <= instrDataBlockRegs:block2.Reg1[15]
Reg5[16] <= instrDataBlockRegs:block2.Reg1[16]
Reg5[17] <= instrDataBlockRegs:block2.Reg1[17]
Reg5[18] <= instrDataBlockRegs:block2.Reg1[18]
Reg5[19] <= instrDataBlockRegs:block2.Reg1[19]
Reg5[20] <= instrDataBlockRegs:block2.Reg1[20]
Reg5[21] <= instrDataBlockRegs:block2.Reg1[21]
Reg5[22] <= instrDataBlockRegs:block2.Reg1[22]
Reg5[23] <= instrDataBlockRegs:block2.Reg1[23]
Reg6[0] <= instrDataBlockRegs:block2.Reg2[0]
Reg6[1] <= instrDataBlockRegs:block2.Reg2[1]
Reg6[2] <= instrDataBlockRegs:block2.Reg2[2]
Reg6[3] <= instrDataBlockRegs:block2.Reg2[3]
Reg6[4] <= instrDataBlockRegs:block2.Reg2[4]
Reg6[5] <= instrDataBlockRegs:block2.Reg2[5]
Reg6[6] <= instrDataBlockRegs:block2.Reg2[6]
Reg6[7] <= instrDataBlockRegs:block2.Reg2[7]
Reg6[8] <= instrDataBlockRegs:block2.Reg2[8]
Reg6[9] <= instrDataBlockRegs:block2.Reg2[9]
Reg6[10] <= instrDataBlockRegs:block2.Reg2[10]
Reg6[11] <= instrDataBlockRegs:block2.Reg2[11]
Reg6[12] <= instrDataBlockRegs:block2.Reg2[12]
Reg6[13] <= instrDataBlockRegs:block2.Reg2[13]
Reg6[14] <= instrDataBlockRegs:block2.Reg2[14]
Reg6[15] <= instrDataBlockRegs:block2.Reg2[15]
Reg6[16] <= instrDataBlockRegs:block2.Reg2[16]
Reg6[17] <= instrDataBlockRegs:block2.Reg2[17]
Reg6[18] <= instrDataBlockRegs:block2.Reg2[18]
Reg6[19] <= instrDataBlockRegs:block2.Reg2[19]
Reg6[20] <= instrDataBlockRegs:block2.Reg2[20]
Reg6[21] <= instrDataBlockRegs:block2.Reg2[21]
Reg6[22] <= instrDataBlockRegs:block2.Reg2[22]
Reg6[23] <= instrDataBlockRegs:block2.Reg2[23]
Reg7[0] <= instrDataBlockRegs:block2.Reg3[0]
Reg7[1] <= instrDataBlockRegs:block2.Reg3[1]
Reg7[2] <= instrDataBlockRegs:block2.Reg3[2]
Reg7[3] <= instrDataBlockRegs:block2.Reg3[3]
Reg7[4] <= instrDataBlockRegs:block2.Reg3[4]
Reg7[5] <= instrDataBlockRegs:block2.Reg3[5]
Reg7[6] <= instrDataBlockRegs:block2.Reg3[6]
Reg7[7] <= instrDataBlockRegs:block2.Reg3[7]
Reg7[8] <= instrDataBlockRegs:block2.Reg3[8]
Reg7[9] <= instrDataBlockRegs:block2.Reg3[9]
Reg7[10] <= instrDataBlockRegs:block2.Reg3[10]
Reg7[11] <= instrDataBlockRegs:block2.Reg3[11]
Reg7[12] <= instrDataBlockRegs:block2.Reg3[12]
Reg7[13] <= instrDataBlockRegs:block2.Reg3[13]
Reg7[14] <= instrDataBlockRegs:block2.Reg3[14]
Reg7[15] <= instrDataBlockRegs:block2.Reg3[15]
Reg7[16] <= instrDataBlockRegs:block2.Reg3[16]
Reg7[17] <= instrDataBlockRegs:block2.Reg3[17]
Reg7[18] <= instrDataBlockRegs:block2.Reg3[18]
Reg7[19] <= instrDataBlockRegs:block2.Reg3[19]
Reg7[20] <= instrDataBlockRegs:block2.Reg3[20]
Reg7[21] <= instrDataBlockRegs:block2.Reg3[21]
Reg7[22] <= instrDataBlockRegs:block2.Reg3[22]
Reg7[23] <= instrDataBlockRegs:block2.Reg3[23]


|processor|instructionCache:inst54|instrDataSets:set0|instrDataBlockRegs:block1
address[0] => decoder2to4:deco.Sel[0]
address[1] => decoder2to4:deco.Sel[1]
Data[0] => Reg_24:regA.data[0]
Data[0] => Reg_24:regB.data[0]
Data[0] => Reg_24:regC.data[0]
Data[0] => Reg_24:regD.data[0]
Data[1] => Reg_24:regA.data[1]
Data[1] => Reg_24:regB.data[1]
Data[1] => Reg_24:regC.data[1]
Data[1] => Reg_24:regD.data[1]
Data[2] => Reg_24:regA.data[2]
Data[2] => Reg_24:regB.data[2]
Data[2] => Reg_24:regC.data[2]
Data[2] => Reg_24:regD.data[2]
Data[3] => Reg_24:regA.data[3]
Data[3] => Reg_24:regB.data[3]
Data[3] => Reg_24:regC.data[3]
Data[3] => Reg_24:regD.data[3]
Data[4] => Reg_24:regA.data[4]
Data[4] => Reg_24:regB.data[4]
Data[4] => Reg_24:regC.data[4]
Data[4] => Reg_24:regD.data[4]
Data[5] => Reg_24:regA.data[5]
Data[5] => Reg_24:regB.data[5]
Data[5] => Reg_24:regC.data[5]
Data[5] => Reg_24:regD.data[5]
Data[6] => Reg_24:regA.data[6]
Data[6] => Reg_24:regB.data[6]
Data[6] => Reg_24:regC.data[6]
Data[6] => Reg_24:regD.data[6]
Data[7] => Reg_24:regA.data[7]
Data[7] => Reg_24:regB.data[7]
Data[7] => Reg_24:regC.data[7]
Data[7] => Reg_24:regD.data[7]
Data[8] => Reg_24:regA.data[8]
Data[8] => Reg_24:regB.data[8]
Data[8] => Reg_24:regC.data[8]
Data[8] => Reg_24:regD.data[8]
Data[9] => Reg_24:regA.data[9]
Data[9] => Reg_24:regB.data[9]
Data[9] => Reg_24:regC.data[9]
Data[9] => Reg_24:regD.data[9]
Data[10] => Reg_24:regA.data[10]
Data[10] => Reg_24:regB.data[10]
Data[10] => Reg_24:regC.data[10]
Data[10] => Reg_24:regD.data[10]
Data[11] => Reg_24:regA.data[11]
Data[11] => Reg_24:regB.data[11]
Data[11] => Reg_24:regC.data[11]
Data[11] => Reg_24:regD.data[11]
Data[12] => Reg_24:regA.data[12]
Data[12] => Reg_24:regB.data[12]
Data[12] => Reg_24:regC.data[12]
Data[12] => Reg_24:regD.data[12]
Data[13] => Reg_24:regA.data[13]
Data[13] => Reg_24:regB.data[13]
Data[13] => Reg_24:regC.data[13]
Data[13] => Reg_24:regD.data[13]
Data[14] => Reg_24:regA.data[14]
Data[14] => Reg_24:regB.data[14]
Data[14] => Reg_24:regC.data[14]
Data[14] => Reg_24:regD.data[14]
Data[15] => Reg_24:regA.data[15]
Data[15] => Reg_24:regB.data[15]
Data[15] => Reg_24:regC.data[15]
Data[15] => Reg_24:regD.data[15]
Data[16] => Reg_24:regA.data[16]
Data[16] => Reg_24:regB.data[16]
Data[16] => Reg_24:regC.data[16]
Data[16] => Reg_24:regD.data[16]
Data[17] => Reg_24:regA.data[17]
Data[17] => Reg_24:regB.data[17]
Data[17] => Reg_24:regC.data[17]
Data[17] => Reg_24:regD.data[17]
Data[18] => Reg_24:regA.data[18]
Data[18] => Reg_24:regB.data[18]
Data[18] => Reg_24:regC.data[18]
Data[18] => Reg_24:regD.data[18]
Data[19] => Reg_24:regA.data[19]
Data[19] => Reg_24:regB.data[19]
Data[19] => Reg_24:regC.data[19]
Data[19] => Reg_24:regD.data[19]
Data[20] => Reg_24:regA.data[20]
Data[20] => Reg_24:regB.data[20]
Data[20] => Reg_24:regC.data[20]
Data[20] => Reg_24:regD.data[20]
Data[21] => Reg_24:regA.data[21]
Data[21] => Reg_24:regB.data[21]
Data[21] => Reg_24:regC.data[21]
Data[21] => Reg_24:regD.data[21]
Data[22] => Reg_24:regA.data[22]
Data[22] => Reg_24:regB.data[22]
Data[22] => Reg_24:regC.data[22]
Data[22] => Reg_24:regD.data[22]
Data[23] => Reg_24:regA.data[23]
Data[23] => Reg_24:regB.data[23]
Data[23] => Reg_24:regC.data[23]
Data[23] => Reg_24:regD.data[23]
clock => Reg_24:regA.clock
clock => Reg_24:regB.clock
clock => Reg_24:regC.clock
clock => Reg_24:regD.clock
reset => Reg_24:regA.aclr
reset => Reg_24:regB.aclr
reset => Reg_24:regC.aclr
reset => Reg_24:regD.aclr
enable => enable1.IN1
enable => enable2.IN1
enable => enable3.IN1
enable => enable4.IN1
Reg0[0] <= Reg_24:regA.q[0]
Reg0[1] <= Reg_24:regA.q[1]
Reg0[2] <= Reg_24:regA.q[2]
Reg0[3] <= Reg_24:regA.q[3]
Reg0[4] <= Reg_24:regA.q[4]
Reg0[5] <= Reg_24:regA.q[5]
Reg0[6] <= Reg_24:regA.q[6]
Reg0[7] <= Reg_24:regA.q[7]
Reg0[8] <= Reg_24:regA.q[8]
Reg0[9] <= Reg_24:regA.q[9]
Reg0[10] <= Reg_24:regA.q[10]
Reg0[11] <= Reg_24:regA.q[11]
Reg0[12] <= Reg_24:regA.q[12]
Reg0[13] <= Reg_24:regA.q[13]
Reg0[14] <= Reg_24:regA.q[14]
Reg0[15] <= Reg_24:regA.q[15]
Reg0[16] <= Reg_24:regA.q[16]
Reg0[17] <= Reg_24:regA.q[17]
Reg0[18] <= Reg_24:regA.q[18]
Reg0[19] <= Reg_24:regA.q[19]
Reg0[20] <= Reg_24:regA.q[20]
Reg0[21] <= Reg_24:regA.q[21]
Reg0[22] <= Reg_24:regA.q[22]
Reg0[23] <= Reg_24:regA.q[23]
Reg1[0] <= Reg_24:regB.q[0]
Reg1[1] <= Reg_24:regB.q[1]
Reg1[2] <= Reg_24:regB.q[2]
Reg1[3] <= Reg_24:regB.q[3]
Reg1[4] <= Reg_24:regB.q[4]
Reg1[5] <= Reg_24:regB.q[5]
Reg1[6] <= Reg_24:regB.q[6]
Reg1[7] <= Reg_24:regB.q[7]
Reg1[8] <= Reg_24:regB.q[8]
Reg1[9] <= Reg_24:regB.q[9]
Reg1[10] <= Reg_24:regB.q[10]
Reg1[11] <= Reg_24:regB.q[11]
Reg1[12] <= Reg_24:regB.q[12]
Reg1[13] <= Reg_24:regB.q[13]
Reg1[14] <= Reg_24:regB.q[14]
Reg1[15] <= Reg_24:regB.q[15]
Reg1[16] <= Reg_24:regB.q[16]
Reg1[17] <= Reg_24:regB.q[17]
Reg1[18] <= Reg_24:regB.q[18]
Reg1[19] <= Reg_24:regB.q[19]
Reg1[20] <= Reg_24:regB.q[20]
Reg1[21] <= Reg_24:regB.q[21]
Reg1[22] <= Reg_24:regB.q[22]
Reg1[23] <= Reg_24:regB.q[23]
Reg2[0] <= Reg_24:regC.q[0]
Reg2[1] <= Reg_24:regC.q[1]
Reg2[2] <= Reg_24:regC.q[2]
Reg2[3] <= Reg_24:regC.q[3]
Reg2[4] <= Reg_24:regC.q[4]
Reg2[5] <= Reg_24:regC.q[5]
Reg2[6] <= Reg_24:regC.q[6]
Reg2[7] <= Reg_24:regC.q[7]
Reg2[8] <= Reg_24:regC.q[8]
Reg2[9] <= Reg_24:regC.q[9]
Reg2[10] <= Reg_24:regC.q[10]
Reg2[11] <= Reg_24:regC.q[11]
Reg2[12] <= Reg_24:regC.q[12]
Reg2[13] <= Reg_24:regC.q[13]
Reg2[14] <= Reg_24:regC.q[14]
Reg2[15] <= Reg_24:regC.q[15]
Reg2[16] <= Reg_24:regC.q[16]
Reg2[17] <= Reg_24:regC.q[17]
Reg2[18] <= Reg_24:regC.q[18]
Reg2[19] <= Reg_24:regC.q[19]
Reg2[20] <= Reg_24:regC.q[20]
Reg2[21] <= Reg_24:regC.q[21]
Reg2[22] <= Reg_24:regC.q[22]
Reg2[23] <= Reg_24:regC.q[23]
Reg3[0] <= Reg_24:regD.q[0]
Reg3[1] <= Reg_24:regD.q[1]
Reg3[2] <= Reg_24:regD.q[2]
Reg3[3] <= Reg_24:regD.q[3]
Reg3[4] <= Reg_24:regD.q[4]
Reg3[5] <= Reg_24:regD.q[5]
Reg3[6] <= Reg_24:regD.q[6]
Reg3[7] <= Reg_24:regD.q[7]
Reg3[8] <= Reg_24:regD.q[8]
Reg3[9] <= Reg_24:regD.q[9]
Reg3[10] <= Reg_24:regD.q[10]
Reg3[11] <= Reg_24:regD.q[11]
Reg3[12] <= Reg_24:regD.q[12]
Reg3[13] <= Reg_24:regD.q[13]
Reg3[14] <= Reg_24:regD.q[14]
Reg3[15] <= Reg_24:regD.q[15]
Reg3[16] <= Reg_24:regD.q[16]
Reg3[17] <= Reg_24:regD.q[17]
Reg3[18] <= Reg_24:regD.q[18]
Reg3[19] <= Reg_24:regD.q[19]
Reg3[20] <= Reg_24:regD.q[20]
Reg3[21] <= Reg_24:regD.q[21]
Reg3[22] <= Reg_24:regD.q[22]
Reg3[23] <= Reg_24:regD.q[23]


|processor|instructionCache:inst54|instrDataSets:set0|instrDataBlockRegs:block1|decoder2to4:deco
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Output[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrDataSets:set0|instrDataBlockRegs:block1|Reg_24:regA
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|instructionCache:inst54|instrDataSets:set0|instrDataBlockRegs:block1|Reg_24:regA|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrDataSets:set0|instrDataBlockRegs:block1|Reg_24:regB
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|instructionCache:inst54|instrDataSets:set0|instrDataBlockRegs:block1|Reg_24:regB|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrDataSets:set0|instrDataBlockRegs:block1|Reg_24:regC
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|instructionCache:inst54|instrDataSets:set0|instrDataBlockRegs:block1|Reg_24:regC|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrDataSets:set0|instrDataBlockRegs:block1|Reg_24:regD
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|instructionCache:inst54|instrDataSets:set0|instrDataBlockRegs:block1|Reg_24:regD|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrDataSets:set0|instrDataBlockRegs:block2
address[0] => decoder2to4:deco.Sel[0]
address[1] => decoder2to4:deco.Sel[1]
Data[0] => Reg_24:regA.data[0]
Data[0] => Reg_24:regB.data[0]
Data[0] => Reg_24:regC.data[0]
Data[0] => Reg_24:regD.data[0]
Data[1] => Reg_24:regA.data[1]
Data[1] => Reg_24:regB.data[1]
Data[1] => Reg_24:regC.data[1]
Data[1] => Reg_24:regD.data[1]
Data[2] => Reg_24:regA.data[2]
Data[2] => Reg_24:regB.data[2]
Data[2] => Reg_24:regC.data[2]
Data[2] => Reg_24:regD.data[2]
Data[3] => Reg_24:regA.data[3]
Data[3] => Reg_24:regB.data[3]
Data[3] => Reg_24:regC.data[3]
Data[3] => Reg_24:regD.data[3]
Data[4] => Reg_24:regA.data[4]
Data[4] => Reg_24:regB.data[4]
Data[4] => Reg_24:regC.data[4]
Data[4] => Reg_24:regD.data[4]
Data[5] => Reg_24:regA.data[5]
Data[5] => Reg_24:regB.data[5]
Data[5] => Reg_24:regC.data[5]
Data[5] => Reg_24:regD.data[5]
Data[6] => Reg_24:regA.data[6]
Data[6] => Reg_24:regB.data[6]
Data[6] => Reg_24:regC.data[6]
Data[6] => Reg_24:regD.data[6]
Data[7] => Reg_24:regA.data[7]
Data[7] => Reg_24:regB.data[7]
Data[7] => Reg_24:regC.data[7]
Data[7] => Reg_24:regD.data[7]
Data[8] => Reg_24:regA.data[8]
Data[8] => Reg_24:regB.data[8]
Data[8] => Reg_24:regC.data[8]
Data[8] => Reg_24:regD.data[8]
Data[9] => Reg_24:regA.data[9]
Data[9] => Reg_24:regB.data[9]
Data[9] => Reg_24:regC.data[9]
Data[9] => Reg_24:regD.data[9]
Data[10] => Reg_24:regA.data[10]
Data[10] => Reg_24:regB.data[10]
Data[10] => Reg_24:regC.data[10]
Data[10] => Reg_24:regD.data[10]
Data[11] => Reg_24:regA.data[11]
Data[11] => Reg_24:regB.data[11]
Data[11] => Reg_24:regC.data[11]
Data[11] => Reg_24:regD.data[11]
Data[12] => Reg_24:regA.data[12]
Data[12] => Reg_24:regB.data[12]
Data[12] => Reg_24:regC.data[12]
Data[12] => Reg_24:regD.data[12]
Data[13] => Reg_24:regA.data[13]
Data[13] => Reg_24:regB.data[13]
Data[13] => Reg_24:regC.data[13]
Data[13] => Reg_24:regD.data[13]
Data[14] => Reg_24:regA.data[14]
Data[14] => Reg_24:regB.data[14]
Data[14] => Reg_24:regC.data[14]
Data[14] => Reg_24:regD.data[14]
Data[15] => Reg_24:regA.data[15]
Data[15] => Reg_24:regB.data[15]
Data[15] => Reg_24:regC.data[15]
Data[15] => Reg_24:regD.data[15]
Data[16] => Reg_24:regA.data[16]
Data[16] => Reg_24:regB.data[16]
Data[16] => Reg_24:regC.data[16]
Data[16] => Reg_24:regD.data[16]
Data[17] => Reg_24:regA.data[17]
Data[17] => Reg_24:regB.data[17]
Data[17] => Reg_24:regC.data[17]
Data[17] => Reg_24:regD.data[17]
Data[18] => Reg_24:regA.data[18]
Data[18] => Reg_24:regB.data[18]
Data[18] => Reg_24:regC.data[18]
Data[18] => Reg_24:regD.data[18]
Data[19] => Reg_24:regA.data[19]
Data[19] => Reg_24:regB.data[19]
Data[19] => Reg_24:regC.data[19]
Data[19] => Reg_24:regD.data[19]
Data[20] => Reg_24:regA.data[20]
Data[20] => Reg_24:regB.data[20]
Data[20] => Reg_24:regC.data[20]
Data[20] => Reg_24:regD.data[20]
Data[21] => Reg_24:regA.data[21]
Data[21] => Reg_24:regB.data[21]
Data[21] => Reg_24:regC.data[21]
Data[21] => Reg_24:regD.data[21]
Data[22] => Reg_24:regA.data[22]
Data[22] => Reg_24:regB.data[22]
Data[22] => Reg_24:regC.data[22]
Data[22] => Reg_24:regD.data[22]
Data[23] => Reg_24:regA.data[23]
Data[23] => Reg_24:regB.data[23]
Data[23] => Reg_24:regC.data[23]
Data[23] => Reg_24:regD.data[23]
clock => Reg_24:regA.clock
clock => Reg_24:regB.clock
clock => Reg_24:regC.clock
clock => Reg_24:regD.clock
reset => Reg_24:regA.aclr
reset => Reg_24:regB.aclr
reset => Reg_24:regC.aclr
reset => Reg_24:regD.aclr
enable => enable1.IN1
enable => enable2.IN1
enable => enable3.IN1
enable => enable4.IN1
Reg0[0] <= Reg_24:regA.q[0]
Reg0[1] <= Reg_24:regA.q[1]
Reg0[2] <= Reg_24:regA.q[2]
Reg0[3] <= Reg_24:regA.q[3]
Reg0[4] <= Reg_24:regA.q[4]
Reg0[5] <= Reg_24:regA.q[5]
Reg0[6] <= Reg_24:regA.q[6]
Reg0[7] <= Reg_24:regA.q[7]
Reg0[8] <= Reg_24:regA.q[8]
Reg0[9] <= Reg_24:regA.q[9]
Reg0[10] <= Reg_24:regA.q[10]
Reg0[11] <= Reg_24:regA.q[11]
Reg0[12] <= Reg_24:regA.q[12]
Reg0[13] <= Reg_24:regA.q[13]
Reg0[14] <= Reg_24:regA.q[14]
Reg0[15] <= Reg_24:regA.q[15]
Reg0[16] <= Reg_24:regA.q[16]
Reg0[17] <= Reg_24:regA.q[17]
Reg0[18] <= Reg_24:regA.q[18]
Reg0[19] <= Reg_24:regA.q[19]
Reg0[20] <= Reg_24:regA.q[20]
Reg0[21] <= Reg_24:regA.q[21]
Reg0[22] <= Reg_24:regA.q[22]
Reg0[23] <= Reg_24:regA.q[23]
Reg1[0] <= Reg_24:regB.q[0]
Reg1[1] <= Reg_24:regB.q[1]
Reg1[2] <= Reg_24:regB.q[2]
Reg1[3] <= Reg_24:regB.q[3]
Reg1[4] <= Reg_24:regB.q[4]
Reg1[5] <= Reg_24:regB.q[5]
Reg1[6] <= Reg_24:regB.q[6]
Reg1[7] <= Reg_24:regB.q[7]
Reg1[8] <= Reg_24:regB.q[8]
Reg1[9] <= Reg_24:regB.q[9]
Reg1[10] <= Reg_24:regB.q[10]
Reg1[11] <= Reg_24:regB.q[11]
Reg1[12] <= Reg_24:regB.q[12]
Reg1[13] <= Reg_24:regB.q[13]
Reg1[14] <= Reg_24:regB.q[14]
Reg1[15] <= Reg_24:regB.q[15]
Reg1[16] <= Reg_24:regB.q[16]
Reg1[17] <= Reg_24:regB.q[17]
Reg1[18] <= Reg_24:regB.q[18]
Reg1[19] <= Reg_24:regB.q[19]
Reg1[20] <= Reg_24:regB.q[20]
Reg1[21] <= Reg_24:regB.q[21]
Reg1[22] <= Reg_24:regB.q[22]
Reg1[23] <= Reg_24:regB.q[23]
Reg2[0] <= Reg_24:regC.q[0]
Reg2[1] <= Reg_24:regC.q[1]
Reg2[2] <= Reg_24:regC.q[2]
Reg2[3] <= Reg_24:regC.q[3]
Reg2[4] <= Reg_24:regC.q[4]
Reg2[5] <= Reg_24:regC.q[5]
Reg2[6] <= Reg_24:regC.q[6]
Reg2[7] <= Reg_24:regC.q[7]
Reg2[8] <= Reg_24:regC.q[8]
Reg2[9] <= Reg_24:regC.q[9]
Reg2[10] <= Reg_24:regC.q[10]
Reg2[11] <= Reg_24:regC.q[11]
Reg2[12] <= Reg_24:regC.q[12]
Reg2[13] <= Reg_24:regC.q[13]
Reg2[14] <= Reg_24:regC.q[14]
Reg2[15] <= Reg_24:regC.q[15]
Reg2[16] <= Reg_24:regC.q[16]
Reg2[17] <= Reg_24:regC.q[17]
Reg2[18] <= Reg_24:regC.q[18]
Reg2[19] <= Reg_24:regC.q[19]
Reg2[20] <= Reg_24:regC.q[20]
Reg2[21] <= Reg_24:regC.q[21]
Reg2[22] <= Reg_24:regC.q[22]
Reg2[23] <= Reg_24:regC.q[23]
Reg3[0] <= Reg_24:regD.q[0]
Reg3[1] <= Reg_24:regD.q[1]
Reg3[2] <= Reg_24:regD.q[2]
Reg3[3] <= Reg_24:regD.q[3]
Reg3[4] <= Reg_24:regD.q[4]
Reg3[5] <= Reg_24:regD.q[5]
Reg3[6] <= Reg_24:regD.q[6]
Reg3[7] <= Reg_24:regD.q[7]
Reg3[8] <= Reg_24:regD.q[8]
Reg3[9] <= Reg_24:regD.q[9]
Reg3[10] <= Reg_24:regD.q[10]
Reg3[11] <= Reg_24:regD.q[11]
Reg3[12] <= Reg_24:regD.q[12]
Reg3[13] <= Reg_24:regD.q[13]
Reg3[14] <= Reg_24:regD.q[14]
Reg3[15] <= Reg_24:regD.q[15]
Reg3[16] <= Reg_24:regD.q[16]
Reg3[17] <= Reg_24:regD.q[17]
Reg3[18] <= Reg_24:regD.q[18]
Reg3[19] <= Reg_24:regD.q[19]
Reg3[20] <= Reg_24:regD.q[20]
Reg3[21] <= Reg_24:regD.q[21]
Reg3[22] <= Reg_24:regD.q[22]
Reg3[23] <= Reg_24:regD.q[23]


|processor|instructionCache:inst54|instrDataSets:set0|instrDataBlockRegs:block2|decoder2to4:deco
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Output[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrDataSets:set0|instrDataBlockRegs:block2|Reg_24:regA
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|instructionCache:inst54|instrDataSets:set0|instrDataBlockRegs:block2|Reg_24:regA|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrDataSets:set0|instrDataBlockRegs:block2|Reg_24:regB
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|instructionCache:inst54|instrDataSets:set0|instrDataBlockRegs:block2|Reg_24:regB|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrDataSets:set0|instrDataBlockRegs:block2|Reg_24:regC
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|instructionCache:inst54|instrDataSets:set0|instrDataBlockRegs:block2|Reg_24:regC|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrDataSets:set0|instrDataBlockRegs:block2|Reg_24:regD
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|instructionCache:inst54|instrDataSets:set0|instrDataBlockRegs:block2|Reg_24:regD|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrDataSets:set1
address[0] => instrDataBlockRegs:block1.address[0]
address[0] => instrDataBlockRegs:block2.address[0]
address[1] => instrDataBlockRegs:block1.address[1]
address[1] => instrDataBlockRegs:block2.address[1]
Data[0] => instrDataBlockRegs:block1.Data[0]
Data[0] => instrDataBlockRegs:block2.Data[0]
Data[1] => instrDataBlockRegs:block1.Data[1]
Data[1] => instrDataBlockRegs:block2.Data[1]
Data[2] => instrDataBlockRegs:block1.Data[2]
Data[2] => instrDataBlockRegs:block2.Data[2]
Data[3] => instrDataBlockRegs:block1.Data[3]
Data[3] => instrDataBlockRegs:block2.Data[3]
Data[4] => instrDataBlockRegs:block1.Data[4]
Data[4] => instrDataBlockRegs:block2.Data[4]
Data[5] => instrDataBlockRegs:block1.Data[5]
Data[5] => instrDataBlockRegs:block2.Data[5]
Data[6] => instrDataBlockRegs:block1.Data[6]
Data[6] => instrDataBlockRegs:block2.Data[6]
Data[7] => instrDataBlockRegs:block1.Data[7]
Data[7] => instrDataBlockRegs:block2.Data[7]
Data[8] => instrDataBlockRegs:block1.Data[8]
Data[8] => instrDataBlockRegs:block2.Data[8]
Data[9] => instrDataBlockRegs:block1.Data[9]
Data[9] => instrDataBlockRegs:block2.Data[9]
Data[10] => instrDataBlockRegs:block1.Data[10]
Data[10] => instrDataBlockRegs:block2.Data[10]
Data[11] => instrDataBlockRegs:block1.Data[11]
Data[11] => instrDataBlockRegs:block2.Data[11]
Data[12] => instrDataBlockRegs:block1.Data[12]
Data[12] => instrDataBlockRegs:block2.Data[12]
Data[13] => instrDataBlockRegs:block1.Data[13]
Data[13] => instrDataBlockRegs:block2.Data[13]
Data[14] => instrDataBlockRegs:block1.Data[14]
Data[14] => instrDataBlockRegs:block2.Data[14]
Data[15] => instrDataBlockRegs:block1.Data[15]
Data[15] => instrDataBlockRegs:block2.Data[15]
Data[16] => instrDataBlockRegs:block1.Data[16]
Data[16] => instrDataBlockRegs:block2.Data[16]
Data[17] => instrDataBlockRegs:block1.Data[17]
Data[17] => instrDataBlockRegs:block2.Data[17]
Data[18] => instrDataBlockRegs:block1.Data[18]
Data[18] => instrDataBlockRegs:block2.Data[18]
Data[19] => instrDataBlockRegs:block1.Data[19]
Data[19] => instrDataBlockRegs:block2.Data[19]
Data[20] => instrDataBlockRegs:block1.Data[20]
Data[20] => instrDataBlockRegs:block2.Data[20]
Data[21] => instrDataBlockRegs:block1.Data[21]
Data[21] => instrDataBlockRegs:block2.Data[21]
Data[22] => instrDataBlockRegs:block1.Data[22]
Data[22] => instrDataBlockRegs:block2.Data[22]
Data[23] => instrDataBlockRegs:block1.Data[23]
Data[23] => instrDataBlockRegs:block2.Data[23]
clock => instrDataBlockRegs:block1.clock
clock => instrDataBlockRegs:block2.clock
reset => instrDataBlockRegs:block1.reset
reset => instrDataBlockRegs:block2.reset
enable => enableBlock1.IN0
enable => enableBlock2.IN0
bl => enableBlock2.IN1
bl => enableBlock1.IN1
Reg0[0] <= instrDataBlockRegs:block1.Reg0[0]
Reg0[1] <= instrDataBlockRegs:block1.Reg0[1]
Reg0[2] <= instrDataBlockRegs:block1.Reg0[2]
Reg0[3] <= instrDataBlockRegs:block1.Reg0[3]
Reg0[4] <= instrDataBlockRegs:block1.Reg0[4]
Reg0[5] <= instrDataBlockRegs:block1.Reg0[5]
Reg0[6] <= instrDataBlockRegs:block1.Reg0[6]
Reg0[7] <= instrDataBlockRegs:block1.Reg0[7]
Reg0[8] <= instrDataBlockRegs:block1.Reg0[8]
Reg0[9] <= instrDataBlockRegs:block1.Reg0[9]
Reg0[10] <= instrDataBlockRegs:block1.Reg0[10]
Reg0[11] <= instrDataBlockRegs:block1.Reg0[11]
Reg0[12] <= instrDataBlockRegs:block1.Reg0[12]
Reg0[13] <= instrDataBlockRegs:block1.Reg0[13]
Reg0[14] <= instrDataBlockRegs:block1.Reg0[14]
Reg0[15] <= instrDataBlockRegs:block1.Reg0[15]
Reg0[16] <= instrDataBlockRegs:block1.Reg0[16]
Reg0[17] <= instrDataBlockRegs:block1.Reg0[17]
Reg0[18] <= instrDataBlockRegs:block1.Reg0[18]
Reg0[19] <= instrDataBlockRegs:block1.Reg0[19]
Reg0[20] <= instrDataBlockRegs:block1.Reg0[20]
Reg0[21] <= instrDataBlockRegs:block1.Reg0[21]
Reg0[22] <= instrDataBlockRegs:block1.Reg0[22]
Reg0[23] <= instrDataBlockRegs:block1.Reg0[23]
Reg1[0] <= instrDataBlockRegs:block1.Reg1[0]
Reg1[1] <= instrDataBlockRegs:block1.Reg1[1]
Reg1[2] <= instrDataBlockRegs:block1.Reg1[2]
Reg1[3] <= instrDataBlockRegs:block1.Reg1[3]
Reg1[4] <= instrDataBlockRegs:block1.Reg1[4]
Reg1[5] <= instrDataBlockRegs:block1.Reg1[5]
Reg1[6] <= instrDataBlockRegs:block1.Reg1[6]
Reg1[7] <= instrDataBlockRegs:block1.Reg1[7]
Reg1[8] <= instrDataBlockRegs:block1.Reg1[8]
Reg1[9] <= instrDataBlockRegs:block1.Reg1[9]
Reg1[10] <= instrDataBlockRegs:block1.Reg1[10]
Reg1[11] <= instrDataBlockRegs:block1.Reg1[11]
Reg1[12] <= instrDataBlockRegs:block1.Reg1[12]
Reg1[13] <= instrDataBlockRegs:block1.Reg1[13]
Reg1[14] <= instrDataBlockRegs:block1.Reg1[14]
Reg1[15] <= instrDataBlockRegs:block1.Reg1[15]
Reg1[16] <= instrDataBlockRegs:block1.Reg1[16]
Reg1[17] <= instrDataBlockRegs:block1.Reg1[17]
Reg1[18] <= instrDataBlockRegs:block1.Reg1[18]
Reg1[19] <= instrDataBlockRegs:block1.Reg1[19]
Reg1[20] <= instrDataBlockRegs:block1.Reg1[20]
Reg1[21] <= instrDataBlockRegs:block1.Reg1[21]
Reg1[22] <= instrDataBlockRegs:block1.Reg1[22]
Reg1[23] <= instrDataBlockRegs:block1.Reg1[23]
Reg2[0] <= instrDataBlockRegs:block1.Reg2[0]
Reg2[1] <= instrDataBlockRegs:block1.Reg2[1]
Reg2[2] <= instrDataBlockRegs:block1.Reg2[2]
Reg2[3] <= instrDataBlockRegs:block1.Reg2[3]
Reg2[4] <= instrDataBlockRegs:block1.Reg2[4]
Reg2[5] <= instrDataBlockRegs:block1.Reg2[5]
Reg2[6] <= instrDataBlockRegs:block1.Reg2[6]
Reg2[7] <= instrDataBlockRegs:block1.Reg2[7]
Reg2[8] <= instrDataBlockRegs:block1.Reg2[8]
Reg2[9] <= instrDataBlockRegs:block1.Reg2[9]
Reg2[10] <= instrDataBlockRegs:block1.Reg2[10]
Reg2[11] <= instrDataBlockRegs:block1.Reg2[11]
Reg2[12] <= instrDataBlockRegs:block1.Reg2[12]
Reg2[13] <= instrDataBlockRegs:block1.Reg2[13]
Reg2[14] <= instrDataBlockRegs:block1.Reg2[14]
Reg2[15] <= instrDataBlockRegs:block1.Reg2[15]
Reg2[16] <= instrDataBlockRegs:block1.Reg2[16]
Reg2[17] <= instrDataBlockRegs:block1.Reg2[17]
Reg2[18] <= instrDataBlockRegs:block1.Reg2[18]
Reg2[19] <= instrDataBlockRegs:block1.Reg2[19]
Reg2[20] <= instrDataBlockRegs:block1.Reg2[20]
Reg2[21] <= instrDataBlockRegs:block1.Reg2[21]
Reg2[22] <= instrDataBlockRegs:block1.Reg2[22]
Reg2[23] <= instrDataBlockRegs:block1.Reg2[23]
Reg3[0] <= instrDataBlockRegs:block1.Reg3[0]
Reg3[1] <= instrDataBlockRegs:block1.Reg3[1]
Reg3[2] <= instrDataBlockRegs:block1.Reg3[2]
Reg3[3] <= instrDataBlockRegs:block1.Reg3[3]
Reg3[4] <= instrDataBlockRegs:block1.Reg3[4]
Reg3[5] <= instrDataBlockRegs:block1.Reg3[5]
Reg3[6] <= instrDataBlockRegs:block1.Reg3[6]
Reg3[7] <= instrDataBlockRegs:block1.Reg3[7]
Reg3[8] <= instrDataBlockRegs:block1.Reg3[8]
Reg3[9] <= instrDataBlockRegs:block1.Reg3[9]
Reg3[10] <= instrDataBlockRegs:block1.Reg3[10]
Reg3[11] <= instrDataBlockRegs:block1.Reg3[11]
Reg3[12] <= instrDataBlockRegs:block1.Reg3[12]
Reg3[13] <= instrDataBlockRegs:block1.Reg3[13]
Reg3[14] <= instrDataBlockRegs:block1.Reg3[14]
Reg3[15] <= instrDataBlockRegs:block1.Reg3[15]
Reg3[16] <= instrDataBlockRegs:block1.Reg3[16]
Reg3[17] <= instrDataBlockRegs:block1.Reg3[17]
Reg3[18] <= instrDataBlockRegs:block1.Reg3[18]
Reg3[19] <= instrDataBlockRegs:block1.Reg3[19]
Reg3[20] <= instrDataBlockRegs:block1.Reg3[20]
Reg3[21] <= instrDataBlockRegs:block1.Reg3[21]
Reg3[22] <= instrDataBlockRegs:block1.Reg3[22]
Reg3[23] <= instrDataBlockRegs:block1.Reg3[23]
Reg4[0] <= instrDataBlockRegs:block2.Reg0[0]
Reg4[1] <= instrDataBlockRegs:block2.Reg0[1]
Reg4[2] <= instrDataBlockRegs:block2.Reg0[2]
Reg4[3] <= instrDataBlockRegs:block2.Reg0[3]
Reg4[4] <= instrDataBlockRegs:block2.Reg0[4]
Reg4[5] <= instrDataBlockRegs:block2.Reg0[5]
Reg4[6] <= instrDataBlockRegs:block2.Reg0[6]
Reg4[7] <= instrDataBlockRegs:block2.Reg0[7]
Reg4[8] <= instrDataBlockRegs:block2.Reg0[8]
Reg4[9] <= instrDataBlockRegs:block2.Reg0[9]
Reg4[10] <= instrDataBlockRegs:block2.Reg0[10]
Reg4[11] <= instrDataBlockRegs:block2.Reg0[11]
Reg4[12] <= instrDataBlockRegs:block2.Reg0[12]
Reg4[13] <= instrDataBlockRegs:block2.Reg0[13]
Reg4[14] <= instrDataBlockRegs:block2.Reg0[14]
Reg4[15] <= instrDataBlockRegs:block2.Reg0[15]
Reg4[16] <= instrDataBlockRegs:block2.Reg0[16]
Reg4[17] <= instrDataBlockRegs:block2.Reg0[17]
Reg4[18] <= instrDataBlockRegs:block2.Reg0[18]
Reg4[19] <= instrDataBlockRegs:block2.Reg0[19]
Reg4[20] <= instrDataBlockRegs:block2.Reg0[20]
Reg4[21] <= instrDataBlockRegs:block2.Reg0[21]
Reg4[22] <= instrDataBlockRegs:block2.Reg0[22]
Reg4[23] <= instrDataBlockRegs:block2.Reg0[23]
Reg5[0] <= instrDataBlockRegs:block2.Reg1[0]
Reg5[1] <= instrDataBlockRegs:block2.Reg1[1]
Reg5[2] <= instrDataBlockRegs:block2.Reg1[2]
Reg5[3] <= instrDataBlockRegs:block2.Reg1[3]
Reg5[4] <= instrDataBlockRegs:block2.Reg1[4]
Reg5[5] <= instrDataBlockRegs:block2.Reg1[5]
Reg5[6] <= instrDataBlockRegs:block2.Reg1[6]
Reg5[7] <= instrDataBlockRegs:block2.Reg1[7]
Reg5[8] <= instrDataBlockRegs:block2.Reg1[8]
Reg5[9] <= instrDataBlockRegs:block2.Reg1[9]
Reg5[10] <= instrDataBlockRegs:block2.Reg1[10]
Reg5[11] <= instrDataBlockRegs:block2.Reg1[11]
Reg5[12] <= instrDataBlockRegs:block2.Reg1[12]
Reg5[13] <= instrDataBlockRegs:block2.Reg1[13]
Reg5[14] <= instrDataBlockRegs:block2.Reg1[14]
Reg5[15] <= instrDataBlockRegs:block2.Reg1[15]
Reg5[16] <= instrDataBlockRegs:block2.Reg1[16]
Reg5[17] <= instrDataBlockRegs:block2.Reg1[17]
Reg5[18] <= instrDataBlockRegs:block2.Reg1[18]
Reg5[19] <= instrDataBlockRegs:block2.Reg1[19]
Reg5[20] <= instrDataBlockRegs:block2.Reg1[20]
Reg5[21] <= instrDataBlockRegs:block2.Reg1[21]
Reg5[22] <= instrDataBlockRegs:block2.Reg1[22]
Reg5[23] <= instrDataBlockRegs:block2.Reg1[23]
Reg6[0] <= instrDataBlockRegs:block2.Reg2[0]
Reg6[1] <= instrDataBlockRegs:block2.Reg2[1]
Reg6[2] <= instrDataBlockRegs:block2.Reg2[2]
Reg6[3] <= instrDataBlockRegs:block2.Reg2[3]
Reg6[4] <= instrDataBlockRegs:block2.Reg2[4]
Reg6[5] <= instrDataBlockRegs:block2.Reg2[5]
Reg6[6] <= instrDataBlockRegs:block2.Reg2[6]
Reg6[7] <= instrDataBlockRegs:block2.Reg2[7]
Reg6[8] <= instrDataBlockRegs:block2.Reg2[8]
Reg6[9] <= instrDataBlockRegs:block2.Reg2[9]
Reg6[10] <= instrDataBlockRegs:block2.Reg2[10]
Reg6[11] <= instrDataBlockRegs:block2.Reg2[11]
Reg6[12] <= instrDataBlockRegs:block2.Reg2[12]
Reg6[13] <= instrDataBlockRegs:block2.Reg2[13]
Reg6[14] <= instrDataBlockRegs:block2.Reg2[14]
Reg6[15] <= instrDataBlockRegs:block2.Reg2[15]
Reg6[16] <= instrDataBlockRegs:block2.Reg2[16]
Reg6[17] <= instrDataBlockRegs:block2.Reg2[17]
Reg6[18] <= instrDataBlockRegs:block2.Reg2[18]
Reg6[19] <= instrDataBlockRegs:block2.Reg2[19]
Reg6[20] <= instrDataBlockRegs:block2.Reg2[20]
Reg6[21] <= instrDataBlockRegs:block2.Reg2[21]
Reg6[22] <= instrDataBlockRegs:block2.Reg2[22]
Reg6[23] <= instrDataBlockRegs:block2.Reg2[23]
Reg7[0] <= instrDataBlockRegs:block2.Reg3[0]
Reg7[1] <= instrDataBlockRegs:block2.Reg3[1]
Reg7[2] <= instrDataBlockRegs:block2.Reg3[2]
Reg7[3] <= instrDataBlockRegs:block2.Reg3[3]
Reg7[4] <= instrDataBlockRegs:block2.Reg3[4]
Reg7[5] <= instrDataBlockRegs:block2.Reg3[5]
Reg7[6] <= instrDataBlockRegs:block2.Reg3[6]
Reg7[7] <= instrDataBlockRegs:block2.Reg3[7]
Reg7[8] <= instrDataBlockRegs:block2.Reg3[8]
Reg7[9] <= instrDataBlockRegs:block2.Reg3[9]
Reg7[10] <= instrDataBlockRegs:block2.Reg3[10]
Reg7[11] <= instrDataBlockRegs:block2.Reg3[11]
Reg7[12] <= instrDataBlockRegs:block2.Reg3[12]
Reg7[13] <= instrDataBlockRegs:block2.Reg3[13]
Reg7[14] <= instrDataBlockRegs:block2.Reg3[14]
Reg7[15] <= instrDataBlockRegs:block2.Reg3[15]
Reg7[16] <= instrDataBlockRegs:block2.Reg3[16]
Reg7[17] <= instrDataBlockRegs:block2.Reg3[17]
Reg7[18] <= instrDataBlockRegs:block2.Reg3[18]
Reg7[19] <= instrDataBlockRegs:block2.Reg3[19]
Reg7[20] <= instrDataBlockRegs:block2.Reg3[20]
Reg7[21] <= instrDataBlockRegs:block2.Reg3[21]
Reg7[22] <= instrDataBlockRegs:block2.Reg3[22]
Reg7[23] <= instrDataBlockRegs:block2.Reg3[23]


|processor|instructionCache:inst54|instrDataSets:set1|instrDataBlockRegs:block1
address[0] => decoder2to4:deco.Sel[0]
address[1] => decoder2to4:deco.Sel[1]
Data[0] => Reg_24:regA.data[0]
Data[0] => Reg_24:regB.data[0]
Data[0] => Reg_24:regC.data[0]
Data[0] => Reg_24:regD.data[0]
Data[1] => Reg_24:regA.data[1]
Data[1] => Reg_24:regB.data[1]
Data[1] => Reg_24:regC.data[1]
Data[1] => Reg_24:regD.data[1]
Data[2] => Reg_24:regA.data[2]
Data[2] => Reg_24:regB.data[2]
Data[2] => Reg_24:regC.data[2]
Data[2] => Reg_24:regD.data[2]
Data[3] => Reg_24:regA.data[3]
Data[3] => Reg_24:regB.data[3]
Data[3] => Reg_24:regC.data[3]
Data[3] => Reg_24:regD.data[3]
Data[4] => Reg_24:regA.data[4]
Data[4] => Reg_24:regB.data[4]
Data[4] => Reg_24:regC.data[4]
Data[4] => Reg_24:regD.data[4]
Data[5] => Reg_24:regA.data[5]
Data[5] => Reg_24:regB.data[5]
Data[5] => Reg_24:regC.data[5]
Data[5] => Reg_24:regD.data[5]
Data[6] => Reg_24:regA.data[6]
Data[6] => Reg_24:regB.data[6]
Data[6] => Reg_24:regC.data[6]
Data[6] => Reg_24:regD.data[6]
Data[7] => Reg_24:regA.data[7]
Data[7] => Reg_24:regB.data[7]
Data[7] => Reg_24:regC.data[7]
Data[7] => Reg_24:regD.data[7]
Data[8] => Reg_24:regA.data[8]
Data[8] => Reg_24:regB.data[8]
Data[8] => Reg_24:regC.data[8]
Data[8] => Reg_24:regD.data[8]
Data[9] => Reg_24:regA.data[9]
Data[9] => Reg_24:regB.data[9]
Data[9] => Reg_24:regC.data[9]
Data[9] => Reg_24:regD.data[9]
Data[10] => Reg_24:regA.data[10]
Data[10] => Reg_24:regB.data[10]
Data[10] => Reg_24:regC.data[10]
Data[10] => Reg_24:regD.data[10]
Data[11] => Reg_24:regA.data[11]
Data[11] => Reg_24:regB.data[11]
Data[11] => Reg_24:regC.data[11]
Data[11] => Reg_24:regD.data[11]
Data[12] => Reg_24:regA.data[12]
Data[12] => Reg_24:regB.data[12]
Data[12] => Reg_24:regC.data[12]
Data[12] => Reg_24:regD.data[12]
Data[13] => Reg_24:regA.data[13]
Data[13] => Reg_24:regB.data[13]
Data[13] => Reg_24:regC.data[13]
Data[13] => Reg_24:regD.data[13]
Data[14] => Reg_24:regA.data[14]
Data[14] => Reg_24:regB.data[14]
Data[14] => Reg_24:regC.data[14]
Data[14] => Reg_24:regD.data[14]
Data[15] => Reg_24:regA.data[15]
Data[15] => Reg_24:regB.data[15]
Data[15] => Reg_24:regC.data[15]
Data[15] => Reg_24:regD.data[15]
Data[16] => Reg_24:regA.data[16]
Data[16] => Reg_24:regB.data[16]
Data[16] => Reg_24:regC.data[16]
Data[16] => Reg_24:regD.data[16]
Data[17] => Reg_24:regA.data[17]
Data[17] => Reg_24:regB.data[17]
Data[17] => Reg_24:regC.data[17]
Data[17] => Reg_24:regD.data[17]
Data[18] => Reg_24:regA.data[18]
Data[18] => Reg_24:regB.data[18]
Data[18] => Reg_24:regC.data[18]
Data[18] => Reg_24:regD.data[18]
Data[19] => Reg_24:regA.data[19]
Data[19] => Reg_24:regB.data[19]
Data[19] => Reg_24:regC.data[19]
Data[19] => Reg_24:regD.data[19]
Data[20] => Reg_24:regA.data[20]
Data[20] => Reg_24:regB.data[20]
Data[20] => Reg_24:regC.data[20]
Data[20] => Reg_24:regD.data[20]
Data[21] => Reg_24:regA.data[21]
Data[21] => Reg_24:regB.data[21]
Data[21] => Reg_24:regC.data[21]
Data[21] => Reg_24:regD.data[21]
Data[22] => Reg_24:regA.data[22]
Data[22] => Reg_24:regB.data[22]
Data[22] => Reg_24:regC.data[22]
Data[22] => Reg_24:regD.data[22]
Data[23] => Reg_24:regA.data[23]
Data[23] => Reg_24:regB.data[23]
Data[23] => Reg_24:regC.data[23]
Data[23] => Reg_24:regD.data[23]
clock => Reg_24:regA.clock
clock => Reg_24:regB.clock
clock => Reg_24:regC.clock
clock => Reg_24:regD.clock
reset => Reg_24:regA.aclr
reset => Reg_24:regB.aclr
reset => Reg_24:regC.aclr
reset => Reg_24:regD.aclr
enable => enable1.IN1
enable => enable2.IN1
enable => enable3.IN1
enable => enable4.IN1
Reg0[0] <= Reg_24:regA.q[0]
Reg0[1] <= Reg_24:regA.q[1]
Reg0[2] <= Reg_24:regA.q[2]
Reg0[3] <= Reg_24:regA.q[3]
Reg0[4] <= Reg_24:regA.q[4]
Reg0[5] <= Reg_24:regA.q[5]
Reg0[6] <= Reg_24:regA.q[6]
Reg0[7] <= Reg_24:regA.q[7]
Reg0[8] <= Reg_24:regA.q[8]
Reg0[9] <= Reg_24:regA.q[9]
Reg0[10] <= Reg_24:regA.q[10]
Reg0[11] <= Reg_24:regA.q[11]
Reg0[12] <= Reg_24:regA.q[12]
Reg0[13] <= Reg_24:regA.q[13]
Reg0[14] <= Reg_24:regA.q[14]
Reg0[15] <= Reg_24:regA.q[15]
Reg0[16] <= Reg_24:regA.q[16]
Reg0[17] <= Reg_24:regA.q[17]
Reg0[18] <= Reg_24:regA.q[18]
Reg0[19] <= Reg_24:regA.q[19]
Reg0[20] <= Reg_24:regA.q[20]
Reg0[21] <= Reg_24:regA.q[21]
Reg0[22] <= Reg_24:regA.q[22]
Reg0[23] <= Reg_24:regA.q[23]
Reg1[0] <= Reg_24:regB.q[0]
Reg1[1] <= Reg_24:regB.q[1]
Reg1[2] <= Reg_24:regB.q[2]
Reg1[3] <= Reg_24:regB.q[3]
Reg1[4] <= Reg_24:regB.q[4]
Reg1[5] <= Reg_24:regB.q[5]
Reg1[6] <= Reg_24:regB.q[6]
Reg1[7] <= Reg_24:regB.q[7]
Reg1[8] <= Reg_24:regB.q[8]
Reg1[9] <= Reg_24:regB.q[9]
Reg1[10] <= Reg_24:regB.q[10]
Reg1[11] <= Reg_24:regB.q[11]
Reg1[12] <= Reg_24:regB.q[12]
Reg1[13] <= Reg_24:regB.q[13]
Reg1[14] <= Reg_24:regB.q[14]
Reg1[15] <= Reg_24:regB.q[15]
Reg1[16] <= Reg_24:regB.q[16]
Reg1[17] <= Reg_24:regB.q[17]
Reg1[18] <= Reg_24:regB.q[18]
Reg1[19] <= Reg_24:regB.q[19]
Reg1[20] <= Reg_24:regB.q[20]
Reg1[21] <= Reg_24:regB.q[21]
Reg1[22] <= Reg_24:regB.q[22]
Reg1[23] <= Reg_24:regB.q[23]
Reg2[0] <= Reg_24:regC.q[0]
Reg2[1] <= Reg_24:regC.q[1]
Reg2[2] <= Reg_24:regC.q[2]
Reg2[3] <= Reg_24:regC.q[3]
Reg2[4] <= Reg_24:regC.q[4]
Reg2[5] <= Reg_24:regC.q[5]
Reg2[6] <= Reg_24:regC.q[6]
Reg2[7] <= Reg_24:regC.q[7]
Reg2[8] <= Reg_24:regC.q[8]
Reg2[9] <= Reg_24:regC.q[9]
Reg2[10] <= Reg_24:regC.q[10]
Reg2[11] <= Reg_24:regC.q[11]
Reg2[12] <= Reg_24:regC.q[12]
Reg2[13] <= Reg_24:regC.q[13]
Reg2[14] <= Reg_24:regC.q[14]
Reg2[15] <= Reg_24:regC.q[15]
Reg2[16] <= Reg_24:regC.q[16]
Reg2[17] <= Reg_24:regC.q[17]
Reg2[18] <= Reg_24:regC.q[18]
Reg2[19] <= Reg_24:regC.q[19]
Reg2[20] <= Reg_24:regC.q[20]
Reg2[21] <= Reg_24:regC.q[21]
Reg2[22] <= Reg_24:regC.q[22]
Reg2[23] <= Reg_24:regC.q[23]
Reg3[0] <= Reg_24:regD.q[0]
Reg3[1] <= Reg_24:regD.q[1]
Reg3[2] <= Reg_24:regD.q[2]
Reg3[3] <= Reg_24:regD.q[3]
Reg3[4] <= Reg_24:regD.q[4]
Reg3[5] <= Reg_24:regD.q[5]
Reg3[6] <= Reg_24:regD.q[6]
Reg3[7] <= Reg_24:regD.q[7]
Reg3[8] <= Reg_24:regD.q[8]
Reg3[9] <= Reg_24:regD.q[9]
Reg3[10] <= Reg_24:regD.q[10]
Reg3[11] <= Reg_24:regD.q[11]
Reg3[12] <= Reg_24:regD.q[12]
Reg3[13] <= Reg_24:regD.q[13]
Reg3[14] <= Reg_24:regD.q[14]
Reg3[15] <= Reg_24:regD.q[15]
Reg3[16] <= Reg_24:regD.q[16]
Reg3[17] <= Reg_24:regD.q[17]
Reg3[18] <= Reg_24:regD.q[18]
Reg3[19] <= Reg_24:regD.q[19]
Reg3[20] <= Reg_24:regD.q[20]
Reg3[21] <= Reg_24:regD.q[21]
Reg3[22] <= Reg_24:regD.q[22]
Reg3[23] <= Reg_24:regD.q[23]


|processor|instructionCache:inst54|instrDataSets:set1|instrDataBlockRegs:block1|decoder2to4:deco
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Output[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrDataSets:set1|instrDataBlockRegs:block1|Reg_24:regA
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|instructionCache:inst54|instrDataSets:set1|instrDataBlockRegs:block1|Reg_24:regA|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrDataSets:set1|instrDataBlockRegs:block1|Reg_24:regB
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|instructionCache:inst54|instrDataSets:set1|instrDataBlockRegs:block1|Reg_24:regB|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrDataSets:set1|instrDataBlockRegs:block1|Reg_24:regC
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|instructionCache:inst54|instrDataSets:set1|instrDataBlockRegs:block1|Reg_24:regC|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrDataSets:set1|instrDataBlockRegs:block1|Reg_24:regD
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|instructionCache:inst54|instrDataSets:set1|instrDataBlockRegs:block1|Reg_24:regD|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrDataSets:set1|instrDataBlockRegs:block2
address[0] => decoder2to4:deco.Sel[0]
address[1] => decoder2to4:deco.Sel[1]
Data[0] => Reg_24:regA.data[0]
Data[0] => Reg_24:regB.data[0]
Data[0] => Reg_24:regC.data[0]
Data[0] => Reg_24:regD.data[0]
Data[1] => Reg_24:regA.data[1]
Data[1] => Reg_24:regB.data[1]
Data[1] => Reg_24:regC.data[1]
Data[1] => Reg_24:regD.data[1]
Data[2] => Reg_24:regA.data[2]
Data[2] => Reg_24:regB.data[2]
Data[2] => Reg_24:regC.data[2]
Data[2] => Reg_24:regD.data[2]
Data[3] => Reg_24:regA.data[3]
Data[3] => Reg_24:regB.data[3]
Data[3] => Reg_24:regC.data[3]
Data[3] => Reg_24:regD.data[3]
Data[4] => Reg_24:regA.data[4]
Data[4] => Reg_24:regB.data[4]
Data[4] => Reg_24:regC.data[4]
Data[4] => Reg_24:regD.data[4]
Data[5] => Reg_24:regA.data[5]
Data[5] => Reg_24:regB.data[5]
Data[5] => Reg_24:regC.data[5]
Data[5] => Reg_24:regD.data[5]
Data[6] => Reg_24:regA.data[6]
Data[6] => Reg_24:regB.data[6]
Data[6] => Reg_24:regC.data[6]
Data[6] => Reg_24:regD.data[6]
Data[7] => Reg_24:regA.data[7]
Data[7] => Reg_24:regB.data[7]
Data[7] => Reg_24:regC.data[7]
Data[7] => Reg_24:regD.data[7]
Data[8] => Reg_24:regA.data[8]
Data[8] => Reg_24:regB.data[8]
Data[8] => Reg_24:regC.data[8]
Data[8] => Reg_24:regD.data[8]
Data[9] => Reg_24:regA.data[9]
Data[9] => Reg_24:regB.data[9]
Data[9] => Reg_24:regC.data[9]
Data[9] => Reg_24:regD.data[9]
Data[10] => Reg_24:regA.data[10]
Data[10] => Reg_24:regB.data[10]
Data[10] => Reg_24:regC.data[10]
Data[10] => Reg_24:regD.data[10]
Data[11] => Reg_24:regA.data[11]
Data[11] => Reg_24:regB.data[11]
Data[11] => Reg_24:regC.data[11]
Data[11] => Reg_24:regD.data[11]
Data[12] => Reg_24:regA.data[12]
Data[12] => Reg_24:regB.data[12]
Data[12] => Reg_24:regC.data[12]
Data[12] => Reg_24:regD.data[12]
Data[13] => Reg_24:regA.data[13]
Data[13] => Reg_24:regB.data[13]
Data[13] => Reg_24:regC.data[13]
Data[13] => Reg_24:regD.data[13]
Data[14] => Reg_24:regA.data[14]
Data[14] => Reg_24:regB.data[14]
Data[14] => Reg_24:regC.data[14]
Data[14] => Reg_24:regD.data[14]
Data[15] => Reg_24:regA.data[15]
Data[15] => Reg_24:regB.data[15]
Data[15] => Reg_24:regC.data[15]
Data[15] => Reg_24:regD.data[15]
Data[16] => Reg_24:regA.data[16]
Data[16] => Reg_24:regB.data[16]
Data[16] => Reg_24:regC.data[16]
Data[16] => Reg_24:regD.data[16]
Data[17] => Reg_24:regA.data[17]
Data[17] => Reg_24:regB.data[17]
Data[17] => Reg_24:regC.data[17]
Data[17] => Reg_24:regD.data[17]
Data[18] => Reg_24:regA.data[18]
Data[18] => Reg_24:regB.data[18]
Data[18] => Reg_24:regC.data[18]
Data[18] => Reg_24:regD.data[18]
Data[19] => Reg_24:regA.data[19]
Data[19] => Reg_24:regB.data[19]
Data[19] => Reg_24:regC.data[19]
Data[19] => Reg_24:regD.data[19]
Data[20] => Reg_24:regA.data[20]
Data[20] => Reg_24:regB.data[20]
Data[20] => Reg_24:regC.data[20]
Data[20] => Reg_24:regD.data[20]
Data[21] => Reg_24:regA.data[21]
Data[21] => Reg_24:regB.data[21]
Data[21] => Reg_24:regC.data[21]
Data[21] => Reg_24:regD.data[21]
Data[22] => Reg_24:regA.data[22]
Data[22] => Reg_24:regB.data[22]
Data[22] => Reg_24:regC.data[22]
Data[22] => Reg_24:regD.data[22]
Data[23] => Reg_24:regA.data[23]
Data[23] => Reg_24:regB.data[23]
Data[23] => Reg_24:regC.data[23]
Data[23] => Reg_24:regD.data[23]
clock => Reg_24:regA.clock
clock => Reg_24:regB.clock
clock => Reg_24:regC.clock
clock => Reg_24:regD.clock
reset => Reg_24:regA.aclr
reset => Reg_24:regB.aclr
reset => Reg_24:regC.aclr
reset => Reg_24:regD.aclr
enable => enable1.IN1
enable => enable2.IN1
enable => enable3.IN1
enable => enable4.IN1
Reg0[0] <= Reg_24:regA.q[0]
Reg0[1] <= Reg_24:regA.q[1]
Reg0[2] <= Reg_24:regA.q[2]
Reg0[3] <= Reg_24:regA.q[3]
Reg0[4] <= Reg_24:regA.q[4]
Reg0[5] <= Reg_24:regA.q[5]
Reg0[6] <= Reg_24:regA.q[6]
Reg0[7] <= Reg_24:regA.q[7]
Reg0[8] <= Reg_24:regA.q[8]
Reg0[9] <= Reg_24:regA.q[9]
Reg0[10] <= Reg_24:regA.q[10]
Reg0[11] <= Reg_24:regA.q[11]
Reg0[12] <= Reg_24:regA.q[12]
Reg0[13] <= Reg_24:regA.q[13]
Reg0[14] <= Reg_24:regA.q[14]
Reg0[15] <= Reg_24:regA.q[15]
Reg0[16] <= Reg_24:regA.q[16]
Reg0[17] <= Reg_24:regA.q[17]
Reg0[18] <= Reg_24:regA.q[18]
Reg0[19] <= Reg_24:regA.q[19]
Reg0[20] <= Reg_24:regA.q[20]
Reg0[21] <= Reg_24:regA.q[21]
Reg0[22] <= Reg_24:regA.q[22]
Reg0[23] <= Reg_24:regA.q[23]
Reg1[0] <= Reg_24:regB.q[0]
Reg1[1] <= Reg_24:regB.q[1]
Reg1[2] <= Reg_24:regB.q[2]
Reg1[3] <= Reg_24:regB.q[3]
Reg1[4] <= Reg_24:regB.q[4]
Reg1[5] <= Reg_24:regB.q[5]
Reg1[6] <= Reg_24:regB.q[6]
Reg1[7] <= Reg_24:regB.q[7]
Reg1[8] <= Reg_24:regB.q[8]
Reg1[9] <= Reg_24:regB.q[9]
Reg1[10] <= Reg_24:regB.q[10]
Reg1[11] <= Reg_24:regB.q[11]
Reg1[12] <= Reg_24:regB.q[12]
Reg1[13] <= Reg_24:regB.q[13]
Reg1[14] <= Reg_24:regB.q[14]
Reg1[15] <= Reg_24:regB.q[15]
Reg1[16] <= Reg_24:regB.q[16]
Reg1[17] <= Reg_24:regB.q[17]
Reg1[18] <= Reg_24:regB.q[18]
Reg1[19] <= Reg_24:regB.q[19]
Reg1[20] <= Reg_24:regB.q[20]
Reg1[21] <= Reg_24:regB.q[21]
Reg1[22] <= Reg_24:regB.q[22]
Reg1[23] <= Reg_24:regB.q[23]
Reg2[0] <= Reg_24:regC.q[0]
Reg2[1] <= Reg_24:regC.q[1]
Reg2[2] <= Reg_24:regC.q[2]
Reg2[3] <= Reg_24:regC.q[3]
Reg2[4] <= Reg_24:regC.q[4]
Reg2[5] <= Reg_24:regC.q[5]
Reg2[6] <= Reg_24:regC.q[6]
Reg2[7] <= Reg_24:regC.q[7]
Reg2[8] <= Reg_24:regC.q[8]
Reg2[9] <= Reg_24:regC.q[9]
Reg2[10] <= Reg_24:regC.q[10]
Reg2[11] <= Reg_24:regC.q[11]
Reg2[12] <= Reg_24:regC.q[12]
Reg2[13] <= Reg_24:regC.q[13]
Reg2[14] <= Reg_24:regC.q[14]
Reg2[15] <= Reg_24:regC.q[15]
Reg2[16] <= Reg_24:regC.q[16]
Reg2[17] <= Reg_24:regC.q[17]
Reg2[18] <= Reg_24:regC.q[18]
Reg2[19] <= Reg_24:regC.q[19]
Reg2[20] <= Reg_24:regC.q[20]
Reg2[21] <= Reg_24:regC.q[21]
Reg2[22] <= Reg_24:regC.q[22]
Reg2[23] <= Reg_24:regC.q[23]
Reg3[0] <= Reg_24:regD.q[0]
Reg3[1] <= Reg_24:regD.q[1]
Reg3[2] <= Reg_24:regD.q[2]
Reg3[3] <= Reg_24:regD.q[3]
Reg3[4] <= Reg_24:regD.q[4]
Reg3[5] <= Reg_24:regD.q[5]
Reg3[6] <= Reg_24:regD.q[6]
Reg3[7] <= Reg_24:regD.q[7]
Reg3[8] <= Reg_24:regD.q[8]
Reg3[9] <= Reg_24:regD.q[9]
Reg3[10] <= Reg_24:regD.q[10]
Reg3[11] <= Reg_24:regD.q[11]
Reg3[12] <= Reg_24:regD.q[12]
Reg3[13] <= Reg_24:regD.q[13]
Reg3[14] <= Reg_24:regD.q[14]
Reg3[15] <= Reg_24:regD.q[15]
Reg3[16] <= Reg_24:regD.q[16]
Reg3[17] <= Reg_24:regD.q[17]
Reg3[18] <= Reg_24:regD.q[18]
Reg3[19] <= Reg_24:regD.q[19]
Reg3[20] <= Reg_24:regD.q[20]
Reg3[21] <= Reg_24:regD.q[21]
Reg3[22] <= Reg_24:regD.q[22]
Reg3[23] <= Reg_24:regD.q[23]


|processor|instructionCache:inst54|instrDataSets:set1|instrDataBlockRegs:block2|decoder2to4:deco
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Output[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrDataSets:set1|instrDataBlockRegs:block2|Reg_24:regA
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|instructionCache:inst54|instrDataSets:set1|instrDataBlockRegs:block2|Reg_24:regA|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrDataSets:set1|instrDataBlockRegs:block2|Reg_24:regB
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|instructionCache:inst54|instrDataSets:set1|instrDataBlockRegs:block2|Reg_24:regB|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrDataSets:set1|instrDataBlockRegs:block2|Reg_24:regC
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|instructionCache:inst54|instrDataSets:set1|instrDataBlockRegs:block2|Reg_24:regC|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrDataSets:set1|instrDataBlockRegs:block2|Reg_24:regD
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|instructionCache:inst54|instrDataSets:set1|instrDataBlockRegs:block2|Reg_24:regD|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrDataSets:set2
address[0] => instrDataBlockRegs:block1.address[0]
address[0] => instrDataBlockRegs:block2.address[0]
address[1] => instrDataBlockRegs:block1.address[1]
address[1] => instrDataBlockRegs:block2.address[1]
Data[0] => instrDataBlockRegs:block1.Data[0]
Data[0] => instrDataBlockRegs:block2.Data[0]
Data[1] => instrDataBlockRegs:block1.Data[1]
Data[1] => instrDataBlockRegs:block2.Data[1]
Data[2] => instrDataBlockRegs:block1.Data[2]
Data[2] => instrDataBlockRegs:block2.Data[2]
Data[3] => instrDataBlockRegs:block1.Data[3]
Data[3] => instrDataBlockRegs:block2.Data[3]
Data[4] => instrDataBlockRegs:block1.Data[4]
Data[4] => instrDataBlockRegs:block2.Data[4]
Data[5] => instrDataBlockRegs:block1.Data[5]
Data[5] => instrDataBlockRegs:block2.Data[5]
Data[6] => instrDataBlockRegs:block1.Data[6]
Data[6] => instrDataBlockRegs:block2.Data[6]
Data[7] => instrDataBlockRegs:block1.Data[7]
Data[7] => instrDataBlockRegs:block2.Data[7]
Data[8] => instrDataBlockRegs:block1.Data[8]
Data[8] => instrDataBlockRegs:block2.Data[8]
Data[9] => instrDataBlockRegs:block1.Data[9]
Data[9] => instrDataBlockRegs:block2.Data[9]
Data[10] => instrDataBlockRegs:block1.Data[10]
Data[10] => instrDataBlockRegs:block2.Data[10]
Data[11] => instrDataBlockRegs:block1.Data[11]
Data[11] => instrDataBlockRegs:block2.Data[11]
Data[12] => instrDataBlockRegs:block1.Data[12]
Data[12] => instrDataBlockRegs:block2.Data[12]
Data[13] => instrDataBlockRegs:block1.Data[13]
Data[13] => instrDataBlockRegs:block2.Data[13]
Data[14] => instrDataBlockRegs:block1.Data[14]
Data[14] => instrDataBlockRegs:block2.Data[14]
Data[15] => instrDataBlockRegs:block1.Data[15]
Data[15] => instrDataBlockRegs:block2.Data[15]
Data[16] => instrDataBlockRegs:block1.Data[16]
Data[16] => instrDataBlockRegs:block2.Data[16]
Data[17] => instrDataBlockRegs:block1.Data[17]
Data[17] => instrDataBlockRegs:block2.Data[17]
Data[18] => instrDataBlockRegs:block1.Data[18]
Data[18] => instrDataBlockRegs:block2.Data[18]
Data[19] => instrDataBlockRegs:block1.Data[19]
Data[19] => instrDataBlockRegs:block2.Data[19]
Data[20] => instrDataBlockRegs:block1.Data[20]
Data[20] => instrDataBlockRegs:block2.Data[20]
Data[21] => instrDataBlockRegs:block1.Data[21]
Data[21] => instrDataBlockRegs:block2.Data[21]
Data[22] => instrDataBlockRegs:block1.Data[22]
Data[22] => instrDataBlockRegs:block2.Data[22]
Data[23] => instrDataBlockRegs:block1.Data[23]
Data[23] => instrDataBlockRegs:block2.Data[23]
clock => instrDataBlockRegs:block1.clock
clock => instrDataBlockRegs:block2.clock
reset => instrDataBlockRegs:block1.reset
reset => instrDataBlockRegs:block2.reset
enable => enableBlock1.IN0
enable => enableBlock2.IN0
bl => enableBlock2.IN1
bl => enableBlock1.IN1
Reg0[0] <= instrDataBlockRegs:block1.Reg0[0]
Reg0[1] <= instrDataBlockRegs:block1.Reg0[1]
Reg0[2] <= instrDataBlockRegs:block1.Reg0[2]
Reg0[3] <= instrDataBlockRegs:block1.Reg0[3]
Reg0[4] <= instrDataBlockRegs:block1.Reg0[4]
Reg0[5] <= instrDataBlockRegs:block1.Reg0[5]
Reg0[6] <= instrDataBlockRegs:block1.Reg0[6]
Reg0[7] <= instrDataBlockRegs:block1.Reg0[7]
Reg0[8] <= instrDataBlockRegs:block1.Reg0[8]
Reg0[9] <= instrDataBlockRegs:block1.Reg0[9]
Reg0[10] <= instrDataBlockRegs:block1.Reg0[10]
Reg0[11] <= instrDataBlockRegs:block1.Reg0[11]
Reg0[12] <= instrDataBlockRegs:block1.Reg0[12]
Reg0[13] <= instrDataBlockRegs:block1.Reg0[13]
Reg0[14] <= instrDataBlockRegs:block1.Reg0[14]
Reg0[15] <= instrDataBlockRegs:block1.Reg0[15]
Reg0[16] <= instrDataBlockRegs:block1.Reg0[16]
Reg0[17] <= instrDataBlockRegs:block1.Reg0[17]
Reg0[18] <= instrDataBlockRegs:block1.Reg0[18]
Reg0[19] <= instrDataBlockRegs:block1.Reg0[19]
Reg0[20] <= instrDataBlockRegs:block1.Reg0[20]
Reg0[21] <= instrDataBlockRegs:block1.Reg0[21]
Reg0[22] <= instrDataBlockRegs:block1.Reg0[22]
Reg0[23] <= instrDataBlockRegs:block1.Reg0[23]
Reg1[0] <= instrDataBlockRegs:block1.Reg1[0]
Reg1[1] <= instrDataBlockRegs:block1.Reg1[1]
Reg1[2] <= instrDataBlockRegs:block1.Reg1[2]
Reg1[3] <= instrDataBlockRegs:block1.Reg1[3]
Reg1[4] <= instrDataBlockRegs:block1.Reg1[4]
Reg1[5] <= instrDataBlockRegs:block1.Reg1[5]
Reg1[6] <= instrDataBlockRegs:block1.Reg1[6]
Reg1[7] <= instrDataBlockRegs:block1.Reg1[7]
Reg1[8] <= instrDataBlockRegs:block1.Reg1[8]
Reg1[9] <= instrDataBlockRegs:block1.Reg1[9]
Reg1[10] <= instrDataBlockRegs:block1.Reg1[10]
Reg1[11] <= instrDataBlockRegs:block1.Reg1[11]
Reg1[12] <= instrDataBlockRegs:block1.Reg1[12]
Reg1[13] <= instrDataBlockRegs:block1.Reg1[13]
Reg1[14] <= instrDataBlockRegs:block1.Reg1[14]
Reg1[15] <= instrDataBlockRegs:block1.Reg1[15]
Reg1[16] <= instrDataBlockRegs:block1.Reg1[16]
Reg1[17] <= instrDataBlockRegs:block1.Reg1[17]
Reg1[18] <= instrDataBlockRegs:block1.Reg1[18]
Reg1[19] <= instrDataBlockRegs:block1.Reg1[19]
Reg1[20] <= instrDataBlockRegs:block1.Reg1[20]
Reg1[21] <= instrDataBlockRegs:block1.Reg1[21]
Reg1[22] <= instrDataBlockRegs:block1.Reg1[22]
Reg1[23] <= instrDataBlockRegs:block1.Reg1[23]
Reg2[0] <= instrDataBlockRegs:block1.Reg2[0]
Reg2[1] <= instrDataBlockRegs:block1.Reg2[1]
Reg2[2] <= instrDataBlockRegs:block1.Reg2[2]
Reg2[3] <= instrDataBlockRegs:block1.Reg2[3]
Reg2[4] <= instrDataBlockRegs:block1.Reg2[4]
Reg2[5] <= instrDataBlockRegs:block1.Reg2[5]
Reg2[6] <= instrDataBlockRegs:block1.Reg2[6]
Reg2[7] <= instrDataBlockRegs:block1.Reg2[7]
Reg2[8] <= instrDataBlockRegs:block1.Reg2[8]
Reg2[9] <= instrDataBlockRegs:block1.Reg2[9]
Reg2[10] <= instrDataBlockRegs:block1.Reg2[10]
Reg2[11] <= instrDataBlockRegs:block1.Reg2[11]
Reg2[12] <= instrDataBlockRegs:block1.Reg2[12]
Reg2[13] <= instrDataBlockRegs:block1.Reg2[13]
Reg2[14] <= instrDataBlockRegs:block1.Reg2[14]
Reg2[15] <= instrDataBlockRegs:block1.Reg2[15]
Reg2[16] <= instrDataBlockRegs:block1.Reg2[16]
Reg2[17] <= instrDataBlockRegs:block1.Reg2[17]
Reg2[18] <= instrDataBlockRegs:block1.Reg2[18]
Reg2[19] <= instrDataBlockRegs:block1.Reg2[19]
Reg2[20] <= instrDataBlockRegs:block1.Reg2[20]
Reg2[21] <= instrDataBlockRegs:block1.Reg2[21]
Reg2[22] <= instrDataBlockRegs:block1.Reg2[22]
Reg2[23] <= instrDataBlockRegs:block1.Reg2[23]
Reg3[0] <= instrDataBlockRegs:block1.Reg3[0]
Reg3[1] <= instrDataBlockRegs:block1.Reg3[1]
Reg3[2] <= instrDataBlockRegs:block1.Reg3[2]
Reg3[3] <= instrDataBlockRegs:block1.Reg3[3]
Reg3[4] <= instrDataBlockRegs:block1.Reg3[4]
Reg3[5] <= instrDataBlockRegs:block1.Reg3[5]
Reg3[6] <= instrDataBlockRegs:block1.Reg3[6]
Reg3[7] <= instrDataBlockRegs:block1.Reg3[7]
Reg3[8] <= instrDataBlockRegs:block1.Reg3[8]
Reg3[9] <= instrDataBlockRegs:block1.Reg3[9]
Reg3[10] <= instrDataBlockRegs:block1.Reg3[10]
Reg3[11] <= instrDataBlockRegs:block1.Reg3[11]
Reg3[12] <= instrDataBlockRegs:block1.Reg3[12]
Reg3[13] <= instrDataBlockRegs:block1.Reg3[13]
Reg3[14] <= instrDataBlockRegs:block1.Reg3[14]
Reg3[15] <= instrDataBlockRegs:block1.Reg3[15]
Reg3[16] <= instrDataBlockRegs:block1.Reg3[16]
Reg3[17] <= instrDataBlockRegs:block1.Reg3[17]
Reg3[18] <= instrDataBlockRegs:block1.Reg3[18]
Reg3[19] <= instrDataBlockRegs:block1.Reg3[19]
Reg3[20] <= instrDataBlockRegs:block1.Reg3[20]
Reg3[21] <= instrDataBlockRegs:block1.Reg3[21]
Reg3[22] <= instrDataBlockRegs:block1.Reg3[22]
Reg3[23] <= instrDataBlockRegs:block1.Reg3[23]
Reg4[0] <= instrDataBlockRegs:block2.Reg0[0]
Reg4[1] <= instrDataBlockRegs:block2.Reg0[1]
Reg4[2] <= instrDataBlockRegs:block2.Reg0[2]
Reg4[3] <= instrDataBlockRegs:block2.Reg0[3]
Reg4[4] <= instrDataBlockRegs:block2.Reg0[4]
Reg4[5] <= instrDataBlockRegs:block2.Reg0[5]
Reg4[6] <= instrDataBlockRegs:block2.Reg0[6]
Reg4[7] <= instrDataBlockRegs:block2.Reg0[7]
Reg4[8] <= instrDataBlockRegs:block2.Reg0[8]
Reg4[9] <= instrDataBlockRegs:block2.Reg0[9]
Reg4[10] <= instrDataBlockRegs:block2.Reg0[10]
Reg4[11] <= instrDataBlockRegs:block2.Reg0[11]
Reg4[12] <= instrDataBlockRegs:block2.Reg0[12]
Reg4[13] <= instrDataBlockRegs:block2.Reg0[13]
Reg4[14] <= instrDataBlockRegs:block2.Reg0[14]
Reg4[15] <= instrDataBlockRegs:block2.Reg0[15]
Reg4[16] <= instrDataBlockRegs:block2.Reg0[16]
Reg4[17] <= instrDataBlockRegs:block2.Reg0[17]
Reg4[18] <= instrDataBlockRegs:block2.Reg0[18]
Reg4[19] <= instrDataBlockRegs:block2.Reg0[19]
Reg4[20] <= instrDataBlockRegs:block2.Reg0[20]
Reg4[21] <= instrDataBlockRegs:block2.Reg0[21]
Reg4[22] <= instrDataBlockRegs:block2.Reg0[22]
Reg4[23] <= instrDataBlockRegs:block2.Reg0[23]
Reg5[0] <= instrDataBlockRegs:block2.Reg1[0]
Reg5[1] <= instrDataBlockRegs:block2.Reg1[1]
Reg5[2] <= instrDataBlockRegs:block2.Reg1[2]
Reg5[3] <= instrDataBlockRegs:block2.Reg1[3]
Reg5[4] <= instrDataBlockRegs:block2.Reg1[4]
Reg5[5] <= instrDataBlockRegs:block2.Reg1[5]
Reg5[6] <= instrDataBlockRegs:block2.Reg1[6]
Reg5[7] <= instrDataBlockRegs:block2.Reg1[7]
Reg5[8] <= instrDataBlockRegs:block2.Reg1[8]
Reg5[9] <= instrDataBlockRegs:block2.Reg1[9]
Reg5[10] <= instrDataBlockRegs:block2.Reg1[10]
Reg5[11] <= instrDataBlockRegs:block2.Reg1[11]
Reg5[12] <= instrDataBlockRegs:block2.Reg1[12]
Reg5[13] <= instrDataBlockRegs:block2.Reg1[13]
Reg5[14] <= instrDataBlockRegs:block2.Reg1[14]
Reg5[15] <= instrDataBlockRegs:block2.Reg1[15]
Reg5[16] <= instrDataBlockRegs:block2.Reg1[16]
Reg5[17] <= instrDataBlockRegs:block2.Reg1[17]
Reg5[18] <= instrDataBlockRegs:block2.Reg1[18]
Reg5[19] <= instrDataBlockRegs:block2.Reg1[19]
Reg5[20] <= instrDataBlockRegs:block2.Reg1[20]
Reg5[21] <= instrDataBlockRegs:block2.Reg1[21]
Reg5[22] <= instrDataBlockRegs:block2.Reg1[22]
Reg5[23] <= instrDataBlockRegs:block2.Reg1[23]
Reg6[0] <= instrDataBlockRegs:block2.Reg2[0]
Reg6[1] <= instrDataBlockRegs:block2.Reg2[1]
Reg6[2] <= instrDataBlockRegs:block2.Reg2[2]
Reg6[3] <= instrDataBlockRegs:block2.Reg2[3]
Reg6[4] <= instrDataBlockRegs:block2.Reg2[4]
Reg6[5] <= instrDataBlockRegs:block2.Reg2[5]
Reg6[6] <= instrDataBlockRegs:block2.Reg2[6]
Reg6[7] <= instrDataBlockRegs:block2.Reg2[7]
Reg6[8] <= instrDataBlockRegs:block2.Reg2[8]
Reg6[9] <= instrDataBlockRegs:block2.Reg2[9]
Reg6[10] <= instrDataBlockRegs:block2.Reg2[10]
Reg6[11] <= instrDataBlockRegs:block2.Reg2[11]
Reg6[12] <= instrDataBlockRegs:block2.Reg2[12]
Reg6[13] <= instrDataBlockRegs:block2.Reg2[13]
Reg6[14] <= instrDataBlockRegs:block2.Reg2[14]
Reg6[15] <= instrDataBlockRegs:block2.Reg2[15]
Reg6[16] <= instrDataBlockRegs:block2.Reg2[16]
Reg6[17] <= instrDataBlockRegs:block2.Reg2[17]
Reg6[18] <= instrDataBlockRegs:block2.Reg2[18]
Reg6[19] <= instrDataBlockRegs:block2.Reg2[19]
Reg6[20] <= instrDataBlockRegs:block2.Reg2[20]
Reg6[21] <= instrDataBlockRegs:block2.Reg2[21]
Reg6[22] <= instrDataBlockRegs:block2.Reg2[22]
Reg6[23] <= instrDataBlockRegs:block2.Reg2[23]
Reg7[0] <= instrDataBlockRegs:block2.Reg3[0]
Reg7[1] <= instrDataBlockRegs:block2.Reg3[1]
Reg7[2] <= instrDataBlockRegs:block2.Reg3[2]
Reg7[3] <= instrDataBlockRegs:block2.Reg3[3]
Reg7[4] <= instrDataBlockRegs:block2.Reg3[4]
Reg7[5] <= instrDataBlockRegs:block2.Reg3[5]
Reg7[6] <= instrDataBlockRegs:block2.Reg3[6]
Reg7[7] <= instrDataBlockRegs:block2.Reg3[7]
Reg7[8] <= instrDataBlockRegs:block2.Reg3[8]
Reg7[9] <= instrDataBlockRegs:block2.Reg3[9]
Reg7[10] <= instrDataBlockRegs:block2.Reg3[10]
Reg7[11] <= instrDataBlockRegs:block2.Reg3[11]
Reg7[12] <= instrDataBlockRegs:block2.Reg3[12]
Reg7[13] <= instrDataBlockRegs:block2.Reg3[13]
Reg7[14] <= instrDataBlockRegs:block2.Reg3[14]
Reg7[15] <= instrDataBlockRegs:block2.Reg3[15]
Reg7[16] <= instrDataBlockRegs:block2.Reg3[16]
Reg7[17] <= instrDataBlockRegs:block2.Reg3[17]
Reg7[18] <= instrDataBlockRegs:block2.Reg3[18]
Reg7[19] <= instrDataBlockRegs:block2.Reg3[19]
Reg7[20] <= instrDataBlockRegs:block2.Reg3[20]
Reg7[21] <= instrDataBlockRegs:block2.Reg3[21]
Reg7[22] <= instrDataBlockRegs:block2.Reg3[22]
Reg7[23] <= instrDataBlockRegs:block2.Reg3[23]


|processor|instructionCache:inst54|instrDataSets:set2|instrDataBlockRegs:block1
address[0] => decoder2to4:deco.Sel[0]
address[1] => decoder2to4:deco.Sel[1]
Data[0] => Reg_24:regA.data[0]
Data[0] => Reg_24:regB.data[0]
Data[0] => Reg_24:regC.data[0]
Data[0] => Reg_24:regD.data[0]
Data[1] => Reg_24:regA.data[1]
Data[1] => Reg_24:regB.data[1]
Data[1] => Reg_24:regC.data[1]
Data[1] => Reg_24:regD.data[1]
Data[2] => Reg_24:regA.data[2]
Data[2] => Reg_24:regB.data[2]
Data[2] => Reg_24:regC.data[2]
Data[2] => Reg_24:regD.data[2]
Data[3] => Reg_24:regA.data[3]
Data[3] => Reg_24:regB.data[3]
Data[3] => Reg_24:regC.data[3]
Data[3] => Reg_24:regD.data[3]
Data[4] => Reg_24:regA.data[4]
Data[4] => Reg_24:regB.data[4]
Data[4] => Reg_24:regC.data[4]
Data[4] => Reg_24:regD.data[4]
Data[5] => Reg_24:regA.data[5]
Data[5] => Reg_24:regB.data[5]
Data[5] => Reg_24:regC.data[5]
Data[5] => Reg_24:regD.data[5]
Data[6] => Reg_24:regA.data[6]
Data[6] => Reg_24:regB.data[6]
Data[6] => Reg_24:regC.data[6]
Data[6] => Reg_24:regD.data[6]
Data[7] => Reg_24:regA.data[7]
Data[7] => Reg_24:regB.data[7]
Data[7] => Reg_24:regC.data[7]
Data[7] => Reg_24:regD.data[7]
Data[8] => Reg_24:regA.data[8]
Data[8] => Reg_24:regB.data[8]
Data[8] => Reg_24:regC.data[8]
Data[8] => Reg_24:regD.data[8]
Data[9] => Reg_24:regA.data[9]
Data[9] => Reg_24:regB.data[9]
Data[9] => Reg_24:regC.data[9]
Data[9] => Reg_24:regD.data[9]
Data[10] => Reg_24:regA.data[10]
Data[10] => Reg_24:regB.data[10]
Data[10] => Reg_24:regC.data[10]
Data[10] => Reg_24:regD.data[10]
Data[11] => Reg_24:regA.data[11]
Data[11] => Reg_24:regB.data[11]
Data[11] => Reg_24:regC.data[11]
Data[11] => Reg_24:regD.data[11]
Data[12] => Reg_24:regA.data[12]
Data[12] => Reg_24:regB.data[12]
Data[12] => Reg_24:regC.data[12]
Data[12] => Reg_24:regD.data[12]
Data[13] => Reg_24:regA.data[13]
Data[13] => Reg_24:regB.data[13]
Data[13] => Reg_24:regC.data[13]
Data[13] => Reg_24:regD.data[13]
Data[14] => Reg_24:regA.data[14]
Data[14] => Reg_24:regB.data[14]
Data[14] => Reg_24:regC.data[14]
Data[14] => Reg_24:regD.data[14]
Data[15] => Reg_24:regA.data[15]
Data[15] => Reg_24:regB.data[15]
Data[15] => Reg_24:regC.data[15]
Data[15] => Reg_24:regD.data[15]
Data[16] => Reg_24:regA.data[16]
Data[16] => Reg_24:regB.data[16]
Data[16] => Reg_24:regC.data[16]
Data[16] => Reg_24:regD.data[16]
Data[17] => Reg_24:regA.data[17]
Data[17] => Reg_24:regB.data[17]
Data[17] => Reg_24:regC.data[17]
Data[17] => Reg_24:regD.data[17]
Data[18] => Reg_24:regA.data[18]
Data[18] => Reg_24:regB.data[18]
Data[18] => Reg_24:regC.data[18]
Data[18] => Reg_24:regD.data[18]
Data[19] => Reg_24:regA.data[19]
Data[19] => Reg_24:regB.data[19]
Data[19] => Reg_24:regC.data[19]
Data[19] => Reg_24:regD.data[19]
Data[20] => Reg_24:regA.data[20]
Data[20] => Reg_24:regB.data[20]
Data[20] => Reg_24:regC.data[20]
Data[20] => Reg_24:regD.data[20]
Data[21] => Reg_24:regA.data[21]
Data[21] => Reg_24:regB.data[21]
Data[21] => Reg_24:regC.data[21]
Data[21] => Reg_24:regD.data[21]
Data[22] => Reg_24:regA.data[22]
Data[22] => Reg_24:regB.data[22]
Data[22] => Reg_24:regC.data[22]
Data[22] => Reg_24:regD.data[22]
Data[23] => Reg_24:regA.data[23]
Data[23] => Reg_24:regB.data[23]
Data[23] => Reg_24:regC.data[23]
Data[23] => Reg_24:regD.data[23]
clock => Reg_24:regA.clock
clock => Reg_24:regB.clock
clock => Reg_24:regC.clock
clock => Reg_24:regD.clock
reset => Reg_24:regA.aclr
reset => Reg_24:regB.aclr
reset => Reg_24:regC.aclr
reset => Reg_24:regD.aclr
enable => enable1.IN1
enable => enable2.IN1
enable => enable3.IN1
enable => enable4.IN1
Reg0[0] <= Reg_24:regA.q[0]
Reg0[1] <= Reg_24:regA.q[1]
Reg0[2] <= Reg_24:regA.q[2]
Reg0[3] <= Reg_24:regA.q[3]
Reg0[4] <= Reg_24:regA.q[4]
Reg0[5] <= Reg_24:regA.q[5]
Reg0[6] <= Reg_24:regA.q[6]
Reg0[7] <= Reg_24:regA.q[7]
Reg0[8] <= Reg_24:regA.q[8]
Reg0[9] <= Reg_24:regA.q[9]
Reg0[10] <= Reg_24:regA.q[10]
Reg0[11] <= Reg_24:regA.q[11]
Reg0[12] <= Reg_24:regA.q[12]
Reg0[13] <= Reg_24:regA.q[13]
Reg0[14] <= Reg_24:regA.q[14]
Reg0[15] <= Reg_24:regA.q[15]
Reg0[16] <= Reg_24:regA.q[16]
Reg0[17] <= Reg_24:regA.q[17]
Reg0[18] <= Reg_24:regA.q[18]
Reg0[19] <= Reg_24:regA.q[19]
Reg0[20] <= Reg_24:regA.q[20]
Reg0[21] <= Reg_24:regA.q[21]
Reg0[22] <= Reg_24:regA.q[22]
Reg0[23] <= Reg_24:regA.q[23]
Reg1[0] <= Reg_24:regB.q[0]
Reg1[1] <= Reg_24:regB.q[1]
Reg1[2] <= Reg_24:regB.q[2]
Reg1[3] <= Reg_24:regB.q[3]
Reg1[4] <= Reg_24:regB.q[4]
Reg1[5] <= Reg_24:regB.q[5]
Reg1[6] <= Reg_24:regB.q[6]
Reg1[7] <= Reg_24:regB.q[7]
Reg1[8] <= Reg_24:regB.q[8]
Reg1[9] <= Reg_24:regB.q[9]
Reg1[10] <= Reg_24:regB.q[10]
Reg1[11] <= Reg_24:regB.q[11]
Reg1[12] <= Reg_24:regB.q[12]
Reg1[13] <= Reg_24:regB.q[13]
Reg1[14] <= Reg_24:regB.q[14]
Reg1[15] <= Reg_24:regB.q[15]
Reg1[16] <= Reg_24:regB.q[16]
Reg1[17] <= Reg_24:regB.q[17]
Reg1[18] <= Reg_24:regB.q[18]
Reg1[19] <= Reg_24:regB.q[19]
Reg1[20] <= Reg_24:regB.q[20]
Reg1[21] <= Reg_24:regB.q[21]
Reg1[22] <= Reg_24:regB.q[22]
Reg1[23] <= Reg_24:regB.q[23]
Reg2[0] <= Reg_24:regC.q[0]
Reg2[1] <= Reg_24:regC.q[1]
Reg2[2] <= Reg_24:regC.q[2]
Reg2[3] <= Reg_24:regC.q[3]
Reg2[4] <= Reg_24:regC.q[4]
Reg2[5] <= Reg_24:regC.q[5]
Reg2[6] <= Reg_24:regC.q[6]
Reg2[7] <= Reg_24:regC.q[7]
Reg2[8] <= Reg_24:regC.q[8]
Reg2[9] <= Reg_24:regC.q[9]
Reg2[10] <= Reg_24:regC.q[10]
Reg2[11] <= Reg_24:regC.q[11]
Reg2[12] <= Reg_24:regC.q[12]
Reg2[13] <= Reg_24:regC.q[13]
Reg2[14] <= Reg_24:regC.q[14]
Reg2[15] <= Reg_24:regC.q[15]
Reg2[16] <= Reg_24:regC.q[16]
Reg2[17] <= Reg_24:regC.q[17]
Reg2[18] <= Reg_24:regC.q[18]
Reg2[19] <= Reg_24:regC.q[19]
Reg2[20] <= Reg_24:regC.q[20]
Reg2[21] <= Reg_24:regC.q[21]
Reg2[22] <= Reg_24:regC.q[22]
Reg2[23] <= Reg_24:regC.q[23]
Reg3[0] <= Reg_24:regD.q[0]
Reg3[1] <= Reg_24:regD.q[1]
Reg3[2] <= Reg_24:regD.q[2]
Reg3[3] <= Reg_24:regD.q[3]
Reg3[4] <= Reg_24:regD.q[4]
Reg3[5] <= Reg_24:regD.q[5]
Reg3[6] <= Reg_24:regD.q[6]
Reg3[7] <= Reg_24:regD.q[7]
Reg3[8] <= Reg_24:regD.q[8]
Reg3[9] <= Reg_24:regD.q[9]
Reg3[10] <= Reg_24:regD.q[10]
Reg3[11] <= Reg_24:regD.q[11]
Reg3[12] <= Reg_24:regD.q[12]
Reg3[13] <= Reg_24:regD.q[13]
Reg3[14] <= Reg_24:regD.q[14]
Reg3[15] <= Reg_24:regD.q[15]
Reg3[16] <= Reg_24:regD.q[16]
Reg3[17] <= Reg_24:regD.q[17]
Reg3[18] <= Reg_24:regD.q[18]
Reg3[19] <= Reg_24:regD.q[19]
Reg3[20] <= Reg_24:regD.q[20]
Reg3[21] <= Reg_24:regD.q[21]
Reg3[22] <= Reg_24:regD.q[22]
Reg3[23] <= Reg_24:regD.q[23]


|processor|instructionCache:inst54|instrDataSets:set2|instrDataBlockRegs:block1|decoder2to4:deco
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Output[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrDataSets:set2|instrDataBlockRegs:block1|Reg_24:regA
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|instructionCache:inst54|instrDataSets:set2|instrDataBlockRegs:block1|Reg_24:regA|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrDataSets:set2|instrDataBlockRegs:block1|Reg_24:regB
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|instructionCache:inst54|instrDataSets:set2|instrDataBlockRegs:block1|Reg_24:regB|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrDataSets:set2|instrDataBlockRegs:block1|Reg_24:regC
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|instructionCache:inst54|instrDataSets:set2|instrDataBlockRegs:block1|Reg_24:regC|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrDataSets:set2|instrDataBlockRegs:block1|Reg_24:regD
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|instructionCache:inst54|instrDataSets:set2|instrDataBlockRegs:block1|Reg_24:regD|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrDataSets:set2|instrDataBlockRegs:block2
address[0] => decoder2to4:deco.Sel[0]
address[1] => decoder2to4:deco.Sel[1]
Data[0] => Reg_24:regA.data[0]
Data[0] => Reg_24:regB.data[0]
Data[0] => Reg_24:regC.data[0]
Data[0] => Reg_24:regD.data[0]
Data[1] => Reg_24:regA.data[1]
Data[1] => Reg_24:regB.data[1]
Data[1] => Reg_24:regC.data[1]
Data[1] => Reg_24:regD.data[1]
Data[2] => Reg_24:regA.data[2]
Data[2] => Reg_24:regB.data[2]
Data[2] => Reg_24:regC.data[2]
Data[2] => Reg_24:regD.data[2]
Data[3] => Reg_24:regA.data[3]
Data[3] => Reg_24:regB.data[3]
Data[3] => Reg_24:regC.data[3]
Data[3] => Reg_24:regD.data[3]
Data[4] => Reg_24:regA.data[4]
Data[4] => Reg_24:regB.data[4]
Data[4] => Reg_24:regC.data[4]
Data[4] => Reg_24:regD.data[4]
Data[5] => Reg_24:regA.data[5]
Data[5] => Reg_24:regB.data[5]
Data[5] => Reg_24:regC.data[5]
Data[5] => Reg_24:regD.data[5]
Data[6] => Reg_24:regA.data[6]
Data[6] => Reg_24:regB.data[6]
Data[6] => Reg_24:regC.data[6]
Data[6] => Reg_24:regD.data[6]
Data[7] => Reg_24:regA.data[7]
Data[7] => Reg_24:regB.data[7]
Data[7] => Reg_24:regC.data[7]
Data[7] => Reg_24:regD.data[7]
Data[8] => Reg_24:regA.data[8]
Data[8] => Reg_24:regB.data[8]
Data[8] => Reg_24:regC.data[8]
Data[8] => Reg_24:regD.data[8]
Data[9] => Reg_24:regA.data[9]
Data[9] => Reg_24:regB.data[9]
Data[9] => Reg_24:regC.data[9]
Data[9] => Reg_24:regD.data[9]
Data[10] => Reg_24:regA.data[10]
Data[10] => Reg_24:regB.data[10]
Data[10] => Reg_24:regC.data[10]
Data[10] => Reg_24:regD.data[10]
Data[11] => Reg_24:regA.data[11]
Data[11] => Reg_24:regB.data[11]
Data[11] => Reg_24:regC.data[11]
Data[11] => Reg_24:regD.data[11]
Data[12] => Reg_24:regA.data[12]
Data[12] => Reg_24:regB.data[12]
Data[12] => Reg_24:regC.data[12]
Data[12] => Reg_24:regD.data[12]
Data[13] => Reg_24:regA.data[13]
Data[13] => Reg_24:regB.data[13]
Data[13] => Reg_24:regC.data[13]
Data[13] => Reg_24:regD.data[13]
Data[14] => Reg_24:regA.data[14]
Data[14] => Reg_24:regB.data[14]
Data[14] => Reg_24:regC.data[14]
Data[14] => Reg_24:regD.data[14]
Data[15] => Reg_24:regA.data[15]
Data[15] => Reg_24:regB.data[15]
Data[15] => Reg_24:regC.data[15]
Data[15] => Reg_24:regD.data[15]
Data[16] => Reg_24:regA.data[16]
Data[16] => Reg_24:regB.data[16]
Data[16] => Reg_24:regC.data[16]
Data[16] => Reg_24:regD.data[16]
Data[17] => Reg_24:regA.data[17]
Data[17] => Reg_24:regB.data[17]
Data[17] => Reg_24:regC.data[17]
Data[17] => Reg_24:regD.data[17]
Data[18] => Reg_24:regA.data[18]
Data[18] => Reg_24:regB.data[18]
Data[18] => Reg_24:regC.data[18]
Data[18] => Reg_24:regD.data[18]
Data[19] => Reg_24:regA.data[19]
Data[19] => Reg_24:regB.data[19]
Data[19] => Reg_24:regC.data[19]
Data[19] => Reg_24:regD.data[19]
Data[20] => Reg_24:regA.data[20]
Data[20] => Reg_24:regB.data[20]
Data[20] => Reg_24:regC.data[20]
Data[20] => Reg_24:regD.data[20]
Data[21] => Reg_24:regA.data[21]
Data[21] => Reg_24:regB.data[21]
Data[21] => Reg_24:regC.data[21]
Data[21] => Reg_24:regD.data[21]
Data[22] => Reg_24:regA.data[22]
Data[22] => Reg_24:regB.data[22]
Data[22] => Reg_24:regC.data[22]
Data[22] => Reg_24:regD.data[22]
Data[23] => Reg_24:regA.data[23]
Data[23] => Reg_24:regB.data[23]
Data[23] => Reg_24:regC.data[23]
Data[23] => Reg_24:regD.data[23]
clock => Reg_24:regA.clock
clock => Reg_24:regB.clock
clock => Reg_24:regC.clock
clock => Reg_24:regD.clock
reset => Reg_24:regA.aclr
reset => Reg_24:regB.aclr
reset => Reg_24:regC.aclr
reset => Reg_24:regD.aclr
enable => enable1.IN1
enable => enable2.IN1
enable => enable3.IN1
enable => enable4.IN1
Reg0[0] <= Reg_24:regA.q[0]
Reg0[1] <= Reg_24:regA.q[1]
Reg0[2] <= Reg_24:regA.q[2]
Reg0[3] <= Reg_24:regA.q[3]
Reg0[4] <= Reg_24:regA.q[4]
Reg0[5] <= Reg_24:regA.q[5]
Reg0[6] <= Reg_24:regA.q[6]
Reg0[7] <= Reg_24:regA.q[7]
Reg0[8] <= Reg_24:regA.q[8]
Reg0[9] <= Reg_24:regA.q[9]
Reg0[10] <= Reg_24:regA.q[10]
Reg0[11] <= Reg_24:regA.q[11]
Reg0[12] <= Reg_24:regA.q[12]
Reg0[13] <= Reg_24:regA.q[13]
Reg0[14] <= Reg_24:regA.q[14]
Reg0[15] <= Reg_24:regA.q[15]
Reg0[16] <= Reg_24:regA.q[16]
Reg0[17] <= Reg_24:regA.q[17]
Reg0[18] <= Reg_24:regA.q[18]
Reg0[19] <= Reg_24:regA.q[19]
Reg0[20] <= Reg_24:regA.q[20]
Reg0[21] <= Reg_24:regA.q[21]
Reg0[22] <= Reg_24:regA.q[22]
Reg0[23] <= Reg_24:regA.q[23]
Reg1[0] <= Reg_24:regB.q[0]
Reg1[1] <= Reg_24:regB.q[1]
Reg1[2] <= Reg_24:regB.q[2]
Reg1[3] <= Reg_24:regB.q[3]
Reg1[4] <= Reg_24:regB.q[4]
Reg1[5] <= Reg_24:regB.q[5]
Reg1[6] <= Reg_24:regB.q[6]
Reg1[7] <= Reg_24:regB.q[7]
Reg1[8] <= Reg_24:regB.q[8]
Reg1[9] <= Reg_24:regB.q[9]
Reg1[10] <= Reg_24:regB.q[10]
Reg1[11] <= Reg_24:regB.q[11]
Reg1[12] <= Reg_24:regB.q[12]
Reg1[13] <= Reg_24:regB.q[13]
Reg1[14] <= Reg_24:regB.q[14]
Reg1[15] <= Reg_24:regB.q[15]
Reg1[16] <= Reg_24:regB.q[16]
Reg1[17] <= Reg_24:regB.q[17]
Reg1[18] <= Reg_24:regB.q[18]
Reg1[19] <= Reg_24:regB.q[19]
Reg1[20] <= Reg_24:regB.q[20]
Reg1[21] <= Reg_24:regB.q[21]
Reg1[22] <= Reg_24:regB.q[22]
Reg1[23] <= Reg_24:regB.q[23]
Reg2[0] <= Reg_24:regC.q[0]
Reg2[1] <= Reg_24:regC.q[1]
Reg2[2] <= Reg_24:regC.q[2]
Reg2[3] <= Reg_24:regC.q[3]
Reg2[4] <= Reg_24:regC.q[4]
Reg2[5] <= Reg_24:regC.q[5]
Reg2[6] <= Reg_24:regC.q[6]
Reg2[7] <= Reg_24:regC.q[7]
Reg2[8] <= Reg_24:regC.q[8]
Reg2[9] <= Reg_24:regC.q[9]
Reg2[10] <= Reg_24:regC.q[10]
Reg2[11] <= Reg_24:regC.q[11]
Reg2[12] <= Reg_24:regC.q[12]
Reg2[13] <= Reg_24:regC.q[13]
Reg2[14] <= Reg_24:regC.q[14]
Reg2[15] <= Reg_24:regC.q[15]
Reg2[16] <= Reg_24:regC.q[16]
Reg2[17] <= Reg_24:regC.q[17]
Reg2[18] <= Reg_24:regC.q[18]
Reg2[19] <= Reg_24:regC.q[19]
Reg2[20] <= Reg_24:regC.q[20]
Reg2[21] <= Reg_24:regC.q[21]
Reg2[22] <= Reg_24:regC.q[22]
Reg2[23] <= Reg_24:regC.q[23]
Reg3[0] <= Reg_24:regD.q[0]
Reg3[1] <= Reg_24:regD.q[1]
Reg3[2] <= Reg_24:regD.q[2]
Reg3[3] <= Reg_24:regD.q[3]
Reg3[4] <= Reg_24:regD.q[4]
Reg3[5] <= Reg_24:regD.q[5]
Reg3[6] <= Reg_24:regD.q[6]
Reg3[7] <= Reg_24:regD.q[7]
Reg3[8] <= Reg_24:regD.q[8]
Reg3[9] <= Reg_24:regD.q[9]
Reg3[10] <= Reg_24:regD.q[10]
Reg3[11] <= Reg_24:regD.q[11]
Reg3[12] <= Reg_24:regD.q[12]
Reg3[13] <= Reg_24:regD.q[13]
Reg3[14] <= Reg_24:regD.q[14]
Reg3[15] <= Reg_24:regD.q[15]
Reg3[16] <= Reg_24:regD.q[16]
Reg3[17] <= Reg_24:regD.q[17]
Reg3[18] <= Reg_24:regD.q[18]
Reg3[19] <= Reg_24:regD.q[19]
Reg3[20] <= Reg_24:regD.q[20]
Reg3[21] <= Reg_24:regD.q[21]
Reg3[22] <= Reg_24:regD.q[22]
Reg3[23] <= Reg_24:regD.q[23]


|processor|instructionCache:inst54|instrDataSets:set2|instrDataBlockRegs:block2|decoder2to4:deco
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Output[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrDataSets:set2|instrDataBlockRegs:block2|Reg_24:regA
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|instructionCache:inst54|instrDataSets:set2|instrDataBlockRegs:block2|Reg_24:regA|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrDataSets:set2|instrDataBlockRegs:block2|Reg_24:regB
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|instructionCache:inst54|instrDataSets:set2|instrDataBlockRegs:block2|Reg_24:regB|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrDataSets:set2|instrDataBlockRegs:block2|Reg_24:regC
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|instructionCache:inst54|instrDataSets:set2|instrDataBlockRegs:block2|Reg_24:regC|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrDataSets:set2|instrDataBlockRegs:block2|Reg_24:regD
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|instructionCache:inst54|instrDataSets:set2|instrDataBlockRegs:block2|Reg_24:regD|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrDataSets:set3
address[0] => instrDataBlockRegs:block1.address[0]
address[0] => instrDataBlockRegs:block2.address[0]
address[1] => instrDataBlockRegs:block1.address[1]
address[1] => instrDataBlockRegs:block2.address[1]
Data[0] => instrDataBlockRegs:block1.Data[0]
Data[0] => instrDataBlockRegs:block2.Data[0]
Data[1] => instrDataBlockRegs:block1.Data[1]
Data[1] => instrDataBlockRegs:block2.Data[1]
Data[2] => instrDataBlockRegs:block1.Data[2]
Data[2] => instrDataBlockRegs:block2.Data[2]
Data[3] => instrDataBlockRegs:block1.Data[3]
Data[3] => instrDataBlockRegs:block2.Data[3]
Data[4] => instrDataBlockRegs:block1.Data[4]
Data[4] => instrDataBlockRegs:block2.Data[4]
Data[5] => instrDataBlockRegs:block1.Data[5]
Data[5] => instrDataBlockRegs:block2.Data[5]
Data[6] => instrDataBlockRegs:block1.Data[6]
Data[6] => instrDataBlockRegs:block2.Data[6]
Data[7] => instrDataBlockRegs:block1.Data[7]
Data[7] => instrDataBlockRegs:block2.Data[7]
Data[8] => instrDataBlockRegs:block1.Data[8]
Data[8] => instrDataBlockRegs:block2.Data[8]
Data[9] => instrDataBlockRegs:block1.Data[9]
Data[9] => instrDataBlockRegs:block2.Data[9]
Data[10] => instrDataBlockRegs:block1.Data[10]
Data[10] => instrDataBlockRegs:block2.Data[10]
Data[11] => instrDataBlockRegs:block1.Data[11]
Data[11] => instrDataBlockRegs:block2.Data[11]
Data[12] => instrDataBlockRegs:block1.Data[12]
Data[12] => instrDataBlockRegs:block2.Data[12]
Data[13] => instrDataBlockRegs:block1.Data[13]
Data[13] => instrDataBlockRegs:block2.Data[13]
Data[14] => instrDataBlockRegs:block1.Data[14]
Data[14] => instrDataBlockRegs:block2.Data[14]
Data[15] => instrDataBlockRegs:block1.Data[15]
Data[15] => instrDataBlockRegs:block2.Data[15]
Data[16] => instrDataBlockRegs:block1.Data[16]
Data[16] => instrDataBlockRegs:block2.Data[16]
Data[17] => instrDataBlockRegs:block1.Data[17]
Data[17] => instrDataBlockRegs:block2.Data[17]
Data[18] => instrDataBlockRegs:block1.Data[18]
Data[18] => instrDataBlockRegs:block2.Data[18]
Data[19] => instrDataBlockRegs:block1.Data[19]
Data[19] => instrDataBlockRegs:block2.Data[19]
Data[20] => instrDataBlockRegs:block1.Data[20]
Data[20] => instrDataBlockRegs:block2.Data[20]
Data[21] => instrDataBlockRegs:block1.Data[21]
Data[21] => instrDataBlockRegs:block2.Data[21]
Data[22] => instrDataBlockRegs:block1.Data[22]
Data[22] => instrDataBlockRegs:block2.Data[22]
Data[23] => instrDataBlockRegs:block1.Data[23]
Data[23] => instrDataBlockRegs:block2.Data[23]
clock => instrDataBlockRegs:block1.clock
clock => instrDataBlockRegs:block2.clock
reset => instrDataBlockRegs:block1.reset
reset => instrDataBlockRegs:block2.reset
enable => enableBlock1.IN0
enable => enableBlock2.IN0
bl => enableBlock2.IN1
bl => enableBlock1.IN1
Reg0[0] <= instrDataBlockRegs:block1.Reg0[0]
Reg0[1] <= instrDataBlockRegs:block1.Reg0[1]
Reg0[2] <= instrDataBlockRegs:block1.Reg0[2]
Reg0[3] <= instrDataBlockRegs:block1.Reg0[3]
Reg0[4] <= instrDataBlockRegs:block1.Reg0[4]
Reg0[5] <= instrDataBlockRegs:block1.Reg0[5]
Reg0[6] <= instrDataBlockRegs:block1.Reg0[6]
Reg0[7] <= instrDataBlockRegs:block1.Reg0[7]
Reg0[8] <= instrDataBlockRegs:block1.Reg0[8]
Reg0[9] <= instrDataBlockRegs:block1.Reg0[9]
Reg0[10] <= instrDataBlockRegs:block1.Reg0[10]
Reg0[11] <= instrDataBlockRegs:block1.Reg0[11]
Reg0[12] <= instrDataBlockRegs:block1.Reg0[12]
Reg0[13] <= instrDataBlockRegs:block1.Reg0[13]
Reg0[14] <= instrDataBlockRegs:block1.Reg0[14]
Reg0[15] <= instrDataBlockRegs:block1.Reg0[15]
Reg0[16] <= instrDataBlockRegs:block1.Reg0[16]
Reg0[17] <= instrDataBlockRegs:block1.Reg0[17]
Reg0[18] <= instrDataBlockRegs:block1.Reg0[18]
Reg0[19] <= instrDataBlockRegs:block1.Reg0[19]
Reg0[20] <= instrDataBlockRegs:block1.Reg0[20]
Reg0[21] <= instrDataBlockRegs:block1.Reg0[21]
Reg0[22] <= instrDataBlockRegs:block1.Reg0[22]
Reg0[23] <= instrDataBlockRegs:block1.Reg0[23]
Reg1[0] <= instrDataBlockRegs:block1.Reg1[0]
Reg1[1] <= instrDataBlockRegs:block1.Reg1[1]
Reg1[2] <= instrDataBlockRegs:block1.Reg1[2]
Reg1[3] <= instrDataBlockRegs:block1.Reg1[3]
Reg1[4] <= instrDataBlockRegs:block1.Reg1[4]
Reg1[5] <= instrDataBlockRegs:block1.Reg1[5]
Reg1[6] <= instrDataBlockRegs:block1.Reg1[6]
Reg1[7] <= instrDataBlockRegs:block1.Reg1[7]
Reg1[8] <= instrDataBlockRegs:block1.Reg1[8]
Reg1[9] <= instrDataBlockRegs:block1.Reg1[9]
Reg1[10] <= instrDataBlockRegs:block1.Reg1[10]
Reg1[11] <= instrDataBlockRegs:block1.Reg1[11]
Reg1[12] <= instrDataBlockRegs:block1.Reg1[12]
Reg1[13] <= instrDataBlockRegs:block1.Reg1[13]
Reg1[14] <= instrDataBlockRegs:block1.Reg1[14]
Reg1[15] <= instrDataBlockRegs:block1.Reg1[15]
Reg1[16] <= instrDataBlockRegs:block1.Reg1[16]
Reg1[17] <= instrDataBlockRegs:block1.Reg1[17]
Reg1[18] <= instrDataBlockRegs:block1.Reg1[18]
Reg1[19] <= instrDataBlockRegs:block1.Reg1[19]
Reg1[20] <= instrDataBlockRegs:block1.Reg1[20]
Reg1[21] <= instrDataBlockRegs:block1.Reg1[21]
Reg1[22] <= instrDataBlockRegs:block1.Reg1[22]
Reg1[23] <= instrDataBlockRegs:block1.Reg1[23]
Reg2[0] <= instrDataBlockRegs:block1.Reg2[0]
Reg2[1] <= instrDataBlockRegs:block1.Reg2[1]
Reg2[2] <= instrDataBlockRegs:block1.Reg2[2]
Reg2[3] <= instrDataBlockRegs:block1.Reg2[3]
Reg2[4] <= instrDataBlockRegs:block1.Reg2[4]
Reg2[5] <= instrDataBlockRegs:block1.Reg2[5]
Reg2[6] <= instrDataBlockRegs:block1.Reg2[6]
Reg2[7] <= instrDataBlockRegs:block1.Reg2[7]
Reg2[8] <= instrDataBlockRegs:block1.Reg2[8]
Reg2[9] <= instrDataBlockRegs:block1.Reg2[9]
Reg2[10] <= instrDataBlockRegs:block1.Reg2[10]
Reg2[11] <= instrDataBlockRegs:block1.Reg2[11]
Reg2[12] <= instrDataBlockRegs:block1.Reg2[12]
Reg2[13] <= instrDataBlockRegs:block1.Reg2[13]
Reg2[14] <= instrDataBlockRegs:block1.Reg2[14]
Reg2[15] <= instrDataBlockRegs:block1.Reg2[15]
Reg2[16] <= instrDataBlockRegs:block1.Reg2[16]
Reg2[17] <= instrDataBlockRegs:block1.Reg2[17]
Reg2[18] <= instrDataBlockRegs:block1.Reg2[18]
Reg2[19] <= instrDataBlockRegs:block1.Reg2[19]
Reg2[20] <= instrDataBlockRegs:block1.Reg2[20]
Reg2[21] <= instrDataBlockRegs:block1.Reg2[21]
Reg2[22] <= instrDataBlockRegs:block1.Reg2[22]
Reg2[23] <= instrDataBlockRegs:block1.Reg2[23]
Reg3[0] <= instrDataBlockRegs:block1.Reg3[0]
Reg3[1] <= instrDataBlockRegs:block1.Reg3[1]
Reg3[2] <= instrDataBlockRegs:block1.Reg3[2]
Reg3[3] <= instrDataBlockRegs:block1.Reg3[3]
Reg3[4] <= instrDataBlockRegs:block1.Reg3[4]
Reg3[5] <= instrDataBlockRegs:block1.Reg3[5]
Reg3[6] <= instrDataBlockRegs:block1.Reg3[6]
Reg3[7] <= instrDataBlockRegs:block1.Reg3[7]
Reg3[8] <= instrDataBlockRegs:block1.Reg3[8]
Reg3[9] <= instrDataBlockRegs:block1.Reg3[9]
Reg3[10] <= instrDataBlockRegs:block1.Reg3[10]
Reg3[11] <= instrDataBlockRegs:block1.Reg3[11]
Reg3[12] <= instrDataBlockRegs:block1.Reg3[12]
Reg3[13] <= instrDataBlockRegs:block1.Reg3[13]
Reg3[14] <= instrDataBlockRegs:block1.Reg3[14]
Reg3[15] <= instrDataBlockRegs:block1.Reg3[15]
Reg3[16] <= instrDataBlockRegs:block1.Reg3[16]
Reg3[17] <= instrDataBlockRegs:block1.Reg3[17]
Reg3[18] <= instrDataBlockRegs:block1.Reg3[18]
Reg3[19] <= instrDataBlockRegs:block1.Reg3[19]
Reg3[20] <= instrDataBlockRegs:block1.Reg3[20]
Reg3[21] <= instrDataBlockRegs:block1.Reg3[21]
Reg3[22] <= instrDataBlockRegs:block1.Reg3[22]
Reg3[23] <= instrDataBlockRegs:block1.Reg3[23]
Reg4[0] <= instrDataBlockRegs:block2.Reg0[0]
Reg4[1] <= instrDataBlockRegs:block2.Reg0[1]
Reg4[2] <= instrDataBlockRegs:block2.Reg0[2]
Reg4[3] <= instrDataBlockRegs:block2.Reg0[3]
Reg4[4] <= instrDataBlockRegs:block2.Reg0[4]
Reg4[5] <= instrDataBlockRegs:block2.Reg0[5]
Reg4[6] <= instrDataBlockRegs:block2.Reg0[6]
Reg4[7] <= instrDataBlockRegs:block2.Reg0[7]
Reg4[8] <= instrDataBlockRegs:block2.Reg0[8]
Reg4[9] <= instrDataBlockRegs:block2.Reg0[9]
Reg4[10] <= instrDataBlockRegs:block2.Reg0[10]
Reg4[11] <= instrDataBlockRegs:block2.Reg0[11]
Reg4[12] <= instrDataBlockRegs:block2.Reg0[12]
Reg4[13] <= instrDataBlockRegs:block2.Reg0[13]
Reg4[14] <= instrDataBlockRegs:block2.Reg0[14]
Reg4[15] <= instrDataBlockRegs:block2.Reg0[15]
Reg4[16] <= instrDataBlockRegs:block2.Reg0[16]
Reg4[17] <= instrDataBlockRegs:block2.Reg0[17]
Reg4[18] <= instrDataBlockRegs:block2.Reg0[18]
Reg4[19] <= instrDataBlockRegs:block2.Reg0[19]
Reg4[20] <= instrDataBlockRegs:block2.Reg0[20]
Reg4[21] <= instrDataBlockRegs:block2.Reg0[21]
Reg4[22] <= instrDataBlockRegs:block2.Reg0[22]
Reg4[23] <= instrDataBlockRegs:block2.Reg0[23]
Reg5[0] <= instrDataBlockRegs:block2.Reg1[0]
Reg5[1] <= instrDataBlockRegs:block2.Reg1[1]
Reg5[2] <= instrDataBlockRegs:block2.Reg1[2]
Reg5[3] <= instrDataBlockRegs:block2.Reg1[3]
Reg5[4] <= instrDataBlockRegs:block2.Reg1[4]
Reg5[5] <= instrDataBlockRegs:block2.Reg1[5]
Reg5[6] <= instrDataBlockRegs:block2.Reg1[6]
Reg5[7] <= instrDataBlockRegs:block2.Reg1[7]
Reg5[8] <= instrDataBlockRegs:block2.Reg1[8]
Reg5[9] <= instrDataBlockRegs:block2.Reg1[9]
Reg5[10] <= instrDataBlockRegs:block2.Reg1[10]
Reg5[11] <= instrDataBlockRegs:block2.Reg1[11]
Reg5[12] <= instrDataBlockRegs:block2.Reg1[12]
Reg5[13] <= instrDataBlockRegs:block2.Reg1[13]
Reg5[14] <= instrDataBlockRegs:block2.Reg1[14]
Reg5[15] <= instrDataBlockRegs:block2.Reg1[15]
Reg5[16] <= instrDataBlockRegs:block2.Reg1[16]
Reg5[17] <= instrDataBlockRegs:block2.Reg1[17]
Reg5[18] <= instrDataBlockRegs:block2.Reg1[18]
Reg5[19] <= instrDataBlockRegs:block2.Reg1[19]
Reg5[20] <= instrDataBlockRegs:block2.Reg1[20]
Reg5[21] <= instrDataBlockRegs:block2.Reg1[21]
Reg5[22] <= instrDataBlockRegs:block2.Reg1[22]
Reg5[23] <= instrDataBlockRegs:block2.Reg1[23]
Reg6[0] <= instrDataBlockRegs:block2.Reg2[0]
Reg6[1] <= instrDataBlockRegs:block2.Reg2[1]
Reg6[2] <= instrDataBlockRegs:block2.Reg2[2]
Reg6[3] <= instrDataBlockRegs:block2.Reg2[3]
Reg6[4] <= instrDataBlockRegs:block2.Reg2[4]
Reg6[5] <= instrDataBlockRegs:block2.Reg2[5]
Reg6[6] <= instrDataBlockRegs:block2.Reg2[6]
Reg6[7] <= instrDataBlockRegs:block2.Reg2[7]
Reg6[8] <= instrDataBlockRegs:block2.Reg2[8]
Reg6[9] <= instrDataBlockRegs:block2.Reg2[9]
Reg6[10] <= instrDataBlockRegs:block2.Reg2[10]
Reg6[11] <= instrDataBlockRegs:block2.Reg2[11]
Reg6[12] <= instrDataBlockRegs:block2.Reg2[12]
Reg6[13] <= instrDataBlockRegs:block2.Reg2[13]
Reg6[14] <= instrDataBlockRegs:block2.Reg2[14]
Reg6[15] <= instrDataBlockRegs:block2.Reg2[15]
Reg6[16] <= instrDataBlockRegs:block2.Reg2[16]
Reg6[17] <= instrDataBlockRegs:block2.Reg2[17]
Reg6[18] <= instrDataBlockRegs:block2.Reg2[18]
Reg6[19] <= instrDataBlockRegs:block2.Reg2[19]
Reg6[20] <= instrDataBlockRegs:block2.Reg2[20]
Reg6[21] <= instrDataBlockRegs:block2.Reg2[21]
Reg6[22] <= instrDataBlockRegs:block2.Reg2[22]
Reg6[23] <= instrDataBlockRegs:block2.Reg2[23]
Reg7[0] <= instrDataBlockRegs:block2.Reg3[0]
Reg7[1] <= instrDataBlockRegs:block2.Reg3[1]
Reg7[2] <= instrDataBlockRegs:block2.Reg3[2]
Reg7[3] <= instrDataBlockRegs:block2.Reg3[3]
Reg7[4] <= instrDataBlockRegs:block2.Reg3[4]
Reg7[5] <= instrDataBlockRegs:block2.Reg3[5]
Reg7[6] <= instrDataBlockRegs:block2.Reg3[6]
Reg7[7] <= instrDataBlockRegs:block2.Reg3[7]
Reg7[8] <= instrDataBlockRegs:block2.Reg3[8]
Reg7[9] <= instrDataBlockRegs:block2.Reg3[9]
Reg7[10] <= instrDataBlockRegs:block2.Reg3[10]
Reg7[11] <= instrDataBlockRegs:block2.Reg3[11]
Reg7[12] <= instrDataBlockRegs:block2.Reg3[12]
Reg7[13] <= instrDataBlockRegs:block2.Reg3[13]
Reg7[14] <= instrDataBlockRegs:block2.Reg3[14]
Reg7[15] <= instrDataBlockRegs:block2.Reg3[15]
Reg7[16] <= instrDataBlockRegs:block2.Reg3[16]
Reg7[17] <= instrDataBlockRegs:block2.Reg3[17]
Reg7[18] <= instrDataBlockRegs:block2.Reg3[18]
Reg7[19] <= instrDataBlockRegs:block2.Reg3[19]
Reg7[20] <= instrDataBlockRegs:block2.Reg3[20]
Reg7[21] <= instrDataBlockRegs:block2.Reg3[21]
Reg7[22] <= instrDataBlockRegs:block2.Reg3[22]
Reg7[23] <= instrDataBlockRegs:block2.Reg3[23]


|processor|instructionCache:inst54|instrDataSets:set3|instrDataBlockRegs:block1
address[0] => decoder2to4:deco.Sel[0]
address[1] => decoder2to4:deco.Sel[1]
Data[0] => Reg_24:regA.data[0]
Data[0] => Reg_24:regB.data[0]
Data[0] => Reg_24:regC.data[0]
Data[0] => Reg_24:regD.data[0]
Data[1] => Reg_24:regA.data[1]
Data[1] => Reg_24:regB.data[1]
Data[1] => Reg_24:regC.data[1]
Data[1] => Reg_24:regD.data[1]
Data[2] => Reg_24:regA.data[2]
Data[2] => Reg_24:regB.data[2]
Data[2] => Reg_24:regC.data[2]
Data[2] => Reg_24:regD.data[2]
Data[3] => Reg_24:regA.data[3]
Data[3] => Reg_24:regB.data[3]
Data[3] => Reg_24:regC.data[3]
Data[3] => Reg_24:regD.data[3]
Data[4] => Reg_24:regA.data[4]
Data[4] => Reg_24:regB.data[4]
Data[4] => Reg_24:regC.data[4]
Data[4] => Reg_24:regD.data[4]
Data[5] => Reg_24:regA.data[5]
Data[5] => Reg_24:regB.data[5]
Data[5] => Reg_24:regC.data[5]
Data[5] => Reg_24:regD.data[5]
Data[6] => Reg_24:regA.data[6]
Data[6] => Reg_24:regB.data[6]
Data[6] => Reg_24:regC.data[6]
Data[6] => Reg_24:regD.data[6]
Data[7] => Reg_24:regA.data[7]
Data[7] => Reg_24:regB.data[7]
Data[7] => Reg_24:regC.data[7]
Data[7] => Reg_24:regD.data[7]
Data[8] => Reg_24:regA.data[8]
Data[8] => Reg_24:regB.data[8]
Data[8] => Reg_24:regC.data[8]
Data[8] => Reg_24:regD.data[8]
Data[9] => Reg_24:regA.data[9]
Data[9] => Reg_24:regB.data[9]
Data[9] => Reg_24:regC.data[9]
Data[9] => Reg_24:regD.data[9]
Data[10] => Reg_24:regA.data[10]
Data[10] => Reg_24:regB.data[10]
Data[10] => Reg_24:regC.data[10]
Data[10] => Reg_24:regD.data[10]
Data[11] => Reg_24:regA.data[11]
Data[11] => Reg_24:regB.data[11]
Data[11] => Reg_24:regC.data[11]
Data[11] => Reg_24:regD.data[11]
Data[12] => Reg_24:regA.data[12]
Data[12] => Reg_24:regB.data[12]
Data[12] => Reg_24:regC.data[12]
Data[12] => Reg_24:regD.data[12]
Data[13] => Reg_24:regA.data[13]
Data[13] => Reg_24:regB.data[13]
Data[13] => Reg_24:regC.data[13]
Data[13] => Reg_24:regD.data[13]
Data[14] => Reg_24:regA.data[14]
Data[14] => Reg_24:regB.data[14]
Data[14] => Reg_24:regC.data[14]
Data[14] => Reg_24:regD.data[14]
Data[15] => Reg_24:regA.data[15]
Data[15] => Reg_24:regB.data[15]
Data[15] => Reg_24:regC.data[15]
Data[15] => Reg_24:regD.data[15]
Data[16] => Reg_24:regA.data[16]
Data[16] => Reg_24:regB.data[16]
Data[16] => Reg_24:regC.data[16]
Data[16] => Reg_24:regD.data[16]
Data[17] => Reg_24:regA.data[17]
Data[17] => Reg_24:regB.data[17]
Data[17] => Reg_24:regC.data[17]
Data[17] => Reg_24:regD.data[17]
Data[18] => Reg_24:regA.data[18]
Data[18] => Reg_24:regB.data[18]
Data[18] => Reg_24:regC.data[18]
Data[18] => Reg_24:regD.data[18]
Data[19] => Reg_24:regA.data[19]
Data[19] => Reg_24:regB.data[19]
Data[19] => Reg_24:regC.data[19]
Data[19] => Reg_24:regD.data[19]
Data[20] => Reg_24:regA.data[20]
Data[20] => Reg_24:regB.data[20]
Data[20] => Reg_24:regC.data[20]
Data[20] => Reg_24:regD.data[20]
Data[21] => Reg_24:regA.data[21]
Data[21] => Reg_24:regB.data[21]
Data[21] => Reg_24:regC.data[21]
Data[21] => Reg_24:regD.data[21]
Data[22] => Reg_24:regA.data[22]
Data[22] => Reg_24:regB.data[22]
Data[22] => Reg_24:regC.data[22]
Data[22] => Reg_24:regD.data[22]
Data[23] => Reg_24:regA.data[23]
Data[23] => Reg_24:regB.data[23]
Data[23] => Reg_24:regC.data[23]
Data[23] => Reg_24:regD.data[23]
clock => Reg_24:regA.clock
clock => Reg_24:regB.clock
clock => Reg_24:regC.clock
clock => Reg_24:regD.clock
reset => Reg_24:regA.aclr
reset => Reg_24:regB.aclr
reset => Reg_24:regC.aclr
reset => Reg_24:regD.aclr
enable => enable1.IN1
enable => enable2.IN1
enable => enable3.IN1
enable => enable4.IN1
Reg0[0] <= Reg_24:regA.q[0]
Reg0[1] <= Reg_24:regA.q[1]
Reg0[2] <= Reg_24:regA.q[2]
Reg0[3] <= Reg_24:regA.q[3]
Reg0[4] <= Reg_24:regA.q[4]
Reg0[5] <= Reg_24:regA.q[5]
Reg0[6] <= Reg_24:regA.q[6]
Reg0[7] <= Reg_24:regA.q[7]
Reg0[8] <= Reg_24:regA.q[8]
Reg0[9] <= Reg_24:regA.q[9]
Reg0[10] <= Reg_24:regA.q[10]
Reg0[11] <= Reg_24:regA.q[11]
Reg0[12] <= Reg_24:regA.q[12]
Reg0[13] <= Reg_24:regA.q[13]
Reg0[14] <= Reg_24:regA.q[14]
Reg0[15] <= Reg_24:regA.q[15]
Reg0[16] <= Reg_24:regA.q[16]
Reg0[17] <= Reg_24:regA.q[17]
Reg0[18] <= Reg_24:regA.q[18]
Reg0[19] <= Reg_24:regA.q[19]
Reg0[20] <= Reg_24:regA.q[20]
Reg0[21] <= Reg_24:regA.q[21]
Reg0[22] <= Reg_24:regA.q[22]
Reg0[23] <= Reg_24:regA.q[23]
Reg1[0] <= Reg_24:regB.q[0]
Reg1[1] <= Reg_24:regB.q[1]
Reg1[2] <= Reg_24:regB.q[2]
Reg1[3] <= Reg_24:regB.q[3]
Reg1[4] <= Reg_24:regB.q[4]
Reg1[5] <= Reg_24:regB.q[5]
Reg1[6] <= Reg_24:regB.q[6]
Reg1[7] <= Reg_24:regB.q[7]
Reg1[8] <= Reg_24:regB.q[8]
Reg1[9] <= Reg_24:regB.q[9]
Reg1[10] <= Reg_24:regB.q[10]
Reg1[11] <= Reg_24:regB.q[11]
Reg1[12] <= Reg_24:regB.q[12]
Reg1[13] <= Reg_24:regB.q[13]
Reg1[14] <= Reg_24:regB.q[14]
Reg1[15] <= Reg_24:regB.q[15]
Reg1[16] <= Reg_24:regB.q[16]
Reg1[17] <= Reg_24:regB.q[17]
Reg1[18] <= Reg_24:regB.q[18]
Reg1[19] <= Reg_24:regB.q[19]
Reg1[20] <= Reg_24:regB.q[20]
Reg1[21] <= Reg_24:regB.q[21]
Reg1[22] <= Reg_24:regB.q[22]
Reg1[23] <= Reg_24:regB.q[23]
Reg2[0] <= Reg_24:regC.q[0]
Reg2[1] <= Reg_24:regC.q[1]
Reg2[2] <= Reg_24:regC.q[2]
Reg2[3] <= Reg_24:regC.q[3]
Reg2[4] <= Reg_24:regC.q[4]
Reg2[5] <= Reg_24:regC.q[5]
Reg2[6] <= Reg_24:regC.q[6]
Reg2[7] <= Reg_24:regC.q[7]
Reg2[8] <= Reg_24:regC.q[8]
Reg2[9] <= Reg_24:regC.q[9]
Reg2[10] <= Reg_24:regC.q[10]
Reg2[11] <= Reg_24:regC.q[11]
Reg2[12] <= Reg_24:regC.q[12]
Reg2[13] <= Reg_24:regC.q[13]
Reg2[14] <= Reg_24:regC.q[14]
Reg2[15] <= Reg_24:regC.q[15]
Reg2[16] <= Reg_24:regC.q[16]
Reg2[17] <= Reg_24:regC.q[17]
Reg2[18] <= Reg_24:regC.q[18]
Reg2[19] <= Reg_24:regC.q[19]
Reg2[20] <= Reg_24:regC.q[20]
Reg2[21] <= Reg_24:regC.q[21]
Reg2[22] <= Reg_24:regC.q[22]
Reg2[23] <= Reg_24:regC.q[23]
Reg3[0] <= Reg_24:regD.q[0]
Reg3[1] <= Reg_24:regD.q[1]
Reg3[2] <= Reg_24:regD.q[2]
Reg3[3] <= Reg_24:regD.q[3]
Reg3[4] <= Reg_24:regD.q[4]
Reg3[5] <= Reg_24:regD.q[5]
Reg3[6] <= Reg_24:regD.q[6]
Reg3[7] <= Reg_24:regD.q[7]
Reg3[8] <= Reg_24:regD.q[8]
Reg3[9] <= Reg_24:regD.q[9]
Reg3[10] <= Reg_24:regD.q[10]
Reg3[11] <= Reg_24:regD.q[11]
Reg3[12] <= Reg_24:regD.q[12]
Reg3[13] <= Reg_24:regD.q[13]
Reg3[14] <= Reg_24:regD.q[14]
Reg3[15] <= Reg_24:regD.q[15]
Reg3[16] <= Reg_24:regD.q[16]
Reg3[17] <= Reg_24:regD.q[17]
Reg3[18] <= Reg_24:regD.q[18]
Reg3[19] <= Reg_24:regD.q[19]
Reg3[20] <= Reg_24:regD.q[20]
Reg3[21] <= Reg_24:regD.q[21]
Reg3[22] <= Reg_24:regD.q[22]
Reg3[23] <= Reg_24:regD.q[23]


|processor|instructionCache:inst54|instrDataSets:set3|instrDataBlockRegs:block1|decoder2to4:deco
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Output[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrDataSets:set3|instrDataBlockRegs:block1|Reg_24:regA
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|instructionCache:inst54|instrDataSets:set3|instrDataBlockRegs:block1|Reg_24:regA|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrDataSets:set3|instrDataBlockRegs:block1|Reg_24:regB
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|instructionCache:inst54|instrDataSets:set3|instrDataBlockRegs:block1|Reg_24:regB|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrDataSets:set3|instrDataBlockRegs:block1|Reg_24:regC
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|instructionCache:inst54|instrDataSets:set3|instrDataBlockRegs:block1|Reg_24:regC|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrDataSets:set3|instrDataBlockRegs:block1|Reg_24:regD
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|instructionCache:inst54|instrDataSets:set3|instrDataBlockRegs:block1|Reg_24:regD|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrDataSets:set3|instrDataBlockRegs:block2
address[0] => decoder2to4:deco.Sel[0]
address[1] => decoder2to4:deco.Sel[1]
Data[0] => Reg_24:regA.data[0]
Data[0] => Reg_24:regB.data[0]
Data[0] => Reg_24:regC.data[0]
Data[0] => Reg_24:regD.data[0]
Data[1] => Reg_24:regA.data[1]
Data[1] => Reg_24:regB.data[1]
Data[1] => Reg_24:regC.data[1]
Data[1] => Reg_24:regD.data[1]
Data[2] => Reg_24:regA.data[2]
Data[2] => Reg_24:regB.data[2]
Data[2] => Reg_24:regC.data[2]
Data[2] => Reg_24:regD.data[2]
Data[3] => Reg_24:regA.data[3]
Data[3] => Reg_24:regB.data[3]
Data[3] => Reg_24:regC.data[3]
Data[3] => Reg_24:regD.data[3]
Data[4] => Reg_24:regA.data[4]
Data[4] => Reg_24:regB.data[4]
Data[4] => Reg_24:regC.data[4]
Data[4] => Reg_24:regD.data[4]
Data[5] => Reg_24:regA.data[5]
Data[5] => Reg_24:regB.data[5]
Data[5] => Reg_24:regC.data[5]
Data[5] => Reg_24:regD.data[5]
Data[6] => Reg_24:regA.data[6]
Data[6] => Reg_24:regB.data[6]
Data[6] => Reg_24:regC.data[6]
Data[6] => Reg_24:regD.data[6]
Data[7] => Reg_24:regA.data[7]
Data[7] => Reg_24:regB.data[7]
Data[7] => Reg_24:regC.data[7]
Data[7] => Reg_24:regD.data[7]
Data[8] => Reg_24:regA.data[8]
Data[8] => Reg_24:regB.data[8]
Data[8] => Reg_24:regC.data[8]
Data[8] => Reg_24:regD.data[8]
Data[9] => Reg_24:regA.data[9]
Data[9] => Reg_24:regB.data[9]
Data[9] => Reg_24:regC.data[9]
Data[9] => Reg_24:regD.data[9]
Data[10] => Reg_24:regA.data[10]
Data[10] => Reg_24:regB.data[10]
Data[10] => Reg_24:regC.data[10]
Data[10] => Reg_24:regD.data[10]
Data[11] => Reg_24:regA.data[11]
Data[11] => Reg_24:regB.data[11]
Data[11] => Reg_24:regC.data[11]
Data[11] => Reg_24:regD.data[11]
Data[12] => Reg_24:regA.data[12]
Data[12] => Reg_24:regB.data[12]
Data[12] => Reg_24:regC.data[12]
Data[12] => Reg_24:regD.data[12]
Data[13] => Reg_24:regA.data[13]
Data[13] => Reg_24:regB.data[13]
Data[13] => Reg_24:regC.data[13]
Data[13] => Reg_24:regD.data[13]
Data[14] => Reg_24:regA.data[14]
Data[14] => Reg_24:regB.data[14]
Data[14] => Reg_24:regC.data[14]
Data[14] => Reg_24:regD.data[14]
Data[15] => Reg_24:regA.data[15]
Data[15] => Reg_24:regB.data[15]
Data[15] => Reg_24:regC.data[15]
Data[15] => Reg_24:regD.data[15]
Data[16] => Reg_24:regA.data[16]
Data[16] => Reg_24:regB.data[16]
Data[16] => Reg_24:regC.data[16]
Data[16] => Reg_24:regD.data[16]
Data[17] => Reg_24:regA.data[17]
Data[17] => Reg_24:regB.data[17]
Data[17] => Reg_24:regC.data[17]
Data[17] => Reg_24:regD.data[17]
Data[18] => Reg_24:regA.data[18]
Data[18] => Reg_24:regB.data[18]
Data[18] => Reg_24:regC.data[18]
Data[18] => Reg_24:regD.data[18]
Data[19] => Reg_24:regA.data[19]
Data[19] => Reg_24:regB.data[19]
Data[19] => Reg_24:regC.data[19]
Data[19] => Reg_24:regD.data[19]
Data[20] => Reg_24:regA.data[20]
Data[20] => Reg_24:regB.data[20]
Data[20] => Reg_24:regC.data[20]
Data[20] => Reg_24:regD.data[20]
Data[21] => Reg_24:regA.data[21]
Data[21] => Reg_24:regB.data[21]
Data[21] => Reg_24:regC.data[21]
Data[21] => Reg_24:regD.data[21]
Data[22] => Reg_24:regA.data[22]
Data[22] => Reg_24:regB.data[22]
Data[22] => Reg_24:regC.data[22]
Data[22] => Reg_24:regD.data[22]
Data[23] => Reg_24:regA.data[23]
Data[23] => Reg_24:regB.data[23]
Data[23] => Reg_24:regC.data[23]
Data[23] => Reg_24:regD.data[23]
clock => Reg_24:regA.clock
clock => Reg_24:regB.clock
clock => Reg_24:regC.clock
clock => Reg_24:regD.clock
reset => Reg_24:regA.aclr
reset => Reg_24:regB.aclr
reset => Reg_24:regC.aclr
reset => Reg_24:regD.aclr
enable => enable1.IN1
enable => enable2.IN1
enable => enable3.IN1
enable => enable4.IN1
Reg0[0] <= Reg_24:regA.q[0]
Reg0[1] <= Reg_24:regA.q[1]
Reg0[2] <= Reg_24:regA.q[2]
Reg0[3] <= Reg_24:regA.q[3]
Reg0[4] <= Reg_24:regA.q[4]
Reg0[5] <= Reg_24:regA.q[5]
Reg0[6] <= Reg_24:regA.q[6]
Reg0[7] <= Reg_24:regA.q[7]
Reg0[8] <= Reg_24:regA.q[8]
Reg0[9] <= Reg_24:regA.q[9]
Reg0[10] <= Reg_24:regA.q[10]
Reg0[11] <= Reg_24:regA.q[11]
Reg0[12] <= Reg_24:regA.q[12]
Reg0[13] <= Reg_24:regA.q[13]
Reg0[14] <= Reg_24:regA.q[14]
Reg0[15] <= Reg_24:regA.q[15]
Reg0[16] <= Reg_24:regA.q[16]
Reg0[17] <= Reg_24:regA.q[17]
Reg0[18] <= Reg_24:regA.q[18]
Reg0[19] <= Reg_24:regA.q[19]
Reg0[20] <= Reg_24:regA.q[20]
Reg0[21] <= Reg_24:regA.q[21]
Reg0[22] <= Reg_24:regA.q[22]
Reg0[23] <= Reg_24:regA.q[23]
Reg1[0] <= Reg_24:regB.q[0]
Reg1[1] <= Reg_24:regB.q[1]
Reg1[2] <= Reg_24:regB.q[2]
Reg1[3] <= Reg_24:regB.q[3]
Reg1[4] <= Reg_24:regB.q[4]
Reg1[5] <= Reg_24:regB.q[5]
Reg1[6] <= Reg_24:regB.q[6]
Reg1[7] <= Reg_24:regB.q[7]
Reg1[8] <= Reg_24:regB.q[8]
Reg1[9] <= Reg_24:regB.q[9]
Reg1[10] <= Reg_24:regB.q[10]
Reg1[11] <= Reg_24:regB.q[11]
Reg1[12] <= Reg_24:regB.q[12]
Reg1[13] <= Reg_24:regB.q[13]
Reg1[14] <= Reg_24:regB.q[14]
Reg1[15] <= Reg_24:regB.q[15]
Reg1[16] <= Reg_24:regB.q[16]
Reg1[17] <= Reg_24:regB.q[17]
Reg1[18] <= Reg_24:regB.q[18]
Reg1[19] <= Reg_24:regB.q[19]
Reg1[20] <= Reg_24:regB.q[20]
Reg1[21] <= Reg_24:regB.q[21]
Reg1[22] <= Reg_24:regB.q[22]
Reg1[23] <= Reg_24:regB.q[23]
Reg2[0] <= Reg_24:regC.q[0]
Reg2[1] <= Reg_24:regC.q[1]
Reg2[2] <= Reg_24:regC.q[2]
Reg2[3] <= Reg_24:regC.q[3]
Reg2[4] <= Reg_24:regC.q[4]
Reg2[5] <= Reg_24:regC.q[5]
Reg2[6] <= Reg_24:regC.q[6]
Reg2[7] <= Reg_24:regC.q[7]
Reg2[8] <= Reg_24:regC.q[8]
Reg2[9] <= Reg_24:regC.q[9]
Reg2[10] <= Reg_24:regC.q[10]
Reg2[11] <= Reg_24:regC.q[11]
Reg2[12] <= Reg_24:regC.q[12]
Reg2[13] <= Reg_24:regC.q[13]
Reg2[14] <= Reg_24:regC.q[14]
Reg2[15] <= Reg_24:regC.q[15]
Reg2[16] <= Reg_24:regC.q[16]
Reg2[17] <= Reg_24:regC.q[17]
Reg2[18] <= Reg_24:regC.q[18]
Reg2[19] <= Reg_24:regC.q[19]
Reg2[20] <= Reg_24:regC.q[20]
Reg2[21] <= Reg_24:regC.q[21]
Reg2[22] <= Reg_24:regC.q[22]
Reg2[23] <= Reg_24:regC.q[23]
Reg3[0] <= Reg_24:regD.q[0]
Reg3[1] <= Reg_24:regD.q[1]
Reg3[2] <= Reg_24:regD.q[2]
Reg3[3] <= Reg_24:regD.q[3]
Reg3[4] <= Reg_24:regD.q[4]
Reg3[5] <= Reg_24:regD.q[5]
Reg3[6] <= Reg_24:regD.q[6]
Reg3[7] <= Reg_24:regD.q[7]
Reg3[8] <= Reg_24:regD.q[8]
Reg3[9] <= Reg_24:regD.q[9]
Reg3[10] <= Reg_24:regD.q[10]
Reg3[11] <= Reg_24:regD.q[11]
Reg3[12] <= Reg_24:regD.q[12]
Reg3[13] <= Reg_24:regD.q[13]
Reg3[14] <= Reg_24:regD.q[14]
Reg3[15] <= Reg_24:regD.q[15]
Reg3[16] <= Reg_24:regD.q[16]
Reg3[17] <= Reg_24:regD.q[17]
Reg3[18] <= Reg_24:regD.q[18]
Reg3[19] <= Reg_24:regD.q[19]
Reg3[20] <= Reg_24:regD.q[20]
Reg3[21] <= Reg_24:regD.q[21]
Reg3[22] <= Reg_24:regD.q[22]
Reg3[23] <= Reg_24:regD.q[23]


|processor|instructionCache:inst54|instrDataSets:set3|instrDataBlockRegs:block2|decoder2to4:deco
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Output[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrDataSets:set3|instrDataBlockRegs:block2|Reg_24:regA
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|instructionCache:inst54|instrDataSets:set3|instrDataBlockRegs:block2|Reg_24:regA|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrDataSets:set3|instrDataBlockRegs:block2|Reg_24:regB
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|instructionCache:inst54|instrDataSets:set3|instrDataBlockRegs:block2|Reg_24:regB|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrDataSets:set3|instrDataBlockRegs:block2|Reg_24:regC
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|instructionCache:inst54|instrDataSets:set3|instrDataBlockRegs:block2|Reg_24:regC|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrDataSets:set3|instrDataBlockRegs:block2|Reg_24:regD
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|instructionCache:inst54|instrDataSets:set3|instrDataBlockRegs:block2|Reg_24:regD|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrTagSets:tset0
address[0] => instrTagBlocks:block1.address[0]
address[0] => instrTagBlocks:block2.address[0]
address[1] => instrTagBlocks:block1.address[1]
address[1] => instrTagBlocks:block2.address[1]
Data[0] => instrTagBlocks:block1.Data[0]
Data[0] => instrTagBlocks:block2.Data[0]
Data[1] => instrTagBlocks:block1.Data[1]
Data[1] => instrTagBlocks:block2.Data[1]
Data[2] => instrTagBlocks:block1.Data[2]
Data[2] => instrTagBlocks:block2.Data[2]
Data[3] => instrTagBlocks:block1.Data[3]
Data[3] => instrTagBlocks:block2.Data[3]
Data[4] => instrTagBlocks:block1.Data[4]
Data[4] => instrTagBlocks:block2.Data[4]
Data[5] => instrTagBlocks:block1.Data[5]
Data[5] => instrTagBlocks:block2.Data[5]
clock => instrTagBlocks:block1.clock
clock => instrTagBlocks:block2.clock
reset => instrTagBlocks:block1.reset
reset => instrTagBlocks:block2.reset
enable => enableBlock1.IN0
enable => enableBlock2.IN0
bl => enableBlock2.IN1
bl => enableBlock1.IN1
Reg0[0] <= instrTagBlocks:block1.Reg0[0]
Reg0[1] <= instrTagBlocks:block1.Reg0[1]
Reg0[2] <= instrTagBlocks:block1.Reg0[2]
Reg0[3] <= instrTagBlocks:block1.Reg0[3]
Reg0[4] <= instrTagBlocks:block1.Reg0[4]
Reg0[5] <= instrTagBlocks:block1.Reg0[5]
Reg1[0] <= instrTagBlocks:block1.Reg1[0]
Reg1[1] <= instrTagBlocks:block1.Reg1[1]
Reg1[2] <= instrTagBlocks:block1.Reg1[2]
Reg1[3] <= instrTagBlocks:block1.Reg1[3]
Reg1[4] <= instrTagBlocks:block1.Reg1[4]
Reg1[5] <= instrTagBlocks:block1.Reg1[5]
Reg2[0] <= instrTagBlocks:block1.Reg2[0]
Reg2[1] <= instrTagBlocks:block1.Reg2[1]
Reg2[2] <= instrTagBlocks:block1.Reg2[2]
Reg2[3] <= instrTagBlocks:block1.Reg2[3]
Reg2[4] <= instrTagBlocks:block1.Reg2[4]
Reg2[5] <= instrTagBlocks:block1.Reg2[5]
Reg3[0] <= instrTagBlocks:block1.Reg3[0]
Reg3[1] <= instrTagBlocks:block1.Reg3[1]
Reg3[2] <= instrTagBlocks:block1.Reg3[2]
Reg3[3] <= instrTagBlocks:block1.Reg3[3]
Reg3[4] <= instrTagBlocks:block1.Reg3[4]
Reg3[5] <= instrTagBlocks:block1.Reg3[5]
Reg4[0] <= instrTagBlocks:block2.Reg0[0]
Reg4[1] <= instrTagBlocks:block2.Reg0[1]
Reg4[2] <= instrTagBlocks:block2.Reg0[2]
Reg4[3] <= instrTagBlocks:block2.Reg0[3]
Reg4[4] <= instrTagBlocks:block2.Reg0[4]
Reg4[5] <= instrTagBlocks:block2.Reg0[5]
Reg5[0] <= instrTagBlocks:block2.Reg1[0]
Reg5[1] <= instrTagBlocks:block2.Reg1[1]
Reg5[2] <= instrTagBlocks:block2.Reg1[2]
Reg5[3] <= instrTagBlocks:block2.Reg1[3]
Reg5[4] <= instrTagBlocks:block2.Reg1[4]
Reg5[5] <= instrTagBlocks:block2.Reg1[5]
Reg6[0] <= instrTagBlocks:block2.Reg2[0]
Reg6[1] <= instrTagBlocks:block2.Reg2[1]
Reg6[2] <= instrTagBlocks:block2.Reg2[2]
Reg6[3] <= instrTagBlocks:block2.Reg2[3]
Reg6[4] <= instrTagBlocks:block2.Reg2[4]
Reg6[5] <= instrTagBlocks:block2.Reg2[5]
Reg7[0] <= instrTagBlocks:block2.Reg3[0]
Reg7[1] <= instrTagBlocks:block2.Reg3[1]
Reg7[2] <= instrTagBlocks:block2.Reg3[2]
Reg7[3] <= instrTagBlocks:block2.Reg3[3]
Reg7[4] <= instrTagBlocks:block2.Reg3[4]
Reg7[5] <= instrTagBlocks:block2.Reg3[5]


|processor|instructionCache:inst54|instrTagSets:tset0|instrTagBlocks:block1
address[0] => decoder2to4:deco.Sel[0]
address[1] => decoder2to4:deco.Sel[1]
Data[0] => Reg_5:regA.data[0]
Data[0] => Reg_5:regB.data[0]
Data[0] => Reg_5:regC.data[0]
Data[0] => Reg_5:regD.data[0]
Data[1] => Reg_5:regA.data[1]
Data[1] => Reg_5:regB.data[1]
Data[1] => Reg_5:regC.data[1]
Data[1] => Reg_5:regD.data[1]
Data[2] => Reg_5:regA.data[2]
Data[2] => Reg_5:regB.data[2]
Data[2] => Reg_5:regC.data[2]
Data[2] => Reg_5:regD.data[2]
Data[3] => Reg_5:regA.data[3]
Data[3] => Reg_5:regB.data[3]
Data[3] => Reg_5:regC.data[3]
Data[3] => Reg_5:regD.data[3]
Data[4] => Reg_5:regA.data[4]
Data[4] => Reg_5:regB.data[4]
Data[4] => Reg_5:regC.data[4]
Data[4] => Reg_5:regD.data[4]
Data[5] => Reg_5:regA.data[5]
Data[5] => Reg_5:regB.data[5]
Data[5] => Reg_5:regC.data[5]
Data[5] => Reg_5:regD.data[5]
clock => Reg_5:regA.Clock
clock => Reg_5:regB.Clock
clock => Reg_5:regC.Clock
clock => Reg_5:regD.Clock
reset => Reg_5:regA.reset
reset => Reg_5:regB.reset
reset => Reg_5:regC.reset
reset => Reg_5:regD.reset
enable => enable1.IN1
enable => enable2.IN1
enable => enable3.IN1
enable => enable4.IN1
Reg0[0] <= Reg_5:regA.output[0]
Reg0[1] <= Reg_5:regA.output[1]
Reg0[2] <= Reg_5:regA.output[2]
Reg0[3] <= Reg_5:regA.output[3]
Reg0[4] <= Reg_5:regA.output[4]
Reg0[5] <= Reg_5:regA.output[5]
Reg1[0] <= Reg_5:regB.output[0]
Reg1[1] <= Reg_5:regB.output[1]
Reg1[2] <= Reg_5:regB.output[2]
Reg1[3] <= Reg_5:regB.output[3]
Reg1[4] <= Reg_5:regB.output[4]
Reg1[5] <= Reg_5:regB.output[5]
Reg2[0] <= Reg_5:regC.output[0]
Reg2[1] <= Reg_5:regC.output[1]
Reg2[2] <= Reg_5:regC.output[2]
Reg2[3] <= Reg_5:regC.output[3]
Reg2[4] <= Reg_5:regC.output[4]
Reg2[5] <= Reg_5:regC.output[5]
Reg3[0] <= Reg_5:regD.output[0]
Reg3[1] <= Reg_5:regD.output[1]
Reg3[2] <= Reg_5:regD.output[2]
Reg3[3] <= Reg_5:regD.output[3]
Reg3[4] <= Reg_5:regD.output[4]
Reg3[5] <= Reg_5:regD.output[5]


|processor|instructionCache:inst54|instrTagSets:tset0|instrTagBlocks:block1|decoder2to4:deco
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Output[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrTagSets:tset0|instrTagBlocks:block1|Reg_5:regA
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrTagSets:tset0|instrTagBlocks:block1|Reg_5:regB
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrTagSets:tset0|instrTagBlocks:block1|Reg_5:regC
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrTagSets:tset0|instrTagBlocks:block1|Reg_5:regD
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrTagSets:tset0|instrTagBlocks:block2
address[0] => decoder2to4:deco.Sel[0]
address[1] => decoder2to4:deco.Sel[1]
Data[0] => Reg_5:regA.data[0]
Data[0] => Reg_5:regB.data[0]
Data[0] => Reg_5:regC.data[0]
Data[0] => Reg_5:regD.data[0]
Data[1] => Reg_5:regA.data[1]
Data[1] => Reg_5:regB.data[1]
Data[1] => Reg_5:regC.data[1]
Data[1] => Reg_5:regD.data[1]
Data[2] => Reg_5:regA.data[2]
Data[2] => Reg_5:regB.data[2]
Data[2] => Reg_5:regC.data[2]
Data[2] => Reg_5:regD.data[2]
Data[3] => Reg_5:regA.data[3]
Data[3] => Reg_5:regB.data[3]
Data[3] => Reg_5:regC.data[3]
Data[3] => Reg_5:regD.data[3]
Data[4] => Reg_5:regA.data[4]
Data[4] => Reg_5:regB.data[4]
Data[4] => Reg_5:regC.data[4]
Data[4] => Reg_5:regD.data[4]
Data[5] => Reg_5:regA.data[5]
Data[5] => Reg_5:regB.data[5]
Data[5] => Reg_5:regC.data[5]
Data[5] => Reg_5:regD.data[5]
clock => Reg_5:regA.Clock
clock => Reg_5:regB.Clock
clock => Reg_5:regC.Clock
clock => Reg_5:regD.Clock
reset => Reg_5:regA.reset
reset => Reg_5:regB.reset
reset => Reg_5:regC.reset
reset => Reg_5:regD.reset
enable => enable1.IN1
enable => enable2.IN1
enable => enable3.IN1
enable => enable4.IN1
Reg0[0] <= Reg_5:regA.output[0]
Reg0[1] <= Reg_5:regA.output[1]
Reg0[2] <= Reg_5:regA.output[2]
Reg0[3] <= Reg_5:regA.output[3]
Reg0[4] <= Reg_5:regA.output[4]
Reg0[5] <= Reg_5:regA.output[5]
Reg1[0] <= Reg_5:regB.output[0]
Reg1[1] <= Reg_5:regB.output[1]
Reg1[2] <= Reg_5:regB.output[2]
Reg1[3] <= Reg_5:regB.output[3]
Reg1[4] <= Reg_5:regB.output[4]
Reg1[5] <= Reg_5:regB.output[5]
Reg2[0] <= Reg_5:regC.output[0]
Reg2[1] <= Reg_5:regC.output[1]
Reg2[2] <= Reg_5:regC.output[2]
Reg2[3] <= Reg_5:regC.output[3]
Reg2[4] <= Reg_5:regC.output[4]
Reg2[5] <= Reg_5:regC.output[5]
Reg3[0] <= Reg_5:regD.output[0]
Reg3[1] <= Reg_5:regD.output[1]
Reg3[2] <= Reg_5:regD.output[2]
Reg3[3] <= Reg_5:regD.output[3]
Reg3[4] <= Reg_5:regD.output[4]
Reg3[5] <= Reg_5:regD.output[5]


|processor|instructionCache:inst54|instrTagSets:tset0|instrTagBlocks:block2|decoder2to4:deco
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Output[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrTagSets:tset0|instrTagBlocks:block2|Reg_5:regA
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrTagSets:tset0|instrTagBlocks:block2|Reg_5:regB
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrTagSets:tset0|instrTagBlocks:block2|Reg_5:regC
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrTagSets:tset0|instrTagBlocks:block2|Reg_5:regD
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrTagSets:tset1
address[0] => instrTagBlocks:block1.address[0]
address[0] => instrTagBlocks:block2.address[0]
address[1] => instrTagBlocks:block1.address[1]
address[1] => instrTagBlocks:block2.address[1]
Data[0] => instrTagBlocks:block1.Data[0]
Data[0] => instrTagBlocks:block2.Data[0]
Data[1] => instrTagBlocks:block1.Data[1]
Data[1] => instrTagBlocks:block2.Data[1]
Data[2] => instrTagBlocks:block1.Data[2]
Data[2] => instrTagBlocks:block2.Data[2]
Data[3] => instrTagBlocks:block1.Data[3]
Data[3] => instrTagBlocks:block2.Data[3]
Data[4] => instrTagBlocks:block1.Data[4]
Data[4] => instrTagBlocks:block2.Data[4]
Data[5] => instrTagBlocks:block1.Data[5]
Data[5] => instrTagBlocks:block2.Data[5]
clock => instrTagBlocks:block1.clock
clock => instrTagBlocks:block2.clock
reset => instrTagBlocks:block1.reset
reset => instrTagBlocks:block2.reset
enable => enableBlock1.IN0
enable => enableBlock2.IN0
bl => enableBlock2.IN1
bl => enableBlock1.IN1
Reg0[0] <= instrTagBlocks:block1.Reg0[0]
Reg0[1] <= instrTagBlocks:block1.Reg0[1]
Reg0[2] <= instrTagBlocks:block1.Reg0[2]
Reg0[3] <= instrTagBlocks:block1.Reg0[3]
Reg0[4] <= instrTagBlocks:block1.Reg0[4]
Reg0[5] <= instrTagBlocks:block1.Reg0[5]
Reg1[0] <= instrTagBlocks:block1.Reg1[0]
Reg1[1] <= instrTagBlocks:block1.Reg1[1]
Reg1[2] <= instrTagBlocks:block1.Reg1[2]
Reg1[3] <= instrTagBlocks:block1.Reg1[3]
Reg1[4] <= instrTagBlocks:block1.Reg1[4]
Reg1[5] <= instrTagBlocks:block1.Reg1[5]
Reg2[0] <= instrTagBlocks:block1.Reg2[0]
Reg2[1] <= instrTagBlocks:block1.Reg2[1]
Reg2[2] <= instrTagBlocks:block1.Reg2[2]
Reg2[3] <= instrTagBlocks:block1.Reg2[3]
Reg2[4] <= instrTagBlocks:block1.Reg2[4]
Reg2[5] <= instrTagBlocks:block1.Reg2[5]
Reg3[0] <= instrTagBlocks:block1.Reg3[0]
Reg3[1] <= instrTagBlocks:block1.Reg3[1]
Reg3[2] <= instrTagBlocks:block1.Reg3[2]
Reg3[3] <= instrTagBlocks:block1.Reg3[3]
Reg3[4] <= instrTagBlocks:block1.Reg3[4]
Reg3[5] <= instrTagBlocks:block1.Reg3[5]
Reg4[0] <= instrTagBlocks:block2.Reg0[0]
Reg4[1] <= instrTagBlocks:block2.Reg0[1]
Reg4[2] <= instrTagBlocks:block2.Reg0[2]
Reg4[3] <= instrTagBlocks:block2.Reg0[3]
Reg4[4] <= instrTagBlocks:block2.Reg0[4]
Reg4[5] <= instrTagBlocks:block2.Reg0[5]
Reg5[0] <= instrTagBlocks:block2.Reg1[0]
Reg5[1] <= instrTagBlocks:block2.Reg1[1]
Reg5[2] <= instrTagBlocks:block2.Reg1[2]
Reg5[3] <= instrTagBlocks:block2.Reg1[3]
Reg5[4] <= instrTagBlocks:block2.Reg1[4]
Reg5[5] <= instrTagBlocks:block2.Reg1[5]
Reg6[0] <= instrTagBlocks:block2.Reg2[0]
Reg6[1] <= instrTagBlocks:block2.Reg2[1]
Reg6[2] <= instrTagBlocks:block2.Reg2[2]
Reg6[3] <= instrTagBlocks:block2.Reg2[3]
Reg6[4] <= instrTagBlocks:block2.Reg2[4]
Reg6[5] <= instrTagBlocks:block2.Reg2[5]
Reg7[0] <= instrTagBlocks:block2.Reg3[0]
Reg7[1] <= instrTagBlocks:block2.Reg3[1]
Reg7[2] <= instrTagBlocks:block2.Reg3[2]
Reg7[3] <= instrTagBlocks:block2.Reg3[3]
Reg7[4] <= instrTagBlocks:block2.Reg3[4]
Reg7[5] <= instrTagBlocks:block2.Reg3[5]


|processor|instructionCache:inst54|instrTagSets:tset1|instrTagBlocks:block1
address[0] => decoder2to4:deco.Sel[0]
address[1] => decoder2to4:deco.Sel[1]
Data[0] => Reg_5:regA.data[0]
Data[0] => Reg_5:regB.data[0]
Data[0] => Reg_5:regC.data[0]
Data[0] => Reg_5:regD.data[0]
Data[1] => Reg_5:regA.data[1]
Data[1] => Reg_5:regB.data[1]
Data[1] => Reg_5:regC.data[1]
Data[1] => Reg_5:regD.data[1]
Data[2] => Reg_5:regA.data[2]
Data[2] => Reg_5:regB.data[2]
Data[2] => Reg_5:regC.data[2]
Data[2] => Reg_5:regD.data[2]
Data[3] => Reg_5:regA.data[3]
Data[3] => Reg_5:regB.data[3]
Data[3] => Reg_5:regC.data[3]
Data[3] => Reg_5:regD.data[3]
Data[4] => Reg_5:regA.data[4]
Data[4] => Reg_5:regB.data[4]
Data[4] => Reg_5:regC.data[4]
Data[4] => Reg_5:regD.data[4]
Data[5] => Reg_5:regA.data[5]
Data[5] => Reg_5:regB.data[5]
Data[5] => Reg_5:regC.data[5]
Data[5] => Reg_5:regD.data[5]
clock => Reg_5:regA.Clock
clock => Reg_5:regB.Clock
clock => Reg_5:regC.Clock
clock => Reg_5:regD.Clock
reset => Reg_5:regA.reset
reset => Reg_5:regB.reset
reset => Reg_5:regC.reset
reset => Reg_5:regD.reset
enable => enable1.IN1
enable => enable2.IN1
enable => enable3.IN1
enable => enable4.IN1
Reg0[0] <= Reg_5:regA.output[0]
Reg0[1] <= Reg_5:regA.output[1]
Reg0[2] <= Reg_5:regA.output[2]
Reg0[3] <= Reg_5:regA.output[3]
Reg0[4] <= Reg_5:regA.output[4]
Reg0[5] <= Reg_5:regA.output[5]
Reg1[0] <= Reg_5:regB.output[0]
Reg1[1] <= Reg_5:regB.output[1]
Reg1[2] <= Reg_5:regB.output[2]
Reg1[3] <= Reg_5:regB.output[3]
Reg1[4] <= Reg_5:regB.output[4]
Reg1[5] <= Reg_5:regB.output[5]
Reg2[0] <= Reg_5:regC.output[0]
Reg2[1] <= Reg_5:regC.output[1]
Reg2[2] <= Reg_5:regC.output[2]
Reg2[3] <= Reg_5:regC.output[3]
Reg2[4] <= Reg_5:regC.output[4]
Reg2[5] <= Reg_5:regC.output[5]
Reg3[0] <= Reg_5:regD.output[0]
Reg3[1] <= Reg_5:regD.output[1]
Reg3[2] <= Reg_5:regD.output[2]
Reg3[3] <= Reg_5:regD.output[3]
Reg3[4] <= Reg_5:regD.output[4]
Reg3[5] <= Reg_5:regD.output[5]


|processor|instructionCache:inst54|instrTagSets:tset1|instrTagBlocks:block1|decoder2to4:deco
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Output[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrTagSets:tset1|instrTagBlocks:block1|Reg_5:regA
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrTagSets:tset1|instrTagBlocks:block1|Reg_5:regB
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrTagSets:tset1|instrTagBlocks:block1|Reg_5:regC
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrTagSets:tset1|instrTagBlocks:block1|Reg_5:regD
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrTagSets:tset1|instrTagBlocks:block2
address[0] => decoder2to4:deco.Sel[0]
address[1] => decoder2to4:deco.Sel[1]
Data[0] => Reg_5:regA.data[0]
Data[0] => Reg_5:regB.data[0]
Data[0] => Reg_5:regC.data[0]
Data[0] => Reg_5:regD.data[0]
Data[1] => Reg_5:regA.data[1]
Data[1] => Reg_5:regB.data[1]
Data[1] => Reg_5:regC.data[1]
Data[1] => Reg_5:regD.data[1]
Data[2] => Reg_5:regA.data[2]
Data[2] => Reg_5:regB.data[2]
Data[2] => Reg_5:regC.data[2]
Data[2] => Reg_5:regD.data[2]
Data[3] => Reg_5:regA.data[3]
Data[3] => Reg_5:regB.data[3]
Data[3] => Reg_5:regC.data[3]
Data[3] => Reg_5:regD.data[3]
Data[4] => Reg_5:regA.data[4]
Data[4] => Reg_5:regB.data[4]
Data[4] => Reg_5:regC.data[4]
Data[4] => Reg_5:regD.data[4]
Data[5] => Reg_5:regA.data[5]
Data[5] => Reg_5:regB.data[5]
Data[5] => Reg_5:regC.data[5]
Data[5] => Reg_5:regD.data[5]
clock => Reg_5:regA.Clock
clock => Reg_5:regB.Clock
clock => Reg_5:regC.Clock
clock => Reg_5:regD.Clock
reset => Reg_5:regA.reset
reset => Reg_5:regB.reset
reset => Reg_5:regC.reset
reset => Reg_5:regD.reset
enable => enable1.IN1
enable => enable2.IN1
enable => enable3.IN1
enable => enable4.IN1
Reg0[0] <= Reg_5:regA.output[0]
Reg0[1] <= Reg_5:regA.output[1]
Reg0[2] <= Reg_5:regA.output[2]
Reg0[3] <= Reg_5:regA.output[3]
Reg0[4] <= Reg_5:regA.output[4]
Reg0[5] <= Reg_5:regA.output[5]
Reg1[0] <= Reg_5:regB.output[0]
Reg1[1] <= Reg_5:regB.output[1]
Reg1[2] <= Reg_5:regB.output[2]
Reg1[3] <= Reg_5:regB.output[3]
Reg1[4] <= Reg_5:regB.output[4]
Reg1[5] <= Reg_5:regB.output[5]
Reg2[0] <= Reg_5:regC.output[0]
Reg2[1] <= Reg_5:regC.output[1]
Reg2[2] <= Reg_5:regC.output[2]
Reg2[3] <= Reg_5:regC.output[3]
Reg2[4] <= Reg_5:regC.output[4]
Reg2[5] <= Reg_5:regC.output[5]
Reg3[0] <= Reg_5:regD.output[0]
Reg3[1] <= Reg_5:regD.output[1]
Reg3[2] <= Reg_5:regD.output[2]
Reg3[3] <= Reg_5:regD.output[3]
Reg3[4] <= Reg_5:regD.output[4]
Reg3[5] <= Reg_5:regD.output[5]


|processor|instructionCache:inst54|instrTagSets:tset1|instrTagBlocks:block2|decoder2to4:deco
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Output[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrTagSets:tset1|instrTagBlocks:block2|Reg_5:regA
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrTagSets:tset1|instrTagBlocks:block2|Reg_5:regB
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrTagSets:tset1|instrTagBlocks:block2|Reg_5:regC
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrTagSets:tset1|instrTagBlocks:block2|Reg_5:regD
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrTagSets:tset2
address[0] => instrTagBlocks:block1.address[0]
address[0] => instrTagBlocks:block2.address[0]
address[1] => instrTagBlocks:block1.address[1]
address[1] => instrTagBlocks:block2.address[1]
Data[0] => instrTagBlocks:block1.Data[0]
Data[0] => instrTagBlocks:block2.Data[0]
Data[1] => instrTagBlocks:block1.Data[1]
Data[1] => instrTagBlocks:block2.Data[1]
Data[2] => instrTagBlocks:block1.Data[2]
Data[2] => instrTagBlocks:block2.Data[2]
Data[3] => instrTagBlocks:block1.Data[3]
Data[3] => instrTagBlocks:block2.Data[3]
Data[4] => instrTagBlocks:block1.Data[4]
Data[4] => instrTagBlocks:block2.Data[4]
Data[5] => instrTagBlocks:block1.Data[5]
Data[5] => instrTagBlocks:block2.Data[5]
clock => instrTagBlocks:block1.clock
clock => instrTagBlocks:block2.clock
reset => instrTagBlocks:block1.reset
reset => instrTagBlocks:block2.reset
enable => enableBlock1.IN0
enable => enableBlock2.IN0
bl => enableBlock2.IN1
bl => enableBlock1.IN1
Reg0[0] <= instrTagBlocks:block1.Reg0[0]
Reg0[1] <= instrTagBlocks:block1.Reg0[1]
Reg0[2] <= instrTagBlocks:block1.Reg0[2]
Reg0[3] <= instrTagBlocks:block1.Reg0[3]
Reg0[4] <= instrTagBlocks:block1.Reg0[4]
Reg0[5] <= instrTagBlocks:block1.Reg0[5]
Reg1[0] <= instrTagBlocks:block1.Reg1[0]
Reg1[1] <= instrTagBlocks:block1.Reg1[1]
Reg1[2] <= instrTagBlocks:block1.Reg1[2]
Reg1[3] <= instrTagBlocks:block1.Reg1[3]
Reg1[4] <= instrTagBlocks:block1.Reg1[4]
Reg1[5] <= instrTagBlocks:block1.Reg1[5]
Reg2[0] <= instrTagBlocks:block1.Reg2[0]
Reg2[1] <= instrTagBlocks:block1.Reg2[1]
Reg2[2] <= instrTagBlocks:block1.Reg2[2]
Reg2[3] <= instrTagBlocks:block1.Reg2[3]
Reg2[4] <= instrTagBlocks:block1.Reg2[4]
Reg2[5] <= instrTagBlocks:block1.Reg2[5]
Reg3[0] <= instrTagBlocks:block1.Reg3[0]
Reg3[1] <= instrTagBlocks:block1.Reg3[1]
Reg3[2] <= instrTagBlocks:block1.Reg3[2]
Reg3[3] <= instrTagBlocks:block1.Reg3[3]
Reg3[4] <= instrTagBlocks:block1.Reg3[4]
Reg3[5] <= instrTagBlocks:block1.Reg3[5]
Reg4[0] <= instrTagBlocks:block2.Reg0[0]
Reg4[1] <= instrTagBlocks:block2.Reg0[1]
Reg4[2] <= instrTagBlocks:block2.Reg0[2]
Reg4[3] <= instrTagBlocks:block2.Reg0[3]
Reg4[4] <= instrTagBlocks:block2.Reg0[4]
Reg4[5] <= instrTagBlocks:block2.Reg0[5]
Reg5[0] <= instrTagBlocks:block2.Reg1[0]
Reg5[1] <= instrTagBlocks:block2.Reg1[1]
Reg5[2] <= instrTagBlocks:block2.Reg1[2]
Reg5[3] <= instrTagBlocks:block2.Reg1[3]
Reg5[4] <= instrTagBlocks:block2.Reg1[4]
Reg5[5] <= instrTagBlocks:block2.Reg1[5]
Reg6[0] <= instrTagBlocks:block2.Reg2[0]
Reg6[1] <= instrTagBlocks:block2.Reg2[1]
Reg6[2] <= instrTagBlocks:block2.Reg2[2]
Reg6[3] <= instrTagBlocks:block2.Reg2[3]
Reg6[4] <= instrTagBlocks:block2.Reg2[4]
Reg6[5] <= instrTagBlocks:block2.Reg2[5]
Reg7[0] <= instrTagBlocks:block2.Reg3[0]
Reg7[1] <= instrTagBlocks:block2.Reg3[1]
Reg7[2] <= instrTagBlocks:block2.Reg3[2]
Reg7[3] <= instrTagBlocks:block2.Reg3[3]
Reg7[4] <= instrTagBlocks:block2.Reg3[4]
Reg7[5] <= instrTagBlocks:block2.Reg3[5]


|processor|instructionCache:inst54|instrTagSets:tset2|instrTagBlocks:block1
address[0] => decoder2to4:deco.Sel[0]
address[1] => decoder2to4:deco.Sel[1]
Data[0] => Reg_5:regA.data[0]
Data[0] => Reg_5:regB.data[0]
Data[0] => Reg_5:regC.data[0]
Data[0] => Reg_5:regD.data[0]
Data[1] => Reg_5:regA.data[1]
Data[1] => Reg_5:regB.data[1]
Data[1] => Reg_5:regC.data[1]
Data[1] => Reg_5:regD.data[1]
Data[2] => Reg_5:regA.data[2]
Data[2] => Reg_5:regB.data[2]
Data[2] => Reg_5:regC.data[2]
Data[2] => Reg_5:regD.data[2]
Data[3] => Reg_5:regA.data[3]
Data[3] => Reg_5:regB.data[3]
Data[3] => Reg_5:regC.data[3]
Data[3] => Reg_5:regD.data[3]
Data[4] => Reg_5:regA.data[4]
Data[4] => Reg_5:regB.data[4]
Data[4] => Reg_5:regC.data[4]
Data[4] => Reg_5:regD.data[4]
Data[5] => Reg_5:regA.data[5]
Data[5] => Reg_5:regB.data[5]
Data[5] => Reg_5:regC.data[5]
Data[5] => Reg_5:regD.data[5]
clock => Reg_5:regA.Clock
clock => Reg_5:regB.Clock
clock => Reg_5:regC.Clock
clock => Reg_5:regD.Clock
reset => Reg_5:regA.reset
reset => Reg_5:regB.reset
reset => Reg_5:regC.reset
reset => Reg_5:regD.reset
enable => enable1.IN1
enable => enable2.IN1
enable => enable3.IN1
enable => enable4.IN1
Reg0[0] <= Reg_5:regA.output[0]
Reg0[1] <= Reg_5:regA.output[1]
Reg0[2] <= Reg_5:regA.output[2]
Reg0[3] <= Reg_5:regA.output[3]
Reg0[4] <= Reg_5:regA.output[4]
Reg0[5] <= Reg_5:regA.output[5]
Reg1[0] <= Reg_5:regB.output[0]
Reg1[1] <= Reg_5:regB.output[1]
Reg1[2] <= Reg_5:regB.output[2]
Reg1[3] <= Reg_5:regB.output[3]
Reg1[4] <= Reg_5:regB.output[4]
Reg1[5] <= Reg_5:regB.output[5]
Reg2[0] <= Reg_5:regC.output[0]
Reg2[1] <= Reg_5:regC.output[1]
Reg2[2] <= Reg_5:regC.output[2]
Reg2[3] <= Reg_5:regC.output[3]
Reg2[4] <= Reg_5:regC.output[4]
Reg2[5] <= Reg_5:regC.output[5]
Reg3[0] <= Reg_5:regD.output[0]
Reg3[1] <= Reg_5:regD.output[1]
Reg3[2] <= Reg_5:regD.output[2]
Reg3[3] <= Reg_5:regD.output[3]
Reg3[4] <= Reg_5:regD.output[4]
Reg3[5] <= Reg_5:regD.output[5]


|processor|instructionCache:inst54|instrTagSets:tset2|instrTagBlocks:block1|decoder2to4:deco
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Output[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrTagSets:tset2|instrTagBlocks:block1|Reg_5:regA
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrTagSets:tset2|instrTagBlocks:block1|Reg_5:regB
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrTagSets:tset2|instrTagBlocks:block1|Reg_5:regC
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrTagSets:tset2|instrTagBlocks:block1|Reg_5:regD
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrTagSets:tset2|instrTagBlocks:block2
address[0] => decoder2to4:deco.Sel[0]
address[1] => decoder2to4:deco.Sel[1]
Data[0] => Reg_5:regA.data[0]
Data[0] => Reg_5:regB.data[0]
Data[0] => Reg_5:regC.data[0]
Data[0] => Reg_5:regD.data[0]
Data[1] => Reg_5:regA.data[1]
Data[1] => Reg_5:regB.data[1]
Data[1] => Reg_5:regC.data[1]
Data[1] => Reg_5:regD.data[1]
Data[2] => Reg_5:regA.data[2]
Data[2] => Reg_5:regB.data[2]
Data[2] => Reg_5:regC.data[2]
Data[2] => Reg_5:regD.data[2]
Data[3] => Reg_5:regA.data[3]
Data[3] => Reg_5:regB.data[3]
Data[3] => Reg_5:regC.data[3]
Data[3] => Reg_5:regD.data[3]
Data[4] => Reg_5:regA.data[4]
Data[4] => Reg_5:regB.data[4]
Data[4] => Reg_5:regC.data[4]
Data[4] => Reg_5:regD.data[4]
Data[5] => Reg_5:regA.data[5]
Data[5] => Reg_5:regB.data[5]
Data[5] => Reg_5:regC.data[5]
Data[5] => Reg_5:regD.data[5]
clock => Reg_5:regA.Clock
clock => Reg_5:regB.Clock
clock => Reg_5:regC.Clock
clock => Reg_5:regD.Clock
reset => Reg_5:regA.reset
reset => Reg_5:regB.reset
reset => Reg_5:regC.reset
reset => Reg_5:regD.reset
enable => enable1.IN1
enable => enable2.IN1
enable => enable3.IN1
enable => enable4.IN1
Reg0[0] <= Reg_5:regA.output[0]
Reg0[1] <= Reg_5:regA.output[1]
Reg0[2] <= Reg_5:regA.output[2]
Reg0[3] <= Reg_5:regA.output[3]
Reg0[4] <= Reg_5:regA.output[4]
Reg0[5] <= Reg_5:regA.output[5]
Reg1[0] <= Reg_5:regB.output[0]
Reg1[1] <= Reg_5:regB.output[1]
Reg1[2] <= Reg_5:regB.output[2]
Reg1[3] <= Reg_5:regB.output[3]
Reg1[4] <= Reg_5:regB.output[4]
Reg1[5] <= Reg_5:regB.output[5]
Reg2[0] <= Reg_5:regC.output[0]
Reg2[1] <= Reg_5:regC.output[1]
Reg2[2] <= Reg_5:regC.output[2]
Reg2[3] <= Reg_5:regC.output[3]
Reg2[4] <= Reg_5:regC.output[4]
Reg2[5] <= Reg_5:regC.output[5]
Reg3[0] <= Reg_5:regD.output[0]
Reg3[1] <= Reg_5:regD.output[1]
Reg3[2] <= Reg_5:regD.output[2]
Reg3[3] <= Reg_5:regD.output[3]
Reg3[4] <= Reg_5:regD.output[4]
Reg3[5] <= Reg_5:regD.output[5]


|processor|instructionCache:inst54|instrTagSets:tset2|instrTagBlocks:block2|decoder2to4:deco
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Output[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrTagSets:tset2|instrTagBlocks:block2|Reg_5:regA
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrTagSets:tset2|instrTagBlocks:block2|Reg_5:regB
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrTagSets:tset2|instrTagBlocks:block2|Reg_5:regC
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrTagSets:tset2|instrTagBlocks:block2|Reg_5:regD
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrTagSets:tset3
address[0] => instrTagBlocks:block1.address[0]
address[0] => instrTagBlocks:block2.address[0]
address[1] => instrTagBlocks:block1.address[1]
address[1] => instrTagBlocks:block2.address[1]
Data[0] => instrTagBlocks:block1.Data[0]
Data[0] => instrTagBlocks:block2.Data[0]
Data[1] => instrTagBlocks:block1.Data[1]
Data[1] => instrTagBlocks:block2.Data[1]
Data[2] => instrTagBlocks:block1.Data[2]
Data[2] => instrTagBlocks:block2.Data[2]
Data[3] => instrTagBlocks:block1.Data[3]
Data[3] => instrTagBlocks:block2.Data[3]
Data[4] => instrTagBlocks:block1.Data[4]
Data[4] => instrTagBlocks:block2.Data[4]
Data[5] => instrTagBlocks:block1.Data[5]
Data[5] => instrTagBlocks:block2.Data[5]
clock => instrTagBlocks:block1.clock
clock => instrTagBlocks:block2.clock
reset => instrTagBlocks:block1.reset
reset => instrTagBlocks:block2.reset
enable => enableBlock1.IN0
enable => enableBlock2.IN0
bl => enableBlock2.IN1
bl => enableBlock1.IN1
Reg0[0] <= instrTagBlocks:block1.Reg0[0]
Reg0[1] <= instrTagBlocks:block1.Reg0[1]
Reg0[2] <= instrTagBlocks:block1.Reg0[2]
Reg0[3] <= instrTagBlocks:block1.Reg0[3]
Reg0[4] <= instrTagBlocks:block1.Reg0[4]
Reg0[5] <= instrTagBlocks:block1.Reg0[5]
Reg1[0] <= instrTagBlocks:block1.Reg1[0]
Reg1[1] <= instrTagBlocks:block1.Reg1[1]
Reg1[2] <= instrTagBlocks:block1.Reg1[2]
Reg1[3] <= instrTagBlocks:block1.Reg1[3]
Reg1[4] <= instrTagBlocks:block1.Reg1[4]
Reg1[5] <= instrTagBlocks:block1.Reg1[5]
Reg2[0] <= instrTagBlocks:block1.Reg2[0]
Reg2[1] <= instrTagBlocks:block1.Reg2[1]
Reg2[2] <= instrTagBlocks:block1.Reg2[2]
Reg2[3] <= instrTagBlocks:block1.Reg2[3]
Reg2[4] <= instrTagBlocks:block1.Reg2[4]
Reg2[5] <= instrTagBlocks:block1.Reg2[5]
Reg3[0] <= instrTagBlocks:block1.Reg3[0]
Reg3[1] <= instrTagBlocks:block1.Reg3[1]
Reg3[2] <= instrTagBlocks:block1.Reg3[2]
Reg3[3] <= instrTagBlocks:block1.Reg3[3]
Reg3[4] <= instrTagBlocks:block1.Reg3[4]
Reg3[5] <= instrTagBlocks:block1.Reg3[5]
Reg4[0] <= instrTagBlocks:block2.Reg0[0]
Reg4[1] <= instrTagBlocks:block2.Reg0[1]
Reg4[2] <= instrTagBlocks:block2.Reg0[2]
Reg4[3] <= instrTagBlocks:block2.Reg0[3]
Reg4[4] <= instrTagBlocks:block2.Reg0[4]
Reg4[5] <= instrTagBlocks:block2.Reg0[5]
Reg5[0] <= instrTagBlocks:block2.Reg1[0]
Reg5[1] <= instrTagBlocks:block2.Reg1[1]
Reg5[2] <= instrTagBlocks:block2.Reg1[2]
Reg5[3] <= instrTagBlocks:block2.Reg1[3]
Reg5[4] <= instrTagBlocks:block2.Reg1[4]
Reg5[5] <= instrTagBlocks:block2.Reg1[5]
Reg6[0] <= instrTagBlocks:block2.Reg2[0]
Reg6[1] <= instrTagBlocks:block2.Reg2[1]
Reg6[2] <= instrTagBlocks:block2.Reg2[2]
Reg6[3] <= instrTagBlocks:block2.Reg2[3]
Reg6[4] <= instrTagBlocks:block2.Reg2[4]
Reg6[5] <= instrTagBlocks:block2.Reg2[5]
Reg7[0] <= instrTagBlocks:block2.Reg3[0]
Reg7[1] <= instrTagBlocks:block2.Reg3[1]
Reg7[2] <= instrTagBlocks:block2.Reg3[2]
Reg7[3] <= instrTagBlocks:block2.Reg3[3]
Reg7[4] <= instrTagBlocks:block2.Reg3[4]
Reg7[5] <= instrTagBlocks:block2.Reg3[5]


|processor|instructionCache:inst54|instrTagSets:tset3|instrTagBlocks:block1
address[0] => decoder2to4:deco.Sel[0]
address[1] => decoder2to4:deco.Sel[1]
Data[0] => Reg_5:regA.data[0]
Data[0] => Reg_5:regB.data[0]
Data[0] => Reg_5:regC.data[0]
Data[0] => Reg_5:regD.data[0]
Data[1] => Reg_5:regA.data[1]
Data[1] => Reg_5:regB.data[1]
Data[1] => Reg_5:regC.data[1]
Data[1] => Reg_5:regD.data[1]
Data[2] => Reg_5:regA.data[2]
Data[2] => Reg_5:regB.data[2]
Data[2] => Reg_5:regC.data[2]
Data[2] => Reg_5:regD.data[2]
Data[3] => Reg_5:regA.data[3]
Data[3] => Reg_5:regB.data[3]
Data[3] => Reg_5:regC.data[3]
Data[3] => Reg_5:regD.data[3]
Data[4] => Reg_5:regA.data[4]
Data[4] => Reg_5:regB.data[4]
Data[4] => Reg_5:regC.data[4]
Data[4] => Reg_5:regD.data[4]
Data[5] => Reg_5:regA.data[5]
Data[5] => Reg_5:regB.data[5]
Data[5] => Reg_5:regC.data[5]
Data[5] => Reg_5:regD.data[5]
clock => Reg_5:regA.Clock
clock => Reg_5:regB.Clock
clock => Reg_5:regC.Clock
clock => Reg_5:regD.Clock
reset => Reg_5:regA.reset
reset => Reg_5:regB.reset
reset => Reg_5:regC.reset
reset => Reg_5:regD.reset
enable => enable1.IN1
enable => enable2.IN1
enable => enable3.IN1
enable => enable4.IN1
Reg0[0] <= Reg_5:regA.output[0]
Reg0[1] <= Reg_5:regA.output[1]
Reg0[2] <= Reg_5:regA.output[2]
Reg0[3] <= Reg_5:regA.output[3]
Reg0[4] <= Reg_5:regA.output[4]
Reg0[5] <= Reg_5:regA.output[5]
Reg1[0] <= Reg_5:regB.output[0]
Reg1[1] <= Reg_5:regB.output[1]
Reg1[2] <= Reg_5:regB.output[2]
Reg1[3] <= Reg_5:regB.output[3]
Reg1[4] <= Reg_5:regB.output[4]
Reg1[5] <= Reg_5:regB.output[5]
Reg2[0] <= Reg_5:regC.output[0]
Reg2[1] <= Reg_5:regC.output[1]
Reg2[2] <= Reg_5:regC.output[2]
Reg2[3] <= Reg_5:regC.output[3]
Reg2[4] <= Reg_5:regC.output[4]
Reg2[5] <= Reg_5:regC.output[5]
Reg3[0] <= Reg_5:regD.output[0]
Reg3[1] <= Reg_5:regD.output[1]
Reg3[2] <= Reg_5:regD.output[2]
Reg3[3] <= Reg_5:regD.output[3]
Reg3[4] <= Reg_5:regD.output[4]
Reg3[5] <= Reg_5:regD.output[5]


|processor|instructionCache:inst54|instrTagSets:tset3|instrTagBlocks:block1|decoder2to4:deco
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Output[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrTagSets:tset3|instrTagBlocks:block1|Reg_5:regA
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrTagSets:tset3|instrTagBlocks:block1|Reg_5:regB
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrTagSets:tset3|instrTagBlocks:block1|Reg_5:regC
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrTagSets:tset3|instrTagBlocks:block1|Reg_5:regD
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrTagSets:tset3|instrTagBlocks:block2
address[0] => decoder2to4:deco.Sel[0]
address[1] => decoder2to4:deco.Sel[1]
Data[0] => Reg_5:regA.data[0]
Data[0] => Reg_5:regB.data[0]
Data[0] => Reg_5:regC.data[0]
Data[0] => Reg_5:regD.data[0]
Data[1] => Reg_5:regA.data[1]
Data[1] => Reg_5:regB.data[1]
Data[1] => Reg_5:regC.data[1]
Data[1] => Reg_5:regD.data[1]
Data[2] => Reg_5:regA.data[2]
Data[2] => Reg_5:regB.data[2]
Data[2] => Reg_5:regC.data[2]
Data[2] => Reg_5:regD.data[2]
Data[3] => Reg_5:regA.data[3]
Data[3] => Reg_5:regB.data[3]
Data[3] => Reg_5:regC.data[3]
Data[3] => Reg_5:regD.data[3]
Data[4] => Reg_5:regA.data[4]
Data[4] => Reg_5:regB.data[4]
Data[4] => Reg_5:regC.data[4]
Data[4] => Reg_5:regD.data[4]
Data[5] => Reg_5:regA.data[5]
Data[5] => Reg_5:regB.data[5]
Data[5] => Reg_5:regC.data[5]
Data[5] => Reg_5:regD.data[5]
clock => Reg_5:regA.Clock
clock => Reg_5:regB.Clock
clock => Reg_5:regC.Clock
clock => Reg_5:regD.Clock
reset => Reg_5:regA.reset
reset => Reg_5:regB.reset
reset => Reg_5:regC.reset
reset => Reg_5:regD.reset
enable => enable1.IN1
enable => enable2.IN1
enable => enable3.IN1
enable => enable4.IN1
Reg0[0] <= Reg_5:regA.output[0]
Reg0[1] <= Reg_5:regA.output[1]
Reg0[2] <= Reg_5:regA.output[2]
Reg0[3] <= Reg_5:regA.output[3]
Reg0[4] <= Reg_5:regA.output[4]
Reg0[5] <= Reg_5:regA.output[5]
Reg1[0] <= Reg_5:regB.output[0]
Reg1[1] <= Reg_5:regB.output[1]
Reg1[2] <= Reg_5:regB.output[2]
Reg1[3] <= Reg_5:regB.output[3]
Reg1[4] <= Reg_5:regB.output[4]
Reg1[5] <= Reg_5:regB.output[5]
Reg2[0] <= Reg_5:regC.output[0]
Reg2[1] <= Reg_5:regC.output[1]
Reg2[2] <= Reg_5:regC.output[2]
Reg2[3] <= Reg_5:regC.output[3]
Reg2[4] <= Reg_5:regC.output[4]
Reg2[5] <= Reg_5:regC.output[5]
Reg3[0] <= Reg_5:regD.output[0]
Reg3[1] <= Reg_5:regD.output[1]
Reg3[2] <= Reg_5:regD.output[2]
Reg3[3] <= Reg_5:regD.output[3]
Reg3[4] <= Reg_5:regD.output[4]
Reg3[5] <= Reg_5:regD.output[5]


|processor|instructionCache:inst54|instrTagSets:tset3|instrTagBlocks:block2|decoder2to4:deco
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Output[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrTagSets:tset3|instrTagBlocks:block2|Reg_5:regA
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrTagSets:tset3|instrTagBlocks:block2|Reg_5:regB
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrTagSets:tset3|instrTagBlocks:block2|Reg_5:regC
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|instrTagSets:tset3|instrTagBlocks:block2|Reg_5:regD
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|decoder2to4:decodeSet
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Output[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|decoder2to4:decodeword
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Output[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionCache:inst54|setTagMux:curTag
address[0] => Mux0.IN4
address[0] => Mux1.IN4
address[0] => Mux2.IN4
address[0] => Mux3.IN4
address[0] => Mux4.IN4
address[0] => Mux5.IN4
address[1] => Mux0.IN3
address[1] => Mux1.IN3
address[1] => Mux2.IN3
address[1] => Mux3.IN3
address[1] => Mux4.IN3
address[1] => Mux5.IN3
address[2] => Mux0.IN2
address[2] => Mux1.IN2
address[2] => Mux2.IN2
address[2] => Mux3.IN2
address[2] => Mux4.IN2
address[2] => Mux5.IN2
address[3] => Mux0.IN1
address[3] => Mux1.IN1
address[3] => Mux2.IN1
address[3] => Mux3.IN1
address[3] => Mux4.IN1
address[3] => Mux5.IN1
address[4] => Mux0.IN0
address[4] => Mux1.IN0
address[4] => Mux2.IN0
address[4] => Mux3.IN0
address[4] => Mux4.IN0
address[4] => Mux5.IN0
result[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg0[0] => Mux5.IN5
reg0[1] => Mux4.IN5
reg0[2] => Mux3.IN5
reg0[3] => Mux2.IN5
reg0[4] => Mux1.IN5
reg0[5] => Mux0.IN5
reg1[0] => Mux5.IN6
reg1[1] => Mux4.IN6
reg1[2] => Mux3.IN6
reg1[3] => Mux2.IN6
reg1[4] => Mux1.IN6
reg1[5] => Mux0.IN6
reg2[0] => Mux5.IN7
reg2[1] => Mux4.IN7
reg2[2] => Mux3.IN7
reg2[3] => Mux2.IN7
reg2[4] => Mux1.IN7
reg2[5] => Mux0.IN7
reg3[0] => Mux5.IN8
reg3[1] => Mux4.IN8
reg3[2] => Mux3.IN8
reg3[3] => Mux2.IN8
reg3[4] => Mux1.IN8
reg3[5] => Mux0.IN8
reg4[0] => Mux5.IN9
reg4[1] => Mux4.IN9
reg4[2] => Mux3.IN9
reg4[3] => Mux2.IN9
reg4[4] => Mux1.IN9
reg4[5] => Mux0.IN9
reg5[0] => Mux5.IN10
reg5[1] => Mux4.IN10
reg5[2] => Mux3.IN10
reg5[3] => Mux2.IN10
reg5[4] => Mux1.IN10
reg5[5] => Mux0.IN10
reg6[0] => Mux5.IN11
reg6[1] => Mux4.IN11
reg6[2] => Mux3.IN11
reg6[3] => Mux2.IN11
reg6[4] => Mux1.IN11
reg6[5] => Mux0.IN11
reg7[0] => Mux5.IN12
reg7[1] => Mux4.IN12
reg7[2] => Mux3.IN12
reg7[3] => Mux2.IN12
reg7[4] => Mux1.IN12
reg7[5] => Mux0.IN12
reg8[0] => Mux5.IN13
reg8[1] => Mux4.IN13
reg8[2] => Mux3.IN13
reg8[3] => Mux2.IN13
reg8[4] => Mux1.IN13
reg8[5] => Mux0.IN13
reg9[0] => Mux5.IN14
reg9[1] => Mux4.IN14
reg9[2] => Mux3.IN14
reg9[3] => Mux2.IN14
reg9[4] => Mux1.IN14
reg9[5] => Mux0.IN14
reg10[0] => Mux5.IN15
reg10[1] => Mux4.IN15
reg10[2] => Mux3.IN15
reg10[3] => Mux2.IN15
reg10[4] => Mux1.IN15
reg10[5] => Mux0.IN15
reg11[0] => Mux5.IN16
reg11[1] => Mux4.IN16
reg11[2] => Mux3.IN16
reg11[3] => Mux2.IN16
reg11[4] => Mux1.IN16
reg11[5] => Mux0.IN16
reg12[0] => Mux5.IN17
reg12[1] => Mux4.IN17
reg12[2] => Mux3.IN17
reg12[3] => Mux2.IN17
reg12[4] => Mux1.IN17
reg12[5] => Mux0.IN17
reg13[0] => Mux5.IN18
reg13[1] => Mux4.IN18
reg13[2] => Mux3.IN18
reg13[3] => Mux2.IN18
reg13[4] => Mux1.IN18
reg13[5] => Mux0.IN18
reg14[0] => Mux5.IN19
reg14[1] => Mux4.IN19
reg14[2] => Mux3.IN19
reg14[3] => Mux2.IN19
reg14[4] => Mux1.IN19
reg14[5] => Mux0.IN19
reg15[0] => Mux5.IN20
reg15[1] => Mux4.IN20
reg15[2] => Mux3.IN20
reg15[3] => Mux2.IN20
reg15[4] => Mux1.IN20
reg15[5] => Mux0.IN20
reg16[0] => Mux5.IN21
reg16[1] => Mux4.IN21
reg16[2] => Mux3.IN21
reg16[3] => Mux2.IN21
reg16[4] => Mux1.IN21
reg16[5] => Mux0.IN21
reg17[0] => Mux5.IN22
reg17[1] => Mux4.IN22
reg17[2] => Mux3.IN22
reg17[3] => Mux2.IN22
reg17[4] => Mux1.IN22
reg17[5] => Mux0.IN22
reg18[0] => Mux5.IN23
reg18[1] => Mux4.IN23
reg18[2] => Mux3.IN23
reg18[3] => Mux2.IN23
reg18[4] => Mux1.IN23
reg18[5] => Mux0.IN23
reg19[0] => Mux5.IN24
reg19[1] => Mux4.IN24
reg19[2] => Mux3.IN24
reg19[3] => Mux2.IN24
reg19[4] => Mux1.IN24
reg19[5] => Mux0.IN24
reg20[0] => Mux5.IN25
reg20[1] => Mux4.IN25
reg20[2] => Mux3.IN25
reg20[3] => Mux2.IN25
reg20[4] => Mux1.IN25
reg20[5] => Mux0.IN25
reg21[0] => Mux5.IN26
reg21[1] => Mux4.IN26
reg21[2] => Mux3.IN26
reg21[3] => Mux2.IN26
reg21[4] => Mux1.IN26
reg21[5] => Mux0.IN26
reg22[0] => Mux5.IN27
reg22[1] => Mux4.IN27
reg22[2] => Mux3.IN27
reg22[3] => Mux2.IN27
reg22[4] => Mux1.IN27
reg22[5] => Mux0.IN27
reg23[0] => Mux5.IN28
reg23[1] => Mux4.IN28
reg23[2] => Mux3.IN28
reg23[3] => Mux2.IN28
reg23[4] => Mux1.IN28
reg23[5] => Mux0.IN28
reg24[0] => Mux5.IN29
reg24[1] => Mux4.IN29
reg24[2] => Mux3.IN29
reg24[3] => Mux2.IN29
reg24[4] => Mux1.IN29
reg24[5] => Mux0.IN29
reg25[0] => Mux5.IN30
reg25[1] => Mux4.IN30
reg25[2] => Mux3.IN30
reg25[3] => Mux2.IN30
reg25[4] => Mux1.IN30
reg25[5] => Mux0.IN30
reg26[0] => Mux5.IN31
reg26[1] => Mux4.IN31
reg26[2] => Mux3.IN31
reg26[3] => Mux2.IN31
reg26[4] => Mux1.IN31
reg26[5] => Mux0.IN31
reg27[0] => Mux5.IN32
reg27[1] => Mux4.IN32
reg27[2] => Mux3.IN32
reg27[3] => Mux2.IN32
reg27[4] => Mux1.IN32
reg27[5] => Mux0.IN32
reg28[0] => Mux5.IN33
reg28[1] => Mux4.IN33
reg28[2] => Mux3.IN33
reg28[3] => Mux2.IN33
reg28[4] => Mux1.IN33
reg28[5] => Mux0.IN33
reg29[0] => Mux5.IN34
reg29[1] => Mux4.IN34
reg29[2] => Mux3.IN34
reg29[3] => Mux2.IN34
reg29[4] => Mux1.IN34
reg29[5] => Mux0.IN34
reg30[0] => Mux5.IN35
reg30[1] => Mux4.IN35
reg30[2] => Mux3.IN35
reg30[3] => Mux2.IN35
reg30[4] => Mux1.IN35
reg30[5] => Mux0.IN35
reg31[0] => Mux5.IN36
reg31[1] => Mux4.IN36
reg31[2] => Mux3.IN36
reg31[3] => Mux2.IN36
reg31[4] => Mux1.IN36
reg31[5] => Mux0.IN36


|processor|instructionCache:inst54|setDataMux:curData
address[0] => Mux0.IN4
address[0] => Mux1.IN4
address[0] => Mux2.IN4
address[0] => Mux3.IN4
address[0] => Mux4.IN4
address[0] => Mux5.IN4
address[0] => Mux6.IN4
address[0] => Mux7.IN4
address[0] => Mux8.IN4
address[0] => Mux9.IN4
address[0] => Mux10.IN4
address[0] => Mux11.IN4
address[0] => Mux12.IN4
address[0] => Mux13.IN4
address[0] => Mux14.IN4
address[0] => Mux15.IN4
address[0] => Mux16.IN4
address[0] => Mux17.IN4
address[0] => Mux18.IN4
address[0] => Mux19.IN4
address[0] => Mux20.IN4
address[0] => Mux21.IN4
address[0] => Mux22.IN4
address[0] => Mux23.IN4
address[1] => Mux0.IN3
address[1] => Mux1.IN3
address[1] => Mux2.IN3
address[1] => Mux3.IN3
address[1] => Mux4.IN3
address[1] => Mux5.IN3
address[1] => Mux6.IN3
address[1] => Mux7.IN3
address[1] => Mux8.IN3
address[1] => Mux9.IN3
address[1] => Mux10.IN3
address[1] => Mux11.IN3
address[1] => Mux12.IN3
address[1] => Mux13.IN3
address[1] => Mux14.IN3
address[1] => Mux15.IN3
address[1] => Mux16.IN3
address[1] => Mux17.IN3
address[1] => Mux18.IN3
address[1] => Mux19.IN3
address[1] => Mux20.IN3
address[1] => Mux21.IN3
address[1] => Mux22.IN3
address[1] => Mux23.IN3
address[2] => Mux0.IN2
address[2] => Mux1.IN2
address[2] => Mux2.IN2
address[2] => Mux3.IN2
address[2] => Mux4.IN2
address[2] => Mux5.IN2
address[2] => Mux6.IN2
address[2] => Mux7.IN2
address[2] => Mux8.IN2
address[2] => Mux9.IN2
address[2] => Mux10.IN2
address[2] => Mux11.IN2
address[2] => Mux12.IN2
address[2] => Mux13.IN2
address[2] => Mux14.IN2
address[2] => Mux15.IN2
address[2] => Mux16.IN2
address[2] => Mux17.IN2
address[2] => Mux18.IN2
address[2] => Mux19.IN2
address[2] => Mux20.IN2
address[2] => Mux21.IN2
address[2] => Mux22.IN2
address[2] => Mux23.IN2
address[3] => Mux0.IN1
address[3] => Mux1.IN1
address[3] => Mux2.IN1
address[3] => Mux3.IN1
address[3] => Mux4.IN1
address[3] => Mux5.IN1
address[3] => Mux6.IN1
address[3] => Mux7.IN1
address[3] => Mux8.IN1
address[3] => Mux9.IN1
address[3] => Mux10.IN1
address[3] => Mux11.IN1
address[3] => Mux12.IN1
address[3] => Mux13.IN1
address[3] => Mux14.IN1
address[3] => Mux15.IN1
address[3] => Mux16.IN1
address[3] => Mux17.IN1
address[3] => Mux18.IN1
address[3] => Mux19.IN1
address[3] => Mux20.IN1
address[3] => Mux21.IN1
address[3] => Mux22.IN1
address[3] => Mux23.IN1
address[4] => Mux0.IN0
address[4] => Mux1.IN0
address[4] => Mux2.IN0
address[4] => Mux3.IN0
address[4] => Mux4.IN0
address[4] => Mux5.IN0
address[4] => Mux6.IN0
address[4] => Mux7.IN0
address[4] => Mux8.IN0
address[4] => Mux9.IN0
address[4] => Mux10.IN0
address[4] => Mux11.IN0
address[4] => Mux12.IN0
address[4] => Mux13.IN0
address[4] => Mux14.IN0
address[4] => Mux15.IN0
address[4] => Mux16.IN0
address[4] => Mux17.IN0
address[4] => Mux18.IN0
address[4] => Mux19.IN0
address[4] => Mux20.IN0
address[4] => Mux21.IN0
address[4] => Mux22.IN0
address[4] => Mux23.IN0
result[0] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg0[0] => Mux23.IN5
reg0[1] => Mux22.IN5
reg0[2] => Mux21.IN5
reg0[3] => Mux20.IN5
reg0[4] => Mux19.IN5
reg0[5] => Mux18.IN5
reg0[6] => Mux17.IN5
reg0[7] => Mux16.IN5
reg0[8] => Mux15.IN5
reg0[9] => Mux14.IN5
reg0[10] => Mux13.IN5
reg0[11] => Mux12.IN5
reg0[12] => Mux11.IN5
reg0[13] => Mux10.IN5
reg0[14] => Mux9.IN5
reg0[15] => Mux8.IN5
reg0[16] => Mux7.IN5
reg0[17] => Mux6.IN5
reg0[18] => Mux5.IN5
reg0[19] => Mux4.IN5
reg0[20] => Mux3.IN5
reg0[21] => Mux2.IN5
reg0[22] => Mux1.IN5
reg0[23] => Mux0.IN5
reg1[0] => Mux23.IN6
reg1[1] => Mux22.IN6
reg1[2] => Mux21.IN6
reg1[3] => Mux20.IN6
reg1[4] => Mux19.IN6
reg1[5] => Mux18.IN6
reg1[6] => Mux17.IN6
reg1[7] => Mux16.IN6
reg1[8] => Mux15.IN6
reg1[9] => Mux14.IN6
reg1[10] => Mux13.IN6
reg1[11] => Mux12.IN6
reg1[12] => Mux11.IN6
reg1[13] => Mux10.IN6
reg1[14] => Mux9.IN6
reg1[15] => Mux8.IN6
reg1[16] => Mux7.IN6
reg1[17] => Mux6.IN6
reg1[18] => Mux5.IN6
reg1[19] => Mux4.IN6
reg1[20] => Mux3.IN6
reg1[21] => Mux2.IN6
reg1[22] => Mux1.IN6
reg1[23] => Mux0.IN6
reg2[0] => Mux23.IN7
reg2[1] => Mux22.IN7
reg2[2] => Mux21.IN7
reg2[3] => Mux20.IN7
reg2[4] => Mux19.IN7
reg2[5] => Mux18.IN7
reg2[6] => Mux17.IN7
reg2[7] => Mux16.IN7
reg2[8] => Mux15.IN7
reg2[9] => Mux14.IN7
reg2[10] => Mux13.IN7
reg2[11] => Mux12.IN7
reg2[12] => Mux11.IN7
reg2[13] => Mux10.IN7
reg2[14] => Mux9.IN7
reg2[15] => Mux8.IN7
reg2[16] => Mux7.IN7
reg2[17] => Mux6.IN7
reg2[18] => Mux5.IN7
reg2[19] => Mux4.IN7
reg2[20] => Mux3.IN7
reg2[21] => Mux2.IN7
reg2[22] => Mux1.IN7
reg2[23] => Mux0.IN7
reg3[0] => Mux23.IN8
reg3[1] => Mux22.IN8
reg3[2] => Mux21.IN8
reg3[3] => Mux20.IN8
reg3[4] => Mux19.IN8
reg3[5] => Mux18.IN8
reg3[6] => Mux17.IN8
reg3[7] => Mux16.IN8
reg3[8] => Mux15.IN8
reg3[9] => Mux14.IN8
reg3[10] => Mux13.IN8
reg3[11] => Mux12.IN8
reg3[12] => Mux11.IN8
reg3[13] => Mux10.IN8
reg3[14] => Mux9.IN8
reg3[15] => Mux8.IN8
reg3[16] => Mux7.IN8
reg3[17] => Mux6.IN8
reg3[18] => Mux5.IN8
reg3[19] => Mux4.IN8
reg3[20] => Mux3.IN8
reg3[21] => Mux2.IN8
reg3[22] => Mux1.IN8
reg3[23] => Mux0.IN8
reg4[0] => Mux23.IN9
reg4[1] => Mux22.IN9
reg4[2] => Mux21.IN9
reg4[3] => Mux20.IN9
reg4[4] => Mux19.IN9
reg4[5] => Mux18.IN9
reg4[6] => Mux17.IN9
reg4[7] => Mux16.IN9
reg4[8] => Mux15.IN9
reg4[9] => Mux14.IN9
reg4[10] => Mux13.IN9
reg4[11] => Mux12.IN9
reg4[12] => Mux11.IN9
reg4[13] => Mux10.IN9
reg4[14] => Mux9.IN9
reg4[15] => Mux8.IN9
reg4[16] => Mux7.IN9
reg4[17] => Mux6.IN9
reg4[18] => Mux5.IN9
reg4[19] => Mux4.IN9
reg4[20] => Mux3.IN9
reg4[21] => Mux2.IN9
reg4[22] => Mux1.IN9
reg4[23] => Mux0.IN9
reg5[0] => Mux23.IN10
reg5[1] => Mux22.IN10
reg5[2] => Mux21.IN10
reg5[3] => Mux20.IN10
reg5[4] => Mux19.IN10
reg5[5] => Mux18.IN10
reg5[6] => Mux17.IN10
reg5[7] => Mux16.IN10
reg5[8] => Mux15.IN10
reg5[9] => Mux14.IN10
reg5[10] => Mux13.IN10
reg5[11] => Mux12.IN10
reg5[12] => Mux11.IN10
reg5[13] => Mux10.IN10
reg5[14] => Mux9.IN10
reg5[15] => Mux8.IN10
reg5[16] => Mux7.IN10
reg5[17] => Mux6.IN10
reg5[18] => Mux5.IN10
reg5[19] => Mux4.IN10
reg5[20] => Mux3.IN10
reg5[21] => Mux2.IN10
reg5[22] => Mux1.IN10
reg5[23] => Mux0.IN10
reg6[0] => Mux23.IN11
reg6[1] => Mux22.IN11
reg6[2] => Mux21.IN11
reg6[3] => Mux20.IN11
reg6[4] => Mux19.IN11
reg6[5] => Mux18.IN11
reg6[6] => Mux17.IN11
reg6[7] => Mux16.IN11
reg6[8] => Mux15.IN11
reg6[9] => Mux14.IN11
reg6[10] => Mux13.IN11
reg6[11] => Mux12.IN11
reg6[12] => Mux11.IN11
reg6[13] => Mux10.IN11
reg6[14] => Mux9.IN11
reg6[15] => Mux8.IN11
reg6[16] => Mux7.IN11
reg6[17] => Mux6.IN11
reg6[18] => Mux5.IN11
reg6[19] => Mux4.IN11
reg6[20] => Mux3.IN11
reg6[21] => Mux2.IN11
reg6[22] => Mux1.IN11
reg6[23] => Mux0.IN11
reg7[0] => Mux23.IN12
reg7[1] => Mux22.IN12
reg7[2] => Mux21.IN12
reg7[3] => Mux20.IN12
reg7[4] => Mux19.IN12
reg7[5] => Mux18.IN12
reg7[6] => Mux17.IN12
reg7[7] => Mux16.IN12
reg7[8] => Mux15.IN12
reg7[9] => Mux14.IN12
reg7[10] => Mux13.IN12
reg7[11] => Mux12.IN12
reg7[12] => Mux11.IN12
reg7[13] => Mux10.IN12
reg7[14] => Mux9.IN12
reg7[15] => Mux8.IN12
reg7[16] => Mux7.IN12
reg7[17] => Mux6.IN12
reg7[18] => Mux5.IN12
reg7[19] => Mux4.IN12
reg7[20] => Mux3.IN12
reg7[21] => Mux2.IN12
reg7[22] => Mux1.IN12
reg7[23] => Mux0.IN12
reg8[0] => Mux23.IN13
reg8[1] => Mux22.IN13
reg8[2] => Mux21.IN13
reg8[3] => Mux20.IN13
reg8[4] => Mux19.IN13
reg8[5] => Mux18.IN13
reg8[6] => Mux17.IN13
reg8[7] => Mux16.IN13
reg8[8] => Mux15.IN13
reg8[9] => Mux14.IN13
reg8[10] => Mux13.IN13
reg8[11] => Mux12.IN13
reg8[12] => Mux11.IN13
reg8[13] => Mux10.IN13
reg8[14] => Mux9.IN13
reg8[15] => Mux8.IN13
reg8[16] => Mux7.IN13
reg8[17] => Mux6.IN13
reg8[18] => Mux5.IN13
reg8[19] => Mux4.IN13
reg8[20] => Mux3.IN13
reg8[21] => Mux2.IN13
reg8[22] => Mux1.IN13
reg8[23] => Mux0.IN13
reg9[0] => Mux23.IN14
reg9[1] => Mux22.IN14
reg9[2] => Mux21.IN14
reg9[3] => Mux20.IN14
reg9[4] => Mux19.IN14
reg9[5] => Mux18.IN14
reg9[6] => Mux17.IN14
reg9[7] => Mux16.IN14
reg9[8] => Mux15.IN14
reg9[9] => Mux14.IN14
reg9[10] => Mux13.IN14
reg9[11] => Mux12.IN14
reg9[12] => Mux11.IN14
reg9[13] => Mux10.IN14
reg9[14] => Mux9.IN14
reg9[15] => Mux8.IN14
reg9[16] => Mux7.IN14
reg9[17] => Mux6.IN14
reg9[18] => Mux5.IN14
reg9[19] => Mux4.IN14
reg9[20] => Mux3.IN14
reg9[21] => Mux2.IN14
reg9[22] => Mux1.IN14
reg9[23] => Mux0.IN14
reg10[0] => Mux23.IN15
reg10[1] => Mux22.IN15
reg10[2] => Mux21.IN15
reg10[3] => Mux20.IN15
reg10[4] => Mux19.IN15
reg10[5] => Mux18.IN15
reg10[6] => Mux17.IN15
reg10[7] => Mux16.IN15
reg10[8] => Mux15.IN15
reg10[9] => Mux14.IN15
reg10[10] => Mux13.IN15
reg10[11] => Mux12.IN15
reg10[12] => Mux11.IN15
reg10[13] => Mux10.IN15
reg10[14] => Mux9.IN15
reg10[15] => Mux8.IN15
reg10[16] => Mux7.IN15
reg10[17] => Mux6.IN15
reg10[18] => Mux5.IN15
reg10[19] => Mux4.IN15
reg10[20] => Mux3.IN15
reg10[21] => Mux2.IN15
reg10[22] => Mux1.IN15
reg10[23] => Mux0.IN15
reg11[0] => Mux23.IN16
reg11[1] => Mux22.IN16
reg11[2] => Mux21.IN16
reg11[3] => Mux20.IN16
reg11[4] => Mux19.IN16
reg11[5] => Mux18.IN16
reg11[6] => Mux17.IN16
reg11[7] => Mux16.IN16
reg11[8] => Mux15.IN16
reg11[9] => Mux14.IN16
reg11[10] => Mux13.IN16
reg11[11] => Mux12.IN16
reg11[12] => Mux11.IN16
reg11[13] => Mux10.IN16
reg11[14] => Mux9.IN16
reg11[15] => Mux8.IN16
reg11[16] => Mux7.IN16
reg11[17] => Mux6.IN16
reg11[18] => Mux5.IN16
reg11[19] => Mux4.IN16
reg11[20] => Mux3.IN16
reg11[21] => Mux2.IN16
reg11[22] => Mux1.IN16
reg11[23] => Mux0.IN16
reg12[0] => Mux23.IN17
reg12[1] => Mux22.IN17
reg12[2] => Mux21.IN17
reg12[3] => Mux20.IN17
reg12[4] => Mux19.IN17
reg12[5] => Mux18.IN17
reg12[6] => Mux17.IN17
reg12[7] => Mux16.IN17
reg12[8] => Mux15.IN17
reg12[9] => Mux14.IN17
reg12[10] => Mux13.IN17
reg12[11] => Mux12.IN17
reg12[12] => Mux11.IN17
reg12[13] => Mux10.IN17
reg12[14] => Mux9.IN17
reg12[15] => Mux8.IN17
reg12[16] => Mux7.IN17
reg12[17] => Mux6.IN17
reg12[18] => Mux5.IN17
reg12[19] => Mux4.IN17
reg12[20] => Mux3.IN17
reg12[21] => Mux2.IN17
reg12[22] => Mux1.IN17
reg12[23] => Mux0.IN17
reg13[0] => Mux23.IN18
reg13[1] => Mux22.IN18
reg13[2] => Mux21.IN18
reg13[3] => Mux20.IN18
reg13[4] => Mux19.IN18
reg13[5] => Mux18.IN18
reg13[6] => Mux17.IN18
reg13[7] => Mux16.IN18
reg13[8] => Mux15.IN18
reg13[9] => Mux14.IN18
reg13[10] => Mux13.IN18
reg13[11] => Mux12.IN18
reg13[12] => Mux11.IN18
reg13[13] => Mux10.IN18
reg13[14] => Mux9.IN18
reg13[15] => Mux8.IN18
reg13[16] => Mux7.IN18
reg13[17] => Mux6.IN18
reg13[18] => Mux5.IN18
reg13[19] => Mux4.IN18
reg13[20] => Mux3.IN18
reg13[21] => Mux2.IN18
reg13[22] => Mux1.IN18
reg13[23] => Mux0.IN18
reg14[0] => Mux23.IN19
reg14[1] => Mux22.IN19
reg14[2] => Mux21.IN19
reg14[3] => Mux20.IN19
reg14[4] => Mux19.IN19
reg14[5] => Mux18.IN19
reg14[6] => Mux17.IN19
reg14[7] => Mux16.IN19
reg14[8] => Mux15.IN19
reg14[9] => Mux14.IN19
reg14[10] => Mux13.IN19
reg14[11] => Mux12.IN19
reg14[12] => Mux11.IN19
reg14[13] => Mux10.IN19
reg14[14] => Mux9.IN19
reg14[15] => Mux8.IN19
reg14[16] => Mux7.IN19
reg14[17] => Mux6.IN19
reg14[18] => Mux5.IN19
reg14[19] => Mux4.IN19
reg14[20] => Mux3.IN19
reg14[21] => Mux2.IN19
reg14[22] => Mux1.IN19
reg14[23] => Mux0.IN19
reg15[0] => Mux23.IN20
reg15[1] => Mux22.IN20
reg15[2] => Mux21.IN20
reg15[3] => Mux20.IN20
reg15[4] => Mux19.IN20
reg15[5] => Mux18.IN20
reg15[6] => Mux17.IN20
reg15[7] => Mux16.IN20
reg15[8] => Mux15.IN20
reg15[9] => Mux14.IN20
reg15[10] => Mux13.IN20
reg15[11] => Mux12.IN20
reg15[12] => Mux11.IN20
reg15[13] => Mux10.IN20
reg15[14] => Mux9.IN20
reg15[15] => Mux8.IN20
reg15[16] => Mux7.IN20
reg15[17] => Mux6.IN20
reg15[18] => Mux5.IN20
reg15[19] => Mux4.IN20
reg15[20] => Mux3.IN20
reg15[21] => Mux2.IN20
reg15[22] => Mux1.IN20
reg15[23] => Mux0.IN20
reg16[0] => Mux23.IN21
reg16[1] => Mux22.IN21
reg16[2] => Mux21.IN21
reg16[3] => Mux20.IN21
reg16[4] => Mux19.IN21
reg16[5] => Mux18.IN21
reg16[6] => Mux17.IN21
reg16[7] => Mux16.IN21
reg16[8] => Mux15.IN21
reg16[9] => Mux14.IN21
reg16[10] => Mux13.IN21
reg16[11] => Mux12.IN21
reg16[12] => Mux11.IN21
reg16[13] => Mux10.IN21
reg16[14] => Mux9.IN21
reg16[15] => Mux8.IN21
reg16[16] => Mux7.IN21
reg16[17] => Mux6.IN21
reg16[18] => Mux5.IN21
reg16[19] => Mux4.IN21
reg16[20] => Mux3.IN21
reg16[21] => Mux2.IN21
reg16[22] => Mux1.IN21
reg16[23] => Mux0.IN21
reg17[0] => Mux23.IN22
reg17[1] => Mux22.IN22
reg17[2] => Mux21.IN22
reg17[3] => Mux20.IN22
reg17[4] => Mux19.IN22
reg17[5] => Mux18.IN22
reg17[6] => Mux17.IN22
reg17[7] => Mux16.IN22
reg17[8] => Mux15.IN22
reg17[9] => Mux14.IN22
reg17[10] => Mux13.IN22
reg17[11] => Mux12.IN22
reg17[12] => Mux11.IN22
reg17[13] => Mux10.IN22
reg17[14] => Mux9.IN22
reg17[15] => Mux8.IN22
reg17[16] => Mux7.IN22
reg17[17] => Mux6.IN22
reg17[18] => Mux5.IN22
reg17[19] => Mux4.IN22
reg17[20] => Mux3.IN22
reg17[21] => Mux2.IN22
reg17[22] => Mux1.IN22
reg17[23] => Mux0.IN22
reg18[0] => Mux23.IN23
reg18[1] => Mux22.IN23
reg18[2] => Mux21.IN23
reg18[3] => Mux20.IN23
reg18[4] => Mux19.IN23
reg18[5] => Mux18.IN23
reg18[6] => Mux17.IN23
reg18[7] => Mux16.IN23
reg18[8] => Mux15.IN23
reg18[9] => Mux14.IN23
reg18[10] => Mux13.IN23
reg18[11] => Mux12.IN23
reg18[12] => Mux11.IN23
reg18[13] => Mux10.IN23
reg18[14] => Mux9.IN23
reg18[15] => Mux8.IN23
reg18[16] => Mux7.IN23
reg18[17] => Mux6.IN23
reg18[18] => Mux5.IN23
reg18[19] => Mux4.IN23
reg18[20] => Mux3.IN23
reg18[21] => Mux2.IN23
reg18[22] => Mux1.IN23
reg18[23] => Mux0.IN23
reg19[0] => Mux23.IN24
reg19[1] => Mux22.IN24
reg19[2] => Mux21.IN24
reg19[3] => Mux20.IN24
reg19[4] => Mux19.IN24
reg19[5] => Mux18.IN24
reg19[6] => Mux17.IN24
reg19[7] => Mux16.IN24
reg19[8] => Mux15.IN24
reg19[9] => Mux14.IN24
reg19[10] => Mux13.IN24
reg19[11] => Mux12.IN24
reg19[12] => Mux11.IN24
reg19[13] => Mux10.IN24
reg19[14] => Mux9.IN24
reg19[15] => Mux8.IN24
reg19[16] => Mux7.IN24
reg19[17] => Mux6.IN24
reg19[18] => Mux5.IN24
reg19[19] => Mux4.IN24
reg19[20] => Mux3.IN24
reg19[21] => Mux2.IN24
reg19[22] => Mux1.IN24
reg19[23] => Mux0.IN24
reg20[0] => Mux23.IN25
reg20[1] => Mux22.IN25
reg20[2] => Mux21.IN25
reg20[3] => Mux20.IN25
reg20[4] => Mux19.IN25
reg20[5] => Mux18.IN25
reg20[6] => Mux17.IN25
reg20[7] => Mux16.IN25
reg20[8] => Mux15.IN25
reg20[9] => Mux14.IN25
reg20[10] => Mux13.IN25
reg20[11] => Mux12.IN25
reg20[12] => Mux11.IN25
reg20[13] => Mux10.IN25
reg20[14] => Mux9.IN25
reg20[15] => Mux8.IN25
reg20[16] => Mux7.IN25
reg20[17] => Mux6.IN25
reg20[18] => Mux5.IN25
reg20[19] => Mux4.IN25
reg20[20] => Mux3.IN25
reg20[21] => Mux2.IN25
reg20[22] => Mux1.IN25
reg20[23] => Mux0.IN25
reg21[0] => Mux23.IN26
reg21[1] => Mux22.IN26
reg21[2] => Mux21.IN26
reg21[3] => Mux20.IN26
reg21[4] => Mux19.IN26
reg21[5] => Mux18.IN26
reg21[6] => Mux17.IN26
reg21[7] => Mux16.IN26
reg21[8] => Mux15.IN26
reg21[9] => Mux14.IN26
reg21[10] => Mux13.IN26
reg21[11] => Mux12.IN26
reg21[12] => Mux11.IN26
reg21[13] => Mux10.IN26
reg21[14] => Mux9.IN26
reg21[15] => Mux8.IN26
reg21[16] => Mux7.IN26
reg21[17] => Mux6.IN26
reg21[18] => Mux5.IN26
reg21[19] => Mux4.IN26
reg21[20] => Mux3.IN26
reg21[21] => Mux2.IN26
reg21[22] => Mux1.IN26
reg21[23] => Mux0.IN26
reg22[0] => Mux23.IN27
reg22[1] => Mux22.IN27
reg22[2] => Mux21.IN27
reg22[3] => Mux20.IN27
reg22[4] => Mux19.IN27
reg22[5] => Mux18.IN27
reg22[6] => Mux17.IN27
reg22[7] => Mux16.IN27
reg22[8] => Mux15.IN27
reg22[9] => Mux14.IN27
reg22[10] => Mux13.IN27
reg22[11] => Mux12.IN27
reg22[12] => Mux11.IN27
reg22[13] => Mux10.IN27
reg22[14] => Mux9.IN27
reg22[15] => Mux8.IN27
reg22[16] => Mux7.IN27
reg22[17] => Mux6.IN27
reg22[18] => Mux5.IN27
reg22[19] => Mux4.IN27
reg22[20] => Mux3.IN27
reg22[21] => Mux2.IN27
reg22[22] => Mux1.IN27
reg22[23] => Mux0.IN27
reg23[0] => Mux23.IN28
reg23[1] => Mux22.IN28
reg23[2] => Mux21.IN28
reg23[3] => Mux20.IN28
reg23[4] => Mux19.IN28
reg23[5] => Mux18.IN28
reg23[6] => Mux17.IN28
reg23[7] => Mux16.IN28
reg23[8] => Mux15.IN28
reg23[9] => Mux14.IN28
reg23[10] => Mux13.IN28
reg23[11] => Mux12.IN28
reg23[12] => Mux11.IN28
reg23[13] => Mux10.IN28
reg23[14] => Mux9.IN28
reg23[15] => Mux8.IN28
reg23[16] => Mux7.IN28
reg23[17] => Mux6.IN28
reg23[18] => Mux5.IN28
reg23[19] => Mux4.IN28
reg23[20] => Mux3.IN28
reg23[21] => Mux2.IN28
reg23[22] => Mux1.IN28
reg23[23] => Mux0.IN28
reg24[0] => Mux23.IN29
reg24[1] => Mux22.IN29
reg24[2] => Mux21.IN29
reg24[3] => Mux20.IN29
reg24[4] => Mux19.IN29
reg24[5] => Mux18.IN29
reg24[6] => Mux17.IN29
reg24[7] => Mux16.IN29
reg24[8] => Mux15.IN29
reg24[9] => Mux14.IN29
reg24[10] => Mux13.IN29
reg24[11] => Mux12.IN29
reg24[12] => Mux11.IN29
reg24[13] => Mux10.IN29
reg24[14] => Mux9.IN29
reg24[15] => Mux8.IN29
reg24[16] => Mux7.IN29
reg24[17] => Mux6.IN29
reg24[18] => Mux5.IN29
reg24[19] => Mux4.IN29
reg24[20] => Mux3.IN29
reg24[21] => Mux2.IN29
reg24[22] => Mux1.IN29
reg24[23] => Mux0.IN29
reg25[0] => Mux23.IN30
reg25[1] => Mux22.IN30
reg25[2] => Mux21.IN30
reg25[3] => Mux20.IN30
reg25[4] => Mux19.IN30
reg25[5] => Mux18.IN30
reg25[6] => Mux17.IN30
reg25[7] => Mux16.IN30
reg25[8] => Mux15.IN30
reg25[9] => Mux14.IN30
reg25[10] => Mux13.IN30
reg25[11] => Mux12.IN30
reg25[12] => Mux11.IN30
reg25[13] => Mux10.IN30
reg25[14] => Mux9.IN30
reg25[15] => Mux8.IN30
reg25[16] => Mux7.IN30
reg25[17] => Mux6.IN30
reg25[18] => Mux5.IN30
reg25[19] => Mux4.IN30
reg25[20] => Mux3.IN30
reg25[21] => Mux2.IN30
reg25[22] => Mux1.IN30
reg25[23] => Mux0.IN30
reg26[0] => Mux23.IN31
reg26[1] => Mux22.IN31
reg26[2] => Mux21.IN31
reg26[3] => Mux20.IN31
reg26[4] => Mux19.IN31
reg26[5] => Mux18.IN31
reg26[6] => Mux17.IN31
reg26[7] => Mux16.IN31
reg26[8] => Mux15.IN31
reg26[9] => Mux14.IN31
reg26[10] => Mux13.IN31
reg26[11] => Mux12.IN31
reg26[12] => Mux11.IN31
reg26[13] => Mux10.IN31
reg26[14] => Mux9.IN31
reg26[15] => Mux8.IN31
reg26[16] => Mux7.IN31
reg26[17] => Mux6.IN31
reg26[18] => Mux5.IN31
reg26[19] => Mux4.IN31
reg26[20] => Mux3.IN31
reg26[21] => Mux2.IN31
reg26[22] => Mux1.IN31
reg26[23] => Mux0.IN31
reg27[0] => Mux23.IN32
reg27[1] => Mux22.IN32
reg27[2] => Mux21.IN32
reg27[3] => Mux20.IN32
reg27[4] => Mux19.IN32
reg27[5] => Mux18.IN32
reg27[6] => Mux17.IN32
reg27[7] => Mux16.IN32
reg27[8] => Mux15.IN32
reg27[9] => Mux14.IN32
reg27[10] => Mux13.IN32
reg27[11] => Mux12.IN32
reg27[12] => Mux11.IN32
reg27[13] => Mux10.IN32
reg27[14] => Mux9.IN32
reg27[15] => Mux8.IN32
reg27[16] => Mux7.IN32
reg27[17] => Mux6.IN32
reg27[18] => Mux5.IN32
reg27[19] => Mux4.IN32
reg27[20] => Mux3.IN32
reg27[21] => Mux2.IN32
reg27[22] => Mux1.IN32
reg27[23] => Mux0.IN32
reg28[0] => Mux23.IN33
reg28[1] => Mux22.IN33
reg28[2] => Mux21.IN33
reg28[3] => Mux20.IN33
reg28[4] => Mux19.IN33
reg28[5] => Mux18.IN33
reg28[6] => Mux17.IN33
reg28[7] => Mux16.IN33
reg28[8] => Mux15.IN33
reg28[9] => Mux14.IN33
reg28[10] => Mux13.IN33
reg28[11] => Mux12.IN33
reg28[12] => Mux11.IN33
reg28[13] => Mux10.IN33
reg28[14] => Mux9.IN33
reg28[15] => Mux8.IN33
reg28[16] => Mux7.IN33
reg28[17] => Mux6.IN33
reg28[18] => Mux5.IN33
reg28[19] => Mux4.IN33
reg28[20] => Mux3.IN33
reg28[21] => Mux2.IN33
reg28[22] => Mux1.IN33
reg28[23] => Mux0.IN33
reg29[0] => Mux23.IN34
reg29[1] => Mux22.IN34
reg29[2] => Mux21.IN34
reg29[3] => Mux20.IN34
reg29[4] => Mux19.IN34
reg29[5] => Mux18.IN34
reg29[6] => Mux17.IN34
reg29[7] => Mux16.IN34
reg29[8] => Mux15.IN34
reg29[9] => Mux14.IN34
reg29[10] => Mux13.IN34
reg29[11] => Mux12.IN34
reg29[12] => Mux11.IN34
reg29[13] => Mux10.IN34
reg29[14] => Mux9.IN34
reg29[15] => Mux8.IN34
reg29[16] => Mux7.IN34
reg29[17] => Mux6.IN34
reg29[18] => Mux5.IN34
reg29[19] => Mux4.IN34
reg29[20] => Mux3.IN34
reg29[21] => Mux2.IN34
reg29[22] => Mux1.IN34
reg29[23] => Mux0.IN34
reg30[0] => Mux23.IN35
reg30[1] => Mux22.IN35
reg30[2] => Mux21.IN35
reg30[3] => Mux20.IN35
reg30[4] => Mux19.IN35
reg30[5] => Mux18.IN35
reg30[6] => Mux17.IN35
reg30[7] => Mux16.IN35
reg30[8] => Mux15.IN35
reg30[9] => Mux14.IN35
reg30[10] => Mux13.IN35
reg30[11] => Mux12.IN35
reg30[12] => Mux11.IN35
reg30[13] => Mux10.IN35
reg30[14] => Mux9.IN35
reg30[15] => Mux8.IN35
reg30[16] => Mux7.IN35
reg30[17] => Mux6.IN35
reg30[18] => Mux5.IN35
reg30[19] => Mux4.IN35
reg30[20] => Mux3.IN35
reg30[21] => Mux2.IN35
reg30[22] => Mux1.IN35
reg30[23] => Mux0.IN35
reg31[0] => Mux23.IN36
reg31[1] => Mux22.IN36
reg31[2] => Mux21.IN36
reg31[3] => Mux20.IN36
reg31[4] => Mux19.IN36
reg31[5] => Mux18.IN36
reg31[6] => Mux17.IN36
reg31[7] => Mux16.IN36
reg31[8] => Mux15.IN36
reg31[9] => Mux14.IN36
reg31[10] => Mux13.IN36
reg31[11] => Mux12.IN36
reg31[12] => Mux11.IN36
reg31[13] => Mux10.IN36
reg31[14] => Mux9.IN36
reg31[15] => Mux8.IN36
reg31[16] => Mux7.IN36
reg31[17] => Mux6.IN36
reg31[18] => Mux5.IN36
reg31[19] => Mux4.IN36
reg31[20] => Mux3.IN36
reg31[21] => Mux2.IN36
reg31[22] => Mux1.IN36
reg31[23] => Mux0.IN36


|processor|instructionCache:inst54|instrMem:loadData
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]


|processor|instructionCache:inst54|instrMem:loadData|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_sr71:auto_generated.address_a[0]
address_a[1] => altsyncram_sr71:auto_generated.address_a[1]
address_a[2] => altsyncram_sr71:auto_generated.address_a[2]
address_a[3] => altsyncram_sr71:auto_generated.address_a[3]
address_a[4] => altsyncram_sr71:auto_generated.address_a[4]
address_a[5] => altsyncram_sr71:auto_generated.address_a[5]
address_a[6] => altsyncram_sr71:auto_generated.address_a[6]
address_a[7] => altsyncram_sr71:auto_generated.address_a[7]
address_a[8] => altsyncram_sr71:auto_generated.address_a[8]
address_a[9] => altsyncram_sr71:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_sr71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_sr71:auto_generated.q_a[0]
q_a[1] <= altsyncram_sr71:auto_generated.q_a[1]
q_a[2] <= altsyncram_sr71:auto_generated.q_a[2]
q_a[3] <= altsyncram_sr71:auto_generated.q_a[3]
q_a[4] <= altsyncram_sr71:auto_generated.q_a[4]
q_a[5] <= altsyncram_sr71:auto_generated.q_a[5]
q_a[6] <= altsyncram_sr71:auto_generated.q_a[6]
q_a[7] <= altsyncram_sr71:auto_generated.q_a[7]
q_a[8] <= altsyncram_sr71:auto_generated.q_a[8]
q_a[9] <= altsyncram_sr71:auto_generated.q_a[9]
q_a[10] <= altsyncram_sr71:auto_generated.q_a[10]
q_a[11] <= altsyncram_sr71:auto_generated.q_a[11]
q_a[12] <= altsyncram_sr71:auto_generated.q_a[12]
q_a[13] <= altsyncram_sr71:auto_generated.q_a[13]
q_a[14] <= altsyncram_sr71:auto_generated.q_a[14]
q_a[15] <= altsyncram_sr71:auto_generated.q_a[15]
q_a[16] <= altsyncram_sr71:auto_generated.q_a[16]
q_a[17] <= altsyncram_sr71:auto_generated.q_a[17]
q_a[18] <= altsyncram_sr71:auto_generated.q_a[18]
q_a[19] <= altsyncram_sr71:auto_generated.q_a[19]
q_a[20] <= altsyncram_sr71:auto_generated.q_a[20]
q_a[21] <= altsyncram_sr71:auto_generated.q_a[21]
q_a[22] <= altsyncram_sr71:auto_generated.q_a[22]
q_a[23] <= altsyncram_sr71:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|processor|instructionCache:inst54|instrMem:loadData|altsyncram:altsyncram_component|altsyncram_sr71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT


|processor|dataCache:inst82
address[0] => addressDet.DATAB
address[0] => Equal1.IN11
address[0] => Equal2.IN13
address[0] => decoder2to4:decodeword.Sel[0]
address[0] => setTagMux:curTag.address[0]
address[0] => setDataMux:curData.address[0]
address[1] => addressDet.DATAB
address[1] => Equal1.IN10
address[1] => Equal2.IN12
address[1] => decoder2to4:decodeword.Sel[1]
address[1] => setTagMux:curTag.address[1]
address[1] => setDataMux:curData.address[1]
address[2] => addressDet.DATAB
address[2] => Equal1.IN9
address[2] => Equal2.IN11
address[2] => instrDataSets:set0.bl
address[2] => instrDataSets:set1.bl
address[2] => instrDataSets:set2.bl
address[2] => instrDataSets:set3.bl
address[2] => instrTagSets:tset0.bl
address[2] => instrTagSets:tset1.bl
address[2] => instrTagSets:tset2.bl
address[2] => instrTagSets:tset3.bl
address[2] => setTagMux:curTag.address[2]
address[2] => setDataMux:curData.address[2]
address[3] => addressDet.DATAB
address[3] => Equal1.IN8
address[3] => Equal2.IN10
address[3] => decoder2to4:decodeSet.Sel[0]
address[3] => setTagMux:curTag.address[3]
address[3] => setDataMux:curData.address[3]
address[4] => addressDet.DATAB
address[4] => Equal1.IN7
address[4] => Equal2.IN9
address[4] => decoder2to4:decodeSet.Sel[1]
address[4] => setTagMux:curTag.address[4]
address[4] => setDataMux:curData.address[4]
address[5] => Equal0.IN4
address[5] => addressDet.DATAB
address[5] => Equal1.IN6
address[5] => Equal2.IN8
address[6] => Equal0.IN3
address[6] => addressDet.DATAB
address[6] => Equal2.IN7
address[7] => Equal0.IN2
address[7] => addressDet.DATAB
address[8] => Equal0.IN1
address[8] => addressDet.DATAB
address[9] => Equal0.IN0
address[9] => addressDet.DATAB
dataIN[0] => tempMainMemory:loadData.data[0]
dataIN[1] => tempMainMemory:loadData.data[1]
dataIN[2] => tempMainMemory:loadData.data[2]
dataIN[3] => tempMainMemory:loadData.data[3]
dataIN[4] => tempMainMemory:loadData.data[4]
dataIN[5] => tempMainMemory:loadData.data[5]
dataIN[6] => tempMainMemory:loadData.data[6]
dataIN[7] => tempMainMemory:loadData.data[7]
dataIN[8] => tempMainMemory:loadData.data[8]
dataIN[9] => tempMainMemory:loadData.data[9]
dataIN[10] => tempMainMemory:loadData.data[10]
dataIN[11] => tempMainMemory:loadData.data[11]
dataIN[12] => tempMainMemory:loadData.data[12]
dataIN[13] => tempMainMemory:loadData.data[13]
dataIN[14] => tempMainMemory:loadData.data[14]
dataIN[15] => tempMainMemory:loadData.data[15]
dataIN[16] => tempMainMemory:loadData.data[16]
dataIN[17] => tempMainMemory:loadData.data[17]
dataIN[18] => tempMainMemory:loadData.data[18]
dataIN[19] => tempMainMemory:loadData.data[19]
dataIN[20] => tempMainMemory:loadData.data[20]
dataIN[21] => tempMainMemory:loadData.data[21]
dataIN[22] => tempMainMemory:loadData.data[22]
dataIN[23] => tempMainMemory:loadData.data[23]
clock => instrDataSets:set0.clock
clock => notCounted.CLK
clock => HITS[0].CLK
clock => HITS[1].CLK
clock => HITS[2].CLK
clock => HITS[3].CLK
clock => HITS[4].CLK
clock => HITS[5].CLK
clock => HITS[6].CLK
clock => HITS[7].CLK
clock => HITS[8].CLK
clock => HITS[9].CLK
clock => HITS[10].CLK
clock => HITS[11].CLK
clock => HITS[12].CLK
clock => HITS[13].CLK
clock => HITS[14].CLK
clock => HITS[15].CLK
clock => MISS[0].CLK
clock => MISS[1].CLK
clock => MISS[2].CLK
clock => MISS[3].CLK
clock => MISS[4].CLK
clock => MISS[5].CLK
clock => MISS[6].CLK
clock => MISS[7].CLK
clock => MISS[8].CLK
clock => MISS[9].CLK
clock => MISS[10].CLK
clock => MISS[11].CLK
clock => MISS[12].CLK
clock => MISS[13].CLK
clock => MISS[14].CLK
clock => MISS[15].CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => counter[8].CLK
clock => counter[9].CLK
clock => counter[10].CLK
clock => counter[11].CLK
clock => counter[12].CLK
clock => counter[13].CLK
clock => counter[14].CLK
clock => counter[15].CLK
clock => addressDet[0].CLK
clock => addressDet[1].CLK
clock => addressDet[2].CLK
clock => addressDet[3].CLK
clock => addressDet[4].CLK
clock => addressDet[5].CLK
clock => addressDet[6].CLK
clock => addressDet[7].CLK
clock => addressDet[8].CLK
clock => addressDet[9].CLK
clock => blockWordNum[0].CLK
clock => blockWordNum[1].CLK
clock => blockWordNum[2].CLK
clock => blockWordNum[3].CLK
clock => blockWordNum[4].CLK
clock => blockWordNum[5].CLK
clock => blockWordNum[6].CLK
clock => blockWordNum[7].CLK
clock => blockWordNum[8].CLK
clock => blockWordNum[9].CLK
clock => blockWordNum[10].CLK
clock => blockWordNum[11].CLK
clock => blockWordNum[12].CLK
clock => blockWordNum[13].CLK
clock => blockWordNum[14].CLK
clock => blockWordNum[15].CLK
clock => blockWordNum[16].CLK
clock => blockWordNum[17].CLK
clock => blockWordNum[18].CLK
clock => blockWordNum[19].CLK
clock => blockWordNum[20].CLK
clock => blockWordNum[21].CLK
clock => blockWordNum[22].CLK
clock => blockWordNum[23].CLK
clock => blockWordNum[24].CLK
clock => blockWordNum[25].CLK
clock => blockWordNum[26].CLK
clock => blockWordNum[27].CLK
clock => blockWordNum[28].CLK
clock => blockWordNum[29].CLK
clock => blockWordNum[30].CLK
clock => blockWordNum[31].CLK
clock => mfc~reg0.CLK
clock => hit.CLK
clock => instrDataSets:set1.clock
clock => instrDataSets:set2.clock
clock => instrDataSets:set3.clock
clock => instrTagSets:tset0.clock
clock => instrTagSets:tset1.clock
clock => instrTagSets:tset2.clock
clock => instrTagSets:tset3.clock
clock => tempMainMemory:loadData.clock
clock => loadingBlock.CLK
reset => instrDataSets:set0.reset
reset => HITS[0].ACLR
reset => HITS[1].ACLR
reset => HITS[2].ACLR
reset => HITS[3].ACLR
reset => HITS[4].ACLR
reset => HITS[5].ACLR
reset => HITS[6].ACLR
reset => HITS[7].ACLR
reset => HITS[8].ACLR
reset => HITS[9].ACLR
reset => HITS[10].ACLR
reset => HITS[11].ACLR
reset => HITS[12].ACLR
reset => HITS[13].ACLR
reset => HITS[14].ACLR
reset => HITS[15].ACLR
reset => MISS[0].ACLR
reset => MISS[1].ACLR
reset => MISS[2].ACLR
reset => MISS[3].ACLR
reset => MISS[4].ACLR
reset => MISS[5].ACLR
reset => MISS[6].ACLR
reset => MISS[7].ACLR
reset => MISS[8].ACLR
reset => MISS[9].ACLR
reset => MISS[10].ACLR
reset => MISS[11].ACLR
reset => MISS[12].ACLR
reset => MISS[13].ACLR
reset => MISS[14].ACLR
reset => MISS[15].ACLR
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
reset => counter[7].ACLR
reset => counter[8].ACLR
reset => counter[9].ACLR
reset => counter[10].ACLR
reset => counter[11].ACLR
reset => counter[12].ACLR
reset => counter[13].ACLR
reset => counter[14].ACLR
reset => counter[15].ACLR
reset => blockWordNum[0].ACLR
reset => blockWordNum[1].ACLR
reset => blockWordNum[2].ACLR
reset => blockWordNum[3].ACLR
reset => blockWordNum[4].ACLR
reset => blockWordNum[5].ACLR
reset => blockWordNum[6].ACLR
reset => blockWordNum[7].ACLR
reset => blockWordNum[8].ACLR
reset => blockWordNum[9].ACLR
reset => blockWordNum[10].ACLR
reset => blockWordNum[11].ACLR
reset => blockWordNum[12].ACLR
reset => blockWordNum[13].ACLR
reset => blockWordNum[14].ACLR
reset => blockWordNum[15].ACLR
reset => blockWordNum[16].ACLR
reset => blockWordNum[17].ACLR
reset => blockWordNum[18].ACLR
reset => blockWordNum[19].ACLR
reset => blockWordNum[20].ACLR
reset => blockWordNum[21].ACLR
reset => blockWordNum[22].ACLR
reset => blockWordNum[23].ACLR
reset => blockWordNum[24].ACLR
reset => blockWordNum[25].ACLR
reset => blockWordNum[26].ACLR
reset => blockWordNum[27].ACLR
reset => blockWordNum[28].ACLR
reset => blockWordNum[29].ACLR
reset => blockWordNum[30].ACLR
reset => blockWordNum[31].ACLR
reset => mfc~reg0.PRESET
reset => hit.PRESET
reset => instrDataSets:set1.reset
reset => instrDataSets:set2.reset
reset => instrDataSets:set3.reset
reset => instrTagSets:tset0.reset
reset => instrTagSets:tset1.reset
reset => instrTagSets:tset2.reset
reset => instrTagSets:tset3.reset
reset => loadingBlock.ENA
reset => addressDet[9].ENA
reset => addressDet[8].ENA
reset => addressDet[7].ENA
reset => addressDet[6].ENA
reset => addressDet[5].ENA
reset => addressDet[4].ENA
reset => addressDet[3].ENA
reset => addressDet[2].ENA
reset => addressDet[1].ENA
reset => notCounted.ENA
reset => addressDet[0].ENA
IOACCESS => process_0.IN1
IOACCESS => process_2.IN1
IOACCESS => process_2.IN1
memRead => process_0.IN1
memRead => process_2.IN1
memRead => process_2.IN1
memWrite => tempMainMemory:loadData.wren
cacheHit <= hit.DB_MAX_OUTPUT_PORT_TYPE
loadBlock <= loadingBlock.DB_MAX_OUTPUT_PORT_TYPE
mfc <= mfc~reg0.DB_MAX_OUTPUT_PORT_TYPE
cacheHitRatio[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
cacheHitRatio[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
cacheHitRatio[2] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
cacheHitRatio[3] <= counter[3].DB_MAX_OUTPUT_PORT_TYPE
cacheHitRatio[4] <= counter[4].DB_MAX_OUTPUT_PORT_TYPE
cacheHitRatio[5] <= counter[5].DB_MAX_OUTPUT_PORT_TYPE
cacheHitRatio[6] <= counter[6].DB_MAX_OUTPUT_PORT_TYPE
cacheHitRatio[7] <= counter[7].DB_MAX_OUTPUT_PORT_TYPE
cacheHitRatio[8] <= counter[8].DB_MAX_OUTPUT_PORT_TYPE
cacheHitRatio[9] <= counter[9].DB_MAX_OUTPUT_PORT_TYPE
cacheHitRatio[10] <= counter[10].DB_MAX_OUTPUT_PORT_TYPE
cacheHitRatio[11] <= counter[11].DB_MAX_OUTPUT_PORT_TYPE
cacheHitRatio[12] <= counter[12].DB_MAX_OUTPUT_PORT_TYPE
cacheHitRatio[13] <= counter[13].DB_MAX_OUTPUT_PORT_TYPE
cacheHitRatio[14] <= counter[14].DB_MAX_OUTPUT_PORT_TYPE
cacheHitRatio[15] <= counter[15].DB_MAX_OUTPUT_PORT_TYPE
blockWordAddress[0] <= addressDet[0].DB_MAX_OUTPUT_PORT_TYPE
blockWordAddress[1] <= addressDet[1].DB_MAX_OUTPUT_PORT_TYPE
blockWordAddress[2] <= addressDet[2].DB_MAX_OUTPUT_PORT_TYPE
blockWordAddress[3] <= addressDet[3].DB_MAX_OUTPUT_PORT_TYPE
blockWordAddress[4] <= addressDet[4].DB_MAX_OUTPUT_PORT_TYPE
blockWordAddress[5] <= addressDet[5].DB_MAX_OUTPUT_PORT_TYPE
blockWordAddress[6] <= addressDet[6].DB_MAX_OUTPUT_PORT_TYPE
blockWordAddress[7] <= addressDet[7].DB_MAX_OUTPUT_PORT_TYPE
blockWordAddress[8] <= addressDet[8].DB_MAX_OUTPUT_PORT_TYPE
blockWordAddress[9] <= addressDet[9].DB_MAX_OUTPUT_PORT_TYPE
currDataData[0] <= tempMainMemory:loadData.q[0]
currDataData[1] <= tempMainMemory:loadData.q[1]
currDataData[2] <= tempMainMemory:loadData.q[2]
currDataData[3] <= tempMainMemory:loadData.q[3]
currDataData[4] <= tempMainMemory:loadData.q[4]
currDataData[5] <= tempMainMemory:loadData.q[5]
currDataData[6] <= tempMainMemory:loadData.q[6]
currDataData[7] <= tempMainMemory:loadData.q[7]
currDataData[8] <= tempMainMemory:loadData.q[8]
currDataData[9] <= tempMainMemory:loadData.q[9]
currDataData[10] <= tempMainMemory:loadData.q[10]
currDataData[11] <= tempMainMemory:loadData.q[11]
currDataData[12] <= tempMainMemory:loadData.q[12]
currDataData[13] <= tempMainMemory:loadData.q[13]
currDataData[14] <= tempMainMemory:loadData.q[14]
currDataData[15] <= tempMainMemory:loadData.q[15]
currDataData[16] <= tempMainMemory:loadData.q[16]
currDataData[17] <= tempMainMemory:loadData.q[17]
currDataData[18] <= tempMainMemory:loadData.q[18]
currDataData[19] <= tempMainMemory:loadData.q[19]
currDataData[20] <= tempMainMemory:loadData.q[20]
currDataData[21] <= tempMainMemory:loadData.q[21]
currDataData[22] <= tempMainMemory:loadData.q[22]
currDataData[23] <= tempMainMemory:loadData.q[23]
currTagData[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
currTagData[1] <= currTagData[1].DB_MAX_OUTPUT_PORT_TYPE
currTagData[2] <= currTagData[2].DB_MAX_OUTPUT_PORT_TYPE
currTagData[3] <= currTagData[3].DB_MAX_OUTPUT_PORT_TYPE
currTagData[4] <= currTagData[4].DB_MAX_OUTPUT_PORT_TYPE
currTagData[5] <= currTagData[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[0] <= setDataMux:curData.result[0]
dataOut[1] <= setDataMux:curData.result[1]
dataOut[2] <= setDataMux:curData.result[2]
dataOut[3] <= setDataMux:curData.result[3]
dataOut[4] <= setDataMux:curData.result[4]
dataOut[5] <= setDataMux:curData.result[5]
dataOut[6] <= setDataMux:curData.result[6]
dataOut[7] <= setDataMux:curData.result[7]
dataOut[8] <= setDataMux:curData.result[8]
dataOut[9] <= setDataMux:curData.result[9]
dataOut[10] <= setDataMux:curData.result[10]
dataOut[11] <= setDataMux:curData.result[11]
dataOut[12] <= setDataMux:curData.result[12]
dataOut[13] <= setDataMux:curData.result[13]
dataOut[14] <= setDataMux:curData.result[14]
dataOut[15] <= setDataMux:curData.result[15]
dataOut[16] <= setDataMux:curData.result[16]
dataOut[17] <= setDataMux:curData.result[17]
dataOut[18] <= setDataMux:curData.result[18]
dataOut[19] <= setDataMux:curData.result[19]
dataOut[20] <= setDataMux:curData.result[20]
dataOut[21] <= setDataMux:curData.result[21]
dataOut[22] <= setDataMux:curData.result[22]
dataOut[23] <= setDataMux:curData.result[23]
setEnab[0] <= setEnable4.DB_MAX_OUTPUT_PORT_TYPE
setEnab[1] <= setEnable3.DB_MAX_OUTPUT_PORT_TYPE
setEnab[2] <= setEnable2.DB_MAX_OUTPUT_PORT_TYPE
setEnab[3] <= setEnable1.DB_MAX_OUTPUT_PORT_TYPE
curreData[0] <= setDataMux:curData.result[0]
curreData[1] <= setDataMux:curData.result[1]
curreData[2] <= setDataMux:curData.result[2]
curreData[3] <= setDataMux:curData.result[3]
curreData[4] <= setDataMux:curData.result[4]
curreData[5] <= setDataMux:curData.result[5]
curreData[6] <= setDataMux:curData.result[6]
curreData[7] <= setDataMux:curData.result[7]
curreData[8] <= setDataMux:curData.result[8]
curreData[9] <= setDataMux:curData.result[9]
curreData[10] <= setDataMux:curData.result[10]
curreData[11] <= setDataMux:curData.result[11]
curreData[12] <= setDataMux:curData.result[12]
curreData[13] <= setDataMux:curData.result[13]
curreData[14] <= setDataMux:curData.result[14]
curreData[15] <= setDataMux:curData.result[15]
curreData[16] <= setDataMux:curData.result[16]
curreData[17] <= setDataMux:curData.result[17]
curreData[18] <= setDataMux:curData.result[18]
curreData[19] <= setDataMux:curData.result[19]
curreData[20] <= setDataMux:curData.result[20]
curreData[21] <= setDataMux:curData.result[21]
curreData[22] <= setDataMux:curData.result[22]
curreData[23] <= setDataMux:curData.result[23]
curreTag[0] <= setTagMux:curTag.result[0]
curreTag[1] <= setTagMux:curTag.result[1]
curreTag[2] <= setTagMux:curTag.result[2]
curreTag[3] <= setTagMux:curTag.result[3]
curreTag[4] <= setTagMux:curTag.result[4]
curreTag[5] <= setTagMux:curTag.result[5]
r0[0] <= instrDataSets:set0.Reg0[0]
r0[1] <= instrDataSets:set0.Reg0[1]
r0[2] <= instrDataSets:set0.Reg0[2]
r0[3] <= instrDataSets:set0.Reg0[3]
r0[4] <= instrDataSets:set0.Reg0[4]
r0[5] <= instrDataSets:set0.Reg0[5]
r0[6] <= instrDataSets:set0.Reg0[6]
r0[7] <= instrDataSets:set0.Reg0[7]
r0[8] <= instrDataSets:set0.Reg0[8]
r0[9] <= instrDataSets:set0.Reg0[9]
r0[10] <= instrDataSets:set0.Reg0[10]
r0[11] <= instrDataSets:set0.Reg0[11]
r0[12] <= instrDataSets:set0.Reg0[12]
r0[13] <= instrDataSets:set0.Reg0[13]
r0[14] <= instrDataSets:set0.Reg0[14]
r0[15] <= instrDataSets:set0.Reg0[15]
r0[16] <= instrDataSets:set0.Reg0[16]
r0[17] <= instrDataSets:set0.Reg0[17]
r0[18] <= instrDataSets:set0.Reg0[18]
r0[19] <= instrDataSets:set0.Reg0[19]
r0[20] <= instrDataSets:set0.Reg0[20]
r0[21] <= instrDataSets:set0.Reg0[21]
r0[22] <= instrDataSets:set0.Reg0[22]
r0[23] <= instrDataSets:set0.Reg0[23]
r1[0] <= instrDataSets:set0.Reg1[0]
r1[1] <= instrDataSets:set0.Reg1[1]
r1[2] <= instrDataSets:set0.Reg1[2]
r1[3] <= instrDataSets:set0.Reg1[3]
r1[4] <= instrDataSets:set0.Reg1[4]
r1[5] <= instrDataSets:set0.Reg1[5]
r1[6] <= instrDataSets:set0.Reg1[6]
r1[7] <= instrDataSets:set0.Reg1[7]
r1[8] <= instrDataSets:set0.Reg1[8]
r1[9] <= instrDataSets:set0.Reg1[9]
r1[10] <= instrDataSets:set0.Reg1[10]
r1[11] <= instrDataSets:set0.Reg1[11]
r1[12] <= instrDataSets:set0.Reg1[12]
r1[13] <= instrDataSets:set0.Reg1[13]
r1[14] <= instrDataSets:set0.Reg1[14]
r1[15] <= instrDataSets:set0.Reg1[15]
r1[16] <= instrDataSets:set0.Reg1[16]
r1[17] <= instrDataSets:set0.Reg1[17]
r1[18] <= instrDataSets:set0.Reg1[18]
r1[19] <= instrDataSets:set0.Reg1[19]
r1[20] <= instrDataSets:set0.Reg1[20]
r1[21] <= instrDataSets:set0.Reg1[21]
r1[22] <= instrDataSets:set0.Reg1[22]
r1[23] <= instrDataSets:set0.Reg1[23]
r2[0] <= instrDataSets:set0.Reg2[0]
r2[1] <= instrDataSets:set0.Reg2[1]
r2[2] <= instrDataSets:set0.Reg2[2]
r2[3] <= instrDataSets:set0.Reg2[3]
r2[4] <= instrDataSets:set0.Reg2[4]
r2[5] <= instrDataSets:set0.Reg2[5]
r2[6] <= instrDataSets:set0.Reg2[6]
r2[7] <= instrDataSets:set0.Reg2[7]
r2[8] <= instrDataSets:set0.Reg2[8]
r2[9] <= instrDataSets:set0.Reg2[9]
r2[10] <= instrDataSets:set0.Reg2[10]
r2[11] <= instrDataSets:set0.Reg2[11]
r2[12] <= instrDataSets:set0.Reg2[12]
r2[13] <= instrDataSets:set0.Reg2[13]
r2[14] <= instrDataSets:set0.Reg2[14]
r2[15] <= instrDataSets:set0.Reg2[15]
r2[16] <= instrDataSets:set0.Reg2[16]
r2[17] <= instrDataSets:set0.Reg2[17]
r2[18] <= instrDataSets:set0.Reg2[18]
r2[19] <= instrDataSets:set0.Reg2[19]
r2[20] <= instrDataSets:set0.Reg2[20]
r2[21] <= instrDataSets:set0.Reg2[21]
r2[22] <= instrDataSets:set0.Reg2[22]
r2[23] <= instrDataSets:set0.Reg2[23]
r3[0] <= instrDataSets:set0.Reg3[0]
r3[1] <= instrDataSets:set0.Reg3[1]
r3[2] <= instrDataSets:set0.Reg3[2]
r3[3] <= instrDataSets:set0.Reg3[3]
r3[4] <= instrDataSets:set0.Reg3[4]
r3[5] <= instrDataSets:set0.Reg3[5]
r3[6] <= instrDataSets:set0.Reg3[6]
r3[7] <= instrDataSets:set0.Reg3[7]
r3[8] <= instrDataSets:set0.Reg3[8]
r3[9] <= instrDataSets:set0.Reg3[9]
r3[10] <= instrDataSets:set0.Reg3[10]
r3[11] <= instrDataSets:set0.Reg3[11]
r3[12] <= instrDataSets:set0.Reg3[12]
r3[13] <= instrDataSets:set0.Reg3[13]
r3[14] <= instrDataSets:set0.Reg3[14]
r3[15] <= instrDataSets:set0.Reg3[15]
r3[16] <= instrDataSets:set0.Reg3[16]
r3[17] <= instrDataSets:set0.Reg3[17]
r3[18] <= instrDataSets:set0.Reg3[18]
r3[19] <= instrDataSets:set0.Reg3[19]
r3[20] <= instrDataSets:set0.Reg3[20]
r3[21] <= instrDataSets:set0.Reg3[21]
r3[22] <= instrDataSets:set0.Reg3[22]
r3[23] <= instrDataSets:set0.Reg3[23]
r4[0] <= instrDataSets:set0.Reg4[0]
r4[1] <= instrDataSets:set0.Reg4[1]
r4[2] <= instrDataSets:set0.Reg4[2]
r4[3] <= instrDataSets:set0.Reg4[3]
r4[4] <= instrDataSets:set0.Reg4[4]
r4[5] <= instrDataSets:set0.Reg4[5]
r4[6] <= instrDataSets:set0.Reg4[6]
r4[7] <= instrDataSets:set0.Reg4[7]
r4[8] <= instrDataSets:set0.Reg4[8]
r4[9] <= instrDataSets:set0.Reg4[9]
r4[10] <= instrDataSets:set0.Reg4[10]
r4[11] <= instrDataSets:set0.Reg4[11]
r4[12] <= instrDataSets:set0.Reg4[12]
r4[13] <= instrDataSets:set0.Reg4[13]
r4[14] <= instrDataSets:set0.Reg4[14]
r4[15] <= instrDataSets:set0.Reg4[15]
r4[16] <= instrDataSets:set0.Reg4[16]
r4[17] <= instrDataSets:set0.Reg4[17]
r4[18] <= instrDataSets:set0.Reg4[18]
r4[19] <= instrDataSets:set0.Reg4[19]
r4[20] <= instrDataSets:set0.Reg4[20]
r4[21] <= instrDataSets:set0.Reg4[21]
r4[22] <= instrDataSets:set0.Reg4[22]
r4[23] <= instrDataSets:set0.Reg4[23]
r5[0] <= instrDataSets:set0.Reg5[0]
r5[1] <= instrDataSets:set0.Reg5[1]
r5[2] <= instrDataSets:set0.Reg5[2]
r5[3] <= instrDataSets:set0.Reg5[3]
r5[4] <= instrDataSets:set0.Reg5[4]
r5[5] <= instrDataSets:set0.Reg5[5]
r5[6] <= instrDataSets:set0.Reg5[6]
r5[7] <= instrDataSets:set0.Reg5[7]
r5[8] <= instrDataSets:set0.Reg5[8]
r5[9] <= instrDataSets:set0.Reg5[9]
r5[10] <= instrDataSets:set0.Reg5[10]
r5[11] <= instrDataSets:set0.Reg5[11]
r5[12] <= instrDataSets:set0.Reg5[12]
r5[13] <= instrDataSets:set0.Reg5[13]
r5[14] <= instrDataSets:set0.Reg5[14]
r5[15] <= instrDataSets:set0.Reg5[15]
r5[16] <= instrDataSets:set0.Reg5[16]
r5[17] <= instrDataSets:set0.Reg5[17]
r5[18] <= instrDataSets:set0.Reg5[18]
r5[19] <= instrDataSets:set0.Reg5[19]
r5[20] <= instrDataSets:set0.Reg5[20]
r5[21] <= instrDataSets:set0.Reg5[21]
r5[22] <= instrDataSets:set0.Reg5[22]
r5[23] <= instrDataSets:set0.Reg5[23]
r6[0] <= instrDataSets:set0.Reg6[0]
r6[1] <= instrDataSets:set0.Reg6[1]
r6[2] <= instrDataSets:set0.Reg6[2]
r6[3] <= instrDataSets:set0.Reg6[3]
r6[4] <= instrDataSets:set0.Reg6[4]
r6[5] <= instrDataSets:set0.Reg6[5]
r6[6] <= instrDataSets:set0.Reg6[6]
r6[7] <= instrDataSets:set0.Reg6[7]
r6[8] <= instrDataSets:set0.Reg6[8]
r6[9] <= instrDataSets:set0.Reg6[9]
r6[10] <= instrDataSets:set0.Reg6[10]
r6[11] <= instrDataSets:set0.Reg6[11]
r6[12] <= instrDataSets:set0.Reg6[12]
r6[13] <= instrDataSets:set0.Reg6[13]
r6[14] <= instrDataSets:set0.Reg6[14]
r6[15] <= instrDataSets:set0.Reg6[15]
r6[16] <= instrDataSets:set0.Reg6[16]
r6[17] <= instrDataSets:set0.Reg6[17]
r6[18] <= instrDataSets:set0.Reg6[18]
r6[19] <= instrDataSets:set0.Reg6[19]
r6[20] <= instrDataSets:set0.Reg6[20]
r6[21] <= instrDataSets:set0.Reg6[21]
r6[22] <= instrDataSets:set0.Reg6[22]
r6[23] <= instrDataSets:set0.Reg6[23]


|processor|dataCache:inst82|instrDataSets:set0
address[0] => instrDataBlockRegs:block1.address[0]
address[0] => instrDataBlockRegs:block2.address[0]
address[1] => instrDataBlockRegs:block1.address[1]
address[1] => instrDataBlockRegs:block2.address[1]
Data[0] => instrDataBlockRegs:block1.Data[0]
Data[0] => instrDataBlockRegs:block2.Data[0]
Data[1] => instrDataBlockRegs:block1.Data[1]
Data[1] => instrDataBlockRegs:block2.Data[1]
Data[2] => instrDataBlockRegs:block1.Data[2]
Data[2] => instrDataBlockRegs:block2.Data[2]
Data[3] => instrDataBlockRegs:block1.Data[3]
Data[3] => instrDataBlockRegs:block2.Data[3]
Data[4] => instrDataBlockRegs:block1.Data[4]
Data[4] => instrDataBlockRegs:block2.Data[4]
Data[5] => instrDataBlockRegs:block1.Data[5]
Data[5] => instrDataBlockRegs:block2.Data[5]
Data[6] => instrDataBlockRegs:block1.Data[6]
Data[6] => instrDataBlockRegs:block2.Data[6]
Data[7] => instrDataBlockRegs:block1.Data[7]
Data[7] => instrDataBlockRegs:block2.Data[7]
Data[8] => instrDataBlockRegs:block1.Data[8]
Data[8] => instrDataBlockRegs:block2.Data[8]
Data[9] => instrDataBlockRegs:block1.Data[9]
Data[9] => instrDataBlockRegs:block2.Data[9]
Data[10] => instrDataBlockRegs:block1.Data[10]
Data[10] => instrDataBlockRegs:block2.Data[10]
Data[11] => instrDataBlockRegs:block1.Data[11]
Data[11] => instrDataBlockRegs:block2.Data[11]
Data[12] => instrDataBlockRegs:block1.Data[12]
Data[12] => instrDataBlockRegs:block2.Data[12]
Data[13] => instrDataBlockRegs:block1.Data[13]
Data[13] => instrDataBlockRegs:block2.Data[13]
Data[14] => instrDataBlockRegs:block1.Data[14]
Data[14] => instrDataBlockRegs:block2.Data[14]
Data[15] => instrDataBlockRegs:block1.Data[15]
Data[15] => instrDataBlockRegs:block2.Data[15]
Data[16] => instrDataBlockRegs:block1.Data[16]
Data[16] => instrDataBlockRegs:block2.Data[16]
Data[17] => instrDataBlockRegs:block1.Data[17]
Data[17] => instrDataBlockRegs:block2.Data[17]
Data[18] => instrDataBlockRegs:block1.Data[18]
Data[18] => instrDataBlockRegs:block2.Data[18]
Data[19] => instrDataBlockRegs:block1.Data[19]
Data[19] => instrDataBlockRegs:block2.Data[19]
Data[20] => instrDataBlockRegs:block1.Data[20]
Data[20] => instrDataBlockRegs:block2.Data[20]
Data[21] => instrDataBlockRegs:block1.Data[21]
Data[21] => instrDataBlockRegs:block2.Data[21]
Data[22] => instrDataBlockRegs:block1.Data[22]
Data[22] => instrDataBlockRegs:block2.Data[22]
Data[23] => instrDataBlockRegs:block1.Data[23]
Data[23] => instrDataBlockRegs:block2.Data[23]
clock => instrDataBlockRegs:block1.clock
clock => instrDataBlockRegs:block2.clock
reset => instrDataBlockRegs:block1.reset
reset => instrDataBlockRegs:block2.reset
enable => enableBlock1.IN0
enable => enableBlock2.IN0
bl => enableBlock2.IN1
bl => enableBlock1.IN1
Reg0[0] <= instrDataBlockRegs:block1.Reg0[0]
Reg0[1] <= instrDataBlockRegs:block1.Reg0[1]
Reg0[2] <= instrDataBlockRegs:block1.Reg0[2]
Reg0[3] <= instrDataBlockRegs:block1.Reg0[3]
Reg0[4] <= instrDataBlockRegs:block1.Reg0[4]
Reg0[5] <= instrDataBlockRegs:block1.Reg0[5]
Reg0[6] <= instrDataBlockRegs:block1.Reg0[6]
Reg0[7] <= instrDataBlockRegs:block1.Reg0[7]
Reg0[8] <= instrDataBlockRegs:block1.Reg0[8]
Reg0[9] <= instrDataBlockRegs:block1.Reg0[9]
Reg0[10] <= instrDataBlockRegs:block1.Reg0[10]
Reg0[11] <= instrDataBlockRegs:block1.Reg0[11]
Reg0[12] <= instrDataBlockRegs:block1.Reg0[12]
Reg0[13] <= instrDataBlockRegs:block1.Reg0[13]
Reg0[14] <= instrDataBlockRegs:block1.Reg0[14]
Reg0[15] <= instrDataBlockRegs:block1.Reg0[15]
Reg0[16] <= instrDataBlockRegs:block1.Reg0[16]
Reg0[17] <= instrDataBlockRegs:block1.Reg0[17]
Reg0[18] <= instrDataBlockRegs:block1.Reg0[18]
Reg0[19] <= instrDataBlockRegs:block1.Reg0[19]
Reg0[20] <= instrDataBlockRegs:block1.Reg0[20]
Reg0[21] <= instrDataBlockRegs:block1.Reg0[21]
Reg0[22] <= instrDataBlockRegs:block1.Reg0[22]
Reg0[23] <= instrDataBlockRegs:block1.Reg0[23]
Reg1[0] <= instrDataBlockRegs:block1.Reg1[0]
Reg1[1] <= instrDataBlockRegs:block1.Reg1[1]
Reg1[2] <= instrDataBlockRegs:block1.Reg1[2]
Reg1[3] <= instrDataBlockRegs:block1.Reg1[3]
Reg1[4] <= instrDataBlockRegs:block1.Reg1[4]
Reg1[5] <= instrDataBlockRegs:block1.Reg1[5]
Reg1[6] <= instrDataBlockRegs:block1.Reg1[6]
Reg1[7] <= instrDataBlockRegs:block1.Reg1[7]
Reg1[8] <= instrDataBlockRegs:block1.Reg1[8]
Reg1[9] <= instrDataBlockRegs:block1.Reg1[9]
Reg1[10] <= instrDataBlockRegs:block1.Reg1[10]
Reg1[11] <= instrDataBlockRegs:block1.Reg1[11]
Reg1[12] <= instrDataBlockRegs:block1.Reg1[12]
Reg1[13] <= instrDataBlockRegs:block1.Reg1[13]
Reg1[14] <= instrDataBlockRegs:block1.Reg1[14]
Reg1[15] <= instrDataBlockRegs:block1.Reg1[15]
Reg1[16] <= instrDataBlockRegs:block1.Reg1[16]
Reg1[17] <= instrDataBlockRegs:block1.Reg1[17]
Reg1[18] <= instrDataBlockRegs:block1.Reg1[18]
Reg1[19] <= instrDataBlockRegs:block1.Reg1[19]
Reg1[20] <= instrDataBlockRegs:block1.Reg1[20]
Reg1[21] <= instrDataBlockRegs:block1.Reg1[21]
Reg1[22] <= instrDataBlockRegs:block1.Reg1[22]
Reg1[23] <= instrDataBlockRegs:block1.Reg1[23]
Reg2[0] <= instrDataBlockRegs:block1.Reg2[0]
Reg2[1] <= instrDataBlockRegs:block1.Reg2[1]
Reg2[2] <= instrDataBlockRegs:block1.Reg2[2]
Reg2[3] <= instrDataBlockRegs:block1.Reg2[3]
Reg2[4] <= instrDataBlockRegs:block1.Reg2[4]
Reg2[5] <= instrDataBlockRegs:block1.Reg2[5]
Reg2[6] <= instrDataBlockRegs:block1.Reg2[6]
Reg2[7] <= instrDataBlockRegs:block1.Reg2[7]
Reg2[8] <= instrDataBlockRegs:block1.Reg2[8]
Reg2[9] <= instrDataBlockRegs:block1.Reg2[9]
Reg2[10] <= instrDataBlockRegs:block1.Reg2[10]
Reg2[11] <= instrDataBlockRegs:block1.Reg2[11]
Reg2[12] <= instrDataBlockRegs:block1.Reg2[12]
Reg2[13] <= instrDataBlockRegs:block1.Reg2[13]
Reg2[14] <= instrDataBlockRegs:block1.Reg2[14]
Reg2[15] <= instrDataBlockRegs:block1.Reg2[15]
Reg2[16] <= instrDataBlockRegs:block1.Reg2[16]
Reg2[17] <= instrDataBlockRegs:block1.Reg2[17]
Reg2[18] <= instrDataBlockRegs:block1.Reg2[18]
Reg2[19] <= instrDataBlockRegs:block1.Reg2[19]
Reg2[20] <= instrDataBlockRegs:block1.Reg2[20]
Reg2[21] <= instrDataBlockRegs:block1.Reg2[21]
Reg2[22] <= instrDataBlockRegs:block1.Reg2[22]
Reg2[23] <= instrDataBlockRegs:block1.Reg2[23]
Reg3[0] <= instrDataBlockRegs:block1.Reg3[0]
Reg3[1] <= instrDataBlockRegs:block1.Reg3[1]
Reg3[2] <= instrDataBlockRegs:block1.Reg3[2]
Reg3[3] <= instrDataBlockRegs:block1.Reg3[3]
Reg3[4] <= instrDataBlockRegs:block1.Reg3[4]
Reg3[5] <= instrDataBlockRegs:block1.Reg3[5]
Reg3[6] <= instrDataBlockRegs:block1.Reg3[6]
Reg3[7] <= instrDataBlockRegs:block1.Reg3[7]
Reg3[8] <= instrDataBlockRegs:block1.Reg3[8]
Reg3[9] <= instrDataBlockRegs:block1.Reg3[9]
Reg3[10] <= instrDataBlockRegs:block1.Reg3[10]
Reg3[11] <= instrDataBlockRegs:block1.Reg3[11]
Reg3[12] <= instrDataBlockRegs:block1.Reg3[12]
Reg3[13] <= instrDataBlockRegs:block1.Reg3[13]
Reg3[14] <= instrDataBlockRegs:block1.Reg3[14]
Reg3[15] <= instrDataBlockRegs:block1.Reg3[15]
Reg3[16] <= instrDataBlockRegs:block1.Reg3[16]
Reg3[17] <= instrDataBlockRegs:block1.Reg3[17]
Reg3[18] <= instrDataBlockRegs:block1.Reg3[18]
Reg3[19] <= instrDataBlockRegs:block1.Reg3[19]
Reg3[20] <= instrDataBlockRegs:block1.Reg3[20]
Reg3[21] <= instrDataBlockRegs:block1.Reg3[21]
Reg3[22] <= instrDataBlockRegs:block1.Reg3[22]
Reg3[23] <= instrDataBlockRegs:block1.Reg3[23]
Reg4[0] <= instrDataBlockRegs:block2.Reg0[0]
Reg4[1] <= instrDataBlockRegs:block2.Reg0[1]
Reg4[2] <= instrDataBlockRegs:block2.Reg0[2]
Reg4[3] <= instrDataBlockRegs:block2.Reg0[3]
Reg4[4] <= instrDataBlockRegs:block2.Reg0[4]
Reg4[5] <= instrDataBlockRegs:block2.Reg0[5]
Reg4[6] <= instrDataBlockRegs:block2.Reg0[6]
Reg4[7] <= instrDataBlockRegs:block2.Reg0[7]
Reg4[8] <= instrDataBlockRegs:block2.Reg0[8]
Reg4[9] <= instrDataBlockRegs:block2.Reg0[9]
Reg4[10] <= instrDataBlockRegs:block2.Reg0[10]
Reg4[11] <= instrDataBlockRegs:block2.Reg0[11]
Reg4[12] <= instrDataBlockRegs:block2.Reg0[12]
Reg4[13] <= instrDataBlockRegs:block2.Reg0[13]
Reg4[14] <= instrDataBlockRegs:block2.Reg0[14]
Reg4[15] <= instrDataBlockRegs:block2.Reg0[15]
Reg4[16] <= instrDataBlockRegs:block2.Reg0[16]
Reg4[17] <= instrDataBlockRegs:block2.Reg0[17]
Reg4[18] <= instrDataBlockRegs:block2.Reg0[18]
Reg4[19] <= instrDataBlockRegs:block2.Reg0[19]
Reg4[20] <= instrDataBlockRegs:block2.Reg0[20]
Reg4[21] <= instrDataBlockRegs:block2.Reg0[21]
Reg4[22] <= instrDataBlockRegs:block2.Reg0[22]
Reg4[23] <= instrDataBlockRegs:block2.Reg0[23]
Reg5[0] <= instrDataBlockRegs:block2.Reg1[0]
Reg5[1] <= instrDataBlockRegs:block2.Reg1[1]
Reg5[2] <= instrDataBlockRegs:block2.Reg1[2]
Reg5[3] <= instrDataBlockRegs:block2.Reg1[3]
Reg5[4] <= instrDataBlockRegs:block2.Reg1[4]
Reg5[5] <= instrDataBlockRegs:block2.Reg1[5]
Reg5[6] <= instrDataBlockRegs:block2.Reg1[6]
Reg5[7] <= instrDataBlockRegs:block2.Reg1[7]
Reg5[8] <= instrDataBlockRegs:block2.Reg1[8]
Reg5[9] <= instrDataBlockRegs:block2.Reg1[9]
Reg5[10] <= instrDataBlockRegs:block2.Reg1[10]
Reg5[11] <= instrDataBlockRegs:block2.Reg1[11]
Reg5[12] <= instrDataBlockRegs:block2.Reg1[12]
Reg5[13] <= instrDataBlockRegs:block2.Reg1[13]
Reg5[14] <= instrDataBlockRegs:block2.Reg1[14]
Reg5[15] <= instrDataBlockRegs:block2.Reg1[15]
Reg5[16] <= instrDataBlockRegs:block2.Reg1[16]
Reg5[17] <= instrDataBlockRegs:block2.Reg1[17]
Reg5[18] <= instrDataBlockRegs:block2.Reg1[18]
Reg5[19] <= instrDataBlockRegs:block2.Reg1[19]
Reg5[20] <= instrDataBlockRegs:block2.Reg1[20]
Reg5[21] <= instrDataBlockRegs:block2.Reg1[21]
Reg5[22] <= instrDataBlockRegs:block2.Reg1[22]
Reg5[23] <= instrDataBlockRegs:block2.Reg1[23]
Reg6[0] <= instrDataBlockRegs:block2.Reg2[0]
Reg6[1] <= instrDataBlockRegs:block2.Reg2[1]
Reg6[2] <= instrDataBlockRegs:block2.Reg2[2]
Reg6[3] <= instrDataBlockRegs:block2.Reg2[3]
Reg6[4] <= instrDataBlockRegs:block2.Reg2[4]
Reg6[5] <= instrDataBlockRegs:block2.Reg2[5]
Reg6[6] <= instrDataBlockRegs:block2.Reg2[6]
Reg6[7] <= instrDataBlockRegs:block2.Reg2[7]
Reg6[8] <= instrDataBlockRegs:block2.Reg2[8]
Reg6[9] <= instrDataBlockRegs:block2.Reg2[9]
Reg6[10] <= instrDataBlockRegs:block2.Reg2[10]
Reg6[11] <= instrDataBlockRegs:block2.Reg2[11]
Reg6[12] <= instrDataBlockRegs:block2.Reg2[12]
Reg6[13] <= instrDataBlockRegs:block2.Reg2[13]
Reg6[14] <= instrDataBlockRegs:block2.Reg2[14]
Reg6[15] <= instrDataBlockRegs:block2.Reg2[15]
Reg6[16] <= instrDataBlockRegs:block2.Reg2[16]
Reg6[17] <= instrDataBlockRegs:block2.Reg2[17]
Reg6[18] <= instrDataBlockRegs:block2.Reg2[18]
Reg6[19] <= instrDataBlockRegs:block2.Reg2[19]
Reg6[20] <= instrDataBlockRegs:block2.Reg2[20]
Reg6[21] <= instrDataBlockRegs:block2.Reg2[21]
Reg6[22] <= instrDataBlockRegs:block2.Reg2[22]
Reg6[23] <= instrDataBlockRegs:block2.Reg2[23]
Reg7[0] <= instrDataBlockRegs:block2.Reg3[0]
Reg7[1] <= instrDataBlockRegs:block2.Reg3[1]
Reg7[2] <= instrDataBlockRegs:block2.Reg3[2]
Reg7[3] <= instrDataBlockRegs:block2.Reg3[3]
Reg7[4] <= instrDataBlockRegs:block2.Reg3[4]
Reg7[5] <= instrDataBlockRegs:block2.Reg3[5]
Reg7[6] <= instrDataBlockRegs:block2.Reg3[6]
Reg7[7] <= instrDataBlockRegs:block2.Reg3[7]
Reg7[8] <= instrDataBlockRegs:block2.Reg3[8]
Reg7[9] <= instrDataBlockRegs:block2.Reg3[9]
Reg7[10] <= instrDataBlockRegs:block2.Reg3[10]
Reg7[11] <= instrDataBlockRegs:block2.Reg3[11]
Reg7[12] <= instrDataBlockRegs:block2.Reg3[12]
Reg7[13] <= instrDataBlockRegs:block2.Reg3[13]
Reg7[14] <= instrDataBlockRegs:block2.Reg3[14]
Reg7[15] <= instrDataBlockRegs:block2.Reg3[15]
Reg7[16] <= instrDataBlockRegs:block2.Reg3[16]
Reg7[17] <= instrDataBlockRegs:block2.Reg3[17]
Reg7[18] <= instrDataBlockRegs:block2.Reg3[18]
Reg7[19] <= instrDataBlockRegs:block2.Reg3[19]
Reg7[20] <= instrDataBlockRegs:block2.Reg3[20]
Reg7[21] <= instrDataBlockRegs:block2.Reg3[21]
Reg7[22] <= instrDataBlockRegs:block2.Reg3[22]
Reg7[23] <= instrDataBlockRegs:block2.Reg3[23]


|processor|dataCache:inst82|instrDataSets:set0|instrDataBlockRegs:block1
address[0] => decoder2to4:deco.Sel[0]
address[1] => decoder2to4:deco.Sel[1]
Data[0] => Reg_24:regA.data[0]
Data[0] => Reg_24:regB.data[0]
Data[0] => Reg_24:regC.data[0]
Data[0] => Reg_24:regD.data[0]
Data[1] => Reg_24:regA.data[1]
Data[1] => Reg_24:regB.data[1]
Data[1] => Reg_24:regC.data[1]
Data[1] => Reg_24:regD.data[1]
Data[2] => Reg_24:regA.data[2]
Data[2] => Reg_24:regB.data[2]
Data[2] => Reg_24:regC.data[2]
Data[2] => Reg_24:regD.data[2]
Data[3] => Reg_24:regA.data[3]
Data[3] => Reg_24:regB.data[3]
Data[3] => Reg_24:regC.data[3]
Data[3] => Reg_24:regD.data[3]
Data[4] => Reg_24:regA.data[4]
Data[4] => Reg_24:regB.data[4]
Data[4] => Reg_24:regC.data[4]
Data[4] => Reg_24:regD.data[4]
Data[5] => Reg_24:regA.data[5]
Data[5] => Reg_24:regB.data[5]
Data[5] => Reg_24:regC.data[5]
Data[5] => Reg_24:regD.data[5]
Data[6] => Reg_24:regA.data[6]
Data[6] => Reg_24:regB.data[6]
Data[6] => Reg_24:regC.data[6]
Data[6] => Reg_24:regD.data[6]
Data[7] => Reg_24:regA.data[7]
Data[7] => Reg_24:regB.data[7]
Data[7] => Reg_24:regC.data[7]
Data[7] => Reg_24:regD.data[7]
Data[8] => Reg_24:regA.data[8]
Data[8] => Reg_24:regB.data[8]
Data[8] => Reg_24:regC.data[8]
Data[8] => Reg_24:regD.data[8]
Data[9] => Reg_24:regA.data[9]
Data[9] => Reg_24:regB.data[9]
Data[9] => Reg_24:regC.data[9]
Data[9] => Reg_24:regD.data[9]
Data[10] => Reg_24:regA.data[10]
Data[10] => Reg_24:regB.data[10]
Data[10] => Reg_24:regC.data[10]
Data[10] => Reg_24:regD.data[10]
Data[11] => Reg_24:regA.data[11]
Data[11] => Reg_24:regB.data[11]
Data[11] => Reg_24:regC.data[11]
Data[11] => Reg_24:regD.data[11]
Data[12] => Reg_24:regA.data[12]
Data[12] => Reg_24:regB.data[12]
Data[12] => Reg_24:regC.data[12]
Data[12] => Reg_24:regD.data[12]
Data[13] => Reg_24:regA.data[13]
Data[13] => Reg_24:regB.data[13]
Data[13] => Reg_24:regC.data[13]
Data[13] => Reg_24:regD.data[13]
Data[14] => Reg_24:regA.data[14]
Data[14] => Reg_24:regB.data[14]
Data[14] => Reg_24:regC.data[14]
Data[14] => Reg_24:regD.data[14]
Data[15] => Reg_24:regA.data[15]
Data[15] => Reg_24:regB.data[15]
Data[15] => Reg_24:regC.data[15]
Data[15] => Reg_24:regD.data[15]
Data[16] => Reg_24:regA.data[16]
Data[16] => Reg_24:regB.data[16]
Data[16] => Reg_24:regC.data[16]
Data[16] => Reg_24:regD.data[16]
Data[17] => Reg_24:regA.data[17]
Data[17] => Reg_24:regB.data[17]
Data[17] => Reg_24:regC.data[17]
Data[17] => Reg_24:regD.data[17]
Data[18] => Reg_24:regA.data[18]
Data[18] => Reg_24:regB.data[18]
Data[18] => Reg_24:regC.data[18]
Data[18] => Reg_24:regD.data[18]
Data[19] => Reg_24:regA.data[19]
Data[19] => Reg_24:regB.data[19]
Data[19] => Reg_24:regC.data[19]
Data[19] => Reg_24:regD.data[19]
Data[20] => Reg_24:regA.data[20]
Data[20] => Reg_24:regB.data[20]
Data[20] => Reg_24:regC.data[20]
Data[20] => Reg_24:regD.data[20]
Data[21] => Reg_24:regA.data[21]
Data[21] => Reg_24:regB.data[21]
Data[21] => Reg_24:regC.data[21]
Data[21] => Reg_24:regD.data[21]
Data[22] => Reg_24:regA.data[22]
Data[22] => Reg_24:regB.data[22]
Data[22] => Reg_24:regC.data[22]
Data[22] => Reg_24:regD.data[22]
Data[23] => Reg_24:regA.data[23]
Data[23] => Reg_24:regB.data[23]
Data[23] => Reg_24:regC.data[23]
Data[23] => Reg_24:regD.data[23]
clock => Reg_24:regA.clock
clock => Reg_24:regB.clock
clock => Reg_24:regC.clock
clock => Reg_24:regD.clock
reset => Reg_24:regA.aclr
reset => Reg_24:regB.aclr
reset => Reg_24:regC.aclr
reset => Reg_24:regD.aclr
enable => enable1.IN1
enable => enable2.IN1
enable => enable3.IN1
enable => enable4.IN1
Reg0[0] <= Reg_24:regA.q[0]
Reg0[1] <= Reg_24:regA.q[1]
Reg0[2] <= Reg_24:regA.q[2]
Reg0[3] <= Reg_24:regA.q[3]
Reg0[4] <= Reg_24:regA.q[4]
Reg0[5] <= Reg_24:regA.q[5]
Reg0[6] <= Reg_24:regA.q[6]
Reg0[7] <= Reg_24:regA.q[7]
Reg0[8] <= Reg_24:regA.q[8]
Reg0[9] <= Reg_24:regA.q[9]
Reg0[10] <= Reg_24:regA.q[10]
Reg0[11] <= Reg_24:regA.q[11]
Reg0[12] <= Reg_24:regA.q[12]
Reg0[13] <= Reg_24:regA.q[13]
Reg0[14] <= Reg_24:regA.q[14]
Reg0[15] <= Reg_24:regA.q[15]
Reg0[16] <= Reg_24:regA.q[16]
Reg0[17] <= Reg_24:regA.q[17]
Reg0[18] <= Reg_24:regA.q[18]
Reg0[19] <= Reg_24:regA.q[19]
Reg0[20] <= Reg_24:regA.q[20]
Reg0[21] <= Reg_24:regA.q[21]
Reg0[22] <= Reg_24:regA.q[22]
Reg0[23] <= Reg_24:regA.q[23]
Reg1[0] <= Reg_24:regB.q[0]
Reg1[1] <= Reg_24:regB.q[1]
Reg1[2] <= Reg_24:regB.q[2]
Reg1[3] <= Reg_24:regB.q[3]
Reg1[4] <= Reg_24:regB.q[4]
Reg1[5] <= Reg_24:regB.q[5]
Reg1[6] <= Reg_24:regB.q[6]
Reg1[7] <= Reg_24:regB.q[7]
Reg1[8] <= Reg_24:regB.q[8]
Reg1[9] <= Reg_24:regB.q[9]
Reg1[10] <= Reg_24:regB.q[10]
Reg1[11] <= Reg_24:regB.q[11]
Reg1[12] <= Reg_24:regB.q[12]
Reg1[13] <= Reg_24:regB.q[13]
Reg1[14] <= Reg_24:regB.q[14]
Reg1[15] <= Reg_24:regB.q[15]
Reg1[16] <= Reg_24:regB.q[16]
Reg1[17] <= Reg_24:regB.q[17]
Reg1[18] <= Reg_24:regB.q[18]
Reg1[19] <= Reg_24:regB.q[19]
Reg1[20] <= Reg_24:regB.q[20]
Reg1[21] <= Reg_24:regB.q[21]
Reg1[22] <= Reg_24:regB.q[22]
Reg1[23] <= Reg_24:regB.q[23]
Reg2[0] <= Reg_24:regC.q[0]
Reg2[1] <= Reg_24:regC.q[1]
Reg2[2] <= Reg_24:regC.q[2]
Reg2[3] <= Reg_24:regC.q[3]
Reg2[4] <= Reg_24:regC.q[4]
Reg2[5] <= Reg_24:regC.q[5]
Reg2[6] <= Reg_24:regC.q[6]
Reg2[7] <= Reg_24:regC.q[7]
Reg2[8] <= Reg_24:regC.q[8]
Reg2[9] <= Reg_24:regC.q[9]
Reg2[10] <= Reg_24:regC.q[10]
Reg2[11] <= Reg_24:regC.q[11]
Reg2[12] <= Reg_24:regC.q[12]
Reg2[13] <= Reg_24:regC.q[13]
Reg2[14] <= Reg_24:regC.q[14]
Reg2[15] <= Reg_24:regC.q[15]
Reg2[16] <= Reg_24:regC.q[16]
Reg2[17] <= Reg_24:regC.q[17]
Reg2[18] <= Reg_24:regC.q[18]
Reg2[19] <= Reg_24:regC.q[19]
Reg2[20] <= Reg_24:regC.q[20]
Reg2[21] <= Reg_24:regC.q[21]
Reg2[22] <= Reg_24:regC.q[22]
Reg2[23] <= Reg_24:regC.q[23]
Reg3[0] <= Reg_24:regD.q[0]
Reg3[1] <= Reg_24:regD.q[1]
Reg3[2] <= Reg_24:regD.q[2]
Reg3[3] <= Reg_24:regD.q[3]
Reg3[4] <= Reg_24:regD.q[4]
Reg3[5] <= Reg_24:regD.q[5]
Reg3[6] <= Reg_24:regD.q[6]
Reg3[7] <= Reg_24:regD.q[7]
Reg3[8] <= Reg_24:regD.q[8]
Reg3[9] <= Reg_24:regD.q[9]
Reg3[10] <= Reg_24:regD.q[10]
Reg3[11] <= Reg_24:regD.q[11]
Reg3[12] <= Reg_24:regD.q[12]
Reg3[13] <= Reg_24:regD.q[13]
Reg3[14] <= Reg_24:regD.q[14]
Reg3[15] <= Reg_24:regD.q[15]
Reg3[16] <= Reg_24:regD.q[16]
Reg3[17] <= Reg_24:regD.q[17]
Reg3[18] <= Reg_24:regD.q[18]
Reg3[19] <= Reg_24:regD.q[19]
Reg3[20] <= Reg_24:regD.q[20]
Reg3[21] <= Reg_24:regD.q[21]
Reg3[22] <= Reg_24:regD.q[22]
Reg3[23] <= Reg_24:regD.q[23]


|processor|dataCache:inst82|instrDataSets:set0|instrDataBlockRegs:block1|decoder2to4:deco
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Output[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrDataSets:set0|instrDataBlockRegs:block1|Reg_24:regA
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|dataCache:inst82|instrDataSets:set0|instrDataBlockRegs:block1|Reg_24:regA|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrDataSets:set0|instrDataBlockRegs:block1|Reg_24:regB
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|dataCache:inst82|instrDataSets:set0|instrDataBlockRegs:block1|Reg_24:regB|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrDataSets:set0|instrDataBlockRegs:block1|Reg_24:regC
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|dataCache:inst82|instrDataSets:set0|instrDataBlockRegs:block1|Reg_24:regC|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrDataSets:set0|instrDataBlockRegs:block1|Reg_24:regD
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|dataCache:inst82|instrDataSets:set0|instrDataBlockRegs:block1|Reg_24:regD|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrDataSets:set0|instrDataBlockRegs:block2
address[0] => decoder2to4:deco.Sel[0]
address[1] => decoder2to4:deco.Sel[1]
Data[0] => Reg_24:regA.data[0]
Data[0] => Reg_24:regB.data[0]
Data[0] => Reg_24:regC.data[0]
Data[0] => Reg_24:regD.data[0]
Data[1] => Reg_24:regA.data[1]
Data[1] => Reg_24:regB.data[1]
Data[1] => Reg_24:regC.data[1]
Data[1] => Reg_24:regD.data[1]
Data[2] => Reg_24:regA.data[2]
Data[2] => Reg_24:regB.data[2]
Data[2] => Reg_24:regC.data[2]
Data[2] => Reg_24:regD.data[2]
Data[3] => Reg_24:regA.data[3]
Data[3] => Reg_24:regB.data[3]
Data[3] => Reg_24:regC.data[3]
Data[3] => Reg_24:regD.data[3]
Data[4] => Reg_24:regA.data[4]
Data[4] => Reg_24:regB.data[4]
Data[4] => Reg_24:regC.data[4]
Data[4] => Reg_24:regD.data[4]
Data[5] => Reg_24:regA.data[5]
Data[5] => Reg_24:regB.data[5]
Data[5] => Reg_24:regC.data[5]
Data[5] => Reg_24:regD.data[5]
Data[6] => Reg_24:regA.data[6]
Data[6] => Reg_24:regB.data[6]
Data[6] => Reg_24:regC.data[6]
Data[6] => Reg_24:regD.data[6]
Data[7] => Reg_24:regA.data[7]
Data[7] => Reg_24:regB.data[7]
Data[7] => Reg_24:regC.data[7]
Data[7] => Reg_24:regD.data[7]
Data[8] => Reg_24:regA.data[8]
Data[8] => Reg_24:regB.data[8]
Data[8] => Reg_24:regC.data[8]
Data[8] => Reg_24:regD.data[8]
Data[9] => Reg_24:regA.data[9]
Data[9] => Reg_24:regB.data[9]
Data[9] => Reg_24:regC.data[9]
Data[9] => Reg_24:regD.data[9]
Data[10] => Reg_24:regA.data[10]
Data[10] => Reg_24:regB.data[10]
Data[10] => Reg_24:regC.data[10]
Data[10] => Reg_24:regD.data[10]
Data[11] => Reg_24:regA.data[11]
Data[11] => Reg_24:regB.data[11]
Data[11] => Reg_24:regC.data[11]
Data[11] => Reg_24:regD.data[11]
Data[12] => Reg_24:regA.data[12]
Data[12] => Reg_24:regB.data[12]
Data[12] => Reg_24:regC.data[12]
Data[12] => Reg_24:regD.data[12]
Data[13] => Reg_24:regA.data[13]
Data[13] => Reg_24:regB.data[13]
Data[13] => Reg_24:regC.data[13]
Data[13] => Reg_24:regD.data[13]
Data[14] => Reg_24:regA.data[14]
Data[14] => Reg_24:regB.data[14]
Data[14] => Reg_24:regC.data[14]
Data[14] => Reg_24:regD.data[14]
Data[15] => Reg_24:regA.data[15]
Data[15] => Reg_24:regB.data[15]
Data[15] => Reg_24:regC.data[15]
Data[15] => Reg_24:regD.data[15]
Data[16] => Reg_24:regA.data[16]
Data[16] => Reg_24:regB.data[16]
Data[16] => Reg_24:regC.data[16]
Data[16] => Reg_24:regD.data[16]
Data[17] => Reg_24:regA.data[17]
Data[17] => Reg_24:regB.data[17]
Data[17] => Reg_24:regC.data[17]
Data[17] => Reg_24:regD.data[17]
Data[18] => Reg_24:regA.data[18]
Data[18] => Reg_24:regB.data[18]
Data[18] => Reg_24:regC.data[18]
Data[18] => Reg_24:regD.data[18]
Data[19] => Reg_24:regA.data[19]
Data[19] => Reg_24:regB.data[19]
Data[19] => Reg_24:regC.data[19]
Data[19] => Reg_24:regD.data[19]
Data[20] => Reg_24:regA.data[20]
Data[20] => Reg_24:regB.data[20]
Data[20] => Reg_24:regC.data[20]
Data[20] => Reg_24:regD.data[20]
Data[21] => Reg_24:regA.data[21]
Data[21] => Reg_24:regB.data[21]
Data[21] => Reg_24:regC.data[21]
Data[21] => Reg_24:regD.data[21]
Data[22] => Reg_24:regA.data[22]
Data[22] => Reg_24:regB.data[22]
Data[22] => Reg_24:regC.data[22]
Data[22] => Reg_24:regD.data[22]
Data[23] => Reg_24:regA.data[23]
Data[23] => Reg_24:regB.data[23]
Data[23] => Reg_24:regC.data[23]
Data[23] => Reg_24:regD.data[23]
clock => Reg_24:regA.clock
clock => Reg_24:regB.clock
clock => Reg_24:regC.clock
clock => Reg_24:regD.clock
reset => Reg_24:regA.aclr
reset => Reg_24:regB.aclr
reset => Reg_24:regC.aclr
reset => Reg_24:regD.aclr
enable => enable1.IN1
enable => enable2.IN1
enable => enable3.IN1
enable => enable4.IN1
Reg0[0] <= Reg_24:regA.q[0]
Reg0[1] <= Reg_24:regA.q[1]
Reg0[2] <= Reg_24:regA.q[2]
Reg0[3] <= Reg_24:regA.q[3]
Reg0[4] <= Reg_24:regA.q[4]
Reg0[5] <= Reg_24:regA.q[5]
Reg0[6] <= Reg_24:regA.q[6]
Reg0[7] <= Reg_24:regA.q[7]
Reg0[8] <= Reg_24:regA.q[8]
Reg0[9] <= Reg_24:regA.q[9]
Reg0[10] <= Reg_24:regA.q[10]
Reg0[11] <= Reg_24:regA.q[11]
Reg0[12] <= Reg_24:regA.q[12]
Reg0[13] <= Reg_24:regA.q[13]
Reg0[14] <= Reg_24:regA.q[14]
Reg0[15] <= Reg_24:regA.q[15]
Reg0[16] <= Reg_24:regA.q[16]
Reg0[17] <= Reg_24:regA.q[17]
Reg0[18] <= Reg_24:regA.q[18]
Reg0[19] <= Reg_24:regA.q[19]
Reg0[20] <= Reg_24:regA.q[20]
Reg0[21] <= Reg_24:regA.q[21]
Reg0[22] <= Reg_24:regA.q[22]
Reg0[23] <= Reg_24:regA.q[23]
Reg1[0] <= Reg_24:regB.q[0]
Reg1[1] <= Reg_24:regB.q[1]
Reg1[2] <= Reg_24:regB.q[2]
Reg1[3] <= Reg_24:regB.q[3]
Reg1[4] <= Reg_24:regB.q[4]
Reg1[5] <= Reg_24:regB.q[5]
Reg1[6] <= Reg_24:regB.q[6]
Reg1[7] <= Reg_24:regB.q[7]
Reg1[8] <= Reg_24:regB.q[8]
Reg1[9] <= Reg_24:regB.q[9]
Reg1[10] <= Reg_24:regB.q[10]
Reg1[11] <= Reg_24:regB.q[11]
Reg1[12] <= Reg_24:regB.q[12]
Reg1[13] <= Reg_24:regB.q[13]
Reg1[14] <= Reg_24:regB.q[14]
Reg1[15] <= Reg_24:regB.q[15]
Reg1[16] <= Reg_24:regB.q[16]
Reg1[17] <= Reg_24:regB.q[17]
Reg1[18] <= Reg_24:regB.q[18]
Reg1[19] <= Reg_24:regB.q[19]
Reg1[20] <= Reg_24:regB.q[20]
Reg1[21] <= Reg_24:regB.q[21]
Reg1[22] <= Reg_24:regB.q[22]
Reg1[23] <= Reg_24:regB.q[23]
Reg2[0] <= Reg_24:regC.q[0]
Reg2[1] <= Reg_24:regC.q[1]
Reg2[2] <= Reg_24:regC.q[2]
Reg2[3] <= Reg_24:regC.q[3]
Reg2[4] <= Reg_24:regC.q[4]
Reg2[5] <= Reg_24:regC.q[5]
Reg2[6] <= Reg_24:regC.q[6]
Reg2[7] <= Reg_24:regC.q[7]
Reg2[8] <= Reg_24:regC.q[8]
Reg2[9] <= Reg_24:regC.q[9]
Reg2[10] <= Reg_24:regC.q[10]
Reg2[11] <= Reg_24:regC.q[11]
Reg2[12] <= Reg_24:regC.q[12]
Reg2[13] <= Reg_24:regC.q[13]
Reg2[14] <= Reg_24:regC.q[14]
Reg2[15] <= Reg_24:regC.q[15]
Reg2[16] <= Reg_24:regC.q[16]
Reg2[17] <= Reg_24:regC.q[17]
Reg2[18] <= Reg_24:regC.q[18]
Reg2[19] <= Reg_24:regC.q[19]
Reg2[20] <= Reg_24:regC.q[20]
Reg2[21] <= Reg_24:regC.q[21]
Reg2[22] <= Reg_24:regC.q[22]
Reg2[23] <= Reg_24:regC.q[23]
Reg3[0] <= Reg_24:regD.q[0]
Reg3[1] <= Reg_24:regD.q[1]
Reg3[2] <= Reg_24:regD.q[2]
Reg3[3] <= Reg_24:regD.q[3]
Reg3[4] <= Reg_24:regD.q[4]
Reg3[5] <= Reg_24:regD.q[5]
Reg3[6] <= Reg_24:regD.q[6]
Reg3[7] <= Reg_24:regD.q[7]
Reg3[8] <= Reg_24:regD.q[8]
Reg3[9] <= Reg_24:regD.q[9]
Reg3[10] <= Reg_24:regD.q[10]
Reg3[11] <= Reg_24:regD.q[11]
Reg3[12] <= Reg_24:regD.q[12]
Reg3[13] <= Reg_24:regD.q[13]
Reg3[14] <= Reg_24:regD.q[14]
Reg3[15] <= Reg_24:regD.q[15]
Reg3[16] <= Reg_24:regD.q[16]
Reg3[17] <= Reg_24:regD.q[17]
Reg3[18] <= Reg_24:regD.q[18]
Reg3[19] <= Reg_24:regD.q[19]
Reg3[20] <= Reg_24:regD.q[20]
Reg3[21] <= Reg_24:regD.q[21]
Reg3[22] <= Reg_24:regD.q[22]
Reg3[23] <= Reg_24:regD.q[23]


|processor|dataCache:inst82|instrDataSets:set0|instrDataBlockRegs:block2|decoder2to4:deco
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Output[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrDataSets:set0|instrDataBlockRegs:block2|Reg_24:regA
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|dataCache:inst82|instrDataSets:set0|instrDataBlockRegs:block2|Reg_24:regA|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrDataSets:set0|instrDataBlockRegs:block2|Reg_24:regB
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|dataCache:inst82|instrDataSets:set0|instrDataBlockRegs:block2|Reg_24:regB|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrDataSets:set0|instrDataBlockRegs:block2|Reg_24:regC
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|dataCache:inst82|instrDataSets:set0|instrDataBlockRegs:block2|Reg_24:regC|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrDataSets:set0|instrDataBlockRegs:block2|Reg_24:regD
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|dataCache:inst82|instrDataSets:set0|instrDataBlockRegs:block2|Reg_24:regD|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrDataSets:set1
address[0] => instrDataBlockRegs:block1.address[0]
address[0] => instrDataBlockRegs:block2.address[0]
address[1] => instrDataBlockRegs:block1.address[1]
address[1] => instrDataBlockRegs:block2.address[1]
Data[0] => instrDataBlockRegs:block1.Data[0]
Data[0] => instrDataBlockRegs:block2.Data[0]
Data[1] => instrDataBlockRegs:block1.Data[1]
Data[1] => instrDataBlockRegs:block2.Data[1]
Data[2] => instrDataBlockRegs:block1.Data[2]
Data[2] => instrDataBlockRegs:block2.Data[2]
Data[3] => instrDataBlockRegs:block1.Data[3]
Data[3] => instrDataBlockRegs:block2.Data[3]
Data[4] => instrDataBlockRegs:block1.Data[4]
Data[4] => instrDataBlockRegs:block2.Data[4]
Data[5] => instrDataBlockRegs:block1.Data[5]
Data[5] => instrDataBlockRegs:block2.Data[5]
Data[6] => instrDataBlockRegs:block1.Data[6]
Data[6] => instrDataBlockRegs:block2.Data[6]
Data[7] => instrDataBlockRegs:block1.Data[7]
Data[7] => instrDataBlockRegs:block2.Data[7]
Data[8] => instrDataBlockRegs:block1.Data[8]
Data[8] => instrDataBlockRegs:block2.Data[8]
Data[9] => instrDataBlockRegs:block1.Data[9]
Data[9] => instrDataBlockRegs:block2.Data[9]
Data[10] => instrDataBlockRegs:block1.Data[10]
Data[10] => instrDataBlockRegs:block2.Data[10]
Data[11] => instrDataBlockRegs:block1.Data[11]
Data[11] => instrDataBlockRegs:block2.Data[11]
Data[12] => instrDataBlockRegs:block1.Data[12]
Data[12] => instrDataBlockRegs:block2.Data[12]
Data[13] => instrDataBlockRegs:block1.Data[13]
Data[13] => instrDataBlockRegs:block2.Data[13]
Data[14] => instrDataBlockRegs:block1.Data[14]
Data[14] => instrDataBlockRegs:block2.Data[14]
Data[15] => instrDataBlockRegs:block1.Data[15]
Data[15] => instrDataBlockRegs:block2.Data[15]
Data[16] => instrDataBlockRegs:block1.Data[16]
Data[16] => instrDataBlockRegs:block2.Data[16]
Data[17] => instrDataBlockRegs:block1.Data[17]
Data[17] => instrDataBlockRegs:block2.Data[17]
Data[18] => instrDataBlockRegs:block1.Data[18]
Data[18] => instrDataBlockRegs:block2.Data[18]
Data[19] => instrDataBlockRegs:block1.Data[19]
Data[19] => instrDataBlockRegs:block2.Data[19]
Data[20] => instrDataBlockRegs:block1.Data[20]
Data[20] => instrDataBlockRegs:block2.Data[20]
Data[21] => instrDataBlockRegs:block1.Data[21]
Data[21] => instrDataBlockRegs:block2.Data[21]
Data[22] => instrDataBlockRegs:block1.Data[22]
Data[22] => instrDataBlockRegs:block2.Data[22]
Data[23] => instrDataBlockRegs:block1.Data[23]
Data[23] => instrDataBlockRegs:block2.Data[23]
clock => instrDataBlockRegs:block1.clock
clock => instrDataBlockRegs:block2.clock
reset => instrDataBlockRegs:block1.reset
reset => instrDataBlockRegs:block2.reset
enable => enableBlock1.IN0
enable => enableBlock2.IN0
bl => enableBlock2.IN1
bl => enableBlock1.IN1
Reg0[0] <= instrDataBlockRegs:block1.Reg0[0]
Reg0[1] <= instrDataBlockRegs:block1.Reg0[1]
Reg0[2] <= instrDataBlockRegs:block1.Reg0[2]
Reg0[3] <= instrDataBlockRegs:block1.Reg0[3]
Reg0[4] <= instrDataBlockRegs:block1.Reg0[4]
Reg0[5] <= instrDataBlockRegs:block1.Reg0[5]
Reg0[6] <= instrDataBlockRegs:block1.Reg0[6]
Reg0[7] <= instrDataBlockRegs:block1.Reg0[7]
Reg0[8] <= instrDataBlockRegs:block1.Reg0[8]
Reg0[9] <= instrDataBlockRegs:block1.Reg0[9]
Reg0[10] <= instrDataBlockRegs:block1.Reg0[10]
Reg0[11] <= instrDataBlockRegs:block1.Reg0[11]
Reg0[12] <= instrDataBlockRegs:block1.Reg0[12]
Reg0[13] <= instrDataBlockRegs:block1.Reg0[13]
Reg0[14] <= instrDataBlockRegs:block1.Reg0[14]
Reg0[15] <= instrDataBlockRegs:block1.Reg0[15]
Reg0[16] <= instrDataBlockRegs:block1.Reg0[16]
Reg0[17] <= instrDataBlockRegs:block1.Reg0[17]
Reg0[18] <= instrDataBlockRegs:block1.Reg0[18]
Reg0[19] <= instrDataBlockRegs:block1.Reg0[19]
Reg0[20] <= instrDataBlockRegs:block1.Reg0[20]
Reg0[21] <= instrDataBlockRegs:block1.Reg0[21]
Reg0[22] <= instrDataBlockRegs:block1.Reg0[22]
Reg0[23] <= instrDataBlockRegs:block1.Reg0[23]
Reg1[0] <= instrDataBlockRegs:block1.Reg1[0]
Reg1[1] <= instrDataBlockRegs:block1.Reg1[1]
Reg1[2] <= instrDataBlockRegs:block1.Reg1[2]
Reg1[3] <= instrDataBlockRegs:block1.Reg1[3]
Reg1[4] <= instrDataBlockRegs:block1.Reg1[4]
Reg1[5] <= instrDataBlockRegs:block1.Reg1[5]
Reg1[6] <= instrDataBlockRegs:block1.Reg1[6]
Reg1[7] <= instrDataBlockRegs:block1.Reg1[7]
Reg1[8] <= instrDataBlockRegs:block1.Reg1[8]
Reg1[9] <= instrDataBlockRegs:block1.Reg1[9]
Reg1[10] <= instrDataBlockRegs:block1.Reg1[10]
Reg1[11] <= instrDataBlockRegs:block1.Reg1[11]
Reg1[12] <= instrDataBlockRegs:block1.Reg1[12]
Reg1[13] <= instrDataBlockRegs:block1.Reg1[13]
Reg1[14] <= instrDataBlockRegs:block1.Reg1[14]
Reg1[15] <= instrDataBlockRegs:block1.Reg1[15]
Reg1[16] <= instrDataBlockRegs:block1.Reg1[16]
Reg1[17] <= instrDataBlockRegs:block1.Reg1[17]
Reg1[18] <= instrDataBlockRegs:block1.Reg1[18]
Reg1[19] <= instrDataBlockRegs:block1.Reg1[19]
Reg1[20] <= instrDataBlockRegs:block1.Reg1[20]
Reg1[21] <= instrDataBlockRegs:block1.Reg1[21]
Reg1[22] <= instrDataBlockRegs:block1.Reg1[22]
Reg1[23] <= instrDataBlockRegs:block1.Reg1[23]
Reg2[0] <= instrDataBlockRegs:block1.Reg2[0]
Reg2[1] <= instrDataBlockRegs:block1.Reg2[1]
Reg2[2] <= instrDataBlockRegs:block1.Reg2[2]
Reg2[3] <= instrDataBlockRegs:block1.Reg2[3]
Reg2[4] <= instrDataBlockRegs:block1.Reg2[4]
Reg2[5] <= instrDataBlockRegs:block1.Reg2[5]
Reg2[6] <= instrDataBlockRegs:block1.Reg2[6]
Reg2[7] <= instrDataBlockRegs:block1.Reg2[7]
Reg2[8] <= instrDataBlockRegs:block1.Reg2[8]
Reg2[9] <= instrDataBlockRegs:block1.Reg2[9]
Reg2[10] <= instrDataBlockRegs:block1.Reg2[10]
Reg2[11] <= instrDataBlockRegs:block1.Reg2[11]
Reg2[12] <= instrDataBlockRegs:block1.Reg2[12]
Reg2[13] <= instrDataBlockRegs:block1.Reg2[13]
Reg2[14] <= instrDataBlockRegs:block1.Reg2[14]
Reg2[15] <= instrDataBlockRegs:block1.Reg2[15]
Reg2[16] <= instrDataBlockRegs:block1.Reg2[16]
Reg2[17] <= instrDataBlockRegs:block1.Reg2[17]
Reg2[18] <= instrDataBlockRegs:block1.Reg2[18]
Reg2[19] <= instrDataBlockRegs:block1.Reg2[19]
Reg2[20] <= instrDataBlockRegs:block1.Reg2[20]
Reg2[21] <= instrDataBlockRegs:block1.Reg2[21]
Reg2[22] <= instrDataBlockRegs:block1.Reg2[22]
Reg2[23] <= instrDataBlockRegs:block1.Reg2[23]
Reg3[0] <= instrDataBlockRegs:block1.Reg3[0]
Reg3[1] <= instrDataBlockRegs:block1.Reg3[1]
Reg3[2] <= instrDataBlockRegs:block1.Reg3[2]
Reg3[3] <= instrDataBlockRegs:block1.Reg3[3]
Reg3[4] <= instrDataBlockRegs:block1.Reg3[4]
Reg3[5] <= instrDataBlockRegs:block1.Reg3[5]
Reg3[6] <= instrDataBlockRegs:block1.Reg3[6]
Reg3[7] <= instrDataBlockRegs:block1.Reg3[7]
Reg3[8] <= instrDataBlockRegs:block1.Reg3[8]
Reg3[9] <= instrDataBlockRegs:block1.Reg3[9]
Reg3[10] <= instrDataBlockRegs:block1.Reg3[10]
Reg3[11] <= instrDataBlockRegs:block1.Reg3[11]
Reg3[12] <= instrDataBlockRegs:block1.Reg3[12]
Reg3[13] <= instrDataBlockRegs:block1.Reg3[13]
Reg3[14] <= instrDataBlockRegs:block1.Reg3[14]
Reg3[15] <= instrDataBlockRegs:block1.Reg3[15]
Reg3[16] <= instrDataBlockRegs:block1.Reg3[16]
Reg3[17] <= instrDataBlockRegs:block1.Reg3[17]
Reg3[18] <= instrDataBlockRegs:block1.Reg3[18]
Reg3[19] <= instrDataBlockRegs:block1.Reg3[19]
Reg3[20] <= instrDataBlockRegs:block1.Reg3[20]
Reg3[21] <= instrDataBlockRegs:block1.Reg3[21]
Reg3[22] <= instrDataBlockRegs:block1.Reg3[22]
Reg3[23] <= instrDataBlockRegs:block1.Reg3[23]
Reg4[0] <= instrDataBlockRegs:block2.Reg0[0]
Reg4[1] <= instrDataBlockRegs:block2.Reg0[1]
Reg4[2] <= instrDataBlockRegs:block2.Reg0[2]
Reg4[3] <= instrDataBlockRegs:block2.Reg0[3]
Reg4[4] <= instrDataBlockRegs:block2.Reg0[4]
Reg4[5] <= instrDataBlockRegs:block2.Reg0[5]
Reg4[6] <= instrDataBlockRegs:block2.Reg0[6]
Reg4[7] <= instrDataBlockRegs:block2.Reg0[7]
Reg4[8] <= instrDataBlockRegs:block2.Reg0[8]
Reg4[9] <= instrDataBlockRegs:block2.Reg0[9]
Reg4[10] <= instrDataBlockRegs:block2.Reg0[10]
Reg4[11] <= instrDataBlockRegs:block2.Reg0[11]
Reg4[12] <= instrDataBlockRegs:block2.Reg0[12]
Reg4[13] <= instrDataBlockRegs:block2.Reg0[13]
Reg4[14] <= instrDataBlockRegs:block2.Reg0[14]
Reg4[15] <= instrDataBlockRegs:block2.Reg0[15]
Reg4[16] <= instrDataBlockRegs:block2.Reg0[16]
Reg4[17] <= instrDataBlockRegs:block2.Reg0[17]
Reg4[18] <= instrDataBlockRegs:block2.Reg0[18]
Reg4[19] <= instrDataBlockRegs:block2.Reg0[19]
Reg4[20] <= instrDataBlockRegs:block2.Reg0[20]
Reg4[21] <= instrDataBlockRegs:block2.Reg0[21]
Reg4[22] <= instrDataBlockRegs:block2.Reg0[22]
Reg4[23] <= instrDataBlockRegs:block2.Reg0[23]
Reg5[0] <= instrDataBlockRegs:block2.Reg1[0]
Reg5[1] <= instrDataBlockRegs:block2.Reg1[1]
Reg5[2] <= instrDataBlockRegs:block2.Reg1[2]
Reg5[3] <= instrDataBlockRegs:block2.Reg1[3]
Reg5[4] <= instrDataBlockRegs:block2.Reg1[4]
Reg5[5] <= instrDataBlockRegs:block2.Reg1[5]
Reg5[6] <= instrDataBlockRegs:block2.Reg1[6]
Reg5[7] <= instrDataBlockRegs:block2.Reg1[7]
Reg5[8] <= instrDataBlockRegs:block2.Reg1[8]
Reg5[9] <= instrDataBlockRegs:block2.Reg1[9]
Reg5[10] <= instrDataBlockRegs:block2.Reg1[10]
Reg5[11] <= instrDataBlockRegs:block2.Reg1[11]
Reg5[12] <= instrDataBlockRegs:block2.Reg1[12]
Reg5[13] <= instrDataBlockRegs:block2.Reg1[13]
Reg5[14] <= instrDataBlockRegs:block2.Reg1[14]
Reg5[15] <= instrDataBlockRegs:block2.Reg1[15]
Reg5[16] <= instrDataBlockRegs:block2.Reg1[16]
Reg5[17] <= instrDataBlockRegs:block2.Reg1[17]
Reg5[18] <= instrDataBlockRegs:block2.Reg1[18]
Reg5[19] <= instrDataBlockRegs:block2.Reg1[19]
Reg5[20] <= instrDataBlockRegs:block2.Reg1[20]
Reg5[21] <= instrDataBlockRegs:block2.Reg1[21]
Reg5[22] <= instrDataBlockRegs:block2.Reg1[22]
Reg5[23] <= instrDataBlockRegs:block2.Reg1[23]
Reg6[0] <= instrDataBlockRegs:block2.Reg2[0]
Reg6[1] <= instrDataBlockRegs:block2.Reg2[1]
Reg6[2] <= instrDataBlockRegs:block2.Reg2[2]
Reg6[3] <= instrDataBlockRegs:block2.Reg2[3]
Reg6[4] <= instrDataBlockRegs:block2.Reg2[4]
Reg6[5] <= instrDataBlockRegs:block2.Reg2[5]
Reg6[6] <= instrDataBlockRegs:block2.Reg2[6]
Reg6[7] <= instrDataBlockRegs:block2.Reg2[7]
Reg6[8] <= instrDataBlockRegs:block2.Reg2[8]
Reg6[9] <= instrDataBlockRegs:block2.Reg2[9]
Reg6[10] <= instrDataBlockRegs:block2.Reg2[10]
Reg6[11] <= instrDataBlockRegs:block2.Reg2[11]
Reg6[12] <= instrDataBlockRegs:block2.Reg2[12]
Reg6[13] <= instrDataBlockRegs:block2.Reg2[13]
Reg6[14] <= instrDataBlockRegs:block2.Reg2[14]
Reg6[15] <= instrDataBlockRegs:block2.Reg2[15]
Reg6[16] <= instrDataBlockRegs:block2.Reg2[16]
Reg6[17] <= instrDataBlockRegs:block2.Reg2[17]
Reg6[18] <= instrDataBlockRegs:block2.Reg2[18]
Reg6[19] <= instrDataBlockRegs:block2.Reg2[19]
Reg6[20] <= instrDataBlockRegs:block2.Reg2[20]
Reg6[21] <= instrDataBlockRegs:block2.Reg2[21]
Reg6[22] <= instrDataBlockRegs:block2.Reg2[22]
Reg6[23] <= instrDataBlockRegs:block2.Reg2[23]
Reg7[0] <= instrDataBlockRegs:block2.Reg3[0]
Reg7[1] <= instrDataBlockRegs:block2.Reg3[1]
Reg7[2] <= instrDataBlockRegs:block2.Reg3[2]
Reg7[3] <= instrDataBlockRegs:block2.Reg3[3]
Reg7[4] <= instrDataBlockRegs:block2.Reg3[4]
Reg7[5] <= instrDataBlockRegs:block2.Reg3[5]
Reg7[6] <= instrDataBlockRegs:block2.Reg3[6]
Reg7[7] <= instrDataBlockRegs:block2.Reg3[7]
Reg7[8] <= instrDataBlockRegs:block2.Reg3[8]
Reg7[9] <= instrDataBlockRegs:block2.Reg3[9]
Reg7[10] <= instrDataBlockRegs:block2.Reg3[10]
Reg7[11] <= instrDataBlockRegs:block2.Reg3[11]
Reg7[12] <= instrDataBlockRegs:block2.Reg3[12]
Reg7[13] <= instrDataBlockRegs:block2.Reg3[13]
Reg7[14] <= instrDataBlockRegs:block2.Reg3[14]
Reg7[15] <= instrDataBlockRegs:block2.Reg3[15]
Reg7[16] <= instrDataBlockRegs:block2.Reg3[16]
Reg7[17] <= instrDataBlockRegs:block2.Reg3[17]
Reg7[18] <= instrDataBlockRegs:block2.Reg3[18]
Reg7[19] <= instrDataBlockRegs:block2.Reg3[19]
Reg7[20] <= instrDataBlockRegs:block2.Reg3[20]
Reg7[21] <= instrDataBlockRegs:block2.Reg3[21]
Reg7[22] <= instrDataBlockRegs:block2.Reg3[22]
Reg7[23] <= instrDataBlockRegs:block2.Reg3[23]


|processor|dataCache:inst82|instrDataSets:set1|instrDataBlockRegs:block1
address[0] => decoder2to4:deco.Sel[0]
address[1] => decoder2to4:deco.Sel[1]
Data[0] => Reg_24:regA.data[0]
Data[0] => Reg_24:regB.data[0]
Data[0] => Reg_24:regC.data[0]
Data[0] => Reg_24:regD.data[0]
Data[1] => Reg_24:regA.data[1]
Data[1] => Reg_24:regB.data[1]
Data[1] => Reg_24:regC.data[1]
Data[1] => Reg_24:regD.data[1]
Data[2] => Reg_24:regA.data[2]
Data[2] => Reg_24:regB.data[2]
Data[2] => Reg_24:regC.data[2]
Data[2] => Reg_24:regD.data[2]
Data[3] => Reg_24:regA.data[3]
Data[3] => Reg_24:regB.data[3]
Data[3] => Reg_24:regC.data[3]
Data[3] => Reg_24:regD.data[3]
Data[4] => Reg_24:regA.data[4]
Data[4] => Reg_24:regB.data[4]
Data[4] => Reg_24:regC.data[4]
Data[4] => Reg_24:regD.data[4]
Data[5] => Reg_24:regA.data[5]
Data[5] => Reg_24:regB.data[5]
Data[5] => Reg_24:regC.data[5]
Data[5] => Reg_24:regD.data[5]
Data[6] => Reg_24:regA.data[6]
Data[6] => Reg_24:regB.data[6]
Data[6] => Reg_24:regC.data[6]
Data[6] => Reg_24:regD.data[6]
Data[7] => Reg_24:regA.data[7]
Data[7] => Reg_24:regB.data[7]
Data[7] => Reg_24:regC.data[7]
Data[7] => Reg_24:regD.data[7]
Data[8] => Reg_24:regA.data[8]
Data[8] => Reg_24:regB.data[8]
Data[8] => Reg_24:regC.data[8]
Data[8] => Reg_24:regD.data[8]
Data[9] => Reg_24:regA.data[9]
Data[9] => Reg_24:regB.data[9]
Data[9] => Reg_24:regC.data[9]
Data[9] => Reg_24:regD.data[9]
Data[10] => Reg_24:regA.data[10]
Data[10] => Reg_24:regB.data[10]
Data[10] => Reg_24:regC.data[10]
Data[10] => Reg_24:regD.data[10]
Data[11] => Reg_24:regA.data[11]
Data[11] => Reg_24:regB.data[11]
Data[11] => Reg_24:regC.data[11]
Data[11] => Reg_24:regD.data[11]
Data[12] => Reg_24:regA.data[12]
Data[12] => Reg_24:regB.data[12]
Data[12] => Reg_24:regC.data[12]
Data[12] => Reg_24:regD.data[12]
Data[13] => Reg_24:regA.data[13]
Data[13] => Reg_24:regB.data[13]
Data[13] => Reg_24:regC.data[13]
Data[13] => Reg_24:regD.data[13]
Data[14] => Reg_24:regA.data[14]
Data[14] => Reg_24:regB.data[14]
Data[14] => Reg_24:regC.data[14]
Data[14] => Reg_24:regD.data[14]
Data[15] => Reg_24:regA.data[15]
Data[15] => Reg_24:regB.data[15]
Data[15] => Reg_24:regC.data[15]
Data[15] => Reg_24:regD.data[15]
Data[16] => Reg_24:regA.data[16]
Data[16] => Reg_24:regB.data[16]
Data[16] => Reg_24:regC.data[16]
Data[16] => Reg_24:regD.data[16]
Data[17] => Reg_24:regA.data[17]
Data[17] => Reg_24:regB.data[17]
Data[17] => Reg_24:regC.data[17]
Data[17] => Reg_24:regD.data[17]
Data[18] => Reg_24:regA.data[18]
Data[18] => Reg_24:regB.data[18]
Data[18] => Reg_24:regC.data[18]
Data[18] => Reg_24:regD.data[18]
Data[19] => Reg_24:regA.data[19]
Data[19] => Reg_24:regB.data[19]
Data[19] => Reg_24:regC.data[19]
Data[19] => Reg_24:regD.data[19]
Data[20] => Reg_24:regA.data[20]
Data[20] => Reg_24:regB.data[20]
Data[20] => Reg_24:regC.data[20]
Data[20] => Reg_24:regD.data[20]
Data[21] => Reg_24:regA.data[21]
Data[21] => Reg_24:regB.data[21]
Data[21] => Reg_24:regC.data[21]
Data[21] => Reg_24:regD.data[21]
Data[22] => Reg_24:regA.data[22]
Data[22] => Reg_24:regB.data[22]
Data[22] => Reg_24:regC.data[22]
Data[22] => Reg_24:regD.data[22]
Data[23] => Reg_24:regA.data[23]
Data[23] => Reg_24:regB.data[23]
Data[23] => Reg_24:regC.data[23]
Data[23] => Reg_24:regD.data[23]
clock => Reg_24:regA.clock
clock => Reg_24:regB.clock
clock => Reg_24:regC.clock
clock => Reg_24:regD.clock
reset => Reg_24:regA.aclr
reset => Reg_24:regB.aclr
reset => Reg_24:regC.aclr
reset => Reg_24:regD.aclr
enable => enable1.IN1
enable => enable2.IN1
enable => enable3.IN1
enable => enable4.IN1
Reg0[0] <= Reg_24:regA.q[0]
Reg0[1] <= Reg_24:regA.q[1]
Reg0[2] <= Reg_24:regA.q[2]
Reg0[3] <= Reg_24:regA.q[3]
Reg0[4] <= Reg_24:regA.q[4]
Reg0[5] <= Reg_24:regA.q[5]
Reg0[6] <= Reg_24:regA.q[6]
Reg0[7] <= Reg_24:regA.q[7]
Reg0[8] <= Reg_24:regA.q[8]
Reg0[9] <= Reg_24:regA.q[9]
Reg0[10] <= Reg_24:regA.q[10]
Reg0[11] <= Reg_24:regA.q[11]
Reg0[12] <= Reg_24:regA.q[12]
Reg0[13] <= Reg_24:regA.q[13]
Reg0[14] <= Reg_24:regA.q[14]
Reg0[15] <= Reg_24:regA.q[15]
Reg0[16] <= Reg_24:regA.q[16]
Reg0[17] <= Reg_24:regA.q[17]
Reg0[18] <= Reg_24:regA.q[18]
Reg0[19] <= Reg_24:regA.q[19]
Reg0[20] <= Reg_24:regA.q[20]
Reg0[21] <= Reg_24:regA.q[21]
Reg0[22] <= Reg_24:regA.q[22]
Reg0[23] <= Reg_24:regA.q[23]
Reg1[0] <= Reg_24:regB.q[0]
Reg1[1] <= Reg_24:regB.q[1]
Reg1[2] <= Reg_24:regB.q[2]
Reg1[3] <= Reg_24:regB.q[3]
Reg1[4] <= Reg_24:regB.q[4]
Reg1[5] <= Reg_24:regB.q[5]
Reg1[6] <= Reg_24:regB.q[6]
Reg1[7] <= Reg_24:regB.q[7]
Reg1[8] <= Reg_24:regB.q[8]
Reg1[9] <= Reg_24:regB.q[9]
Reg1[10] <= Reg_24:regB.q[10]
Reg1[11] <= Reg_24:regB.q[11]
Reg1[12] <= Reg_24:regB.q[12]
Reg1[13] <= Reg_24:regB.q[13]
Reg1[14] <= Reg_24:regB.q[14]
Reg1[15] <= Reg_24:regB.q[15]
Reg1[16] <= Reg_24:regB.q[16]
Reg1[17] <= Reg_24:regB.q[17]
Reg1[18] <= Reg_24:regB.q[18]
Reg1[19] <= Reg_24:regB.q[19]
Reg1[20] <= Reg_24:regB.q[20]
Reg1[21] <= Reg_24:regB.q[21]
Reg1[22] <= Reg_24:regB.q[22]
Reg1[23] <= Reg_24:regB.q[23]
Reg2[0] <= Reg_24:regC.q[0]
Reg2[1] <= Reg_24:regC.q[1]
Reg2[2] <= Reg_24:regC.q[2]
Reg2[3] <= Reg_24:regC.q[3]
Reg2[4] <= Reg_24:regC.q[4]
Reg2[5] <= Reg_24:regC.q[5]
Reg2[6] <= Reg_24:regC.q[6]
Reg2[7] <= Reg_24:regC.q[7]
Reg2[8] <= Reg_24:regC.q[8]
Reg2[9] <= Reg_24:regC.q[9]
Reg2[10] <= Reg_24:regC.q[10]
Reg2[11] <= Reg_24:regC.q[11]
Reg2[12] <= Reg_24:regC.q[12]
Reg2[13] <= Reg_24:regC.q[13]
Reg2[14] <= Reg_24:regC.q[14]
Reg2[15] <= Reg_24:regC.q[15]
Reg2[16] <= Reg_24:regC.q[16]
Reg2[17] <= Reg_24:regC.q[17]
Reg2[18] <= Reg_24:regC.q[18]
Reg2[19] <= Reg_24:regC.q[19]
Reg2[20] <= Reg_24:regC.q[20]
Reg2[21] <= Reg_24:regC.q[21]
Reg2[22] <= Reg_24:regC.q[22]
Reg2[23] <= Reg_24:regC.q[23]
Reg3[0] <= Reg_24:regD.q[0]
Reg3[1] <= Reg_24:regD.q[1]
Reg3[2] <= Reg_24:regD.q[2]
Reg3[3] <= Reg_24:regD.q[3]
Reg3[4] <= Reg_24:regD.q[4]
Reg3[5] <= Reg_24:regD.q[5]
Reg3[6] <= Reg_24:regD.q[6]
Reg3[7] <= Reg_24:regD.q[7]
Reg3[8] <= Reg_24:regD.q[8]
Reg3[9] <= Reg_24:regD.q[9]
Reg3[10] <= Reg_24:regD.q[10]
Reg3[11] <= Reg_24:regD.q[11]
Reg3[12] <= Reg_24:regD.q[12]
Reg3[13] <= Reg_24:regD.q[13]
Reg3[14] <= Reg_24:regD.q[14]
Reg3[15] <= Reg_24:regD.q[15]
Reg3[16] <= Reg_24:regD.q[16]
Reg3[17] <= Reg_24:regD.q[17]
Reg3[18] <= Reg_24:regD.q[18]
Reg3[19] <= Reg_24:regD.q[19]
Reg3[20] <= Reg_24:regD.q[20]
Reg3[21] <= Reg_24:regD.q[21]
Reg3[22] <= Reg_24:regD.q[22]
Reg3[23] <= Reg_24:regD.q[23]


|processor|dataCache:inst82|instrDataSets:set1|instrDataBlockRegs:block1|decoder2to4:deco
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Output[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrDataSets:set1|instrDataBlockRegs:block1|Reg_24:regA
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|dataCache:inst82|instrDataSets:set1|instrDataBlockRegs:block1|Reg_24:regA|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrDataSets:set1|instrDataBlockRegs:block1|Reg_24:regB
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|dataCache:inst82|instrDataSets:set1|instrDataBlockRegs:block1|Reg_24:regB|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrDataSets:set1|instrDataBlockRegs:block1|Reg_24:regC
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|dataCache:inst82|instrDataSets:set1|instrDataBlockRegs:block1|Reg_24:regC|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrDataSets:set1|instrDataBlockRegs:block1|Reg_24:regD
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|dataCache:inst82|instrDataSets:set1|instrDataBlockRegs:block1|Reg_24:regD|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrDataSets:set1|instrDataBlockRegs:block2
address[0] => decoder2to4:deco.Sel[0]
address[1] => decoder2to4:deco.Sel[1]
Data[0] => Reg_24:regA.data[0]
Data[0] => Reg_24:regB.data[0]
Data[0] => Reg_24:regC.data[0]
Data[0] => Reg_24:regD.data[0]
Data[1] => Reg_24:regA.data[1]
Data[1] => Reg_24:regB.data[1]
Data[1] => Reg_24:regC.data[1]
Data[1] => Reg_24:regD.data[1]
Data[2] => Reg_24:regA.data[2]
Data[2] => Reg_24:regB.data[2]
Data[2] => Reg_24:regC.data[2]
Data[2] => Reg_24:regD.data[2]
Data[3] => Reg_24:regA.data[3]
Data[3] => Reg_24:regB.data[3]
Data[3] => Reg_24:regC.data[3]
Data[3] => Reg_24:regD.data[3]
Data[4] => Reg_24:regA.data[4]
Data[4] => Reg_24:regB.data[4]
Data[4] => Reg_24:regC.data[4]
Data[4] => Reg_24:regD.data[4]
Data[5] => Reg_24:regA.data[5]
Data[5] => Reg_24:regB.data[5]
Data[5] => Reg_24:regC.data[5]
Data[5] => Reg_24:regD.data[5]
Data[6] => Reg_24:regA.data[6]
Data[6] => Reg_24:regB.data[6]
Data[6] => Reg_24:regC.data[6]
Data[6] => Reg_24:regD.data[6]
Data[7] => Reg_24:regA.data[7]
Data[7] => Reg_24:regB.data[7]
Data[7] => Reg_24:regC.data[7]
Data[7] => Reg_24:regD.data[7]
Data[8] => Reg_24:regA.data[8]
Data[8] => Reg_24:regB.data[8]
Data[8] => Reg_24:regC.data[8]
Data[8] => Reg_24:regD.data[8]
Data[9] => Reg_24:regA.data[9]
Data[9] => Reg_24:regB.data[9]
Data[9] => Reg_24:regC.data[9]
Data[9] => Reg_24:regD.data[9]
Data[10] => Reg_24:regA.data[10]
Data[10] => Reg_24:regB.data[10]
Data[10] => Reg_24:regC.data[10]
Data[10] => Reg_24:regD.data[10]
Data[11] => Reg_24:regA.data[11]
Data[11] => Reg_24:regB.data[11]
Data[11] => Reg_24:regC.data[11]
Data[11] => Reg_24:regD.data[11]
Data[12] => Reg_24:regA.data[12]
Data[12] => Reg_24:regB.data[12]
Data[12] => Reg_24:regC.data[12]
Data[12] => Reg_24:regD.data[12]
Data[13] => Reg_24:regA.data[13]
Data[13] => Reg_24:regB.data[13]
Data[13] => Reg_24:regC.data[13]
Data[13] => Reg_24:regD.data[13]
Data[14] => Reg_24:regA.data[14]
Data[14] => Reg_24:regB.data[14]
Data[14] => Reg_24:regC.data[14]
Data[14] => Reg_24:regD.data[14]
Data[15] => Reg_24:regA.data[15]
Data[15] => Reg_24:regB.data[15]
Data[15] => Reg_24:regC.data[15]
Data[15] => Reg_24:regD.data[15]
Data[16] => Reg_24:regA.data[16]
Data[16] => Reg_24:regB.data[16]
Data[16] => Reg_24:regC.data[16]
Data[16] => Reg_24:regD.data[16]
Data[17] => Reg_24:regA.data[17]
Data[17] => Reg_24:regB.data[17]
Data[17] => Reg_24:regC.data[17]
Data[17] => Reg_24:regD.data[17]
Data[18] => Reg_24:regA.data[18]
Data[18] => Reg_24:regB.data[18]
Data[18] => Reg_24:regC.data[18]
Data[18] => Reg_24:regD.data[18]
Data[19] => Reg_24:regA.data[19]
Data[19] => Reg_24:regB.data[19]
Data[19] => Reg_24:regC.data[19]
Data[19] => Reg_24:regD.data[19]
Data[20] => Reg_24:regA.data[20]
Data[20] => Reg_24:regB.data[20]
Data[20] => Reg_24:regC.data[20]
Data[20] => Reg_24:regD.data[20]
Data[21] => Reg_24:regA.data[21]
Data[21] => Reg_24:regB.data[21]
Data[21] => Reg_24:regC.data[21]
Data[21] => Reg_24:regD.data[21]
Data[22] => Reg_24:regA.data[22]
Data[22] => Reg_24:regB.data[22]
Data[22] => Reg_24:regC.data[22]
Data[22] => Reg_24:regD.data[22]
Data[23] => Reg_24:regA.data[23]
Data[23] => Reg_24:regB.data[23]
Data[23] => Reg_24:regC.data[23]
Data[23] => Reg_24:regD.data[23]
clock => Reg_24:regA.clock
clock => Reg_24:regB.clock
clock => Reg_24:regC.clock
clock => Reg_24:regD.clock
reset => Reg_24:regA.aclr
reset => Reg_24:regB.aclr
reset => Reg_24:regC.aclr
reset => Reg_24:regD.aclr
enable => enable1.IN1
enable => enable2.IN1
enable => enable3.IN1
enable => enable4.IN1
Reg0[0] <= Reg_24:regA.q[0]
Reg0[1] <= Reg_24:regA.q[1]
Reg0[2] <= Reg_24:regA.q[2]
Reg0[3] <= Reg_24:regA.q[3]
Reg0[4] <= Reg_24:regA.q[4]
Reg0[5] <= Reg_24:regA.q[5]
Reg0[6] <= Reg_24:regA.q[6]
Reg0[7] <= Reg_24:regA.q[7]
Reg0[8] <= Reg_24:regA.q[8]
Reg0[9] <= Reg_24:regA.q[9]
Reg0[10] <= Reg_24:regA.q[10]
Reg0[11] <= Reg_24:regA.q[11]
Reg0[12] <= Reg_24:regA.q[12]
Reg0[13] <= Reg_24:regA.q[13]
Reg0[14] <= Reg_24:regA.q[14]
Reg0[15] <= Reg_24:regA.q[15]
Reg0[16] <= Reg_24:regA.q[16]
Reg0[17] <= Reg_24:regA.q[17]
Reg0[18] <= Reg_24:regA.q[18]
Reg0[19] <= Reg_24:regA.q[19]
Reg0[20] <= Reg_24:regA.q[20]
Reg0[21] <= Reg_24:regA.q[21]
Reg0[22] <= Reg_24:regA.q[22]
Reg0[23] <= Reg_24:regA.q[23]
Reg1[0] <= Reg_24:regB.q[0]
Reg1[1] <= Reg_24:regB.q[1]
Reg1[2] <= Reg_24:regB.q[2]
Reg1[3] <= Reg_24:regB.q[3]
Reg1[4] <= Reg_24:regB.q[4]
Reg1[5] <= Reg_24:regB.q[5]
Reg1[6] <= Reg_24:regB.q[6]
Reg1[7] <= Reg_24:regB.q[7]
Reg1[8] <= Reg_24:regB.q[8]
Reg1[9] <= Reg_24:regB.q[9]
Reg1[10] <= Reg_24:regB.q[10]
Reg1[11] <= Reg_24:regB.q[11]
Reg1[12] <= Reg_24:regB.q[12]
Reg1[13] <= Reg_24:regB.q[13]
Reg1[14] <= Reg_24:regB.q[14]
Reg1[15] <= Reg_24:regB.q[15]
Reg1[16] <= Reg_24:regB.q[16]
Reg1[17] <= Reg_24:regB.q[17]
Reg1[18] <= Reg_24:regB.q[18]
Reg1[19] <= Reg_24:regB.q[19]
Reg1[20] <= Reg_24:regB.q[20]
Reg1[21] <= Reg_24:regB.q[21]
Reg1[22] <= Reg_24:regB.q[22]
Reg1[23] <= Reg_24:regB.q[23]
Reg2[0] <= Reg_24:regC.q[0]
Reg2[1] <= Reg_24:regC.q[1]
Reg2[2] <= Reg_24:regC.q[2]
Reg2[3] <= Reg_24:regC.q[3]
Reg2[4] <= Reg_24:regC.q[4]
Reg2[5] <= Reg_24:regC.q[5]
Reg2[6] <= Reg_24:regC.q[6]
Reg2[7] <= Reg_24:regC.q[7]
Reg2[8] <= Reg_24:regC.q[8]
Reg2[9] <= Reg_24:regC.q[9]
Reg2[10] <= Reg_24:regC.q[10]
Reg2[11] <= Reg_24:regC.q[11]
Reg2[12] <= Reg_24:regC.q[12]
Reg2[13] <= Reg_24:regC.q[13]
Reg2[14] <= Reg_24:regC.q[14]
Reg2[15] <= Reg_24:regC.q[15]
Reg2[16] <= Reg_24:regC.q[16]
Reg2[17] <= Reg_24:regC.q[17]
Reg2[18] <= Reg_24:regC.q[18]
Reg2[19] <= Reg_24:regC.q[19]
Reg2[20] <= Reg_24:regC.q[20]
Reg2[21] <= Reg_24:regC.q[21]
Reg2[22] <= Reg_24:regC.q[22]
Reg2[23] <= Reg_24:regC.q[23]
Reg3[0] <= Reg_24:regD.q[0]
Reg3[1] <= Reg_24:regD.q[1]
Reg3[2] <= Reg_24:regD.q[2]
Reg3[3] <= Reg_24:regD.q[3]
Reg3[4] <= Reg_24:regD.q[4]
Reg3[5] <= Reg_24:regD.q[5]
Reg3[6] <= Reg_24:regD.q[6]
Reg3[7] <= Reg_24:regD.q[7]
Reg3[8] <= Reg_24:regD.q[8]
Reg3[9] <= Reg_24:regD.q[9]
Reg3[10] <= Reg_24:regD.q[10]
Reg3[11] <= Reg_24:regD.q[11]
Reg3[12] <= Reg_24:regD.q[12]
Reg3[13] <= Reg_24:regD.q[13]
Reg3[14] <= Reg_24:regD.q[14]
Reg3[15] <= Reg_24:regD.q[15]
Reg3[16] <= Reg_24:regD.q[16]
Reg3[17] <= Reg_24:regD.q[17]
Reg3[18] <= Reg_24:regD.q[18]
Reg3[19] <= Reg_24:regD.q[19]
Reg3[20] <= Reg_24:regD.q[20]
Reg3[21] <= Reg_24:regD.q[21]
Reg3[22] <= Reg_24:regD.q[22]
Reg3[23] <= Reg_24:regD.q[23]


|processor|dataCache:inst82|instrDataSets:set1|instrDataBlockRegs:block2|decoder2to4:deco
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Output[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrDataSets:set1|instrDataBlockRegs:block2|Reg_24:regA
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|dataCache:inst82|instrDataSets:set1|instrDataBlockRegs:block2|Reg_24:regA|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrDataSets:set1|instrDataBlockRegs:block2|Reg_24:regB
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|dataCache:inst82|instrDataSets:set1|instrDataBlockRegs:block2|Reg_24:regB|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrDataSets:set1|instrDataBlockRegs:block2|Reg_24:regC
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|dataCache:inst82|instrDataSets:set1|instrDataBlockRegs:block2|Reg_24:regC|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrDataSets:set1|instrDataBlockRegs:block2|Reg_24:regD
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|dataCache:inst82|instrDataSets:set1|instrDataBlockRegs:block2|Reg_24:regD|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrDataSets:set2
address[0] => instrDataBlockRegs:block1.address[0]
address[0] => instrDataBlockRegs:block2.address[0]
address[1] => instrDataBlockRegs:block1.address[1]
address[1] => instrDataBlockRegs:block2.address[1]
Data[0] => instrDataBlockRegs:block1.Data[0]
Data[0] => instrDataBlockRegs:block2.Data[0]
Data[1] => instrDataBlockRegs:block1.Data[1]
Data[1] => instrDataBlockRegs:block2.Data[1]
Data[2] => instrDataBlockRegs:block1.Data[2]
Data[2] => instrDataBlockRegs:block2.Data[2]
Data[3] => instrDataBlockRegs:block1.Data[3]
Data[3] => instrDataBlockRegs:block2.Data[3]
Data[4] => instrDataBlockRegs:block1.Data[4]
Data[4] => instrDataBlockRegs:block2.Data[4]
Data[5] => instrDataBlockRegs:block1.Data[5]
Data[5] => instrDataBlockRegs:block2.Data[5]
Data[6] => instrDataBlockRegs:block1.Data[6]
Data[6] => instrDataBlockRegs:block2.Data[6]
Data[7] => instrDataBlockRegs:block1.Data[7]
Data[7] => instrDataBlockRegs:block2.Data[7]
Data[8] => instrDataBlockRegs:block1.Data[8]
Data[8] => instrDataBlockRegs:block2.Data[8]
Data[9] => instrDataBlockRegs:block1.Data[9]
Data[9] => instrDataBlockRegs:block2.Data[9]
Data[10] => instrDataBlockRegs:block1.Data[10]
Data[10] => instrDataBlockRegs:block2.Data[10]
Data[11] => instrDataBlockRegs:block1.Data[11]
Data[11] => instrDataBlockRegs:block2.Data[11]
Data[12] => instrDataBlockRegs:block1.Data[12]
Data[12] => instrDataBlockRegs:block2.Data[12]
Data[13] => instrDataBlockRegs:block1.Data[13]
Data[13] => instrDataBlockRegs:block2.Data[13]
Data[14] => instrDataBlockRegs:block1.Data[14]
Data[14] => instrDataBlockRegs:block2.Data[14]
Data[15] => instrDataBlockRegs:block1.Data[15]
Data[15] => instrDataBlockRegs:block2.Data[15]
Data[16] => instrDataBlockRegs:block1.Data[16]
Data[16] => instrDataBlockRegs:block2.Data[16]
Data[17] => instrDataBlockRegs:block1.Data[17]
Data[17] => instrDataBlockRegs:block2.Data[17]
Data[18] => instrDataBlockRegs:block1.Data[18]
Data[18] => instrDataBlockRegs:block2.Data[18]
Data[19] => instrDataBlockRegs:block1.Data[19]
Data[19] => instrDataBlockRegs:block2.Data[19]
Data[20] => instrDataBlockRegs:block1.Data[20]
Data[20] => instrDataBlockRegs:block2.Data[20]
Data[21] => instrDataBlockRegs:block1.Data[21]
Data[21] => instrDataBlockRegs:block2.Data[21]
Data[22] => instrDataBlockRegs:block1.Data[22]
Data[22] => instrDataBlockRegs:block2.Data[22]
Data[23] => instrDataBlockRegs:block1.Data[23]
Data[23] => instrDataBlockRegs:block2.Data[23]
clock => instrDataBlockRegs:block1.clock
clock => instrDataBlockRegs:block2.clock
reset => instrDataBlockRegs:block1.reset
reset => instrDataBlockRegs:block2.reset
enable => enableBlock1.IN0
enable => enableBlock2.IN0
bl => enableBlock2.IN1
bl => enableBlock1.IN1
Reg0[0] <= instrDataBlockRegs:block1.Reg0[0]
Reg0[1] <= instrDataBlockRegs:block1.Reg0[1]
Reg0[2] <= instrDataBlockRegs:block1.Reg0[2]
Reg0[3] <= instrDataBlockRegs:block1.Reg0[3]
Reg0[4] <= instrDataBlockRegs:block1.Reg0[4]
Reg0[5] <= instrDataBlockRegs:block1.Reg0[5]
Reg0[6] <= instrDataBlockRegs:block1.Reg0[6]
Reg0[7] <= instrDataBlockRegs:block1.Reg0[7]
Reg0[8] <= instrDataBlockRegs:block1.Reg0[8]
Reg0[9] <= instrDataBlockRegs:block1.Reg0[9]
Reg0[10] <= instrDataBlockRegs:block1.Reg0[10]
Reg0[11] <= instrDataBlockRegs:block1.Reg0[11]
Reg0[12] <= instrDataBlockRegs:block1.Reg0[12]
Reg0[13] <= instrDataBlockRegs:block1.Reg0[13]
Reg0[14] <= instrDataBlockRegs:block1.Reg0[14]
Reg0[15] <= instrDataBlockRegs:block1.Reg0[15]
Reg0[16] <= instrDataBlockRegs:block1.Reg0[16]
Reg0[17] <= instrDataBlockRegs:block1.Reg0[17]
Reg0[18] <= instrDataBlockRegs:block1.Reg0[18]
Reg0[19] <= instrDataBlockRegs:block1.Reg0[19]
Reg0[20] <= instrDataBlockRegs:block1.Reg0[20]
Reg0[21] <= instrDataBlockRegs:block1.Reg0[21]
Reg0[22] <= instrDataBlockRegs:block1.Reg0[22]
Reg0[23] <= instrDataBlockRegs:block1.Reg0[23]
Reg1[0] <= instrDataBlockRegs:block1.Reg1[0]
Reg1[1] <= instrDataBlockRegs:block1.Reg1[1]
Reg1[2] <= instrDataBlockRegs:block1.Reg1[2]
Reg1[3] <= instrDataBlockRegs:block1.Reg1[3]
Reg1[4] <= instrDataBlockRegs:block1.Reg1[4]
Reg1[5] <= instrDataBlockRegs:block1.Reg1[5]
Reg1[6] <= instrDataBlockRegs:block1.Reg1[6]
Reg1[7] <= instrDataBlockRegs:block1.Reg1[7]
Reg1[8] <= instrDataBlockRegs:block1.Reg1[8]
Reg1[9] <= instrDataBlockRegs:block1.Reg1[9]
Reg1[10] <= instrDataBlockRegs:block1.Reg1[10]
Reg1[11] <= instrDataBlockRegs:block1.Reg1[11]
Reg1[12] <= instrDataBlockRegs:block1.Reg1[12]
Reg1[13] <= instrDataBlockRegs:block1.Reg1[13]
Reg1[14] <= instrDataBlockRegs:block1.Reg1[14]
Reg1[15] <= instrDataBlockRegs:block1.Reg1[15]
Reg1[16] <= instrDataBlockRegs:block1.Reg1[16]
Reg1[17] <= instrDataBlockRegs:block1.Reg1[17]
Reg1[18] <= instrDataBlockRegs:block1.Reg1[18]
Reg1[19] <= instrDataBlockRegs:block1.Reg1[19]
Reg1[20] <= instrDataBlockRegs:block1.Reg1[20]
Reg1[21] <= instrDataBlockRegs:block1.Reg1[21]
Reg1[22] <= instrDataBlockRegs:block1.Reg1[22]
Reg1[23] <= instrDataBlockRegs:block1.Reg1[23]
Reg2[0] <= instrDataBlockRegs:block1.Reg2[0]
Reg2[1] <= instrDataBlockRegs:block1.Reg2[1]
Reg2[2] <= instrDataBlockRegs:block1.Reg2[2]
Reg2[3] <= instrDataBlockRegs:block1.Reg2[3]
Reg2[4] <= instrDataBlockRegs:block1.Reg2[4]
Reg2[5] <= instrDataBlockRegs:block1.Reg2[5]
Reg2[6] <= instrDataBlockRegs:block1.Reg2[6]
Reg2[7] <= instrDataBlockRegs:block1.Reg2[7]
Reg2[8] <= instrDataBlockRegs:block1.Reg2[8]
Reg2[9] <= instrDataBlockRegs:block1.Reg2[9]
Reg2[10] <= instrDataBlockRegs:block1.Reg2[10]
Reg2[11] <= instrDataBlockRegs:block1.Reg2[11]
Reg2[12] <= instrDataBlockRegs:block1.Reg2[12]
Reg2[13] <= instrDataBlockRegs:block1.Reg2[13]
Reg2[14] <= instrDataBlockRegs:block1.Reg2[14]
Reg2[15] <= instrDataBlockRegs:block1.Reg2[15]
Reg2[16] <= instrDataBlockRegs:block1.Reg2[16]
Reg2[17] <= instrDataBlockRegs:block1.Reg2[17]
Reg2[18] <= instrDataBlockRegs:block1.Reg2[18]
Reg2[19] <= instrDataBlockRegs:block1.Reg2[19]
Reg2[20] <= instrDataBlockRegs:block1.Reg2[20]
Reg2[21] <= instrDataBlockRegs:block1.Reg2[21]
Reg2[22] <= instrDataBlockRegs:block1.Reg2[22]
Reg2[23] <= instrDataBlockRegs:block1.Reg2[23]
Reg3[0] <= instrDataBlockRegs:block1.Reg3[0]
Reg3[1] <= instrDataBlockRegs:block1.Reg3[1]
Reg3[2] <= instrDataBlockRegs:block1.Reg3[2]
Reg3[3] <= instrDataBlockRegs:block1.Reg3[3]
Reg3[4] <= instrDataBlockRegs:block1.Reg3[4]
Reg3[5] <= instrDataBlockRegs:block1.Reg3[5]
Reg3[6] <= instrDataBlockRegs:block1.Reg3[6]
Reg3[7] <= instrDataBlockRegs:block1.Reg3[7]
Reg3[8] <= instrDataBlockRegs:block1.Reg3[8]
Reg3[9] <= instrDataBlockRegs:block1.Reg3[9]
Reg3[10] <= instrDataBlockRegs:block1.Reg3[10]
Reg3[11] <= instrDataBlockRegs:block1.Reg3[11]
Reg3[12] <= instrDataBlockRegs:block1.Reg3[12]
Reg3[13] <= instrDataBlockRegs:block1.Reg3[13]
Reg3[14] <= instrDataBlockRegs:block1.Reg3[14]
Reg3[15] <= instrDataBlockRegs:block1.Reg3[15]
Reg3[16] <= instrDataBlockRegs:block1.Reg3[16]
Reg3[17] <= instrDataBlockRegs:block1.Reg3[17]
Reg3[18] <= instrDataBlockRegs:block1.Reg3[18]
Reg3[19] <= instrDataBlockRegs:block1.Reg3[19]
Reg3[20] <= instrDataBlockRegs:block1.Reg3[20]
Reg3[21] <= instrDataBlockRegs:block1.Reg3[21]
Reg3[22] <= instrDataBlockRegs:block1.Reg3[22]
Reg3[23] <= instrDataBlockRegs:block1.Reg3[23]
Reg4[0] <= instrDataBlockRegs:block2.Reg0[0]
Reg4[1] <= instrDataBlockRegs:block2.Reg0[1]
Reg4[2] <= instrDataBlockRegs:block2.Reg0[2]
Reg4[3] <= instrDataBlockRegs:block2.Reg0[3]
Reg4[4] <= instrDataBlockRegs:block2.Reg0[4]
Reg4[5] <= instrDataBlockRegs:block2.Reg0[5]
Reg4[6] <= instrDataBlockRegs:block2.Reg0[6]
Reg4[7] <= instrDataBlockRegs:block2.Reg0[7]
Reg4[8] <= instrDataBlockRegs:block2.Reg0[8]
Reg4[9] <= instrDataBlockRegs:block2.Reg0[9]
Reg4[10] <= instrDataBlockRegs:block2.Reg0[10]
Reg4[11] <= instrDataBlockRegs:block2.Reg0[11]
Reg4[12] <= instrDataBlockRegs:block2.Reg0[12]
Reg4[13] <= instrDataBlockRegs:block2.Reg0[13]
Reg4[14] <= instrDataBlockRegs:block2.Reg0[14]
Reg4[15] <= instrDataBlockRegs:block2.Reg0[15]
Reg4[16] <= instrDataBlockRegs:block2.Reg0[16]
Reg4[17] <= instrDataBlockRegs:block2.Reg0[17]
Reg4[18] <= instrDataBlockRegs:block2.Reg0[18]
Reg4[19] <= instrDataBlockRegs:block2.Reg0[19]
Reg4[20] <= instrDataBlockRegs:block2.Reg0[20]
Reg4[21] <= instrDataBlockRegs:block2.Reg0[21]
Reg4[22] <= instrDataBlockRegs:block2.Reg0[22]
Reg4[23] <= instrDataBlockRegs:block2.Reg0[23]
Reg5[0] <= instrDataBlockRegs:block2.Reg1[0]
Reg5[1] <= instrDataBlockRegs:block2.Reg1[1]
Reg5[2] <= instrDataBlockRegs:block2.Reg1[2]
Reg5[3] <= instrDataBlockRegs:block2.Reg1[3]
Reg5[4] <= instrDataBlockRegs:block2.Reg1[4]
Reg5[5] <= instrDataBlockRegs:block2.Reg1[5]
Reg5[6] <= instrDataBlockRegs:block2.Reg1[6]
Reg5[7] <= instrDataBlockRegs:block2.Reg1[7]
Reg5[8] <= instrDataBlockRegs:block2.Reg1[8]
Reg5[9] <= instrDataBlockRegs:block2.Reg1[9]
Reg5[10] <= instrDataBlockRegs:block2.Reg1[10]
Reg5[11] <= instrDataBlockRegs:block2.Reg1[11]
Reg5[12] <= instrDataBlockRegs:block2.Reg1[12]
Reg5[13] <= instrDataBlockRegs:block2.Reg1[13]
Reg5[14] <= instrDataBlockRegs:block2.Reg1[14]
Reg5[15] <= instrDataBlockRegs:block2.Reg1[15]
Reg5[16] <= instrDataBlockRegs:block2.Reg1[16]
Reg5[17] <= instrDataBlockRegs:block2.Reg1[17]
Reg5[18] <= instrDataBlockRegs:block2.Reg1[18]
Reg5[19] <= instrDataBlockRegs:block2.Reg1[19]
Reg5[20] <= instrDataBlockRegs:block2.Reg1[20]
Reg5[21] <= instrDataBlockRegs:block2.Reg1[21]
Reg5[22] <= instrDataBlockRegs:block2.Reg1[22]
Reg5[23] <= instrDataBlockRegs:block2.Reg1[23]
Reg6[0] <= instrDataBlockRegs:block2.Reg2[0]
Reg6[1] <= instrDataBlockRegs:block2.Reg2[1]
Reg6[2] <= instrDataBlockRegs:block2.Reg2[2]
Reg6[3] <= instrDataBlockRegs:block2.Reg2[3]
Reg6[4] <= instrDataBlockRegs:block2.Reg2[4]
Reg6[5] <= instrDataBlockRegs:block2.Reg2[5]
Reg6[6] <= instrDataBlockRegs:block2.Reg2[6]
Reg6[7] <= instrDataBlockRegs:block2.Reg2[7]
Reg6[8] <= instrDataBlockRegs:block2.Reg2[8]
Reg6[9] <= instrDataBlockRegs:block2.Reg2[9]
Reg6[10] <= instrDataBlockRegs:block2.Reg2[10]
Reg6[11] <= instrDataBlockRegs:block2.Reg2[11]
Reg6[12] <= instrDataBlockRegs:block2.Reg2[12]
Reg6[13] <= instrDataBlockRegs:block2.Reg2[13]
Reg6[14] <= instrDataBlockRegs:block2.Reg2[14]
Reg6[15] <= instrDataBlockRegs:block2.Reg2[15]
Reg6[16] <= instrDataBlockRegs:block2.Reg2[16]
Reg6[17] <= instrDataBlockRegs:block2.Reg2[17]
Reg6[18] <= instrDataBlockRegs:block2.Reg2[18]
Reg6[19] <= instrDataBlockRegs:block2.Reg2[19]
Reg6[20] <= instrDataBlockRegs:block2.Reg2[20]
Reg6[21] <= instrDataBlockRegs:block2.Reg2[21]
Reg6[22] <= instrDataBlockRegs:block2.Reg2[22]
Reg6[23] <= instrDataBlockRegs:block2.Reg2[23]
Reg7[0] <= instrDataBlockRegs:block2.Reg3[0]
Reg7[1] <= instrDataBlockRegs:block2.Reg3[1]
Reg7[2] <= instrDataBlockRegs:block2.Reg3[2]
Reg7[3] <= instrDataBlockRegs:block2.Reg3[3]
Reg7[4] <= instrDataBlockRegs:block2.Reg3[4]
Reg7[5] <= instrDataBlockRegs:block2.Reg3[5]
Reg7[6] <= instrDataBlockRegs:block2.Reg3[6]
Reg7[7] <= instrDataBlockRegs:block2.Reg3[7]
Reg7[8] <= instrDataBlockRegs:block2.Reg3[8]
Reg7[9] <= instrDataBlockRegs:block2.Reg3[9]
Reg7[10] <= instrDataBlockRegs:block2.Reg3[10]
Reg7[11] <= instrDataBlockRegs:block2.Reg3[11]
Reg7[12] <= instrDataBlockRegs:block2.Reg3[12]
Reg7[13] <= instrDataBlockRegs:block2.Reg3[13]
Reg7[14] <= instrDataBlockRegs:block2.Reg3[14]
Reg7[15] <= instrDataBlockRegs:block2.Reg3[15]
Reg7[16] <= instrDataBlockRegs:block2.Reg3[16]
Reg7[17] <= instrDataBlockRegs:block2.Reg3[17]
Reg7[18] <= instrDataBlockRegs:block2.Reg3[18]
Reg7[19] <= instrDataBlockRegs:block2.Reg3[19]
Reg7[20] <= instrDataBlockRegs:block2.Reg3[20]
Reg7[21] <= instrDataBlockRegs:block2.Reg3[21]
Reg7[22] <= instrDataBlockRegs:block2.Reg3[22]
Reg7[23] <= instrDataBlockRegs:block2.Reg3[23]


|processor|dataCache:inst82|instrDataSets:set2|instrDataBlockRegs:block1
address[0] => decoder2to4:deco.Sel[0]
address[1] => decoder2to4:deco.Sel[1]
Data[0] => Reg_24:regA.data[0]
Data[0] => Reg_24:regB.data[0]
Data[0] => Reg_24:regC.data[0]
Data[0] => Reg_24:regD.data[0]
Data[1] => Reg_24:regA.data[1]
Data[1] => Reg_24:regB.data[1]
Data[1] => Reg_24:regC.data[1]
Data[1] => Reg_24:regD.data[1]
Data[2] => Reg_24:regA.data[2]
Data[2] => Reg_24:regB.data[2]
Data[2] => Reg_24:regC.data[2]
Data[2] => Reg_24:regD.data[2]
Data[3] => Reg_24:regA.data[3]
Data[3] => Reg_24:regB.data[3]
Data[3] => Reg_24:regC.data[3]
Data[3] => Reg_24:regD.data[3]
Data[4] => Reg_24:regA.data[4]
Data[4] => Reg_24:regB.data[4]
Data[4] => Reg_24:regC.data[4]
Data[4] => Reg_24:regD.data[4]
Data[5] => Reg_24:regA.data[5]
Data[5] => Reg_24:regB.data[5]
Data[5] => Reg_24:regC.data[5]
Data[5] => Reg_24:regD.data[5]
Data[6] => Reg_24:regA.data[6]
Data[6] => Reg_24:regB.data[6]
Data[6] => Reg_24:regC.data[6]
Data[6] => Reg_24:regD.data[6]
Data[7] => Reg_24:regA.data[7]
Data[7] => Reg_24:regB.data[7]
Data[7] => Reg_24:regC.data[7]
Data[7] => Reg_24:regD.data[7]
Data[8] => Reg_24:regA.data[8]
Data[8] => Reg_24:regB.data[8]
Data[8] => Reg_24:regC.data[8]
Data[8] => Reg_24:regD.data[8]
Data[9] => Reg_24:regA.data[9]
Data[9] => Reg_24:regB.data[9]
Data[9] => Reg_24:regC.data[9]
Data[9] => Reg_24:regD.data[9]
Data[10] => Reg_24:regA.data[10]
Data[10] => Reg_24:regB.data[10]
Data[10] => Reg_24:regC.data[10]
Data[10] => Reg_24:regD.data[10]
Data[11] => Reg_24:regA.data[11]
Data[11] => Reg_24:regB.data[11]
Data[11] => Reg_24:regC.data[11]
Data[11] => Reg_24:regD.data[11]
Data[12] => Reg_24:regA.data[12]
Data[12] => Reg_24:regB.data[12]
Data[12] => Reg_24:regC.data[12]
Data[12] => Reg_24:regD.data[12]
Data[13] => Reg_24:regA.data[13]
Data[13] => Reg_24:regB.data[13]
Data[13] => Reg_24:regC.data[13]
Data[13] => Reg_24:regD.data[13]
Data[14] => Reg_24:regA.data[14]
Data[14] => Reg_24:regB.data[14]
Data[14] => Reg_24:regC.data[14]
Data[14] => Reg_24:regD.data[14]
Data[15] => Reg_24:regA.data[15]
Data[15] => Reg_24:regB.data[15]
Data[15] => Reg_24:regC.data[15]
Data[15] => Reg_24:regD.data[15]
Data[16] => Reg_24:regA.data[16]
Data[16] => Reg_24:regB.data[16]
Data[16] => Reg_24:regC.data[16]
Data[16] => Reg_24:regD.data[16]
Data[17] => Reg_24:regA.data[17]
Data[17] => Reg_24:regB.data[17]
Data[17] => Reg_24:regC.data[17]
Data[17] => Reg_24:regD.data[17]
Data[18] => Reg_24:regA.data[18]
Data[18] => Reg_24:regB.data[18]
Data[18] => Reg_24:regC.data[18]
Data[18] => Reg_24:regD.data[18]
Data[19] => Reg_24:regA.data[19]
Data[19] => Reg_24:regB.data[19]
Data[19] => Reg_24:regC.data[19]
Data[19] => Reg_24:regD.data[19]
Data[20] => Reg_24:regA.data[20]
Data[20] => Reg_24:regB.data[20]
Data[20] => Reg_24:regC.data[20]
Data[20] => Reg_24:regD.data[20]
Data[21] => Reg_24:regA.data[21]
Data[21] => Reg_24:regB.data[21]
Data[21] => Reg_24:regC.data[21]
Data[21] => Reg_24:regD.data[21]
Data[22] => Reg_24:regA.data[22]
Data[22] => Reg_24:regB.data[22]
Data[22] => Reg_24:regC.data[22]
Data[22] => Reg_24:regD.data[22]
Data[23] => Reg_24:regA.data[23]
Data[23] => Reg_24:regB.data[23]
Data[23] => Reg_24:regC.data[23]
Data[23] => Reg_24:regD.data[23]
clock => Reg_24:regA.clock
clock => Reg_24:regB.clock
clock => Reg_24:regC.clock
clock => Reg_24:regD.clock
reset => Reg_24:regA.aclr
reset => Reg_24:regB.aclr
reset => Reg_24:regC.aclr
reset => Reg_24:regD.aclr
enable => enable1.IN1
enable => enable2.IN1
enable => enable3.IN1
enable => enable4.IN1
Reg0[0] <= Reg_24:regA.q[0]
Reg0[1] <= Reg_24:regA.q[1]
Reg0[2] <= Reg_24:regA.q[2]
Reg0[3] <= Reg_24:regA.q[3]
Reg0[4] <= Reg_24:regA.q[4]
Reg0[5] <= Reg_24:regA.q[5]
Reg0[6] <= Reg_24:regA.q[6]
Reg0[7] <= Reg_24:regA.q[7]
Reg0[8] <= Reg_24:regA.q[8]
Reg0[9] <= Reg_24:regA.q[9]
Reg0[10] <= Reg_24:regA.q[10]
Reg0[11] <= Reg_24:regA.q[11]
Reg0[12] <= Reg_24:regA.q[12]
Reg0[13] <= Reg_24:regA.q[13]
Reg0[14] <= Reg_24:regA.q[14]
Reg0[15] <= Reg_24:regA.q[15]
Reg0[16] <= Reg_24:regA.q[16]
Reg0[17] <= Reg_24:regA.q[17]
Reg0[18] <= Reg_24:regA.q[18]
Reg0[19] <= Reg_24:regA.q[19]
Reg0[20] <= Reg_24:regA.q[20]
Reg0[21] <= Reg_24:regA.q[21]
Reg0[22] <= Reg_24:regA.q[22]
Reg0[23] <= Reg_24:regA.q[23]
Reg1[0] <= Reg_24:regB.q[0]
Reg1[1] <= Reg_24:regB.q[1]
Reg1[2] <= Reg_24:regB.q[2]
Reg1[3] <= Reg_24:regB.q[3]
Reg1[4] <= Reg_24:regB.q[4]
Reg1[5] <= Reg_24:regB.q[5]
Reg1[6] <= Reg_24:regB.q[6]
Reg1[7] <= Reg_24:regB.q[7]
Reg1[8] <= Reg_24:regB.q[8]
Reg1[9] <= Reg_24:regB.q[9]
Reg1[10] <= Reg_24:regB.q[10]
Reg1[11] <= Reg_24:regB.q[11]
Reg1[12] <= Reg_24:regB.q[12]
Reg1[13] <= Reg_24:regB.q[13]
Reg1[14] <= Reg_24:regB.q[14]
Reg1[15] <= Reg_24:regB.q[15]
Reg1[16] <= Reg_24:regB.q[16]
Reg1[17] <= Reg_24:regB.q[17]
Reg1[18] <= Reg_24:regB.q[18]
Reg1[19] <= Reg_24:regB.q[19]
Reg1[20] <= Reg_24:regB.q[20]
Reg1[21] <= Reg_24:regB.q[21]
Reg1[22] <= Reg_24:regB.q[22]
Reg1[23] <= Reg_24:regB.q[23]
Reg2[0] <= Reg_24:regC.q[0]
Reg2[1] <= Reg_24:regC.q[1]
Reg2[2] <= Reg_24:regC.q[2]
Reg2[3] <= Reg_24:regC.q[3]
Reg2[4] <= Reg_24:regC.q[4]
Reg2[5] <= Reg_24:regC.q[5]
Reg2[6] <= Reg_24:regC.q[6]
Reg2[7] <= Reg_24:regC.q[7]
Reg2[8] <= Reg_24:regC.q[8]
Reg2[9] <= Reg_24:regC.q[9]
Reg2[10] <= Reg_24:regC.q[10]
Reg2[11] <= Reg_24:regC.q[11]
Reg2[12] <= Reg_24:regC.q[12]
Reg2[13] <= Reg_24:regC.q[13]
Reg2[14] <= Reg_24:regC.q[14]
Reg2[15] <= Reg_24:regC.q[15]
Reg2[16] <= Reg_24:regC.q[16]
Reg2[17] <= Reg_24:regC.q[17]
Reg2[18] <= Reg_24:regC.q[18]
Reg2[19] <= Reg_24:regC.q[19]
Reg2[20] <= Reg_24:regC.q[20]
Reg2[21] <= Reg_24:regC.q[21]
Reg2[22] <= Reg_24:regC.q[22]
Reg2[23] <= Reg_24:regC.q[23]
Reg3[0] <= Reg_24:regD.q[0]
Reg3[1] <= Reg_24:regD.q[1]
Reg3[2] <= Reg_24:regD.q[2]
Reg3[3] <= Reg_24:regD.q[3]
Reg3[4] <= Reg_24:regD.q[4]
Reg3[5] <= Reg_24:regD.q[5]
Reg3[6] <= Reg_24:regD.q[6]
Reg3[7] <= Reg_24:regD.q[7]
Reg3[8] <= Reg_24:regD.q[8]
Reg3[9] <= Reg_24:regD.q[9]
Reg3[10] <= Reg_24:regD.q[10]
Reg3[11] <= Reg_24:regD.q[11]
Reg3[12] <= Reg_24:regD.q[12]
Reg3[13] <= Reg_24:regD.q[13]
Reg3[14] <= Reg_24:regD.q[14]
Reg3[15] <= Reg_24:regD.q[15]
Reg3[16] <= Reg_24:regD.q[16]
Reg3[17] <= Reg_24:regD.q[17]
Reg3[18] <= Reg_24:regD.q[18]
Reg3[19] <= Reg_24:regD.q[19]
Reg3[20] <= Reg_24:regD.q[20]
Reg3[21] <= Reg_24:regD.q[21]
Reg3[22] <= Reg_24:regD.q[22]
Reg3[23] <= Reg_24:regD.q[23]


|processor|dataCache:inst82|instrDataSets:set2|instrDataBlockRegs:block1|decoder2to4:deco
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Output[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrDataSets:set2|instrDataBlockRegs:block1|Reg_24:regA
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|dataCache:inst82|instrDataSets:set2|instrDataBlockRegs:block1|Reg_24:regA|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrDataSets:set2|instrDataBlockRegs:block1|Reg_24:regB
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|dataCache:inst82|instrDataSets:set2|instrDataBlockRegs:block1|Reg_24:regB|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrDataSets:set2|instrDataBlockRegs:block1|Reg_24:regC
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|dataCache:inst82|instrDataSets:set2|instrDataBlockRegs:block1|Reg_24:regC|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrDataSets:set2|instrDataBlockRegs:block1|Reg_24:regD
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|dataCache:inst82|instrDataSets:set2|instrDataBlockRegs:block1|Reg_24:regD|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrDataSets:set2|instrDataBlockRegs:block2
address[0] => decoder2to4:deco.Sel[0]
address[1] => decoder2to4:deco.Sel[1]
Data[0] => Reg_24:regA.data[0]
Data[0] => Reg_24:regB.data[0]
Data[0] => Reg_24:regC.data[0]
Data[0] => Reg_24:regD.data[0]
Data[1] => Reg_24:regA.data[1]
Data[1] => Reg_24:regB.data[1]
Data[1] => Reg_24:regC.data[1]
Data[1] => Reg_24:regD.data[1]
Data[2] => Reg_24:regA.data[2]
Data[2] => Reg_24:regB.data[2]
Data[2] => Reg_24:regC.data[2]
Data[2] => Reg_24:regD.data[2]
Data[3] => Reg_24:regA.data[3]
Data[3] => Reg_24:regB.data[3]
Data[3] => Reg_24:regC.data[3]
Data[3] => Reg_24:regD.data[3]
Data[4] => Reg_24:regA.data[4]
Data[4] => Reg_24:regB.data[4]
Data[4] => Reg_24:regC.data[4]
Data[4] => Reg_24:regD.data[4]
Data[5] => Reg_24:regA.data[5]
Data[5] => Reg_24:regB.data[5]
Data[5] => Reg_24:regC.data[5]
Data[5] => Reg_24:regD.data[5]
Data[6] => Reg_24:regA.data[6]
Data[6] => Reg_24:regB.data[6]
Data[6] => Reg_24:regC.data[6]
Data[6] => Reg_24:regD.data[6]
Data[7] => Reg_24:regA.data[7]
Data[7] => Reg_24:regB.data[7]
Data[7] => Reg_24:regC.data[7]
Data[7] => Reg_24:regD.data[7]
Data[8] => Reg_24:regA.data[8]
Data[8] => Reg_24:regB.data[8]
Data[8] => Reg_24:regC.data[8]
Data[8] => Reg_24:regD.data[8]
Data[9] => Reg_24:regA.data[9]
Data[9] => Reg_24:regB.data[9]
Data[9] => Reg_24:regC.data[9]
Data[9] => Reg_24:regD.data[9]
Data[10] => Reg_24:regA.data[10]
Data[10] => Reg_24:regB.data[10]
Data[10] => Reg_24:regC.data[10]
Data[10] => Reg_24:regD.data[10]
Data[11] => Reg_24:regA.data[11]
Data[11] => Reg_24:regB.data[11]
Data[11] => Reg_24:regC.data[11]
Data[11] => Reg_24:regD.data[11]
Data[12] => Reg_24:regA.data[12]
Data[12] => Reg_24:regB.data[12]
Data[12] => Reg_24:regC.data[12]
Data[12] => Reg_24:regD.data[12]
Data[13] => Reg_24:regA.data[13]
Data[13] => Reg_24:regB.data[13]
Data[13] => Reg_24:regC.data[13]
Data[13] => Reg_24:regD.data[13]
Data[14] => Reg_24:regA.data[14]
Data[14] => Reg_24:regB.data[14]
Data[14] => Reg_24:regC.data[14]
Data[14] => Reg_24:regD.data[14]
Data[15] => Reg_24:regA.data[15]
Data[15] => Reg_24:regB.data[15]
Data[15] => Reg_24:regC.data[15]
Data[15] => Reg_24:regD.data[15]
Data[16] => Reg_24:regA.data[16]
Data[16] => Reg_24:regB.data[16]
Data[16] => Reg_24:regC.data[16]
Data[16] => Reg_24:regD.data[16]
Data[17] => Reg_24:regA.data[17]
Data[17] => Reg_24:regB.data[17]
Data[17] => Reg_24:regC.data[17]
Data[17] => Reg_24:regD.data[17]
Data[18] => Reg_24:regA.data[18]
Data[18] => Reg_24:regB.data[18]
Data[18] => Reg_24:regC.data[18]
Data[18] => Reg_24:regD.data[18]
Data[19] => Reg_24:regA.data[19]
Data[19] => Reg_24:regB.data[19]
Data[19] => Reg_24:regC.data[19]
Data[19] => Reg_24:regD.data[19]
Data[20] => Reg_24:regA.data[20]
Data[20] => Reg_24:regB.data[20]
Data[20] => Reg_24:regC.data[20]
Data[20] => Reg_24:regD.data[20]
Data[21] => Reg_24:regA.data[21]
Data[21] => Reg_24:regB.data[21]
Data[21] => Reg_24:regC.data[21]
Data[21] => Reg_24:regD.data[21]
Data[22] => Reg_24:regA.data[22]
Data[22] => Reg_24:regB.data[22]
Data[22] => Reg_24:regC.data[22]
Data[22] => Reg_24:regD.data[22]
Data[23] => Reg_24:regA.data[23]
Data[23] => Reg_24:regB.data[23]
Data[23] => Reg_24:regC.data[23]
Data[23] => Reg_24:regD.data[23]
clock => Reg_24:regA.clock
clock => Reg_24:regB.clock
clock => Reg_24:regC.clock
clock => Reg_24:regD.clock
reset => Reg_24:regA.aclr
reset => Reg_24:regB.aclr
reset => Reg_24:regC.aclr
reset => Reg_24:regD.aclr
enable => enable1.IN1
enable => enable2.IN1
enable => enable3.IN1
enable => enable4.IN1
Reg0[0] <= Reg_24:regA.q[0]
Reg0[1] <= Reg_24:regA.q[1]
Reg0[2] <= Reg_24:regA.q[2]
Reg0[3] <= Reg_24:regA.q[3]
Reg0[4] <= Reg_24:regA.q[4]
Reg0[5] <= Reg_24:regA.q[5]
Reg0[6] <= Reg_24:regA.q[6]
Reg0[7] <= Reg_24:regA.q[7]
Reg0[8] <= Reg_24:regA.q[8]
Reg0[9] <= Reg_24:regA.q[9]
Reg0[10] <= Reg_24:regA.q[10]
Reg0[11] <= Reg_24:regA.q[11]
Reg0[12] <= Reg_24:regA.q[12]
Reg0[13] <= Reg_24:regA.q[13]
Reg0[14] <= Reg_24:regA.q[14]
Reg0[15] <= Reg_24:regA.q[15]
Reg0[16] <= Reg_24:regA.q[16]
Reg0[17] <= Reg_24:regA.q[17]
Reg0[18] <= Reg_24:regA.q[18]
Reg0[19] <= Reg_24:regA.q[19]
Reg0[20] <= Reg_24:regA.q[20]
Reg0[21] <= Reg_24:regA.q[21]
Reg0[22] <= Reg_24:regA.q[22]
Reg0[23] <= Reg_24:regA.q[23]
Reg1[0] <= Reg_24:regB.q[0]
Reg1[1] <= Reg_24:regB.q[1]
Reg1[2] <= Reg_24:regB.q[2]
Reg1[3] <= Reg_24:regB.q[3]
Reg1[4] <= Reg_24:regB.q[4]
Reg1[5] <= Reg_24:regB.q[5]
Reg1[6] <= Reg_24:regB.q[6]
Reg1[7] <= Reg_24:regB.q[7]
Reg1[8] <= Reg_24:regB.q[8]
Reg1[9] <= Reg_24:regB.q[9]
Reg1[10] <= Reg_24:regB.q[10]
Reg1[11] <= Reg_24:regB.q[11]
Reg1[12] <= Reg_24:regB.q[12]
Reg1[13] <= Reg_24:regB.q[13]
Reg1[14] <= Reg_24:regB.q[14]
Reg1[15] <= Reg_24:regB.q[15]
Reg1[16] <= Reg_24:regB.q[16]
Reg1[17] <= Reg_24:regB.q[17]
Reg1[18] <= Reg_24:regB.q[18]
Reg1[19] <= Reg_24:regB.q[19]
Reg1[20] <= Reg_24:regB.q[20]
Reg1[21] <= Reg_24:regB.q[21]
Reg1[22] <= Reg_24:regB.q[22]
Reg1[23] <= Reg_24:regB.q[23]
Reg2[0] <= Reg_24:regC.q[0]
Reg2[1] <= Reg_24:regC.q[1]
Reg2[2] <= Reg_24:regC.q[2]
Reg2[3] <= Reg_24:regC.q[3]
Reg2[4] <= Reg_24:regC.q[4]
Reg2[5] <= Reg_24:regC.q[5]
Reg2[6] <= Reg_24:regC.q[6]
Reg2[7] <= Reg_24:regC.q[7]
Reg2[8] <= Reg_24:regC.q[8]
Reg2[9] <= Reg_24:regC.q[9]
Reg2[10] <= Reg_24:regC.q[10]
Reg2[11] <= Reg_24:regC.q[11]
Reg2[12] <= Reg_24:regC.q[12]
Reg2[13] <= Reg_24:regC.q[13]
Reg2[14] <= Reg_24:regC.q[14]
Reg2[15] <= Reg_24:regC.q[15]
Reg2[16] <= Reg_24:regC.q[16]
Reg2[17] <= Reg_24:regC.q[17]
Reg2[18] <= Reg_24:regC.q[18]
Reg2[19] <= Reg_24:regC.q[19]
Reg2[20] <= Reg_24:regC.q[20]
Reg2[21] <= Reg_24:regC.q[21]
Reg2[22] <= Reg_24:regC.q[22]
Reg2[23] <= Reg_24:regC.q[23]
Reg3[0] <= Reg_24:regD.q[0]
Reg3[1] <= Reg_24:regD.q[1]
Reg3[2] <= Reg_24:regD.q[2]
Reg3[3] <= Reg_24:regD.q[3]
Reg3[4] <= Reg_24:regD.q[4]
Reg3[5] <= Reg_24:regD.q[5]
Reg3[6] <= Reg_24:regD.q[6]
Reg3[7] <= Reg_24:regD.q[7]
Reg3[8] <= Reg_24:regD.q[8]
Reg3[9] <= Reg_24:regD.q[9]
Reg3[10] <= Reg_24:regD.q[10]
Reg3[11] <= Reg_24:regD.q[11]
Reg3[12] <= Reg_24:regD.q[12]
Reg3[13] <= Reg_24:regD.q[13]
Reg3[14] <= Reg_24:regD.q[14]
Reg3[15] <= Reg_24:regD.q[15]
Reg3[16] <= Reg_24:regD.q[16]
Reg3[17] <= Reg_24:regD.q[17]
Reg3[18] <= Reg_24:regD.q[18]
Reg3[19] <= Reg_24:regD.q[19]
Reg3[20] <= Reg_24:regD.q[20]
Reg3[21] <= Reg_24:regD.q[21]
Reg3[22] <= Reg_24:regD.q[22]
Reg3[23] <= Reg_24:regD.q[23]


|processor|dataCache:inst82|instrDataSets:set2|instrDataBlockRegs:block2|decoder2to4:deco
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Output[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrDataSets:set2|instrDataBlockRegs:block2|Reg_24:regA
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|dataCache:inst82|instrDataSets:set2|instrDataBlockRegs:block2|Reg_24:regA|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrDataSets:set2|instrDataBlockRegs:block2|Reg_24:regB
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|dataCache:inst82|instrDataSets:set2|instrDataBlockRegs:block2|Reg_24:regB|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrDataSets:set2|instrDataBlockRegs:block2|Reg_24:regC
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|dataCache:inst82|instrDataSets:set2|instrDataBlockRegs:block2|Reg_24:regC|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrDataSets:set2|instrDataBlockRegs:block2|Reg_24:regD
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|dataCache:inst82|instrDataSets:set2|instrDataBlockRegs:block2|Reg_24:regD|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrDataSets:set3
address[0] => instrDataBlockRegs:block1.address[0]
address[0] => instrDataBlockRegs:block2.address[0]
address[1] => instrDataBlockRegs:block1.address[1]
address[1] => instrDataBlockRegs:block2.address[1]
Data[0] => instrDataBlockRegs:block1.Data[0]
Data[0] => instrDataBlockRegs:block2.Data[0]
Data[1] => instrDataBlockRegs:block1.Data[1]
Data[1] => instrDataBlockRegs:block2.Data[1]
Data[2] => instrDataBlockRegs:block1.Data[2]
Data[2] => instrDataBlockRegs:block2.Data[2]
Data[3] => instrDataBlockRegs:block1.Data[3]
Data[3] => instrDataBlockRegs:block2.Data[3]
Data[4] => instrDataBlockRegs:block1.Data[4]
Data[4] => instrDataBlockRegs:block2.Data[4]
Data[5] => instrDataBlockRegs:block1.Data[5]
Data[5] => instrDataBlockRegs:block2.Data[5]
Data[6] => instrDataBlockRegs:block1.Data[6]
Data[6] => instrDataBlockRegs:block2.Data[6]
Data[7] => instrDataBlockRegs:block1.Data[7]
Data[7] => instrDataBlockRegs:block2.Data[7]
Data[8] => instrDataBlockRegs:block1.Data[8]
Data[8] => instrDataBlockRegs:block2.Data[8]
Data[9] => instrDataBlockRegs:block1.Data[9]
Data[9] => instrDataBlockRegs:block2.Data[9]
Data[10] => instrDataBlockRegs:block1.Data[10]
Data[10] => instrDataBlockRegs:block2.Data[10]
Data[11] => instrDataBlockRegs:block1.Data[11]
Data[11] => instrDataBlockRegs:block2.Data[11]
Data[12] => instrDataBlockRegs:block1.Data[12]
Data[12] => instrDataBlockRegs:block2.Data[12]
Data[13] => instrDataBlockRegs:block1.Data[13]
Data[13] => instrDataBlockRegs:block2.Data[13]
Data[14] => instrDataBlockRegs:block1.Data[14]
Data[14] => instrDataBlockRegs:block2.Data[14]
Data[15] => instrDataBlockRegs:block1.Data[15]
Data[15] => instrDataBlockRegs:block2.Data[15]
Data[16] => instrDataBlockRegs:block1.Data[16]
Data[16] => instrDataBlockRegs:block2.Data[16]
Data[17] => instrDataBlockRegs:block1.Data[17]
Data[17] => instrDataBlockRegs:block2.Data[17]
Data[18] => instrDataBlockRegs:block1.Data[18]
Data[18] => instrDataBlockRegs:block2.Data[18]
Data[19] => instrDataBlockRegs:block1.Data[19]
Data[19] => instrDataBlockRegs:block2.Data[19]
Data[20] => instrDataBlockRegs:block1.Data[20]
Data[20] => instrDataBlockRegs:block2.Data[20]
Data[21] => instrDataBlockRegs:block1.Data[21]
Data[21] => instrDataBlockRegs:block2.Data[21]
Data[22] => instrDataBlockRegs:block1.Data[22]
Data[22] => instrDataBlockRegs:block2.Data[22]
Data[23] => instrDataBlockRegs:block1.Data[23]
Data[23] => instrDataBlockRegs:block2.Data[23]
clock => instrDataBlockRegs:block1.clock
clock => instrDataBlockRegs:block2.clock
reset => instrDataBlockRegs:block1.reset
reset => instrDataBlockRegs:block2.reset
enable => enableBlock1.IN0
enable => enableBlock2.IN0
bl => enableBlock2.IN1
bl => enableBlock1.IN1
Reg0[0] <= instrDataBlockRegs:block1.Reg0[0]
Reg0[1] <= instrDataBlockRegs:block1.Reg0[1]
Reg0[2] <= instrDataBlockRegs:block1.Reg0[2]
Reg0[3] <= instrDataBlockRegs:block1.Reg0[3]
Reg0[4] <= instrDataBlockRegs:block1.Reg0[4]
Reg0[5] <= instrDataBlockRegs:block1.Reg0[5]
Reg0[6] <= instrDataBlockRegs:block1.Reg0[6]
Reg0[7] <= instrDataBlockRegs:block1.Reg0[7]
Reg0[8] <= instrDataBlockRegs:block1.Reg0[8]
Reg0[9] <= instrDataBlockRegs:block1.Reg0[9]
Reg0[10] <= instrDataBlockRegs:block1.Reg0[10]
Reg0[11] <= instrDataBlockRegs:block1.Reg0[11]
Reg0[12] <= instrDataBlockRegs:block1.Reg0[12]
Reg0[13] <= instrDataBlockRegs:block1.Reg0[13]
Reg0[14] <= instrDataBlockRegs:block1.Reg0[14]
Reg0[15] <= instrDataBlockRegs:block1.Reg0[15]
Reg0[16] <= instrDataBlockRegs:block1.Reg0[16]
Reg0[17] <= instrDataBlockRegs:block1.Reg0[17]
Reg0[18] <= instrDataBlockRegs:block1.Reg0[18]
Reg0[19] <= instrDataBlockRegs:block1.Reg0[19]
Reg0[20] <= instrDataBlockRegs:block1.Reg0[20]
Reg0[21] <= instrDataBlockRegs:block1.Reg0[21]
Reg0[22] <= instrDataBlockRegs:block1.Reg0[22]
Reg0[23] <= instrDataBlockRegs:block1.Reg0[23]
Reg1[0] <= instrDataBlockRegs:block1.Reg1[0]
Reg1[1] <= instrDataBlockRegs:block1.Reg1[1]
Reg1[2] <= instrDataBlockRegs:block1.Reg1[2]
Reg1[3] <= instrDataBlockRegs:block1.Reg1[3]
Reg1[4] <= instrDataBlockRegs:block1.Reg1[4]
Reg1[5] <= instrDataBlockRegs:block1.Reg1[5]
Reg1[6] <= instrDataBlockRegs:block1.Reg1[6]
Reg1[7] <= instrDataBlockRegs:block1.Reg1[7]
Reg1[8] <= instrDataBlockRegs:block1.Reg1[8]
Reg1[9] <= instrDataBlockRegs:block1.Reg1[9]
Reg1[10] <= instrDataBlockRegs:block1.Reg1[10]
Reg1[11] <= instrDataBlockRegs:block1.Reg1[11]
Reg1[12] <= instrDataBlockRegs:block1.Reg1[12]
Reg1[13] <= instrDataBlockRegs:block1.Reg1[13]
Reg1[14] <= instrDataBlockRegs:block1.Reg1[14]
Reg1[15] <= instrDataBlockRegs:block1.Reg1[15]
Reg1[16] <= instrDataBlockRegs:block1.Reg1[16]
Reg1[17] <= instrDataBlockRegs:block1.Reg1[17]
Reg1[18] <= instrDataBlockRegs:block1.Reg1[18]
Reg1[19] <= instrDataBlockRegs:block1.Reg1[19]
Reg1[20] <= instrDataBlockRegs:block1.Reg1[20]
Reg1[21] <= instrDataBlockRegs:block1.Reg1[21]
Reg1[22] <= instrDataBlockRegs:block1.Reg1[22]
Reg1[23] <= instrDataBlockRegs:block1.Reg1[23]
Reg2[0] <= instrDataBlockRegs:block1.Reg2[0]
Reg2[1] <= instrDataBlockRegs:block1.Reg2[1]
Reg2[2] <= instrDataBlockRegs:block1.Reg2[2]
Reg2[3] <= instrDataBlockRegs:block1.Reg2[3]
Reg2[4] <= instrDataBlockRegs:block1.Reg2[4]
Reg2[5] <= instrDataBlockRegs:block1.Reg2[5]
Reg2[6] <= instrDataBlockRegs:block1.Reg2[6]
Reg2[7] <= instrDataBlockRegs:block1.Reg2[7]
Reg2[8] <= instrDataBlockRegs:block1.Reg2[8]
Reg2[9] <= instrDataBlockRegs:block1.Reg2[9]
Reg2[10] <= instrDataBlockRegs:block1.Reg2[10]
Reg2[11] <= instrDataBlockRegs:block1.Reg2[11]
Reg2[12] <= instrDataBlockRegs:block1.Reg2[12]
Reg2[13] <= instrDataBlockRegs:block1.Reg2[13]
Reg2[14] <= instrDataBlockRegs:block1.Reg2[14]
Reg2[15] <= instrDataBlockRegs:block1.Reg2[15]
Reg2[16] <= instrDataBlockRegs:block1.Reg2[16]
Reg2[17] <= instrDataBlockRegs:block1.Reg2[17]
Reg2[18] <= instrDataBlockRegs:block1.Reg2[18]
Reg2[19] <= instrDataBlockRegs:block1.Reg2[19]
Reg2[20] <= instrDataBlockRegs:block1.Reg2[20]
Reg2[21] <= instrDataBlockRegs:block1.Reg2[21]
Reg2[22] <= instrDataBlockRegs:block1.Reg2[22]
Reg2[23] <= instrDataBlockRegs:block1.Reg2[23]
Reg3[0] <= instrDataBlockRegs:block1.Reg3[0]
Reg3[1] <= instrDataBlockRegs:block1.Reg3[1]
Reg3[2] <= instrDataBlockRegs:block1.Reg3[2]
Reg3[3] <= instrDataBlockRegs:block1.Reg3[3]
Reg3[4] <= instrDataBlockRegs:block1.Reg3[4]
Reg3[5] <= instrDataBlockRegs:block1.Reg3[5]
Reg3[6] <= instrDataBlockRegs:block1.Reg3[6]
Reg3[7] <= instrDataBlockRegs:block1.Reg3[7]
Reg3[8] <= instrDataBlockRegs:block1.Reg3[8]
Reg3[9] <= instrDataBlockRegs:block1.Reg3[9]
Reg3[10] <= instrDataBlockRegs:block1.Reg3[10]
Reg3[11] <= instrDataBlockRegs:block1.Reg3[11]
Reg3[12] <= instrDataBlockRegs:block1.Reg3[12]
Reg3[13] <= instrDataBlockRegs:block1.Reg3[13]
Reg3[14] <= instrDataBlockRegs:block1.Reg3[14]
Reg3[15] <= instrDataBlockRegs:block1.Reg3[15]
Reg3[16] <= instrDataBlockRegs:block1.Reg3[16]
Reg3[17] <= instrDataBlockRegs:block1.Reg3[17]
Reg3[18] <= instrDataBlockRegs:block1.Reg3[18]
Reg3[19] <= instrDataBlockRegs:block1.Reg3[19]
Reg3[20] <= instrDataBlockRegs:block1.Reg3[20]
Reg3[21] <= instrDataBlockRegs:block1.Reg3[21]
Reg3[22] <= instrDataBlockRegs:block1.Reg3[22]
Reg3[23] <= instrDataBlockRegs:block1.Reg3[23]
Reg4[0] <= instrDataBlockRegs:block2.Reg0[0]
Reg4[1] <= instrDataBlockRegs:block2.Reg0[1]
Reg4[2] <= instrDataBlockRegs:block2.Reg0[2]
Reg4[3] <= instrDataBlockRegs:block2.Reg0[3]
Reg4[4] <= instrDataBlockRegs:block2.Reg0[4]
Reg4[5] <= instrDataBlockRegs:block2.Reg0[5]
Reg4[6] <= instrDataBlockRegs:block2.Reg0[6]
Reg4[7] <= instrDataBlockRegs:block2.Reg0[7]
Reg4[8] <= instrDataBlockRegs:block2.Reg0[8]
Reg4[9] <= instrDataBlockRegs:block2.Reg0[9]
Reg4[10] <= instrDataBlockRegs:block2.Reg0[10]
Reg4[11] <= instrDataBlockRegs:block2.Reg0[11]
Reg4[12] <= instrDataBlockRegs:block2.Reg0[12]
Reg4[13] <= instrDataBlockRegs:block2.Reg0[13]
Reg4[14] <= instrDataBlockRegs:block2.Reg0[14]
Reg4[15] <= instrDataBlockRegs:block2.Reg0[15]
Reg4[16] <= instrDataBlockRegs:block2.Reg0[16]
Reg4[17] <= instrDataBlockRegs:block2.Reg0[17]
Reg4[18] <= instrDataBlockRegs:block2.Reg0[18]
Reg4[19] <= instrDataBlockRegs:block2.Reg0[19]
Reg4[20] <= instrDataBlockRegs:block2.Reg0[20]
Reg4[21] <= instrDataBlockRegs:block2.Reg0[21]
Reg4[22] <= instrDataBlockRegs:block2.Reg0[22]
Reg4[23] <= instrDataBlockRegs:block2.Reg0[23]
Reg5[0] <= instrDataBlockRegs:block2.Reg1[0]
Reg5[1] <= instrDataBlockRegs:block2.Reg1[1]
Reg5[2] <= instrDataBlockRegs:block2.Reg1[2]
Reg5[3] <= instrDataBlockRegs:block2.Reg1[3]
Reg5[4] <= instrDataBlockRegs:block2.Reg1[4]
Reg5[5] <= instrDataBlockRegs:block2.Reg1[5]
Reg5[6] <= instrDataBlockRegs:block2.Reg1[6]
Reg5[7] <= instrDataBlockRegs:block2.Reg1[7]
Reg5[8] <= instrDataBlockRegs:block2.Reg1[8]
Reg5[9] <= instrDataBlockRegs:block2.Reg1[9]
Reg5[10] <= instrDataBlockRegs:block2.Reg1[10]
Reg5[11] <= instrDataBlockRegs:block2.Reg1[11]
Reg5[12] <= instrDataBlockRegs:block2.Reg1[12]
Reg5[13] <= instrDataBlockRegs:block2.Reg1[13]
Reg5[14] <= instrDataBlockRegs:block2.Reg1[14]
Reg5[15] <= instrDataBlockRegs:block2.Reg1[15]
Reg5[16] <= instrDataBlockRegs:block2.Reg1[16]
Reg5[17] <= instrDataBlockRegs:block2.Reg1[17]
Reg5[18] <= instrDataBlockRegs:block2.Reg1[18]
Reg5[19] <= instrDataBlockRegs:block2.Reg1[19]
Reg5[20] <= instrDataBlockRegs:block2.Reg1[20]
Reg5[21] <= instrDataBlockRegs:block2.Reg1[21]
Reg5[22] <= instrDataBlockRegs:block2.Reg1[22]
Reg5[23] <= instrDataBlockRegs:block2.Reg1[23]
Reg6[0] <= instrDataBlockRegs:block2.Reg2[0]
Reg6[1] <= instrDataBlockRegs:block2.Reg2[1]
Reg6[2] <= instrDataBlockRegs:block2.Reg2[2]
Reg6[3] <= instrDataBlockRegs:block2.Reg2[3]
Reg6[4] <= instrDataBlockRegs:block2.Reg2[4]
Reg6[5] <= instrDataBlockRegs:block2.Reg2[5]
Reg6[6] <= instrDataBlockRegs:block2.Reg2[6]
Reg6[7] <= instrDataBlockRegs:block2.Reg2[7]
Reg6[8] <= instrDataBlockRegs:block2.Reg2[8]
Reg6[9] <= instrDataBlockRegs:block2.Reg2[9]
Reg6[10] <= instrDataBlockRegs:block2.Reg2[10]
Reg6[11] <= instrDataBlockRegs:block2.Reg2[11]
Reg6[12] <= instrDataBlockRegs:block2.Reg2[12]
Reg6[13] <= instrDataBlockRegs:block2.Reg2[13]
Reg6[14] <= instrDataBlockRegs:block2.Reg2[14]
Reg6[15] <= instrDataBlockRegs:block2.Reg2[15]
Reg6[16] <= instrDataBlockRegs:block2.Reg2[16]
Reg6[17] <= instrDataBlockRegs:block2.Reg2[17]
Reg6[18] <= instrDataBlockRegs:block2.Reg2[18]
Reg6[19] <= instrDataBlockRegs:block2.Reg2[19]
Reg6[20] <= instrDataBlockRegs:block2.Reg2[20]
Reg6[21] <= instrDataBlockRegs:block2.Reg2[21]
Reg6[22] <= instrDataBlockRegs:block2.Reg2[22]
Reg6[23] <= instrDataBlockRegs:block2.Reg2[23]
Reg7[0] <= instrDataBlockRegs:block2.Reg3[0]
Reg7[1] <= instrDataBlockRegs:block2.Reg3[1]
Reg7[2] <= instrDataBlockRegs:block2.Reg3[2]
Reg7[3] <= instrDataBlockRegs:block2.Reg3[3]
Reg7[4] <= instrDataBlockRegs:block2.Reg3[4]
Reg7[5] <= instrDataBlockRegs:block2.Reg3[5]
Reg7[6] <= instrDataBlockRegs:block2.Reg3[6]
Reg7[7] <= instrDataBlockRegs:block2.Reg3[7]
Reg7[8] <= instrDataBlockRegs:block2.Reg3[8]
Reg7[9] <= instrDataBlockRegs:block2.Reg3[9]
Reg7[10] <= instrDataBlockRegs:block2.Reg3[10]
Reg7[11] <= instrDataBlockRegs:block2.Reg3[11]
Reg7[12] <= instrDataBlockRegs:block2.Reg3[12]
Reg7[13] <= instrDataBlockRegs:block2.Reg3[13]
Reg7[14] <= instrDataBlockRegs:block2.Reg3[14]
Reg7[15] <= instrDataBlockRegs:block2.Reg3[15]
Reg7[16] <= instrDataBlockRegs:block2.Reg3[16]
Reg7[17] <= instrDataBlockRegs:block2.Reg3[17]
Reg7[18] <= instrDataBlockRegs:block2.Reg3[18]
Reg7[19] <= instrDataBlockRegs:block2.Reg3[19]
Reg7[20] <= instrDataBlockRegs:block2.Reg3[20]
Reg7[21] <= instrDataBlockRegs:block2.Reg3[21]
Reg7[22] <= instrDataBlockRegs:block2.Reg3[22]
Reg7[23] <= instrDataBlockRegs:block2.Reg3[23]


|processor|dataCache:inst82|instrDataSets:set3|instrDataBlockRegs:block1
address[0] => decoder2to4:deco.Sel[0]
address[1] => decoder2to4:deco.Sel[1]
Data[0] => Reg_24:regA.data[0]
Data[0] => Reg_24:regB.data[0]
Data[0] => Reg_24:regC.data[0]
Data[0] => Reg_24:regD.data[0]
Data[1] => Reg_24:regA.data[1]
Data[1] => Reg_24:regB.data[1]
Data[1] => Reg_24:regC.data[1]
Data[1] => Reg_24:regD.data[1]
Data[2] => Reg_24:regA.data[2]
Data[2] => Reg_24:regB.data[2]
Data[2] => Reg_24:regC.data[2]
Data[2] => Reg_24:regD.data[2]
Data[3] => Reg_24:regA.data[3]
Data[3] => Reg_24:regB.data[3]
Data[3] => Reg_24:regC.data[3]
Data[3] => Reg_24:regD.data[3]
Data[4] => Reg_24:regA.data[4]
Data[4] => Reg_24:regB.data[4]
Data[4] => Reg_24:regC.data[4]
Data[4] => Reg_24:regD.data[4]
Data[5] => Reg_24:regA.data[5]
Data[5] => Reg_24:regB.data[5]
Data[5] => Reg_24:regC.data[5]
Data[5] => Reg_24:regD.data[5]
Data[6] => Reg_24:regA.data[6]
Data[6] => Reg_24:regB.data[6]
Data[6] => Reg_24:regC.data[6]
Data[6] => Reg_24:regD.data[6]
Data[7] => Reg_24:regA.data[7]
Data[7] => Reg_24:regB.data[7]
Data[7] => Reg_24:regC.data[7]
Data[7] => Reg_24:regD.data[7]
Data[8] => Reg_24:regA.data[8]
Data[8] => Reg_24:regB.data[8]
Data[8] => Reg_24:regC.data[8]
Data[8] => Reg_24:regD.data[8]
Data[9] => Reg_24:regA.data[9]
Data[9] => Reg_24:regB.data[9]
Data[9] => Reg_24:regC.data[9]
Data[9] => Reg_24:regD.data[9]
Data[10] => Reg_24:regA.data[10]
Data[10] => Reg_24:regB.data[10]
Data[10] => Reg_24:regC.data[10]
Data[10] => Reg_24:regD.data[10]
Data[11] => Reg_24:regA.data[11]
Data[11] => Reg_24:regB.data[11]
Data[11] => Reg_24:regC.data[11]
Data[11] => Reg_24:regD.data[11]
Data[12] => Reg_24:regA.data[12]
Data[12] => Reg_24:regB.data[12]
Data[12] => Reg_24:regC.data[12]
Data[12] => Reg_24:regD.data[12]
Data[13] => Reg_24:regA.data[13]
Data[13] => Reg_24:regB.data[13]
Data[13] => Reg_24:regC.data[13]
Data[13] => Reg_24:regD.data[13]
Data[14] => Reg_24:regA.data[14]
Data[14] => Reg_24:regB.data[14]
Data[14] => Reg_24:regC.data[14]
Data[14] => Reg_24:regD.data[14]
Data[15] => Reg_24:regA.data[15]
Data[15] => Reg_24:regB.data[15]
Data[15] => Reg_24:regC.data[15]
Data[15] => Reg_24:regD.data[15]
Data[16] => Reg_24:regA.data[16]
Data[16] => Reg_24:regB.data[16]
Data[16] => Reg_24:regC.data[16]
Data[16] => Reg_24:regD.data[16]
Data[17] => Reg_24:regA.data[17]
Data[17] => Reg_24:regB.data[17]
Data[17] => Reg_24:regC.data[17]
Data[17] => Reg_24:regD.data[17]
Data[18] => Reg_24:regA.data[18]
Data[18] => Reg_24:regB.data[18]
Data[18] => Reg_24:regC.data[18]
Data[18] => Reg_24:regD.data[18]
Data[19] => Reg_24:regA.data[19]
Data[19] => Reg_24:regB.data[19]
Data[19] => Reg_24:regC.data[19]
Data[19] => Reg_24:regD.data[19]
Data[20] => Reg_24:regA.data[20]
Data[20] => Reg_24:regB.data[20]
Data[20] => Reg_24:regC.data[20]
Data[20] => Reg_24:regD.data[20]
Data[21] => Reg_24:regA.data[21]
Data[21] => Reg_24:regB.data[21]
Data[21] => Reg_24:regC.data[21]
Data[21] => Reg_24:regD.data[21]
Data[22] => Reg_24:regA.data[22]
Data[22] => Reg_24:regB.data[22]
Data[22] => Reg_24:regC.data[22]
Data[22] => Reg_24:regD.data[22]
Data[23] => Reg_24:regA.data[23]
Data[23] => Reg_24:regB.data[23]
Data[23] => Reg_24:regC.data[23]
Data[23] => Reg_24:regD.data[23]
clock => Reg_24:regA.clock
clock => Reg_24:regB.clock
clock => Reg_24:regC.clock
clock => Reg_24:regD.clock
reset => Reg_24:regA.aclr
reset => Reg_24:regB.aclr
reset => Reg_24:regC.aclr
reset => Reg_24:regD.aclr
enable => enable1.IN1
enable => enable2.IN1
enable => enable3.IN1
enable => enable4.IN1
Reg0[0] <= Reg_24:regA.q[0]
Reg0[1] <= Reg_24:regA.q[1]
Reg0[2] <= Reg_24:regA.q[2]
Reg0[3] <= Reg_24:regA.q[3]
Reg0[4] <= Reg_24:regA.q[4]
Reg0[5] <= Reg_24:regA.q[5]
Reg0[6] <= Reg_24:regA.q[6]
Reg0[7] <= Reg_24:regA.q[7]
Reg0[8] <= Reg_24:regA.q[8]
Reg0[9] <= Reg_24:regA.q[9]
Reg0[10] <= Reg_24:regA.q[10]
Reg0[11] <= Reg_24:regA.q[11]
Reg0[12] <= Reg_24:regA.q[12]
Reg0[13] <= Reg_24:regA.q[13]
Reg0[14] <= Reg_24:regA.q[14]
Reg0[15] <= Reg_24:regA.q[15]
Reg0[16] <= Reg_24:regA.q[16]
Reg0[17] <= Reg_24:regA.q[17]
Reg0[18] <= Reg_24:regA.q[18]
Reg0[19] <= Reg_24:regA.q[19]
Reg0[20] <= Reg_24:regA.q[20]
Reg0[21] <= Reg_24:regA.q[21]
Reg0[22] <= Reg_24:regA.q[22]
Reg0[23] <= Reg_24:regA.q[23]
Reg1[0] <= Reg_24:regB.q[0]
Reg1[1] <= Reg_24:regB.q[1]
Reg1[2] <= Reg_24:regB.q[2]
Reg1[3] <= Reg_24:regB.q[3]
Reg1[4] <= Reg_24:regB.q[4]
Reg1[5] <= Reg_24:regB.q[5]
Reg1[6] <= Reg_24:regB.q[6]
Reg1[7] <= Reg_24:regB.q[7]
Reg1[8] <= Reg_24:regB.q[8]
Reg1[9] <= Reg_24:regB.q[9]
Reg1[10] <= Reg_24:regB.q[10]
Reg1[11] <= Reg_24:regB.q[11]
Reg1[12] <= Reg_24:regB.q[12]
Reg1[13] <= Reg_24:regB.q[13]
Reg1[14] <= Reg_24:regB.q[14]
Reg1[15] <= Reg_24:regB.q[15]
Reg1[16] <= Reg_24:regB.q[16]
Reg1[17] <= Reg_24:regB.q[17]
Reg1[18] <= Reg_24:regB.q[18]
Reg1[19] <= Reg_24:regB.q[19]
Reg1[20] <= Reg_24:regB.q[20]
Reg1[21] <= Reg_24:regB.q[21]
Reg1[22] <= Reg_24:regB.q[22]
Reg1[23] <= Reg_24:regB.q[23]
Reg2[0] <= Reg_24:regC.q[0]
Reg2[1] <= Reg_24:regC.q[1]
Reg2[2] <= Reg_24:regC.q[2]
Reg2[3] <= Reg_24:regC.q[3]
Reg2[4] <= Reg_24:regC.q[4]
Reg2[5] <= Reg_24:regC.q[5]
Reg2[6] <= Reg_24:regC.q[6]
Reg2[7] <= Reg_24:regC.q[7]
Reg2[8] <= Reg_24:regC.q[8]
Reg2[9] <= Reg_24:regC.q[9]
Reg2[10] <= Reg_24:regC.q[10]
Reg2[11] <= Reg_24:regC.q[11]
Reg2[12] <= Reg_24:regC.q[12]
Reg2[13] <= Reg_24:regC.q[13]
Reg2[14] <= Reg_24:regC.q[14]
Reg2[15] <= Reg_24:regC.q[15]
Reg2[16] <= Reg_24:regC.q[16]
Reg2[17] <= Reg_24:regC.q[17]
Reg2[18] <= Reg_24:regC.q[18]
Reg2[19] <= Reg_24:regC.q[19]
Reg2[20] <= Reg_24:regC.q[20]
Reg2[21] <= Reg_24:regC.q[21]
Reg2[22] <= Reg_24:regC.q[22]
Reg2[23] <= Reg_24:regC.q[23]
Reg3[0] <= Reg_24:regD.q[0]
Reg3[1] <= Reg_24:regD.q[1]
Reg3[2] <= Reg_24:regD.q[2]
Reg3[3] <= Reg_24:regD.q[3]
Reg3[4] <= Reg_24:regD.q[4]
Reg3[5] <= Reg_24:regD.q[5]
Reg3[6] <= Reg_24:regD.q[6]
Reg3[7] <= Reg_24:regD.q[7]
Reg3[8] <= Reg_24:regD.q[8]
Reg3[9] <= Reg_24:regD.q[9]
Reg3[10] <= Reg_24:regD.q[10]
Reg3[11] <= Reg_24:regD.q[11]
Reg3[12] <= Reg_24:regD.q[12]
Reg3[13] <= Reg_24:regD.q[13]
Reg3[14] <= Reg_24:regD.q[14]
Reg3[15] <= Reg_24:regD.q[15]
Reg3[16] <= Reg_24:regD.q[16]
Reg3[17] <= Reg_24:regD.q[17]
Reg3[18] <= Reg_24:regD.q[18]
Reg3[19] <= Reg_24:regD.q[19]
Reg3[20] <= Reg_24:regD.q[20]
Reg3[21] <= Reg_24:regD.q[21]
Reg3[22] <= Reg_24:regD.q[22]
Reg3[23] <= Reg_24:regD.q[23]


|processor|dataCache:inst82|instrDataSets:set3|instrDataBlockRegs:block1|decoder2to4:deco
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Output[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrDataSets:set3|instrDataBlockRegs:block1|Reg_24:regA
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|dataCache:inst82|instrDataSets:set3|instrDataBlockRegs:block1|Reg_24:regA|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrDataSets:set3|instrDataBlockRegs:block1|Reg_24:regB
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|dataCache:inst82|instrDataSets:set3|instrDataBlockRegs:block1|Reg_24:regB|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrDataSets:set3|instrDataBlockRegs:block1|Reg_24:regC
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|dataCache:inst82|instrDataSets:set3|instrDataBlockRegs:block1|Reg_24:regC|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrDataSets:set3|instrDataBlockRegs:block1|Reg_24:regD
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|dataCache:inst82|instrDataSets:set3|instrDataBlockRegs:block1|Reg_24:regD|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrDataSets:set3|instrDataBlockRegs:block2
address[0] => decoder2to4:deco.Sel[0]
address[1] => decoder2to4:deco.Sel[1]
Data[0] => Reg_24:regA.data[0]
Data[0] => Reg_24:regB.data[0]
Data[0] => Reg_24:regC.data[0]
Data[0] => Reg_24:regD.data[0]
Data[1] => Reg_24:regA.data[1]
Data[1] => Reg_24:regB.data[1]
Data[1] => Reg_24:regC.data[1]
Data[1] => Reg_24:regD.data[1]
Data[2] => Reg_24:regA.data[2]
Data[2] => Reg_24:regB.data[2]
Data[2] => Reg_24:regC.data[2]
Data[2] => Reg_24:regD.data[2]
Data[3] => Reg_24:regA.data[3]
Data[3] => Reg_24:regB.data[3]
Data[3] => Reg_24:regC.data[3]
Data[3] => Reg_24:regD.data[3]
Data[4] => Reg_24:regA.data[4]
Data[4] => Reg_24:regB.data[4]
Data[4] => Reg_24:regC.data[4]
Data[4] => Reg_24:regD.data[4]
Data[5] => Reg_24:regA.data[5]
Data[5] => Reg_24:regB.data[5]
Data[5] => Reg_24:regC.data[5]
Data[5] => Reg_24:regD.data[5]
Data[6] => Reg_24:regA.data[6]
Data[6] => Reg_24:regB.data[6]
Data[6] => Reg_24:regC.data[6]
Data[6] => Reg_24:regD.data[6]
Data[7] => Reg_24:regA.data[7]
Data[7] => Reg_24:regB.data[7]
Data[7] => Reg_24:regC.data[7]
Data[7] => Reg_24:regD.data[7]
Data[8] => Reg_24:regA.data[8]
Data[8] => Reg_24:regB.data[8]
Data[8] => Reg_24:regC.data[8]
Data[8] => Reg_24:regD.data[8]
Data[9] => Reg_24:regA.data[9]
Data[9] => Reg_24:regB.data[9]
Data[9] => Reg_24:regC.data[9]
Data[9] => Reg_24:regD.data[9]
Data[10] => Reg_24:regA.data[10]
Data[10] => Reg_24:regB.data[10]
Data[10] => Reg_24:regC.data[10]
Data[10] => Reg_24:regD.data[10]
Data[11] => Reg_24:regA.data[11]
Data[11] => Reg_24:regB.data[11]
Data[11] => Reg_24:regC.data[11]
Data[11] => Reg_24:regD.data[11]
Data[12] => Reg_24:regA.data[12]
Data[12] => Reg_24:regB.data[12]
Data[12] => Reg_24:regC.data[12]
Data[12] => Reg_24:regD.data[12]
Data[13] => Reg_24:regA.data[13]
Data[13] => Reg_24:regB.data[13]
Data[13] => Reg_24:regC.data[13]
Data[13] => Reg_24:regD.data[13]
Data[14] => Reg_24:regA.data[14]
Data[14] => Reg_24:regB.data[14]
Data[14] => Reg_24:regC.data[14]
Data[14] => Reg_24:regD.data[14]
Data[15] => Reg_24:regA.data[15]
Data[15] => Reg_24:regB.data[15]
Data[15] => Reg_24:regC.data[15]
Data[15] => Reg_24:regD.data[15]
Data[16] => Reg_24:regA.data[16]
Data[16] => Reg_24:regB.data[16]
Data[16] => Reg_24:regC.data[16]
Data[16] => Reg_24:regD.data[16]
Data[17] => Reg_24:regA.data[17]
Data[17] => Reg_24:regB.data[17]
Data[17] => Reg_24:regC.data[17]
Data[17] => Reg_24:regD.data[17]
Data[18] => Reg_24:regA.data[18]
Data[18] => Reg_24:regB.data[18]
Data[18] => Reg_24:regC.data[18]
Data[18] => Reg_24:regD.data[18]
Data[19] => Reg_24:regA.data[19]
Data[19] => Reg_24:regB.data[19]
Data[19] => Reg_24:regC.data[19]
Data[19] => Reg_24:regD.data[19]
Data[20] => Reg_24:regA.data[20]
Data[20] => Reg_24:regB.data[20]
Data[20] => Reg_24:regC.data[20]
Data[20] => Reg_24:regD.data[20]
Data[21] => Reg_24:regA.data[21]
Data[21] => Reg_24:regB.data[21]
Data[21] => Reg_24:regC.data[21]
Data[21] => Reg_24:regD.data[21]
Data[22] => Reg_24:regA.data[22]
Data[22] => Reg_24:regB.data[22]
Data[22] => Reg_24:regC.data[22]
Data[22] => Reg_24:regD.data[22]
Data[23] => Reg_24:regA.data[23]
Data[23] => Reg_24:regB.data[23]
Data[23] => Reg_24:regC.data[23]
Data[23] => Reg_24:regD.data[23]
clock => Reg_24:regA.clock
clock => Reg_24:regB.clock
clock => Reg_24:regC.clock
clock => Reg_24:regD.clock
reset => Reg_24:regA.aclr
reset => Reg_24:regB.aclr
reset => Reg_24:regC.aclr
reset => Reg_24:regD.aclr
enable => enable1.IN1
enable => enable2.IN1
enable => enable3.IN1
enable => enable4.IN1
Reg0[0] <= Reg_24:regA.q[0]
Reg0[1] <= Reg_24:regA.q[1]
Reg0[2] <= Reg_24:regA.q[2]
Reg0[3] <= Reg_24:regA.q[3]
Reg0[4] <= Reg_24:regA.q[4]
Reg0[5] <= Reg_24:regA.q[5]
Reg0[6] <= Reg_24:regA.q[6]
Reg0[7] <= Reg_24:regA.q[7]
Reg0[8] <= Reg_24:regA.q[8]
Reg0[9] <= Reg_24:regA.q[9]
Reg0[10] <= Reg_24:regA.q[10]
Reg0[11] <= Reg_24:regA.q[11]
Reg0[12] <= Reg_24:regA.q[12]
Reg0[13] <= Reg_24:regA.q[13]
Reg0[14] <= Reg_24:regA.q[14]
Reg0[15] <= Reg_24:regA.q[15]
Reg0[16] <= Reg_24:regA.q[16]
Reg0[17] <= Reg_24:regA.q[17]
Reg0[18] <= Reg_24:regA.q[18]
Reg0[19] <= Reg_24:regA.q[19]
Reg0[20] <= Reg_24:regA.q[20]
Reg0[21] <= Reg_24:regA.q[21]
Reg0[22] <= Reg_24:regA.q[22]
Reg0[23] <= Reg_24:regA.q[23]
Reg1[0] <= Reg_24:regB.q[0]
Reg1[1] <= Reg_24:regB.q[1]
Reg1[2] <= Reg_24:regB.q[2]
Reg1[3] <= Reg_24:regB.q[3]
Reg1[4] <= Reg_24:regB.q[4]
Reg1[5] <= Reg_24:regB.q[5]
Reg1[6] <= Reg_24:regB.q[6]
Reg1[7] <= Reg_24:regB.q[7]
Reg1[8] <= Reg_24:regB.q[8]
Reg1[9] <= Reg_24:regB.q[9]
Reg1[10] <= Reg_24:regB.q[10]
Reg1[11] <= Reg_24:regB.q[11]
Reg1[12] <= Reg_24:regB.q[12]
Reg1[13] <= Reg_24:regB.q[13]
Reg1[14] <= Reg_24:regB.q[14]
Reg1[15] <= Reg_24:regB.q[15]
Reg1[16] <= Reg_24:regB.q[16]
Reg1[17] <= Reg_24:regB.q[17]
Reg1[18] <= Reg_24:regB.q[18]
Reg1[19] <= Reg_24:regB.q[19]
Reg1[20] <= Reg_24:regB.q[20]
Reg1[21] <= Reg_24:regB.q[21]
Reg1[22] <= Reg_24:regB.q[22]
Reg1[23] <= Reg_24:regB.q[23]
Reg2[0] <= Reg_24:regC.q[0]
Reg2[1] <= Reg_24:regC.q[1]
Reg2[2] <= Reg_24:regC.q[2]
Reg2[3] <= Reg_24:regC.q[3]
Reg2[4] <= Reg_24:regC.q[4]
Reg2[5] <= Reg_24:regC.q[5]
Reg2[6] <= Reg_24:regC.q[6]
Reg2[7] <= Reg_24:regC.q[7]
Reg2[8] <= Reg_24:regC.q[8]
Reg2[9] <= Reg_24:regC.q[9]
Reg2[10] <= Reg_24:regC.q[10]
Reg2[11] <= Reg_24:regC.q[11]
Reg2[12] <= Reg_24:regC.q[12]
Reg2[13] <= Reg_24:regC.q[13]
Reg2[14] <= Reg_24:regC.q[14]
Reg2[15] <= Reg_24:regC.q[15]
Reg2[16] <= Reg_24:regC.q[16]
Reg2[17] <= Reg_24:regC.q[17]
Reg2[18] <= Reg_24:regC.q[18]
Reg2[19] <= Reg_24:regC.q[19]
Reg2[20] <= Reg_24:regC.q[20]
Reg2[21] <= Reg_24:regC.q[21]
Reg2[22] <= Reg_24:regC.q[22]
Reg2[23] <= Reg_24:regC.q[23]
Reg3[0] <= Reg_24:regD.q[0]
Reg3[1] <= Reg_24:regD.q[1]
Reg3[2] <= Reg_24:regD.q[2]
Reg3[3] <= Reg_24:regD.q[3]
Reg3[4] <= Reg_24:regD.q[4]
Reg3[5] <= Reg_24:regD.q[5]
Reg3[6] <= Reg_24:regD.q[6]
Reg3[7] <= Reg_24:regD.q[7]
Reg3[8] <= Reg_24:regD.q[8]
Reg3[9] <= Reg_24:regD.q[9]
Reg3[10] <= Reg_24:regD.q[10]
Reg3[11] <= Reg_24:regD.q[11]
Reg3[12] <= Reg_24:regD.q[12]
Reg3[13] <= Reg_24:regD.q[13]
Reg3[14] <= Reg_24:regD.q[14]
Reg3[15] <= Reg_24:regD.q[15]
Reg3[16] <= Reg_24:regD.q[16]
Reg3[17] <= Reg_24:regD.q[17]
Reg3[18] <= Reg_24:regD.q[18]
Reg3[19] <= Reg_24:regD.q[19]
Reg3[20] <= Reg_24:regD.q[20]
Reg3[21] <= Reg_24:regD.q[21]
Reg3[22] <= Reg_24:regD.q[22]
Reg3[23] <= Reg_24:regD.q[23]


|processor|dataCache:inst82|instrDataSets:set3|instrDataBlockRegs:block2|decoder2to4:deco
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Output[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrDataSets:set3|instrDataBlockRegs:block2|Reg_24:regA
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|dataCache:inst82|instrDataSets:set3|instrDataBlockRegs:block2|Reg_24:regA|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrDataSets:set3|instrDataBlockRegs:block2|Reg_24:regB
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|dataCache:inst82|instrDataSets:set3|instrDataBlockRegs:block2|Reg_24:regB|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrDataSets:set3|instrDataBlockRegs:block2|Reg_24:regC
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|dataCache:inst82|instrDataSets:set3|instrDataBlockRegs:block2|Reg_24:regC|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrDataSets:set3|instrDataBlockRegs:block2|Reg_24:regD
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|dataCache:inst82|instrDataSets:set3|instrDataBlockRegs:block2|Reg_24:regD|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrTagSets:tset0
address[0] => instrTagBlocks:block1.address[0]
address[0] => instrTagBlocks:block2.address[0]
address[1] => instrTagBlocks:block1.address[1]
address[1] => instrTagBlocks:block2.address[1]
Data[0] => instrTagBlocks:block1.Data[0]
Data[0] => instrTagBlocks:block2.Data[0]
Data[1] => instrTagBlocks:block1.Data[1]
Data[1] => instrTagBlocks:block2.Data[1]
Data[2] => instrTagBlocks:block1.Data[2]
Data[2] => instrTagBlocks:block2.Data[2]
Data[3] => instrTagBlocks:block1.Data[3]
Data[3] => instrTagBlocks:block2.Data[3]
Data[4] => instrTagBlocks:block1.Data[4]
Data[4] => instrTagBlocks:block2.Data[4]
Data[5] => instrTagBlocks:block1.Data[5]
Data[5] => instrTagBlocks:block2.Data[5]
clock => instrTagBlocks:block1.clock
clock => instrTagBlocks:block2.clock
reset => instrTagBlocks:block1.reset
reset => instrTagBlocks:block2.reset
enable => enableBlock1.IN0
enable => enableBlock2.IN0
bl => enableBlock2.IN1
bl => enableBlock1.IN1
Reg0[0] <= instrTagBlocks:block1.Reg0[0]
Reg0[1] <= instrTagBlocks:block1.Reg0[1]
Reg0[2] <= instrTagBlocks:block1.Reg0[2]
Reg0[3] <= instrTagBlocks:block1.Reg0[3]
Reg0[4] <= instrTagBlocks:block1.Reg0[4]
Reg0[5] <= instrTagBlocks:block1.Reg0[5]
Reg1[0] <= instrTagBlocks:block1.Reg1[0]
Reg1[1] <= instrTagBlocks:block1.Reg1[1]
Reg1[2] <= instrTagBlocks:block1.Reg1[2]
Reg1[3] <= instrTagBlocks:block1.Reg1[3]
Reg1[4] <= instrTagBlocks:block1.Reg1[4]
Reg1[5] <= instrTagBlocks:block1.Reg1[5]
Reg2[0] <= instrTagBlocks:block1.Reg2[0]
Reg2[1] <= instrTagBlocks:block1.Reg2[1]
Reg2[2] <= instrTagBlocks:block1.Reg2[2]
Reg2[3] <= instrTagBlocks:block1.Reg2[3]
Reg2[4] <= instrTagBlocks:block1.Reg2[4]
Reg2[5] <= instrTagBlocks:block1.Reg2[5]
Reg3[0] <= instrTagBlocks:block1.Reg3[0]
Reg3[1] <= instrTagBlocks:block1.Reg3[1]
Reg3[2] <= instrTagBlocks:block1.Reg3[2]
Reg3[3] <= instrTagBlocks:block1.Reg3[3]
Reg3[4] <= instrTagBlocks:block1.Reg3[4]
Reg3[5] <= instrTagBlocks:block1.Reg3[5]
Reg4[0] <= instrTagBlocks:block2.Reg0[0]
Reg4[1] <= instrTagBlocks:block2.Reg0[1]
Reg4[2] <= instrTagBlocks:block2.Reg0[2]
Reg4[3] <= instrTagBlocks:block2.Reg0[3]
Reg4[4] <= instrTagBlocks:block2.Reg0[4]
Reg4[5] <= instrTagBlocks:block2.Reg0[5]
Reg5[0] <= instrTagBlocks:block2.Reg1[0]
Reg5[1] <= instrTagBlocks:block2.Reg1[1]
Reg5[2] <= instrTagBlocks:block2.Reg1[2]
Reg5[3] <= instrTagBlocks:block2.Reg1[3]
Reg5[4] <= instrTagBlocks:block2.Reg1[4]
Reg5[5] <= instrTagBlocks:block2.Reg1[5]
Reg6[0] <= instrTagBlocks:block2.Reg2[0]
Reg6[1] <= instrTagBlocks:block2.Reg2[1]
Reg6[2] <= instrTagBlocks:block2.Reg2[2]
Reg6[3] <= instrTagBlocks:block2.Reg2[3]
Reg6[4] <= instrTagBlocks:block2.Reg2[4]
Reg6[5] <= instrTagBlocks:block2.Reg2[5]
Reg7[0] <= instrTagBlocks:block2.Reg3[0]
Reg7[1] <= instrTagBlocks:block2.Reg3[1]
Reg7[2] <= instrTagBlocks:block2.Reg3[2]
Reg7[3] <= instrTagBlocks:block2.Reg3[3]
Reg7[4] <= instrTagBlocks:block2.Reg3[4]
Reg7[5] <= instrTagBlocks:block2.Reg3[5]


|processor|dataCache:inst82|instrTagSets:tset0|instrTagBlocks:block1
address[0] => decoder2to4:deco.Sel[0]
address[1] => decoder2to4:deco.Sel[1]
Data[0] => Reg_5:regA.data[0]
Data[0] => Reg_5:regB.data[0]
Data[0] => Reg_5:regC.data[0]
Data[0] => Reg_5:regD.data[0]
Data[1] => Reg_5:regA.data[1]
Data[1] => Reg_5:regB.data[1]
Data[1] => Reg_5:regC.data[1]
Data[1] => Reg_5:regD.data[1]
Data[2] => Reg_5:regA.data[2]
Data[2] => Reg_5:regB.data[2]
Data[2] => Reg_5:regC.data[2]
Data[2] => Reg_5:regD.data[2]
Data[3] => Reg_5:regA.data[3]
Data[3] => Reg_5:regB.data[3]
Data[3] => Reg_5:regC.data[3]
Data[3] => Reg_5:regD.data[3]
Data[4] => Reg_5:regA.data[4]
Data[4] => Reg_5:regB.data[4]
Data[4] => Reg_5:regC.data[4]
Data[4] => Reg_5:regD.data[4]
Data[5] => Reg_5:regA.data[5]
Data[5] => Reg_5:regB.data[5]
Data[5] => Reg_5:regC.data[5]
Data[5] => Reg_5:regD.data[5]
clock => Reg_5:regA.Clock
clock => Reg_5:regB.Clock
clock => Reg_5:regC.Clock
clock => Reg_5:regD.Clock
reset => Reg_5:regA.reset
reset => Reg_5:regB.reset
reset => Reg_5:regC.reset
reset => Reg_5:regD.reset
enable => enable1.IN1
enable => enable2.IN1
enable => enable3.IN1
enable => enable4.IN1
Reg0[0] <= Reg_5:regA.output[0]
Reg0[1] <= Reg_5:regA.output[1]
Reg0[2] <= Reg_5:regA.output[2]
Reg0[3] <= Reg_5:regA.output[3]
Reg0[4] <= Reg_5:regA.output[4]
Reg0[5] <= Reg_5:regA.output[5]
Reg1[0] <= Reg_5:regB.output[0]
Reg1[1] <= Reg_5:regB.output[1]
Reg1[2] <= Reg_5:regB.output[2]
Reg1[3] <= Reg_5:regB.output[3]
Reg1[4] <= Reg_5:regB.output[4]
Reg1[5] <= Reg_5:regB.output[5]
Reg2[0] <= Reg_5:regC.output[0]
Reg2[1] <= Reg_5:regC.output[1]
Reg2[2] <= Reg_5:regC.output[2]
Reg2[3] <= Reg_5:regC.output[3]
Reg2[4] <= Reg_5:regC.output[4]
Reg2[5] <= Reg_5:regC.output[5]
Reg3[0] <= Reg_5:regD.output[0]
Reg3[1] <= Reg_5:regD.output[1]
Reg3[2] <= Reg_5:regD.output[2]
Reg3[3] <= Reg_5:regD.output[3]
Reg3[4] <= Reg_5:regD.output[4]
Reg3[5] <= Reg_5:regD.output[5]


|processor|dataCache:inst82|instrTagSets:tset0|instrTagBlocks:block1|decoder2to4:deco
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Output[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrTagSets:tset0|instrTagBlocks:block1|Reg_5:regA
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrTagSets:tset0|instrTagBlocks:block1|Reg_5:regB
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrTagSets:tset0|instrTagBlocks:block1|Reg_5:regC
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrTagSets:tset0|instrTagBlocks:block1|Reg_5:regD
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrTagSets:tset0|instrTagBlocks:block2
address[0] => decoder2to4:deco.Sel[0]
address[1] => decoder2to4:deco.Sel[1]
Data[0] => Reg_5:regA.data[0]
Data[0] => Reg_5:regB.data[0]
Data[0] => Reg_5:regC.data[0]
Data[0] => Reg_5:regD.data[0]
Data[1] => Reg_5:regA.data[1]
Data[1] => Reg_5:regB.data[1]
Data[1] => Reg_5:regC.data[1]
Data[1] => Reg_5:regD.data[1]
Data[2] => Reg_5:regA.data[2]
Data[2] => Reg_5:regB.data[2]
Data[2] => Reg_5:regC.data[2]
Data[2] => Reg_5:regD.data[2]
Data[3] => Reg_5:regA.data[3]
Data[3] => Reg_5:regB.data[3]
Data[3] => Reg_5:regC.data[3]
Data[3] => Reg_5:regD.data[3]
Data[4] => Reg_5:regA.data[4]
Data[4] => Reg_5:regB.data[4]
Data[4] => Reg_5:regC.data[4]
Data[4] => Reg_5:regD.data[4]
Data[5] => Reg_5:regA.data[5]
Data[5] => Reg_5:regB.data[5]
Data[5] => Reg_5:regC.data[5]
Data[5] => Reg_5:regD.data[5]
clock => Reg_5:regA.Clock
clock => Reg_5:regB.Clock
clock => Reg_5:regC.Clock
clock => Reg_5:regD.Clock
reset => Reg_5:regA.reset
reset => Reg_5:regB.reset
reset => Reg_5:regC.reset
reset => Reg_5:regD.reset
enable => enable1.IN1
enable => enable2.IN1
enable => enable3.IN1
enable => enable4.IN1
Reg0[0] <= Reg_5:regA.output[0]
Reg0[1] <= Reg_5:regA.output[1]
Reg0[2] <= Reg_5:regA.output[2]
Reg0[3] <= Reg_5:regA.output[3]
Reg0[4] <= Reg_5:regA.output[4]
Reg0[5] <= Reg_5:regA.output[5]
Reg1[0] <= Reg_5:regB.output[0]
Reg1[1] <= Reg_5:regB.output[1]
Reg1[2] <= Reg_5:regB.output[2]
Reg1[3] <= Reg_5:regB.output[3]
Reg1[4] <= Reg_5:regB.output[4]
Reg1[5] <= Reg_5:regB.output[5]
Reg2[0] <= Reg_5:regC.output[0]
Reg2[1] <= Reg_5:regC.output[1]
Reg2[2] <= Reg_5:regC.output[2]
Reg2[3] <= Reg_5:regC.output[3]
Reg2[4] <= Reg_5:regC.output[4]
Reg2[5] <= Reg_5:regC.output[5]
Reg3[0] <= Reg_5:regD.output[0]
Reg3[1] <= Reg_5:regD.output[1]
Reg3[2] <= Reg_5:regD.output[2]
Reg3[3] <= Reg_5:regD.output[3]
Reg3[4] <= Reg_5:regD.output[4]
Reg3[5] <= Reg_5:regD.output[5]


|processor|dataCache:inst82|instrTagSets:tset0|instrTagBlocks:block2|decoder2to4:deco
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Output[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrTagSets:tset0|instrTagBlocks:block2|Reg_5:regA
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrTagSets:tset0|instrTagBlocks:block2|Reg_5:regB
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrTagSets:tset0|instrTagBlocks:block2|Reg_5:regC
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrTagSets:tset0|instrTagBlocks:block2|Reg_5:regD
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrTagSets:tset1
address[0] => instrTagBlocks:block1.address[0]
address[0] => instrTagBlocks:block2.address[0]
address[1] => instrTagBlocks:block1.address[1]
address[1] => instrTagBlocks:block2.address[1]
Data[0] => instrTagBlocks:block1.Data[0]
Data[0] => instrTagBlocks:block2.Data[0]
Data[1] => instrTagBlocks:block1.Data[1]
Data[1] => instrTagBlocks:block2.Data[1]
Data[2] => instrTagBlocks:block1.Data[2]
Data[2] => instrTagBlocks:block2.Data[2]
Data[3] => instrTagBlocks:block1.Data[3]
Data[3] => instrTagBlocks:block2.Data[3]
Data[4] => instrTagBlocks:block1.Data[4]
Data[4] => instrTagBlocks:block2.Data[4]
Data[5] => instrTagBlocks:block1.Data[5]
Data[5] => instrTagBlocks:block2.Data[5]
clock => instrTagBlocks:block1.clock
clock => instrTagBlocks:block2.clock
reset => instrTagBlocks:block1.reset
reset => instrTagBlocks:block2.reset
enable => enableBlock1.IN0
enable => enableBlock2.IN0
bl => enableBlock2.IN1
bl => enableBlock1.IN1
Reg0[0] <= instrTagBlocks:block1.Reg0[0]
Reg0[1] <= instrTagBlocks:block1.Reg0[1]
Reg0[2] <= instrTagBlocks:block1.Reg0[2]
Reg0[3] <= instrTagBlocks:block1.Reg0[3]
Reg0[4] <= instrTagBlocks:block1.Reg0[4]
Reg0[5] <= instrTagBlocks:block1.Reg0[5]
Reg1[0] <= instrTagBlocks:block1.Reg1[0]
Reg1[1] <= instrTagBlocks:block1.Reg1[1]
Reg1[2] <= instrTagBlocks:block1.Reg1[2]
Reg1[3] <= instrTagBlocks:block1.Reg1[3]
Reg1[4] <= instrTagBlocks:block1.Reg1[4]
Reg1[5] <= instrTagBlocks:block1.Reg1[5]
Reg2[0] <= instrTagBlocks:block1.Reg2[0]
Reg2[1] <= instrTagBlocks:block1.Reg2[1]
Reg2[2] <= instrTagBlocks:block1.Reg2[2]
Reg2[3] <= instrTagBlocks:block1.Reg2[3]
Reg2[4] <= instrTagBlocks:block1.Reg2[4]
Reg2[5] <= instrTagBlocks:block1.Reg2[5]
Reg3[0] <= instrTagBlocks:block1.Reg3[0]
Reg3[1] <= instrTagBlocks:block1.Reg3[1]
Reg3[2] <= instrTagBlocks:block1.Reg3[2]
Reg3[3] <= instrTagBlocks:block1.Reg3[3]
Reg3[4] <= instrTagBlocks:block1.Reg3[4]
Reg3[5] <= instrTagBlocks:block1.Reg3[5]
Reg4[0] <= instrTagBlocks:block2.Reg0[0]
Reg4[1] <= instrTagBlocks:block2.Reg0[1]
Reg4[2] <= instrTagBlocks:block2.Reg0[2]
Reg4[3] <= instrTagBlocks:block2.Reg0[3]
Reg4[4] <= instrTagBlocks:block2.Reg0[4]
Reg4[5] <= instrTagBlocks:block2.Reg0[5]
Reg5[0] <= instrTagBlocks:block2.Reg1[0]
Reg5[1] <= instrTagBlocks:block2.Reg1[1]
Reg5[2] <= instrTagBlocks:block2.Reg1[2]
Reg5[3] <= instrTagBlocks:block2.Reg1[3]
Reg5[4] <= instrTagBlocks:block2.Reg1[4]
Reg5[5] <= instrTagBlocks:block2.Reg1[5]
Reg6[0] <= instrTagBlocks:block2.Reg2[0]
Reg6[1] <= instrTagBlocks:block2.Reg2[1]
Reg6[2] <= instrTagBlocks:block2.Reg2[2]
Reg6[3] <= instrTagBlocks:block2.Reg2[3]
Reg6[4] <= instrTagBlocks:block2.Reg2[4]
Reg6[5] <= instrTagBlocks:block2.Reg2[5]
Reg7[0] <= instrTagBlocks:block2.Reg3[0]
Reg7[1] <= instrTagBlocks:block2.Reg3[1]
Reg7[2] <= instrTagBlocks:block2.Reg3[2]
Reg7[3] <= instrTagBlocks:block2.Reg3[3]
Reg7[4] <= instrTagBlocks:block2.Reg3[4]
Reg7[5] <= instrTagBlocks:block2.Reg3[5]


|processor|dataCache:inst82|instrTagSets:tset1|instrTagBlocks:block1
address[0] => decoder2to4:deco.Sel[0]
address[1] => decoder2to4:deco.Sel[1]
Data[0] => Reg_5:regA.data[0]
Data[0] => Reg_5:regB.data[0]
Data[0] => Reg_5:regC.data[0]
Data[0] => Reg_5:regD.data[0]
Data[1] => Reg_5:regA.data[1]
Data[1] => Reg_5:regB.data[1]
Data[1] => Reg_5:regC.data[1]
Data[1] => Reg_5:regD.data[1]
Data[2] => Reg_5:regA.data[2]
Data[2] => Reg_5:regB.data[2]
Data[2] => Reg_5:regC.data[2]
Data[2] => Reg_5:regD.data[2]
Data[3] => Reg_5:regA.data[3]
Data[3] => Reg_5:regB.data[3]
Data[3] => Reg_5:regC.data[3]
Data[3] => Reg_5:regD.data[3]
Data[4] => Reg_5:regA.data[4]
Data[4] => Reg_5:regB.data[4]
Data[4] => Reg_5:regC.data[4]
Data[4] => Reg_5:regD.data[4]
Data[5] => Reg_5:regA.data[5]
Data[5] => Reg_5:regB.data[5]
Data[5] => Reg_5:regC.data[5]
Data[5] => Reg_5:regD.data[5]
clock => Reg_5:regA.Clock
clock => Reg_5:regB.Clock
clock => Reg_5:regC.Clock
clock => Reg_5:regD.Clock
reset => Reg_5:regA.reset
reset => Reg_5:regB.reset
reset => Reg_5:regC.reset
reset => Reg_5:regD.reset
enable => enable1.IN1
enable => enable2.IN1
enable => enable3.IN1
enable => enable4.IN1
Reg0[0] <= Reg_5:regA.output[0]
Reg0[1] <= Reg_5:regA.output[1]
Reg0[2] <= Reg_5:regA.output[2]
Reg0[3] <= Reg_5:regA.output[3]
Reg0[4] <= Reg_5:regA.output[4]
Reg0[5] <= Reg_5:regA.output[5]
Reg1[0] <= Reg_5:regB.output[0]
Reg1[1] <= Reg_5:regB.output[1]
Reg1[2] <= Reg_5:regB.output[2]
Reg1[3] <= Reg_5:regB.output[3]
Reg1[4] <= Reg_5:regB.output[4]
Reg1[5] <= Reg_5:regB.output[5]
Reg2[0] <= Reg_5:regC.output[0]
Reg2[1] <= Reg_5:regC.output[1]
Reg2[2] <= Reg_5:regC.output[2]
Reg2[3] <= Reg_5:regC.output[3]
Reg2[4] <= Reg_5:regC.output[4]
Reg2[5] <= Reg_5:regC.output[5]
Reg3[0] <= Reg_5:regD.output[0]
Reg3[1] <= Reg_5:regD.output[1]
Reg3[2] <= Reg_5:regD.output[2]
Reg3[3] <= Reg_5:regD.output[3]
Reg3[4] <= Reg_5:regD.output[4]
Reg3[5] <= Reg_5:regD.output[5]


|processor|dataCache:inst82|instrTagSets:tset1|instrTagBlocks:block1|decoder2to4:deco
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Output[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrTagSets:tset1|instrTagBlocks:block1|Reg_5:regA
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrTagSets:tset1|instrTagBlocks:block1|Reg_5:regB
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrTagSets:tset1|instrTagBlocks:block1|Reg_5:regC
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrTagSets:tset1|instrTagBlocks:block1|Reg_5:regD
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrTagSets:tset1|instrTagBlocks:block2
address[0] => decoder2to4:deco.Sel[0]
address[1] => decoder2to4:deco.Sel[1]
Data[0] => Reg_5:regA.data[0]
Data[0] => Reg_5:regB.data[0]
Data[0] => Reg_5:regC.data[0]
Data[0] => Reg_5:regD.data[0]
Data[1] => Reg_5:regA.data[1]
Data[1] => Reg_5:regB.data[1]
Data[1] => Reg_5:regC.data[1]
Data[1] => Reg_5:regD.data[1]
Data[2] => Reg_5:regA.data[2]
Data[2] => Reg_5:regB.data[2]
Data[2] => Reg_5:regC.data[2]
Data[2] => Reg_5:regD.data[2]
Data[3] => Reg_5:regA.data[3]
Data[3] => Reg_5:regB.data[3]
Data[3] => Reg_5:regC.data[3]
Data[3] => Reg_5:regD.data[3]
Data[4] => Reg_5:regA.data[4]
Data[4] => Reg_5:regB.data[4]
Data[4] => Reg_5:regC.data[4]
Data[4] => Reg_5:regD.data[4]
Data[5] => Reg_5:regA.data[5]
Data[5] => Reg_5:regB.data[5]
Data[5] => Reg_5:regC.data[5]
Data[5] => Reg_5:regD.data[5]
clock => Reg_5:regA.Clock
clock => Reg_5:regB.Clock
clock => Reg_5:regC.Clock
clock => Reg_5:regD.Clock
reset => Reg_5:regA.reset
reset => Reg_5:regB.reset
reset => Reg_5:regC.reset
reset => Reg_5:regD.reset
enable => enable1.IN1
enable => enable2.IN1
enable => enable3.IN1
enable => enable4.IN1
Reg0[0] <= Reg_5:regA.output[0]
Reg0[1] <= Reg_5:regA.output[1]
Reg0[2] <= Reg_5:regA.output[2]
Reg0[3] <= Reg_5:regA.output[3]
Reg0[4] <= Reg_5:regA.output[4]
Reg0[5] <= Reg_5:regA.output[5]
Reg1[0] <= Reg_5:regB.output[0]
Reg1[1] <= Reg_5:regB.output[1]
Reg1[2] <= Reg_5:regB.output[2]
Reg1[3] <= Reg_5:regB.output[3]
Reg1[4] <= Reg_5:regB.output[4]
Reg1[5] <= Reg_5:regB.output[5]
Reg2[0] <= Reg_5:regC.output[0]
Reg2[1] <= Reg_5:regC.output[1]
Reg2[2] <= Reg_5:regC.output[2]
Reg2[3] <= Reg_5:regC.output[3]
Reg2[4] <= Reg_5:regC.output[4]
Reg2[5] <= Reg_5:regC.output[5]
Reg3[0] <= Reg_5:regD.output[0]
Reg3[1] <= Reg_5:regD.output[1]
Reg3[2] <= Reg_5:regD.output[2]
Reg3[3] <= Reg_5:regD.output[3]
Reg3[4] <= Reg_5:regD.output[4]
Reg3[5] <= Reg_5:regD.output[5]


|processor|dataCache:inst82|instrTagSets:tset1|instrTagBlocks:block2|decoder2to4:deco
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Output[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrTagSets:tset1|instrTagBlocks:block2|Reg_5:regA
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrTagSets:tset1|instrTagBlocks:block2|Reg_5:regB
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrTagSets:tset1|instrTagBlocks:block2|Reg_5:regC
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrTagSets:tset1|instrTagBlocks:block2|Reg_5:regD
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrTagSets:tset2
address[0] => instrTagBlocks:block1.address[0]
address[0] => instrTagBlocks:block2.address[0]
address[1] => instrTagBlocks:block1.address[1]
address[1] => instrTagBlocks:block2.address[1]
Data[0] => instrTagBlocks:block1.Data[0]
Data[0] => instrTagBlocks:block2.Data[0]
Data[1] => instrTagBlocks:block1.Data[1]
Data[1] => instrTagBlocks:block2.Data[1]
Data[2] => instrTagBlocks:block1.Data[2]
Data[2] => instrTagBlocks:block2.Data[2]
Data[3] => instrTagBlocks:block1.Data[3]
Data[3] => instrTagBlocks:block2.Data[3]
Data[4] => instrTagBlocks:block1.Data[4]
Data[4] => instrTagBlocks:block2.Data[4]
Data[5] => instrTagBlocks:block1.Data[5]
Data[5] => instrTagBlocks:block2.Data[5]
clock => instrTagBlocks:block1.clock
clock => instrTagBlocks:block2.clock
reset => instrTagBlocks:block1.reset
reset => instrTagBlocks:block2.reset
enable => enableBlock1.IN0
enable => enableBlock2.IN0
bl => enableBlock2.IN1
bl => enableBlock1.IN1
Reg0[0] <= instrTagBlocks:block1.Reg0[0]
Reg0[1] <= instrTagBlocks:block1.Reg0[1]
Reg0[2] <= instrTagBlocks:block1.Reg0[2]
Reg0[3] <= instrTagBlocks:block1.Reg0[3]
Reg0[4] <= instrTagBlocks:block1.Reg0[4]
Reg0[5] <= instrTagBlocks:block1.Reg0[5]
Reg1[0] <= instrTagBlocks:block1.Reg1[0]
Reg1[1] <= instrTagBlocks:block1.Reg1[1]
Reg1[2] <= instrTagBlocks:block1.Reg1[2]
Reg1[3] <= instrTagBlocks:block1.Reg1[3]
Reg1[4] <= instrTagBlocks:block1.Reg1[4]
Reg1[5] <= instrTagBlocks:block1.Reg1[5]
Reg2[0] <= instrTagBlocks:block1.Reg2[0]
Reg2[1] <= instrTagBlocks:block1.Reg2[1]
Reg2[2] <= instrTagBlocks:block1.Reg2[2]
Reg2[3] <= instrTagBlocks:block1.Reg2[3]
Reg2[4] <= instrTagBlocks:block1.Reg2[4]
Reg2[5] <= instrTagBlocks:block1.Reg2[5]
Reg3[0] <= instrTagBlocks:block1.Reg3[0]
Reg3[1] <= instrTagBlocks:block1.Reg3[1]
Reg3[2] <= instrTagBlocks:block1.Reg3[2]
Reg3[3] <= instrTagBlocks:block1.Reg3[3]
Reg3[4] <= instrTagBlocks:block1.Reg3[4]
Reg3[5] <= instrTagBlocks:block1.Reg3[5]
Reg4[0] <= instrTagBlocks:block2.Reg0[0]
Reg4[1] <= instrTagBlocks:block2.Reg0[1]
Reg4[2] <= instrTagBlocks:block2.Reg0[2]
Reg4[3] <= instrTagBlocks:block2.Reg0[3]
Reg4[4] <= instrTagBlocks:block2.Reg0[4]
Reg4[5] <= instrTagBlocks:block2.Reg0[5]
Reg5[0] <= instrTagBlocks:block2.Reg1[0]
Reg5[1] <= instrTagBlocks:block2.Reg1[1]
Reg5[2] <= instrTagBlocks:block2.Reg1[2]
Reg5[3] <= instrTagBlocks:block2.Reg1[3]
Reg5[4] <= instrTagBlocks:block2.Reg1[4]
Reg5[5] <= instrTagBlocks:block2.Reg1[5]
Reg6[0] <= instrTagBlocks:block2.Reg2[0]
Reg6[1] <= instrTagBlocks:block2.Reg2[1]
Reg6[2] <= instrTagBlocks:block2.Reg2[2]
Reg6[3] <= instrTagBlocks:block2.Reg2[3]
Reg6[4] <= instrTagBlocks:block2.Reg2[4]
Reg6[5] <= instrTagBlocks:block2.Reg2[5]
Reg7[0] <= instrTagBlocks:block2.Reg3[0]
Reg7[1] <= instrTagBlocks:block2.Reg3[1]
Reg7[2] <= instrTagBlocks:block2.Reg3[2]
Reg7[3] <= instrTagBlocks:block2.Reg3[3]
Reg7[4] <= instrTagBlocks:block2.Reg3[4]
Reg7[5] <= instrTagBlocks:block2.Reg3[5]


|processor|dataCache:inst82|instrTagSets:tset2|instrTagBlocks:block1
address[0] => decoder2to4:deco.Sel[0]
address[1] => decoder2to4:deco.Sel[1]
Data[0] => Reg_5:regA.data[0]
Data[0] => Reg_5:regB.data[0]
Data[0] => Reg_5:regC.data[0]
Data[0] => Reg_5:regD.data[0]
Data[1] => Reg_5:regA.data[1]
Data[1] => Reg_5:regB.data[1]
Data[1] => Reg_5:regC.data[1]
Data[1] => Reg_5:regD.data[1]
Data[2] => Reg_5:regA.data[2]
Data[2] => Reg_5:regB.data[2]
Data[2] => Reg_5:regC.data[2]
Data[2] => Reg_5:regD.data[2]
Data[3] => Reg_5:regA.data[3]
Data[3] => Reg_5:regB.data[3]
Data[3] => Reg_5:regC.data[3]
Data[3] => Reg_5:regD.data[3]
Data[4] => Reg_5:regA.data[4]
Data[4] => Reg_5:regB.data[4]
Data[4] => Reg_5:regC.data[4]
Data[4] => Reg_5:regD.data[4]
Data[5] => Reg_5:regA.data[5]
Data[5] => Reg_5:regB.data[5]
Data[5] => Reg_5:regC.data[5]
Data[5] => Reg_5:regD.data[5]
clock => Reg_5:regA.Clock
clock => Reg_5:regB.Clock
clock => Reg_5:regC.Clock
clock => Reg_5:regD.Clock
reset => Reg_5:regA.reset
reset => Reg_5:regB.reset
reset => Reg_5:regC.reset
reset => Reg_5:regD.reset
enable => enable1.IN1
enable => enable2.IN1
enable => enable3.IN1
enable => enable4.IN1
Reg0[0] <= Reg_5:regA.output[0]
Reg0[1] <= Reg_5:regA.output[1]
Reg0[2] <= Reg_5:regA.output[2]
Reg0[3] <= Reg_5:regA.output[3]
Reg0[4] <= Reg_5:regA.output[4]
Reg0[5] <= Reg_5:regA.output[5]
Reg1[0] <= Reg_5:regB.output[0]
Reg1[1] <= Reg_5:regB.output[1]
Reg1[2] <= Reg_5:regB.output[2]
Reg1[3] <= Reg_5:regB.output[3]
Reg1[4] <= Reg_5:regB.output[4]
Reg1[5] <= Reg_5:regB.output[5]
Reg2[0] <= Reg_5:regC.output[0]
Reg2[1] <= Reg_5:regC.output[1]
Reg2[2] <= Reg_5:regC.output[2]
Reg2[3] <= Reg_5:regC.output[3]
Reg2[4] <= Reg_5:regC.output[4]
Reg2[5] <= Reg_5:regC.output[5]
Reg3[0] <= Reg_5:regD.output[0]
Reg3[1] <= Reg_5:regD.output[1]
Reg3[2] <= Reg_5:regD.output[2]
Reg3[3] <= Reg_5:regD.output[3]
Reg3[4] <= Reg_5:regD.output[4]
Reg3[5] <= Reg_5:regD.output[5]


|processor|dataCache:inst82|instrTagSets:tset2|instrTagBlocks:block1|decoder2to4:deco
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Output[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrTagSets:tset2|instrTagBlocks:block1|Reg_5:regA
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrTagSets:tset2|instrTagBlocks:block1|Reg_5:regB
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrTagSets:tset2|instrTagBlocks:block1|Reg_5:regC
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrTagSets:tset2|instrTagBlocks:block1|Reg_5:regD
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrTagSets:tset2|instrTagBlocks:block2
address[0] => decoder2to4:deco.Sel[0]
address[1] => decoder2to4:deco.Sel[1]
Data[0] => Reg_5:regA.data[0]
Data[0] => Reg_5:regB.data[0]
Data[0] => Reg_5:regC.data[0]
Data[0] => Reg_5:regD.data[0]
Data[1] => Reg_5:regA.data[1]
Data[1] => Reg_5:regB.data[1]
Data[1] => Reg_5:regC.data[1]
Data[1] => Reg_5:regD.data[1]
Data[2] => Reg_5:regA.data[2]
Data[2] => Reg_5:regB.data[2]
Data[2] => Reg_5:regC.data[2]
Data[2] => Reg_5:regD.data[2]
Data[3] => Reg_5:regA.data[3]
Data[3] => Reg_5:regB.data[3]
Data[3] => Reg_5:regC.data[3]
Data[3] => Reg_5:regD.data[3]
Data[4] => Reg_5:regA.data[4]
Data[4] => Reg_5:regB.data[4]
Data[4] => Reg_5:regC.data[4]
Data[4] => Reg_5:regD.data[4]
Data[5] => Reg_5:regA.data[5]
Data[5] => Reg_5:regB.data[5]
Data[5] => Reg_5:regC.data[5]
Data[5] => Reg_5:regD.data[5]
clock => Reg_5:regA.Clock
clock => Reg_5:regB.Clock
clock => Reg_5:regC.Clock
clock => Reg_5:regD.Clock
reset => Reg_5:regA.reset
reset => Reg_5:regB.reset
reset => Reg_5:regC.reset
reset => Reg_5:regD.reset
enable => enable1.IN1
enable => enable2.IN1
enable => enable3.IN1
enable => enable4.IN1
Reg0[0] <= Reg_5:regA.output[0]
Reg0[1] <= Reg_5:regA.output[1]
Reg0[2] <= Reg_5:regA.output[2]
Reg0[3] <= Reg_5:regA.output[3]
Reg0[4] <= Reg_5:regA.output[4]
Reg0[5] <= Reg_5:regA.output[5]
Reg1[0] <= Reg_5:regB.output[0]
Reg1[1] <= Reg_5:regB.output[1]
Reg1[2] <= Reg_5:regB.output[2]
Reg1[3] <= Reg_5:regB.output[3]
Reg1[4] <= Reg_5:regB.output[4]
Reg1[5] <= Reg_5:regB.output[5]
Reg2[0] <= Reg_5:regC.output[0]
Reg2[1] <= Reg_5:regC.output[1]
Reg2[2] <= Reg_5:regC.output[2]
Reg2[3] <= Reg_5:regC.output[3]
Reg2[4] <= Reg_5:regC.output[4]
Reg2[5] <= Reg_5:regC.output[5]
Reg3[0] <= Reg_5:regD.output[0]
Reg3[1] <= Reg_5:regD.output[1]
Reg3[2] <= Reg_5:regD.output[2]
Reg3[3] <= Reg_5:regD.output[3]
Reg3[4] <= Reg_5:regD.output[4]
Reg3[5] <= Reg_5:regD.output[5]


|processor|dataCache:inst82|instrTagSets:tset2|instrTagBlocks:block2|decoder2to4:deco
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Output[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrTagSets:tset2|instrTagBlocks:block2|Reg_5:regA
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrTagSets:tset2|instrTagBlocks:block2|Reg_5:regB
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrTagSets:tset2|instrTagBlocks:block2|Reg_5:regC
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrTagSets:tset2|instrTagBlocks:block2|Reg_5:regD
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrTagSets:tset3
address[0] => instrTagBlocks:block1.address[0]
address[0] => instrTagBlocks:block2.address[0]
address[1] => instrTagBlocks:block1.address[1]
address[1] => instrTagBlocks:block2.address[1]
Data[0] => instrTagBlocks:block1.Data[0]
Data[0] => instrTagBlocks:block2.Data[0]
Data[1] => instrTagBlocks:block1.Data[1]
Data[1] => instrTagBlocks:block2.Data[1]
Data[2] => instrTagBlocks:block1.Data[2]
Data[2] => instrTagBlocks:block2.Data[2]
Data[3] => instrTagBlocks:block1.Data[3]
Data[3] => instrTagBlocks:block2.Data[3]
Data[4] => instrTagBlocks:block1.Data[4]
Data[4] => instrTagBlocks:block2.Data[4]
Data[5] => instrTagBlocks:block1.Data[5]
Data[5] => instrTagBlocks:block2.Data[5]
clock => instrTagBlocks:block1.clock
clock => instrTagBlocks:block2.clock
reset => instrTagBlocks:block1.reset
reset => instrTagBlocks:block2.reset
enable => enableBlock1.IN0
enable => enableBlock2.IN0
bl => enableBlock2.IN1
bl => enableBlock1.IN1
Reg0[0] <= instrTagBlocks:block1.Reg0[0]
Reg0[1] <= instrTagBlocks:block1.Reg0[1]
Reg0[2] <= instrTagBlocks:block1.Reg0[2]
Reg0[3] <= instrTagBlocks:block1.Reg0[3]
Reg0[4] <= instrTagBlocks:block1.Reg0[4]
Reg0[5] <= instrTagBlocks:block1.Reg0[5]
Reg1[0] <= instrTagBlocks:block1.Reg1[0]
Reg1[1] <= instrTagBlocks:block1.Reg1[1]
Reg1[2] <= instrTagBlocks:block1.Reg1[2]
Reg1[3] <= instrTagBlocks:block1.Reg1[3]
Reg1[4] <= instrTagBlocks:block1.Reg1[4]
Reg1[5] <= instrTagBlocks:block1.Reg1[5]
Reg2[0] <= instrTagBlocks:block1.Reg2[0]
Reg2[1] <= instrTagBlocks:block1.Reg2[1]
Reg2[2] <= instrTagBlocks:block1.Reg2[2]
Reg2[3] <= instrTagBlocks:block1.Reg2[3]
Reg2[4] <= instrTagBlocks:block1.Reg2[4]
Reg2[5] <= instrTagBlocks:block1.Reg2[5]
Reg3[0] <= instrTagBlocks:block1.Reg3[0]
Reg3[1] <= instrTagBlocks:block1.Reg3[1]
Reg3[2] <= instrTagBlocks:block1.Reg3[2]
Reg3[3] <= instrTagBlocks:block1.Reg3[3]
Reg3[4] <= instrTagBlocks:block1.Reg3[4]
Reg3[5] <= instrTagBlocks:block1.Reg3[5]
Reg4[0] <= instrTagBlocks:block2.Reg0[0]
Reg4[1] <= instrTagBlocks:block2.Reg0[1]
Reg4[2] <= instrTagBlocks:block2.Reg0[2]
Reg4[3] <= instrTagBlocks:block2.Reg0[3]
Reg4[4] <= instrTagBlocks:block2.Reg0[4]
Reg4[5] <= instrTagBlocks:block2.Reg0[5]
Reg5[0] <= instrTagBlocks:block2.Reg1[0]
Reg5[1] <= instrTagBlocks:block2.Reg1[1]
Reg5[2] <= instrTagBlocks:block2.Reg1[2]
Reg5[3] <= instrTagBlocks:block2.Reg1[3]
Reg5[4] <= instrTagBlocks:block2.Reg1[4]
Reg5[5] <= instrTagBlocks:block2.Reg1[5]
Reg6[0] <= instrTagBlocks:block2.Reg2[0]
Reg6[1] <= instrTagBlocks:block2.Reg2[1]
Reg6[2] <= instrTagBlocks:block2.Reg2[2]
Reg6[3] <= instrTagBlocks:block2.Reg2[3]
Reg6[4] <= instrTagBlocks:block2.Reg2[4]
Reg6[5] <= instrTagBlocks:block2.Reg2[5]
Reg7[0] <= instrTagBlocks:block2.Reg3[0]
Reg7[1] <= instrTagBlocks:block2.Reg3[1]
Reg7[2] <= instrTagBlocks:block2.Reg3[2]
Reg7[3] <= instrTagBlocks:block2.Reg3[3]
Reg7[4] <= instrTagBlocks:block2.Reg3[4]
Reg7[5] <= instrTagBlocks:block2.Reg3[5]


|processor|dataCache:inst82|instrTagSets:tset3|instrTagBlocks:block1
address[0] => decoder2to4:deco.Sel[0]
address[1] => decoder2to4:deco.Sel[1]
Data[0] => Reg_5:regA.data[0]
Data[0] => Reg_5:regB.data[0]
Data[0] => Reg_5:regC.data[0]
Data[0] => Reg_5:regD.data[0]
Data[1] => Reg_5:regA.data[1]
Data[1] => Reg_5:regB.data[1]
Data[1] => Reg_5:regC.data[1]
Data[1] => Reg_5:regD.data[1]
Data[2] => Reg_5:regA.data[2]
Data[2] => Reg_5:regB.data[2]
Data[2] => Reg_5:regC.data[2]
Data[2] => Reg_5:regD.data[2]
Data[3] => Reg_5:regA.data[3]
Data[3] => Reg_5:regB.data[3]
Data[3] => Reg_5:regC.data[3]
Data[3] => Reg_5:regD.data[3]
Data[4] => Reg_5:regA.data[4]
Data[4] => Reg_5:regB.data[4]
Data[4] => Reg_5:regC.data[4]
Data[4] => Reg_5:regD.data[4]
Data[5] => Reg_5:regA.data[5]
Data[5] => Reg_5:regB.data[5]
Data[5] => Reg_5:regC.data[5]
Data[5] => Reg_5:regD.data[5]
clock => Reg_5:regA.Clock
clock => Reg_5:regB.Clock
clock => Reg_5:regC.Clock
clock => Reg_5:regD.Clock
reset => Reg_5:regA.reset
reset => Reg_5:regB.reset
reset => Reg_5:regC.reset
reset => Reg_5:regD.reset
enable => enable1.IN1
enable => enable2.IN1
enable => enable3.IN1
enable => enable4.IN1
Reg0[0] <= Reg_5:regA.output[0]
Reg0[1] <= Reg_5:regA.output[1]
Reg0[2] <= Reg_5:regA.output[2]
Reg0[3] <= Reg_5:regA.output[3]
Reg0[4] <= Reg_5:regA.output[4]
Reg0[5] <= Reg_5:regA.output[5]
Reg1[0] <= Reg_5:regB.output[0]
Reg1[1] <= Reg_5:regB.output[1]
Reg1[2] <= Reg_5:regB.output[2]
Reg1[3] <= Reg_5:regB.output[3]
Reg1[4] <= Reg_5:regB.output[4]
Reg1[5] <= Reg_5:regB.output[5]
Reg2[0] <= Reg_5:regC.output[0]
Reg2[1] <= Reg_5:regC.output[1]
Reg2[2] <= Reg_5:regC.output[2]
Reg2[3] <= Reg_5:regC.output[3]
Reg2[4] <= Reg_5:regC.output[4]
Reg2[5] <= Reg_5:regC.output[5]
Reg3[0] <= Reg_5:regD.output[0]
Reg3[1] <= Reg_5:regD.output[1]
Reg3[2] <= Reg_5:regD.output[2]
Reg3[3] <= Reg_5:regD.output[3]
Reg3[4] <= Reg_5:regD.output[4]
Reg3[5] <= Reg_5:regD.output[5]


|processor|dataCache:inst82|instrTagSets:tset3|instrTagBlocks:block1|decoder2to4:deco
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Output[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrTagSets:tset3|instrTagBlocks:block1|Reg_5:regA
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrTagSets:tset3|instrTagBlocks:block1|Reg_5:regB
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrTagSets:tset3|instrTagBlocks:block1|Reg_5:regC
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrTagSets:tset3|instrTagBlocks:block1|Reg_5:regD
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrTagSets:tset3|instrTagBlocks:block2
address[0] => decoder2to4:deco.Sel[0]
address[1] => decoder2to4:deco.Sel[1]
Data[0] => Reg_5:regA.data[0]
Data[0] => Reg_5:regB.data[0]
Data[0] => Reg_5:regC.data[0]
Data[0] => Reg_5:regD.data[0]
Data[1] => Reg_5:regA.data[1]
Data[1] => Reg_5:regB.data[1]
Data[1] => Reg_5:regC.data[1]
Data[1] => Reg_5:regD.data[1]
Data[2] => Reg_5:regA.data[2]
Data[2] => Reg_5:regB.data[2]
Data[2] => Reg_5:regC.data[2]
Data[2] => Reg_5:regD.data[2]
Data[3] => Reg_5:regA.data[3]
Data[3] => Reg_5:regB.data[3]
Data[3] => Reg_5:regC.data[3]
Data[3] => Reg_5:regD.data[3]
Data[4] => Reg_5:regA.data[4]
Data[4] => Reg_5:regB.data[4]
Data[4] => Reg_5:regC.data[4]
Data[4] => Reg_5:regD.data[4]
Data[5] => Reg_5:regA.data[5]
Data[5] => Reg_5:regB.data[5]
Data[5] => Reg_5:regC.data[5]
Data[5] => Reg_5:regD.data[5]
clock => Reg_5:regA.Clock
clock => Reg_5:regB.Clock
clock => Reg_5:regC.Clock
clock => Reg_5:regD.Clock
reset => Reg_5:regA.reset
reset => Reg_5:regB.reset
reset => Reg_5:regC.reset
reset => Reg_5:regD.reset
enable => enable1.IN1
enable => enable2.IN1
enable => enable3.IN1
enable => enable4.IN1
Reg0[0] <= Reg_5:regA.output[0]
Reg0[1] <= Reg_5:regA.output[1]
Reg0[2] <= Reg_5:regA.output[2]
Reg0[3] <= Reg_5:regA.output[3]
Reg0[4] <= Reg_5:regA.output[4]
Reg0[5] <= Reg_5:regA.output[5]
Reg1[0] <= Reg_5:regB.output[0]
Reg1[1] <= Reg_5:regB.output[1]
Reg1[2] <= Reg_5:regB.output[2]
Reg1[3] <= Reg_5:regB.output[3]
Reg1[4] <= Reg_5:regB.output[4]
Reg1[5] <= Reg_5:regB.output[5]
Reg2[0] <= Reg_5:regC.output[0]
Reg2[1] <= Reg_5:regC.output[1]
Reg2[2] <= Reg_5:regC.output[2]
Reg2[3] <= Reg_5:regC.output[3]
Reg2[4] <= Reg_5:regC.output[4]
Reg2[5] <= Reg_5:regC.output[5]
Reg3[0] <= Reg_5:regD.output[0]
Reg3[1] <= Reg_5:regD.output[1]
Reg3[2] <= Reg_5:regD.output[2]
Reg3[3] <= Reg_5:regD.output[3]
Reg3[4] <= Reg_5:regD.output[4]
Reg3[5] <= Reg_5:regD.output[5]


|processor|dataCache:inst82|instrTagSets:tset3|instrTagBlocks:block2|decoder2to4:deco
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Output[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrTagSets:tset3|instrTagBlocks:block2|Reg_5:regA
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrTagSets:tset3|instrTagBlocks:block2|Reg_5:regB
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrTagSets:tset3|instrTagBlocks:block2|Reg_5:regC
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|instrTagSets:tset3|instrTagBlocks:block2|Reg_5:regD
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|decoder2to4:decodeSet
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Output[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|decoder2to4:decodeword
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Output[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dataCache:inst82|setTagMux:curTag
address[0] => Mux0.IN4
address[0] => Mux1.IN4
address[0] => Mux2.IN4
address[0] => Mux3.IN4
address[0] => Mux4.IN4
address[0] => Mux5.IN4
address[1] => Mux0.IN3
address[1] => Mux1.IN3
address[1] => Mux2.IN3
address[1] => Mux3.IN3
address[1] => Mux4.IN3
address[1] => Mux5.IN3
address[2] => Mux0.IN2
address[2] => Mux1.IN2
address[2] => Mux2.IN2
address[2] => Mux3.IN2
address[2] => Mux4.IN2
address[2] => Mux5.IN2
address[3] => Mux0.IN1
address[3] => Mux1.IN1
address[3] => Mux2.IN1
address[3] => Mux3.IN1
address[3] => Mux4.IN1
address[3] => Mux5.IN1
address[4] => Mux0.IN0
address[4] => Mux1.IN0
address[4] => Mux2.IN0
address[4] => Mux3.IN0
address[4] => Mux4.IN0
address[4] => Mux5.IN0
result[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg0[0] => Mux5.IN5
reg0[1] => Mux4.IN5
reg0[2] => Mux3.IN5
reg0[3] => Mux2.IN5
reg0[4] => Mux1.IN5
reg0[5] => Mux0.IN5
reg1[0] => Mux5.IN6
reg1[1] => Mux4.IN6
reg1[2] => Mux3.IN6
reg1[3] => Mux2.IN6
reg1[4] => Mux1.IN6
reg1[5] => Mux0.IN6
reg2[0] => Mux5.IN7
reg2[1] => Mux4.IN7
reg2[2] => Mux3.IN7
reg2[3] => Mux2.IN7
reg2[4] => Mux1.IN7
reg2[5] => Mux0.IN7
reg3[0] => Mux5.IN8
reg3[1] => Mux4.IN8
reg3[2] => Mux3.IN8
reg3[3] => Mux2.IN8
reg3[4] => Mux1.IN8
reg3[5] => Mux0.IN8
reg4[0] => Mux5.IN9
reg4[1] => Mux4.IN9
reg4[2] => Mux3.IN9
reg4[3] => Mux2.IN9
reg4[4] => Mux1.IN9
reg4[5] => Mux0.IN9
reg5[0] => Mux5.IN10
reg5[1] => Mux4.IN10
reg5[2] => Mux3.IN10
reg5[3] => Mux2.IN10
reg5[4] => Mux1.IN10
reg5[5] => Mux0.IN10
reg6[0] => Mux5.IN11
reg6[1] => Mux4.IN11
reg6[2] => Mux3.IN11
reg6[3] => Mux2.IN11
reg6[4] => Mux1.IN11
reg6[5] => Mux0.IN11
reg7[0] => Mux5.IN12
reg7[1] => Mux4.IN12
reg7[2] => Mux3.IN12
reg7[3] => Mux2.IN12
reg7[4] => Mux1.IN12
reg7[5] => Mux0.IN12
reg8[0] => Mux5.IN13
reg8[1] => Mux4.IN13
reg8[2] => Mux3.IN13
reg8[3] => Mux2.IN13
reg8[4] => Mux1.IN13
reg8[5] => Mux0.IN13
reg9[0] => Mux5.IN14
reg9[1] => Mux4.IN14
reg9[2] => Mux3.IN14
reg9[3] => Mux2.IN14
reg9[4] => Mux1.IN14
reg9[5] => Mux0.IN14
reg10[0] => Mux5.IN15
reg10[1] => Mux4.IN15
reg10[2] => Mux3.IN15
reg10[3] => Mux2.IN15
reg10[4] => Mux1.IN15
reg10[5] => Mux0.IN15
reg11[0] => Mux5.IN16
reg11[1] => Mux4.IN16
reg11[2] => Mux3.IN16
reg11[3] => Mux2.IN16
reg11[4] => Mux1.IN16
reg11[5] => Mux0.IN16
reg12[0] => Mux5.IN17
reg12[1] => Mux4.IN17
reg12[2] => Mux3.IN17
reg12[3] => Mux2.IN17
reg12[4] => Mux1.IN17
reg12[5] => Mux0.IN17
reg13[0] => Mux5.IN18
reg13[1] => Mux4.IN18
reg13[2] => Mux3.IN18
reg13[3] => Mux2.IN18
reg13[4] => Mux1.IN18
reg13[5] => Mux0.IN18
reg14[0] => Mux5.IN19
reg14[1] => Mux4.IN19
reg14[2] => Mux3.IN19
reg14[3] => Mux2.IN19
reg14[4] => Mux1.IN19
reg14[5] => Mux0.IN19
reg15[0] => Mux5.IN20
reg15[1] => Mux4.IN20
reg15[2] => Mux3.IN20
reg15[3] => Mux2.IN20
reg15[4] => Mux1.IN20
reg15[5] => Mux0.IN20
reg16[0] => Mux5.IN21
reg16[1] => Mux4.IN21
reg16[2] => Mux3.IN21
reg16[3] => Mux2.IN21
reg16[4] => Mux1.IN21
reg16[5] => Mux0.IN21
reg17[0] => Mux5.IN22
reg17[1] => Mux4.IN22
reg17[2] => Mux3.IN22
reg17[3] => Mux2.IN22
reg17[4] => Mux1.IN22
reg17[5] => Mux0.IN22
reg18[0] => Mux5.IN23
reg18[1] => Mux4.IN23
reg18[2] => Mux3.IN23
reg18[3] => Mux2.IN23
reg18[4] => Mux1.IN23
reg18[5] => Mux0.IN23
reg19[0] => Mux5.IN24
reg19[1] => Mux4.IN24
reg19[2] => Mux3.IN24
reg19[3] => Mux2.IN24
reg19[4] => Mux1.IN24
reg19[5] => Mux0.IN24
reg20[0] => Mux5.IN25
reg20[1] => Mux4.IN25
reg20[2] => Mux3.IN25
reg20[3] => Mux2.IN25
reg20[4] => Mux1.IN25
reg20[5] => Mux0.IN25
reg21[0] => Mux5.IN26
reg21[1] => Mux4.IN26
reg21[2] => Mux3.IN26
reg21[3] => Mux2.IN26
reg21[4] => Mux1.IN26
reg21[5] => Mux0.IN26
reg22[0] => Mux5.IN27
reg22[1] => Mux4.IN27
reg22[2] => Mux3.IN27
reg22[3] => Mux2.IN27
reg22[4] => Mux1.IN27
reg22[5] => Mux0.IN27
reg23[0] => Mux5.IN28
reg23[1] => Mux4.IN28
reg23[2] => Mux3.IN28
reg23[3] => Mux2.IN28
reg23[4] => Mux1.IN28
reg23[5] => Mux0.IN28
reg24[0] => Mux5.IN29
reg24[1] => Mux4.IN29
reg24[2] => Mux3.IN29
reg24[3] => Mux2.IN29
reg24[4] => Mux1.IN29
reg24[5] => Mux0.IN29
reg25[0] => Mux5.IN30
reg25[1] => Mux4.IN30
reg25[2] => Mux3.IN30
reg25[3] => Mux2.IN30
reg25[4] => Mux1.IN30
reg25[5] => Mux0.IN30
reg26[0] => Mux5.IN31
reg26[1] => Mux4.IN31
reg26[2] => Mux3.IN31
reg26[3] => Mux2.IN31
reg26[4] => Mux1.IN31
reg26[5] => Mux0.IN31
reg27[0] => Mux5.IN32
reg27[1] => Mux4.IN32
reg27[2] => Mux3.IN32
reg27[3] => Mux2.IN32
reg27[4] => Mux1.IN32
reg27[5] => Mux0.IN32
reg28[0] => Mux5.IN33
reg28[1] => Mux4.IN33
reg28[2] => Mux3.IN33
reg28[3] => Mux2.IN33
reg28[4] => Mux1.IN33
reg28[5] => Mux0.IN33
reg29[0] => Mux5.IN34
reg29[1] => Mux4.IN34
reg29[2] => Mux3.IN34
reg29[3] => Mux2.IN34
reg29[4] => Mux1.IN34
reg29[5] => Mux0.IN34
reg30[0] => Mux5.IN35
reg30[1] => Mux4.IN35
reg30[2] => Mux3.IN35
reg30[3] => Mux2.IN35
reg30[4] => Mux1.IN35
reg30[5] => Mux0.IN35
reg31[0] => Mux5.IN36
reg31[1] => Mux4.IN36
reg31[2] => Mux3.IN36
reg31[3] => Mux2.IN36
reg31[4] => Mux1.IN36
reg31[5] => Mux0.IN36


|processor|dataCache:inst82|setDataMux:curData
address[0] => Mux0.IN4
address[0] => Mux1.IN4
address[0] => Mux2.IN4
address[0] => Mux3.IN4
address[0] => Mux4.IN4
address[0] => Mux5.IN4
address[0] => Mux6.IN4
address[0] => Mux7.IN4
address[0] => Mux8.IN4
address[0] => Mux9.IN4
address[0] => Mux10.IN4
address[0] => Mux11.IN4
address[0] => Mux12.IN4
address[0] => Mux13.IN4
address[0] => Mux14.IN4
address[0] => Mux15.IN4
address[0] => Mux16.IN4
address[0] => Mux17.IN4
address[0] => Mux18.IN4
address[0] => Mux19.IN4
address[0] => Mux20.IN4
address[0] => Mux21.IN4
address[0] => Mux22.IN4
address[0] => Mux23.IN4
address[1] => Mux0.IN3
address[1] => Mux1.IN3
address[1] => Mux2.IN3
address[1] => Mux3.IN3
address[1] => Mux4.IN3
address[1] => Mux5.IN3
address[1] => Mux6.IN3
address[1] => Mux7.IN3
address[1] => Mux8.IN3
address[1] => Mux9.IN3
address[1] => Mux10.IN3
address[1] => Mux11.IN3
address[1] => Mux12.IN3
address[1] => Mux13.IN3
address[1] => Mux14.IN3
address[1] => Mux15.IN3
address[1] => Mux16.IN3
address[1] => Mux17.IN3
address[1] => Mux18.IN3
address[1] => Mux19.IN3
address[1] => Mux20.IN3
address[1] => Mux21.IN3
address[1] => Mux22.IN3
address[1] => Mux23.IN3
address[2] => Mux0.IN2
address[2] => Mux1.IN2
address[2] => Mux2.IN2
address[2] => Mux3.IN2
address[2] => Mux4.IN2
address[2] => Mux5.IN2
address[2] => Mux6.IN2
address[2] => Mux7.IN2
address[2] => Mux8.IN2
address[2] => Mux9.IN2
address[2] => Mux10.IN2
address[2] => Mux11.IN2
address[2] => Mux12.IN2
address[2] => Mux13.IN2
address[2] => Mux14.IN2
address[2] => Mux15.IN2
address[2] => Mux16.IN2
address[2] => Mux17.IN2
address[2] => Mux18.IN2
address[2] => Mux19.IN2
address[2] => Mux20.IN2
address[2] => Mux21.IN2
address[2] => Mux22.IN2
address[2] => Mux23.IN2
address[3] => Mux0.IN1
address[3] => Mux1.IN1
address[3] => Mux2.IN1
address[3] => Mux3.IN1
address[3] => Mux4.IN1
address[3] => Mux5.IN1
address[3] => Mux6.IN1
address[3] => Mux7.IN1
address[3] => Mux8.IN1
address[3] => Mux9.IN1
address[3] => Mux10.IN1
address[3] => Mux11.IN1
address[3] => Mux12.IN1
address[3] => Mux13.IN1
address[3] => Mux14.IN1
address[3] => Mux15.IN1
address[3] => Mux16.IN1
address[3] => Mux17.IN1
address[3] => Mux18.IN1
address[3] => Mux19.IN1
address[3] => Mux20.IN1
address[3] => Mux21.IN1
address[3] => Mux22.IN1
address[3] => Mux23.IN1
address[4] => Mux0.IN0
address[4] => Mux1.IN0
address[4] => Mux2.IN0
address[4] => Mux3.IN0
address[4] => Mux4.IN0
address[4] => Mux5.IN0
address[4] => Mux6.IN0
address[4] => Mux7.IN0
address[4] => Mux8.IN0
address[4] => Mux9.IN0
address[4] => Mux10.IN0
address[4] => Mux11.IN0
address[4] => Mux12.IN0
address[4] => Mux13.IN0
address[4] => Mux14.IN0
address[4] => Mux15.IN0
address[4] => Mux16.IN0
address[4] => Mux17.IN0
address[4] => Mux18.IN0
address[4] => Mux19.IN0
address[4] => Mux20.IN0
address[4] => Mux21.IN0
address[4] => Mux22.IN0
address[4] => Mux23.IN0
result[0] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg0[0] => Mux23.IN5
reg0[1] => Mux22.IN5
reg0[2] => Mux21.IN5
reg0[3] => Mux20.IN5
reg0[4] => Mux19.IN5
reg0[5] => Mux18.IN5
reg0[6] => Mux17.IN5
reg0[7] => Mux16.IN5
reg0[8] => Mux15.IN5
reg0[9] => Mux14.IN5
reg0[10] => Mux13.IN5
reg0[11] => Mux12.IN5
reg0[12] => Mux11.IN5
reg0[13] => Mux10.IN5
reg0[14] => Mux9.IN5
reg0[15] => Mux8.IN5
reg0[16] => Mux7.IN5
reg0[17] => Mux6.IN5
reg0[18] => Mux5.IN5
reg0[19] => Mux4.IN5
reg0[20] => Mux3.IN5
reg0[21] => Mux2.IN5
reg0[22] => Mux1.IN5
reg0[23] => Mux0.IN5
reg1[0] => Mux23.IN6
reg1[1] => Mux22.IN6
reg1[2] => Mux21.IN6
reg1[3] => Mux20.IN6
reg1[4] => Mux19.IN6
reg1[5] => Mux18.IN6
reg1[6] => Mux17.IN6
reg1[7] => Mux16.IN6
reg1[8] => Mux15.IN6
reg1[9] => Mux14.IN6
reg1[10] => Mux13.IN6
reg1[11] => Mux12.IN6
reg1[12] => Mux11.IN6
reg1[13] => Mux10.IN6
reg1[14] => Mux9.IN6
reg1[15] => Mux8.IN6
reg1[16] => Mux7.IN6
reg1[17] => Mux6.IN6
reg1[18] => Mux5.IN6
reg1[19] => Mux4.IN6
reg1[20] => Mux3.IN6
reg1[21] => Mux2.IN6
reg1[22] => Mux1.IN6
reg1[23] => Mux0.IN6
reg2[0] => Mux23.IN7
reg2[1] => Mux22.IN7
reg2[2] => Mux21.IN7
reg2[3] => Mux20.IN7
reg2[4] => Mux19.IN7
reg2[5] => Mux18.IN7
reg2[6] => Mux17.IN7
reg2[7] => Mux16.IN7
reg2[8] => Mux15.IN7
reg2[9] => Mux14.IN7
reg2[10] => Mux13.IN7
reg2[11] => Mux12.IN7
reg2[12] => Mux11.IN7
reg2[13] => Mux10.IN7
reg2[14] => Mux9.IN7
reg2[15] => Mux8.IN7
reg2[16] => Mux7.IN7
reg2[17] => Mux6.IN7
reg2[18] => Mux5.IN7
reg2[19] => Mux4.IN7
reg2[20] => Mux3.IN7
reg2[21] => Mux2.IN7
reg2[22] => Mux1.IN7
reg2[23] => Mux0.IN7
reg3[0] => Mux23.IN8
reg3[1] => Mux22.IN8
reg3[2] => Mux21.IN8
reg3[3] => Mux20.IN8
reg3[4] => Mux19.IN8
reg3[5] => Mux18.IN8
reg3[6] => Mux17.IN8
reg3[7] => Mux16.IN8
reg3[8] => Mux15.IN8
reg3[9] => Mux14.IN8
reg3[10] => Mux13.IN8
reg3[11] => Mux12.IN8
reg3[12] => Mux11.IN8
reg3[13] => Mux10.IN8
reg3[14] => Mux9.IN8
reg3[15] => Mux8.IN8
reg3[16] => Mux7.IN8
reg3[17] => Mux6.IN8
reg3[18] => Mux5.IN8
reg3[19] => Mux4.IN8
reg3[20] => Mux3.IN8
reg3[21] => Mux2.IN8
reg3[22] => Mux1.IN8
reg3[23] => Mux0.IN8
reg4[0] => Mux23.IN9
reg4[1] => Mux22.IN9
reg4[2] => Mux21.IN9
reg4[3] => Mux20.IN9
reg4[4] => Mux19.IN9
reg4[5] => Mux18.IN9
reg4[6] => Mux17.IN9
reg4[7] => Mux16.IN9
reg4[8] => Mux15.IN9
reg4[9] => Mux14.IN9
reg4[10] => Mux13.IN9
reg4[11] => Mux12.IN9
reg4[12] => Mux11.IN9
reg4[13] => Mux10.IN9
reg4[14] => Mux9.IN9
reg4[15] => Mux8.IN9
reg4[16] => Mux7.IN9
reg4[17] => Mux6.IN9
reg4[18] => Mux5.IN9
reg4[19] => Mux4.IN9
reg4[20] => Mux3.IN9
reg4[21] => Mux2.IN9
reg4[22] => Mux1.IN9
reg4[23] => Mux0.IN9
reg5[0] => Mux23.IN10
reg5[1] => Mux22.IN10
reg5[2] => Mux21.IN10
reg5[3] => Mux20.IN10
reg5[4] => Mux19.IN10
reg5[5] => Mux18.IN10
reg5[6] => Mux17.IN10
reg5[7] => Mux16.IN10
reg5[8] => Mux15.IN10
reg5[9] => Mux14.IN10
reg5[10] => Mux13.IN10
reg5[11] => Mux12.IN10
reg5[12] => Mux11.IN10
reg5[13] => Mux10.IN10
reg5[14] => Mux9.IN10
reg5[15] => Mux8.IN10
reg5[16] => Mux7.IN10
reg5[17] => Mux6.IN10
reg5[18] => Mux5.IN10
reg5[19] => Mux4.IN10
reg5[20] => Mux3.IN10
reg5[21] => Mux2.IN10
reg5[22] => Mux1.IN10
reg5[23] => Mux0.IN10
reg6[0] => Mux23.IN11
reg6[1] => Mux22.IN11
reg6[2] => Mux21.IN11
reg6[3] => Mux20.IN11
reg6[4] => Mux19.IN11
reg6[5] => Mux18.IN11
reg6[6] => Mux17.IN11
reg6[7] => Mux16.IN11
reg6[8] => Mux15.IN11
reg6[9] => Mux14.IN11
reg6[10] => Mux13.IN11
reg6[11] => Mux12.IN11
reg6[12] => Mux11.IN11
reg6[13] => Mux10.IN11
reg6[14] => Mux9.IN11
reg6[15] => Mux8.IN11
reg6[16] => Mux7.IN11
reg6[17] => Mux6.IN11
reg6[18] => Mux5.IN11
reg6[19] => Mux4.IN11
reg6[20] => Mux3.IN11
reg6[21] => Mux2.IN11
reg6[22] => Mux1.IN11
reg6[23] => Mux0.IN11
reg7[0] => Mux23.IN12
reg7[1] => Mux22.IN12
reg7[2] => Mux21.IN12
reg7[3] => Mux20.IN12
reg7[4] => Mux19.IN12
reg7[5] => Mux18.IN12
reg7[6] => Mux17.IN12
reg7[7] => Mux16.IN12
reg7[8] => Mux15.IN12
reg7[9] => Mux14.IN12
reg7[10] => Mux13.IN12
reg7[11] => Mux12.IN12
reg7[12] => Mux11.IN12
reg7[13] => Mux10.IN12
reg7[14] => Mux9.IN12
reg7[15] => Mux8.IN12
reg7[16] => Mux7.IN12
reg7[17] => Mux6.IN12
reg7[18] => Mux5.IN12
reg7[19] => Mux4.IN12
reg7[20] => Mux3.IN12
reg7[21] => Mux2.IN12
reg7[22] => Mux1.IN12
reg7[23] => Mux0.IN12
reg8[0] => Mux23.IN13
reg8[1] => Mux22.IN13
reg8[2] => Mux21.IN13
reg8[3] => Mux20.IN13
reg8[4] => Mux19.IN13
reg8[5] => Mux18.IN13
reg8[6] => Mux17.IN13
reg8[7] => Mux16.IN13
reg8[8] => Mux15.IN13
reg8[9] => Mux14.IN13
reg8[10] => Mux13.IN13
reg8[11] => Mux12.IN13
reg8[12] => Mux11.IN13
reg8[13] => Mux10.IN13
reg8[14] => Mux9.IN13
reg8[15] => Mux8.IN13
reg8[16] => Mux7.IN13
reg8[17] => Mux6.IN13
reg8[18] => Mux5.IN13
reg8[19] => Mux4.IN13
reg8[20] => Mux3.IN13
reg8[21] => Mux2.IN13
reg8[22] => Mux1.IN13
reg8[23] => Mux0.IN13
reg9[0] => Mux23.IN14
reg9[1] => Mux22.IN14
reg9[2] => Mux21.IN14
reg9[3] => Mux20.IN14
reg9[4] => Mux19.IN14
reg9[5] => Mux18.IN14
reg9[6] => Mux17.IN14
reg9[7] => Mux16.IN14
reg9[8] => Mux15.IN14
reg9[9] => Mux14.IN14
reg9[10] => Mux13.IN14
reg9[11] => Mux12.IN14
reg9[12] => Mux11.IN14
reg9[13] => Mux10.IN14
reg9[14] => Mux9.IN14
reg9[15] => Mux8.IN14
reg9[16] => Mux7.IN14
reg9[17] => Mux6.IN14
reg9[18] => Mux5.IN14
reg9[19] => Mux4.IN14
reg9[20] => Mux3.IN14
reg9[21] => Mux2.IN14
reg9[22] => Mux1.IN14
reg9[23] => Mux0.IN14
reg10[0] => Mux23.IN15
reg10[1] => Mux22.IN15
reg10[2] => Mux21.IN15
reg10[3] => Mux20.IN15
reg10[4] => Mux19.IN15
reg10[5] => Mux18.IN15
reg10[6] => Mux17.IN15
reg10[7] => Mux16.IN15
reg10[8] => Mux15.IN15
reg10[9] => Mux14.IN15
reg10[10] => Mux13.IN15
reg10[11] => Mux12.IN15
reg10[12] => Mux11.IN15
reg10[13] => Mux10.IN15
reg10[14] => Mux9.IN15
reg10[15] => Mux8.IN15
reg10[16] => Mux7.IN15
reg10[17] => Mux6.IN15
reg10[18] => Mux5.IN15
reg10[19] => Mux4.IN15
reg10[20] => Mux3.IN15
reg10[21] => Mux2.IN15
reg10[22] => Mux1.IN15
reg10[23] => Mux0.IN15
reg11[0] => Mux23.IN16
reg11[1] => Mux22.IN16
reg11[2] => Mux21.IN16
reg11[3] => Mux20.IN16
reg11[4] => Mux19.IN16
reg11[5] => Mux18.IN16
reg11[6] => Mux17.IN16
reg11[7] => Mux16.IN16
reg11[8] => Mux15.IN16
reg11[9] => Mux14.IN16
reg11[10] => Mux13.IN16
reg11[11] => Mux12.IN16
reg11[12] => Mux11.IN16
reg11[13] => Mux10.IN16
reg11[14] => Mux9.IN16
reg11[15] => Mux8.IN16
reg11[16] => Mux7.IN16
reg11[17] => Mux6.IN16
reg11[18] => Mux5.IN16
reg11[19] => Mux4.IN16
reg11[20] => Mux3.IN16
reg11[21] => Mux2.IN16
reg11[22] => Mux1.IN16
reg11[23] => Mux0.IN16
reg12[0] => Mux23.IN17
reg12[1] => Mux22.IN17
reg12[2] => Mux21.IN17
reg12[3] => Mux20.IN17
reg12[4] => Mux19.IN17
reg12[5] => Mux18.IN17
reg12[6] => Mux17.IN17
reg12[7] => Mux16.IN17
reg12[8] => Mux15.IN17
reg12[9] => Mux14.IN17
reg12[10] => Mux13.IN17
reg12[11] => Mux12.IN17
reg12[12] => Mux11.IN17
reg12[13] => Mux10.IN17
reg12[14] => Mux9.IN17
reg12[15] => Mux8.IN17
reg12[16] => Mux7.IN17
reg12[17] => Mux6.IN17
reg12[18] => Mux5.IN17
reg12[19] => Mux4.IN17
reg12[20] => Mux3.IN17
reg12[21] => Mux2.IN17
reg12[22] => Mux1.IN17
reg12[23] => Mux0.IN17
reg13[0] => Mux23.IN18
reg13[1] => Mux22.IN18
reg13[2] => Mux21.IN18
reg13[3] => Mux20.IN18
reg13[4] => Mux19.IN18
reg13[5] => Mux18.IN18
reg13[6] => Mux17.IN18
reg13[7] => Mux16.IN18
reg13[8] => Mux15.IN18
reg13[9] => Mux14.IN18
reg13[10] => Mux13.IN18
reg13[11] => Mux12.IN18
reg13[12] => Mux11.IN18
reg13[13] => Mux10.IN18
reg13[14] => Mux9.IN18
reg13[15] => Mux8.IN18
reg13[16] => Mux7.IN18
reg13[17] => Mux6.IN18
reg13[18] => Mux5.IN18
reg13[19] => Mux4.IN18
reg13[20] => Mux3.IN18
reg13[21] => Mux2.IN18
reg13[22] => Mux1.IN18
reg13[23] => Mux0.IN18
reg14[0] => Mux23.IN19
reg14[1] => Mux22.IN19
reg14[2] => Mux21.IN19
reg14[3] => Mux20.IN19
reg14[4] => Mux19.IN19
reg14[5] => Mux18.IN19
reg14[6] => Mux17.IN19
reg14[7] => Mux16.IN19
reg14[8] => Mux15.IN19
reg14[9] => Mux14.IN19
reg14[10] => Mux13.IN19
reg14[11] => Mux12.IN19
reg14[12] => Mux11.IN19
reg14[13] => Mux10.IN19
reg14[14] => Mux9.IN19
reg14[15] => Mux8.IN19
reg14[16] => Mux7.IN19
reg14[17] => Mux6.IN19
reg14[18] => Mux5.IN19
reg14[19] => Mux4.IN19
reg14[20] => Mux3.IN19
reg14[21] => Mux2.IN19
reg14[22] => Mux1.IN19
reg14[23] => Mux0.IN19
reg15[0] => Mux23.IN20
reg15[1] => Mux22.IN20
reg15[2] => Mux21.IN20
reg15[3] => Mux20.IN20
reg15[4] => Mux19.IN20
reg15[5] => Mux18.IN20
reg15[6] => Mux17.IN20
reg15[7] => Mux16.IN20
reg15[8] => Mux15.IN20
reg15[9] => Mux14.IN20
reg15[10] => Mux13.IN20
reg15[11] => Mux12.IN20
reg15[12] => Mux11.IN20
reg15[13] => Mux10.IN20
reg15[14] => Mux9.IN20
reg15[15] => Mux8.IN20
reg15[16] => Mux7.IN20
reg15[17] => Mux6.IN20
reg15[18] => Mux5.IN20
reg15[19] => Mux4.IN20
reg15[20] => Mux3.IN20
reg15[21] => Mux2.IN20
reg15[22] => Mux1.IN20
reg15[23] => Mux0.IN20
reg16[0] => Mux23.IN21
reg16[1] => Mux22.IN21
reg16[2] => Mux21.IN21
reg16[3] => Mux20.IN21
reg16[4] => Mux19.IN21
reg16[5] => Mux18.IN21
reg16[6] => Mux17.IN21
reg16[7] => Mux16.IN21
reg16[8] => Mux15.IN21
reg16[9] => Mux14.IN21
reg16[10] => Mux13.IN21
reg16[11] => Mux12.IN21
reg16[12] => Mux11.IN21
reg16[13] => Mux10.IN21
reg16[14] => Mux9.IN21
reg16[15] => Mux8.IN21
reg16[16] => Mux7.IN21
reg16[17] => Mux6.IN21
reg16[18] => Mux5.IN21
reg16[19] => Mux4.IN21
reg16[20] => Mux3.IN21
reg16[21] => Mux2.IN21
reg16[22] => Mux1.IN21
reg16[23] => Mux0.IN21
reg17[0] => Mux23.IN22
reg17[1] => Mux22.IN22
reg17[2] => Mux21.IN22
reg17[3] => Mux20.IN22
reg17[4] => Mux19.IN22
reg17[5] => Mux18.IN22
reg17[6] => Mux17.IN22
reg17[7] => Mux16.IN22
reg17[8] => Mux15.IN22
reg17[9] => Mux14.IN22
reg17[10] => Mux13.IN22
reg17[11] => Mux12.IN22
reg17[12] => Mux11.IN22
reg17[13] => Mux10.IN22
reg17[14] => Mux9.IN22
reg17[15] => Mux8.IN22
reg17[16] => Mux7.IN22
reg17[17] => Mux6.IN22
reg17[18] => Mux5.IN22
reg17[19] => Mux4.IN22
reg17[20] => Mux3.IN22
reg17[21] => Mux2.IN22
reg17[22] => Mux1.IN22
reg17[23] => Mux0.IN22
reg18[0] => Mux23.IN23
reg18[1] => Mux22.IN23
reg18[2] => Mux21.IN23
reg18[3] => Mux20.IN23
reg18[4] => Mux19.IN23
reg18[5] => Mux18.IN23
reg18[6] => Mux17.IN23
reg18[7] => Mux16.IN23
reg18[8] => Mux15.IN23
reg18[9] => Mux14.IN23
reg18[10] => Mux13.IN23
reg18[11] => Mux12.IN23
reg18[12] => Mux11.IN23
reg18[13] => Mux10.IN23
reg18[14] => Mux9.IN23
reg18[15] => Mux8.IN23
reg18[16] => Mux7.IN23
reg18[17] => Mux6.IN23
reg18[18] => Mux5.IN23
reg18[19] => Mux4.IN23
reg18[20] => Mux3.IN23
reg18[21] => Mux2.IN23
reg18[22] => Mux1.IN23
reg18[23] => Mux0.IN23
reg19[0] => Mux23.IN24
reg19[1] => Mux22.IN24
reg19[2] => Mux21.IN24
reg19[3] => Mux20.IN24
reg19[4] => Mux19.IN24
reg19[5] => Mux18.IN24
reg19[6] => Mux17.IN24
reg19[7] => Mux16.IN24
reg19[8] => Mux15.IN24
reg19[9] => Mux14.IN24
reg19[10] => Mux13.IN24
reg19[11] => Mux12.IN24
reg19[12] => Mux11.IN24
reg19[13] => Mux10.IN24
reg19[14] => Mux9.IN24
reg19[15] => Mux8.IN24
reg19[16] => Mux7.IN24
reg19[17] => Mux6.IN24
reg19[18] => Mux5.IN24
reg19[19] => Mux4.IN24
reg19[20] => Mux3.IN24
reg19[21] => Mux2.IN24
reg19[22] => Mux1.IN24
reg19[23] => Mux0.IN24
reg20[0] => Mux23.IN25
reg20[1] => Mux22.IN25
reg20[2] => Mux21.IN25
reg20[3] => Mux20.IN25
reg20[4] => Mux19.IN25
reg20[5] => Mux18.IN25
reg20[6] => Mux17.IN25
reg20[7] => Mux16.IN25
reg20[8] => Mux15.IN25
reg20[9] => Mux14.IN25
reg20[10] => Mux13.IN25
reg20[11] => Mux12.IN25
reg20[12] => Mux11.IN25
reg20[13] => Mux10.IN25
reg20[14] => Mux9.IN25
reg20[15] => Mux8.IN25
reg20[16] => Mux7.IN25
reg20[17] => Mux6.IN25
reg20[18] => Mux5.IN25
reg20[19] => Mux4.IN25
reg20[20] => Mux3.IN25
reg20[21] => Mux2.IN25
reg20[22] => Mux1.IN25
reg20[23] => Mux0.IN25
reg21[0] => Mux23.IN26
reg21[1] => Mux22.IN26
reg21[2] => Mux21.IN26
reg21[3] => Mux20.IN26
reg21[4] => Mux19.IN26
reg21[5] => Mux18.IN26
reg21[6] => Mux17.IN26
reg21[7] => Mux16.IN26
reg21[8] => Mux15.IN26
reg21[9] => Mux14.IN26
reg21[10] => Mux13.IN26
reg21[11] => Mux12.IN26
reg21[12] => Mux11.IN26
reg21[13] => Mux10.IN26
reg21[14] => Mux9.IN26
reg21[15] => Mux8.IN26
reg21[16] => Mux7.IN26
reg21[17] => Mux6.IN26
reg21[18] => Mux5.IN26
reg21[19] => Mux4.IN26
reg21[20] => Mux3.IN26
reg21[21] => Mux2.IN26
reg21[22] => Mux1.IN26
reg21[23] => Mux0.IN26
reg22[0] => Mux23.IN27
reg22[1] => Mux22.IN27
reg22[2] => Mux21.IN27
reg22[3] => Mux20.IN27
reg22[4] => Mux19.IN27
reg22[5] => Mux18.IN27
reg22[6] => Mux17.IN27
reg22[7] => Mux16.IN27
reg22[8] => Mux15.IN27
reg22[9] => Mux14.IN27
reg22[10] => Mux13.IN27
reg22[11] => Mux12.IN27
reg22[12] => Mux11.IN27
reg22[13] => Mux10.IN27
reg22[14] => Mux9.IN27
reg22[15] => Mux8.IN27
reg22[16] => Mux7.IN27
reg22[17] => Mux6.IN27
reg22[18] => Mux5.IN27
reg22[19] => Mux4.IN27
reg22[20] => Mux3.IN27
reg22[21] => Mux2.IN27
reg22[22] => Mux1.IN27
reg22[23] => Mux0.IN27
reg23[0] => Mux23.IN28
reg23[1] => Mux22.IN28
reg23[2] => Mux21.IN28
reg23[3] => Mux20.IN28
reg23[4] => Mux19.IN28
reg23[5] => Mux18.IN28
reg23[6] => Mux17.IN28
reg23[7] => Mux16.IN28
reg23[8] => Mux15.IN28
reg23[9] => Mux14.IN28
reg23[10] => Mux13.IN28
reg23[11] => Mux12.IN28
reg23[12] => Mux11.IN28
reg23[13] => Mux10.IN28
reg23[14] => Mux9.IN28
reg23[15] => Mux8.IN28
reg23[16] => Mux7.IN28
reg23[17] => Mux6.IN28
reg23[18] => Mux5.IN28
reg23[19] => Mux4.IN28
reg23[20] => Mux3.IN28
reg23[21] => Mux2.IN28
reg23[22] => Mux1.IN28
reg23[23] => Mux0.IN28
reg24[0] => Mux23.IN29
reg24[1] => Mux22.IN29
reg24[2] => Mux21.IN29
reg24[3] => Mux20.IN29
reg24[4] => Mux19.IN29
reg24[5] => Mux18.IN29
reg24[6] => Mux17.IN29
reg24[7] => Mux16.IN29
reg24[8] => Mux15.IN29
reg24[9] => Mux14.IN29
reg24[10] => Mux13.IN29
reg24[11] => Mux12.IN29
reg24[12] => Mux11.IN29
reg24[13] => Mux10.IN29
reg24[14] => Mux9.IN29
reg24[15] => Mux8.IN29
reg24[16] => Mux7.IN29
reg24[17] => Mux6.IN29
reg24[18] => Mux5.IN29
reg24[19] => Mux4.IN29
reg24[20] => Mux3.IN29
reg24[21] => Mux2.IN29
reg24[22] => Mux1.IN29
reg24[23] => Mux0.IN29
reg25[0] => Mux23.IN30
reg25[1] => Mux22.IN30
reg25[2] => Mux21.IN30
reg25[3] => Mux20.IN30
reg25[4] => Mux19.IN30
reg25[5] => Mux18.IN30
reg25[6] => Mux17.IN30
reg25[7] => Mux16.IN30
reg25[8] => Mux15.IN30
reg25[9] => Mux14.IN30
reg25[10] => Mux13.IN30
reg25[11] => Mux12.IN30
reg25[12] => Mux11.IN30
reg25[13] => Mux10.IN30
reg25[14] => Mux9.IN30
reg25[15] => Mux8.IN30
reg25[16] => Mux7.IN30
reg25[17] => Mux6.IN30
reg25[18] => Mux5.IN30
reg25[19] => Mux4.IN30
reg25[20] => Mux3.IN30
reg25[21] => Mux2.IN30
reg25[22] => Mux1.IN30
reg25[23] => Mux0.IN30
reg26[0] => Mux23.IN31
reg26[1] => Mux22.IN31
reg26[2] => Mux21.IN31
reg26[3] => Mux20.IN31
reg26[4] => Mux19.IN31
reg26[5] => Mux18.IN31
reg26[6] => Mux17.IN31
reg26[7] => Mux16.IN31
reg26[8] => Mux15.IN31
reg26[9] => Mux14.IN31
reg26[10] => Mux13.IN31
reg26[11] => Mux12.IN31
reg26[12] => Mux11.IN31
reg26[13] => Mux10.IN31
reg26[14] => Mux9.IN31
reg26[15] => Mux8.IN31
reg26[16] => Mux7.IN31
reg26[17] => Mux6.IN31
reg26[18] => Mux5.IN31
reg26[19] => Mux4.IN31
reg26[20] => Mux3.IN31
reg26[21] => Mux2.IN31
reg26[22] => Mux1.IN31
reg26[23] => Mux0.IN31
reg27[0] => Mux23.IN32
reg27[1] => Mux22.IN32
reg27[2] => Mux21.IN32
reg27[3] => Mux20.IN32
reg27[4] => Mux19.IN32
reg27[5] => Mux18.IN32
reg27[6] => Mux17.IN32
reg27[7] => Mux16.IN32
reg27[8] => Mux15.IN32
reg27[9] => Mux14.IN32
reg27[10] => Mux13.IN32
reg27[11] => Mux12.IN32
reg27[12] => Mux11.IN32
reg27[13] => Mux10.IN32
reg27[14] => Mux9.IN32
reg27[15] => Mux8.IN32
reg27[16] => Mux7.IN32
reg27[17] => Mux6.IN32
reg27[18] => Mux5.IN32
reg27[19] => Mux4.IN32
reg27[20] => Mux3.IN32
reg27[21] => Mux2.IN32
reg27[22] => Mux1.IN32
reg27[23] => Mux0.IN32
reg28[0] => Mux23.IN33
reg28[1] => Mux22.IN33
reg28[2] => Mux21.IN33
reg28[3] => Mux20.IN33
reg28[4] => Mux19.IN33
reg28[5] => Mux18.IN33
reg28[6] => Mux17.IN33
reg28[7] => Mux16.IN33
reg28[8] => Mux15.IN33
reg28[9] => Mux14.IN33
reg28[10] => Mux13.IN33
reg28[11] => Mux12.IN33
reg28[12] => Mux11.IN33
reg28[13] => Mux10.IN33
reg28[14] => Mux9.IN33
reg28[15] => Mux8.IN33
reg28[16] => Mux7.IN33
reg28[17] => Mux6.IN33
reg28[18] => Mux5.IN33
reg28[19] => Mux4.IN33
reg28[20] => Mux3.IN33
reg28[21] => Mux2.IN33
reg28[22] => Mux1.IN33
reg28[23] => Mux0.IN33
reg29[0] => Mux23.IN34
reg29[1] => Mux22.IN34
reg29[2] => Mux21.IN34
reg29[3] => Mux20.IN34
reg29[4] => Mux19.IN34
reg29[5] => Mux18.IN34
reg29[6] => Mux17.IN34
reg29[7] => Mux16.IN34
reg29[8] => Mux15.IN34
reg29[9] => Mux14.IN34
reg29[10] => Mux13.IN34
reg29[11] => Mux12.IN34
reg29[12] => Mux11.IN34
reg29[13] => Mux10.IN34
reg29[14] => Mux9.IN34
reg29[15] => Mux8.IN34
reg29[16] => Mux7.IN34
reg29[17] => Mux6.IN34
reg29[18] => Mux5.IN34
reg29[19] => Mux4.IN34
reg29[20] => Mux3.IN34
reg29[21] => Mux2.IN34
reg29[22] => Mux1.IN34
reg29[23] => Mux0.IN34
reg30[0] => Mux23.IN35
reg30[1] => Mux22.IN35
reg30[2] => Mux21.IN35
reg30[3] => Mux20.IN35
reg30[4] => Mux19.IN35
reg30[5] => Mux18.IN35
reg30[6] => Mux17.IN35
reg30[7] => Mux16.IN35
reg30[8] => Mux15.IN35
reg30[9] => Mux14.IN35
reg30[10] => Mux13.IN35
reg30[11] => Mux12.IN35
reg30[12] => Mux11.IN35
reg30[13] => Mux10.IN35
reg30[14] => Mux9.IN35
reg30[15] => Mux8.IN35
reg30[16] => Mux7.IN35
reg30[17] => Mux6.IN35
reg30[18] => Mux5.IN35
reg30[19] => Mux4.IN35
reg30[20] => Mux3.IN35
reg30[21] => Mux2.IN35
reg30[22] => Mux1.IN35
reg30[23] => Mux0.IN35
reg31[0] => Mux23.IN36
reg31[1] => Mux22.IN36
reg31[2] => Mux21.IN36
reg31[3] => Mux20.IN36
reg31[4] => Mux19.IN36
reg31[5] => Mux18.IN36
reg31[6] => Mux17.IN36
reg31[7] => Mux16.IN36
reg31[8] => Mux15.IN36
reg31[9] => Mux14.IN36
reg31[10] => Mux13.IN36
reg31[11] => Mux12.IN36
reg31[12] => Mux11.IN36
reg31[13] => Mux10.IN36
reg31[14] => Mux9.IN36
reg31[15] => Mux8.IN36
reg31[16] => Mux7.IN36
reg31[17] => Mux6.IN36
reg31[18] => Mux5.IN36
reg31[19] => Mux4.IN36
reg31[20] => Mux3.IN36
reg31[21] => Mux2.IN36
reg31[22] => Mux1.IN36
reg31[23] => Mux0.IN36


|processor|dataCache:inst82|tempMainMemory:loadData
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]


|processor|dataCache:inst82|tempMainMemory:loadData|altsyncram:altsyncram_component
wren_a => altsyncram_25d1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_25d1:auto_generated.data_a[0]
data_a[1] => altsyncram_25d1:auto_generated.data_a[1]
data_a[2] => altsyncram_25d1:auto_generated.data_a[2]
data_a[3] => altsyncram_25d1:auto_generated.data_a[3]
data_a[4] => altsyncram_25d1:auto_generated.data_a[4]
data_a[5] => altsyncram_25d1:auto_generated.data_a[5]
data_a[6] => altsyncram_25d1:auto_generated.data_a[6]
data_a[7] => altsyncram_25d1:auto_generated.data_a[7]
data_a[8] => altsyncram_25d1:auto_generated.data_a[8]
data_a[9] => altsyncram_25d1:auto_generated.data_a[9]
data_a[10] => altsyncram_25d1:auto_generated.data_a[10]
data_a[11] => altsyncram_25d1:auto_generated.data_a[11]
data_a[12] => altsyncram_25d1:auto_generated.data_a[12]
data_a[13] => altsyncram_25d1:auto_generated.data_a[13]
data_a[14] => altsyncram_25d1:auto_generated.data_a[14]
data_a[15] => altsyncram_25d1:auto_generated.data_a[15]
data_a[16] => altsyncram_25d1:auto_generated.data_a[16]
data_a[17] => altsyncram_25d1:auto_generated.data_a[17]
data_a[18] => altsyncram_25d1:auto_generated.data_a[18]
data_a[19] => altsyncram_25d1:auto_generated.data_a[19]
data_a[20] => altsyncram_25d1:auto_generated.data_a[20]
data_a[21] => altsyncram_25d1:auto_generated.data_a[21]
data_a[22] => altsyncram_25d1:auto_generated.data_a[22]
data_a[23] => altsyncram_25d1:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_25d1:auto_generated.address_a[0]
address_a[1] => altsyncram_25d1:auto_generated.address_a[1]
address_a[2] => altsyncram_25d1:auto_generated.address_a[2]
address_a[3] => altsyncram_25d1:auto_generated.address_a[3]
address_a[4] => altsyncram_25d1:auto_generated.address_a[4]
address_a[5] => altsyncram_25d1:auto_generated.address_a[5]
address_a[6] => altsyncram_25d1:auto_generated.address_a[6]
address_a[7] => altsyncram_25d1:auto_generated.address_a[7]
address_a[8] => altsyncram_25d1:auto_generated.address_a[8]
address_a[9] => altsyncram_25d1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_25d1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_25d1:auto_generated.q_a[0]
q_a[1] <= altsyncram_25d1:auto_generated.q_a[1]
q_a[2] <= altsyncram_25d1:auto_generated.q_a[2]
q_a[3] <= altsyncram_25d1:auto_generated.q_a[3]
q_a[4] <= altsyncram_25d1:auto_generated.q_a[4]
q_a[5] <= altsyncram_25d1:auto_generated.q_a[5]
q_a[6] <= altsyncram_25d1:auto_generated.q_a[6]
q_a[7] <= altsyncram_25d1:auto_generated.q_a[7]
q_a[8] <= altsyncram_25d1:auto_generated.q_a[8]
q_a[9] <= altsyncram_25d1:auto_generated.q_a[9]
q_a[10] <= altsyncram_25d1:auto_generated.q_a[10]
q_a[11] <= altsyncram_25d1:auto_generated.q_a[11]
q_a[12] <= altsyncram_25d1:auto_generated.q_a[12]
q_a[13] <= altsyncram_25d1:auto_generated.q_a[13]
q_a[14] <= altsyncram_25d1:auto_generated.q_a[14]
q_a[15] <= altsyncram_25d1:auto_generated.q_a[15]
q_a[16] <= altsyncram_25d1:auto_generated.q_a[16]
q_a[17] <= altsyncram_25d1:auto_generated.q_a[17]
q_a[18] <= altsyncram_25d1:auto_generated.q_a[18]
q_a[19] <= altsyncram_25d1:auto_generated.q_a[19]
q_a[20] <= altsyncram_25d1:auto_generated.q_a[20]
q_a[21] <= altsyncram_25d1:auto_generated.q_a[21]
q_a[22] <= altsyncram_25d1:auto_generated.q_a[22]
q_a[23] <= altsyncram_25d1:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|processor|dataCache:inst82|tempMainMemory:loadData|altsyncram:altsyncram_component|altsyncram_25d1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|processor|Reg_16e:inst28
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|Reg_16e:inst28|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|10_ALU_with_overflow:ALU
N <= S[15].DB_MAX_OUTPUT_PORT_TYPE
B_inv => 10_16BitFullAdder_With_Overflow:inst.C_in
B_inv => MUX2_1:inst7.sel
A[0] => 10_16BitFullAdder_With_Overflow:inst.A_in[0]
A[0] => AND16:inst8.data0x[0]
A[0] => OR16:inst11.data0x[0]
A[0] => XOR16:inst12.data0x[0]
A[0] => Shift:inst1.data[0]
A[1] => 10_16BitFullAdder_With_Overflow:inst.A_in[1]
A[1] => AND16:inst8.data0x[1]
A[1] => OR16:inst11.data0x[1]
A[1] => XOR16:inst12.data0x[1]
A[1] => Shift:inst1.data[1]
A[2] => 10_16BitFullAdder_With_Overflow:inst.A_in[2]
A[2] => AND16:inst8.data0x[2]
A[2] => OR16:inst11.data0x[2]
A[2] => XOR16:inst12.data0x[2]
A[2] => Shift:inst1.data[2]
A[3] => 10_16BitFullAdder_With_Overflow:inst.A_in[3]
A[3] => AND16:inst8.data0x[3]
A[3] => OR16:inst11.data0x[3]
A[3] => XOR16:inst12.data0x[3]
A[3] => Shift:inst1.data[3]
A[4] => 10_16BitFullAdder_With_Overflow:inst.A_in[4]
A[4] => AND16:inst8.data0x[4]
A[4] => OR16:inst11.data0x[4]
A[4] => XOR16:inst12.data0x[4]
A[4] => Shift:inst1.data[4]
A[5] => 10_16BitFullAdder_With_Overflow:inst.A_in[5]
A[5] => AND16:inst8.data0x[5]
A[5] => OR16:inst11.data0x[5]
A[5] => XOR16:inst12.data0x[5]
A[5] => Shift:inst1.data[5]
A[6] => 10_16BitFullAdder_With_Overflow:inst.A_in[6]
A[6] => AND16:inst8.data0x[6]
A[6] => OR16:inst11.data0x[6]
A[6] => XOR16:inst12.data0x[6]
A[6] => Shift:inst1.data[6]
A[7] => 10_16BitFullAdder_With_Overflow:inst.A_in[7]
A[7] => AND16:inst8.data0x[7]
A[7] => OR16:inst11.data0x[7]
A[7] => XOR16:inst12.data0x[7]
A[7] => Shift:inst1.data[7]
A[8] => 10_16BitFullAdder_With_Overflow:inst.A_in[8]
A[8] => AND16:inst8.data0x[8]
A[8] => OR16:inst11.data0x[8]
A[8] => XOR16:inst12.data0x[8]
A[8] => Shift:inst1.data[8]
A[9] => 10_16BitFullAdder_With_Overflow:inst.A_in[9]
A[9] => AND16:inst8.data0x[9]
A[9] => OR16:inst11.data0x[9]
A[9] => XOR16:inst12.data0x[9]
A[9] => Shift:inst1.data[9]
A[10] => 10_16BitFullAdder_With_Overflow:inst.A_in[10]
A[10] => AND16:inst8.data0x[10]
A[10] => OR16:inst11.data0x[10]
A[10] => XOR16:inst12.data0x[10]
A[10] => Shift:inst1.data[10]
A[11] => 10_16BitFullAdder_With_Overflow:inst.A_in[11]
A[11] => AND16:inst8.data0x[11]
A[11] => OR16:inst11.data0x[11]
A[11] => XOR16:inst12.data0x[11]
A[11] => Shift:inst1.data[11]
A[12] => 10_16BitFullAdder_With_Overflow:inst.A_in[12]
A[12] => AND16:inst8.data0x[12]
A[12] => OR16:inst11.data0x[12]
A[12] => XOR16:inst12.data0x[12]
A[12] => Shift:inst1.data[12]
A[13] => 10_16BitFullAdder_With_Overflow:inst.A_in[13]
A[13] => AND16:inst8.data0x[13]
A[13] => OR16:inst11.data0x[13]
A[13] => XOR16:inst12.data0x[13]
A[13] => Shift:inst1.data[13]
A[14] => 10_16BitFullAdder_With_Overflow:inst.A_in[14]
A[14] => AND16:inst8.data0x[14]
A[14] => OR16:inst11.data0x[14]
A[14] => XOR16:inst12.data0x[14]
A[14] => Shift:inst1.data[14]
A[15] => 10_16BitFullAdder_With_Overflow:inst.A_in[15]
A[15] => AND16:inst8.data0x[15]
A[15] => OR16:inst11.data0x[15]
A[15] => XOR16:inst12.data0x[15]
A[15] => Shift:inst1.data[15]
B[0] => MUX2_1:inst7.data0x[0]
B[0] => NOT16:inst14.data[0]
B[0] => AND16:inst8.data1x[0]
B[0] => OR16:inst11.data1x[0]
B[0] => XOR16:inst12.data1x[0]
B[0] => Shift:inst1.distance[0]
B[1] => MUX2_1:inst7.data0x[1]
B[1] => NOT16:inst14.data[1]
B[1] => AND16:inst8.data1x[1]
B[1] => OR16:inst11.data1x[1]
B[1] => XOR16:inst12.data1x[1]
B[1] => Shift:inst1.distance[1]
B[2] => MUX2_1:inst7.data0x[2]
B[2] => NOT16:inst14.data[2]
B[2] => AND16:inst8.data1x[2]
B[2] => OR16:inst11.data1x[2]
B[2] => XOR16:inst12.data1x[2]
B[2] => Shift:inst1.distance[2]
B[3] => MUX2_1:inst7.data0x[3]
B[3] => NOT16:inst14.data[3]
B[3] => AND16:inst8.data1x[3]
B[3] => OR16:inst11.data1x[3]
B[3] => XOR16:inst12.data1x[3]
B[3] => Shift:inst1.distance[3]
B[4] => MUX2_1:inst7.data0x[4]
B[4] => NOT16:inst14.data[4]
B[4] => AND16:inst8.data1x[4]
B[4] => OR16:inst11.data1x[4]
B[4] => XOR16:inst12.data1x[4]
B[5] => MUX2_1:inst7.data0x[5]
B[5] => NOT16:inst14.data[5]
B[5] => AND16:inst8.data1x[5]
B[5] => OR16:inst11.data1x[5]
B[5] => XOR16:inst12.data1x[5]
B[6] => MUX2_1:inst7.data0x[6]
B[6] => NOT16:inst14.data[6]
B[6] => AND16:inst8.data1x[6]
B[6] => OR16:inst11.data1x[6]
B[6] => XOR16:inst12.data1x[6]
B[7] => MUX2_1:inst7.data0x[7]
B[7] => NOT16:inst14.data[7]
B[7] => AND16:inst8.data1x[7]
B[7] => OR16:inst11.data1x[7]
B[7] => XOR16:inst12.data1x[7]
B[8] => MUX2_1:inst7.data0x[8]
B[8] => NOT16:inst14.data[8]
B[8] => AND16:inst8.data1x[8]
B[8] => OR16:inst11.data1x[8]
B[8] => XOR16:inst12.data1x[8]
B[9] => MUX2_1:inst7.data0x[9]
B[9] => NOT16:inst14.data[9]
B[9] => AND16:inst8.data1x[9]
B[9] => OR16:inst11.data1x[9]
B[9] => XOR16:inst12.data1x[9]
B[10] => MUX2_1:inst7.data0x[10]
B[10] => NOT16:inst14.data[10]
B[10] => AND16:inst8.data1x[10]
B[10] => OR16:inst11.data1x[10]
B[10] => XOR16:inst12.data1x[10]
B[11] => MUX2_1:inst7.data0x[11]
B[11] => NOT16:inst14.data[11]
B[11] => AND16:inst8.data1x[11]
B[11] => OR16:inst11.data1x[11]
B[11] => XOR16:inst12.data1x[11]
B[12] => MUX2_1:inst7.data0x[12]
B[12] => NOT16:inst14.data[12]
B[12] => AND16:inst8.data1x[12]
B[12] => OR16:inst11.data1x[12]
B[12] => XOR16:inst12.data1x[12]
B[13] => MUX2_1:inst7.data0x[13]
B[13] => NOT16:inst14.data[13]
B[13] => AND16:inst8.data1x[13]
B[13] => OR16:inst11.data1x[13]
B[13] => XOR16:inst12.data1x[13]
B[14] => MUX2_1:inst7.data0x[14]
B[14] => NOT16:inst14.data[14]
B[14] => AND16:inst8.data1x[14]
B[14] => OR16:inst11.data1x[14]
B[14] => XOR16:inst12.data1x[14]
B[15] => MUX2_1:inst7.data0x[15]
B[15] => NOT16:inst14.data[15]
B[15] => AND16:inst8.data1x[15]
B[15] => OR16:inst11.data1x[15]
B[15] => XOR16:inst12.data1x[15]
Z <= 10Lab_16_1_or:OR.Z
V <= 10_16BitFullAdder_With_Overflow:inst.overflow
C <= 10_16BitFullAdder_With_Overflow:inst.C_out
ALU_OUT[0] <= aluMUx:inst2.result[0]
ALU_OUT[1] <= aluMUx:inst2.result[1]
ALU_OUT[2] <= aluMUx:inst2.result[2]
ALU_OUT[3] <= aluMUx:inst2.result[3]
ALU_OUT[4] <= aluMUx:inst2.result[4]
ALU_OUT[5] <= aluMUx:inst2.result[5]
ALU_OUT[6] <= aluMUx:inst2.result[6]
ALU_OUT[7] <= aluMUx:inst2.result[7]
ALU_OUT[8] <= aluMUx:inst2.result[8]
ALU_OUT[9] <= aluMUx:inst2.result[9]
ALU_OUT[10] <= aluMUx:inst2.result[10]
ALU_OUT[11] <= aluMUx:inst2.result[11]
ALU_OUT[12] <= aluMUx:inst2.result[12]
ALU_OUT[13] <= aluMUx:inst2.result[13]
ALU_OUT[14] <= aluMUx:inst2.result[14]
ALU_OUT[15] <= aluMUx:inst2.result[15]
alu_op[0] => Shift:inst1.direction
alu_op[0] => aluMUx:inst2.sel[0]
alu_op[1] => aluMUx:inst2.sel[1]
alu_op[2] => aluMUx:inst2.sel[2]


|processor|10_ALU_with_overflow:ALU|10_16BitFullAdder_With_Overflow:inst
C_out <= 10Prelab_ab:inst1.S
A_in[0] => 10Prelab_ab:inst16.A_i
A_in[1] => 10Prelab_ab:inst15.A_i
A_in[2] => 10Prelab_ab:inst14.A_i
A_in[3] => 10Prelab_ab:inst13.A_i
A_in[4] => 10Prelab_ab:inst12.A_i
A_in[5] => 10Prelab_ab:inst11.A_i
A_in[6] => 10Prelab_ab:inst10.A_i
A_in[7] => 10Prelab_ab:inst9.A_i
A_in[8] => 10Prelab_ab:inst8.A_i
A_in[9] => 10Prelab_ab:inst7.A_i
A_in[10] => 10Prelab_ab:inst6.A_i
A_in[11] => 10Prelab_ab:inst5.A_i
A_in[12] => 10Prelab_ab:inst4.A_i
A_in[13] => 10Prelab_ab:inst3.A_i
A_in[14] => 10Prelab_ab:inst2.A_i
A_in[15] => 10Prelab_ab:inst1.A_i
B_in[0] => 10Prelab_ab:inst16.B_i
B_in[1] => 10Prelab_ab:inst15.B_i
B_in[2] => 10Prelab_ab:inst14.B_i
B_in[3] => 10Prelab_ab:inst13.B_i
B_in[4] => 10Prelab_ab:inst12.B_i
B_in[5] => 10Prelab_ab:inst11.B_i
B_in[6] => 10Prelab_ab:inst10.B_i
B_in[7] => 10Prelab_ab:inst9.B_i
B_in[8] => 10Prelab_ab:inst8.B_i
B_in[9] => 10Prelab_ab:inst7.B_i
B_in[10] => 10Prelab_ab:inst6.B_i
B_in[11] => 10Prelab_ab:inst5.B_i
B_in[12] => 10Prelab_ab:inst4.B_i
B_in[13] => 10Prelab_ab:inst3.B_i
B_in[14] => 10Prelab_ab:inst2.B_i
B_in[15] => 10Prelab_ab:inst1.B_i
C_in => 10Prelab_ab:inst16.C_in
overflow <= inst.DB_MAX_OUTPUT_PORT_TYPE
S_out[0] <= 10Prelab_ab:inst16.C_out
S_out[1] <= 10Prelab_ab:inst15.C_out
S_out[2] <= 10Prelab_ab:inst14.C_out
S_out[3] <= 10Prelab_ab:inst13.C_out
S_out[4] <= 10Prelab_ab:inst12.C_out
S_out[5] <= 10Prelab_ab:inst11.C_out
S_out[6] <= 10Prelab_ab:inst10.C_out
S_out[7] <= 10Prelab_ab:inst9.C_out
S_out[8] <= 10Prelab_ab:inst8.C_out
S_out[9] <= 10Prelab_ab:inst7.C_out
S_out[10] <= 10Prelab_ab:inst6.C_out
S_out[11] <= 10Prelab_ab:inst5.C_out
S_out[12] <= 10Prelab_ab:inst4.C_out
S_out[13] <= 10Prelab_ab:inst3.C_out
S_out[14] <= 10Prelab_ab:inst2.C_out
S_out[15] <= 10Prelab_ab:inst1.C_out


|processor|10_ALU_with_overflow:ALU|10_16BitFullAdder_With_Overflow:inst|10Prelab_ab:inst1
C_out <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A_i => inst.IN0
A_i => inst8.IN0
A_i => inst7.IN0
B_i => inst.IN1
B_i => inst9.IN0
B_i => inst7.IN1
C_in => inst5.IN1
C_in => inst8.IN1
C_in => inst9.IN1
S <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|processor|10_ALU_with_overflow:ALU|10_16BitFullAdder_With_Overflow:inst|10Prelab_ab:inst2
C_out <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A_i => inst.IN0
A_i => inst8.IN0
A_i => inst7.IN0
B_i => inst.IN1
B_i => inst9.IN0
B_i => inst7.IN1
C_in => inst5.IN1
C_in => inst8.IN1
C_in => inst9.IN1
S <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|processor|10_ALU_with_overflow:ALU|10_16BitFullAdder_With_Overflow:inst|10Prelab_ab:inst3
C_out <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A_i => inst.IN0
A_i => inst8.IN0
A_i => inst7.IN0
B_i => inst.IN1
B_i => inst9.IN0
B_i => inst7.IN1
C_in => inst5.IN1
C_in => inst8.IN1
C_in => inst9.IN1
S <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|processor|10_ALU_with_overflow:ALU|10_16BitFullAdder_With_Overflow:inst|10Prelab_ab:inst4
C_out <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A_i => inst.IN0
A_i => inst8.IN0
A_i => inst7.IN0
B_i => inst.IN1
B_i => inst9.IN0
B_i => inst7.IN1
C_in => inst5.IN1
C_in => inst8.IN1
C_in => inst9.IN1
S <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|processor|10_ALU_with_overflow:ALU|10_16BitFullAdder_With_Overflow:inst|10Prelab_ab:inst5
C_out <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A_i => inst.IN0
A_i => inst8.IN0
A_i => inst7.IN0
B_i => inst.IN1
B_i => inst9.IN0
B_i => inst7.IN1
C_in => inst5.IN1
C_in => inst8.IN1
C_in => inst9.IN1
S <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|processor|10_ALU_with_overflow:ALU|10_16BitFullAdder_With_Overflow:inst|10Prelab_ab:inst6
C_out <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A_i => inst.IN0
A_i => inst8.IN0
A_i => inst7.IN0
B_i => inst.IN1
B_i => inst9.IN0
B_i => inst7.IN1
C_in => inst5.IN1
C_in => inst8.IN1
C_in => inst9.IN1
S <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|processor|10_ALU_with_overflow:ALU|10_16BitFullAdder_With_Overflow:inst|10Prelab_ab:inst7
C_out <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A_i => inst.IN0
A_i => inst8.IN0
A_i => inst7.IN0
B_i => inst.IN1
B_i => inst9.IN0
B_i => inst7.IN1
C_in => inst5.IN1
C_in => inst8.IN1
C_in => inst9.IN1
S <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|processor|10_ALU_with_overflow:ALU|10_16BitFullAdder_With_Overflow:inst|10Prelab_ab:inst8
C_out <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A_i => inst.IN0
A_i => inst8.IN0
A_i => inst7.IN0
B_i => inst.IN1
B_i => inst9.IN0
B_i => inst7.IN1
C_in => inst5.IN1
C_in => inst8.IN1
C_in => inst9.IN1
S <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|processor|10_ALU_with_overflow:ALU|10_16BitFullAdder_With_Overflow:inst|10Prelab_ab:inst9
C_out <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A_i => inst.IN0
A_i => inst8.IN0
A_i => inst7.IN0
B_i => inst.IN1
B_i => inst9.IN0
B_i => inst7.IN1
C_in => inst5.IN1
C_in => inst8.IN1
C_in => inst9.IN1
S <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|processor|10_ALU_with_overflow:ALU|10_16BitFullAdder_With_Overflow:inst|10Prelab_ab:inst10
C_out <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A_i => inst.IN0
A_i => inst8.IN0
A_i => inst7.IN0
B_i => inst.IN1
B_i => inst9.IN0
B_i => inst7.IN1
C_in => inst5.IN1
C_in => inst8.IN1
C_in => inst9.IN1
S <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|processor|10_ALU_with_overflow:ALU|10_16BitFullAdder_With_Overflow:inst|10Prelab_ab:inst11
C_out <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A_i => inst.IN0
A_i => inst8.IN0
A_i => inst7.IN0
B_i => inst.IN1
B_i => inst9.IN0
B_i => inst7.IN1
C_in => inst5.IN1
C_in => inst8.IN1
C_in => inst9.IN1
S <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|processor|10_ALU_with_overflow:ALU|10_16BitFullAdder_With_Overflow:inst|10Prelab_ab:inst12
C_out <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A_i => inst.IN0
A_i => inst8.IN0
A_i => inst7.IN0
B_i => inst.IN1
B_i => inst9.IN0
B_i => inst7.IN1
C_in => inst5.IN1
C_in => inst8.IN1
C_in => inst9.IN1
S <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|processor|10_ALU_with_overflow:ALU|10_16BitFullAdder_With_Overflow:inst|10Prelab_ab:inst13
C_out <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A_i => inst.IN0
A_i => inst8.IN0
A_i => inst7.IN0
B_i => inst.IN1
B_i => inst9.IN0
B_i => inst7.IN1
C_in => inst5.IN1
C_in => inst8.IN1
C_in => inst9.IN1
S <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|processor|10_ALU_with_overflow:ALU|10_16BitFullAdder_With_Overflow:inst|10Prelab_ab:inst14
C_out <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A_i => inst.IN0
A_i => inst8.IN0
A_i => inst7.IN0
B_i => inst.IN1
B_i => inst9.IN0
B_i => inst7.IN1
C_in => inst5.IN1
C_in => inst8.IN1
C_in => inst9.IN1
S <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|processor|10_ALU_with_overflow:ALU|10_16BitFullAdder_With_Overflow:inst|10Prelab_ab:inst15
C_out <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A_i => inst.IN0
A_i => inst8.IN0
A_i => inst7.IN0
B_i => inst.IN1
B_i => inst9.IN0
B_i => inst7.IN1
C_in => inst5.IN1
C_in => inst8.IN1
C_in => inst9.IN1
S <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|processor|10_ALU_with_overflow:ALU|10_16BitFullAdder_With_Overflow:inst|10Prelab_ab:inst16
C_out <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A_i => inst.IN0
A_i => inst8.IN0
A_i => inst7.IN0
B_i => inst.IN1
B_i => inst9.IN0
B_i => inst7.IN1
C_in => inst5.IN1
C_in => inst8.IN1
C_in => inst9.IN1
S <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|processor|10_ALU_with_overflow:ALU|MUX2_1:inst7
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]


|processor|10_ALU_with_overflow:ALU|MUX2_1:inst7|LPM_MUX:lpm_mux_component
data[0][0] => mux_m4e:auto_generated.data[0]
data[0][1] => mux_m4e:auto_generated.data[1]
data[0][2] => mux_m4e:auto_generated.data[2]
data[0][3] => mux_m4e:auto_generated.data[3]
data[0][4] => mux_m4e:auto_generated.data[4]
data[0][5] => mux_m4e:auto_generated.data[5]
data[0][6] => mux_m4e:auto_generated.data[6]
data[0][7] => mux_m4e:auto_generated.data[7]
data[0][8] => mux_m4e:auto_generated.data[8]
data[0][9] => mux_m4e:auto_generated.data[9]
data[0][10] => mux_m4e:auto_generated.data[10]
data[0][11] => mux_m4e:auto_generated.data[11]
data[0][12] => mux_m4e:auto_generated.data[12]
data[0][13] => mux_m4e:auto_generated.data[13]
data[0][14] => mux_m4e:auto_generated.data[14]
data[0][15] => mux_m4e:auto_generated.data[15]
data[1][0] => mux_m4e:auto_generated.data[16]
data[1][1] => mux_m4e:auto_generated.data[17]
data[1][2] => mux_m4e:auto_generated.data[18]
data[1][3] => mux_m4e:auto_generated.data[19]
data[1][4] => mux_m4e:auto_generated.data[20]
data[1][5] => mux_m4e:auto_generated.data[21]
data[1][6] => mux_m4e:auto_generated.data[22]
data[1][7] => mux_m4e:auto_generated.data[23]
data[1][8] => mux_m4e:auto_generated.data[24]
data[1][9] => mux_m4e:auto_generated.data[25]
data[1][10] => mux_m4e:auto_generated.data[26]
data[1][11] => mux_m4e:auto_generated.data[27]
data[1][12] => mux_m4e:auto_generated.data[28]
data[1][13] => mux_m4e:auto_generated.data[29]
data[1][14] => mux_m4e:auto_generated.data[30]
data[1][15] => mux_m4e:auto_generated.data[31]
sel[0] => mux_m4e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_m4e:auto_generated.result[0]
result[1] <= mux_m4e:auto_generated.result[1]
result[2] <= mux_m4e:auto_generated.result[2]
result[3] <= mux_m4e:auto_generated.result[3]
result[4] <= mux_m4e:auto_generated.result[4]
result[5] <= mux_m4e:auto_generated.result[5]
result[6] <= mux_m4e:auto_generated.result[6]
result[7] <= mux_m4e:auto_generated.result[7]
result[8] <= mux_m4e:auto_generated.result[8]
result[9] <= mux_m4e:auto_generated.result[9]
result[10] <= mux_m4e:auto_generated.result[10]
result[11] <= mux_m4e:auto_generated.result[11]
result[12] <= mux_m4e:auto_generated.result[12]
result[13] <= mux_m4e:auto_generated.result[13]
result[14] <= mux_m4e:auto_generated.result[14]
result[15] <= mux_m4e:auto_generated.result[15]


|processor|10_ALU_with_overflow:ALU|MUX2_1:inst7|LPM_MUX:lpm_mux_component|mux_m4e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|processor|10_ALU_with_overflow:ALU|NOT16:inst14
data[0] => lpm_inv:lpm_inv_component.data[0]
data[1] => lpm_inv:lpm_inv_component.data[1]
data[2] => lpm_inv:lpm_inv_component.data[2]
data[3] => lpm_inv:lpm_inv_component.data[3]
data[4] => lpm_inv:lpm_inv_component.data[4]
data[5] => lpm_inv:lpm_inv_component.data[5]
data[6] => lpm_inv:lpm_inv_component.data[6]
data[7] => lpm_inv:lpm_inv_component.data[7]
data[8] => lpm_inv:lpm_inv_component.data[8]
data[9] => lpm_inv:lpm_inv_component.data[9]
data[10] => lpm_inv:lpm_inv_component.data[10]
data[11] => lpm_inv:lpm_inv_component.data[11]
data[12] => lpm_inv:lpm_inv_component.data[12]
data[13] => lpm_inv:lpm_inv_component.data[13]
data[14] => lpm_inv:lpm_inv_component.data[14]
data[15] => lpm_inv:lpm_inv_component.data[15]
result[0] <= lpm_inv:lpm_inv_component.result[0]
result[1] <= lpm_inv:lpm_inv_component.result[1]
result[2] <= lpm_inv:lpm_inv_component.result[2]
result[3] <= lpm_inv:lpm_inv_component.result[3]
result[4] <= lpm_inv:lpm_inv_component.result[4]
result[5] <= lpm_inv:lpm_inv_component.result[5]
result[6] <= lpm_inv:lpm_inv_component.result[6]
result[7] <= lpm_inv:lpm_inv_component.result[7]
result[8] <= lpm_inv:lpm_inv_component.result[8]
result[9] <= lpm_inv:lpm_inv_component.result[9]
result[10] <= lpm_inv:lpm_inv_component.result[10]
result[11] <= lpm_inv:lpm_inv_component.result[11]
result[12] <= lpm_inv:lpm_inv_component.result[12]
result[13] <= lpm_inv:lpm_inv_component.result[13]
result[14] <= lpm_inv:lpm_inv_component.result[14]
result[15] <= lpm_inv:lpm_inv_component.result[15]


|processor|10_ALU_with_overflow:ALU|NOT16:inst14|lpm_inv:lpm_inv_component
data[0] => result[0].IN0
data[1] => result[1].IN0
data[2] => result[2].IN0
data[3] => result[3].IN0
data[4] => result[4].IN0
data[5] => result[5].IN0
data[6] => result[6].IN0
data[7] => result[7].IN0
data[8] => result[8].IN0
data[9] => result[9].IN0
data[10] => result[10].IN0
data[11] => result[11].IN0
data[12] => result[12].IN0
data[13] => result[13].IN0
data[14] => result[14].IN0
data[15] => result[15].IN0
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|10_ALU_with_overflow:ALU|10Lab_16_1_or:OR
Z <= inst6.DB_MAX_OUTPUT_PORT_TYPE
S[0] => inst.IN0
S[1] => inst.IN2
S[2] => inst.IN1
S[3] => inst.IN3
S[4] => inst.IN5
S[5] => inst.IN4
S[6] => inst.IN6
S[7] => inst.IN7
S[8] => inst4.IN0
S[9] => inst4.IN2
S[10] => inst4.IN1
S[11] => inst4.IN3
S[12] => inst4.IN5
S[13] => inst4.IN4
S[14] => inst4.IN6
S[15] => inst4.IN7


|processor|10_ALU_with_overflow:ALU|aluMUx:inst2
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
data2x[7] => LPM_MUX:LPM_MUX_component.DATA[2][7]
data2x[8] => LPM_MUX:LPM_MUX_component.DATA[2][8]
data2x[9] => LPM_MUX:LPM_MUX_component.DATA[2][9]
data2x[10] => LPM_MUX:LPM_MUX_component.DATA[2][10]
data2x[11] => LPM_MUX:LPM_MUX_component.DATA[2][11]
data2x[12] => LPM_MUX:LPM_MUX_component.DATA[2][12]
data2x[13] => LPM_MUX:LPM_MUX_component.DATA[2][13]
data2x[14] => LPM_MUX:LPM_MUX_component.DATA[2][14]
data2x[15] => LPM_MUX:LPM_MUX_component.DATA[2][15]
data3x[0] => LPM_MUX:LPM_MUX_component.DATA[3][0]
data3x[1] => LPM_MUX:LPM_MUX_component.DATA[3][1]
data3x[2] => LPM_MUX:LPM_MUX_component.DATA[3][2]
data3x[3] => LPM_MUX:LPM_MUX_component.DATA[3][3]
data3x[4] => LPM_MUX:LPM_MUX_component.DATA[3][4]
data3x[5] => LPM_MUX:LPM_MUX_component.DATA[3][5]
data3x[6] => LPM_MUX:LPM_MUX_component.DATA[3][6]
data3x[7] => LPM_MUX:LPM_MUX_component.DATA[3][7]
data3x[8] => LPM_MUX:LPM_MUX_component.DATA[3][8]
data3x[9] => LPM_MUX:LPM_MUX_component.DATA[3][9]
data3x[10] => LPM_MUX:LPM_MUX_component.DATA[3][10]
data3x[11] => LPM_MUX:LPM_MUX_component.DATA[3][11]
data3x[12] => LPM_MUX:LPM_MUX_component.DATA[3][12]
data3x[13] => LPM_MUX:LPM_MUX_component.DATA[3][13]
data3x[14] => LPM_MUX:LPM_MUX_component.DATA[3][14]
data3x[15] => LPM_MUX:LPM_MUX_component.DATA[3][15]
data4x[0] => LPM_MUX:LPM_MUX_component.DATA[4][0]
data4x[1] => LPM_MUX:LPM_MUX_component.DATA[4][1]
data4x[2] => LPM_MUX:LPM_MUX_component.DATA[4][2]
data4x[3] => LPM_MUX:LPM_MUX_component.DATA[4][3]
data4x[4] => LPM_MUX:LPM_MUX_component.DATA[4][4]
data4x[5] => LPM_MUX:LPM_MUX_component.DATA[4][5]
data4x[6] => LPM_MUX:LPM_MUX_component.DATA[4][6]
data4x[7] => LPM_MUX:LPM_MUX_component.DATA[4][7]
data4x[8] => LPM_MUX:LPM_MUX_component.DATA[4][8]
data4x[9] => LPM_MUX:LPM_MUX_component.DATA[4][9]
data4x[10] => LPM_MUX:LPM_MUX_component.DATA[4][10]
data4x[11] => LPM_MUX:LPM_MUX_component.DATA[4][11]
data4x[12] => LPM_MUX:LPM_MUX_component.DATA[4][12]
data4x[13] => LPM_MUX:LPM_MUX_component.DATA[4][13]
data4x[14] => LPM_MUX:LPM_MUX_component.DATA[4][14]
data4x[15] => LPM_MUX:LPM_MUX_component.DATA[4][15]
data5x[0] => LPM_MUX:LPM_MUX_component.DATA[5][0]
data5x[1] => LPM_MUX:LPM_MUX_component.DATA[5][1]
data5x[2] => LPM_MUX:LPM_MUX_component.DATA[5][2]
data5x[3] => LPM_MUX:LPM_MUX_component.DATA[5][3]
data5x[4] => LPM_MUX:LPM_MUX_component.DATA[5][4]
data5x[5] => LPM_MUX:LPM_MUX_component.DATA[5][5]
data5x[6] => LPM_MUX:LPM_MUX_component.DATA[5][6]
data5x[7] => LPM_MUX:LPM_MUX_component.DATA[5][7]
data5x[8] => LPM_MUX:LPM_MUX_component.DATA[5][8]
data5x[9] => LPM_MUX:LPM_MUX_component.DATA[5][9]
data5x[10] => LPM_MUX:LPM_MUX_component.DATA[5][10]
data5x[11] => LPM_MUX:LPM_MUX_component.DATA[5][11]
data5x[12] => LPM_MUX:LPM_MUX_component.DATA[5][12]
data5x[13] => LPM_MUX:LPM_MUX_component.DATA[5][13]
data5x[14] => LPM_MUX:LPM_MUX_component.DATA[5][14]
data5x[15] => LPM_MUX:LPM_MUX_component.DATA[5][15]
data6x[0] => LPM_MUX:LPM_MUX_component.DATA[6][0]
data6x[1] => LPM_MUX:LPM_MUX_component.DATA[6][1]
data6x[2] => LPM_MUX:LPM_MUX_component.DATA[6][2]
data6x[3] => LPM_MUX:LPM_MUX_component.DATA[6][3]
data6x[4] => LPM_MUX:LPM_MUX_component.DATA[6][4]
data6x[5] => LPM_MUX:LPM_MUX_component.DATA[6][5]
data6x[6] => LPM_MUX:LPM_MUX_component.DATA[6][6]
data6x[7] => LPM_MUX:LPM_MUX_component.DATA[6][7]
data6x[8] => LPM_MUX:LPM_MUX_component.DATA[6][8]
data6x[9] => LPM_MUX:LPM_MUX_component.DATA[6][9]
data6x[10] => LPM_MUX:LPM_MUX_component.DATA[6][10]
data6x[11] => LPM_MUX:LPM_MUX_component.DATA[6][11]
data6x[12] => LPM_MUX:LPM_MUX_component.DATA[6][12]
data6x[13] => LPM_MUX:LPM_MUX_component.DATA[6][13]
data6x[14] => LPM_MUX:LPM_MUX_component.DATA[6][14]
data6x[15] => LPM_MUX:LPM_MUX_component.DATA[6][15]
data7x[0] => LPM_MUX:LPM_MUX_component.DATA[7][0]
data7x[1] => LPM_MUX:LPM_MUX_component.DATA[7][1]
data7x[2] => LPM_MUX:LPM_MUX_component.DATA[7][2]
data7x[3] => LPM_MUX:LPM_MUX_component.DATA[7][3]
data7x[4] => LPM_MUX:LPM_MUX_component.DATA[7][4]
data7x[5] => LPM_MUX:LPM_MUX_component.DATA[7][5]
data7x[6] => LPM_MUX:LPM_MUX_component.DATA[7][6]
data7x[7] => LPM_MUX:LPM_MUX_component.DATA[7][7]
data7x[8] => LPM_MUX:LPM_MUX_component.DATA[7][8]
data7x[9] => LPM_MUX:LPM_MUX_component.DATA[7][9]
data7x[10] => LPM_MUX:LPM_MUX_component.DATA[7][10]
data7x[11] => LPM_MUX:LPM_MUX_component.DATA[7][11]
data7x[12] => LPM_MUX:LPM_MUX_component.DATA[7][12]
data7x[13] => LPM_MUX:LPM_MUX_component.DATA[7][13]
data7x[14] => LPM_MUX:LPM_MUX_component.DATA[7][14]
data7x[15] => LPM_MUX:LPM_MUX_component.DATA[7][15]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]


|processor|10_ALU_with_overflow:ALU|aluMUx:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_u4e:auto_generated.data[0]
data[0][1] => mux_u4e:auto_generated.data[1]
data[0][2] => mux_u4e:auto_generated.data[2]
data[0][3] => mux_u4e:auto_generated.data[3]
data[0][4] => mux_u4e:auto_generated.data[4]
data[0][5] => mux_u4e:auto_generated.data[5]
data[0][6] => mux_u4e:auto_generated.data[6]
data[0][7] => mux_u4e:auto_generated.data[7]
data[0][8] => mux_u4e:auto_generated.data[8]
data[0][9] => mux_u4e:auto_generated.data[9]
data[0][10] => mux_u4e:auto_generated.data[10]
data[0][11] => mux_u4e:auto_generated.data[11]
data[0][12] => mux_u4e:auto_generated.data[12]
data[0][13] => mux_u4e:auto_generated.data[13]
data[0][14] => mux_u4e:auto_generated.data[14]
data[0][15] => mux_u4e:auto_generated.data[15]
data[1][0] => mux_u4e:auto_generated.data[16]
data[1][1] => mux_u4e:auto_generated.data[17]
data[1][2] => mux_u4e:auto_generated.data[18]
data[1][3] => mux_u4e:auto_generated.data[19]
data[1][4] => mux_u4e:auto_generated.data[20]
data[1][5] => mux_u4e:auto_generated.data[21]
data[1][6] => mux_u4e:auto_generated.data[22]
data[1][7] => mux_u4e:auto_generated.data[23]
data[1][8] => mux_u4e:auto_generated.data[24]
data[1][9] => mux_u4e:auto_generated.data[25]
data[1][10] => mux_u4e:auto_generated.data[26]
data[1][11] => mux_u4e:auto_generated.data[27]
data[1][12] => mux_u4e:auto_generated.data[28]
data[1][13] => mux_u4e:auto_generated.data[29]
data[1][14] => mux_u4e:auto_generated.data[30]
data[1][15] => mux_u4e:auto_generated.data[31]
data[2][0] => mux_u4e:auto_generated.data[32]
data[2][1] => mux_u4e:auto_generated.data[33]
data[2][2] => mux_u4e:auto_generated.data[34]
data[2][3] => mux_u4e:auto_generated.data[35]
data[2][4] => mux_u4e:auto_generated.data[36]
data[2][5] => mux_u4e:auto_generated.data[37]
data[2][6] => mux_u4e:auto_generated.data[38]
data[2][7] => mux_u4e:auto_generated.data[39]
data[2][8] => mux_u4e:auto_generated.data[40]
data[2][9] => mux_u4e:auto_generated.data[41]
data[2][10] => mux_u4e:auto_generated.data[42]
data[2][11] => mux_u4e:auto_generated.data[43]
data[2][12] => mux_u4e:auto_generated.data[44]
data[2][13] => mux_u4e:auto_generated.data[45]
data[2][14] => mux_u4e:auto_generated.data[46]
data[2][15] => mux_u4e:auto_generated.data[47]
data[3][0] => mux_u4e:auto_generated.data[48]
data[3][1] => mux_u4e:auto_generated.data[49]
data[3][2] => mux_u4e:auto_generated.data[50]
data[3][3] => mux_u4e:auto_generated.data[51]
data[3][4] => mux_u4e:auto_generated.data[52]
data[3][5] => mux_u4e:auto_generated.data[53]
data[3][6] => mux_u4e:auto_generated.data[54]
data[3][7] => mux_u4e:auto_generated.data[55]
data[3][8] => mux_u4e:auto_generated.data[56]
data[3][9] => mux_u4e:auto_generated.data[57]
data[3][10] => mux_u4e:auto_generated.data[58]
data[3][11] => mux_u4e:auto_generated.data[59]
data[3][12] => mux_u4e:auto_generated.data[60]
data[3][13] => mux_u4e:auto_generated.data[61]
data[3][14] => mux_u4e:auto_generated.data[62]
data[3][15] => mux_u4e:auto_generated.data[63]
data[4][0] => mux_u4e:auto_generated.data[64]
data[4][1] => mux_u4e:auto_generated.data[65]
data[4][2] => mux_u4e:auto_generated.data[66]
data[4][3] => mux_u4e:auto_generated.data[67]
data[4][4] => mux_u4e:auto_generated.data[68]
data[4][5] => mux_u4e:auto_generated.data[69]
data[4][6] => mux_u4e:auto_generated.data[70]
data[4][7] => mux_u4e:auto_generated.data[71]
data[4][8] => mux_u4e:auto_generated.data[72]
data[4][9] => mux_u4e:auto_generated.data[73]
data[4][10] => mux_u4e:auto_generated.data[74]
data[4][11] => mux_u4e:auto_generated.data[75]
data[4][12] => mux_u4e:auto_generated.data[76]
data[4][13] => mux_u4e:auto_generated.data[77]
data[4][14] => mux_u4e:auto_generated.data[78]
data[4][15] => mux_u4e:auto_generated.data[79]
data[5][0] => mux_u4e:auto_generated.data[80]
data[5][1] => mux_u4e:auto_generated.data[81]
data[5][2] => mux_u4e:auto_generated.data[82]
data[5][3] => mux_u4e:auto_generated.data[83]
data[5][4] => mux_u4e:auto_generated.data[84]
data[5][5] => mux_u4e:auto_generated.data[85]
data[5][6] => mux_u4e:auto_generated.data[86]
data[5][7] => mux_u4e:auto_generated.data[87]
data[5][8] => mux_u4e:auto_generated.data[88]
data[5][9] => mux_u4e:auto_generated.data[89]
data[5][10] => mux_u4e:auto_generated.data[90]
data[5][11] => mux_u4e:auto_generated.data[91]
data[5][12] => mux_u4e:auto_generated.data[92]
data[5][13] => mux_u4e:auto_generated.data[93]
data[5][14] => mux_u4e:auto_generated.data[94]
data[5][15] => mux_u4e:auto_generated.data[95]
data[6][0] => mux_u4e:auto_generated.data[96]
data[6][1] => mux_u4e:auto_generated.data[97]
data[6][2] => mux_u4e:auto_generated.data[98]
data[6][3] => mux_u4e:auto_generated.data[99]
data[6][4] => mux_u4e:auto_generated.data[100]
data[6][5] => mux_u4e:auto_generated.data[101]
data[6][6] => mux_u4e:auto_generated.data[102]
data[6][7] => mux_u4e:auto_generated.data[103]
data[6][8] => mux_u4e:auto_generated.data[104]
data[6][9] => mux_u4e:auto_generated.data[105]
data[6][10] => mux_u4e:auto_generated.data[106]
data[6][11] => mux_u4e:auto_generated.data[107]
data[6][12] => mux_u4e:auto_generated.data[108]
data[6][13] => mux_u4e:auto_generated.data[109]
data[6][14] => mux_u4e:auto_generated.data[110]
data[6][15] => mux_u4e:auto_generated.data[111]
data[7][0] => mux_u4e:auto_generated.data[112]
data[7][1] => mux_u4e:auto_generated.data[113]
data[7][2] => mux_u4e:auto_generated.data[114]
data[7][3] => mux_u4e:auto_generated.data[115]
data[7][4] => mux_u4e:auto_generated.data[116]
data[7][5] => mux_u4e:auto_generated.data[117]
data[7][6] => mux_u4e:auto_generated.data[118]
data[7][7] => mux_u4e:auto_generated.data[119]
data[7][8] => mux_u4e:auto_generated.data[120]
data[7][9] => mux_u4e:auto_generated.data[121]
data[7][10] => mux_u4e:auto_generated.data[122]
data[7][11] => mux_u4e:auto_generated.data[123]
data[7][12] => mux_u4e:auto_generated.data[124]
data[7][13] => mux_u4e:auto_generated.data[125]
data[7][14] => mux_u4e:auto_generated.data[126]
data[7][15] => mux_u4e:auto_generated.data[127]
sel[0] => mux_u4e:auto_generated.sel[0]
sel[1] => mux_u4e:auto_generated.sel[1]
sel[2] => mux_u4e:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_u4e:auto_generated.result[0]
result[1] <= mux_u4e:auto_generated.result[1]
result[2] <= mux_u4e:auto_generated.result[2]
result[3] <= mux_u4e:auto_generated.result[3]
result[4] <= mux_u4e:auto_generated.result[4]
result[5] <= mux_u4e:auto_generated.result[5]
result[6] <= mux_u4e:auto_generated.result[6]
result[7] <= mux_u4e:auto_generated.result[7]
result[8] <= mux_u4e:auto_generated.result[8]
result[9] <= mux_u4e:auto_generated.result[9]
result[10] <= mux_u4e:auto_generated.result[10]
result[11] <= mux_u4e:auto_generated.result[11]
result[12] <= mux_u4e:auto_generated.result[12]
result[13] <= mux_u4e:auto_generated.result[13]
result[14] <= mux_u4e:auto_generated.result[14]
result[15] <= mux_u4e:auto_generated.result[15]


|processor|10_ALU_with_overflow:ALU|aluMUx:inst2|LPM_MUX:LPM_MUX_component|mux_u4e:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[80] => _.IN0
data[81] => _.IN0
data[82] => _.IN0
data[83] => _.IN0
data[84] => _.IN0
data[85] => _.IN0
data[86] => _.IN0
data[87] => _.IN0
data[88] => _.IN0
data[89] => _.IN0
data[90] => _.IN0
data[91] => _.IN0
data[92] => _.IN0
data[93] => _.IN0
data[94] => _.IN0
data[95] => _.IN0
data[96] => _.IN1
data[96] => _.IN1
data[97] => _.IN1
data[97] => _.IN1
data[98] => _.IN1
data[98] => _.IN1
data[99] => _.IN1
data[99] => _.IN1
data[100] => _.IN1
data[100] => _.IN1
data[101] => _.IN1
data[101] => _.IN1
data[102] => _.IN1
data[102] => _.IN1
data[103] => _.IN1
data[103] => _.IN1
data[104] => _.IN1
data[104] => _.IN1
data[105] => _.IN1
data[105] => _.IN1
data[106] => _.IN1
data[106] => _.IN1
data[107] => _.IN1
data[107] => _.IN1
data[108] => _.IN1
data[108] => _.IN1
data[109] => _.IN1
data[109] => _.IN1
data[110] => _.IN1
data[110] => _.IN1
data[111] => _.IN1
data[111] => _.IN1
data[112] => _.IN0
data[113] => _.IN0
data[114] => _.IN0
data[115] => _.IN0
data[116] => _.IN0
data[117] => _.IN0
data[118] => _.IN0
data[119] => _.IN0
data[120] => _.IN0
data[121] => _.IN0
data[122] => _.IN0
data[123] => _.IN0
data[124] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[15].IN0
sel[2] => _.IN0
sel[2] => result_node[14].IN0
sel[2] => _.IN0
sel[2] => result_node[13].IN0
sel[2] => _.IN0
sel[2] => result_node[12].IN0
sel[2] => _.IN0
sel[2] => result_node[11].IN0
sel[2] => _.IN0
sel[2] => result_node[10].IN0
sel[2] => _.IN0
sel[2] => result_node[9].IN0
sel[2] => _.IN0
sel[2] => result_node[8].IN0
sel[2] => _.IN0
sel[2] => result_node[7].IN0
sel[2] => _.IN0
sel[2] => result_node[6].IN0
sel[2] => _.IN0
sel[2] => result_node[5].IN0
sel[2] => _.IN0
sel[2] => result_node[4].IN0
sel[2] => _.IN0
sel[2] => result_node[3].IN0
sel[2] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|processor|10_ALU_with_overflow:ALU|AND16:inst8
data0x[0] => LPM_AND:lpm_and_component.DATA[0][0]
data0x[1] => LPM_AND:lpm_and_component.DATA[0][1]
data0x[2] => LPM_AND:lpm_and_component.DATA[0][2]
data0x[3] => LPM_AND:lpm_and_component.DATA[0][3]
data0x[4] => LPM_AND:lpm_and_component.DATA[0][4]
data0x[5] => LPM_AND:lpm_and_component.DATA[0][5]
data0x[6] => LPM_AND:lpm_and_component.DATA[0][6]
data0x[7] => LPM_AND:lpm_and_component.DATA[0][7]
data0x[8] => LPM_AND:lpm_and_component.DATA[0][8]
data0x[9] => LPM_AND:lpm_and_component.DATA[0][9]
data0x[10] => LPM_AND:lpm_and_component.DATA[0][10]
data0x[11] => LPM_AND:lpm_and_component.DATA[0][11]
data0x[12] => LPM_AND:lpm_and_component.DATA[0][12]
data0x[13] => LPM_AND:lpm_and_component.DATA[0][13]
data0x[14] => LPM_AND:lpm_and_component.DATA[0][14]
data0x[15] => LPM_AND:lpm_and_component.DATA[0][15]
data1x[0] => LPM_AND:lpm_and_component.DATA[1][0]
data1x[1] => LPM_AND:lpm_and_component.DATA[1][1]
data1x[2] => LPM_AND:lpm_and_component.DATA[1][2]
data1x[3] => LPM_AND:lpm_and_component.DATA[1][3]
data1x[4] => LPM_AND:lpm_and_component.DATA[1][4]
data1x[5] => LPM_AND:lpm_and_component.DATA[1][5]
data1x[6] => LPM_AND:lpm_and_component.DATA[1][6]
data1x[7] => LPM_AND:lpm_and_component.DATA[1][7]
data1x[8] => LPM_AND:lpm_and_component.DATA[1][8]
data1x[9] => LPM_AND:lpm_and_component.DATA[1][9]
data1x[10] => LPM_AND:lpm_and_component.DATA[1][10]
data1x[11] => LPM_AND:lpm_and_component.DATA[1][11]
data1x[12] => LPM_AND:lpm_and_component.DATA[1][12]
data1x[13] => LPM_AND:lpm_and_component.DATA[1][13]
data1x[14] => LPM_AND:lpm_and_component.DATA[1][14]
data1x[15] => LPM_AND:lpm_and_component.DATA[1][15]
result[0] <= LPM_AND:lpm_and_component.RESULT[0]
result[1] <= LPM_AND:lpm_and_component.RESULT[1]
result[2] <= LPM_AND:lpm_and_component.RESULT[2]
result[3] <= LPM_AND:lpm_and_component.RESULT[3]
result[4] <= LPM_AND:lpm_and_component.RESULT[4]
result[5] <= LPM_AND:lpm_and_component.RESULT[5]
result[6] <= LPM_AND:lpm_and_component.RESULT[6]
result[7] <= LPM_AND:lpm_and_component.RESULT[7]
result[8] <= LPM_AND:lpm_and_component.RESULT[8]
result[9] <= LPM_AND:lpm_and_component.RESULT[9]
result[10] <= LPM_AND:lpm_and_component.RESULT[10]
result[11] <= LPM_AND:lpm_and_component.RESULT[11]
result[12] <= LPM_AND:lpm_and_component.RESULT[12]
result[13] <= LPM_AND:lpm_and_component.RESULT[13]
result[14] <= LPM_AND:lpm_and_component.RESULT[14]
result[15] <= LPM_AND:lpm_and_component.RESULT[15]


|processor|10_ALU_with_overflow:ALU|AND16:inst8|LPM_AND:lpm_and_component
data[0][0] => and_node[0][1].IN1
data[0][1] => and_node[1][1].IN1
data[0][2] => and_node[2][1].IN1
data[0][3] => and_node[3][1].IN1
data[0][4] => and_node[4][1].IN1
data[0][5] => and_node[5][1].IN1
data[0][6] => and_node[6][1].IN1
data[0][7] => and_node[7][1].IN1
data[0][8] => and_node[8][1].IN1
data[0][9] => and_node[9][1].IN1
data[0][10] => and_node[10][1].IN1
data[0][11] => and_node[11][1].IN1
data[0][12] => and_node[12][1].IN1
data[0][13] => and_node[13][1].IN1
data[0][14] => and_node[14][1].IN1
data[0][15] => and_node[15][1].IN1
data[1][0] => and_node[0][1].IN0
data[1][1] => and_node[1][1].IN0
data[1][2] => and_node[2][1].IN0
data[1][3] => and_node[3][1].IN0
data[1][4] => and_node[4][1].IN0
data[1][5] => and_node[5][1].IN0
data[1][6] => and_node[6][1].IN0
data[1][7] => and_node[7][1].IN0
data[1][8] => and_node[8][1].IN0
data[1][9] => and_node[9][1].IN0
data[1][10] => and_node[10][1].IN0
data[1][11] => and_node[11][1].IN0
data[1][12] => and_node[12][1].IN0
data[1][13] => and_node[13][1].IN0
data[1][14] => and_node[14][1].IN0
data[1][15] => and_node[15][1].IN0
result[0] <= and_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and_node[1][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and_node[2][1].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and_node[3][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= and_node[4][1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= and_node[5][1].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= and_node[6][1].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= and_node[7][1].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= and_node[8][1].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= and_node[9][1].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= and_node[10][1].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= and_node[11][1].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= and_node[12][1].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= and_node[13][1].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= and_node[14][1].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= and_node[15][1].DB_MAX_OUTPUT_PORT_TYPE


|processor|10_ALU_with_overflow:ALU|OR16:inst11
data0x[0] => LPM_OR:lpm_or_component.DATA[0][0]
data0x[1] => LPM_OR:lpm_or_component.DATA[0][1]
data0x[2] => LPM_OR:lpm_or_component.DATA[0][2]
data0x[3] => LPM_OR:lpm_or_component.DATA[0][3]
data0x[4] => LPM_OR:lpm_or_component.DATA[0][4]
data0x[5] => LPM_OR:lpm_or_component.DATA[0][5]
data0x[6] => LPM_OR:lpm_or_component.DATA[0][6]
data0x[7] => LPM_OR:lpm_or_component.DATA[0][7]
data0x[8] => LPM_OR:lpm_or_component.DATA[0][8]
data0x[9] => LPM_OR:lpm_or_component.DATA[0][9]
data0x[10] => LPM_OR:lpm_or_component.DATA[0][10]
data0x[11] => LPM_OR:lpm_or_component.DATA[0][11]
data0x[12] => LPM_OR:lpm_or_component.DATA[0][12]
data0x[13] => LPM_OR:lpm_or_component.DATA[0][13]
data0x[14] => LPM_OR:lpm_or_component.DATA[0][14]
data0x[15] => LPM_OR:lpm_or_component.DATA[0][15]
data1x[0] => LPM_OR:lpm_or_component.DATA[1][0]
data1x[1] => LPM_OR:lpm_or_component.DATA[1][1]
data1x[2] => LPM_OR:lpm_or_component.DATA[1][2]
data1x[3] => LPM_OR:lpm_or_component.DATA[1][3]
data1x[4] => LPM_OR:lpm_or_component.DATA[1][4]
data1x[5] => LPM_OR:lpm_or_component.DATA[1][5]
data1x[6] => LPM_OR:lpm_or_component.DATA[1][6]
data1x[7] => LPM_OR:lpm_or_component.DATA[1][7]
data1x[8] => LPM_OR:lpm_or_component.DATA[1][8]
data1x[9] => LPM_OR:lpm_or_component.DATA[1][9]
data1x[10] => LPM_OR:lpm_or_component.DATA[1][10]
data1x[11] => LPM_OR:lpm_or_component.DATA[1][11]
data1x[12] => LPM_OR:lpm_or_component.DATA[1][12]
data1x[13] => LPM_OR:lpm_or_component.DATA[1][13]
data1x[14] => LPM_OR:lpm_or_component.DATA[1][14]
data1x[15] => LPM_OR:lpm_or_component.DATA[1][15]
result[0] <= LPM_OR:lpm_or_component.RESULT[0]
result[1] <= LPM_OR:lpm_or_component.RESULT[1]
result[2] <= LPM_OR:lpm_or_component.RESULT[2]
result[3] <= LPM_OR:lpm_or_component.RESULT[3]
result[4] <= LPM_OR:lpm_or_component.RESULT[4]
result[5] <= LPM_OR:lpm_or_component.RESULT[5]
result[6] <= LPM_OR:lpm_or_component.RESULT[6]
result[7] <= LPM_OR:lpm_or_component.RESULT[7]
result[8] <= LPM_OR:lpm_or_component.RESULT[8]
result[9] <= LPM_OR:lpm_or_component.RESULT[9]
result[10] <= LPM_OR:lpm_or_component.RESULT[10]
result[11] <= LPM_OR:lpm_or_component.RESULT[11]
result[12] <= LPM_OR:lpm_or_component.RESULT[12]
result[13] <= LPM_OR:lpm_or_component.RESULT[13]
result[14] <= LPM_OR:lpm_or_component.RESULT[14]
result[15] <= LPM_OR:lpm_or_component.RESULT[15]


|processor|10_ALU_with_overflow:ALU|OR16:inst11|LPM_OR:lpm_or_component
data[0][0] => or_node[0][1].IN1
data[0][1] => or_node[1][1].IN1
data[0][2] => or_node[2][1].IN1
data[0][3] => or_node[3][1].IN1
data[0][4] => or_node[4][1].IN1
data[0][5] => or_node[5][1].IN1
data[0][6] => or_node[6][1].IN1
data[0][7] => or_node[7][1].IN1
data[0][8] => or_node[8][1].IN1
data[0][9] => or_node[9][1].IN1
data[0][10] => or_node[10][1].IN1
data[0][11] => or_node[11][1].IN1
data[0][12] => or_node[12][1].IN1
data[0][13] => or_node[13][1].IN1
data[0][14] => or_node[14][1].IN1
data[0][15] => or_node[15][1].IN1
data[1][0] => or_node[0][1].IN0
data[1][1] => or_node[1][1].IN0
data[1][2] => or_node[2][1].IN0
data[1][3] => or_node[3][1].IN0
data[1][4] => or_node[4][1].IN0
data[1][5] => or_node[5][1].IN0
data[1][6] => or_node[6][1].IN0
data[1][7] => or_node[7][1].IN0
data[1][8] => or_node[8][1].IN0
data[1][9] => or_node[9][1].IN0
data[1][10] => or_node[10][1].IN0
data[1][11] => or_node[11][1].IN0
data[1][12] => or_node[12][1].IN0
data[1][13] => or_node[13][1].IN0
data[1][14] => or_node[14][1].IN0
data[1][15] => or_node[15][1].IN0
result[0] <= or_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= or_node[1][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= or_node[2][1].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= or_node[3][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= or_node[4][1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= or_node[5][1].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= or_node[6][1].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= or_node[7][1].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= or_node[8][1].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= or_node[9][1].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= or_node[10][1].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= or_node[11][1].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= or_node[12][1].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= or_node[13][1].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= or_node[14][1].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= or_node[15][1].DB_MAX_OUTPUT_PORT_TYPE


|processor|10_ALU_with_overflow:ALU|XOR16:inst12
data0x[0] => LPM_XOR:lpm_xor_component.DATA[0][0]
data0x[1] => LPM_XOR:lpm_xor_component.DATA[0][1]
data0x[2] => LPM_XOR:lpm_xor_component.DATA[0][2]
data0x[3] => LPM_XOR:lpm_xor_component.DATA[0][3]
data0x[4] => LPM_XOR:lpm_xor_component.DATA[0][4]
data0x[5] => LPM_XOR:lpm_xor_component.DATA[0][5]
data0x[6] => LPM_XOR:lpm_xor_component.DATA[0][6]
data0x[7] => LPM_XOR:lpm_xor_component.DATA[0][7]
data0x[8] => LPM_XOR:lpm_xor_component.DATA[0][8]
data0x[9] => LPM_XOR:lpm_xor_component.DATA[0][9]
data0x[10] => LPM_XOR:lpm_xor_component.DATA[0][10]
data0x[11] => LPM_XOR:lpm_xor_component.DATA[0][11]
data0x[12] => LPM_XOR:lpm_xor_component.DATA[0][12]
data0x[13] => LPM_XOR:lpm_xor_component.DATA[0][13]
data0x[14] => LPM_XOR:lpm_xor_component.DATA[0][14]
data0x[15] => LPM_XOR:lpm_xor_component.DATA[0][15]
data1x[0] => LPM_XOR:lpm_xor_component.DATA[1][0]
data1x[1] => LPM_XOR:lpm_xor_component.DATA[1][1]
data1x[2] => LPM_XOR:lpm_xor_component.DATA[1][2]
data1x[3] => LPM_XOR:lpm_xor_component.DATA[1][3]
data1x[4] => LPM_XOR:lpm_xor_component.DATA[1][4]
data1x[5] => LPM_XOR:lpm_xor_component.DATA[1][5]
data1x[6] => LPM_XOR:lpm_xor_component.DATA[1][6]
data1x[7] => LPM_XOR:lpm_xor_component.DATA[1][7]
data1x[8] => LPM_XOR:lpm_xor_component.DATA[1][8]
data1x[9] => LPM_XOR:lpm_xor_component.DATA[1][9]
data1x[10] => LPM_XOR:lpm_xor_component.DATA[1][10]
data1x[11] => LPM_XOR:lpm_xor_component.DATA[1][11]
data1x[12] => LPM_XOR:lpm_xor_component.DATA[1][12]
data1x[13] => LPM_XOR:lpm_xor_component.DATA[1][13]
data1x[14] => LPM_XOR:lpm_xor_component.DATA[1][14]
data1x[15] => LPM_XOR:lpm_xor_component.DATA[1][15]
result[0] <= LPM_XOR:lpm_xor_component.RESULT[0]
result[1] <= LPM_XOR:lpm_xor_component.RESULT[1]
result[2] <= LPM_XOR:lpm_xor_component.RESULT[2]
result[3] <= LPM_XOR:lpm_xor_component.RESULT[3]
result[4] <= LPM_XOR:lpm_xor_component.RESULT[4]
result[5] <= LPM_XOR:lpm_xor_component.RESULT[5]
result[6] <= LPM_XOR:lpm_xor_component.RESULT[6]
result[7] <= LPM_XOR:lpm_xor_component.RESULT[7]
result[8] <= LPM_XOR:lpm_xor_component.RESULT[8]
result[9] <= LPM_XOR:lpm_xor_component.RESULT[9]
result[10] <= LPM_XOR:lpm_xor_component.RESULT[10]
result[11] <= LPM_XOR:lpm_xor_component.RESULT[11]
result[12] <= LPM_XOR:lpm_xor_component.RESULT[12]
result[13] <= LPM_XOR:lpm_xor_component.RESULT[13]
result[14] <= LPM_XOR:lpm_xor_component.RESULT[14]
result[15] <= LPM_XOR:lpm_xor_component.RESULT[15]


|processor|10_ALU_with_overflow:ALU|XOR16:inst12|LPM_XOR:lpm_xor_component
data[0][0] => xor_cascade[0][1].IN1
data[0][1] => xor_cascade[1][1].IN1
data[0][2] => xor_cascade[2][1].IN1
data[0][3] => xor_cascade[3][1].IN1
data[0][4] => xor_cascade[4][1].IN1
data[0][5] => xor_cascade[5][1].IN1
data[0][6] => xor_cascade[6][1].IN1
data[0][7] => xor_cascade[7][1].IN1
data[0][8] => xor_cascade[8][1].IN1
data[0][9] => xor_cascade[9][1].IN1
data[0][10] => xor_cascade[10][1].IN1
data[0][11] => xor_cascade[11][1].IN1
data[0][12] => xor_cascade[12][1].IN1
data[0][13] => xor_cascade[13][1].IN1
data[0][14] => xor_cascade[14][1].IN1
data[0][15] => xor_cascade[15][1].IN1
data[1][0] => xor_cascade[0][1].IN0
data[1][1] => xor_cascade[1][1].IN0
data[1][2] => xor_cascade[2][1].IN0
data[1][3] => xor_cascade[3][1].IN0
data[1][4] => xor_cascade[4][1].IN0
data[1][5] => xor_cascade[5][1].IN0
data[1][6] => xor_cascade[6][1].IN0
data[1][7] => xor_cascade[7][1].IN0
data[1][8] => xor_cascade[8][1].IN0
data[1][9] => xor_cascade[9][1].IN0
data[1][10] => xor_cascade[10][1].IN0
data[1][11] => xor_cascade[11][1].IN0
data[1][12] => xor_cascade[12][1].IN0
data[1][13] => xor_cascade[13][1].IN0
data[1][14] => xor_cascade[14][1].IN0
data[1][15] => xor_cascade[15][1].IN0
result[0] <= xor_cascade[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor_cascade[1][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor_cascade[2][1].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor_cascade[3][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= xor_cascade[4][1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= xor_cascade[5][1].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= xor_cascade[6][1].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= xor_cascade[7][1].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= xor_cascade[8][1].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= xor_cascade[9][1].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= xor_cascade[10][1].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= xor_cascade[11][1].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= xor_cascade[12][1].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= xor_cascade[13][1].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= xor_cascade[14][1].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= xor_cascade[15][1].DB_MAX_OUTPUT_PORT_TYPE


|processor|10_ALU_with_overflow:ALU|Shift:inst1
data[0] => lpm_clshift:LPM_CLSHIFT_component.data[0]
data[1] => lpm_clshift:LPM_CLSHIFT_component.data[1]
data[2] => lpm_clshift:LPM_CLSHIFT_component.data[2]
data[3] => lpm_clshift:LPM_CLSHIFT_component.data[3]
data[4] => lpm_clshift:LPM_CLSHIFT_component.data[4]
data[5] => lpm_clshift:LPM_CLSHIFT_component.data[5]
data[6] => lpm_clshift:LPM_CLSHIFT_component.data[6]
data[7] => lpm_clshift:LPM_CLSHIFT_component.data[7]
data[8] => lpm_clshift:LPM_CLSHIFT_component.data[8]
data[9] => lpm_clshift:LPM_CLSHIFT_component.data[9]
data[10] => lpm_clshift:LPM_CLSHIFT_component.data[10]
data[11] => lpm_clshift:LPM_CLSHIFT_component.data[11]
data[12] => lpm_clshift:LPM_CLSHIFT_component.data[12]
data[13] => lpm_clshift:LPM_CLSHIFT_component.data[13]
data[14] => lpm_clshift:LPM_CLSHIFT_component.data[14]
data[15] => lpm_clshift:LPM_CLSHIFT_component.data[15]
direction => lpm_clshift:LPM_CLSHIFT_component.direction
distance[0] => lpm_clshift:LPM_CLSHIFT_component.distance[0]
distance[1] => lpm_clshift:LPM_CLSHIFT_component.distance[1]
distance[2] => lpm_clshift:LPM_CLSHIFT_component.distance[2]
distance[3] => lpm_clshift:LPM_CLSHIFT_component.distance[3]
result[0] <= lpm_clshift:LPM_CLSHIFT_component.result[0]
result[1] <= lpm_clshift:LPM_CLSHIFT_component.result[1]
result[2] <= lpm_clshift:LPM_CLSHIFT_component.result[2]
result[3] <= lpm_clshift:LPM_CLSHIFT_component.result[3]
result[4] <= lpm_clshift:LPM_CLSHIFT_component.result[4]
result[5] <= lpm_clshift:LPM_CLSHIFT_component.result[5]
result[6] <= lpm_clshift:LPM_CLSHIFT_component.result[6]
result[7] <= lpm_clshift:LPM_CLSHIFT_component.result[7]
result[8] <= lpm_clshift:LPM_CLSHIFT_component.result[8]
result[9] <= lpm_clshift:LPM_CLSHIFT_component.result[9]
result[10] <= lpm_clshift:LPM_CLSHIFT_component.result[10]
result[11] <= lpm_clshift:LPM_CLSHIFT_component.result[11]
result[12] <= lpm_clshift:LPM_CLSHIFT_component.result[12]
result[13] <= lpm_clshift:LPM_CLSHIFT_component.result[13]
result[14] <= lpm_clshift:LPM_CLSHIFT_component.result[14]
result[15] <= lpm_clshift:LPM_CLSHIFT_component.result[15]


|processor|10_ALU_with_overflow:ALU|Shift:inst1|lpm_clshift:LPM_CLSHIFT_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_0kc:auto_generated.data[0]
data[1] => lpm_clshift_0kc:auto_generated.data[1]
data[2] => lpm_clshift_0kc:auto_generated.data[2]
data[3] => lpm_clshift_0kc:auto_generated.data[3]
data[4] => lpm_clshift_0kc:auto_generated.data[4]
data[5] => lpm_clshift_0kc:auto_generated.data[5]
data[6] => lpm_clshift_0kc:auto_generated.data[6]
data[7] => lpm_clshift_0kc:auto_generated.data[7]
data[8] => lpm_clshift_0kc:auto_generated.data[8]
data[9] => lpm_clshift_0kc:auto_generated.data[9]
data[10] => lpm_clshift_0kc:auto_generated.data[10]
data[11] => lpm_clshift_0kc:auto_generated.data[11]
data[12] => lpm_clshift_0kc:auto_generated.data[12]
data[13] => lpm_clshift_0kc:auto_generated.data[13]
data[14] => lpm_clshift_0kc:auto_generated.data[14]
data[15] => lpm_clshift_0kc:auto_generated.data[15]
direction => lpm_clshift_0kc:auto_generated.direction
distance[0] => lpm_clshift_0kc:auto_generated.distance[0]
distance[1] => lpm_clshift_0kc:auto_generated.distance[1]
distance[2] => lpm_clshift_0kc:auto_generated.distance[2]
distance[3] => lpm_clshift_0kc:auto_generated.distance[3]
overflow <= <GND>
result[0] <= lpm_clshift_0kc:auto_generated.result[0]
result[1] <= lpm_clshift_0kc:auto_generated.result[1]
result[2] <= lpm_clshift_0kc:auto_generated.result[2]
result[3] <= lpm_clshift_0kc:auto_generated.result[3]
result[4] <= lpm_clshift_0kc:auto_generated.result[4]
result[5] <= lpm_clshift_0kc:auto_generated.result[5]
result[6] <= lpm_clshift_0kc:auto_generated.result[6]
result[7] <= lpm_clshift_0kc:auto_generated.result[7]
result[8] <= lpm_clshift_0kc:auto_generated.result[8]
result[9] <= lpm_clshift_0kc:auto_generated.result[9]
result[10] <= lpm_clshift_0kc:auto_generated.result[10]
result[11] <= lpm_clshift_0kc:auto_generated.result[11]
result[12] <= lpm_clshift_0kc:auto_generated.result[12]
result[13] <= lpm_clshift_0kc:auto_generated.result[13]
result[14] <= lpm_clshift_0kc:auto_generated.result[14]
result[15] <= lpm_clshift_0kc:auto_generated.result[15]
underflow <= <GND>


|processor|10_ALU_with_overflow:ALU|Shift:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_0kc:auto_generated
data[0] => _.IN1
data[0] => sbit_w[16].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit_w[17].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit_w[18].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit_w[19].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit_w[20].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit_w[21].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit_w[22].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => sbit_w[23].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => sbit_w[24].IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => sbit_w[25].IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => sbit_w[26].IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => sbit_w[27].IN1
data[12] => _.IN1
data[12] => _.IN1
data[12] => sbit_w[28].IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => sbit_w[29].IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => sbit_w[30].IN1
data[15] => _.IN1
data[15] => sbit_w[31].IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
result[0] <= sbit_w[64].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[65].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[66].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[67].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[68].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[69].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[70].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[71].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[72].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[73].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_w[74].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_w[75].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_w[76].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_w[77].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_w[78].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_w[79].DB_MAX_OUTPUT_PORT_TYPE


|processor|Reg_1:inst23
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
enable => lpm_ff:lpm_ff_component.enable
q <= lpm_ff:lpm_ff_component.q[0]


|processor|Reg_1:inst23|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => dffs[0].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|MUX16bit:inst44
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data2x[11] => LPM_MUX:lpm_mux_component.DATA[2][11]
data2x[12] => LPM_MUX:lpm_mux_component.DATA[2][12]
data2x[13] => LPM_MUX:lpm_mux_component.DATA[2][13]
data2x[14] => LPM_MUX:lpm_mux_component.DATA[2][14]
data2x[15] => LPM_MUX:lpm_mux_component.DATA[2][15]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data3x[11] => LPM_MUX:lpm_mux_component.DATA[3][11]
data3x[12] => LPM_MUX:lpm_mux_component.DATA[3][12]
data3x[13] => LPM_MUX:lpm_mux_component.DATA[3][13]
data3x[14] => LPM_MUX:lpm_mux_component.DATA[3][14]
data3x[15] => LPM_MUX:lpm_mux_component.DATA[3][15]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]


|processor|MUX16bit:inst44|LPM_MUX:lpm_mux_component
data[0][0] => mux_p4e:auto_generated.data[0]
data[0][1] => mux_p4e:auto_generated.data[1]
data[0][2] => mux_p4e:auto_generated.data[2]
data[0][3] => mux_p4e:auto_generated.data[3]
data[0][4] => mux_p4e:auto_generated.data[4]
data[0][5] => mux_p4e:auto_generated.data[5]
data[0][6] => mux_p4e:auto_generated.data[6]
data[0][7] => mux_p4e:auto_generated.data[7]
data[0][8] => mux_p4e:auto_generated.data[8]
data[0][9] => mux_p4e:auto_generated.data[9]
data[0][10] => mux_p4e:auto_generated.data[10]
data[0][11] => mux_p4e:auto_generated.data[11]
data[0][12] => mux_p4e:auto_generated.data[12]
data[0][13] => mux_p4e:auto_generated.data[13]
data[0][14] => mux_p4e:auto_generated.data[14]
data[0][15] => mux_p4e:auto_generated.data[15]
data[1][0] => mux_p4e:auto_generated.data[16]
data[1][1] => mux_p4e:auto_generated.data[17]
data[1][2] => mux_p4e:auto_generated.data[18]
data[1][3] => mux_p4e:auto_generated.data[19]
data[1][4] => mux_p4e:auto_generated.data[20]
data[1][5] => mux_p4e:auto_generated.data[21]
data[1][6] => mux_p4e:auto_generated.data[22]
data[1][7] => mux_p4e:auto_generated.data[23]
data[1][8] => mux_p4e:auto_generated.data[24]
data[1][9] => mux_p4e:auto_generated.data[25]
data[1][10] => mux_p4e:auto_generated.data[26]
data[1][11] => mux_p4e:auto_generated.data[27]
data[1][12] => mux_p4e:auto_generated.data[28]
data[1][13] => mux_p4e:auto_generated.data[29]
data[1][14] => mux_p4e:auto_generated.data[30]
data[1][15] => mux_p4e:auto_generated.data[31]
data[2][0] => mux_p4e:auto_generated.data[32]
data[2][1] => mux_p4e:auto_generated.data[33]
data[2][2] => mux_p4e:auto_generated.data[34]
data[2][3] => mux_p4e:auto_generated.data[35]
data[2][4] => mux_p4e:auto_generated.data[36]
data[2][5] => mux_p4e:auto_generated.data[37]
data[2][6] => mux_p4e:auto_generated.data[38]
data[2][7] => mux_p4e:auto_generated.data[39]
data[2][8] => mux_p4e:auto_generated.data[40]
data[2][9] => mux_p4e:auto_generated.data[41]
data[2][10] => mux_p4e:auto_generated.data[42]
data[2][11] => mux_p4e:auto_generated.data[43]
data[2][12] => mux_p4e:auto_generated.data[44]
data[2][13] => mux_p4e:auto_generated.data[45]
data[2][14] => mux_p4e:auto_generated.data[46]
data[2][15] => mux_p4e:auto_generated.data[47]
data[3][0] => mux_p4e:auto_generated.data[48]
data[3][1] => mux_p4e:auto_generated.data[49]
data[3][2] => mux_p4e:auto_generated.data[50]
data[3][3] => mux_p4e:auto_generated.data[51]
data[3][4] => mux_p4e:auto_generated.data[52]
data[3][5] => mux_p4e:auto_generated.data[53]
data[3][6] => mux_p4e:auto_generated.data[54]
data[3][7] => mux_p4e:auto_generated.data[55]
data[3][8] => mux_p4e:auto_generated.data[56]
data[3][9] => mux_p4e:auto_generated.data[57]
data[3][10] => mux_p4e:auto_generated.data[58]
data[3][11] => mux_p4e:auto_generated.data[59]
data[3][12] => mux_p4e:auto_generated.data[60]
data[3][13] => mux_p4e:auto_generated.data[61]
data[3][14] => mux_p4e:auto_generated.data[62]
data[3][15] => mux_p4e:auto_generated.data[63]
sel[0] => mux_p4e:auto_generated.sel[0]
sel[1] => mux_p4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_p4e:auto_generated.result[0]
result[1] <= mux_p4e:auto_generated.result[1]
result[2] <= mux_p4e:auto_generated.result[2]
result[3] <= mux_p4e:auto_generated.result[3]
result[4] <= mux_p4e:auto_generated.result[4]
result[5] <= mux_p4e:auto_generated.result[5]
result[6] <= mux_p4e:auto_generated.result[6]
result[7] <= mux_p4e:auto_generated.result[7]
result[8] <= mux_p4e:auto_generated.result[8]
result[9] <= mux_p4e:auto_generated.result[9]
result[10] <= mux_p4e:auto_generated.result[10]
result[11] <= mux_p4e:auto_generated.result[11]
result[12] <= mux_p4e:auto_generated.result[12]
result[13] <= mux_p4e:auto_generated.result[13]
result[14] <= mux_p4e:auto_generated.result[14]
result[15] <= mux_p4e:auto_generated.result[15]


|processor|MUX16bit:inst44|LPM_MUX:lpm_mux_component|mux_p4e:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|processor|Reg_16e:inst10
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|Reg_16e:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|230_Lab9:REGISTER
dataS[0] <= LPM_MUX_Lab9:S.result[0]
dataS[1] <= LPM_MUX_Lab9:S.result[1]
dataS[2] <= LPM_MUX_Lab9:S.result[2]
dataS[3] <= LPM_MUX_Lab9:S.result[3]
dataS[4] <= LPM_MUX_Lab9:S.result[4]
dataS[5] <= LPM_MUX_Lab9:S.result[5]
dataS[6] <= LPM_MUX_Lab9:S.result[6]
dataS[7] <= LPM_MUX_Lab9:S.result[7]
dataS[8] <= LPM_MUX_Lab9:S.result[8]
dataS[9] <= LPM_MUX_Lab9:S.result[9]
dataS[10] <= LPM_MUX_Lab9:S.result[10]
dataS[11] <= LPM_MUX_Lab9:S.result[11]
dataS[12] <= LPM_MUX_Lab9:S.result[12]
dataS[13] <= LPM_MUX_Lab9:S.result[13]
dataS[14] <= LPM_MUX_Lab9:S.result[14]
dataS[15] <= LPM_MUX_Lab9:S.result[15]
WE => inst31.IN0
WE => inst32.IN0
WE => inst33.IN0
WE => inst34.IN0
WE => inst35.IN0
WE => inst36.IN0
WE => inst22.IN0
WE => inst23.IN0
WE => inst24.IN0
WE => inst25.IN0
WE => inst26.IN0
WE => inst27.IN0
WE => inst28.IN0
WE => inst29.IN0
WE => inst30.IN0
clock => inst31.IN1
clock => inst32.IN1
clock => inst33.IN1
clock => inst34.IN1
clock => inst35.IN1
clock => inst36.IN1
clock => inst22.IN1
clock => inst23.IN1
clock => inst24.IN1
clock => inst25.IN1
clock => inst26.IN1
clock => inst27.IN1
clock => inst28.IN1
clock => inst29.IN1
clock => inst30.IN1
regD[0] => LPM_DECODE_Lab9:inst.data[0]
regD[1] => LPM_DECODE_Lab9:inst.data[1]
regD[2] => LPM_DECODE_Lab9:inst.data[2]
regD[3] => LPM_DECODE_Lab9:inst.data[3]
reset => LPM_FF_Lab9:Reg10.aclr
reset => LPM_FF_Lab9:Reg11.aclr
reset => LPM_FF_Lab9:Reg12.aclr
reset => LPM_FF_Lab9:Reg13.aclr
reset => LPM_FF_Lab9:Reg14.aclr
reset => LPM_FF_Lab9:Reg15.aclr
reset => LPM_FF_Lab9:Reg1.aclr
reset => LPM_FF_Lab9:Reg2.aclr
reset => LPM_FF_Lab9:Reg3.aclr
reset => LPM_FF_Lab9:Reg4.aclr
reset => LPM_FF_Lab9:Reg5.aclr
reset => LPM_FF_Lab9:Reg6.aclr
reset => LPM_FF_Lab9:Reg7.aclr
reset => LPM_FF_Lab9:Reg8.aclr
reset => LPM_FF_Lab9:Reg9.aclr
dataD[0] => LPM_FF_Lab9:Reg10.data[0]
dataD[0] => LPM_FF_Lab9:Reg11.data[0]
dataD[0] => LPM_FF_Lab9:Reg12.data[0]
dataD[0] => LPM_FF_Lab9:Reg13.data[0]
dataD[0] => LPM_FF_Lab9:Reg14.data[0]
dataD[0] => LPM_FF_Lab9:Reg15.data[0]
dataD[0] => LPM_FF_Lab9:Reg1.data[0]
dataD[0] => LPM_FF_Lab9:Reg2.data[0]
dataD[0] => LPM_FF_Lab9:Reg3.data[0]
dataD[0] => LPM_FF_Lab9:Reg4.data[0]
dataD[0] => LPM_FF_Lab9:Reg5.data[0]
dataD[0] => LPM_FF_Lab9:Reg6.data[0]
dataD[0] => LPM_FF_Lab9:Reg7.data[0]
dataD[0] => LPM_FF_Lab9:Reg8.data[0]
dataD[0] => LPM_FF_Lab9:Reg9.data[0]
dataD[1] => LPM_FF_Lab9:Reg10.data[1]
dataD[1] => LPM_FF_Lab9:Reg11.data[1]
dataD[1] => LPM_FF_Lab9:Reg12.data[1]
dataD[1] => LPM_FF_Lab9:Reg13.data[1]
dataD[1] => LPM_FF_Lab9:Reg14.data[1]
dataD[1] => LPM_FF_Lab9:Reg15.data[1]
dataD[1] => LPM_FF_Lab9:Reg1.data[1]
dataD[1] => LPM_FF_Lab9:Reg2.data[1]
dataD[1] => LPM_FF_Lab9:Reg3.data[1]
dataD[1] => LPM_FF_Lab9:Reg4.data[1]
dataD[1] => LPM_FF_Lab9:Reg5.data[1]
dataD[1] => LPM_FF_Lab9:Reg6.data[1]
dataD[1] => LPM_FF_Lab9:Reg7.data[1]
dataD[1] => LPM_FF_Lab9:Reg8.data[1]
dataD[1] => LPM_FF_Lab9:Reg9.data[1]
dataD[2] => LPM_FF_Lab9:Reg10.data[2]
dataD[2] => LPM_FF_Lab9:Reg11.data[2]
dataD[2] => LPM_FF_Lab9:Reg12.data[2]
dataD[2] => LPM_FF_Lab9:Reg13.data[2]
dataD[2] => LPM_FF_Lab9:Reg14.data[2]
dataD[2] => LPM_FF_Lab9:Reg15.data[2]
dataD[2] => LPM_FF_Lab9:Reg1.data[2]
dataD[2] => LPM_FF_Lab9:Reg2.data[2]
dataD[2] => LPM_FF_Lab9:Reg3.data[2]
dataD[2] => LPM_FF_Lab9:Reg4.data[2]
dataD[2] => LPM_FF_Lab9:Reg5.data[2]
dataD[2] => LPM_FF_Lab9:Reg6.data[2]
dataD[2] => LPM_FF_Lab9:Reg7.data[2]
dataD[2] => LPM_FF_Lab9:Reg8.data[2]
dataD[2] => LPM_FF_Lab9:Reg9.data[2]
dataD[3] => LPM_FF_Lab9:Reg10.data[3]
dataD[3] => LPM_FF_Lab9:Reg11.data[3]
dataD[3] => LPM_FF_Lab9:Reg12.data[3]
dataD[3] => LPM_FF_Lab9:Reg13.data[3]
dataD[3] => LPM_FF_Lab9:Reg14.data[3]
dataD[3] => LPM_FF_Lab9:Reg15.data[3]
dataD[3] => LPM_FF_Lab9:Reg1.data[3]
dataD[3] => LPM_FF_Lab9:Reg2.data[3]
dataD[3] => LPM_FF_Lab9:Reg3.data[3]
dataD[3] => LPM_FF_Lab9:Reg4.data[3]
dataD[3] => LPM_FF_Lab9:Reg5.data[3]
dataD[3] => LPM_FF_Lab9:Reg6.data[3]
dataD[3] => LPM_FF_Lab9:Reg7.data[3]
dataD[3] => LPM_FF_Lab9:Reg8.data[3]
dataD[3] => LPM_FF_Lab9:Reg9.data[3]
dataD[4] => LPM_FF_Lab9:Reg10.data[4]
dataD[4] => LPM_FF_Lab9:Reg11.data[4]
dataD[4] => LPM_FF_Lab9:Reg12.data[4]
dataD[4] => LPM_FF_Lab9:Reg13.data[4]
dataD[4] => LPM_FF_Lab9:Reg14.data[4]
dataD[4] => LPM_FF_Lab9:Reg15.data[4]
dataD[4] => LPM_FF_Lab9:Reg1.data[4]
dataD[4] => LPM_FF_Lab9:Reg2.data[4]
dataD[4] => LPM_FF_Lab9:Reg3.data[4]
dataD[4] => LPM_FF_Lab9:Reg4.data[4]
dataD[4] => LPM_FF_Lab9:Reg5.data[4]
dataD[4] => LPM_FF_Lab9:Reg6.data[4]
dataD[4] => LPM_FF_Lab9:Reg7.data[4]
dataD[4] => LPM_FF_Lab9:Reg8.data[4]
dataD[4] => LPM_FF_Lab9:Reg9.data[4]
dataD[5] => LPM_FF_Lab9:Reg10.data[5]
dataD[5] => LPM_FF_Lab9:Reg11.data[5]
dataD[5] => LPM_FF_Lab9:Reg12.data[5]
dataD[5] => LPM_FF_Lab9:Reg13.data[5]
dataD[5] => LPM_FF_Lab9:Reg14.data[5]
dataD[5] => LPM_FF_Lab9:Reg15.data[5]
dataD[5] => LPM_FF_Lab9:Reg1.data[5]
dataD[5] => LPM_FF_Lab9:Reg2.data[5]
dataD[5] => LPM_FF_Lab9:Reg3.data[5]
dataD[5] => LPM_FF_Lab9:Reg4.data[5]
dataD[5] => LPM_FF_Lab9:Reg5.data[5]
dataD[5] => LPM_FF_Lab9:Reg6.data[5]
dataD[5] => LPM_FF_Lab9:Reg7.data[5]
dataD[5] => LPM_FF_Lab9:Reg8.data[5]
dataD[5] => LPM_FF_Lab9:Reg9.data[5]
dataD[6] => LPM_FF_Lab9:Reg10.data[6]
dataD[6] => LPM_FF_Lab9:Reg11.data[6]
dataD[6] => LPM_FF_Lab9:Reg12.data[6]
dataD[6] => LPM_FF_Lab9:Reg13.data[6]
dataD[6] => LPM_FF_Lab9:Reg14.data[6]
dataD[6] => LPM_FF_Lab9:Reg15.data[6]
dataD[6] => LPM_FF_Lab9:Reg1.data[6]
dataD[6] => LPM_FF_Lab9:Reg2.data[6]
dataD[6] => LPM_FF_Lab9:Reg3.data[6]
dataD[6] => LPM_FF_Lab9:Reg4.data[6]
dataD[6] => LPM_FF_Lab9:Reg5.data[6]
dataD[6] => LPM_FF_Lab9:Reg6.data[6]
dataD[6] => LPM_FF_Lab9:Reg7.data[6]
dataD[6] => LPM_FF_Lab9:Reg8.data[6]
dataD[6] => LPM_FF_Lab9:Reg9.data[6]
dataD[7] => LPM_FF_Lab9:Reg10.data[7]
dataD[7] => LPM_FF_Lab9:Reg11.data[7]
dataD[7] => LPM_FF_Lab9:Reg12.data[7]
dataD[7] => LPM_FF_Lab9:Reg13.data[7]
dataD[7] => LPM_FF_Lab9:Reg14.data[7]
dataD[7] => LPM_FF_Lab9:Reg15.data[7]
dataD[7] => LPM_FF_Lab9:Reg1.data[7]
dataD[7] => LPM_FF_Lab9:Reg2.data[7]
dataD[7] => LPM_FF_Lab9:Reg3.data[7]
dataD[7] => LPM_FF_Lab9:Reg4.data[7]
dataD[7] => LPM_FF_Lab9:Reg5.data[7]
dataD[7] => LPM_FF_Lab9:Reg6.data[7]
dataD[7] => LPM_FF_Lab9:Reg7.data[7]
dataD[7] => LPM_FF_Lab9:Reg8.data[7]
dataD[7] => LPM_FF_Lab9:Reg9.data[7]
dataD[8] => LPM_FF_Lab9:Reg10.data[8]
dataD[8] => LPM_FF_Lab9:Reg11.data[8]
dataD[8] => LPM_FF_Lab9:Reg12.data[8]
dataD[8] => LPM_FF_Lab9:Reg13.data[8]
dataD[8] => LPM_FF_Lab9:Reg14.data[8]
dataD[8] => LPM_FF_Lab9:Reg15.data[8]
dataD[8] => LPM_FF_Lab9:Reg1.data[8]
dataD[8] => LPM_FF_Lab9:Reg2.data[8]
dataD[8] => LPM_FF_Lab9:Reg3.data[8]
dataD[8] => LPM_FF_Lab9:Reg4.data[8]
dataD[8] => LPM_FF_Lab9:Reg5.data[8]
dataD[8] => LPM_FF_Lab9:Reg6.data[8]
dataD[8] => LPM_FF_Lab9:Reg7.data[8]
dataD[8] => LPM_FF_Lab9:Reg8.data[8]
dataD[8] => LPM_FF_Lab9:Reg9.data[8]
dataD[9] => LPM_FF_Lab9:Reg10.data[9]
dataD[9] => LPM_FF_Lab9:Reg11.data[9]
dataD[9] => LPM_FF_Lab9:Reg12.data[9]
dataD[9] => LPM_FF_Lab9:Reg13.data[9]
dataD[9] => LPM_FF_Lab9:Reg14.data[9]
dataD[9] => LPM_FF_Lab9:Reg15.data[9]
dataD[9] => LPM_FF_Lab9:Reg1.data[9]
dataD[9] => LPM_FF_Lab9:Reg2.data[9]
dataD[9] => LPM_FF_Lab9:Reg3.data[9]
dataD[9] => LPM_FF_Lab9:Reg4.data[9]
dataD[9] => LPM_FF_Lab9:Reg5.data[9]
dataD[9] => LPM_FF_Lab9:Reg6.data[9]
dataD[9] => LPM_FF_Lab9:Reg7.data[9]
dataD[9] => LPM_FF_Lab9:Reg8.data[9]
dataD[9] => LPM_FF_Lab9:Reg9.data[9]
dataD[10] => LPM_FF_Lab9:Reg10.data[10]
dataD[10] => LPM_FF_Lab9:Reg11.data[10]
dataD[10] => LPM_FF_Lab9:Reg12.data[10]
dataD[10] => LPM_FF_Lab9:Reg13.data[10]
dataD[10] => LPM_FF_Lab9:Reg14.data[10]
dataD[10] => LPM_FF_Lab9:Reg15.data[10]
dataD[10] => LPM_FF_Lab9:Reg1.data[10]
dataD[10] => LPM_FF_Lab9:Reg2.data[10]
dataD[10] => LPM_FF_Lab9:Reg3.data[10]
dataD[10] => LPM_FF_Lab9:Reg4.data[10]
dataD[10] => LPM_FF_Lab9:Reg5.data[10]
dataD[10] => LPM_FF_Lab9:Reg6.data[10]
dataD[10] => LPM_FF_Lab9:Reg7.data[10]
dataD[10] => LPM_FF_Lab9:Reg8.data[10]
dataD[10] => LPM_FF_Lab9:Reg9.data[10]
dataD[11] => LPM_FF_Lab9:Reg10.data[11]
dataD[11] => LPM_FF_Lab9:Reg11.data[11]
dataD[11] => LPM_FF_Lab9:Reg12.data[11]
dataD[11] => LPM_FF_Lab9:Reg13.data[11]
dataD[11] => LPM_FF_Lab9:Reg14.data[11]
dataD[11] => LPM_FF_Lab9:Reg15.data[11]
dataD[11] => LPM_FF_Lab9:Reg1.data[11]
dataD[11] => LPM_FF_Lab9:Reg2.data[11]
dataD[11] => LPM_FF_Lab9:Reg3.data[11]
dataD[11] => LPM_FF_Lab9:Reg4.data[11]
dataD[11] => LPM_FF_Lab9:Reg5.data[11]
dataD[11] => LPM_FF_Lab9:Reg6.data[11]
dataD[11] => LPM_FF_Lab9:Reg7.data[11]
dataD[11] => LPM_FF_Lab9:Reg8.data[11]
dataD[11] => LPM_FF_Lab9:Reg9.data[11]
dataD[12] => LPM_FF_Lab9:Reg10.data[12]
dataD[12] => LPM_FF_Lab9:Reg11.data[12]
dataD[12] => LPM_FF_Lab9:Reg12.data[12]
dataD[12] => LPM_FF_Lab9:Reg13.data[12]
dataD[12] => LPM_FF_Lab9:Reg14.data[12]
dataD[12] => LPM_FF_Lab9:Reg15.data[12]
dataD[12] => LPM_FF_Lab9:Reg1.data[12]
dataD[12] => LPM_FF_Lab9:Reg2.data[12]
dataD[12] => LPM_FF_Lab9:Reg3.data[12]
dataD[12] => LPM_FF_Lab9:Reg4.data[12]
dataD[12] => LPM_FF_Lab9:Reg5.data[12]
dataD[12] => LPM_FF_Lab9:Reg6.data[12]
dataD[12] => LPM_FF_Lab9:Reg7.data[12]
dataD[12] => LPM_FF_Lab9:Reg8.data[12]
dataD[12] => LPM_FF_Lab9:Reg9.data[12]
dataD[13] => LPM_FF_Lab9:Reg10.data[13]
dataD[13] => LPM_FF_Lab9:Reg11.data[13]
dataD[13] => LPM_FF_Lab9:Reg12.data[13]
dataD[13] => LPM_FF_Lab9:Reg13.data[13]
dataD[13] => LPM_FF_Lab9:Reg14.data[13]
dataD[13] => LPM_FF_Lab9:Reg15.data[13]
dataD[13] => LPM_FF_Lab9:Reg1.data[13]
dataD[13] => LPM_FF_Lab9:Reg2.data[13]
dataD[13] => LPM_FF_Lab9:Reg3.data[13]
dataD[13] => LPM_FF_Lab9:Reg4.data[13]
dataD[13] => LPM_FF_Lab9:Reg5.data[13]
dataD[13] => LPM_FF_Lab9:Reg6.data[13]
dataD[13] => LPM_FF_Lab9:Reg7.data[13]
dataD[13] => LPM_FF_Lab9:Reg8.data[13]
dataD[13] => LPM_FF_Lab9:Reg9.data[13]
dataD[14] => LPM_FF_Lab9:Reg10.data[14]
dataD[14] => LPM_FF_Lab9:Reg11.data[14]
dataD[14] => LPM_FF_Lab9:Reg12.data[14]
dataD[14] => LPM_FF_Lab9:Reg13.data[14]
dataD[14] => LPM_FF_Lab9:Reg14.data[14]
dataD[14] => LPM_FF_Lab9:Reg15.data[14]
dataD[14] => LPM_FF_Lab9:Reg1.data[14]
dataD[14] => LPM_FF_Lab9:Reg2.data[14]
dataD[14] => LPM_FF_Lab9:Reg3.data[14]
dataD[14] => LPM_FF_Lab9:Reg4.data[14]
dataD[14] => LPM_FF_Lab9:Reg5.data[14]
dataD[14] => LPM_FF_Lab9:Reg6.data[14]
dataD[14] => LPM_FF_Lab9:Reg7.data[14]
dataD[14] => LPM_FF_Lab9:Reg8.data[14]
dataD[14] => LPM_FF_Lab9:Reg9.data[14]
dataD[15] => LPM_FF_Lab9:Reg10.data[15]
dataD[15] => LPM_FF_Lab9:Reg11.data[15]
dataD[15] => LPM_FF_Lab9:Reg12.data[15]
dataD[15] => LPM_FF_Lab9:Reg13.data[15]
dataD[15] => LPM_FF_Lab9:Reg14.data[15]
dataD[15] => LPM_FF_Lab9:Reg15.data[15]
dataD[15] => LPM_FF_Lab9:Reg1.data[15]
dataD[15] => LPM_FF_Lab9:Reg2.data[15]
dataD[15] => LPM_FF_Lab9:Reg3.data[15]
dataD[15] => LPM_FF_Lab9:Reg4.data[15]
dataD[15] => LPM_FF_Lab9:Reg5.data[15]
dataD[15] => LPM_FF_Lab9:Reg6.data[15]
dataD[15] => LPM_FF_Lab9:Reg7.data[15]
dataD[15] => LPM_FF_Lab9:Reg8.data[15]
dataD[15] => LPM_FF_Lab9:Reg9.data[15]
regS[0] => LPM_MUX_Lab9:S.sel[0]
regS[1] => LPM_MUX_Lab9:S.sel[1]
regS[2] => LPM_MUX_Lab9:S.sel[2]
regS[3] => LPM_MUX_Lab9:S.sel[3]
dataT[0] <= LPM_MUX_Lab9:T.result[0]
dataT[1] <= LPM_MUX_Lab9:T.result[1]
dataT[2] <= LPM_MUX_Lab9:T.result[2]
dataT[3] <= LPM_MUX_Lab9:T.result[3]
dataT[4] <= LPM_MUX_Lab9:T.result[4]
dataT[5] <= LPM_MUX_Lab9:T.result[5]
dataT[6] <= LPM_MUX_Lab9:T.result[6]
dataT[7] <= LPM_MUX_Lab9:T.result[7]
dataT[8] <= LPM_MUX_Lab9:T.result[8]
dataT[9] <= LPM_MUX_Lab9:T.result[9]
dataT[10] <= LPM_MUX_Lab9:T.result[10]
dataT[11] <= LPM_MUX_Lab9:T.result[11]
dataT[12] <= LPM_MUX_Lab9:T.result[12]
dataT[13] <= LPM_MUX_Lab9:T.result[13]
dataT[14] <= LPM_MUX_Lab9:T.result[14]
dataT[15] <= LPM_MUX_Lab9:T.result[15]
regT[0] => LPM_MUX_Lab9:T.sel[0]
regT[1] => LPM_MUX_Lab9:T.sel[1]
regT[2] => LPM_MUX_Lab9:T.sel[2]
regT[3] => LPM_MUX_Lab9:T.sel[3]
register01[0] <= Q1[0].DB_MAX_OUTPUT_PORT_TYPE
register01[1] <= Q1[1].DB_MAX_OUTPUT_PORT_TYPE
register01[2] <= Q1[2].DB_MAX_OUTPUT_PORT_TYPE
register01[3] <= Q1[3].DB_MAX_OUTPUT_PORT_TYPE
register01[4] <= Q1[4].DB_MAX_OUTPUT_PORT_TYPE
register01[5] <= Q1[5].DB_MAX_OUTPUT_PORT_TYPE
register01[6] <= Q1[6].DB_MAX_OUTPUT_PORT_TYPE
register01[7] <= Q1[7].DB_MAX_OUTPUT_PORT_TYPE
register01[8] <= Q1[8].DB_MAX_OUTPUT_PORT_TYPE
register01[9] <= Q1[9].DB_MAX_OUTPUT_PORT_TYPE
register01[10] <= Q1[10].DB_MAX_OUTPUT_PORT_TYPE
register01[11] <= Q1[11].DB_MAX_OUTPUT_PORT_TYPE
register01[12] <= Q1[12].DB_MAX_OUTPUT_PORT_TYPE
register01[13] <= Q1[13].DB_MAX_OUTPUT_PORT_TYPE
register01[14] <= Q1[14].DB_MAX_OUTPUT_PORT_TYPE
register01[15] <= Q1[15].DB_MAX_OUTPUT_PORT_TYPE
register02[0] <= Q2[0].DB_MAX_OUTPUT_PORT_TYPE
register02[1] <= Q2[1].DB_MAX_OUTPUT_PORT_TYPE
register02[2] <= Q2[2].DB_MAX_OUTPUT_PORT_TYPE
register02[3] <= Q2[3].DB_MAX_OUTPUT_PORT_TYPE
register02[4] <= Q2[4].DB_MAX_OUTPUT_PORT_TYPE
register02[5] <= Q2[5].DB_MAX_OUTPUT_PORT_TYPE
register02[6] <= Q2[6].DB_MAX_OUTPUT_PORT_TYPE
register02[7] <= Q2[7].DB_MAX_OUTPUT_PORT_TYPE
register02[8] <= Q2[8].DB_MAX_OUTPUT_PORT_TYPE
register02[9] <= Q2[9].DB_MAX_OUTPUT_PORT_TYPE
register02[10] <= Q2[10].DB_MAX_OUTPUT_PORT_TYPE
register02[11] <= Q2[11].DB_MAX_OUTPUT_PORT_TYPE
register02[12] <= Q2[12].DB_MAX_OUTPUT_PORT_TYPE
register02[13] <= Q2[13].DB_MAX_OUTPUT_PORT_TYPE
register02[14] <= Q2[14].DB_MAX_OUTPUT_PORT_TYPE
register02[15] <= Q2[15].DB_MAX_OUTPUT_PORT_TYPE
register03[0] <= Q3[0].DB_MAX_OUTPUT_PORT_TYPE
register03[1] <= Q3[1].DB_MAX_OUTPUT_PORT_TYPE
register03[2] <= Q3[2].DB_MAX_OUTPUT_PORT_TYPE
register03[3] <= Q3[3].DB_MAX_OUTPUT_PORT_TYPE
register03[4] <= Q3[4].DB_MAX_OUTPUT_PORT_TYPE
register03[5] <= Q3[5].DB_MAX_OUTPUT_PORT_TYPE
register03[6] <= Q3[6].DB_MAX_OUTPUT_PORT_TYPE
register03[7] <= Q3[7].DB_MAX_OUTPUT_PORT_TYPE
register03[8] <= Q3[8].DB_MAX_OUTPUT_PORT_TYPE
register03[9] <= Q3[9].DB_MAX_OUTPUT_PORT_TYPE
register03[10] <= Q3[10].DB_MAX_OUTPUT_PORT_TYPE
register03[11] <= Q3[11].DB_MAX_OUTPUT_PORT_TYPE
register03[12] <= Q3[12].DB_MAX_OUTPUT_PORT_TYPE
register03[13] <= Q3[13].DB_MAX_OUTPUT_PORT_TYPE
register03[14] <= Q3[14].DB_MAX_OUTPUT_PORT_TYPE
register03[15] <= Q3[15].DB_MAX_OUTPUT_PORT_TYPE
register04[0] <= Q4[0].DB_MAX_OUTPUT_PORT_TYPE
register04[1] <= Q4[1].DB_MAX_OUTPUT_PORT_TYPE
register04[2] <= Q4[2].DB_MAX_OUTPUT_PORT_TYPE
register04[3] <= Q4[3].DB_MAX_OUTPUT_PORT_TYPE
register04[4] <= Q4[4].DB_MAX_OUTPUT_PORT_TYPE
register04[5] <= Q4[5].DB_MAX_OUTPUT_PORT_TYPE
register04[6] <= Q4[6].DB_MAX_OUTPUT_PORT_TYPE
register04[7] <= Q4[7].DB_MAX_OUTPUT_PORT_TYPE
register04[8] <= Q4[8].DB_MAX_OUTPUT_PORT_TYPE
register04[9] <= Q4[9].DB_MAX_OUTPUT_PORT_TYPE
register04[10] <= Q4[10].DB_MAX_OUTPUT_PORT_TYPE
register04[11] <= Q4[11].DB_MAX_OUTPUT_PORT_TYPE
register04[12] <= Q4[12].DB_MAX_OUTPUT_PORT_TYPE
register04[13] <= Q4[13].DB_MAX_OUTPUT_PORT_TYPE
register04[14] <= Q4[14].DB_MAX_OUTPUT_PORT_TYPE
register04[15] <= Q4[15].DB_MAX_OUTPUT_PORT_TYPE
register05[0] <= Q5[0].DB_MAX_OUTPUT_PORT_TYPE
register05[1] <= Q5[1].DB_MAX_OUTPUT_PORT_TYPE
register05[2] <= Q5[2].DB_MAX_OUTPUT_PORT_TYPE
register05[3] <= Q5[3].DB_MAX_OUTPUT_PORT_TYPE
register05[4] <= Q5[4].DB_MAX_OUTPUT_PORT_TYPE
register05[5] <= Q5[5].DB_MAX_OUTPUT_PORT_TYPE
register05[6] <= Q5[6].DB_MAX_OUTPUT_PORT_TYPE
register05[7] <= Q5[7].DB_MAX_OUTPUT_PORT_TYPE
register05[8] <= Q5[8].DB_MAX_OUTPUT_PORT_TYPE
register05[9] <= Q5[9].DB_MAX_OUTPUT_PORT_TYPE
register05[10] <= Q5[10].DB_MAX_OUTPUT_PORT_TYPE
register05[11] <= Q5[11].DB_MAX_OUTPUT_PORT_TYPE
register05[12] <= Q5[12].DB_MAX_OUTPUT_PORT_TYPE
register05[13] <= Q5[13].DB_MAX_OUTPUT_PORT_TYPE
register05[14] <= Q5[14].DB_MAX_OUTPUT_PORT_TYPE
register05[15] <= Q5[15].DB_MAX_OUTPUT_PORT_TYPE
register06[0] <= Q6[0].DB_MAX_OUTPUT_PORT_TYPE
register06[1] <= Q6[1].DB_MAX_OUTPUT_PORT_TYPE
register06[2] <= Q6[2].DB_MAX_OUTPUT_PORT_TYPE
register06[3] <= Q6[3].DB_MAX_OUTPUT_PORT_TYPE
register06[4] <= Q6[4].DB_MAX_OUTPUT_PORT_TYPE
register06[5] <= Q6[5].DB_MAX_OUTPUT_PORT_TYPE
register06[6] <= Q6[6].DB_MAX_OUTPUT_PORT_TYPE
register06[7] <= Q6[7].DB_MAX_OUTPUT_PORT_TYPE
register06[8] <= Q6[8].DB_MAX_OUTPUT_PORT_TYPE
register06[9] <= Q6[9].DB_MAX_OUTPUT_PORT_TYPE
register06[10] <= Q6[10].DB_MAX_OUTPUT_PORT_TYPE
register06[11] <= Q6[11].DB_MAX_OUTPUT_PORT_TYPE
register06[12] <= Q6[12].DB_MAX_OUTPUT_PORT_TYPE
register06[13] <= Q6[13].DB_MAX_OUTPUT_PORT_TYPE
register06[14] <= Q6[14].DB_MAX_OUTPUT_PORT_TYPE
register06[15] <= Q6[15].DB_MAX_OUTPUT_PORT_TYPE
register07[0] <= Q7[0].DB_MAX_OUTPUT_PORT_TYPE
register07[1] <= Q7[1].DB_MAX_OUTPUT_PORT_TYPE
register07[2] <= Q7[2].DB_MAX_OUTPUT_PORT_TYPE
register07[3] <= Q7[3].DB_MAX_OUTPUT_PORT_TYPE
register07[4] <= Q7[4].DB_MAX_OUTPUT_PORT_TYPE
register07[5] <= Q7[5].DB_MAX_OUTPUT_PORT_TYPE
register07[6] <= Q7[6].DB_MAX_OUTPUT_PORT_TYPE
register07[7] <= Q7[7].DB_MAX_OUTPUT_PORT_TYPE
register07[8] <= Q7[8].DB_MAX_OUTPUT_PORT_TYPE
register07[9] <= Q7[9].DB_MAX_OUTPUT_PORT_TYPE
register07[10] <= Q7[10].DB_MAX_OUTPUT_PORT_TYPE
register07[11] <= Q7[11].DB_MAX_OUTPUT_PORT_TYPE
register07[12] <= Q7[12].DB_MAX_OUTPUT_PORT_TYPE
register07[13] <= Q7[13].DB_MAX_OUTPUT_PORT_TYPE
register07[14] <= Q7[14].DB_MAX_OUTPUT_PORT_TYPE
register07[15] <= Q7[15].DB_MAX_OUTPUT_PORT_TYPE
register08[0] <= Q8[0].DB_MAX_OUTPUT_PORT_TYPE
register08[1] <= Q8[1].DB_MAX_OUTPUT_PORT_TYPE
register08[2] <= Q8[2].DB_MAX_OUTPUT_PORT_TYPE
register08[3] <= Q8[3].DB_MAX_OUTPUT_PORT_TYPE
register08[4] <= Q8[4].DB_MAX_OUTPUT_PORT_TYPE
register08[5] <= Q8[5].DB_MAX_OUTPUT_PORT_TYPE
register08[6] <= Q8[6].DB_MAX_OUTPUT_PORT_TYPE
register08[7] <= Q8[7].DB_MAX_OUTPUT_PORT_TYPE
register08[8] <= Q8[8].DB_MAX_OUTPUT_PORT_TYPE
register08[9] <= Q8[9].DB_MAX_OUTPUT_PORT_TYPE
register08[10] <= Q8[10].DB_MAX_OUTPUT_PORT_TYPE
register08[11] <= Q8[11].DB_MAX_OUTPUT_PORT_TYPE
register08[12] <= Q8[12].DB_MAX_OUTPUT_PORT_TYPE
register08[13] <= Q8[13].DB_MAX_OUTPUT_PORT_TYPE
register08[14] <= Q8[14].DB_MAX_OUTPUT_PORT_TYPE
register08[15] <= Q8[15].DB_MAX_OUTPUT_PORT_TYPE
register09[0] <= Q9[0].DB_MAX_OUTPUT_PORT_TYPE
register09[1] <= Q9[1].DB_MAX_OUTPUT_PORT_TYPE
register09[2] <= Q9[2].DB_MAX_OUTPUT_PORT_TYPE
register09[3] <= Q9[3].DB_MAX_OUTPUT_PORT_TYPE
register09[4] <= Q9[4].DB_MAX_OUTPUT_PORT_TYPE
register09[5] <= Q9[5].DB_MAX_OUTPUT_PORT_TYPE
register09[6] <= Q9[6].DB_MAX_OUTPUT_PORT_TYPE
register09[7] <= Q9[7].DB_MAX_OUTPUT_PORT_TYPE
register09[8] <= Q9[8].DB_MAX_OUTPUT_PORT_TYPE
register09[9] <= Q9[9].DB_MAX_OUTPUT_PORT_TYPE
register09[10] <= Q9[10].DB_MAX_OUTPUT_PORT_TYPE
register09[11] <= Q9[11].DB_MAX_OUTPUT_PORT_TYPE
register09[12] <= Q9[12].DB_MAX_OUTPUT_PORT_TYPE
register09[13] <= Q9[13].DB_MAX_OUTPUT_PORT_TYPE
register09[14] <= Q9[14].DB_MAX_OUTPUT_PORT_TYPE
register09[15] <= Q9[15].DB_MAX_OUTPUT_PORT_TYPE
register10[0] <= Q10[0].DB_MAX_OUTPUT_PORT_TYPE
register10[1] <= Q10[1].DB_MAX_OUTPUT_PORT_TYPE
register10[2] <= Q10[2].DB_MAX_OUTPUT_PORT_TYPE
register10[3] <= Q10[3].DB_MAX_OUTPUT_PORT_TYPE
register10[4] <= Q10[4].DB_MAX_OUTPUT_PORT_TYPE
register10[5] <= Q10[5].DB_MAX_OUTPUT_PORT_TYPE
register10[6] <= Q10[6].DB_MAX_OUTPUT_PORT_TYPE
register10[7] <= Q10[7].DB_MAX_OUTPUT_PORT_TYPE
register10[8] <= Q10[8].DB_MAX_OUTPUT_PORT_TYPE
register10[9] <= Q10[9].DB_MAX_OUTPUT_PORT_TYPE
register10[10] <= Q10[10].DB_MAX_OUTPUT_PORT_TYPE
register10[11] <= Q10[11].DB_MAX_OUTPUT_PORT_TYPE
register10[12] <= Q10[12].DB_MAX_OUTPUT_PORT_TYPE
register10[13] <= Q10[13].DB_MAX_OUTPUT_PORT_TYPE
register10[14] <= Q10[14].DB_MAX_OUTPUT_PORT_TYPE
register10[15] <= Q10[15].DB_MAX_OUTPUT_PORT_TYPE
register11[0] <= Q11[0].DB_MAX_OUTPUT_PORT_TYPE
register11[1] <= Q11[1].DB_MAX_OUTPUT_PORT_TYPE
register11[2] <= Q11[2].DB_MAX_OUTPUT_PORT_TYPE
register11[3] <= Q11[3].DB_MAX_OUTPUT_PORT_TYPE
register11[4] <= Q11[4].DB_MAX_OUTPUT_PORT_TYPE
register11[5] <= Q11[5].DB_MAX_OUTPUT_PORT_TYPE
register11[6] <= Q11[6].DB_MAX_OUTPUT_PORT_TYPE
register11[7] <= Q11[7].DB_MAX_OUTPUT_PORT_TYPE
register11[8] <= Q11[8].DB_MAX_OUTPUT_PORT_TYPE
register11[9] <= Q11[9].DB_MAX_OUTPUT_PORT_TYPE
register11[10] <= Q11[10].DB_MAX_OUTPUT_PORT_TYPE
register11[11] <= Q11[11].DB_MAX_OUTPUT_PORT_TYPE
register11[12] <= Q11[12].DB_MAX_OUTPUT_PORT_TYPE
register11[13] <= Q11[13].DB_MAX_OUTPUT_PORT_TYPE
register11[14] <= Q11[14].DB_MAX_OUTPUT_PORT_TYPE
register11[15] <= Q11[15].DB_MAX_OUTPUT_PORT_TYPE
register12[0] <= Q12[0].DB_MAX_OUTPUT_PORT_TYPE
register12[1] <= Q12[1].DB_MAX_OUTPUT_PORT_TYPE
register12[2] <= Q12[2].DB_MAX_OUTPUT_PORT_TYPE
register12[3] <= Q12[3].DB_MAX_OUTPUT_PORT_TYPE
register12[4] <= Q12[4].DB_MAX_OUTPUT_PORT_TYPE
register12[5] <= Q12[5].DB_MAX_OUTPUT_PORT_TYPE
register12[6] <= Q12[6].DB_MAX_OUTPUT_PORT_TYPE
register12[7] <= Q12[7].DB_MAX_OUTPUT_PORT_TYPE
register12[8] <= Q12[8].DB_MAX_OUTPUT_PORT_TYPE
register12[9] <= Q12[9].DB_MAX_OUTPUT_PORT_TYPE
register12[10] <= Q12[10].DB_MAX_OUTPUT_PORT_TYPE
register12[11] <= Q12[11].DB_MAX_OUTPUT_PORT_TYPE
register12[12] <= Q12[12].DB_MAX_OUTPUT_PORT_TYPE
register12[13] <= Q12[13].DB_MAX_OUTPUT_PORT_TYPE
register12[14] <= Q12[14].DB_MAX_OUTPUT_PORT_TYPE
register12[15] <= Q12[15].DB_MAX_OUTPUT_PORT_TYPE
register13[0] <= Q13[0].DB_MAX_OUTPUT_PORT_TYPE
register13[1] <= Q13[1].DB_MAX_OUTPUT_PORT_TYPE
register13[2] <= Q13[2].DB_MAX_OUTPUT_PORT_TYPE
register13[3] <= Q13[3].DB_MAX_OUTPUT_PORT_TYPE
register13[4] <= Q13[4].DB_MAX_OUTPUT_PORT_TYPE
register13[5] <= Q13[5].DB_MAX_OUTPUT_PORT_TYPE
register13[6] <= Q13[6].DB_MAX_OUTPUT_PORT_TYPE
register13[7] <= Q13[7].DB_MAX_OUTPUT_PORT_TYPE
register13[8] <= Q13[8].DB_MAX_OUTPUT_PORT_TYPE
register13[9] <= Q13[9].DB_MAX_OUTPUT_PORT_TYPE
register13[10] <= Q13[10].DB_MAX_OUTPUT_PORT_TYPE
register13[11] <= Q13[11].DB_MAX_OUTPUT_PORT_TYPE
register13[12] <= Q13[12].DB_MAX_OUTPUT_PORT_TYPE
register13[13] <= Q13[13].DB_MAX_OUTPUT_PORT_TYPE
register13[14] <= Q13[14].DB_MAX_OUTPUT_PORT_TYPE
register13[15] <= Q13[15].DB_MAX_OUTPUT_PORT_TYPE
register14[0] <= Q14[0].DB_MAX_OUTPUT_PORT_TYPE
register14[1] <= Q14[1].DB_MAX_OUTPUT_PORT_TYPE
register14[2] <= Q14[2].DB_MAX_OUTPUT_PORT_TYPE
register14[3] <= Q14[3].DB_MAX_OUTPUT_PORT_TYPE
register14[4] <= Q14[4].DB_MAX_OUTPUT_PORT_TYPE
register14[5] <= Q14[5].DB_MAX_OUTPUT_PORT_TYPE
register14[6] <= Q14[6].DB_MAX_OUTPUT_PORT_TYPE
register14[7] <= Q14[7].DB_MAX_OUTPUT_PORT_TYPE
register14[8] <= Q14[8].DB_MAX_OUTPUT_PORT_TYPE
register14[9] <= Q14[9].DB_MAX_OUTPUT_PORT_TYPE
register14[10] <= Q14[10].DB_MAX_OUTPUT_PORT_TYPE
register14[11] <= Q14[11].DB_MAX_OUTPUT_PORT_TYPE
register14[12] <= Q14[12].DB_MAX_OUTPUT_PORT_TYPE
register14[13] <= Q14[13].DB_MAX_OUTPUT_PORT_TYPE
register14[14] <= Q14[14].DB_MAX_OUTPUT_PORT_TYPE
register14[15] <= Q14[15].DB_MAX_OUTPUT_PORT_TYPE
register15[0] <= Q15[0].DB_MAX_OUTPUT_PORT_TYPE
register15[1] <= Q15[1].DB_MAX_OUTPUT_PORT_TYPE
register15[2] <= Q15[2].DB_MAX_OUTPUT_PORT_TYPE
register15[3] <= Q15[3].DB_MAX_OUTPUT_PORT_TYPE
register15[4] <= Q15[4].DB_MAX_OUTPUT_PORT_TYPE
register15[5] <= Q15[5].DB_MAX_OUTPUT_PORT_TYPE
register15[6] <= Q15[6].DB_MAX_OUTPUT_PORT_TYPE
register15[7] <= Q15[7].DB_MAX_OUTPUT_PORT_TYPE
register15[8] <= Q15[8].DB_MAX_OUTPUT_PORT_TYPE
register15[9] <= Q15[9].DB_MAX_OUTPUT_PORT_TYPE
register15[10] <= Q15[10].DB_MAX_OUTPUT_PORT_TYPE
register15[11] <= Q15[11].DB_MAX_OUTPUT_PORT_TYPE
register15[12] <= Q15[12].DB_MAX_OUTPUT_PORT_TYPE
register15[13] <= Q15[13].DB_MAX_OUTPUT_PORT_TYPE
register15[14] <= Q15[14].DB_MAX_OUTPUT_PORT_TYPE
register15[15] <= Q15[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|230_Lab9:REGISTER|LPM_MUX_Lab9:S
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data10x[0] => LPM_MUX:lpm_mux_component.DATA[10][0]
data10x[1] => LPM_MUX:lpm_mux_component.DATA[10][1]
data10x[2] => LPM_MUX:lpm_mux_component.DATA[10][2]
data10x[3] => LPM_MUX:lpm_mux_component.DATA[10][3]
data10x[4] => LPM_MUX:lpm_mux_component.DATA[10][4]
data10x[5] => LPM_MUX:lpm_mux_component.DATA[10][5]
data10x[6] => LPM_MUX:lpm_mux_component.DATA[10][6]
data10x[7] => LPM_MUX:lpm_mux_component.DATA[10][7]
data10x[8] => LPM_MUX:lpm_mux_component.DATA[10][8]
data10x[9] => LPM_MUX:lpm_mux_component.DATA[10][9]
data10x[10] => LPM_MUX:lpm_mux_component.DATA[10][10]
data10x[11] => LPM_MUX:lpm_mux_component.DATA[10][11]
data10x[12] => LPM_MUX:lpm_mux_component.DATA[10][12]
data10x[13] => LPM_MUX:lpm_mux_component.DATA[10][13]
data10x[14] => LPM_MUX:lpm_mux_component.DATA[10][14]
data10x[15] => LPM_MUX:lpm_mux_component.DATA[10][15]
data11x[0] => LPM_MUX:lpm_mux_component.DATA[11][0]
data11x[1] => LPM_MUX:lpm_mux_component.DATA[11][1]
data11x[2] => LPM_MUX:lpm_mux_component.DATA[11][2]
data11x[3] => LPM_MUX:lpm_mux_component.DATA[11][3]
data11x[4] => LPM_MUX:lpm_mux_component.DATA[11][4]
data11x[5] => LPM_MUX:lpm_mux_component.DATA[11][5]
data11x[6] => LPM_MUX:lpm_mux_component.DATA[11][6]
data11x[7] => LPM_MUX:lpm_mux_component.DATA[11][7]
data11x[8] => LPM_MUX:lpm_mux_component.DATA[11][8]
data11x[9] => LPM_MUX:lpm_mux_component.DATA[11][9]
data11x[10] => LPM_MUX:lpm_mux_component.DATA[11][10]
data11x[11] => LPM_MUX:lpm_mux_component.DATA[11][11]
data11x[12] => LPM_MUX:lpm_mux_component.DATA[11][12]
data11x[13] => LPM_MUX:lpm_mux_component.DATA[11][13]
data11x[14] => LPM_MUX:lpm_mux_component.DATA[11][14]
data11x[15] => LPM_MUX:lpm_mux_component.DATA[11][15]
data12x[0] => LPM_MUX:lpm_mux_component.DATA[12][0]
data12x[1] => LPM_MUX:lpm_mux_component.DATA[12][1]
data12x[2] => LPM_MUX:lpm_mux_component.DATA[12][2]
data12x[3] => LPM_MUX:lpm_mux_component.DATA[12][3]
data12x[4] => LPM_MUX:lpm_mux_component.DATA[12][4]
data12x[5] => LPM_MUX:lpm_mux_component.DATA[12][5]
data12x[6] => LPM_MUX:lpm_mux_component.DATA[12][6]
data12x[7] => LPM_MUX:lpm_mux_component.DATA[12][7]
data12x[8] => LPM_MUX:lpm_mux_component.DATA[12][8]
data12x[9] => LPM_MUX:lpm_mux_component.DATA[12][9]
data12x[10] => LPM_MUX:lpm_mux_component.DATA[12][10]
data12x[11] => LPM_MUX:lpm_mux_component.DATA[12][11]
data12x[12] => LPM_MUX:lpm_mux_component.DATA[12][12]
data12x[13] => LPM_MUX:lpm_mux_component.DATA[12][13]
data12x[14] => LPM_MUX:lpm_mux_component.DATA[12][14]
data12x[15] => LPM_MUX:lpm_mux_component.DATA[12][15]
data13x[0] => LPM_MUX:lpm_mux_component.DATA[13][0]
data13x[1] => LPM_MUX:lpm_mux_component.DATA[13][1]
data13x[2] => LPM_MUX:lpm_mux_component.DATA[13][2]
data13x[3] => LPM_MUX:lpm_mux_component.DATA[13][3]
data13x[4] => LPM_MUX:lpm_mux_component.DATA[13][4]
data13x[5] => LPM_MUX:lpm_mux_component.DATA[13][5]
data13x[6] => LPM_MUX:lpm_mux_component.DATA[13][6]
data13x[7] => LPM_MUX:lpm_mux_component.DATA[13][7]
data13x[8] => LPM_MUX:lpm_mux_component.DATA[13][8]
data13x[9] => LPM_MUX:lpm_mux_component.DATA[13][9]
data13x[10] => LPM_MUX:lpm_mux_component.DATA[13][10]
data13x[11] => LPM_MUX:lpm_mux_component.DATA[13][11]
data13x[12] => LPM_MUX:lpm_mux_component.DATA[13][12]
data13x[13] => LPM_MUX:lpm_mux_component.DATA[13][13]
data13x[14] => LPM_MUX:lpm_mux_component.DATA[13][14]
data13x[15] => LPM_MUX:lpm_mux_component.DATA[13][15]
data14x[0] => LPM_MUX:lpm_mux_component.DATA[14][0]
data14x[1] => LPM_MUX:lpm_mux_component.DATA[14][1]
data14x[2] => LPM_MUX:lpm_mux_component.DATA[14][2]
data14x[3] => LPM_MUX:lpm_mux_component.DATA[14][3]
data14x[4] => LPM_MUX:lpm_mux_component.DATA[14][4]
data14x[5] => LPM_MUX:lpm_mux_component.DATA[14][5]
data14x[6] => LPM_MUX:lpm_mux_component.DATA[14][6]
data14x[7] => LPM_MUX:lpm_mux_component.DATA[14][7]
data14x[8] => LPM_MUX:lpm_mux_component.DATA[14][8]
data14x[9] => LPM_MUX:lpm_mux_component.DATA[14][9]
data14x[10] => LPM_MUX:lpm_mux_component.DATA[14][10]
data14x[11] => LPM_MUX:lpm_mux_component.DATA[14][11]
data14x[12] => LPM_MUX:lpm_mux_component.DATA[14][12]
data14x[13] => LPM_MUX:lpm_mux_component.DATA[14][13]
data14x[14] => LPM_MUX:lpm_mux_component.DATA[14][14]
data14x[15] => LPM_MUX:lpm_mux_component.DATA[14][15]
data15x[0] => LPM_MUX:lpm_mux_component.DATA[15][0]
data15x[1] => LPM_MUX:lpm_mux_component.DATA[15][1]
data15x[2] => LPM_MUX:lpm_mux_component.DATA[15][2]
data15x[3] => LPM_MUX:lpm_mux_component.DATA[15][3]
data15x[4] => LPM_MUX:lpm_mux_component.DATA[15][4]
data15x[5] => LPM_MUX:lpm_mux_component.DATA[15][5]
data15x[6] => LPM_MUX:lpm_mux_component.DATA[15][6]
data15x[7] => LPM_MUX:lpm_mux_component.DATA[15][7]
data15x[8] => LPM_MUX:lpm_mux_component.DATA[15][8]
data15x[9] => LPM_MUX:lpm_mux_component.DATA[15][9]
data15x[10] => LPM_MUX:lpm_mux_component.DATA[15][10]
data15x[11] => LPM_MUX:lpm_mux_component.DATA[15][11]
data15x[12] => LPM_MUX:lpm_mux_component.DATA[15][12]
data15x[13] => LPM_MUX:lpm_mux_component.DATA[15][13]
data15x[14] => LPM_MUX:lpm_mux_component.DATA[15][14]
data15x[15] => LPM_MUX:lpm_mux_component.DATA[15][15]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data2x[11] => LPM_MUX:lpm_mux_component.DATA[2][11]
data2x[12] => LPM_MUX:lpm_mux_component.DATA[2][12]
data2x[13] => LPM_MUX:lpm_mux_component.DATA[2][13]
data2x[14] => LPM_MUX:lpm_mux_component.DATA[2][14]
data2x[15] => LPM_MUX:lpm_mux_component.DATA[2][15]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data3x[11] => LPM_MUX:lpm_mux_component.DATA[3][11]
data3x[12] => LPM_MUX:lpm_mux_component.DATA[3][12]
data3x[13] => LPM_MUX:lpm_mux_component.DATA[3][13]
data3x[14] => LPM_MUX:lpm_mux_component.DATA[3][14]
data3x[15] => LPM_MUX:lpm_mux_component.DATA[3][15]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data4x[11] => LPM_MUX:lpm_mux_component.DATA[4][11]
data4x[12] => LPM_MUX:lpm_mux_component.DATA[4][12]
data4x[13] => LPM_MUX:lpm_mux_component.DATA[4][13]
data4x[14] => LPM_MUX:lpm_mux_component.DATA[4][14]
data4x[15] => LPM_MUX:lpm_mux_component.DATA[4][15]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data5x[11] => LPM_MUX:lpm_mux_component.DATA[5][11]
data5x[12] => LPM_MUX:lpm_mux_component.DATA[5][12]
data5x[13] => LPM_MUX:lpm_mux_component.DATA[5][13]
data5x[14] => LPM_MUX:lpm_mux_component.DATA[5][14]
data5x[15] => LPM_MUX:lpm_mux_component.DATA[5][15]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data6x[11] => LPM_MUX:lpm_mux_component.DATA[6][11]
data6x[12] => LPM_MUX:lpm_mux_component.DATA[6][12]
data6x[13] => LPM_MUX:lpm_mux_component.DATA[6][13]
data6x[14] => LPM_MUX:lpm_mux_component.DATA[6][14]
data6x[15] => LPM_MUX:lpm_mux_component.DATA[6][15]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data7x[11] => LPM_MUX:lpm_mux_component.DATA[7][11]
data7x[12] => LPM_MUX:lpm_mux_component.DATA[7][12]
data7x[13] => LPM_MUX:lpm_mux_component.DATA[7][13]
data7x[14] => LPM_MUX:lpm_mux_component.DATA[7][14]
data7x[15] => LPM_MUX:lpm_mux_component.DATA[7][15]
data8x[0] => LPM_MUX:lpm_mux_component.DATA[8][0]
data8x[1] => LPM_MUX:lpm_mux_component.DATA[8][1]
data8x[2] => LPM_MUX:lpm_mux_component.DATA[8][2]
data8x[3] => LPM_MUX:lpm_mux_component.DATA[8][3]
data8x[4] => LPM_MUX:lpm_mux_component.DATA[8][4]
data8x[5] => LPM_MUX:lpm_mux_component.DATA[8][5]
data8x[6] => LPM_MUX:lpm_mux_component.DATA[8][6]
data8x[7] => LPM_MUX:lpm_mux_component.DATA[8][7]
data8x[8] => LPM_MUX:lpm_mux_component.DATA[8][8]
data8x[9] => LPM_MUX:lpm_mux_component.DATA[8][9]
data8x[10] => LPM_MUX:lpm_mux_component.DATA[8][10]
data8x[11] => LPM_MUX:lpm_mux_component.DATA[8][11]
data8x[12] => LPM_MUX:lpm_mux_component.DATA[8][12]
data8x[13] => LPM_MUX:lpm_mux_component.DATA[8][13]
data8x[14] => LPM_MUX:lpm_mux_component.DATA[8][14]
data8x[15] => LPM_MUX:lpm_mux_component.DATA[8][15]
data9x[0] => LPM_MUX:lpm_mux_component.DATA[9][0]
data9x[1] => LPM_MUX:lpm_mux_component.DATA[9][1]
data9x[2] => LPM_MUX:lpm_mux_component.DATA[9][2]
data9x[3] => LPM_MUX:lpm_mux_component.DATA[9][3]
data9x[4] => LPM_MUX:lpm_mux_component.DATA[9][4]
data9x[5] => LPM_MUX:lpm_mux_component.DATA[9][5]
data9x[6] => LPM_MUX:lpm_mux_component.DATA[9][6]
data9x[7] => LPM_MUX:lpm_mux_component.DATA[9][7]
data9x[8] => LPM_MUX:lpm_mux_component.DATA[9][8]
data9x[9] => LPM_MUX:lpm_mux_component.DATA[9][9]
data9x[10] => LPM_MUX:lpm_mux_component.DATA[9][10]
data9x[11] => LPM_MUX:lpm_mux_component.DATA[9][11]
data9x[12] => LPM_MUX:lpm_mux_component.DATA[9][12]
data9x[13] => LPM_MUX:lpm_mux_component.DATA[9][13]
data9x[14] => LPM_MUX:lpm_mux_component.DATA[9][14]
data9x[15] => LPM_MUX:lpm_mux_component.DATA[9][15]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
sel[3] => LPM_MUX:lpm_mux_component.SEL[3]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]


|processor|230_Lab9:REGISTER|LPM_MUX_Lab9:S|LPM_MUX:lpm_mux_component
data[0][0] => mux_e6e:auto_generated.data[0]
data[0][1] => mux_e6e:auto_generated.data[1]
data[0][2] => mux_e6e:auto_generated.data[2]
data[0][3] => mux_e6e:auto_generated.data[3]
data[0][4] => mux_e6e:auto_generated.data[4]
data[0][5] => mux_e6e:auto_generated.data[5]
data[0][6] => mux_e6e:auto_generated.data[6]
data[0][7] => mux_e6e:auto_generated.data[7]
data[0][8] => mux_e6e:auto_generated.data[8]
data[0][9] => mux_e6e:auto_generated.data[9]
data[0][10] => mux_e6e:auto_generated.data[10]
data[0][11] => mux_e6e:auto_generated.data[11]
data[0][12] => mux_e6e:auto_generated.data[12]
data[0][13] => mux_e6e:auto_generated.data[13]
data[0][14] => mux_e6e:auto_generated.data[14]
data[0][15] => mux_e6e:auto_generated.data[15]
data[1][0] => mux_e6e:auto_generated.data[16]
data[1][1] => mux_e6e:auto_generated.data[17]
data[1][2] => mux_e6e:auto_generated.data[18]
data[1][3] => mux_e6e:auto_generated.data[19]
data[1][4] => mux_e6e:auto_generated.data[20]
data[1][5] => mux_e6e:auto_generated.data[21]
data[1][6] => mux_e6e:auto_generated.data[22]
data[1][7] => mux_e6e:auto_generated.data[23]
data[1][8] => mux_e6e:auto_generated.data[24]
data[1][9] => mux_e6e:auto_generated.data[25]
data[1][10] => mux_e6e:auto_generated.data[26]
data[1][11] => mux_e6e:auto_generated.data[27]
data[1][12] => mux_e6e:auto_generated.data[28]
data[1][13] => mux_e6e:auto_generated.data[29]
data[1][14] => mux_e6e:auto_generated.data[30]
data[1][15] => mux_e6e:auto_generated.data[31]
data[2][0] => mux_e6e:auto_generated.data[32]
data[2][1] => mux_e6e:auto_generated.data[33]
data[2][2] => mux_e6e:auto_generated.data[34]
data[2][3] => mux_e6e:auto_generated.data[35]
data[2][4] => mux_e6e:auto_generated.data[36]
data[2][5] => mux_e6e:auto_generated.data[37]
data[2][6] => mux_e6e:auto_generated.data[38]
data[2][7] => mux_e6e:auto_generated.data[39]
data[2][8] => mux_e6e:auto_generated.data[40]
data[2][9] => mux_e6e:auto_generated.data[41]
data[2][10] => mux_e6e:auto_generated.data[42]
data[2][11] => mux_e6e:auto_generated.data[43]
data[2][12] => mux_e6e:auto_generated.data[44]
data[2][13] => mux_e6e:auto_generated.data[45]
data[2][14] => mux_e6e:auto_generated.data[46]
data[2][15] => mux_e6e:auto_generated.data[47]
data[3][0] => mux_e6e:auto_generated.data[48]
data[3][1] => mux_e6e:auto_generated.data[49]
data[3][2] => mux_e6e:auto_generated.data[50]
data[3][3] => mux_e6e:auto_generated.data[51]
data[3][4] => mux_e6e:auto_generated.data[52]
data[3][5] => mux_e6e:auto_generated.data[53]
data[3][6] => mux_e6e:auto_generated.data[54]
data[3][7] => mux_e6e:auto_generated.data[55]
data[3][8] => mux_e6e:auto_generated.data[56]
data[3][9] => mux_e6e:auto_generated.data[57]
data[3][10] => mux_e6e:auto_generated.data[58]
data[3][11] => mux_e6e:auto_generated.data[59]
data[3][12] => mux_e6e:auto_generated.data[60]
data[3][13] => mux_e6e:auto_generated.data[61]
data[3][14] => mux_e6e:auto_generated.data[62]
data[3][15] => mux_e6e:auto_generated.data[63]
data[4][0] => mux_e6e:auto_generated.data[64]
data[4][1] => mux_e6e:auto_generated.data[65]
data[4][2] => mux_e6e:auto_generated.data[66]
data[4][3] => mux_e6e:auto_generated.data[67]
data[4][4] => mux_e6e:auto_generated.data[68]
data[4][5] => mux_e6e:auto_generated.data[69]
data[4][6] => mux_e6e:auto_generated.data[70]
data[4][7] => mux_e6e:auto_generated.data[71]
data[4][8] => mux_e6e:auto_generated.data[72]
data[4][9] => mux_e6e:auto_generated.data[73]
data[4][10] => mux_e6e:auto_generated.data[74]
data[4][11] => mux_e6e:auto_generated.data[75]
data[4][12] => mux_e6e:auto_generated.data[76]
data[4][13] => mux_e6e:auto_generated.data[77]
data[4][14] => mux_e6e:auto_generated.data[78]
data[4][15] => mux_e6e:auto_generated.data[79]
data[5][0] => mux_e6e:auto_generated.data[80]
data[5][1] => mux_e6e:auto_generated.data[81]
data[5][2] => mux_e6e:auto_generated.data[82]
data[5][3] => mux_e6e:auto_generated.data[83]
data[5][4] => mux_e6e:auto_generated.data[84]
data[5][5] => mux_e6e:auto_generated.data[85]
data[5][6] => mux_e6e:auto_generated.data[86]
data[5][7] => mux_e6e:auto_generated.data[87]
data[5][8] => mux_e6e:auto_generated.data[88]
data[5][9] => mux_e6e:auto_generated.data[89]
data[5][10] => mux_e6e:auto_generated.data[90]
data[5][11] => mux_e6e:auto_generated.data[91]
data[5][12] => mux_e6e:auto_generated.data[92]
data[5][13] => mux_e6e:auto_generated.data[93]
data[5][14] => mux_e6e:auto_generated.data[94]
data[5][15] => mux_e6e:auto_generated.data[95]
data[6][0] => mux_e6e:auto_generated.data[96]
data[6][1] => mux_e6e:auto_generated.data[97]
data[6][2] => mux_e6e:auto_generated.data[98]
data[6][3] => mux_e6e:auto_generated.data[99]
data[6][4] => mux_e6e:auto_generated.data[100]
data[6][5] => mux_e6e:auto_generated.data[101]
data[6][6] => mux_e6e:auto_generated.data[102]
data[6][7] => mux_e6e:auto_generated.data[103]
data[6][8] => mux_e6e:auto_generated.data[104]
data[6][9] => mux_e6e:auto_generated.data[105]
data[6][10] => mux_e6e:auto_generated.data[106]
data[6][11] => mux_e6e:auto_generated.data[107]
data[6][12] => mux_e6e:auto_generated.data[108]
data[6][13] => mux_e6e:auto_generated.data[109]
data[6][14] => mux_e6e:auto_generated.data[110]
data[6][15] => mux_e6e:auto_generated.data[111]
data[7][0] => mux_e6e:auto_generated.data[112]
data[7][1] => mux_e6e:auto_generated.data[113]
data[7][2] => mux_e6e:auto_generated.data[114]
data[7][3] => mux_e6e:auto_generated.data[115]
data[7][4] => mux_e6e:auto_generated.data[116]
data[7][5] => mux_e6e:auto_generated.data[117]
data[7][6] => mux_e6e:auto_generated.data[118]
data[7][7] => mux_e6e:auto_generated.data[119]
data[7][8] => mux_e6e:auto_generated.data[120]
data[7][9] => mux_e6e:auto_generated.data[121]
data[7][10] => mux_e6e:auto_generated.data[122]
data[7][11] => mux_e6e:auto_generated.data[123]
data[7][12] => mux_e6e:auto_generated.data[124]
data[7][13] => mux_e6e:auto_generated.data[125]
data[7][14] => mux_e6e:auto_generated.data[126]
data[7][15] => mux_e6e:auto_generated.data[127]
data[8][0] => mux_e6e:auto_generated.data[128]
data[8][1] => mux_e6e:auto_generated.data[129]
data[8][2] => mux_e6e:auto_generated.data[130]
data[8][3] => mux_e6e:auto_generated.data[131]
data[8][4] => mux_e6e:auto_generated.data[132]
data[8][5] => mux_e6e:auto_generated.data[133]
data[8][6] => mux_e6e:auto_generated.data[134]
data[8][7] => mux_e6e:auto_generated.data[135]
data[8][8] => mux_e6e:auto_generated.data[136]
data[8][9] => mux_e6e:auto_generated.data[137]
data[8][10] => mux_e6e:auto_generated.data[138]
data[8][11] => mux_e6e:auto_generated.data[139]
data[8][12] => mux_e6e:auto_generated.data[140]
data[8][13] => mux_e6e:auto_generated.data[141]
data[8][14] => mux_e6e:auto_generated.data[142]
data[8][15] => mux_e6e:auto_generated.data[143]
data[9][0] => mux_e6e:auto_generated.data[144]
data[9][1] => mux_e6e:auto_generated.data[145]
data[9][2] => mux_e6e:auto_generated.data[146]
data[9][3] => mux_e6e:auto_generated.data[147]
data[9][4] => mux_e6e:auto_generated.data[148]
data[9][5] => mux_e6e:auto_generated.data[149]
data[9][6] => mux_e6e:auto_generated.data[150]
data[9][7] => mux_e6e:auto_generated.data[151]
data[9][8] => mux_e6e:auto_generated.data[152]
data[9][9] => mux_e6e:auto_generated.data[153]
data[9][10] => mux_e6e:auto_generated.data[154]
data[9][11] => mux_e6e:auto_generated.data[155]
data[9][12] => mux_e6e:auto_generated.data[156]
data[9][13] => mux_e6e:auto_generated.data[157]
data[9][14] => mux_e6e:auto_generated.data[158]
data[9][15] => mux_e6e:auto_generated.data[159]
data[10][0] => mux_e6e:auto_generated.data[160]
data[10][1] => mux_e6e:auto_generated.data[161]
data[10][2] => mux_e6e:auto_generated.data[162]
data[10][3] => mux_e6e:auto_generated.data[163]
data[10][4] => mux_e6e:auto_generated.data[164]
data[10][5] => mux_e6e:auto_generated.data[165]
data[10][6] => mux_e6e:auto_generated.data[166]
data[10][7] => mux_e6e:auto_generated.data[167]
data[10][8] => mux_e6e:auto_generated.data[168]
data[10][9] => mux_e6e:auto_generated.data[169]
data[10][10] => mux_e6e:auto_generated.data[170]
data[10][11] => mux_e6e:auto_generated.data[171]
data[10][12] => mux_e6e:auto_generated.data[172]
data[10][13] => mux_e6e:auto_generated.data[173]
data[10][14] => mux_e6e:auto_generated.data[174]
data[10][15] => mux_e6e:auto_generated.data[175]
data[11][0] => mux_e6e:auto_generated.data[176]
data[11][1] => mux_e6e:auto_generated.data[177]
data[11][2] => mux_e6e:auto_generated.data[178]
data[11][3] => mux_e6e:auto_generated.data[179]
data[11][4] => mux_e6e:auto_generated.data[180]
data[11][5] => mux_e6e:auto_generated.data[181]
data[11][6] => mux_e6e:auto_generated.data[182]
data[11][7] => mux_e6e:auto_generated.data[183]
data[11][8] => mux_e6e:auto_generated.data[184]
data[11][9] => mux_e6e:auto_generated.data[185]
data[11][10] => mux_e6e:auto_generated.data[186]
data[11][11] => mux_e6e:auto_generated.data[187]
data[11][12] => mux_e6e:auto_generated.data[188]
data[11][13] => mux_e6e:auto_generated.data[189]
data[11][14] => mux_e6e:auto_generated.data[190]
data[11][15] => mux_e6e:auto_generated.data[191]
data[12][0] => mux_e6e:auto_generated.data[192]
data[12][1] => mux_e6e:auto_generated.data[193]
data[12][2] => mux_e6e:auto_generated.data[194]
data[12][3] => mux_e6e:auto_generated.data[195]
data[12][4] => mux_e6e:auto_generated.data[196]
data[12][5] => mux_e6e:auto_generated.data[197]
data[12][6] => mux_e6e:auto_generated.data[198]
data[12][7] => mux_e6e:auto_generated.data[199]
data[12][8] => mux_e6e:auto_generated.data[200]
data[12][9] => mux_e6e:auto_generated.data[201]
data[12][10] => mux_e6e:auto_generated.data[202]
data[12][11] => mux_e6e:auto_generated.data[203]
data[12][12] => mux_e6e:auto_generated.data[204]
data[12][13] => mux_e6e:auto_generated.data[205]
data[12][14] => mux_e6e:auto_generated.data[206]
data[12][15] => mux_e6e:auto_generated.data[207]
data[13][0] => mux_e6e:auto_generated.data[208]
data[13][1] => mux_e6e:auto_generated.data[209]
data[13][2] => mux_e6e:auto_generated.data[210]
data[13][3] => mux_e6e:auto_generated.data[211]
data[13][4] => mux_e6e:auto_generated.data[212]
data[13][5] => mux_e6e:auto_generated.data[213]
data[13][6] => mux_e6e:auto_generated.data[214]
data[13][7] => mux_e6e:auto_generated.data[215]
data[13][8] => mux_e6e:auto_generated.data[216]
data[13][9] => mux_e6e:auto_generated.data[217]
data[13][10] => mux_e6e:auto_generated.data[218]
data[13][11] => mux_e6e:auto_generated.data[219]
data[13][12] => mux_e6e:auto_generated.data[220]
data[13][13] => mux_e6e:auto_generated.data[221]
data[13][14] => mux_e6e:auto_generated.data[222]
data[13][15] => mux_e6e:auto_generated.data[223]
data[14][0] => mux_e6e:auto_generated.data[224]
data[14][1] => mux_e6e:auto_generated.data[225]
data[14][2] => mux_e6e:auto_generated.data[226]
data[14][3] => mux_e6e:auto_generated.data[227]
data[14][4] => mux_e6e:auto_generated.data[228]
data[14][5] => mux_e6e:auto_generated.data[229]
data[14][6] => mux_e6e:auto_generated.data[230]
data[14][7] => mux_e6e:auto_generated.data[231]
data[14][8] => mux_e6e:auto_generated.data[232]
data[14][9] => mux_e6e:auto_generated.data[233]
data[14][10] => mux_e6e:auto_generated.data[234]
data[14][11] => mux_e6e:auto_generated.data[235]
data[14][12] => mux_e6e:auto_generated.data[236]
data[14][13] => mux_e6e:auto_generated.data[237]
data[14][14] => mux_e6e:auto_generated.data[238]
data[14][15] => mux_e6e:auto_generated.data[239]
data[15][0] => mux_e6e:auto_generated.data[240]
data[15][1] => mux_e6e:auto_generated.data[241]
data[15][2] => mux_e6e:auto_generated.data[242]
data[15][3] => mux_e6e:auto_generated.data[243]
data[15][4] => mux_e6e:auto_generated.data[244]
data[15][5] => mux_e6e:auto_generated.data[245]
data[15][6] => mux_e6e:auto_generated.data[246]
data[15][7] => mux_e6e:auto_generated.data[247]
data[15][8] => mux_e6e:auto_generated.data[248]
data[15][9] => mux_e6e:auto_generated.data[249]
data[15][10] => mux_e6e:auto_generated.data[250]
data[15][11] => mux_e6e:auto_generated.data[251]
data[15][12] => mux_e6e:auto_generated.data[252]
data[15][13] => mux_e6e:auto_generated.data[253]
data[15][14] => mux_e6e:auto_generated.data[254]
data[15][15] => mux_e6e:auto_generated.data[255]
sel[0] => mux_e6e:auto_generated.sel[0]
sel[1] => mux_e6e:auto_generated.sel[1]
sel[2] => mux_e6e:auto_generated.sel[2]
sel[3] => mux_e6e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_e6e:auto_generated.result[0]
result[1] <= mux_e6e:auto_generated.result[1]
result[2] <= mux_e6e:auto_generated.result[2]
result[3] <= mux_e6e:auto_generated.result[3]
result[4] <= mux_e6e:auto_generated.result[4]
result[5] <= mux_e6e:auto_generated.result[5]
result[6] <= mux_e6e:auto_generated.result[6]
result[7] <= mux_e6e:auto_generated.result[7]
result[8] <= mux_e6e:auto_generated.result[8]
result[9] <= mux_e6e:auto_generated.result[9]
result[10] <= mux_e6e:auto_generated.result[10]
result[11] <= mux_e6e:auto_generated.result[11]
result[12] <= mux_e6e:auto_generated.result[12]
result[13] <= mux_e6e:auto_generated.result[13]
result[14] <= mux_e6e:auto_generated.result[14]
result[15] <= mux_e6e:auto_generated.result[15]


|processor|230_Lab9:REGISTER|LPM_MUX_Lab9:S|LPM_MUX:lpm_mux_component|mux_e6e:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[32] => _.IN1
data[32] => _.IN1
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[80] => _.IN0
data[81] => _.IN0
data[82] => _.IN0
data[83] => _.IN0
data[84] => _.IN0
data[85] => _.IN0
data[86] => _.IN0
data[87] => _.IN0
data[88] => _.IN0
data[89] => _.IN0
data[90] => _.IN0
data[91] => _.IN0
data[92] => _.IN0
data[93] => _.IN0
data[94] => _.IN0
data[95] => _.IN0
data[96] => _.IN1
data[96] => _.IN1
data[97] => _.IN1
data[97] => _.IN1
data[98] => _.IN1
data[98] => _.IN1
data[99] => _.IN1
data[99] => _.IN1
data[100] => _.IN1
data[100] => _.IN1
data[101] => _.IN1
data[101] => _.IN1
data[102] => _.IN1
data[102] => _.IN1
data[103] => _.IN1
data[103] => _.IN1
data[104] => _.IN1
data[104] => _.IN1
data[105] => _.IN1
data[105] => _.IN1
data[106] => _.IN1
data[106] => _.IN1
data[107] => _.IN1
data[107] => _.IN1
data[108] => _.IN1
data[108] => _.IN1
data[109] => _.IN1
data[109] => _.IN1
data[110] => _.IN1
data[110] => _.IN1
data[111] => _.IN1
data[111] => _.IN1
data[112] => _.IN0
data[113] => _.IN0
data[114] => _.IN0
data[115] => _.IN0
data[116] => _.IN0
data[117] => _.IN0
data[118] => _.IN0
data[119] => _.IN0
data[120] => _.IN0
data[121] => _.IN0
data[122] => _.IN0
data[123] => _.IN0
data[124] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[136] => _.IN0
data[136] => _.IN0
data[136] => _.IN0
data[136] => _.IN0
data[137] => _.IN0
data[137] => _.IN0
data[137] => _.IN0
data[137] => _.IN0
data[138] => _.IN0
data[138] => _.IN0
data[138] => _.IN0
data[138] => _.IN0
data[139] => _.IN0
data[139] => _.IN0
data[139] => _.IN0
data[139] => _.IN0
data[140] => _.IN0
data[140] => _.IN0
data[140] => _.IN0
data[140] => _.IN0
data[141] => _.IN0
data[141] => _.IN0
data[141] => _.IN0
data[141] => _.IN0
data[142] => _.IN0
data[142] => _.IN0
data[142] => _.IN0
data[142] => _.IN0
data[143] => _.IN0
data[143] => _.IN0
data[143] => _.IN0
data[143] => _.IN0
data[144] => _.IN0
data[144] => _.IN0
data[145] => _.IN0
data[145] => _.IN0
data[146] => _.IN0
data[146] => _.IN0
data[147] => _.IN0
data[147] => _.IN0
data[148] => _.IN0
data[148] => _.IN0
data[149] => _.IN0
data[149] => _.IN0
data[150] => _.IN0
data[150] => _.IN0
data[151] => _.IN0
data[151] => _.IN0
data[152] => _.IN0
data[152] => _.IN0
data[153] => _.IN0
data[153] => _.IN0
data[154] => _.IN0
data[154] => _.IN0
data[155] => _.IN0
data[155] => _.IN0
data[156] => _.IN0
data[156] => _.IN0
data[157] => _.IN0
data[157] => _.IN0
data[158] => _.IN0
data[158] => _.IN0
data[159] => _.IN0
data[159] => _.IN0
data[160] => _.IN1
data[160] => _.IN1
data[160] => _.IN1
data[160] => _.IN1
data[161] => _.IN1
data[161] => _.IN1
data[161] => _.IN1
data[161] => _.IN1
data[162] => _.IN1
data[162] => _.IN1
data[162] => _.IN1
data[162] => _.IN1
data[163] => _.IN1
data[163] => _.IN1
data[163] => _.IN1
data[163] => _.IN1
data[164] => _.IN1
data[164] => _.IN1
data[164] => _.IN1
data[164] => _.IN1
data[165] => _.IN1
data[165] => _.IN1
data[165] => _.IN1
data[165] => _.IN1
data[166] => _.IN1
data[166] => _.IN1
data[166] => _.IN1
data[166] => _.IN1
data[167] => _.IN1
data[167] => _.IN1
data[167] => _.IN1
data[167] => _.IN1
data[168] => _.IN1
data[168] => _.IN1
data[168] => _.IN1
data[168] => _.IN1
data[169] => _.IN1
data[169] => _.IN1
data[169] => _.IN1
data[169] => _.IN1
data[170] => _.IN1
data[170] => _.IN1
data[170] => _.IN1
data[170] => _.IN1
data[171] => _.IN1
data[171] => _.IN1
data[171] => _.IN1
data[171] => _.IN1
data[172] => _.IN1
data[172] => _.IN1
data[172] => _.IN1
data[172] => _.IN1
data[173] => _.IN1
data[173] => _.IN1
data[173] => _.IN1
data[173] => _.IN1
data[174] => _.IN1
data[174] => _.IN1
data[174] => _.IN1
data[174] => _.IN1
data[175] => _.IN1
data[175] => _.IN1
data[175] => _.IN1
data[175] => _.IN1
data[176] => _.IN0
data[176] => _.IN0
data[177] => _.IN0
data[177] => _.IN0
data[178] => _.IN0
data[178] => _.IN0
data[179] => _.IN0
data[179] => _.IN0
data[180] => _.IN0
data[180] => _.IN0
data[181] => _.IN0
data[181] => _.IN0
data[182] => _.IN0
data[182] => _.IN0
data[183] => _.IN0
data[183] => _.IN0
data[184] => _.IN0
data[184] => _.IN0
data[185] => _.IN0
data[185] => _.IN0
data[186] => _.IN0
data[186] => _.IN0
data[187] => _.IN0
data[187] => _.IN0
data[188] => _.IN0
data[188] => _.IN0
data[189] => _.IN0
data[189] => _.IN0
data[190] => _.IN0
data[190] => _.IN0
data[191] => _.IN0
data[191] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[198] => _.IN0
data[198] => _.IN0
data[199] => _.IN0
data[199] => _.IN0
data[200] => _.IN0
data[200] => _.IN0
data[201] => _.IN0
data[201] => _.IN0
data[202] => _.IN0
data[202] => _.IN0
data[203] => _.IN0
data[203] => _.IN0
data[204] => _.IN0
data[204] => _.IN0
data[205] => _.IN0
data[205] => _.IN0
data[206] => _.IN0
data[206] => _.IN0
data[207] => _.IN0
data[207] => _.IN0
data[208] => _.IN0
data[209] => _.IN0
data[210] => _.IN0
data[211] => _.IN0
data[212] => _.IN0
data[213] => _.IN0
data[214] => _.IN0
data[215] => _.IN0
data[216] => _.IN0
data[217] => _.IN0
data[218] => _.IN0
data[219] => _.IN0
data[220] => _.IN0
data[221] => _.IN0
data[222] => _.IN0
data[223] => _.IN0
data[224] => _.IN1
data[224] => _.IN1
data[225] => _.IN1
data[225] => _.IN1
data[226] => _.IN1
data[226] => _.IN1
data[227] => _.IN1
data[227] => _.IN1
data[228] => _.IN1
data[228] => _.IN1
data[229] => _.IN1
data[229] => _.IN1
data[230] => _.IN1
data[230] => _.IN1
data[231] => _.IN1
data[231] => _.IN1
data[232] => _.IN1
data[232] => _.IN1
data[233] => _.IN1
data[233] => _.IN1
data[234] => _.IN1
data[234] => _.IN1
data[235] => _.IN1
data[235] => _.IN1
data[236] => _.IN1
data[236] => _.IN1
data[237] => _.IN1
data[237] => _.IN1
data[238] => _.IN1
data[238] => _.IN1
data[239] => _.IN1
data[239] => _.IN1
data[240] => _.IN0
data[241] => _.IN0
data[242] => _.IN0
data[243] => _.IN0
data[244] => _.IN0
data[245] => _.IN0
data[246] => _.IN0
data[247] => _.IN0
data[248] => _.IN0
data[249] => _.IN0
data[250] => _.IN0
data[251] => _.IN0
data[252] => _.IN0
data[253] => _.IN0
data[254] => _.IN0
data[255] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0


|processor|230_Lab9:REGISTER|const16bit:inst1
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]
result[5] <= lpm_constant:lpm_constant_component.result[5]
result[6] <= lpm_constant:lpm_constant_component.result[6]
result[7] <= lpm_constant:lpm_constant_component.result[7]
result[8] <= lpm_constant:lpm_constant_component.result[8]
result[9] <= lpm_constant:lpm_constant_component.result[9]
result[10] <= lpm_constant:lpm_constant_component.result[10]
result[11] <= lpm_constant:lpm_constant_component.result[11]
result[12] <= lpm_constant:lpm_constant_component.result[12]
result[13] <= lpm_constant:lpm_constant_component.result[13]
result[14] <= lpm_constant:lpm_constant_component.result[14]
result[15] <= lpm_constant:lpm_constant_component.result[15]


|processor|230_Lab9:REGISTER|const16bit:inst1|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>


|processor|230_Lab9:REGISTER|LPM_FF_Lab9:Reg10
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|230_Lab9:REGISTER|LPM_FF_Lab9:Reg10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|230_Lab9:REGISTER|LPM_DECODE_Lab9:inst
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|processor|230_Lab9:REGISTER|LPM_DECODE_Lab9:inst|lpm_decode:lpm_decode_component
data[0] => decode_c8f:auto_generated.data[0]
data[1] => decode_c8f:auto_generated.data[1]
data[2] => decode_c8f:auto_generated.data[2]
data[3] => decode_c8f:auto_generated.data[3]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_c8f:auto_generated.eq[0]
eq[1] <= decode_c8f:auto_generated.eq[1]
eq[2] <= decode_c8f:auto_generated.eq[2]
eq[3] <= decode_c8f:auto_generated.eq[3]
eq[4] <= decode_c8f:auto_generated.eq[4]
eq[5] <= decode_c8f:auto_generated.eq[5]
eq[6] <= decode_c8f:auto_generated.eq[6]
eq[7] <= decode_c8f:auto_generated.eq[7]
eq[8] <= decode_c8f:auto_generated.eq[8]
eq[9] <= decode_c8f:auto_generated.eq[9]
eq[10] <= decode_c8f:auto_generated.eq[10]
eq[11] <= decode_c8f:auto_generated.eq[11]
eq[12] <= decode_c8f:auto_generated.eq[12]
eq[13] <= decode_c8f:auto_generated.eq[13]
eq[14] <= decode_c8f:auto_generated.eq[14]
eq[15] <= decode_c8f:auto_generated.eq[15]


|processor|230_Lab9:REGISTER|LPM_DECODE_Lab9:inst|lpm_decode:lpm_decode_component|decode_c8f:auto_generated
data[0] => w_anode102w[1].IN1
data[0] => w_anode112w[1].IN0
data[0] => w_anode122w[1].IN1
data[0] => w_anode132w[1].IN0
data[0] => w_anode142w[1].IN1
data[0] => w_anode152w[1].IN0
data[0] => w_anode162w[1].IN1
data[0] => w_anode21w[1].IN1
data[0] => w_anode31w[1].IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode4w[1].IN0
data[0] => w_anode51w[1].IN0
data[0] => w_anode61w[1].IN1
data[0] => w_anode71w[1].IN0
data[0] => w_anode81w[1].IN1
data[0] => w_anode91w[1].IN0
data[1] => w_anode102w[2].IN0
data[1] => w_anode112w[2].IN1
data[1] => w_anode122w[2].IN1
data[1] => w_anode132w[2].IN0
data[1] => w_anode142w[2].IN0
data[1] => w_anode152w[2].IN1
data[1] => w_anode162w[2].IN1
data[1] => w_anode21w[2].IN0
data[1] => w_anode31w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode4w[2].IN0
data[1] => w_anode51w[2].IN0
data[1] => w_anode61w[2].IN0
data[1] => w_anode71w[2].IN1
data[1] => w_anode81w[2].IN1
data[1] => w_anode91w[2].IN0
data[2] => w_anode102w[3].IN0
data[2] => w_anode112w[3].IN0
data[2] => w_anode122w[3].IN0
data[2] => w_anode132w[3].IN1
data[2] => w_anode142w[3].IN1
data[2] => w_anode152w[3].IN1
data[2] => w_anode162w[3].IN1
data[2] => w_anode21w[3].IN0
data[2] => w_anode31w[3].IN0
data[2] => w_anode41w[3].IN0
data[2] => w_anode4w[3].IN0
data[2] => w_anode51w[3].IN1
data[2] => w_anode61w[3].IN1
data[2] => w_anode71w[3].IN1
data[2] => w_anode81w[3].IN1
data[2] => w_anode91w[3].IN0
data[3] => enable_wire1.IN0
data[3] => w_anode102w[1].IN0
data[3] => w_anode112w[1].IN0
data[3] => w_anode122w[1].IN0
data[3] => w_anode132w[1].IN0
data[3] => w_anode142w[1].IN0
data[3] => w_anode152w[1].IN0
data[3] => w_anode162w[1].IN0
data[3] => w_anode91w[1].IN0
eq[0] <= w_anode4w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode21w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode31w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode51w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode61w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode71w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode81w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode91w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode102w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode112w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode122w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode132w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode142w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode152w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode162w[3].DB_MAX_OUTPUT_PORT_TYPE


|processor|230_Lab9:REGISTER|LPM_FF_Lab9:Reg11
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|230_Lab9:REGISTER|LPM_FF_Lab9:Reg11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|230_Lab9:REGISTER|LPM_FF_Lab9:Reg12
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|230_Lab9:REGISTER|LPM_FF_Lab9:Reg12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|230_Lab9:REGISTER|LPM_FF_Lab9:Reg13
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|230_Lab9:REGISTER|LPM_FF_Lab9:Reg13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|230_Lab9:REGISTER|LPM_FF_Lab9:Reg14
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|230_Lab9:REGISTER|LPM_FF_Lab9:Reg14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|230_Lab9:REGISTER|LPM_FF_Lab9:Reg15
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|230_Lab9:REGISTER|LPM_FF_Lab9:Reg15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|230_Lab9:REGISTER|LPM_FF_Lab9:Reg1
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|230_Lab9:REGISTER|LPM_FF_Lab9:Reg1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|230_Lab9:REGISTER|LPM_FF_Lab9:Reg2
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|230_Lab9:REGISTER|LPM_FF_Lab9:Reg2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|230_Lab9:REGISTER|LPM_FF_Lab9:Reg3
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|230_Lab9:REGISTER|LPM_FF_Lab9:Reg3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|230_Lab9:REGISTER|LPM_FF_Lab9:Reg4
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|230_Lab9:REGISTER|LPM_FF_Lab9:Reg4|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|230_Lab9:REGISTER|LPM_FF_Lab9:Reg5
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|230_Lab9:REGISTER|LPM_FF_Lab9:Reg5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|230_Lab9:REGISTER|LPM_FF_Lab9:Reg6
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|230_Lab9:REGISTER|LPM_FF_Lab9:Reg6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|230_Lab9:REGISTER|LPM_FF_Lab9:Reg7
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|230_Lab9:REGISTER|LPM_FF_Lab9:Reg7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|230_Lab9:REGISTER|LPM_FF_Lab9:Reg8
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|230_Lab9:REGISTER|LPM_FF_Lab9:Reg8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|230_Lab9:REGISTER|LPM_FF_Lab9:Reg9
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|230_Lab9:REGISTER|LPM_FF_Lab9:Reg9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|230_Lab9:REGISTER|LPM_MUX_Lab9:T
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data10x[0] => LPM_MUX:lpm_mux_component.DATA[10][0]
data10x[1] => LPM_MUX:lpm_mux_component.DATA[10][1]
data10x[2] => LPM_MUX:lpm_mux_component.DATA[10][2]
data10x[3] => LPM_MUX:lpm_mux_component.DATA[10][3]
data10x[4] => LPM_MUX:lpm_mux_component.DATA[10][4]
data10x[5] => LPM_MUX:lpm_mux_component.DATA[10][5]
data10x[6] => LPM_MUX:lpm_mux_component.DATA[10][6]
data10x[7] => LPM_MUX:lpm_mux_component.DATA[10][7]
data10x[8] => LPM_MUX:lpm_mux_component.DATA[10][8]
data10x[9] => LPM_MUX:lpm_mux_component.DATA[10][9]
data10x[10] => LPM_MUX:lpm_mux_component.DATA[10][10]
data10x[11] => LPM_MUX:lpm_mux_component.DATA[10][11]
data10x[12] => LPM_MUX:lpm_mux_component.DATA[10][12]
data10x[13] => LPM_MUX:lpm_mux_component.DATA[10][13]
data10x[14] => LPM_MUX:lpm_mux_component.DATA[10][14]
data10x[15] => LPM_MUX:lpm_mux_component.DATA[10][15]
data11x[0] => LPM_MUX:lpm_mux_component.DATA[11][0]
data11x[1] => LPM_MUX:lpm_mux_component.DATA[11][1]
data11x[2] => LPM_MUX:lpm_mux_component.DATA[11][2]
data11x[3] => LPM_MUX:lpm_mux_component.DATA[11][3]
data11x[4] => LPM_MUX:lpm_mux_component.DATA[11][4]
data11x[5] => LPM_MUX:lpm_mux_component.DATA[11][5]
data11x[6] => LPM_MUX:lpm_mux_component.DATA[11][6]
data11x[7] => LPM_MUX:lpm_mux_component.DATA[11][7]
data11x[8] => LPM_MUX:lpm_mux_component.DATA[11][8]
data11x[9] => LPM_MUX:lpm_mux_component.DATA[11][9]
data11x[10] => LPM_MUX:lpm_mux_component.DATA[11][10]
data11x[11] => LPM_MUX:lpm_mux_component.DATA[11][11]
data11x[12] => LPM_MUX:lpm_mux_component.DATA[11][12]
data11x[13] => LPM_MUX:lpm_mux_component.DATA[11][13]
data11x[14] => LPM_MUX:lpm_mux_component.DATA[11][14]
data11x[15] => LPM_MUX:lpm_mux_component.DATA[11][15]
data12x[0] => LPM_MUX:lpm_mux_component.DATA[12][0]
data12x[1] => LPM_MUX:lpm_mux_component.DATA[12][1]
data12x[2] => LPM_MUX:lpm_mux_component.DATA[12][2]
data12x[3] => LPM_MUX:lpm_mux_component.DATA[12][3]
data12x[4] => LPM_MUX:lpm_mux_component.DATA[12][4]
data12x[5] => LPM_MUX:lpm_mux_component.DATA[12][5]
data12x[6] => LPM_MUX:lpm_mux_component.DATA[12][6]
data12x[7] => LPM_MUX:lpm_mux_component.DATA[12][7]
data12x[8] => LPM_MUX:lpm_mux_component.DATA[12][8]
data12x[9] => LPM_MUX:lpm_mux_component.DATA[12][9]
data12x[10] => LPM_MUX:lpm_mux_component.DATA[12][10]
data12x[11] => LPM_MUX:lpm_mux_component.DATA[12][11]
data12x[12] => LPM_MUX:lpm_mux_component.DATA[12][12]
data12x[13] => LPM_MUX:lpm_mux_component.DATA[12][13]
data12x[14] => LPM_MUX:lpm_mux_component.DATA[12][14]
data12x[15] => LPM_MUX:lpm_mux_component.DATA[12][15]
data13x[0] => LPM_MUX:lpm_mux_component.DATA[13][0]
data13x[1] => LPM_MUX:lpm_mux_component.DATA[13][1]
data13x[2] => LPM_MUX:lpm_mux_component.DATA[13][2]
data13x[3] => LPM_MUX:lpm_mux_component.DATA[13][3]
data13x[4] => LPM_MUX:lpm_mux_component.DATA[13][4]
data13x[5] => LPM_MUX:lpm_mux_component.DATA[13][5]
data13x[6] => LPM_MUX:lpm_mux_component.DATA[13][6]
data13x[7] => LPM_MUX:lpm_mux_component.DATA[13][7]
data13x[8] => LPM_MUX:lpm_mux_component.DATA[13][8]
data13x[9] => LPM_MUX:lpm_mux_component.DATA[13][9]
data13x[10] => LPM_MUX:lpm_mux_component.DATA[13][10]
data13x[11] => LPM_MUX:lpm_mux_component.DATA[13][11]
data13x[12] => LPM_MUX:lpm_mux_component.DATA[13][12]
data13x[13] => LPM_MUX:lpm_mux_component.DATA[13][13]
data13x[14] => LPM_MUX:lpm_mux_component.DATA[13][14]
data13x[15] => LPM_MUX:lpm_mux_component.DATA[13][15]
data14x[0] => LPM_MUX:lpm_mux_component.DATA[14][0]
data14x[1] => LPM_MUX:lpm_mux_component.DATA[14][1]
data14x[2] => LPM_MUX:lpm_mux_component.DATA[14][2]
data14x[3] => LPM_MUX:lpm_mux_component.DATA[14][3]
data14x[4] => LPM_MUX:lpm_mux_component.DATA[14][4]
data14x[5] => LPM_MUX:lpm_mux_component.DATA[14][5]
data14x[6] => LPM_MUX:lpm_mux_component.DATA[14][6]
data14x[7] => LPM_MUX:lpm_mux_component.DATA[14][7]
data14x[8] => LPM_MUX:lpm_mux_component.DATA[14][8]
data14x[9] => LPM_MUX:lpm_mux_component.DATA[14][9]
data14x[10] => LPM_MUX:lpm_mux_component.DATA[14][10]
data14x[11] => LPM_MUX:lpm_mux_component.DATA[14][11]
data14x[12] => LPM_MUX:lpm_mux_component.DATA[14][12]
data14x[13] => LPM_MUX:lpm_mux_component.DATA[14][13]
data14x[14] => LPM_MUX:lpm_mux_component.DATA[14][14]
data14x[15] => LPM_MUX:lpm_mux_component.DATA[14][15]
data15x[0] => LPM_MUX:lpm_mux_component.DATA[15][0]
data15x[1] => LPM_MUX:lpm_mux_component.DATA[15][1]
data15x[2] => LPM_MUX:lpm_mux_component.DATA[15][2]
data15x[3] => LPM_MUX:lpm_mux_component.DATA[15][3]
data15x[4] => LPM_MUX:lpm_mux_component.DATA[15][4]
data15x[5] => LPM_MUX:lpm_mux_component.DATA[15][5]
data15x[6] => LPM_MUX:lpm_mux_component.DATA[15][6]
data15x[7] => LPM_MUX:lpm_mux_component.DATA[15][7]
data15x[8] => LPM_MUX:lpm_mux_component.DATA[15][8]
data15x[9] => LPM_MUX:lpm_mux_component.DATA[15][9]
data15x[10] => LPM_MUX:lpm_mux_component.DATA[15][10]
data15x[11] => LPM_MUX:lpm_mux_component.DATA[15][11]
data15x[12] => LPM_MUX:lpm_mux_component.DATA[15][12]
data15x[13] => LPM_MUX:lpm_mux_component.DATA[15][13]
data15x[14] => LPM_MUX:lpm_mux_component.DATA[15][14]
data15x[15] => LPM_MUX:lpm_mux_component.DATA[15][15]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data2x[11] => LPM_MUX:lpm_mux_component.DATA[2][11]
data2x[12] => LPM_MUX:lpm_mux_component.DATA[2][12]
data2x[13] => LPM_MUX:lpm_mux_component.DATA[2][13]
data2x[14] => LPM_MUX:lpm_mux_component.DATA[2][14]
data2x[15] => LPM_MUX:lpm_mux_component.DATA[2][15]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data3x[11] => LPM_MUX:lpm_mux_component.DATA[3][11]
data3x[12] => LPM_MUX:lpm_mux_component.DATA[3][12]
data3x[13] => LPM_MUX:lpm_mux_component.DATA[3][13]
data3x[14] => LPM_MUX:lpm_mux_component.DATA[3][14]
data3x[15] => LPM_MUX:lpm_mux_component.DATA[3][15]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data4x[11] => LPM_MUX:lpm_mux_component.DATA[4][11]
data4x[12] => LPM_MUX:lpm_mux_component.DATA[4][12]
data4x[13] => LPM_MUX:lpm_mux_component.DATA[4][13]
data4x[14] => LPM_MUX:lpm_mux_component.DATA[4][14]
data4x[15] => LPM_MUX:lpm_mux_component.DATA[4][15]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data5x[11] => LPM_MUX:lpm_mux_component.DATA[5][11]
data5x[12] => LPM_MUX:lpm_mux_component.DATA[5][12]
data5x[13] => LPM_MUX:lpm_mux_component.DATA[5][13]
data5x[14] => LPM_MUX:lpm_mux_component.DATA[5][14]
data5x[15] => LPM_MUX:lpm_mux_component.DATA[5][15]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data6x[11] => LPM_MUX:lpm_mux_component.DATA[6][11]
data6x[12] => LPM_MUX:lpm_mux_component.DATA[6][12]
data6x[13] => LPM_MUX:lpm_mux_component.DATA[6][13]
data6x[14] => LPM_MUX:lpm_mux_component.DATA[6][14]
data6x[15] => LPM_MUX:lpm_mux_component.DATA[6][15]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data7x[11] => LPM_MUX:lpm_mux_component.DATA[7][11]
data7x[12] => LPM_MUX:lpm_mux_component.DATA[7][12]
data7x[13] => LPM_MUX:lpm_mux_component.DATA[7][13]
data7x[14] => LPM_MUX:lpm_mux_component.DATA[7][14]
data7x[15] => LPM_MUX:lpm_mux_component.DATA[7][15]
data8x[0] => LPM_MUX:lpm_mux_component.DATA[8][0]
data8x[1] => LPM_MUX:lpm_mux_component.DATA[8][1]
data8x[2] => LPM_MUX:lpm_mux_component.DATA[8][2]
data8x[3] => LPM_MUX:lpm_mux_component.DATA[8][3]
data8x[4] => LPM_MUX:lpm_mux_component.DATA[8][4]
data8x[5] => LPM_MUX:lpm_mux_component.DATA[8][5]
data8x[6] => LPM_MUX:lpm_mux_component.DATA[8][6]
data8x[7] => LPM_MUX:lpm_mux_component.DATA[8][7]
data8x[8] => LPM_MUX:lpm_mux_component.DATA[8][8]
data8x[9] => LPM_MUX:lpm_mux_component.DATA[8][9]
data8x[10] => LPM_MUX:lpm_mux_component.DATA[8][10]
data8x[11] => LPM_MUX:lpm_mux_component.DATA[8][11]
data8x[12] => LPM_MUX:lpm_mux_component.DATA[8][12]
data8x[13] => LPM_MUX:lpm_mux_component.DATA[8][13]
data8x[14] => LPM_MUX:lpm_mux_component.DATA[8][14]
data8x[15] => LPM_MUX:lpm_mux_component.DATA[8][15]
data9x[0] => LPM_MUX:lpm_mux_component.DATA[9][0]
data9x[1] => LPM_MUX:lpm_mux_component.DATA[9][1]
data9x[2] => LPM_MUX:lpm_mux_component.DATA[9][2]
data9x[3] => LPM_MUX:lpm_mux_component.DATA[9][3]
data9x[4] => LPM_MUX:lpm_mux_component.DATA[9][4]
data9x[5] => LPM_MUX:lpm_mux_component.DATA[9][5]
data9x[6] => LPM_MUX:lpm_mux_component.DATA[9][6]
data9x[7] => LPM_MUX:lpm_mux_component.DATA[9][7]
data9x[8] => LPM_MUX:lpm_mux_component.DATA[9][8]
data9x[9] => LPM_MUX:lpm_mux_component.DATA[9][9]
data9x[10] => LPM_MUX:lpm_mux_component.DATA[9][10]
data9x[11] => LPM_MUX:lpm_mux_component.DATA[9][11]
data9x[12] => LPM_MUX:lpm_mux_component.DATA[9][12]
data9x[13] => LPM_MUX:lpm_mux_component.DATA[9][13]
data9x[14] => LPM_MUX:lpm_mux_component.DATA[9][14]
data9x[15] => LPM_MUX:lpm_mux_component.DATA[9][15]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
sel[3] => LPM_MUX:lpm_mux_component.SEL[3]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]


|processor|230_Lab9:REGISTER|LPM_MUX_Lab9:T|LPM_MUX:lpm_mux_component
data[0][0] => mux_e6e:auto_generated.data[0]
data[0][1] => mux_e6e:auto_generated.data[1]
data[0][2] => mux_e6e:auto_generated.data[2]
data[0][3] => mux_e6e:auto_generated.data[3]
data[0][4] => mux_e6e:auto_generated.data[4]
data[0][5] => mux_e6e:auto_generated.data[5]
data[0][6] => mux_e6e:auto_generated.data[6]
data[0][7] => mux_e6e:auto_generated.data[7]
data[0][8] => mux_e6e:auto_generated.data[8]
data[0][9] => mux_e6e:auto_generated.data[9]
data[0][10] => mux_e6e:auto_generated.data[10]
data[0][11] => mux_e6e:auto_generated.data[11]
data[0][12] => mux_e6e:auto_generated.data[12]
data[0][13] => mux_e6e:auto_generated.data[13]
data[0][14] => mux_e6e:auto_generated.data[14]
data[0][15] => mux_e6e:auto_generated.data[15]
data[1][0] => mux_e6e:auto_generated.data[16]
data[1][1] => mux_e6e:auto_generated.data[17]
data[1][2] => mux_e6e:auto_generated.data[18]
data[1][3] => mux_e6e:auto_generated.data[19]
data[1][4] => mux_e6e:auto_generated.data[20]
data[1][5] => mux_e6e:auto_generated.data[21]
data[1][6] => mux_e6e:auto_generated.data[22]
data[1][7] => mux_e6e:auto_generated.data[23]
data[1][8] => mux_e6e:auto_generated.data[24]
data[1][9] => mux_e6e:auto_generated.data[25]
data[1][10] => mux_e6e:auto_generated.data[26]
data[1][11] => mux_e6e:auto_generated.data[27]
data[1][12] => mux_e6e:auto_generated.data[28]
data[1][13] => mux_e6e:auto_generated.data[29]
data[1][14] => mux_e6e:auto_generated.data[30]
data[1][15] => mux_e6e:auto_generated.data[31]
data[2][0] => mux_e6e:auto_generated.data[32]
data[2][1] => mux_e6e:auto_generated.data[33]
data[2][2] => mux_e6e:auto_generated.data[34]
data[2][3] => mux_e6e:auto_generated.data[35]
data[2][4] => mux_e6e:auto_generated.data[36]
data[2][5] => mux_e6e:auto_generated.data[37]
data[2][6] => mux_e6e:auto_generated.data[38]
data[2][7] => mux_e6e:auto_generated.data[39]
data[2][8] => mux_e6e:auto_generated.data[40]
data[2][9] => mux_e6e:auto_generated.data[41]
data[2][10] => mux_e6e:auto_generated.data[42]
data[2][11] => mux_e6e:auto_generated.data[43]
data[2][12] => mux_e6e:auto_generated.data[44]
data[2][13] => mux_e6e:auto_generated.data[45]
data[2][14] => mux_e6e:auto_generated.data[46]
data[2][15] => mux_e6e:auto_generated.data[47]
data[3][0] => mux_e6e:auto_generated.data[48]
data[3][1] => mux_e6e:auto_generated.data[49]
data[3][2] => mux_e6e:auto_generated.data[50]
data[3][3] => mux_e6e:auto_generated.data[51]
data[3][4] => mux_e6e:auto_generated.data[52]
data[3][5] => mux_e6e:auto_generated.data[53]
data[3][6] => mux_e6e:auto_generated.data[54]
data[3][7] => mux_e6e:auto_generated.data[55]
data[3][8] => mux_e6e:auto_generated.data[56]
data[3][9] => mux_e6e:auto_generated.data[57]
data[3][10] => mux_e6e:auto_generated.data[58]
data[3][11] => mux_e6e:auto_generated.data[59]
data[3][12] => mux_e6e:auto_generated.data[60]
data[3][13] => mux_e6e:auto_generated.data[61]
data[3][14] => mux_e6e:auto_generated.data[62]
data[3][15] => mux_e6e:auto_generated.data[63]
data[4][0] => mux_e6e:auto_generated.data[64]
data[4][1] => mux_e6e:auto_generated.data[65]
data[4][2] => mux_e6e:auto_generated.data[66]
data[4][3] => mux_e6e:auto_generated.data[67]
data[4][4] => mux_e6e:auto_generated.data[68]
data[4][5] => mux_e6e:auto_generated.data[69]
data[4][6] => mux_e6e:auto_generated.data[70]
data[4][7] => mux_e6e:auto_generated.data[71]
data[4][8] => mux_e6e:auto_generated.data[72]
data[4][9] => mux_e6e:auto_generated.data[73]
data[4][10] => mux_e6e:auto_generated.data[74]
data[4][11] => mux_e6e:auto_generated.data[75]
data[4][12] => mux_e6e:auto_generated.data[76]
data[4][13] => mux_e6e:auto_generated.data[77]
data[4][14] => mux_e6e:auto_generated.data[78]
data[4][15] => mux_e6e:auto_generated.data[79]
data[5][0] => mux_e6e:auto_generated.data[80]
data[5][1] => mux_e6e:auto_generated.data[81]
data[5][2] => mux_e6e:auto_generated.data[82]
data[5][3] => mux_e6e:auto_generated.data[83]
data[5][4] => mux_e6e:auto_generated.data[84]
data[5][5] => mux_e6e:auto_generated.data[85]
data[5][6] => mux_e6e:auto_generated.data[86]
data[5][7] => mux_e6e:auto_generated.data[87]
data[5][8] => mux_e6e:auto_generated.data[88]
data[5][9] => mux_e6e:auto_generated.data[89]
data[5][10] => mux_e6e:auto_generated.data[90]
data[5][11] => mux_e6e:auto_generated.data[91]
data[5][12] => mux_e6e:auto_generated.data[92]
data[5][13] => mux_e6e:auto_generated.data[93]
data[5][14] => mux_e6e:auto_generated.data[94]
data[5][15] => mux_e6e:auto_generated.data[95]
data[6][0] => mux_e6e:auto_generated.data[96]
data[6][1] => mux_e6e:auto_generated.data[97]
data[6][2] => mux_e6e:auto_generated.data[98]
data[6][3] => mux_e6e:auto_generated.data[99]
data[6][4] => mux_e6e:auto_generated.data[100]
data[6][5] => mux_e6e:auto_generated.data[101]
data[6][6] => mux_e6e:auto_generated.data[102]
data[6][7] => mux_e6e:auto_generated.data[103]
data[6][8] => mux_e6e:auto_generated.data[104]
data[6][9] => mux_e6e:auto_generated.data[105]
data[6][10] => mux_e6e:auto_generated.data[106]
data[6][11] => mux_e6e:auto_generated.data[107]
data[6][12] => mux_e6e:auto_generated.data[108]
data[6][13] => mux_e6e:auto_generated.data[109]
data[6][14] => mux_e6e:auto_generated.data[110]
data[6][15] => mux_e6e:auto_generated.data[111]
data[7][0] => mux_e6e:auto_generated.data[112]
data[7][1] => mux_e6e:auto_generated.data[113]
data[7][2] => mux_e6e:auto_generated.data[114]
data[7][3] => mux_e6e:auto_generated.data[115]
data[7][4] => mux_e6e:auto_generated.data[116]
data[7][5] => mux_e6e:auto_generated.data[117]
data[7][6] => mux_e6e:auto_generated.data[118]
data[7][7] => mux_e6e:auto_generated.data[119]
data[7][8] => mux_e6e:auto_generated.data[120]
data[7][9] => mux_e6e:auto_generated.data[121]
data[7][10] => mux_e6e:auto_generated.data[122]
data[7][11] => mux_e6e:auto_generated.data[123]
data[7][12] => mux_e6e:auto_generated.data[124]
data[7][13] => mux_e6e:auto_generated.data[125]
data[7][14] => mux_e6e:auto_generated.data[126]
data[7][15] => mux_e6e:auto_generated.data[127]
data[8][0] => mux_e6e:auto_generated.data[128]
data[8][1] => mux_e6e:auto_generated.data[129]
data[8][2] => mux_e6e:auto_generated.data[130]
data[8][3] => mux_e6e:auto_generated.data[131]
data[8][4] => mux_e6e:auto_generated.data[132]
data[8][5] => mux_e6e:auto_generated.data[133]
data[8][6] => mux_e6e:auto_generated.data[134]
data[8][7] => mux_e6e:auto_generated.data[135]
data[8][8] => mux_e6e:auto_generated.data[136]
data[8][9] => mux_e6e:auto_generated.data[137]
data[8][10] => mux_e6e:auto_generated.data[138]
data[8][11] => mux_e6e:auto_generated.data[139]
data[8][12] => mux_e6e:auto_generated.data[140]
data[8][13] => mux_e6e:auto_generated.data[141]
data[8][14] => mux_e6e:auto_generated.data[142]
data[8][15] => mux_e6e:auto_generated.data[143]
data[9][0] => mux_e6e:auto_generated.data[144]
data[9][1] => mux_e6e:auto_generated.data[145]
data[9][2] => mux_e6e:auto_generated.data[146]
data[9][3] => mux_e6e:auto_generated.data[147]
data[9][4] => mux_e6e:auto_generated.data[148]
data[9][5] => mux_e6e:auto_generated.data[149]
data[9][6] => mux_e6e:auto_generated.data[150]
data[9][7] => mux_e6e:auto_generated.data[151]
data[9][8] => mux_e6e:auto_generated.data[152]
data[9][9] => mux_e6e:auto_generated.data[153]
data[9][10] => mux_e6e:auto_generated.data[154]
data[9][11] => mux_e6e:auto_generated.data[155]
data[9][12] => mux_e6e:auto_generated.data[156]
data[9][13] => mux_e6e:auto_generated.data[157]
data[9][14] => mux_e6e:auto_generated.data[158]
data[9][15] => mux_e6e:auto_generated.data[159]
data[10][0] => mux_e6e:auto_generated.data[160]
data[10][1] => mux_e6e:auto_generated.data[161]
data[10][2] => mux_e6e:auto_generated.data[162]
data[10][3] => mux_e6e:auto_generated.data[163]
data[10][4] => mux_e6e:auto_generated.data[164]
data[10][5] => mux_e6e:auto_generated.data[165]
data[10][6] => mux_e6e:auto_generated.data[166]
data[10][7] => mux_e6e:auto_generated.data[167]
data[10][8] => mux_e6e:auto_generated.data[168]
data[10][9] => mux_e6e:auto_generated.data[169]
data[10][10] => mux_e6e:auto_generated.data[170]
data[10][11] => mux_e6e:auto_generated.data[171]
data[10][12] => mux_e6e:auto_generated.data[172]
data[10][13] => mux_e6e:auto_generated.data[173]
data[10][14] => mux_e6e:auto_generated.data[174]
data[10][15] => mux_e6e:auto_generated.data[175]
data[11][0] => mux_e6e:auto_generated.data[176]
data[11][1] => mux_e6e:auto_generated.data[177]
data[11][2] => mux_e6e:auto_generated.data[178]
data[11][3] => mux_e6e:auto_generated.data[179]
data[11][4] => mux_e6e:auto_generated.data[180]
data[11][5] => mux_e6e:auto_generated.data[181]
data[11][6] => mux_e6e:auto_generated.data[182]
data[11][7] => mux_e6e:auto_generated.data[183]
data[11][8] => mux_e6e:auto_generated.data[184]
data[11][9] => mux_e6e:auto_generated.data[185]
data[11][10] => mux_e6e:auto_generated.data[186]
data[11][11] => mux_e6e:auto_generated.data[187]
data[11][12] => mux_e6e:auto_generated.data[188]
data[11][13] => mux_e6e:auto_generated.data[189]
data[11][14] => mux_e6e:auto_generated.data[190]
data[11][15] => mux_e6e:auto_generated.data[191]
data[12][0] => mux_e6e:auto_generated.data[192]
data[12][1] => mux_e6e:auto_generated.data[193]
data[12][2] => mux_e6e:auto_generated.data[194]
data[12][3] => mux_e6e:auto_generated.data[195]
data[12][4] => mux_e6e:auto_generated.data[196]
data[12][5] => mux_e6e:auto_generated.data[197]
data[12][6] => mux_e6e:auto_generated.data[198]
data[12][7] => mux_e6e:auto_generated.data[199]
data[12][8] => mux_e6e:auto_generated.data[200]
data[12][9] => mux_e6e:auto_generated.data[201]
data[12][10] => mux_e6e:auto_generated.data[202]
data[12][11] => mux_e6e:auto_generated.data[203]
data[12][12] => mux_e6e:auto_generated.data[204]
data[12][13] => mux_e6e:auto_generated.data[205]
data[12][14] => mux_e6e:auto_generated.data[206]
data[12][15] => mux_e6e:auto_generated.data[207]
data[13][0] => mux_e6e:auto_generated.data[208]
data[13][1] => mux_e6e:auto_generated.data[209]
data[13][2] => mux_e6e:auto_generated.data[210]
data[13][3] => mux_e6e:auto_generated.data[211]
data[13][4] => mux_e6e:auto_generated.data[212]
data[13][5] => mux_e6e:auto_generated.data[213]
data[13][6] => mux_e6e:auto_generated.data[214]
data[13][7] => mux_e6e:auto_generated.data[215]
data[13][8] => mux_e6e:auto_generated.data[216]
data[13][9] => mux_e6e:auto_generated.data[217]
data[13][10] => mux_e6e:auto_generated.data[218]
data[13][11] => mux_e6e:auto_generated.data[219]
data[13][12] => mux_e6e:auto_generated.data[220]
data[13][13] => mux_e6e:auto_generated.data[221]
data[13][14] => mux_e6e:auto_generated.data[222]
data[13][15] => mux_e6e:auto_generated.data[223]
data[14][0] => mux_e6e:auto_generated.data[224]
data[14][1] => mux_e6e:auto_generated.data[225]
data[14][2] => mux_e6e:auto_generated.data[226]
data[14][3] => mux_e6e:auto_generated.data[227]
data[14][4] => mux_e6e:auto_generated.data[228]
data[14][5] => mux_e6e:auto_generated.data[229]
data[14][6] => mux_e6e:auto_generated.data[230]
data[14][7] => mux_e6e:auto_generated.data[231]
data[14][8] => mux_e6e:auto_generated.data[232]
data[14][9] => mux_e6e:auto_generated.data[233]
data[14][10] => mux_e6e:auto_generated.data[234]
data[14][11] => mux_e6e:auto_generated.data[235]
data[14][12] => mux_e6e:auto_generated.data[236]
data[14][13] => mux_e6e:auto_generated.data[237]
data[14][14] => mux_e6e:auto_generated.data[238]
data[14][15] => mux_e6e:auto_generated.data[239]
data[15][0] => mux_e6e:auto_generated.data[240]
data[15][1] => mux_e6e:auto_generated.data[241]
data[15][2] => mux_e6e:auto_generated.data[242]
data[15][3] => mux_e6e:auto_generated.data[243]
data[15][4] => mux_e6e:auto_generated.data[244]
data[15][5] => mux_e6e:auto_generated.data[245]
data[15][6] => mux_e6e:auto_generated.data[246]
data[15][7] => mux_e6e:auto_generated.data[247]
data[15][8] => mux_e6e:auto_generated.data[248]
data[15][9] => mux_e6e:auto_generated.data[249]
data[15][10] => mux_e6e:auto_generated.data[250]
data[15][11] => mux_e6e:auto_generated.data[251]
data[15][12] => mux_e6e:auto_generated.data[252]
data[15][13] => mux_e6e:auto_generated.data[253]
data[15][14] => mux_e6e:auto_generated.data[254]
data[15][15] => mux_e6e:auto_generated.data[255]
sel[0] => mux_e6e:auto_generated.sel[0]
sel[1] => mux_e6e:auto_generated.sel[1]
sel[2] => mux_e6e:auto_generated.sel[2]
sel[3] => mux_e6e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_e6e:auto_generated.result[0]
result[1] <= mux_e6e:auto_generated.result[1]
result[2] <= mux_e6e:auto_generated.result[2]
result[3] <= mux_e6e:auto_generated.result[3]
result[4] <= mux_e6e:auto_generated.result[4]
result[5] <= mux_e6e:auto_generated.result[5]
result[6] <= mux_e6e:auto_generated.result[6]
result[7] <= mux_e6e:auto_generated.result[7]
result[8] <= mux_e6e:auto_generated.result[8]
result[9] <= mux_e6e:auto_generated.result[9]
result[10] <= mux_e6e:auto_generated.result[10]
result[11] <= mux_e6e:auto_generated.result[11]
result[12] <= mux_e6e:auto_generated.result[12]
result[13] <= mux_e6e:auto_generated.result[13]
result[14] <= mux_e6e:auto_generated.result[14]
result[15] <= mux_e6e:auto_generated.result[15]


|processor|230_Lab9:REGISTER|LPM_MUX_Lab9:T|LPM_MUX:lpm_mux_component|mux_e6e:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[32] => _.IN1
data[32] => _.IN1
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[80] => _.IN0
data[81] => _.IN0
data[82] => _.IN0
data[83] => _.IN0
data[84] => _.IN0
data[85] => _.IN0
data[86] => _.IN0
data[87] => _.IN0
data[88] => _.IN0
data[89] => _.IN0
data[90] => _.IN0
data[91] => _.IN0
data[92] => _.IN0
data[93] => _.IN0
data[94] => _.IN0
data[95] => _.IN0
data[96] => _.IN1
data[96] => _.IN1
data[97] => _.IN1
data[97] => _.IN1
data[98] => _.IN1
data[98] => _.IN1
data[99] => _.IN1
data[99] => _.IN1
data[100] => _.IN1
data[100] => _.IN1
data[101] => _.IN1
data[101] => _.IN1
data[102] => _.IN1
data[102] => _.IN1
data[103] => _.IN1
data[103] => _.IN1
data[104] => _.IN1
data[104] => _.IN1
data[105] => _.IN1
data[105] => _.IN1
data[106] => _.IN1
data[106] => _.IN1
data[107] => _.IN1
data[107] => _.IN1
data[108] => _.IN1
data[108] => _.IN1
data[109] => _.IN1
data[109] => _.IN1
data[110] => _.IN1
data[110] => _.IN1
data[111] => _.IN1
data[111] => _.IN1
data[112] => _.IN0
data[113] => _.IN0
data[114] => _.IN0
data[115] => _.IN0
data[116] => _.IN0
data[117] => _.IN0
data[118] => _.IN0
data[119] => _.IN0
data[120] => _.IN0
data[121] => _.IN0
data[122] => _.IN0
data[123] => _.IN0
data[124] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[136] => _.IN0
data[136] => _.IN0
data[136] => _.IN0
data[136] => _.IN0
data[137] => _.IN0
data[137] => _.IN0
data[137] => _.IN0
data[137] => _.IN0
data[138] => _.IN0
data[138] => _.IN0
data[138] => _.IN0
data[138] => _.IN0
data[139] => _.IN0
data[139] => _.IN0
data[139] => _.IN0
data[139] => _.IN0
data[140] => _.IN0
data[140] => _.IN0
data[140] => _.IN0
data[140] => _.IN0
data[141] => _.IN0
data[141] => _.IN0
data[141] => _.IN0
data[141] => _.IN0
data[142] => _.IN0
data[142] => _.IN0
data[142] => _.IN0
data[142] => _.IN0
data[143] => _.IN0
data[143] => _.IN0
data[143] => _.IN0
data[143] => _.IN0
data[144] => _.IN0
data[144] => _.IN0
data[145] => _.IN0
data[145] => _.IN0
data[146] => _.IN0
data[146] => _.IN0
data[147] => _.IN0
data[147] => _.IN0
data[148] => _.IN0
data[148] => _.IN0
data[149] => _.IN0
data[149] => _.IN0
data[150] => _.IN0
data[150] => _.IN0
data[151] => _.IN0
data[151] => _.IN0
data[152] => _.IN0
data[152] => _.IN0
data[153] => _.IN0
data[153] => _.IN0
data[154] => _.IN0
data[154] => _.IN0
data[155] => _.IN0
data[155] => _.IN0
data[156] => _.IN0
data[156] => _.IN0
data[157] => _.IN0
data[157] => _.IN0
data[158] => _.IN0
data[158] => _.IN0
data[159] => _.IN0
data[159] => _.IN0
data[160] => _.IN1
data[160] => _.IN1
data[160] => _.IN1
data[160] => _.IN1
data[161] => _.IN1
data[161] => _.IN1
data[161] => _.IN1
data[161] => _.IN1
data[162] => _.IN1
data[162] => _.IN1
data[162] => _.IN1
data[162] => _.IN1
data[163] => _.IN1
data[163] => _.IN1
data[163] => _.IN1
data[163] => _.IN1
data[164] => _.IN1
data[164] => _.IN1
data[164] => _.IN1
data[164] => _.IN1
data[165] => _.IN1
data[165] => _.IN1
data[165] => _.IN1
data[165] => _.IN1
data[166] => _.IN1
data[166] => _.IN1
data[166] => _.IN1
data[166] => _.IN1
data[167] => _.IN1
data[167] => _.IN1
data[167] => _.IN1
data[167] => _.IN1
data[168] => _.IN1
data[168] => _.IN1
data[168] => _.IN1
data[168] => _.IN1
data[169] => _.IN1
data[169] => _.IN1
data[169] => _.IN1
data[169] => _.IN1
data[170] => _.IN1
data[170] => _.IN1
data[170] => _.IN1
data[170] => _.IN1
data[171] => _.IN1
data[171] => _.IN1
data[171] => _.IN1
data[171] => _.IN1
data[172] => _.IN1
data[172] => _.IN1
data[172] => _.IN1
data[172] => _.IN1
data[173] => _.IN1
data[173] => _.IN1
data[173] => _.IN1
data[173] => _.IN1
data[174] => _.IN1
data[174] => _.IN1
data[174] => _.IN1
data[174] => _.IN1
data[175] => _.IN1
data[175] => _.IN1
data[175] => _.IN1
data[175] => _.IN1
data[176] => _.IN0
data[176] => _.IN0
data[177] => _.IN0
data[177] => _.IN0
data[178] => _.IN0
data[178] => _.IN0
data[179] => _.IN0
data[179] => _.IN0
data[180] => _.IN0
data[180] => _.IN0
data[181] => _.IN0
data[181] => _.IN0
data[182] => _.IN0
data[182] => _.IN0
data[183] => _.IN0
data[183] => _.IN0
data[184] => _.IN0
data[184] => _.IN0
data[185] => _.IN0
data[185] => _.IN0
data[186] => _.IN0
data[186] => _.IN0
data[187] => _.IN0
data[187] => _.IN0
data[188] => _.IN0
data[188] => _.IN0
data[189] => _.IN0
data[189] => _.IN0
data[190] => _.IN0
data[190] => _.IN0
data[191] => _.IN0
data[191] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[198] => _.IN0
data[198] => _.IN0
data[199] => _.IN0
data[199] => _.IN0
data[200] => _.IN0
data[200] => _.IN0
data[201] => _.IN0
data[201] => _.IN0
data[202] => _.IN0
data[202] => _.IN0
data[203] => _.IN0
data[203] => _.IN0
data[204] => _.IN0
data[204] => _.IN0
data[205] => _.IN0
data[205] => _.IN0
data[206] => _.IN0
data[206] => _.IN0
data[207] => _.IN0
data[207] => _.IN0
data[208] => _.IN0
data[209] => _.IN0
data[210] => _.IN0
data[211] => _.IN0
data[212] => _.IN0
data[213] => _.IN0
data[214] => _.IN0
data[215] => _.IN0
data[216] => _.IN0
data[217] => _.IN0
data[218] => _.IN0
data[219] => _.IN0
data[220] => _.IN0
data[221] => _.IN0
data[222] => _.IN0
data[223] => _.IN0
data[224] => _.IN1
data[224] => _.IN1
data[225] => _.IN1
data[225] => _.IN1
data[226] => _.IN1
data[226] => _.IN1
data[227] => _.IN1
data[227] => _.IN1
data[228] => _.IN1
data[228] => _.IN1
data[229] => _.IN1
data[229] => _.IN1
data[230] => _.IN1
data[230] => _.IN1
data[231] => _.IN1
data[231] => _.IN1
data[232] => _.IN1
data[232] => _.IN1
data[233] => _.IN1
data[233] => _.IN1
data[234] => _.IN1
data[234] => _.IN1
data[235] => _.IN1
data[235] => _.IN1
data[236] => _.IN1
data[236] => _.IN1
data[237] => _.IN1
data[237] => _.IN1
data[238] => _.IN1
data[238] => _.IN1
data[239] => _.IN1
data[239] => _.IN1
data[240] => _.IN0
data[241] => _.IN0
data[242] => _.IN0
data[243] => _.IN0
data[244] => _.IN0
data[245] => _.IN0
data[246] => _.IN0
data[247] => _.IN0
data[248] => _.IN0
data[249] => _.IN0
data[250] => _.IN0
data[251] => _.IN0
data[252] => _.IN0
data[253] => _.IN0
data[254] => _.IN0
data[255] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0


|processor|Reg_1:inst37
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
enable => lpm_ff:lpm_ff_component.enable
q <= lpm_ff:lpm_ff_component.q[0]


|processor|Reg_1:inst37|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => dffs[0].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|Reg_1:inst31
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
enable => lpm_ff:lpm_ff_component.enable
q <= lpm_ff:lpm_ff_component.q[0]


|processor|Reg_1:inst31|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => dffs[0].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|Reg_1:inst22
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
enable => lpm_ff:lpm_ff_component.enable
q <= lpm_ff:lpm_ff_component.q[0]


|processor|Reg_1:inst22|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => dffs[0].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|Reg_16e:inst88
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|Reg_16e:inst88|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|MUX16bit:MUX_Y
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data2x[11] => LPM_MUX:lpm_mux_component.DATA[2][11]
data2x[12] => LPM_MUX:lpm_mux_component.DATA[2][12]
data2x[13] => LPM_MUX:lpm_mux_component.DATA[2][13]
data2x[14] => LPM_MUX:lpm_mux_component.DATA[2][14]
data2x[15] => LPM_MUX:lpm_mux_component.DATA[2][15]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data3x[11] => LPM_MUX:lpm_mux_component.DATA[3][11]
data3x[12] => LPM_MUX:lpm_mux_component.DATA[3][12]
data3x[13] => LPM_MUX:lpm_mux_component.DATA[3][13]
data3x[14] => LPM_MUX:lpm_mux_component.DATA[3][14]
data3x[15] => LPM_MUX:lpm_mux_component.DATA[3][15]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]


|processor|MUX16bit:MUX_Y|LPM_MUX:lpm_mux_component
data[0][0] => mux_p4e:auto_generated.data[0]
data[0][1] => mux_p4e:auto_generated.data[1]
data[0][2] => mux_p4e:auto_generated.data[2]
data[0][3] => mux_p4e:auto_generated.data[3]
data[0][4] => mux_p4e:auto_generated.data[4]
data[0][5] => mux_p4e:auto_generated.data[5]
data[0][6] => mux_p4e:auto_generated.data[6]
data[0][7] => mux_p4e:auto_generated.data[7]
data[0][8] => mux_p4e:auto_generated.data[8]
data[0][9] => mux_p4e:auto_generated.data[9]
data[0][10] => mux_p4e:auto_generated.data[10]
data[0][11] => mux_p4e:auto_generated.data[11]
data[0][12] => mux_p4e:auto_generated.data[12]
data[0][13] => mux_p4e:auto_generated.data[13]
data[0][14] => mux_p4e:auto_generated.data[14]
data[0][15] => mux_p4e:auto_generated.data[15]
data[1][0] => mux_p4e:auto_generated.data[16]
data[1][1] => mux_p4e:auto_generated.data[17]
data[1][2] => mux_p4e:auto_generated.data[18]
data[1][3] => mux_p4e:auto_generated.data[19]
data[1][4] => mux_p4e:auto_generated.data[20]
data[1][5] => mux_p4e:auto_generated.data[21]
data[1][6] => mux_p4e:auto_generated.data[22]
data[1][7] => mux_p4e:auto_generated.data[23]
data[1][8] => mux_p4e:auto_generated.data[24]
data[1][9] => mux_p4e:auto_generated.data[25]
data[1][10] => mux_p4e:auto_generated.data[26]
data[1][11] => mux_p4e:auto_generated.data[27]
data[1][12] => mux_p4e:auto_generated.data[28]
data[1][13] => mux_p4e:auto_generated.data[29]
data[1][14] => mux_p4e:auto_generated.data[30]
data[1][15] => mux_p4e:auto_generated.data[31]
data[2][0] => mux_p4e:auto_generated.data[32]
data[2][1] => mux_p4e:auto_generated.data[33]
data[2][2] => mux_p4e:auto_generated.data[34]
data[2][3] => mux_p4e:auto_generated.data[35]
data[2][4] => mux_p4e:auto_generated.data[36]
data[2][5] => mux_p4e:auto_generated.data[37]
data[2][6] => mux_p4e:auto_generated.data[38]
data[2][7] => mux_p4e:auto_generated.data[39]
data[2][8] => mux_p4e:auto_generated.data[40]
data[2][9] => mux_p4e:auto_generated.data[41]
data[2][10] => mux_p4e:auto_generated.data[42]
data[2][11] => mux_p4e:auto_generated.data[43]
data[2][12] => mux_p4e:auto_generated.data[44]
data[2][13] => mux_p4e:auto_generated.data[45]
data[2][14] => mux_p4e:auto_generated.data[46]
data[2][15] => mux_p4e:auto_generated.data[47]
data[3][0] => mux_p4e:auto_generated.data[48]
data[3][1] => mux_p4e:auto_generated.data[49]
data[3][2] => mux_p4e:auto_generated.data[50]
data[3][3] => mux_p4e:auto_generated.data[51]
data[3][4] => mux_p4e:auto_generated.data[52]
data[3][5] => mux_p4e:auto_generated.data[53]
data[3][6] => mux_p4e:auto_generated.data[54]
data[3][7] => mux_p4e:auto_generated.data[55]
data[3][8] => mux_p4e:auto_generated.data[56]
data[3][9] => mux_p4e:auto_generated.data[57]
data[3][10] => mux_p4e:auto_generated.data[58]
data[3][11] => mux_p4e:auto_generated.data[59]
data[3][12] => mux_p4e:auto_generated.data[60]
data[3][13] => mux_p4e:auto_generated.data[61]
data[3][14] => mux_p4e:auto_generated.data[62]
data[3][15] => mux_p4e:auto_generated.data[63]
sel[0] => mux_p4e:auto_generated.sel[0]
sel[1] => mux_p4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_p4e:auto_generated.result[0]
result[1] <= mux_p4e:auto_generated.result[1]
result[2] <= mux_p4e:auto_generated.result[2]
result[3] <= mux_p4e:auto_generated.result[3]
result[4] <= mux_p4e:auto_generated.result[4]
result[5] <= mux_p4e:auto_generated.result[5]
result[6] <= mux_p4e:auto_generated.result[6]
result[7] <= mux_p4e:auto_generated.result[7]
result[8] <= mux_p4e:auto_generated.result[8]
result[9] <= mux_p4e:auto_generated.result[9]
result[10] <= mux_p4e:auto_generated.result[10]
result[11] <= mux_p4e:auto_generated.result[11]
result[12] <= mux_p4e:auto_generated.result[12]
result[13] <= mux_p4e:auto_generated.result[13]
result[14] <= mux_p4e:auto_generated.result[14]
result[15] <= mux_p4e:auto_generated.result[15]


|processor|MUX16bit:MUX_Y|LPM_MUX:lpm_mux_component|mux_p4e:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|processor|MUX2_1:inst2
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]


|processor|MUX2_1:inst2|LPM_MUX:lpm_mux_component
data[0][0] => mux_m4e:auto_generated.data[0]
data[0][1] => mux_m4e:auto_generated.data[1]
data[0][2] => mux_m4e:auto_generated.data[2]
data[0][3] => mux_m4e:auto_generated.data[3]
data[0][4] => mux_m4e:auto_generated.data[4]
data[0][5] => mux_m4e:auto_generated.data[5]
data[0][6] => mux_m4e:auto_generated.data[6]
data[0][7] => mux_m4e:auto_generated.data[7]
data[0][8] => mux_m4e:auto_generated.data[8]
data[0][9] => mux_m4e:auto_generated.data[9]
data[0][10] => mux_m4e:auto_generated.data[10]
data[0][11] => mux_m4e:auto_generated.data[11]
data[0][12] => mux_m4e:auto_generated.data[12]
data[0][13] => mux_m4e:auto_generated.data[13]
data[0][14] => mux_m4e:auto_generated.data[14]
data[0][15] => mux_m4e:auto_generated.data[15]
data[1][0] => mux_m4e:auto_generated.data[16]
data[1][1] => mux_m4e:auto_generated.data[17]
data[1][2] => mux_m4e:auto_generated.data[18]
data[1][3] => mux_m4e:auto_generated.data[19]
data[1][4] => mux_m4e:auto_generated.data[20]
data[1][5] => mux_m4e:auto_generated.data[21]
data[1][6] => mux_m4e:auto_generated.data[22]
data[1][7] => mux_m4e:auto_generated.data[23]
data[1][8] => mux_m4e:auto_generated.data[24]
data[1][9] => mux_m4e:auto_generated.data[25]
data[1][10] => mux_m4e:auto_generated.data[26]
data[1][11] => mux_m4e:auto_generated.data[27]
data[1][12] => mux_m4e:auto_generated.data[28]
data[1][13] => mux_m4e:auto_generated.data[29]
data[1][14] => mux_m4e:auto_generated.data[30]
data[1][15] => mux_m4e:auto_generated.data[31]
sel[0] => mux_m4e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_m4e:auto_generated.result[0]
result[1] <= mux_m4e:auto_generated.result[1]
result[2] <= mux_m4e:auto_generated.result[2]
result[3] <= mux_m4e:auto_generated.result[3]
result[4] <= mux_m4e:auto_generated.result[4]
result[5] <= mux_m4e:auto_generated.result[5]
result[6] <= mux_m4e:auto_generated.result[6]
result[7] <= mux_m4e:auto_generated.result[7]
result[8] <= mux_m4e:auto_generated.result[8]
result[9] <= mux_m4e:auto_generated.result[9]
result[10] <= mux_m4e:auto_generated.result[10]
result[11] <= mux_m4e:auto_generated.result[11]
result[12] <= mux_m4e:auto_generated.result[12]
result[13] <= mux_m4e:auto_generated.result[13]
result[14] <= mux_m4e:auto_generated.result[14]
result[15] <= mux_m4e:auto_generated.result[15]


|processor|MUX2_1:inst2|LPM_MUX:lpm_mux_component|mux_m4e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|processor|Reg_16e:inst18
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|Reg_16e:inst18|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|Reg_16e:inst13
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|Reg_16e:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|Reg_16e:inst64
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|Reg_16e:inst64|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|PC:inst68
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|PC:inst68|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|MuxPC:inst61
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]


|processor|MuxPC:inst61|LPM_MUX:lpm_mux_component
data[0][0] => mux_m4e:auto_generated.data[0]
data[0][1] => mux_m4e:auto_generated.data[1]
data[0][2] => mux_m4e:auto_generated.data[2]
data[0][3] => mux_m4e:auto_generated.data[3]
data[0][4] => mux_m4e:auto_generated.data[4]
data[0][5] => mux_m4e:auto_generated.data[5]
data[0][6] => mux_m4e:auto_generated.data[6]
data[0][7] => mux_m4e:auto_generated.data[7]
data[0][8] => mux_m4e:auto_generated.data[8]
data[0][9] => mux_m4e:auto_generated.data[9]
data[0][10] => mux_m4e:auto_generated.data[10]
data[0][11] => mux_m4e:auto_generated.data[11]
data[0][12] => mux_m4e:auto_generated.data[12]
data[0][13] => mux_m4e:auto_generated.data[13]
data[0][14] => mux_m4e:auto_generated.data[14]
data[0][15] => mux_m4e:auto_generated.data[15]
data[1][0] => mux_m4e:auto_generated.data[16]
data[1][1] => mux_m4e:auto_generated.data[17]
data[1][2] => mux_m4e:auto_generated.data[18]
data[1][3] => mux_m4e:auto_generated.data[19]
data[1][4] => mux_m4e:auto_generated.data[20]
data[1][5] => mux_m4e:auto_generated.data[21]
data[1][6] => mux_m4e:auto_generated.data[22]
data[1][7] => mux_m4e:auto_generated.data[23]
data[1][8] => mux_m4e:auto_generated.data[24]
data[1][9] => mux_m4e:auto_generated.data[25]
data[1][10] => mux_m4e:auto_generated.data[26]
data[1][11] => mux_m4e:auto_generated.data[27]
data[1][12] => mux_m4e:auto_generated.data[28]
data[1][13] => mux_m4e:auto_generated.data[29]
data[1][14] => mux_m4e:auto_generated.data[30]
data[1][15] => mux_m4e:auto_generated.data[31]
sel[0] => mux_m4e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_m4e:auto_generated.result[0]
result[1] <= mux_m4e:auto_generated.result[1]
result[2] <= mux_m4e:auto_generated.result[2]
result[3] <= mux_m4e:auto_generated.result[3]
result[4] <= mux_m4e:auto_generated.result[4]
result[5] <= mux_m4e:auto_generated.result[5]
result[6] <= mux_m4e:auto_generated.result[6]
result[7] <= mux_m4e:auto_generated.result[7]
result[8] <= mux_m4e:auto_generated.result[8]
result[9] <= mux_m4e:auto_generated.result[9]
result[10] <= mux_m4e:auto_generated.result[10]
result[11] <= mux_m4e:auto_generated.result[11]
result[12] <= mux_m4e:auto_generated.result[12]
result[13] <= mux_m4e:auto_generated.result[13]
result[14] <= mux_m4e:auto_generated.result[14]
result[15] <= mux_m4e:auto_generated.result[15]


|processor|MuxPC:inst61|LPM_MUX:lpm_mux_component|mux_m4e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|processor|Adder:inst56
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
dataa[8] => lpm_add_sub:lpm_add_sub_component.dataa[8]
dataa[9] => lpm_add_sub:lpm_add_sub_component.dataa[9]
dataa[10] => lpm_add_sub:lpm_add_sub_component.dataa[10]
dataa[11] => lpm_add_sub:lpm_add_sub_component.dataa[11]
dataa[12] => lpm_add_sub:lpm_add_sub_component.dataa[12]
dataa[13] => lpm_add_sub:lpm_add_sub_component.dataa[13]
dataa[14] => lpm_add_sub:lpm_add_sub_component.dataa[14]
dataa[15] => lpm_add_sub:lpm_add_sub_component.dataa[15]
datab[0] => lpm_add_sub:lpm_add_sub_component.datab[0]
datab[1] => lpm_add_sub:lpm_add_sub_component.datab[1]
datab[2] => lpm_add_sub:lpm_add_sub_component.datab[2]
datab[3] => lpm_add_sub:lpm_add_sub_component.datab[3]
datab[4] => lpm_add_sub:lpm_add_sub_component.datab[4]
datab[5] => lpm_add_sub:lpm_add_sub_component.datab[5]
datab[6] => lpm_add_sub:lpm_add_sub_component.datab[6]
datab[7] => lpm_add_sub:lpm_add_sub_component.datab[7]
datab[8] => lpm_add_sub:lpm_add_sub_component.datab[8]
datab[9] => lpm_add_sub:lpm_add_sub_component.datab[9]
datab[10] => lpm_add_sub:lpm_add_sub_component.datab[10]
datab[11] => lpm_add_sub:lpm_add_sub_component.datab[11]
datab[12] => lpm_add_sub:lpm_add_sub_component.datab[12]
datab[13] => lpm_add_sub:lpm_add_sub_component.datab[13]
datab[14] => lpm_add_sub:lpm_add_sub_component.datab[14]
datab[15] => lpm_add_sub:lpm_add_sub_component.datab[15]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]
result[8] <= lpm_add_sub:lpm_add_sub_component.result[8]
result[9] <= lpm_add_sub:lpm_add_sub_component.result[9]
result[10] <= lpm_add_sub:lpm_add_sub_component.result[10]
result[11] <= lpm_add_sub:lpm_add_sub_component.result[11]
result[12] <= lpm_add_sub:lpm_add_sub_component.result[12]
result[13] <= lpm_add_sub:lpm_add_sub_component.result[13]
result[14] <= lpm_add_sub:lpm_add_sub_component.result[14]
result[15] <= lpm_add_sub:lpm_add_sub_component.result[15]


|processor|Adder:inst56|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_rlh:auto_generated.dataa[0]
dataa[1] => add_sub_rlh:auto_generated.dataa[1]
dataa[2] => add_sub_rlh:auto_generated.dataa[2]
dataa[3] => add_sub_rlh:auto_generated.dataa[3]
dataa[4] => add_sub_rlh:auto_generated.dataa[4]
dataa[5] => add_sub_rlh:auto_generated.dataa[5]
dataa[6] => add_sub_rlh:auto_generated.dataa[6]
dataa[7] => add_sub_rlh:auto_generated.dataa[7]
dataa[8] => add_sub_rlh:auto_generated.dataa[8]
dataa[9] => add_sub_rlh:auto_generated.dataa[9]
dataa[10] => add_sub_rlh:auto_generated.dataa[10]
dataa[11] => add_sub_rlh:auto_generated.dataa[11]
dataa[12] => add_sub_rlh:auto_generated.dataa[12]
dataa[13] => add_sub_rlh:auto_generated.dataa[13]
dataa[14] => add_sub_rlh:auto_generated.dataa[14]
dataa[15] => add_sub_rlh:auto_generated.dataa[15]
datab[0] => add_sub_rlh:auto_generated.datab[0]
datab[1] => add_sub_rlh:auto_generated.datab[1]
datab[2] => add_sub_rlh:auto_generated.datab[2]
datab[3] => add_sub_rlh:auto_generated.datab[3]
datab[4] => add_sub_rlh:auto_generated.datab[4]
datab[5] => add_sub_rlh:auto_generated.datab[5]
datab[6] => add_sub_rlh:auto_generated.datab[6]
datab[7] => add_sub_rlh:auto_generated.datab[7]
datab[8] => add_sub_rlh:auto_generated.datab[8]
datab[9] => add_sub_rlh:auto_generated.datab[9]
datab[10] => add_sub_rlh:auto_generated.datab[10]
datab[11] => add_sub_rlh:auto_generated.datab[11]
datab[12] => add_sub_rlh:auto_generated.datab[12]
datab[13] => add_sub_rlh:auto_generated.datab[13]
datab[14] => add_sub_rlh:auto_generated.datab[14]
datab[15] => add_sub_rlh:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_rlh:auto_generated.result[0]
result[1] <= add_sub_rlh:auto_generated.result[1]
result[2] <= add_sub_rlh:auto_generated.result[2]
result[3] <= add_sub_rlh:auto_generated.result[3]
result[4] <= add_sub_rlh:auto_generated.result[4]
result[5] <= add_sub_rlh:auto_generated.result[5]
result[6] <= add_sub_rlh:auto_generated.result[6]
result[7] <= add_sub_rlh:auto_generated.result[7]
result[8] <= add_sub_rlh:auto_generated.result[8]
result[9] <= add_sub_rlh:auto_generated.result[9]
result[10] <= add_sub_rlh:auto_generated.result[10]
result[11] <= add_sub_rlh:auto_generated.result[11]
result[12] <= add_sub_rlh:auto_generated.result[12]
result[13] <= add_sub_rlh:auto_generated.result[13]
result[14] <= add_sub_rlh:auto_generated.result[14]
result[15] <= add_sub_rlh:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|processor|Adder:inst56|lpm_add_sub:lpm_add_sub_component|add_sub_rlh:auto_generated
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|processor|PC:inst55
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|PC:inst55|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|Const:inst57
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]
result[5] <= lpm_constant:lpm_constant_component.result[5]
result[6] <= lpm_constant:lpm_constant_component.result[6]
result[7] <= lpm_constant:lpm_constant_component.result[7]
result[8] <= lpm_constant:lpm_constant_component.result[8]
result[9] <= lpm_constant:lpm_constant_component.result[9]
result[10] <= lpm_constant:lpm_constant_component.result[10]
result[11] <= lpm_constant:lpm_constant_component.result[11]
result[12] <= lpm_constant:lpm_constant_component.result[12]
result[13] <= lpm_constant:lpm_constant_component.result[13]
result[14] <= lpm_constant:lpm_constant_component.result[14]
result[15] <= lpm_constant:lpm_constant_component.result[15]


|processor|Const:inst57|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>


|processor|MuxINC:inst62
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]


|processor|MuxINC:inst62|LPM_MUX:lpm_mux_component
data[0][0] => mux_m4e:auto_generated.data[0]
data[0][1] => mux_m4e:auto_generated.data[1]
data[0][2] => mux_m4e:auto_generated.data[2]
data[0][3] => mux_m4e:auto_generated.data[3]
data[0][4] => mux_m4e:auto_generated.data[4]
data[0][5] => mux_m4e:auto_generated.data[5]
data[0][6] => mux_m4e:auto_generated.data[6]
data[0][7] => mux_m4e:auto_generated.data[7]
data[0][8] => mux_m4e:auto_generated.data[8]
data[0][9] => mux_m4e:auto_generated.data[9]
data[0][10] => mux_m4e:auto_generated.data[10]
data[0][11] => mux_m4e:auto_generated.data[11]
data[0][12] => mux_m4e:auto_generated.data[12]
data[0][13] => mux_m4e:auto_generated.data[13]
data[0][14] => mux_m4e:auto_generated.data[14]
data[0][15] => mux_m4e:auto_generated.data[15]
data[1][0] => mux_m4e:auto_generated.data[16]
data[1][1] => mux_m4e:auto_generated.data[17]
data[1][2] => mux_m4e:auto_generated.data[18]
data[1][3] => mux_m4e:auto_generated.data[19]
data[1][4] => mux_m4e:auto_generated.data[20]
data[1][5] => mux_m4e:auto_generated.data[21]
data[1][6] => mux_m4e:auto_generated.data[22]
data[1][7] => mux_m4e:auto_generated.data[23]
data[1][8] => mux_m4e:auto_generated.data[24]
data[1][9] => mux_m4e:auto_generated.data[25]
data[1][10] => mux_m4e:auto_generated.data[26]
data[1][11] => mux_m4e:auto_generated.data[27]
data[1][12] => mux_m4e:auto_generated.data[28]
data[1][13] => mux_m4e:auto_generated.data[29]
data[1][14] => mux_m4e:auto_generated.data[30]
data[1][15] => mux_m4e:auto_generated.data[31]
sel[0] => mux_m4e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_m4e:auto_generated.result[0]
result[1] <= mux_m4e:auto_generated.result[1]
result[2] <= mux_m4e:auto_generated.result[2]
result[3] <= mux_m4e:auto_generated.result[3]
result[4] <= mux_m4e:auto_generated.result[4]
result[5] <= mux_m4e:auto_generated.result[5]
result[6] <= mux_m4e:auto_generated.result[6]
result[7] <= mux_m4e:auto_generated.result[7]
result[8] <= mux_m4e:auto_generated.result[8]
result[9] <= mux_m4e:auto_generated.result[9]
result[10] <= mux_m4e:auto_generated.result[10]
result[11] <= mux_m4e:auto_generated.result[11]
result[12] <= mux_m4e:auto_generated.result[12]
result[13] <= mux_m4e:auto_generated.result[13]
result[14] <= mux_m4e:auto_generated.result[14]
result[15] <= mux_m4e:auto_generated.result[15]


|processor|MuxINC:inst62|LPM_MUX:lpm_mux_component|mux_m4e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|processor|Adder:inst74
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
dataa[8] => lpm_add_sub:lpm_add_sub_component.dataa[8]
dataa[9] => lpm_add_sub:lpm_add_sub_component.dataa[9]
dataa[10] => lpm_add_sub:lpm_add_sub_component.dataa[10]
dataa[11] => lpm_add_sub:lpm_add_sub_component.dataa[11]
dataa[12] => lpm_add_sub:lpm_add_sub_component.dataa[12]
dataa[13] => lpm_add_sub:lpm_add_sub_component.dataa[13]
dataa[14] => lpm_add_sub:lpm_add_sub_component.dataa[14]
dataa[15] => lpm_add_sub:lpm_add_sub_component.dataa[15]
datab[0] => lpm_add_sub:lpm_add_sub_component.datab[0]
datab[1] => lpm_add_sub:lpm_add_sub_component.datab[1]
datab[2] => lpm_add_sub:lpm_add_sub_component.datab[2]
datab[3] => lpm_add_sub:lpm_add_sub_component.datab[3]
datab[4] => lpm_add_sub:lpm_add_sub_component.datab[4]
datab[5] => lpm_add_sub:lpm_add_sub_component.datab[5]
datab[6] => lpm_add_sub:lpm_add_sub_component.datab[6]
datab[7] => lpm_add_sub:lpm_add_sub_component.datab[7]
datab[8] => lpm_add_sub:lpm_add_sub_component.datab[8]
datab[9] => lpm_add_sub:lpm_add_sub_component.datab[9]
datab[10] => lpm_add_sub:lpm_add_sub_component.datab[10]
datab[11] => lpm_add_sub:lpm_add_sub_component.datab[11]
datab[12] => lpm_add_sub:lpm_add_sub_component.datab[12]
datab[13] => lpm_add_sub:lpm_add_sub_component.datab[13]
datab[14] => lpm_add_sub:lpm_add_sub_component.datab[14]
datab[15] => lpm_add_sub:lpm_add_sub_component.datab[15]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]
result[8] <= lpm_add_sub:lpm_add_sub_component.result[8]
result[9] <= lpm_add_sub:lpm_add_sub_component.result[9]
result[10] <= lpm_add_sub:lpm_add_sub_component.result[10]
result[11] <= lpm_add_sub:lpm_add_sub_component.result[11]
result[12] <= lpm_add_sub:lpm_add_sub_component.result[12]
result[13] <= lpm_add_sub:lpm_add_sub_component.result[13]
result[14] <= lpm_add_sub:lpm_add_sub_component.result[14]
result[15] <= lpm_add_sub:lpm_add_sub_component.result[15]


|processor|Adder:inst74|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_rlh:auto_generated.dataa[0]
dataa[1] => add_sub_rlh:auto_generated.dataa[1]
dataa[2] => add_sub_rlh:auto_generated.dataa[2]
dataa[3] => add_sub_rlh:auto_generated.dataa[3]
dataa[4] => add_sub_rlh:auto_generated.dataa[4]
dataa[5] => add_sub_rlh:auto_generated.dataa[5]
dataa[6] => add_sub_rlh:auto_generated.dataa[6]
dataa[7] => add_sub_rlh:auto_generated.dataa[7]
dataa[8] => add_sub_rlh:auto_generated.dataa[8]
dataa[9] => add_sub_rlh:auto_generated.dataa[9]
dataa[10] => add_sub_rlh:auto_generated.dataa[10]
dataa[11] => add_sub_rlh:auto_generated.dataa[11]
dataa[12] => add_sub_rlh:auto_generated.dataa[12]
dataa[13] => add_sub_rlh:auto_generated.dataa[13]
dataa[14] => add_sub_rlh:auto_generated.dataa[14]
dataa[15] => add_sub_rlh:auto_generated.dataa[15]
datab[0] => add_sub_rlh:auto_generated.datab[0]
datab[1] => add_sub_rlh:auto_generated.datab[1]
datab[2] => add_sub_rlh:auto_generated.datab[2]
datab[3] => add_sub_rlh:auto_generated.datab[3]
datab[4] => add_sub_rlh:auto_generated.datab[4]
datab[5] => add_sub_rlh:auto_generated.datab[5]
datab[6] => add_sub_rlh:auto_generated.datab[6]
datab[7] => add_sub_rlh:auto_generated.datab[7]
datab[8] => add_sub_rlh:auto_generated.datab[8]
datab[9] => add_sub_rlh:auto_generated.datab[9]
datab[10] => add_sub_rlh:auto_generated.datab[10]
datab[11] => add_sub_rlh:auto_generated.datab[11]
datab[12] => add_sub_rlh:auto_generated.datab[12]
datab[13] => add_sub_rlh:auto_generated.datab[13]
datab[14] => add_sub_rlh:auto_generated.datab[14]
datab[15] => add_sub_rlh:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_rlh:auto_generated.result[0]
result[1] <= add_sub_rlh:auto_generated.result[1]
result[2] <= add_sub_rlh:auto_generated.result[2]
result[3] <= add_sub_rlh:auto_generated.result[3]
result[4] <= add_sub_rlh:auto_generated.result[4]
result[5] <= add_sub_rlh:auto_generated.result[5]
result[6] <= add_sub_rlh:auto_generated.result[6]
result[7] <= add_sub_rlh:auto_generated.result[7]
result[8] <= add_sub_rlh:auto_generated.result[8]
result[9] <= add_sub_rlh:auto_generated.result[9]
result[10] <= add_sub_rlh:auto_generated.result[10]
result[11] <= add_sub_rlh:auto_generated.result[11]
result[12] <= add_sub_rlh:auto_generated.result[12]
result[13] <= add_sub_rlh:auto_generated.result[13]
result[14] <= add_sub_rlh:auto_generated.result[14]
result[15] <= add_sub_rlh:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|processor|Adder:inst74|lpm_add_sub:lpm_add_sub_component|add_sub_rlh:auto_generated
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|processor|Reg_24:inst70
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|Reg_24:inst70|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|Reg_24:inst
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|Reg_24:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|Reg_2:inst30
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|processor|Reg_2:inst30|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[1].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|processor|Reg_2:inst21
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|processor|Reg_2:inst21|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[1].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|processor|Reg_4bit:inst42
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|processor|Reg_4bit:inst42|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[3].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|processor|Reg_4bit:inst41
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|processor|Reg_4bit:inst41|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[3].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|processor|MUX4_1:MUX_C
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]


|processor|MUX4_1:MUX_C|LPM_MUX:lpm_mux_component
data[0][0] => mux_63e:auto_generated.data[0]
data[0][1] => mux_63e:auto_generated.data[1]
data[0][2] => mux_63e:auto_generated.data[2]
data[0][3] => mux_63e:auto_generated.data[3]
data[1][0] => mux_63e:auto_generated.data[4]
data[1][1] => mux_63e:auto_generated.data[5]
data[1][2] => mux_63e:auto_generated.data[6]
data[1][3] => mux_63e:auto_generated.data[7]
data[2][0] => mux_63e:auto_generated.data[8]
data[2][1] => mux_63e:auto_generated.data[9]
data[2][2] => mux_63e:auto_generated.data[10]
data[2][3] => mux_63e:auto_generated.data[11]
data[3][0] => mux_63e:auto_generated.data[12]
data[3][1] => mux_63e:auto_generated.data[13]
data[3][2] => mux_63e:auto_generated.data[14]
data[3][3] => mux_63e:auto_generated.data[15]
sel[0] => mux_63e:auto_generated.sel[0]
sel[1] => mux_63e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_63e:auto_generated.result[0]
result[1] <= mux_63e:auto_generated.result[1]
result[2] <= mux_63e:auto_generated.result[2]
result[3] <= mux_63e:auto_generated.result[3]


|processor|MUX4_1:MUX_C|LPM_MUX:lpm_mux_component|mux_63e:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[11] => _.IN1
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|processor|const15:inst17
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]


|processor|const15:inst17|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>


|processor|Reg_2:inst20
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|processor|Reg_2:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[1].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|processor|ForwardingUnit:inst43
EX_regS[0] => Equal1.IN3
EX_regS[0] => Equal3.IN3
EX_regS[1] => Equal1.IN2
EX_regS[1] => Equal3.IN2
EX_regS[2] => Equal1.IN1
EX_regS[2] => Equal3.IN1
EX_regS[3] => Equal1.IN0
EX_regS[3] => Equal3.IN0
EX_regT[0] => Equal4.IN3
EX_regT[0] => Equal5.IN3
EX_regT[1] => Equal4.IN2
EX_regT[1] => Equal5.IN2
EX_regT[2] => Equal4.IN1
EX_regT[2] => Equal5.IN1
EX_regT[3] => Equal4.IN0
EX_regT[3] => Equal5.IN0
MEM_regD[0] => Equal1.IN7
MEM_regD[0] => Equal4.IN7
MEM_regD[0] => Equal0.IN3
MEM_regD[1] => Equal1.IN6
MEM_regD[1] => Equal4.IN6
MEM_regD[1] => Equal0.IN2
MEM_regD[2] => Equal1.IN5
MEM_regD[2] => Equal4.IN5
MEM_regD[2] => Equal0.IN1
MEM_regD[3] => Equal1.IN4
MEM_regD[3] => Equal4.IN4
MEM_regD[3] => Equal0.IN0
WB_regD[0] => Equal3.IN7
WB_regD[0] => Equal5.IN7
WB_regD[0] => Equal2.IN3
WB_regD[1] => Equal3.IN6
WB_regD[1] => Equal5.IN6
WB_regD[1] => Equal2.IN2
WB_regD[2] => Equal3.IN5
WB_regD[2] => Equal5.IN5
WB_regD[2] => Equal2.IN1
WB_regD[3] => Equal3.IN4
WB_regD[3] => Equal5.IN4
WB_regD[3] => Equal2.IN0
MEM_rfwrite => process_0.IN1
WB_rfwrite => process_0.IN1
forwardA[0] <= forwardA.DB_MAX_OUTPUT_PORT_TYPE
forwardA[1] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
forwardB[0] <= forwardB.DB_MAX_OUTPUT_PORT_TYPE
forwardB[1] <= process_0.DB_MAX_OUTPUT_PORT_TYPE


|processor|Reg3:inst53
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|MUX2_1:MUX_B
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]


|processor|MUX2_1:MUX_B|LPM_MUX:lpm_mux_component
data[0][0] => mux_m4e:auto_generated.data[0]
data[0][1] => mux_m4e:auto_generated.data[1]
data[0][2] => mux_m4e:auto_generated.data[2]
data[0][3] => mux_m4e:auto_generated.data[3]
data[0][4] => mux_m4e:auto_generated.data[4]
data[0][5] => mux_m4e:auto_generated.data[5]
data[0][6] => mux_m4e:auto_generated.data[6]
data[0][7] => mux_m4e:auto_generated.data[7]
data[0][8] => mux_m4e:auto_generated.data[8]
data[0][9] => mux_m4e:auto_generated.data[9]
data[0][10] => mux_m4e:auto_generated.data[10]
data[0][11] => mux_m4e:auto_generated.data[11]
data[0][12] => mux_m4e:auto_generated.data[12]
data[0][13] => mux_m4e:auto_generated.data[13]
data[0][14] => mux_m4e:auto_generated.data[14]
data[0][15] => mux_m4e:auto_generated.data[15]
data[1][0] => mux_m4e:auto_generated.data[16]
data[1][1] => mux_m4e:auto_generated.data[17]
data[1][2] => mux_m4e:auto_generated.data[18]
data[1][3] => mux_m4e:auto_generated.data[19]
data[1][4] => mux_m4e:auto_generated.data[20]
data[1][5] => mux_m4e:auto_generated.data[21]
data[1][6] => mux_m4e:auto_generated.data[22]
data[1][7] => mux_m4e:auto_generated.data[23]
data[1][8] => mux_m4e:auto_generated.data[24]
data[1][9] => mux_m4e:auto_generated.data[25]
data[1][10] => mux_m4e:auto_generated.data[26]
data[1][11] => mux_m4e:auto_generated.data[27]
data[1][12] => mux_m4e:auto_generated.data[28]
data[1][13] => mux_m4e:auto_generated.data[29]
data[1][14] => mux_m4e:auto_generated.data[30]
data[1][15] => mux_m4e:auto_generated.data[31]
sel[0] => mux_m4e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_m4e:auto_generated.result[0]
result[1] <= mux_m4e:auto_generated.result[1]
result[2] <= mux_m4e:auto_generated.result[2]
result[3] <= mux_m4e:auto_generated.result[3]
result[4] <= mux_m4e:auto_generated.result[4]
result[5] <= mux_m4e:auto_generated.result[5]
result[6] <= mux_m4e:auto_generated.result[6]
result[7] <= mux_m4e:auto_generated.result[7]
result[8] <= mux_m4e:auto_generated.result[8]
result[9] <= mux_m4e:auto_generated.result[9]
result[10] <= mux_m4e:auto_generated.result[10]
result[11] <= mux_m4e:auto_generated.result[11]
result[12] <= mux_m4e:auto_generated.result[12]
result[13] <= mux_m4e:auto_generated.result[13]
result[14] <= mux_m4e:auto_generated.result[14]
result[15] <= mux_m4e:auto_generated.result[15]


|processor|MUX2_1:MUX_B|LPM_MUX:lpm_mux_component|mux_m4e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|processor|Reg_1:inst24
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
enable => lpm_ff:lpm_ff_component.enable
q <= lpm_ff:lpm_ff_component.q[0]


|processor|Reg_1:inst24|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => dffs[0].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|MUX16bit:inst45
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data2x[11] => LPM_MUX:lpm_mux_component.DATA[2][11]
data2x[12] => LPM_MUX:lpm_mux_component.DATA[2][12]
data2x[13] => LPM_MUX:lpm_mux_component.DATA[2][13]
data2x[14] => LPM_MUX:lpm_mux_component.DATA[2][14]
data2x[15] => LPM_MUX:lpm_mux_component.DATA[2][15]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data3x[11] => LPM_MUX:lpm_mux_component.DATA[3][11]
data3x[12] => LPM_MUX:lpm_mux_component.DATA[3][12]
data3x[13] => LPM_MUX:lpm_mux_component.DATA[3][13]
data3x[14] => LPM_MUX:lpm_mux_component.DATA[3][14]
data3x[15] => LPM_MUX:lpm_mux_component.DATA[3][15]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]


|processor|MUX16bit:inst45|LPM_MUX:lpm_mux_component
data[0][0] => mux_p4e:auto_generated.data[0]
data[0][1] => mux_p4e:auto_generated.data[1]
data[0][2] => mux_p4e:auto_generated.data[2]
data[0][3] => mux_p4e:auto_generated.data[3]
data[0][4] => mux_p4e:auto_generated.data[4]
data[0][5] => mux_p4e:auto_generated.data[5]
data[0][6] => mux_p4e:auto_generated.data[6]
data[0][7] => mux_p4e:auto_generated.data[7]
data[0][8] => mux_p4e:auto_generated.data[8]
data[0][9] => mux_p4e:auto_generated.data[9]
data[0][10] => mux_p4e:auto_generated.data[10]
data[0][11] => mux_p4e:auto_generated.data[11]
data[0][12] => mux_p4e:auto_generated.data[12]
data[0][13] => mux_p4e:auto_generated.data[13]
data[0][14] => mux_p4e:auto_generated.data[14]
data[0][15] => mux_p4e:auto_generated.data[15]
data[1][0] => mux_p4e:auto_generated.data[16]
data[1][1] => mux_p4e:auto_generated.data[17]
data[1][2] => mux_p4e:auto_generated.data[18]
data[1][3] => mux_p4e:auto_generated.data[19]
data[1][4] => mux_p4e:auto_generated.data[20]
data[1][5] => mux_p4e:auto_generated.data[21]
data[1][6] => mux_p4e:auto_generated.data[22]
data[1][7] => mux_p4e:auto_generated.data[23]
data[1][8] => mux_p4e:auto_generated.data[24]
data[1][9] => mux_p4e:auto_generated.data[25]
data[1][10] => mux_p4e:auto_generated.data[26]
data[1][11] => mux_p4e:auto_generated.data[27]
data[1][12] => mux_p4e:auto_generated.data[28]
data[1][13] => mux_p4e:auto_generated.data[29]
data[1][14] => mux_p4e:auto_generated.data[30]
data[1][15] => mux_p4e:auto_generated.data[31]
data[2][0] => mux_p4e:auto_generated.data[32]
data[2][1] => mux_p4e:auto_generated.data[33]
data[2][2] => mux_p4e:auto_generated.data[34]
data[2][3] => mux_p4e:auto_generated.data[35]
data[2][4] => mux_p4e:auto_generated.data[36]
data[2][5] => mux_p4e:auto_generated.data[37]
data[2][6] => mux_p4e:auto_generated.data[38]
data[2][7] => mux_p4e:auto_generated.data[39]
data[2][8] => mux_p4e:auto_generated.data[40]
data[2][9] => mux_p4e:auto_generated.data[41]
data[2][10] => mux_p4e:auto_generated.data[42]
data[2][11] => mux_p4e:auto_generated.data[43]
data[2][12] => mux_p4e:auto_generated.data[44]
data[2][13] => mux_p4e:auto_generated.data[45]
data[2][14] => mux_p4e:auto_generated.data[46]
data[2][15] => mux_p4e:auto_generated.data[47]
data[3][0] => mux_p4e:auto_generated.data[48]
data[3][1] => mux_p4e:auto_generated.data[49]
data[3][2] => mux_p4e:auto_generated.data[50]
data[3][3] => mux_p4e:auto_generated.data[51]
data[3][4] => mux_p4e:auto_generated.data[52]
data[3][5] => mux_p4e:auto_generated.data[53]
data[3][6] => mux_p4e:auto_generated.data[54]
data[3][7] => mux_p4e:auto_generated.data[55]
data[3][8] => mux_p4e:auto_generated.data[56]
data[3][9] => mux_p4e:auto_generated.data[57]
data[3][10] => mux_p4e:auto_generated.data[58]
data[3][11] => mux_p4e:auto_generated.data[59]
data[3][12] => mux_p4e:auto_generated.data[60]
data[3][13] => mux_p4e:auto_generated.data[61]
data[3][14] => mux_p4e:auto_generated.data[62]
data[3][15] => mux_p4e:auto_generated.data[63]
sel[0] => mux_p4e:auto_generated.sel[0]
sel[1] => mux_p4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_p4e:auto_generated.result[0]
result[1] <= mux_p4e:auto_generated.result[1]
result[2] <= mux_p4e:auto_generated.result[2]
result[3] <= mux_p4e:auto_generated.result[3]
result[4] <= mux_p4e:auto_generated.result[4]
result[5] <= mux_p4e:auto_generated.result[5]
result[6] <= mux_p4e:auto_generated.result[6]
result[7] <= mux_p4e:auto_generated.result[7]
result[8] <= mux_p4e:auto_generated.result[8]
result[9] <= mux_p4e:auto_generated.result[9]
result[10] <= mux_p4e:auto_generated.result[10]
result[11] <= mux_p4e:auto_generated.result[11]
result[12] <= mux_p4e:auto_generated.result[12]
result[13] <= mux_p4e:auto_generated.result[13]
result[14] <= mux_p4e:auto_generated.result[14]
result[15] <= mux_p4e:auto_generated.result[15]


|processor|MUX16bit:inst45|LPM_MUX:lpm_mux_component|mux_p4e:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|processor|Reg_16e:inst11
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|Reg_16e:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|Reg_16e:inst12
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|Reg_16e:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|immediate:IMMED
immed[0] => immedEx[0].DATAIN
immed[1] => immedEx[1].DATAIN
immed[2] => immedEx[2].DATAIN
immed[3] => immedEx[3].DATAIN
immed[4] => immedEx[4].DATAIN
immed[5] => immedEx[5].DATAIN
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx[6].DATAIN
extend => immedEx.OUTPUTSELECT
extend => immedEx.OUTPUTSELECT
extend => immedEx.OUTPUTSELECT
extend => immedEx.OUTPUTSELECT
extend => immedEx.OUTPUTSELECT
extend => immedEx.OUTPUTSELECT
extend => immedEx.OUTPUTSELECT
extend => immedEx.OUTPUTSELECT
extend => immedEx.OUTPUTSELECT
immedEx[0] <= immed[0].DB_MAX_OUTPUT_PORT_TYPE
immedEx[1] <= immed[1].DB_MAX_OUTPUT_PORT_TYPE
immedEx[2] <= immed[2].DB_MAX_OUTPUT_PORT_TYPE
immedEx[3] <= immed[3].DB_MAX_OUTPUT_PORT_TYPE
immedEx[4] <= immed[4].DB_MAX_OUTPUT_PORT_TYPE
immedEx[5] <= immed[5].DB_MAX_OUTPUT_PORT_TYPE
immedEx[6] <= immed[6].DB_MAX_OUTPUT_PORT_TYPE
immedEx[7] <= immedEx.DB_MAX_OUTPUT_PORT_TYPE
immedEx[8] <= immedEx.DB_MAX_OUTPUT_PORT_TYPE
immedEx[9] <= immedEx.DB_MAX_OUTPUT_PORT_TYPE
immedEx[10] <= immedEx.DB_MAX_OUTPUT_PORT_TYPE
immedEx[11] <= immedEx.DB_MAX_OUTPUT_PORT_TYPE
immedEx[12] <= immedEx.DB_MAX_OUTPUT_PORT_TYPE
immedEx[13] <= immedEx.DB_MAX_OUTPUT_PORT_TYPE
immedEx[14] <= immedEx.DB_MAX_OUTPUT_PORT_TYPE
immedEx[15] <= immedEx.DB_MAX_OUTPUT_PORT_TYPE


|processor|Reg_1:inst49
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
enable => lpm_ff:lpm_ff_component.enable
q <= lpm_ff:lpm_ff_component.q[0]


|processor|Reg_1:inst49|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => dffs[0].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|Reg_16e:inst27
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|Reg_16e:inst27|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|Reg_1:inst35
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
enable => lpm_ff:lpm_ff_component.enable
q <= lpm_ff:lpm_ff_component.q[0]


|processor|Reg_1:inst35|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => dffs[0].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|Reg_1:inst36
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
enable => lpm_ff:lpm_ff_component.enable
q <= lpm_ff:lpm_ff_component.q[0]


|processor|Reg_1:inst36|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => dffs[0].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|Reg_1:inst76
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
enable => lpm_ff:lpm_ff_component.enable
q <= lpm_ff:lpm_ff_component.q[0]


|processor|Reg_1:inst76|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => dffs[0].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|zero_1bit:inst8
result[0] <= lpm_constant:lpm_constant_component.result[0]


|processor|zero_1bit:inst8|lpm_constant:lpm_constant_component
result[0] <= <GND>


|processor|programCounter:inst14
stall => process_0.IN0
memMFC => process_0.IN1
irMFC => process_0.IN1
clock => cycles[0].CLK
clock => cycles[1].CLK
clock => cycles[2].CLK
clock => cycles[3].CLK
clock => cycles[4].CLK
clock => cycles[5].CLK
clock => cycles[6].CLK
clock => cycles[7].CLK
clock => cycles[8].CLK
clock => cycles[9].CLK
clock => cycles[10].CLK
clock => cycles[11].CLK
clock => cycles[12].CLK
clock => cycles[13].CLK
clock => cycles[14].CLK
clock => cycles[15].CLK
reset => cycles[0].ACLR
reset => cycles[1].ACLR
reset => cycles[2].ACLR
reset => cycles[3].ACLR
reset => cycles[4].ACLR
reset => cycles[5].ACLR
reset => cycles[6].ACLR
reset => cycles[7].ACLR
reset => cycles[8].ACLR
reset => cycles[9].ACLR
reset => cycles[10].ACLR
reset => cycles[11].ACLR
reset => cycles[12].ACLR
reset => cycles[13].ACLR
reset => cycles[14].ACLR
reset => cycles[15].ACLR
address[0] => Equal0.IN11
address[0] => Equal1.IN13
address[1] => Equal0.IN10
address[1] => Equal1.IN12
address[2] => Equal0.IN9
address[2] => Equal1.IN11
address[3] => Equal0.IN8
address[3] => Equal1.IN10
address[4] => Equal0.IN7
address[4] => Equal1.IN9
address[5] => Equal0.IN6
address[5] => Equal1.IN8
address[6] => Equal1.IN7
address[7] => ~NO_FANOUT~
address[8] => ~NO_FANOUT~
address[9] => ~NO_FANOUT~
output[0] <= cycles[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= cycles[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= cycles[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= cycles[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= cycles[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= cycles[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= cycles[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= cycles[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= cycles[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= cycles[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= cycles[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= cycles[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= cycles[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= cycles[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= cycles[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= cycles[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|BranchCounter:inst19
mfc => MISS.OUTPUTSELECT
mfc => MISS.OUTPUTSELECT
mfc => MISS.OUTPUTSELECT
mfc => MISS.OUTPUTSELECT
mfc => MISS.OUTPUTSELECT
mfc => MISS.OUTPUTSELECT
mfc => MISS.OUTPUTSELECT
mfc => MISS.OUTPUTSELECT
mfc => MISS.OUTPUTSELECT
mfc => MISS.OUTPUTSELECT
mfc => MISS.OUTPUTSELECT
mfc => MISS.OUTPUTSELECT
mfc => MISS.OUTPUTSELECT
mfc => MISS.OUTPUTSELECT
mfc => MISS.OUTPUTSELECT
mfc => MISS.OUTPUTSELECT
mfc => HIT.OUTPUTSELECT
mfc => HIT.OUTPUTSELECT
mfc => HIT.OUTPUTSELECT
mfc => HIT.OUTPUTSELECT
mfc => HIT.OUTPUTSELECT
mfc => HIT.OUTPUTSELECT
mfc => HIT.OUTPUTSELECT
mfc => HIT.OUTPUTSELECT
mfc => HIT.OUTPUTSELECT
mfc => HIT.OUTPUTSELECT
mfc => HIT.OUTPUTSELECT
mfc => HIT.OUTPUTSELECT
mfc => HIT.OUTPUTSELECT
mfc => HIT.OUTPUTSELECT
mfc => HIT.OUTPUTSELECT
mfc => HIT.OUTPUTSELECT
mfc => counter.OUTPUTSELECT
mfc => counter.OUTPUTSELECT
mfc => counter.OUTPUTSELECT
mfc => counter.OUTPUTSELECT
mfc => counter.OUTPUTSELECT
mfc => counter.OUTPUTSELECT
mfc => counter.OUTPUTSELECT
mfc => counter.OUTPUTSELECT
mfc => counter.OUTPUTSELECT
mfc => counter.OUTPUTSELECT
mfc => counter.OUTPUTSELECT
mfc => counter.OUTPUTSELECT
mfc => counter.OUTPUTSELECT
mfc => counter.OUTPUTSELECT
mfc => counter.OUTPUTSELECT
mfc => counter.OUTPUTSELECT
branch => process_0.IN0
branch => process_0.IN0
execute => process_0.IN1
execute => process_0.IN1
reset => HIT[0].ACLR
reset => HIT[1].ACLR
reset => HIT[2].ACLR
reset => HIT[3].ACLR
reset => HIT[4].ACLR
reset => HIT[5].ACLR
reset => HIT[6].ACLR
reset => HIT[7].ACLR
reset => HIT[8].ACLR
reset => HIT[9].ACLR
reset => HIT[10].ACLR
reset => HIT[11].ACLR
reset => HIT[12].ACLR
reset => HIT[13].ACLR
reset => HIT[14].ACLR
reset => HIT[15].ACLR
reset => MISS[0].ACLR
reset => MISS[1].ACLR
reset => MISS[2].ACLR
reset => MISS[3].ACLR
reset => MISS[4].ACLR
reset => MISS[5].ACLR
reset => MISS[6].ACLR
reset => MISS[7].ACLR
reset => MISS[8].ACLR
reset => MISS[9].ACLR
reset => MISS[10].ACLR
reset => MISS[11].ACLR
reset => MISS[12].ACLR
reset => MISS[13].ACLR
reset => MISS[14].ACLR
reset => MISS[15].ACLR
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
reset => counter[7].ACLR
reset => counter[8].ACLR
reset => counter[9].ACLR
reset => counter[10].ACLR
reset => counter[11].ACLR
reset => counter[12].ACLR
reset => counter[13].ACLR
reset => counter[14].ACLR
reset => counter[15].ACLR
Clock => HIT[0].CLK
Clock => HIT[1].CLK
Clock => HIT[2].CLK
Clock => HIT[3].CLK
Clock => HIT[4].CLK
Clock => HIT[5].CLK
Clock => HIT[6].CLK
Clock => HIT[7].CLK
Clock => HIT[8].CLK
Clock => HIT[9].CLK
Clock => HIT[10].CLK
Clock => HIT[11].CLK
Clock => HIT[12].CLK
Clock => HIT[13].CLK
Clock => HIT[14].CLK
Clock => HIT[15].CLK
Clock => MISS[0].CLK
Clock => MISS[1].CLK
Clock => MISS[2].CLK
Clock => MISS[3].CLK
Clock => MISS[4].CLK
Clock => MISS[5].CLK
Clock => MISS[6].CLK
Clock => MISS[7].CLK
Clock => MISS[8].CLK
Clock => MISS[9].CLK
Clock => MISS[10].CLK
Clock => MISS[11].CLK
Clock => MISS[12].CLK
Clock => MISS[13].CLK
Clock => MISS[14].CLK
Clock => MISS[15].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
Clock => counter[6].CLK
Clock => counter[7].CLK
Clock => counter[8].CLK
Clock => counter[9].CLK
Clock => counter[10].CLK
Clock => counter[11].CLK
Clock => counter[12].CLK
Clock => counter[13].CLK
Clock => counter[14].CLK
Clock => counter[15].CLK
address[0] => Equal0.IN5
address[0] => Equal1.IN5
address[1] => Equal0.IN4
address[1] => Equal1.IN4
address[2] => Equal0.IN3
address[2] => Equal1.IN3
address[3] => Equal0.IN2
address[3] => Equal1.IN2
address[4] => Equal0.IN1
address[4] => Equal1.IN1
address[5] => Equal0.IN0
address[5] => Equal1.IN0
address[6] => Equal1.IN6
address[7] => ~NO_FANOUT~
address[8] => ~NO_FANOUT~
address[9] => ~NO_FANOUT~
output[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= counter[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= counter[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= counter[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= counter[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= counter[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= counter[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= counter[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= counter[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= counter[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= counter[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= counter[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= counter[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= counter[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|Reg_24:inst71
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|Reg_24:inst71|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[23].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|Reg_1e:inst15
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
enable => lpm_ff:lpm_ff_component.enable
q <= lpm_ff:lpm_ff_component.q[0]


|processor|Reg_1e:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => dffs[0].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|Reg_1:inst32
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
enable => lpm_ff:lpm_ff_component.enable
q <= lpm_ff:lpm_ff_component.q[0]


|processor|Reg_1:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => dffs[0].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|Reg_1e:inst16
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
enable => lpm_ff:lpm_ff_component.enable
q <= lpm_ff:lpm_ff_component.q[0]


|processor|Reg_1e:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => dffs[0].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|Reg_1e:inst33
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
enable => lpm_ff:lpm_ff_component.enable
q <= lpm_ff:lpm_ff_component.q[0]


|processor|Reg_1e:inst33|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => dffs[0].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|Reg_1:inst38
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
enable => lpm_ff:lpm_ff_component.enable
q <= lpm_ff:lpm_ff_component.q[0]


|processor|Reg_1:inst38|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => dffs[0].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|Reg_1:inst39
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
enable => lpm_ff:lpm_ff_component.enable
q <= lpm_ff:lpm_ff_component.q[0]


|processor|Reg_1:inst39|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => dffs[0].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|Reg_1e:inst40
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
enable => lpm_ff:lpm_ff_component.enable
q <= lpm_ff:lpm_ff_component.q[0]


|processor|Reg_1e:inst40|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => dffs[0].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|Reg_1:inst46
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
enable => lpm_ff:lpm_ff_component.enable
q <= lpm_ff:lpm_ff_component.q[0]


|processor|Reg_1:inst46|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => dffs[0].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|Reg_16e:inst50
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|Reg_16e:inst50|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|const16bit:inst52
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]
result[5] <= lpm_constant:lpm_constant_component.result[5]
result[6] <= lpm_constant:lpm_constant_component.result[6]
result[7] <= lpm_constant:lpm_constant_component.result[7]
result[8] <= lpm_constant:lpm_constant_component.result[8]
result[9] <= lpm_constant:lpm_constant_component.result[9]
result[10] <= lpm_constant:lpm_constant_component.result[10]
result[11] <= lpm_constant:lpm_constant_component.result[11]
result[12] <= lpm_constant:lpm_constant_component.result[12]
result[13] <= lpm_constant:lpm_constant_component.result[13]
result[14] <= lpm_constant:lpm_constant_component.result[14]
result[15] <= lpm_constant:lpm_constant_component.result[15]


|processor|const16bit:inst52|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>


|processor|Adder:inst58
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
dataa[8] => lpm_add_sub:lpm_add_sub_component.dataa[8]
dataa[9] => lpm_add_sub:lpm_add_sub_component.dataa[9]
dataa[10] => lpm_add_sub:lpm_add_sub_component.dataa[10]
dataa[11] => lpm_add_sub:lpm_add_sub_component.dataa[11]
dataa[12] => lpm_add_sub:lpm_add_sub_component.dataa[12]
dataa[13] => lpm_add_sub:lpm_add_sub_component.dataa[13]
dataa[14] => lpm_add_sub:lpm_add_sub_component.dataa[14]
dataa[15] => lpm_add_sub:lpm_add_sub_component.dataa[15]
datab[0] => lpm_add_sub:lpm_add_sub_component.datab[0]
datab[1] => lpm_add_sub:lpm_add_sub_component.datab[1]
datab[2] => lpm_add_sub:lpm_add_sub_component.datab[2]
datab[3] => lpm_add_sub:lpm_add_sub_component.datab[3]
datab[4] => lpm_add_sub:lpm_add_sub_component.datab[4]
datab[5] => lpm_add_sub:lpm_add_sub_component.datab[5]
datab[6] => lpm_add_sub:lpm_add_sub_component.datab[6]
datab[7] => lpm_add_sub:lpm_add_sub_component.datab[7]
datab[8] => lpm_add_sub:lpm_add_sub_component.datab[8]
datab[9] => lpm_add_sub:lpm_add_sub_component.datab[9]
datab[10] => lpm_add_sub:lpm_add_sub_component.datab[10]
datab[11] => lpm_add_sub:lpm_add_sub_component.datab[11]
datab[12] => lpm_add_sub:lpm_add_sub_component.datab[12]
datab[13] => lpm_add_sub:lpm_add_sub_component.datab[13]
datab[14] => lpm_add_sub:lpm_add_sub_component.datab[14]
datab[15] => lpm_add_sub:lpm_add_sub_component.datab[15]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]
result[8] <= lpm_add_sub:lpm_add_sub_component.result[8]
result[9] <= lpm_add_sub:lpm_add_sub_component.result[9]
result[10] <= lpm_add_sub:lpm_add_sub_component.result[10]
result[11] <= lpm_add_sub:lpm_add_sub_component.result[11]
result[12] <= lpm_add_sub:lpm_add_sub_component.result[12]
result[13] <= lpm_add_sub:lpm_add_sub_component.result[13]
result[14] <= lpm_add_sub:lpm_add_sub_component.result[14]
result[15] <= lpm_add_sub:lpm_add_sub_component.result[15]


|processor|Adder:inst58|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_rlh:auto_generated.dataa[0]
dataa[1] => add_sub_rlh:auto_generated.dataa[1]
dataa[2] => add_sub_rlh:auto_generated.dataa[2]
dataa[3] => add_sub_rlh:auto_generated.dataa[3]
dataa[4] => add_sub_rlh:auto_generated.dataa[4]
dataa[5] => add_sub_rlh:auto_generated.dataa[5]
dataa[6] => add_sub_rlh:auto_generated.dataa[6]
dataa[7] => add_sub_rlh:auto_generated.dataa[7]
dataa[8] => add_sub_rlh:auto_generated.dataa[8]
dataa[9] => add_sub_rlh:auto_generated.dataa[9]
dataa[10] => add_sub_rlh:auto_generated.dataa[10]
dataa[11] => add_sub_rlh:auto_generated.dataa[11]
dataa[12] => add_sub_rlh:auto_generated.dataa[12]
dataa[13] => add_sub_rlh:auto_generated.dataa[13]
dataa[14] => add_sub_rlh:auto_generated.dataa[14]
dataa[15] => add_sub_rlh:auto_generated.dataa[15]
datab[0] => add_sub_rlh:auto_generated.datab[0]
datab[1] => add_sub_rlh:auto_generated.datab[1]
datab[2] => add_sub_rlh:auto_generated.datab[2]
datab[3] => add_sub_rlh:auto_generated.datab[3]
datab[4] => add_sub_rlh:auto_generated.datab[4]
datab[5] => add_sub_rlh:auto_generated.datab[5]
datab[6] => add_sub_rlh:auto_generated.datab[6]
datab[7] => add_sub_rlh:auto_generated.datab[7]
datab[8] => add_sub_rlh:auto_generated.datab[8]
datab[9] => add_sub_rlh:auto_generated.datab[9]
datab[10] => add_sub_rlh:auto_generated.datab[10]
datab[11] => add_sub_rlh:auto_generated.datab[11]
datab[12] => add_sub_rlh:auto_generated.datab[12]
datab[13] => add_sub_rlh:auto_generated.datab[13]
datab[14] => add_sub_rlh:auto_generated.datab[14]
datab[15] => add_sub_rlh:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_rlh:auto_generated.result[0]
result[1] <= add_sub_rlh:auto_generated.result[1]
result[2] <= add_sub_rlh:auto_generated.result[2]
result[3] <= add_sub_rlh:auto_generated.result[3]
result[4] <= add_sub_rlh:auto_generated.result[4]
result[5] <= add_sub_rlh:auto_generated.result[5]
result[6] <= add_sub_rlh:auto_generated.result[6]
result[7] <= add_sub_rlh:auto_generated.result[7]
result[8] <= add_sub_rlh:auto_generated.result[8]
result[9] <= add_sub_rlh:auto_generated.result[9]
result[10] <= add_sub_rlh:auto_generated.result[10]
result[11] <= add_sub_rlh:auto_generated.result[11]
result[12] <= add_sub_rlh:auto_generated.result[12]
result[13] <= add_sub_rlh:auto_generated.result[13]
result[14] <= add_sub_rlh:auto_generated.result[14]
result[15] <= add_sub_rlh:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|processor|Adder:inst58|lpm_add_sub:lpm_add_sub_component|add_sub_rlh:auto_generated
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|processor|Reg_16e:inst59
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|Reg_16e:inst59|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|Reg_16e:inst60
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|Reg_16e:inst60|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|Reg_1:inst66
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
enable => lpm_ff:lpm_ff_component.enable
q <= lpm_ff:lpm_ff_component.q[0]


|processor|Reg_1:inst66|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => dffs[0].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|Reg_1:inst67
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
enable => lpm_ff:lpm_ff_component.enable
q <= lpm_ff:lpm_ff_component.q[0]


|processor|Reg_1:inst67|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => dffs[0].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|Reg_16e:inst9
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|Reg_16e:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


