================================================================================ 
Commit: f21b7d603af06145559ddfc30a8e08cc5497c1ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:50:29 2024 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 5045_00

[Feature Description]
Update BIOS version to 5045_00
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x50

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Fri Jan 26 13:42:56 2024 +0800
Change-Id: Ic74a2ef769f843185bfeadb525af9a0eac5394e8
Original commit hash: 1f704b719efdaef63ac3929a53dd9dc98c1d7846

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: fbe555ceac7c86d71e157d0da751b2599b3020d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:50:27 2024 +0800 
-------------------------------------------------------------------------------- 
[RPL-S]Microcode patch 0x00000123 update for RPL B0

[Feature Description]
Updated patch 0x00000122 for RPLS B0

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
RPL-S

Hsd-es-id: 15015228450
Original commit date: Fri Jan 26 13:14:03 2024 +0800
Change-Id: I66c28414e5a386c9d3a79ed505925fd52a4fad31
Original commit hash: 1bea3e5125c89a4c39dd8e2aca12fba1ce22969f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: e0aadc4228addf38fde8c1fa6e729698900c2e2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:50:24 2024 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 5044_01

[Feature Description]
Update BIOS version to 5044_01

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Thu Jan 25 21:23:58 2024 +0800
Change-Id: I4da2eab5e21645f5be393603c98ab6ddfa1e47f7
Original commit hash: c3f2dd41354a2b8c2ba44656e724f7d563f7c2f7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e005cebc0c7e8e944e461e1cf46ea3e7d424d769 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:50:22 2024 +0800 
-------------------------------------------------------------------------------- 
Graphics Stolen Memory 2 for Dedicated Video Memory Support

[Feature Description]
Integrated Graphics will use the Unified memory during the OS.
if OEMs want to have the Dedicated video memory then OEM can use this
GSM2 feature. by default this feature will be disabled by default.
OEM can choose how much dedicated Video memory they should support
based on the policy IgdGsm2Size.
If the IgdGsm2Size is selected then total usable DRAM will be reduced.

Package/Module: Graphics

[Impacted Platform]
ALL

Hsd-es-id: 16023186190
Original commit date: Thu Jan 25 13:56:20 2024 +0530
Change-Id: I8249c15bfc52188aa3aaaeaf483fa122c89dc14c
Original commit hash: 802da9c84d2c5a0f022c464bdea8cbb91566cf98

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeFspPkg/AlderLakeFspPkg.dsc
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakeFspPkg/Upd/UpdList/FSPM.txt
AlderLakeFspPkg/Upd/UpdListAdln/FSPM.txt
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/DmaRemappingTable.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuPsfInitFruLib/PeiCpuPsfInitFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen12/GraphicsConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/GraphicsDataHob.h
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen13/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsDisableInitLib/PeiGraphicsDisableInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen12/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/PeiIpuPolicyPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataPolicyLib/PeiSataPolicyLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDxeSmmTcssPmcLib/TcssPmcLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPmcLib/TcssPmcLib.c
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiDxeTelemetryPrivateLib/PeiDxeTelemetryPrivateLib.c
ClientOneSiliconPkg/IpBlock/Vtd/AcpiTables/DmarVer1.aslc
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer1.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer1.inf
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: 41ea146b23caab7b3a09cb2fedb21d105a7c7322 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:50:16 2024 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 5044_00

[Feature Description]
Update BIOS version to 5044_00
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x40

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Thu Jan 25 14:07:25 2024 +0800
Change-Id: I374dc3848672050a240b89bd959da80bd3bf1a31
Original commit hash: bbe1a9f40e4d6c2e782c4671d886f49863b2878e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 2b902d3ccd1db95b3daa68964276d3948c3591f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:50:14 2024 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.219

Hsd-es-id: N/A
Original commit date: Wed Jan 24 21:33:27 2024 -0800
Original commit hash: 7c0b36c92435dd416932e7a667819840774f6603

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d331c3b3bb314d97aefb496a4f400f7ff0db8fe5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:50:12 2024 +0800 
-------------------------------------------------------------------------------- 
Disable "enable odt training for 1dpc undimm with rpl upm mode"

[Feature Description]
Disable "enable odt training for 1dpc undimm with rpl upm mode"

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22019397000
Original commit date: Wed Jan 24 23:52:46 2024 +0800
Change-Id: Iaa8cf987c6af3b67a74d06a72e836fc52101ecbc
Original commit hash: 090d2adcf639b80de09b8473a521884c0fbf8abe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 3bdc3e88f160a32db126d9e74d37e799e8d0c432 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:50:09 2024 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.218

Hsd-es-id: N/A
Original commit date: Tue Jan 23 10:49:58 2024 -0800
Original commit hash: 52ed978577577708d873fbf62b0f06d2f1f015d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: be864ab0c5daf054fc8bb1bced5dc014a243c781 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:50:06 2024 +0800 
-------------------------------------------------------------------------------- 
Reduce one cycle from tCWL at hPPR on OEMx memory

[Feature Description]
OEMx ddr5 can't be repaired at MC0 on RPL-S 2DPC.
Reduce a cycle from TxDqFifoRdEnTcwlDelay to make sure
all DQ pins of the byte can keep low during the 8 tCK.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Adl

[Impacted Platform]
RPL-S.

Hsd-es-id: 15015119549
Original commit date: Tue Jan 16 11:32:47 2024 +0800
Change-Id: Iffe0c7fc0bfea14a7299bedc10590421e0a80be4
Original commit hash: 0cea3cd86048feb23308ae442da142970e7eb25d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c

================================================================================ 
Commit: 62761e53ed7bf0190aa804ba82aee9f9ab94e337 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:50:04 2024 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.217

Hsd-es-id: N/A
Original commit date: Thu Jan 18 09:24:04 2024 -0800
Original commit hash: ee81ab917d65c37c7939011fac93fbbd571c0f49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 052ad341f64c017bbe277c45a77242b2db78c5be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:50:02 2024 +0800 
-------------------------------------------------------------------------------- 
5600 enabling

[Feature Description]
update odt table for specific dimm module

Package/Module: MRC

[Impacted Platform]
RPL R

Hsd-es-id: 15014931588
Original commit date: Mon Dec 18 13:46:58 2023 +0800
Change-Id: I8cbcf7162a11c8f6e7b11afa0e2e1686037cda6a
Original commit hash: 8b829da0b1aa16489f6b72c4a114b5b3ea0c6a2a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 11879a122b82220dca4280b545a6c4a1ba78c272 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:49:59 2024 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 5043_00

[Feature Description]
Update BIOS version to 5043_00
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x30

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Wed Jan 24 10:44:29 2024 +0800
Change-Id: I2b2bf4617d5152195e8dee32038ed54fb8df05c4
Original commit hash: ccb12b7f4a16230e31eb34a90e8f8a5b31e668ec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 85796e4a01617c15a3bc16d863c20b955930f775 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:49:53 2024 +0800 
-------------------------------------------------------------------------------- 
CEP Disable option

[Feature Description]
Add CEP Enable/Disable control knobs for Core and GT domains
in S Refresh and non-k Sku

Package/Module:
AlderLakePlatSamplePkg
AlderLakeFspPkg
ClientOneSiliconPkg

[Impacted Platform]
S Refresh

Hsd-es-id: 14021402945
Original commit date: Wed Jan 17 03:38:34 2024 +0800
Change-Id: Ibef30ee78a9d1a5ea7d35fb6e9c5393f1623269e
Original commit hash: adf262bc2356a11b178ff05ece80c7a33640cc07

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/OemSetup.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c

================================================================================ 
Commit: 64aa700b989a758f53fb61ce8f0dce06fdbafa14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:49:50 2024 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 5042_00

[Feature Description]
Update BIOS version to 5042_00
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to 0xD4
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x20

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Tue Jan 23 12:34:16 2024 +0800
Change-Id: I112ec2ae10c5d96eeb4fe2d8df8a603d58a3cb77
Original commit hash: c555d7ae94edc945b4d4d414a0792c7207c0d031

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d6cb3ebdbb6888654b7f877b3228a4240b54e0bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:49:48 2024 +0800 
-------------------------------------------------------------------------------- 
Vbt binaries should always included even PeiDisplay disabled

[Issue Description]
Vbt used in both Dxe and Pei Gopconfig drivers. Should not disable it
when Pcd PeiDisplay disabled.

[Resolution]
Always include Vbt binaries even PeiDisplay disabled.

Package/Module: BoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 15015161871
Original commit date: Fri Jan 19 17:47:40 2024 +0800
Change-Id: I3f464ee720cf670a81ffa3ece642c7e0a924ad71
Original commit hash: 4de5d894513ab74c6b1ac45d7d116638efe5a86d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: bfaaf8d8c4531ff44e9d4186ee4c485c4cbe61d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:49:45 2024 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 5025_00

[Feature Description]
Update BIOS version to 5025_00
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to 0xD2
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x50

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Fri Jan 12 16:54:51 2024 +0800
Change-Id: I94144d42d8bfd0d4577c3a062f19030637a52e38
Original commit hash: a7e6945e918a8b4a3218657d6757092120d45faa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 22a61d225eb9343195508aabad975b1fa03aba57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:49:43 2024 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.216

Hsd-es-id: N/A
Original commit date: Thu Jan 11 20:46:58 2024 -0800
Original commit hash: 344371858d75797aa637747b6faad1001575c64b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a43e43108b06578f3972873f227c7cd0248264d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:49:41 2024 +0800 
-------------------------------------------------------------------------------- 
DDR5 SODIMM 2R 5600

[Feature Description]
DDR5 SODIMM 2R 5600

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22019331624
Original commit date: Fri Jan 12 00:47:08 2024 +0800
Change-Id: I1a8677f1f136602d82c89a08052d940cb7d35960
Original commit hash: 3b9b888b82eb1be5f27d02cf6efba2b346087bd3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 05ae6d2dd2ef738cb4c1801171d78211d75e883e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:49:39 2024 +0800 
-------------------------------------------------------------------------------- 
[RPL-S]Microcode patch 0x00000122 update for RPL B0

[Feature Description]
Updated patch 0x00000122 for RPLS B0

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
RPL-S

Hsd-es-id: 15015055363
Original commit date: Mon Jan 8 10:39:00 2024 +0800
Change-Id: I3ceb17cf0b9af881118f80fdb66a29ac55be0fe7
Original commit hash: 89024cfb57a141a1ea711b78c033e53bae15ec01

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 65249bc8cc0d0abb152dec9c299efee5094fe401 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:49:36 2024 +0800 
-------------------------------------------------------------------------------- 
[USB4v2] BR unsupported cmd causes POST time too long

[Issue Description]
Barlow Ridge is no longer support get/set security command.
Checking security mode result from TBT is not suitable
for BR case.

[Resolution]
BIOS can skip handling security level for BR case.

Package/Module:
PlatSamplePkg/PlatfromInitAdvanced

[Impacted Platform]
Hx updated

Hsd-es-id: 15015074434
Original commit date: Thu Jan 11 14:33:53 2024 +0800
Change-Id: I8f1bc89880af2c2c0b775a880ca12e53cde0fb94
Original commit hash: 6a633bc07c8efae402eac9c501a4d26b94e771d9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tbt/Include/Library/DxeTbtSecurityLib.h
AlderLakePlatSamplePkg/Features/Tbt/Library/DxeTbtSecurityLib/DxeTbtSecurityLib.c
AlderLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c

================================================================================ 
Commit: b81f8707578554f2ad88e3b160fd04de91b7c18a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:49:34 2024 +0800 
-------------------------------------------------------------------------------- 
[PCH] RPL-HX Update Change Default Setting for BR PCie RP9

[Feature Description]
Change Default Setting for BR PCie RP9
Set ASPM to Disable
Set L1 Substates to Disable
Set L1 Low to Disable
Set PTM to Disable
Set PCIe Speed to Gen4

Package/Module:
AlderLakeBoardPkg/RaptorLakeSBoards

[Impacted Platform]
RPL-HX Update

Hsd-es-id: 15015105501
Original commit date: Thu Jan 11 09:59:56 2024 +0800
Change-Id: I2a350fe9ac0ca51a473d4ea4c995923e076f826f
Original commit hash: ba91e9c7d84c5d952f0a652d4f492a0eb8e8938a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 47061cb24d08b6780ae6bb085759995ead58440f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:49:32 2024 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 5013_00

[Feature Description]
Update BIOS version to 5013_00
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to 0xD1
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x30

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Wed Jan 3 17:54:19 2024 +0800
Change-Id: I4ae9c6491a62192c7772146d77e0a2fb88514eb5
Original commit hash: 9c50fd752532754b4daa3b9178e47400539cf1ce

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6139ac9007f49a5475b548cea65fe22f9f5b11b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:49:28 2024 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.215

Hsd-es-id: N/A
Original commit date: Tue Jan 2 18:11:12 2024 -0800
Original commit hash: e498bd43d6b2b74b9d83edcae1f7c2356574c255

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5cb2ecb800a32117264b074956d95f587611e87a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:49:26 2024 +0800 
-------------------------------------------------------------------------------- 
[bug] EccSupport checking update

[Issue/Feature Description]
EccSupport is incorrect before MRC starts
setting up the frequency

[Resolution]
check the EccSupport per DIMM and put the value back
to Outputs->EccSupport

Package/Module: MRC

[Impacted Platform]
DDR5 DDR4

Hsd-es-id: 22019267408
Original commit date: Wed Jan 3 04:20:23 2024 +0800
Change-Id: I0d2f58bb864c391bb4ced912eeea33bd4c52a7e3
Original commit hash: 38ea485a9c9931ffab7aaa942046ae62f9328521

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 766387282fada438bf0373cb617d6ce956486612 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:49:24 2024 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 4524_01

[Feature Description]
Update BIOS version to 4524_01

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Thu Dec 28 13:39:06 2023 +0800
Change-Id: I68e44cadededf86f69f3ec2c2bf7eb40ce9b780f
Original commit hash: b601003c256831cc096175e842c4a63315394ad8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6666b2504273267987ab473339607818d821c2f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:49:21 2024 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.214

Hsd-es-id: N/A
Original commit date: Tue Dec 19 17:33:21 2023 -0800
Original commit hash: 929555d3f7be1bfce7734bc5ba78c2f092226817

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 652d3801ed333205c72525538ead141ebe1f55da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:49:19 2024 +0800 
-------------------------------------------------------------------------------- 
enable odt training for 1dpc undimm with rpl upm mode

[Feature Description]
enable odt training for 1dpc undimm with rpl upm mode

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 15014504906, 15014779577, 15014779577
Original commit date: Mon Sep 18 16:57:22 2023 +0800
Change-Id: I3f817fe4c3b9745f98a3f7ed1b394de6a0bcd01d
Original commit hash: e576bd93087eb2541068cc0978d3e403c7f05924

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: bc5a249950c407b86619e52dfe72ff243531c948 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:49:17 2024 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.213

Hsd-es-id: N/A
Original commit date: Tue Dec 19 16:20:44 2023 -0800
Original commit hash: e18ea5aecb3796cbd38e58a6a0bcba073f7f5e4a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 91d9217dacd467401d6b643a0c0d40511fa53b5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:49:14 2024 +0800 
-------------------------------------------------------------------------------- 
DDR5 UDIMM 2R 5600

[Feature Description]
DDR5 UDIMM 2R 5600

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22019221408
Original commit date: Tue Dec 19 07:00:03 2023 +0800
Change-Id: I91e4588c8bbabb81d2b324f9eee1224196f76188
Original commit hash: 84343df1be0f54781701de4c80eb787ccc97fa6b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 5f0ee10cfc30fbdc5f6e814fc7547357d27ebafc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:49:12 2024 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.212

Hsd-es-id: N/A
Original commit date: Mon Dec 18 22:03:00 2023 -0800
Original commit hash: 21459bc9259a90a8c6c81a9160f6e1bcbd5e94e6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7a78845cd5f056178e10b407908686e8beabb04b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:49:10 2024 +0800 
-------------------------------------------------------------------------------- 
DDR5 SODIMM 2R 5600 2nd

[Feature Description]
DDR5 SODIMM 2R 5600 2nd

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22019220293
Original commit date: Tue Dec 19 02:00:41 2023 +0800
Change-Id: I1a7103a4145ff060133ee5dc3b7b58c0f0b4c7bf
Original commit hash: 243e6dcff07d673d709fdb6eda6cee7bf4f897f2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: fca0d12af629bc137af79852e4fced9b2c08b65d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:49:07 2024 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.211

Hsd-es-id: N/A
Original commit date: Sun Dec 17 10:50:20 2023 -0800
Original commit hash: 02c1b7700e0c18d9b7ad406e9b01f695d88d1e72

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: adaf66d83df957ad218a45b76c419fbd84c22d8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:49:05 2024 +0800 
-------------------------------------------------------------------------------- 
DDR5 SODIMM 1R 5600

[Feature Description]
DDR5 SODIMM 1R 5600

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22019218735
Original commit date: Sat Dec 16 09:39:49 2023 +0800
Change-Id: I4f8aaeb98da2cbed21fc2e96eddfa09d3794b132
Original commit hash: 90ada12e7825295bb176daf34f624553e3809739

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: a19d60f0f1c004caa7f778d1ad6f22d54cd4964e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:49:02 2024 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.210

Hsd-es-id: N/A
Original commit date: Sat Dec 16 10:42:10 2023 -0800
Original commit hash: 11e8955aa0150d97bf6ff0951a3c16f167fd0b5e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0441d4f8da0e60024213a2c8bea5c0eb16d092ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:49:00 2024 +0800 
-------------------------------------------------------------------------------- 
DDR5 SODIMM 2R 5600

[Feature Description]
DDR5 SODIMM 2R 5600

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22019216272
Original commit date: Sat Dec 16 02:57:55 2023 +0800
Change-Id: Ica5a998e6458d6112199f4042e0fc4619b9e6a3e
Original commit hash: 6b73d2287b897eb15e5d87808127d0728d540f54

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 1e11f7e1d2beb6dce33891af4ed6602cb05353d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:48:58 2024 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 4524_00

[Feature Description]
Update BIOS version to 4524_00
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to 0xD0
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x40

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Thu Dec 28 09:32:33 2023 +0800
Change-Id: I4bead31a75c34dfe2b9823a32cfafd7630b3d776
Original commit hash: a9e3222384480865df9657f33fdd7e2a4a204f33

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d17e83ba0a51e264c9bb5036d6f59ba772a4f207 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:48:54 2024 +0800 
-------------------------------------------------------------------------------- 
Change sleep to 500ms for SW CM in OFF

[Feature Description]
Change sleep to 500ms for SW CM in OFF

Package/Module:
AlderLakeBoardPkg/Acpi/AcpiTables

[Impacted Platform]
Default ALL

Hsd-es-id: 15014999534
Original commit date: Fri Dec 22 09:41:52 2023 +0800
Change-Id: I6ad5a647fefb00653bfb3dd931ff731064b4f5e6
Original commit hash: 15e359557a8143d43c9947110814158e11b21cc6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl

================================================================================ 
Commit: 916338232da4d0453a7c5b87e9ef2f3e7bb6cd1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:48:52 2024 +0800 
-------------------------------------------------------------------------------- 
Remove deprecated RST options in VMD

[Feature Description]
Intel Rapid Recover Technology unsupported from RST 18.0. Removing
this option from the BIOS menu.

Package/Module:
PlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 14021083957
Original commit date: Fri Dec 1 13:57:19 2023 -0800
Change-Id: Ieb9f3edfabdf0fd7c2ca9e528e99cc7f5c1a81d1
Original commit hash: ea6521fb08a2b7e1703962049c0db4f18ff5aef9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rst/RstUefiDriverSupport/RstUefiDriverSupport.c
AlderLakePlatSamplePkg/Features/Rst/RstUefiDriverSupport/RstUefiDriverSupport.inf
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: ef78c34df3969d56d20fc50fbf371e0d6974f216 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:48:49 2024 +0800 
-------------------------------------------------------------------------------- 
RPL: Removal of unused files from BT UEFI ILE stack

[Feature Description]
Removal of following unused files from ILE stack folder

Package/Module:
BluetoothPkg

[Impacted Platform]
RPL

Hsd-es-id: 15014887287
Original commit date: Thu Dec 14 12:51:26 2023 +0800
Change-Id: I74a08eb749c26c91a88d10bb7a2c3d3178588631
Original commit hash: 7414dd1c94330f8cf492c3347e53d751177d59b6

-------------------------------------------------------------------------------- 
[Changed Files]
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/a4wp_srv.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/atp_production_app.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/fmp_locator.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/fmp_reporter.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/gap_gatt_srv.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/hci2ile_adaptation.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/hrp_collector.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/l2cap_coc_test_app.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/main.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/profile_adapt.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/pxp_monitor.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/smp_app.c

================================================================================ 
Commit: 044109a53532745fde8886f6325462630e71caad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:48:47 2024 +0800 
-------------------------------------------------------------------------------- 
Should build Performance driver only when perf enabled

[Feature Description]
In latest edk2-platforms, FirmwarePerformancePei.inf is added to
CorePostMemInclude.inf.

RPL BIOS already include FirmwarePerformancePei.inf in FvPreMemory,
there is no need to include it in PostMemory again.
Remove CorePostMemInclude.inf because of only FirmwarePerformancePei
in this file.

Package/Module: BoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 15014850153
Original commit date: Mon Dec 4 23:52:42 2023 +0800
Change-Id: Id6f91821971b91335c07691f272b7c620845c1f5
Original commit hash: f5383c192866da4e97cb6c7eafa78736e0db1763

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: fc0c1e5779d1c0c0b00f689e26a77b4b4a6cfe12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:48:44 2024 +0800 
-------------------------------------------------------------------------------- 
Disable DebugLib in CpuMpPei for size optimization

[Feature Description]
Updating UEFI version to 2.9 need more space of PostMemory,
Disable DebugLib in CpuMpPei for size optimization.

Package/Module: BoardPkg

[Impacted Platform]
P

Hsd-es-id: 15014850153
Original commit date: Mon Dec 4 23:57:55 2023 +0800
Change-Id: I8663f4df2791abc439a7872ef8e7673c67806d0f
Original commit hash: 8da5d5de54a5467920d56b4ec7060b6bfac876b4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: 08546e06d6529a03a689a08590123068ec52b92e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:48:42 2024 +0800 
-------------------------------------------------------------------------------- 
Dummy code change

[Feature Description]

Package/Module: BoardPkg

[Impacted Platform]
P

Hsd-es-id: 15014850153
Original commit date: Tue Dec 5 15:52:58 2023 +0800
Change-Id: I35497857dadeb5cec7629e402eaa52a6dbb16ca6
Original commit hash: 3218d4bf0a52af0cb1c10a0fea382e7b1446f6ff

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: c0649fba7bc8f9dba6e4d050e44503e6b3e8df9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 31 10:48:40 2024 +0800 
-------------------------------------------------------------------------------- 
[PCH][CNV] Enable BT LE audio as default in the BIOS code.

[Feature Description]
Set BT LE audio default enable,
and set it enable/disable while BtAudioOffload is enable/disable.

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
RPL

Hsd-es-id: 15014815553
Original commit date: Wed Dec 6 16:02:58 2023 +0800
Change-Id: Icc23b5657f3e1dcf4b2a6b467baf50bad82d74d5
Original commit hash: cf3fb7860ac0f300b678a13c9d26def0f66cc646

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
