
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000038  00800100  00003080  00003114  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00003080  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000005d8  00800138  00800138  0000314c  2**0
                  ALLOC
  3 .debug_aranges 00000240  00000000  00000000  0000314c  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00000cba  00000000  00000000  0000338c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00003d56  00000000  00000000  00004046  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000012dd  00000000  00000000  00007d9c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000034a5  00000000  00000000  00009079  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000770  00000000  00000000  0000c520  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000018a6  00000000  00000000  0000cc90  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00002296  00000000  00000000  0000e536  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 46 01 	jmp	0x28c	; 0x28c <__ctors_end>
       4:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
       8:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
       c:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      10:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      14:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      18:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      1c:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      20:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      24:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      28:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      2c:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      30:	0c 94 91 0e 	jmp	0x1d22	; 0x1d22 <__vector_12>
      34:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      38:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      3c:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      40:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      44:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      48:	0c 94 1b 16 	jmp	0x2c36	; 0x2c36 <__vector_18>
      4c:	0c 94 66 16 	jmp	0x2ccc	; 0x2ccc <__vector_19>
      50:	0c 94 df 15 	jmp	0x2bbe	; 0x2bbe <__vector_20>
      54:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      58:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      5c:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      60:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      64:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      68:	0c 94 36 02 	jmp	0x46c	; 0x46c <__vector_26>
      6c:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      70:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      74:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      78:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      7c:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      80:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      84:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      88:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>

0000008c <aucCRCHi>:
      8c:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
      9c:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
      ac:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
      bc:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
      cc:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
      dc:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
      ec:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
      fc:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     10c:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     11c:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
     12c:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
     13c:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     14c:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
     15c:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     16c:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     17c:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@

0000018c <aucCRCLo>:
     18c:	00 c0 c1 01 c3 03 02 c2 c6 06 07 c7 05 c5 c4 04     ................
     19c:	cc 0c 0d cd 0f cf ce 0e 0a ca cb 0b c9 09 08 c8     ................
     1ac:	d8 18 19 d9 1b db da 1a 1e de df 1f dd 1d 1c dc     ................
     1bc:	14 d4 d5 15 d7 17 16 d6 d2 12 13 d3 11 d1 d0 10     ................
     1cc:	f0 30 31 f1 33 f3 f2 32 36 f6 f7 37 f5 35 34 f4     .01.3..26..7.54.
     1dc:	3c fc fd 3d ff 3f 3e fe fa 3a 3b fb 39 f9 f8 38     <..=.?>..:;.9..8
     1ec:	28 e8 e9 29 eb 2b 2a ea ee 2e 2f ef 2d ed ec 2c     (..).+*.../.-..,
     1fc:	e4 24 25 e5 27 e7 e6 26 22 e2 e3 23 e1 21 20 e0     .$%.'..&"..#.! .
     20c:	a0 60 61 a1 63 a3 a2 62 66 a6 a7 67 a5 65 64 a4     .`a.c..bf..g.ed.
     21c:	6c ac ad 6d af 6f 6e ae aa 6a 6b ab 69 a9 a8 68     l..m.on..jk.i..h
     22c:	78 b8 b9 79 bb 7b 7a ba be 7e 7f bf 7d bd bc 7c     x..y.{z..~..}..|
     23c:	b4 74 75 b5 77 b7 b6 76 72 b2 b3 73 b1 71 70 b0     .tu.w..vr..s.qp.
     24c:	50 90 91 51 93 53 52 92 96 56 57 97 55 95 94 54     P..Q.SR..VW.U..T
     25c:	9c 5c 5d 9d 5f 9f 9e 5e 5a 9a 9b 5b 99 59 58 98     .\]._..^Z..[.YX.
     26c:	88 48 49 89 4b 8b 8a 4a 4e 8e 8f 4f 8d 4d 4c 8c     .HI.K..JN..O.ML.
     27c:	44 84 85 45 87 47 46 86 82 42 43 83 41 81 80 40     D..E.GF..BC.A..@

0000028c <__ctors_end>:
     28c:	11 24       	eor	r1, r1
     28e:	1f be       	out	0x3f, r1	; 63
     290:	cf ef       	ldi	r28, 0xFF	; 255
     292:	d0 e1       	ldi	r29, 0x10	; 16
     294:	de bf       	out	0x3e, r29	; 62
     296:	cd bf       	out	0x3d, r28	; 61

00000298 <__do_copy_data>:
     298:	11 e0       	ldi	r17, 0x01	; 1
     29a:	a0 e0       	ldi	r26, 0x00	; 0
     29c:	b1 e0       	ldi	r27, 0x01	; 1
     29e:	e0 e8       	ldi	r30, 0x80	; 128
     2a0:	f0 e3       	ldi	r31, 0x30	; 48
     2a2:	00 e0       	ldi	r16, 0x00	; 0
     2a4:	0b bf       	out	0x3b, r16	; 59
     2a6:	02 c0       	rjmp	.+4      	; 0x2ac <__do_copy_data+0x14>
     2a8:	07 90       	elpm	r0, Z+
     2aa:	0d 92       	st	X+, r0
     2ac:	a8 33       	cpi	r26, 0x38	; 56
     2ae:	b1 07       	cpc	r27, r17
     2b0:	d9 f7       	brne	.-10     	; 0x2a8 <__do_copy_data+0x10>

000002b2 <__do_clear_bss>:
     2b2:	17 e0       	ldi	r17, 0x07	; 7
     2b4:	a8 e3       	ldi	r26, 0x38	; 56
     2b6:	b1 e0       	ldi	r27, 0x01	; 1
     2b8:	01 c0       	rjmp	.+2      	; 0x2bc <.do_clear_bss_start>

000002ba <.do_clear_bss_loop>:
     2ba:	1d 92       	st	X+, r1

000002bc <.do_clear_bss_start>:
     2bc:	a0 31       	cpi	r26, 0x10	; 16
     2be:	b1 07       	cpc	r27, r17
     2c0:	e1 f7       	brne	.-8      	; 0x2ba <.do_clear_bss_loop>
     2c2:	0e 94 bd 03 	call	0x77a	; 0x77a <main>
     2c6:	0c 94 3e 18 	jmp	0x307c	; 0x307c <_exit>

000002ca <__bad_interrupt>:
     2ca:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000002ce <mbMasterClrTimeOutError>:
	return 0;
}

void mbMasterClrTimeOutError( void *lpObject )
{
	uiModbusTimeOutCounter = uiRegHolding[18];
     2ce:	80 91 cc 01 	lds	r24, 0x01CC
     2d2:	90 91 cd 01 	lds	r25, 0x01CD
     2d6:	90 93 a7 01 	sts	0x01A7, r25
     2da:	80 93 a6 01 	sts	0x01A6, r24
}
     2de:	08 95       	ret

000002e0 <eMBRegInputCB>:
	
	return MB_ENOREG;
}

eMBErrorCode eMBRegInputCB(UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNRegs)
{
     2e0:	dc 01       	movw	r26, r24
	unsigned int iRegIndex;
 
	// MB_FUNC_READ_INPUT_REGISTER           (  4 )
	if( (usAddress >= REG_INPUT_START) &&
     2e2:	61 15       	cp	r22, r1
     2e4:	71 05       	cpc	r23, r1
     2e6:	41 f1       	breq	.+80     	; 0x338 <eMBRegInputCB+0x58>
     2e8:	ca 01       	movw	r24, r20
     2ea:	86 0f       	add	r24, r22
     2ec:	97 1f       	adc	r25, r23
     2ee:	86 36       	cpi	r24, 0x66	; 102
     2f0:	91 05       	cpc	r25, r1
     2f2:	10 f5       	brcc	.+68     	; 0x338 <eMBRegInputCB+0x58>
		(usAddress + usNRegs <= REG_INPUT_START + REG_INPUT_NREGS)
	) {
		iRegIndex = (int)(usAddress - REG_INPUT_START);
     2f4:	61 50       	subi	r22, 0x01	; 1
     2f6:	70 40       	sbci	r23, 0x00	; 0
     2f8:	12 c0       	rjmp	.+36     	; 0x31e <eMBRegInputCB+0x3e>
		while( usNRegs > 0 ) {
			*pucRegBuffer++ = (unsigned char)(uiRegInputBuf[iRegIndex] >> 8);
     2fa:	fb 01       	movw	r30, r22
     2fc:	ee 0f       	add	r30, r30
     2fe:	ff 1f       	adc	r31, r31
     300:	ea 58       	subi	r30, 0x8A	; 138
     302:	fd 4f       	sbci	r31, 0xFD	; 253
     304:	80 81       	ld	r24, Z
     306:	91 81       	ldd	r25, Z+1	; 0x01
     308:	9c 93       	st	X, r25
            *pucRegBuffer++ = (unsigned char)(uiRegInputBuf[iRegIndex] & 0xFF);
     30a:	80 81       	ld	r24, Z
     30c:	91 81       	ldd	r25, Z+1	; 0x01
     30e:	11 96       	adiw	r26, 0x01	; 1
     310:	8c 93       	st	X, r24
     312:	11 97       	sbiw	r26, 0x01	; 1
	
	return MB_ENOREG;
}

eMBErrorCode eMBRegInputCB(UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNRegs)
{
     314:	12 96       	adiw	r26, 0x02	; 2
	) {
		iRegIndex = (int)(usAddress - REG_INPUT_START);
		while( usNRegs > 0 ) {
			*pucRegBuffer++ = (unsigned char)(uiRegInputBuf[iRegIndex] >> 8);
            *pucRegBuffer++ = (unsigned char)(uiRegInputBuf[iRegIndex] & 0xFF);
			++iRegIndex;
     316:	6f 5f       	subi	r22, 0xFF	; 255
     318:	7f 4f       	sbci	r23, 0xFF	; 255
			--usNRegs;
     31a:	41 50       	subi	r20, 0x01	; 1
     31c:	50 40       	sbci	r21, 0x00	; 0
	// MB_FUNC_READ_INPUT_REGISTER           (  4 )
	if( (usAddress >= REG_INPUT_START) &&
		(usAddress + usNRegs <= REG_INPUT_START + REG_INPUT_NREGS)
	) {
		iRegIndex = (int)(usAddress - REG_INPUT_START);
		while( usNRegs > 0 ) {
     31e:	41 15       	cp	r20, r1
     320:	51 05       	cpc	r21, r1
     322:	59 f7       	brne	.-42     	; 0x2fa <eMBRegInputCB+0x1a>
            *pucRegBuffer++ = (unsigned char)(uiRegInputBuf[iRegIndex] & 0xFF);
			++iRegIndex;
			--usNRegs;
		}

		uiModbusTimeOutCounter = uiRegHolding[18];
     324:	80 91 cc 01 	lds	r24, 0x01CC
     328:	90 91 cd 01 	lds	r25, 0x01CD
     32c:	90 93 a7 01 	sts	0x01A7, r25
     330:	80 93 a6 01 	sts	0x01A6, r24
     334:	80 e0       	ldi	r24, 0x00	; 0
     336:	08 95       	ret
		return MB_ENOERR;
     338:	81 e0       	ldi	r24, 0x01	; 1
	}
	return MB_ENOREG;
}
     33a:	08 95       	ret

0000033c <eMBRegHoldingCB>:

eMBErrorCode eMBRegHoldingCB( UCHAR * pucRegBuffer, USHORT usAddress,
							  USHORT usNRegs, eMBRegisterMode eMode
)
{
     33c:	cf 93       	push	r28
     33e:	df 93       	push	r29
     340:	ec 01       	movw	r28, r24
	unsigned int iRegIndex;
	
	/* Check if we have registers mapped at this block. */
	if( (usAddress >= REG_HOLDING_START) &&
     342:	61 15       	cp	r22, r1
     344:	71 05       	cpc	r23, r1
     346:	09 f4       	brne	.+2      	; 0x34a <eMBRegHoldingCB+0xe>
     348:	49 c0       	rjmp	.+146    	; 0x3dc <eMBRegHoldingCB+0xa0>
     34a:	ca 01       	movw	r24, r20
     34c:	86 0f       	add	r24, r22
     34e:	97 1f       	adc	r25, r23
     350:	86 36       	cpi	r24, 0x66	; 102
     352:	91 05       	cpc	r25, r1
     354:	08 f0       	brcs	.+2      	; 0x358 <eMBRegHoldingCB+0x1c>
     356:	42 c0       	rjmp	.+132    	; 0x3dc <eMBRegHoldingCB+0xa0>
		(usAddress + usNRegs <= REG_HOLDING_START + REG_HOLDING_NREGS)
	) {
		switch(eMode) {
     358:	22 23       	and	r18, r18
     35a:	19 f0       	breq	.+6      	; 0x362 <eMBRegHoldingCB+0x26>
     35c:	21 30       	cpi	r18, 0x01	; 1
     35e:	f1 f5       	brne	.+124    	; 0x3dc <eMBRegHoldingCB+0xa0>
     360:	17 c0       	rjmp	.+46     	; 0x390 <eMBRegHoldingCB+0x54>
		case MB_REG_READ:
			iRegIndex = (int)(usAddress - 1);
     362:	61 50       	subi	r22, 0x01	; 1
     364:	70 40       	sbci	r23, 0x00	; 0
     366:	10 c0       	rjmp	.+32     	; 0x388 <eMBRegHoldingCB+0x4c>
			while( usNRegs > 0 ) {
				*pucRegBuffer++ = uiRegHolding[iRegIndex]>>8;
     368:	fb 01       	movw	r30, r22
     36a:	ee 0f       	add	r30, r30
     36c:	ff 1f       	adc	r31, r31
     36e:	e8 55       	subi	r30, 0x58	; 88
     370:	fe 4f       	sbci	r31, 0xFE	; 254
     372:	80 81       	ld	r24, Z
     374:	91 81       	ldd	r25, Z+1	; 0x01
     376:	98 83       	st	Y, r25
				*pucRegBuffer++ = uiRegHolding[iRegIndex];
     378:	80 81       	ld	r24, Z
     37a:	91 81       	ldd	r25, Z+1	; 0x01
     37c:	89 83       	std	Y+1, r24	; 0x01
}

eMBErrorCode eMBRegHoldingCB( UCHAR * pucRegBuffer, USHORT usAddress,
							  USHORT usNRegs, eMBRegisterMode eMode
)
{
     37e:	22 96       	adiw	r28, 0x02	; 2
		case MB_REG_READ:
			iRegIndex = (int)(usAddress - 1);
			while( usNRegs > 0 ) {
				*pucRegBuffer++ = uiRegHolding[iRegIndex]>>8;
				*pucRegBuffer++ = uiRegHolding[iRegIndex];
				++iRegIndex;
     380:	6f 5f       	subi	r22, 0xFF	; 255
     382:	7f 4f       	sbci	r23, 0xFF	; 255
				--usNRegs;
     384:	41 50       	subi	r20, 0x01	; 1
     386:	50 40       	sbci	r21, 0x00	; 0
		(usAddress + usNRegs <= REG_HOLDING_START + REG_HOLDING_NREGS)
	) {
		switch(eMode) {
		case MB_REG_READ:
			iRegIndex = (int)(usAddress - 1);
			while( usNRegs > 0 ) {
     388:	41 15       	cp	r20, r1
     38a:	51 05       	cpc	r21, r1
     38c:	69 f7       	brne	.-38     	; 0x368 <eMBRegHoldingCB+0x2c>
     38e:	1c c0       	rjmp	.+56     	; 0x3c8 <eMBRegHoldingCB+0x8c>
		/*
		 	Update current register values.
		 	MB_FUNC_WRITE_MULTIPLE_REGISTERS             (16)
		*/
		case MB_REG_WRITE: {
			iRegIndex = (int)(usAddress - 1);
     390:	61 50       	subi	r22, 0x01	; 1
     392:	70 40       	sbci	r23, 0x00	; 0
     394:	16 c0       	rjmp	.+44     	; 0x3c2 <eMBRegHoldingCB+0x86>
			while( usNRegs > 0 ) {
				uiRegHolding[iRegIndex]  = (*pucRegBuffer++)<<8;
     396:	b8 81       	ld	r27, Y
     398:	a0 e0       	ldi	r26, 0x00	; 0
     39a:	fb 01       	movw	r30, r22
     39c:	ee 0f       	add	r30, r30
     39e:	ff 1f       	adc	r31, r31
     3a0:	e8 55       	subi	r30, 0x58	; 88
     3a2:	fe 4f       	sbci	r31, 0xFE	; 254
     3a4:	b1 83       	std	Z+1, r27	; 0x01
     3a6:	a0 83       	st	Z, r26
				uiRegHolding[iRegIndex] |= *pucRegBuffer++;
     3a8:	20 81       	ld	r18, Z
     3aa:	31 81       	ldd	r19, Z+1	; 0x01
     3ac:	89 81       	ldd	r24, Y+1	; 0x01
     3ae:	90 e0       	ldi	r25, 0x00	; 0
     3b0:	28 2b       	or	r18, r24
     3b2:	39 2b       	or	r19, r25
     3b4:	31 83       	std	Z+1, r19	; 0x01
     3b6:	20 83       	st	Z, r18
}

eMBErrorCode eMBRegHoldingCB( UCHAR * pucRegBuffer, USHORT usAddress,
							  USHORT usNRegs, eMBRegisterMode eMode
)
{
     3b8:	22 96       	adiw	r28, 0x02	; 2
		case MB_REG_WRITE: {
			iRegIndex = (int)(usAddress - 1);
			while( usNRegs > 0 ) {
				uiRegHolding[iRegIndex]  = (*pucRegBuffer++)<<8;
				uiRegHolding[iRegIndex] |= *pucRegBuffer++;
				++iRegIndex;
     3ba:	6f 5f       	subi	r22, 0xFF	; 255
     3bc:	7f 4f       	sbci	r23, 0xFF	; 255
				--usNRegs;
     3be:	41 50       	subi	r20, 0x01	; 1
     3c0:	50 40       	sbci	r21, 0x00	; 0
		 	Update current register values.
		 	MB_FUNC_WRITE_MULTIPLE_REGISTERS             (16)
		*/
		case MB_REG_WRITE: {
			iRegIndex = (int)(usAddress - 1);
			while( usNRegs > 0 ) {
     3c2:	41 15       	cp	r20, r1
     3c4:	51 05       	cpc	r21, r1
     3c6:	39 f7       	brne	.-50     	; 0x396 <eMBRegHoldingCB+0x5a>
				uiRegHolding[iRegIndex] |= *pucRegBuffer++;
				++iRegIndex;
				--usNRegs;
			}

			uiModbusTimeOutCounter = uiRegHolding[18];
     3c8:	80 91 cc 01 	lds	r24, 0x01CC
     3cc:	90 91 cd 01 	lds	r25, 0x01CD
     3d0:	90 93 a7 01 	sts	0x01A7, r25
     3d4:	80 93 a6 01 	sts	0x01A6, r24
     3d8:	80 e0       	ldi	r24, 0x00	; 0
     3da:	01 c0       	rjmp	.+2      	; 0x3de <eMBRegHoldingCB+0xa2>
		}
		 return MB_ENOERR;
     3dc:	81 e0       	ldi	r24, 0x01	; 1
		}
	}

	return MB_ENOREG;
}
     3de:	df 91       	pop	r29
     3e0:	cf 91       	pop	r28
     3e2:	08 95       	ret

000003e4 <byteArrToBitArr>:

void byteArrToBitArr( uint8_t *lpBit, const uint8_t *lpByte, uint16_t bit_count )
{
     3e4:	0f 93       	push	r16
     3e6:	1f 93       	push	r17
     3e8:	cf 93       	push	r28
     3ea:	df 93       	push	r29
     3ec:	ec 01       	movw	r28, r24
     3ee:	a0 e0       	ldi	r26, 0x00	; 0
     3f0:	b0 e0       	ldi	r27, 0x00	; 0
	for( i = 0; i < bit_count; i++ ) {
		n = i / 8;
		if( lpByte[i] ) {
			lpBit[ n ] |=  ( 1<<(i - 8 * n) );
		} else {
			lpBit[ n ] &= ~( 1<<(i - 8 * n) );
     3f2:	01 e0       	ldi	r16, 0x01	; 1
     3f4:	10 e0       	ldi	r17, 0x00	; 0
     3f6:	32 c0       	rjmp	.+100    	; 0x45c <byteArrToBitArr+0x78>
void byteArrToBitArr( uint8_t *lpBit, const uint8_t *lpByte, uint16_t bit_count )
{
	uint16_t i, n;

	for( i = 0; i < bit_count; i++ ) {
		n = i / 8;
     3f8:	cd 01       	movw	r24, r26
     3fa:	e3 e0       	ldi	r30, 0x03	; 3
     3fc:	96 95       	lsr	r25
     3fe:	87 95       	ror	r24
     400:	ea 95       	dec	r30
     402:	e1 f7       	brne	.-8      	; 0x3fc <byteArrToBitArr+0x18>
		if( lpByte[i] ) {
     404:	fb 01       	movw	r30, r22
     406:	ea 0f       	add	r30, r26
     408:	fb 1f       	adc	r31, r27
     40a:	20 81       	ld	r18, Z
     40c:	fe 01       	movw	r30, r28
     40e:	e8 0f       	add	r30, r24
     410:	f9 1f       	adc	r31, r25
     412:	33 e0       	ldi	r19, 0x03	; 3
     414:	88 0f       	add	r24, r24
     416:	99 1f       	adc	r25, r25
     418:	3a 95       	dec	r19
     41a:	e1 f7       	brne	.-8      	; 0x414 <byteArrToBitArr+0x30>
     41c:	22 23       	and	r18, r18
     41e:	71 f0       	breq	.+28     	; 0x43c <byteArrToBitArr+0x58>
			lpBit[ n ] |=  ( 1<<(i - 8 * n) );
     420:	9d 01       	movw	r18, r26
     422:	28 1b       	sub	r18, r24
     424:	39 0b       	sbc	r19, r25
     426:	c9 01       	movw	r24, r18
     428:	98 01       	movw	r18, r16
     42a:	02 c0       	rjmp	.+4      	; 0x430 <byteArrToBitArr+0x4c>
     42c:	22 0f       	add	r18, r18
     42e:	33 1f       	adc	r19, r19
     430:	8a 95       	dec	r24
     432:	e2 f7       	brpl	.-8      	; 0x42c <byteArrToBitArr+0x48>
     434:	c9 01       	movw	r24, r18
     436:	20 81       	ld	r18, Z
     438:	28 2b       	or	r18, r24
     43a:	0e c0       	rjmp	.+28     	; 0x458 <byteArrToBitArr+0x74>
		} else {
			lpBit[ n ] &= ~( 1<<(i - 8 * n) );
     43c:	9d 01       	movw	r18, r26
     43e:	28 1b       	sub	r18, r24
     440:	39 0b       	sbc	r19, r25
     442:	c9 01       	movw	r24, r18
     444:	98 01       	movw	r18, r16
     446:	02 c0       	rjmp	.+4      	; 0x44c <byteArrToBitArr+0x68>
     448:	22 0f       	add	r18, r18
     44a:	33 1f       	adc	r19, r19
     44c:	8a 95       	dec	r24
     44e:	e2 f7       	brpl	.-8      	; 0x448 <byteArrToBitArr+0x64>
     450:	c9 01       	movw	r24, r18
     452:	80 95       	com	r24
     454:	20 81       	ld	r18, Z
     456:	28 23       	and	r18, r24
     458:	20 83       	st	Z, r18

void byteArrToBitArr( uint8_t *lpBit, const uint8_t *lpByte, uint16_t bit_count )
{
	uint16_t i, n;

	for( i = 0; i < bit_count; i++ ) {
     45a:	11 96       	adiw	r26, 0x01	; 1
     45c:	a4 17       	cp	r26, r20
     45e:	b5 07       	cpc	r27, r21
     460:	58 f2       	brcs	.-106    	; 0x3f8 <byteArrToBitArr+0x14>
			lpBit[ n ] |=  ( 1<<(i - 8 * n) );
		} else {
			lpBit[ n ] &= ~( 1<<(i - 8 * n) );
		}
	}
}
     462:	df 91       	pop	r29
     464:	cf 91       	pop	r28
     466:	1f 91       	pop	r17
     468:	0f 91       	pop	r16
     46a:	08 95       	ret

0000046c <__vector_26>:

ISR( TIMER3_COMPA_vect )
{
     46c:	1f 92       	push	r1
     46e:	0f 92       	push	r0
     470:	0f b6       	in	r0, 0x3f	; 63
     472:	0f 92       	push	r0
     474:	11 24       	eor	r1, r1
     476:	2f 93       	push	r18
     478:	8f 93       	push	r24
     47a:	9f 93       	push	r25
	volatile static uint16_t n0 = 0, n1 = 0, n2 = 0;

	PORTG ^= MCU_PG0_bm;
     47c:	80 91 65 00 	lds	r24, 0x0065
     480:	21 e0       	ldi	r18, 0x01	; 1
     482:	82 27       	eor	r24, r18
     484:	80 93 65 00 	sts	0x0065, r24

	if( 5 == ++n0 ) {
     488:	80 91 74 02 	lds	r24, 0x0274
     48c:	90 91 75 02 	lds	r25, 0x0275
     490:	01 96       	adiw	r24, 0x01	; 1
     492:	90 93 75 02 	sts	0x0275, r25
     496:	80 93 74 02 	sts	0x0274, r24
     49a:	80 91 74 02 	lds	r24, 0x0274
     49e:	90 91 75 02 	lds	r25, 0x0275
     4a2:	05 97       	sbiw	r24, 0x05	; 5
     4a4:	31 f4       	brne	.+12     	; 0x4b2 <__vector_26+0x46>
		uc10msTimerEvent = 1;
     4a6:	20 93 a1 01 	sts	0x01A1, r18
		n0 = 0;
     4aa:	10 92 75 02 	sts	0x0275, r1
     4ae:	10 92 74 02 	sts	0x0274, r1
	}

	if( 50 == ++n1 ) {
     4b2:	80 91 72 02 	lds	r24, 0x0272
     4b6:	90 91 73 02 	lds	r25, 0x0273
     4ba:	01 96       	adiw	r24, 0x01	; 1
     4bc:	90 93 73 02 	sts	0x0273, r25
     4c0:	80 93 72 02 	sts	0x0272, r24
     4c4:	80 91 72 02 	lds	r24, 0x0272
     4c8:	90 91 73 02 	lds	r25, 0x0273
     4cc:	c2 97       	sbiw	r24, 0x32	; 50
     4ce:	39 f4       	brne	.+14     	; 0x4de <__vector_26+0x72>
		uc100msTimerEvent = 1;
     4d0:	81 e0       	ldi	r24, 0x01	; 1
     4d2:	80 93 a2 01 	sts	0x01A2, r24
		n1 = 0;
     4d6:	10 92 73 02 	sts	0x0273, r1
     4da:	10 92 72 02 	sts	0x0272, r1
	}

	if( 500 == ++n2 ) {
     4de:	80 91 70 02 	lds	r24, 0x0270
     4e2:	90 91 71 02 	lds	r25, 0x0271
     4e6:	01 96       	adiw	r24, 0x01	; 1
     4e8:	90 93 71 02 	sts	0x0271, r25
     4ec:	80 93 70 02 	sts	0x0270, r24
     4f0:	80 91 70 02 	lds	r24, 0x0270
     4f4:	90 91 71 02 	lds	r25, 0x0271
     4f8:	84 5f       	subi	r24, 0xF4	; 244
     4fa:	91 40       	sbci	r25, 0x01	; 1
     4fc:	51 f4       	brne	.+20     	; 0x512 <__vector_26+0xa6>
		uc1000msTimerEvent = 1;
     4fe:	81 e0       	ldi	r24, 0x01	; 1
     500:	90 e0       	ldi	r25, 0x00	; 0
     502:	90 93 a4 01 	sts	0x01A4, r25
     506:	80 93 a3 01 	sts	0x01A3, r24
		n2 = 0;
     50a:	10 92 71 02 	sts	0x0271, r1
     50e:	10 92 70 02 	sts	0x0270, r1
	}

	if( uiSysRS485SendRequestTimer ) {
     512:	80 91 34 01 	lds	r24, 0x0134
     516:	90 91 35 01 	lds	r25, 0x0135
     51a:	89 2b       	or	r24, r25
     51c:	49 f0       	breq	.+18     	; 0x530 <__vector_26+0xc4>
		--uiSysRS485SendRequestTimer;
     51e:	80 91 34 01 	lds	r24, 0x0134
     522:	90 91 35 01 	lds	r25, 0x0135
     526:	01 97       	sbiw	r24, 0x01	; 1
     528:	90 93 35 01 	sts	0x0135, r25
     52c:	80 93 34 01 	sts	0x0134, r24
	}

	if( uiSysRS485ReciverTimer ) {
     530:	80 91 a1 03 	lds	r24, 0x03A1
     534:	90 91 a2 03 	lds	r25, 0x03A2
     538:	89 2b       	or	r24, r25
     53a:	49 f0       	breq	.+18     	; 0x54e <__vector_26+0xe2>
		--uiSysRS485ReciverTimer;
     53c:	80 91 a1 03 	lds	r24, 0x03A1
     540:	90 91 a2 03 	lds	r25, 0x03A2
     544:	01 97       	sbiw	r24, 0x01	; 1
     546:	90 93 a2 03 	sts	0x03A2, r25
     54a:	80 93 a1 03 	sts	0x03A1, r24
	}

	if( uiRegHolding[18] ) {
     54e:	80 91 cc 01 	lds	r24, 0x01CC
     552:	90 91 cd 01 	lds	r25, 0x01CD
     556:	89 2b       	or	r24, r25
     558:	a1 f0       	breq	.+40     	; 0x582 <__vector_26+0x116>
		if( uiModbusTimeOutCounter ) {
     55a:	80 91 a6 01 	lds	r24, 0x01A6
     55e:	90 91 a7 01 	lds	r25, 0x01A7
     562:	89 2b       	or	r24, r25
     564:	51 f0       	breq	.+20     	; 0x57a <__vector_26+0x10e>
			--uiModbusTimeOutCounter;
     566:	80 91 a6 01 	lds	r24, 0x01A6
     56a:	90 91 a7 01 	lds	r25, 0x01A7
     56e:	01 97       	sbiw	r24, 0x01	; 1
     570:	90 93 a7 01 	sts	0x01A7, r25
     574:	80 93 a6 01 	sts	0x01A6, r24
     578:	06 c0       	rjmp	.+12     	; 0x586 <__vector_26+0x11a>
		} else {
			ucFlagTimeOutOutError = 1;
     57a:	81 e0       	ldi	r24, 0x01	; 1
     57c:	80 93 a5 01 	sts	0x01A5, r24
     580:	02 c0       	rjmp	.+4      	; 0x586 <__vector_26+0x11a>
		}
	} else {
		ucFlagTimeOutOutError = 0;
     582:	10 92 a5 01 	sts	0x01A5, r1
	}
}
     586:	9f 91       	pop	r25
     588:	8f 91       	pop	r24
     58a:	2f 91       	pop	r18
     58c:	0f 90       	pop	r0
     58e:	0f be       	out	0x3f, r0	; 63
     590:	0f 90       	pop	r0
     592:	1f 90       	pop	r1
     594:	18 95       	reti

00000596 <initBoard>:

void initBoard(void)
{
     596:	0f 93       	push	r16
     598:	1f 93       	push	r17
	PORTG &= ~MCU_IO_RESET_bm;
     59a:	05 e6       	ldi	r16, 0x65	; 101
     59c:	10 e0       	ldi	r17, 0x00	; 0
     59e:	f8 01       	movw	r30, r16
     5a0:	80 81       	ld	r24, Z
     5a2:	8b 7f       	andi	r24, 0xFB	; 251
     5a4:	80 83       	st	Z, r24
	DDRG |= MCU_IO_RESET_bm | MCU_PG1_bm | MCU_PG0_bm;
     5a6:	e4 e6       	ldi	r30, 0x64	; 100
     5a8:	f0 e0       	ldi	r31, 0x00	; 0
     5aa:	80 81       	ld	r24, Z
     5ac:	87 60       	ori	r24, 0x07	; 7
     5ae:	80 83       	st	Z, r24

	initDigitalOutput();
     5b0:	0e 94 ce 10 	call	0x219c	; 0x219c <initDigitalOutput>

	PORTB |= MCU_CS1_bm | MCU_CS0_bm;
     5b4:	88 b3       	in	r24, 0x18	; 24
     5b6:	81 61       	ori	r24, 0x11	; 17
     5b8:	88 bb       	out	0x18, r24	; 24
	DDRB |= ( MCU_CS1_bm | MCU_CS0_bm );
     5ba:	87 b3       	in	r24, 0x17	; 23
     5bc:	81 61       	ori	r24, 0x11	; 17
     5be:	87 bb       	out	0x17, r24	; 23

	DDRE |= MCU_RS485_DE_bm;
     5c0:	12 9a       	sbi	0x02, 2	; 2
	disable_rs485_transmit();
     5c2:	1a 98       	cbi	0x03, 2	; 3

	spi_init();
     5c4:	0e 94 86 11 	call	0x230c	; 0x230c <spi_init>
	initHmiLed();
     5c8:	0e 94 65 11 	call	0x22ca	; 0x22ca <initHmiLed>
	initAddressSwitch();
     5cc:	0e 94 06 11 	call	0x220c	; 0x220c <initAddressSwitch>
	initDigitalInput();
     5d0:	0e 94 a8 10 	call	0x2150	; 0x2150 <initDigitalInput>

	PORTG |= MCU_IO_RESET_bm;
     5d4:	f8 01       	movw	r30, r16
     5d6:	80 81       	ld	r24, Z
     5d8:	84 60       	ori	r24, 0x04	; 4
     5da:	80 83       	st	Z, r24

	TCCR3A |= (1<<WGM31) | (0<<WGM30);
     5dc:	eb e8       	ldi	r30, 0x8B	; 139
     5de:	f0 e0       	ldi	r31, 0x00	; 0
     5e0:	80 81       	ld	r24, Z
     5e2:	82 60       	ori	r24, 0x02	; 2
     5e4:	80 83       	st	Z, r24
	TCCR3B |= (0<<CS32) | (1<<CS31) | (1<<CS30);
     5e6:	ea e8       	ldi	r30, 0x8A	; 138
     5e8:	f0 e0       	ldi	r31, 0x00	; 0
     5ea:	80 81       	ld	r24, Z
     5ec:	83 60       	ori	r24, 0x03	; 3
     5ee:	80 83       	st	Z, r24

	ETIMSK |= (1<<OCIE3A);
     5f0:	ed e7       	ldi	r30, 0x7D	; 125
     5f2:	f0 e0       	ldi	r31, 0x00	; 0
     5f4:	80 81       	ld	r24, Z
     5f6:	80 61       	ori	r24, 0x10	; 16
     5f8:	80 83       	st	Z, r24
	OCR3A = 249;
     5fa:	89 ef       	ldi	r24, 0xF9	; 249
     5fc:	90 e0       	ldi	r25, 0x00	; 0
     5fe:	90 93 87 00 	sts	0x0087, r25
     602:	80 93 86 00 	sts	0x0086, r24
}
     606:	1f 91       	pop	r17
     608:	0f 91       	pop	r16
     60a:	08 95       	ret

0000060c <eMBRegDiscreteCB>:
{
	initRS485( 115200, 8, 1, 1 );
}

eMBErrorCode eMBRegDiscreteCB(UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNDiscrete)
{
     60c:	ef 92       	push	r14
     60e:	ff 92       	push	r15
     610:	0f 93       	push	r16
     612:	1f 93       	push	r17
     614:	cf 93       	push	r28
     616:	df 93       	push	r29
     618:	7c 01       	movw	r14, r24
	short iNDiscrete = ( short )usNDiscrete;
	unsigned short usBitOffset;

	// MB_FUNC_READ_DISCRETE_INPUTS          ( 2 )
	/* Check if we have registers mapped at this block. */
	if( (usAddress >= REG_DISC_START) &&
     61a:	61 15       	cp	r22, r1
     61c:	71 05       	cpc	r23, r1
     61e:	51 f1       	breq	.+84     	; 0x674 <eMBRegDiscreteCB+0x68>
     620:	ca 01       	movw	r24, r20
     622:	86 0f       	add	r24, r22
     624:	97 1f       	adc	r25, r23
     626:	86 36       	cpi	r24, 0x66	; 102
     628:	91 05       	cpc	r25, r1
     62a:	20 f5       	brcc	.+72     	; 0x674 <eMBRegDiscreteCB+0x68>
	initRS485( 115200, 8, 1, 1 );
}

eMBErrorCode eMBRegDiscreteCB(UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNDiscrete)
{
	short iNDiscrete = ( short )usNDiscrete;
     62c:	ea 01       	movw	r28, r20
	// MB_FUNC_READ_DISCRETE_INPUTS          ( 2 )
	/* Check if we have registers mapped at this block. */
	if( (usAddress >= REG_DISC_START) &&
		(usAddress + usNDiscrete <= REG_DISC_START + REG_DISC_SIZE)
	) {
		usBitOffset = ( unsigned short )( usAddress - REG_DISC_START );
     62e:	8b 01       	movw	r16, r22
     630:	01 50       	subi	r16, 0x01	; 1
     632:	10 40       	sbci	r17, 0x00	; 0
     634:	12 c0       	rjmp	.+36     	; 0x65a <eMBRegDiscreteCB+0x4e>
		while(iNDiscrete > 0) {
			*pucRegBuffer++ =
     636:	ae 01       	movw	r20, r28
     638:	c9 30       	cpi	r28, 0x09	; 9
     63a:	d1 05       	cpc	r29, r1
     63c:	14 f0       	brlt	.+4      	; 0x642 <eMBRegDiscreteCB+0x36>
     63e:	48 e0       	ldi	r20, 0x08	; 8
     640:	50 e0       	ldi	r21, 0x00	; 0
     642:	8a e4       	ldi	r24, 0x4A	; 74
     644:	93 e0       	ldi	r25, 0x03	; 3
     646:	b8 01       	movw	r22, r16
     648:	50 e0       	ldi	r21, 0x00	; 0
     64a:	0e 94 d6 0c 	call	0x19ac	; 0x19ac <xMBUtilGetBits>
     64e:	f7 01       	movw	r30, r14
     650:	81 93       	st	Z+, r24
     652:	7f 01       	movw	r14, r30
			xMBUtilGetBits
			(
				ucRegDiscBuf, usBitOffset,
				(unsigned char)(iNDiscrete>8? 8:iNDiscrete)
			);
			iNDiscrete -= 8;
     654:	28 97       	sbiw	r28, 0x08	; 8
			usBitOffset += 8;
     656:	08 5f       	subi	r16, 0xF8	; 248
     658:	1f 4f       	sbci	r17, 0xFF	; 255
	/* Check if we have registers mapped at this block. */
	if( (usAddress >= REG_DISC_START) &&
		(usAddress + usNDiscrete <= REG_DISC_START + REG_DISC_SIZE)
	) {
		usBitOffset = ( unsigned short )( usAddress - REG_DISC_START );
		while(iNDiscrete > 0) {
     65a:	1c 16       	cp	r1, r28
     65c:	1d 06       	cpc	r1, r29
     65e:	5c f3       	brlt	.-42     	; 0x636 <eMBRegDiscreteCB+0x2a>
			);
			iNDiscrete -= 8;
			usBitOffset += 8;
		}

		uiModbusTimeOutCounter = uiRegHolding[18];
     660:	80 91 cc 01 	lds	r24, 0x01CC
     664:	90 91 cd 01 	lds	r25, 0x01CD
     668:	90 93 a7 01 	sts	0x01A7, r25
     66c:	80 93 a6 01 	sts	0x01A6, r24
     670:	80 e0       	ldi	r24, 0x00	; 0
     672:	01 c0       	rjmp	.+2      	; 0x676 <eMBRegDiscreteCB+0x6a>
		return MB_ENOERR;
     674:	81 e0       	ldi	r24, 0x01	; 1
	}
	
	return MB_ENOREG;
}
     676:	df 91       	pop	r29
     678:	cf 91       	pop	r28
     67a:	1f 91       	pop	r17
     67c:	0f 91       	pop	r16
     67e:	ff 90       	pop	r15
     680:	ef 90       	pop	r14
     682:	08 95       	ret

00000684 <eMBRegCoilsCB>:

eMBErrorCode eMBRegCoilsCB( UCHAR * pucRegBuffer, USHORT usAddress,
							USHORT usNCoils, eMBRegisterMode eMode
						  )
{
     684:	ef 92       	push	r14
     686:	ff 92       	push	r15
     688:	0f 93       	push	r16
     68a:	1f 93       	push	r17
     68c:	cf 93       	push	r28
     68e:	df 93       	push	r29
     690:	7c 01       	movw	r14, r24
    short           iNCoils = ( short )usNCoils;
    unsigned short  usBitOffset;
	
	/* Check if we have registers mapped at this block. */
	if( (usAddress >= REG_COILS_START) &&
     692:	61 15       	cp	r22, r1
     694:	71 05       	cpc	r23, r1
     696:	09 f4       	brne	.+2      	; 0x69a <eMBRegCoilsCB+0x16>
     698:	50 c0       	rjmp	.+160    	; 0x73a <eMBRegCoilsCB+0xb6>
     69a:	ca 01       	movw	r24, r20
     69c:	86 0f       	add	r24, r22
     69e:	97 1f       	adc	r25, r23
     6a0:	86 36       	cpi	r24, 0x66	; 102
     6a2:	91 05       	cpc	r25, r1
     6a4:	08 f0       	brcs	.+2      	; 0x6a8 <eMBRegCoilsCB+0x24>
     6a6:	49 c0       	rjmp	.+146    	; 0x73a <eMBRegCoilsCB+0xb6>

eMBErrorCode eMBRegCoilsCB( UCHAR * pucRegBuffer, USHORT usAddress,
							USHORT usNCoils, eMBRegisterMode eMode
						  )
{
    short           iNCoils = ( short )usNCoils;
     6a8:	ea 01       	movw	r28, r20
	
	/* Check if we have registers mapped at this block. */
	if( (usAddress >= REG_COILS_START) &&
		(usAddress + usNCoils <= REG_COILS_START + REG_COILS_SIZE)
	) {
		usBitOffset = (unsigned short)(usAddress - REG_COILS_START);
     6aa:	8b 01       	movw	r16, r22
     6ac:	01 50       	subi	r16, 0x01	; 1
     6ae:	10 40       	sbci	r17, 0x00	; 0
		switch(eMode) {
     6b0:	22 23       	and	r18, r18
     6b2:	b1 f0       	breq	.+44     	; 0x6e0 <eMBRegCoilsCB+0x5c>
     6b4:	21 30       	cpi	r18, 0x01	; 1
     6b6:	09 f0       	breq	.+2      	; 0x6ba <eMBRegCoilsCB+0x36>
     6b8:	40 c0       	rjmp	.+128    	; 0x73a <eMBRegCoilsCB+0xb6>
     6ba:	16 c0       	rjmp	.+44     	; 0x6e8 <eMBRegCoilsCB+0x64>
			Read current values and pass to protocol stack.
			MB_FUNC_READ_COILS						( 1 )
		*/
		case MB_REG_READ:
			while( iNCoils > 0 ) {
				*pucRegBuffer++ =
     6bc:	ae 01       	movw	r20, r28
     6be:	c9 30       	cpi	r28, 0x09	; 9
     6c0:	d1 05       	cpc	r29, r1
     6c2:	14 f0       	brlt	.+4      	; 0x6c8 <eMBRegCoilsCB+0x44>
     6c4:	48 e0       	ldi	r20, 0x08	; 8
     6c6:	50 e0       	ldi	r21, 0x00	; 0
     6c8:	8e e3       	ldi	r24, 0x3E	; 62
     6ca:	93 e0       	ldi	r25, 0x03	; 3
     6cc:	b8 01       	movw	r22, r16
     6ce:	50 e0       	ldi	r21, 0x00	; 0
     6d0:	0e 94 d6 0c 	call	0x19ac	; 0x19ac <xMBUtilGetBits>
     6d4:	f7 01       	movw	r30, r14
     6d6:	81 93       	st	Z+, r24
     6d8:	7f 01       	movw	r14, r30
				xMBUtilGetBits( ucRegCoilsBuf, usBitOffset,
								(unsigned char)((iNCoils > 8) ? 8 : iNCoils)
				);
				usBitOffset += 8;
     6da:	08 5f       	subi	r16, 0xF8	; 248
     6dc:	1f 4f       	sbci	r17, 0xFF	; 255
				iNCoils -= 8;
     6de:	28 97       	sbiw	r28, 0x08	; 8
		/*
			Read current values and pass to protocol stack.
			MB_FUNC_READ_COILS						( 1 )
		*/
		case MB_REG_READ:
			while( iNCoils > 0 ) {
     6e0:	1c 16       	cp	r1, r28
     6e2:	1d 06       	cpc	r1, r29
     6e4:	5c f3       	brlt	.-42     	; 0x6bc <eMBRegCoilsCB+0x38>
     6e6:	1f c0       	rjmp	.+62     	; 0x726 <eMBRegCoilsCB+0xa2>
		 	Update current register values.
		 	MB_FUNC_WRITE_SINGLE_COIL				( 5 )
			MB_FUNC_WRITE_MULTIPLE_COILS			( 15 )
		 */
		 case MB_REG_WRITE:
			uiModbusTimeOutCounter = uiRegHolding[18];
     6e8:	80 91 cc 01 	lds	r24, 0x01CC
     6ec:	90 91 cd 01 	lds	r25, 0x01CD
     6f0:	90 93 a7 01 	sts	0x01A7, r25
     6f4:	80 93 a6 01 	sts	0x01A6, r24
     6f8:	13 c0       	rjmp	.+38     	; 0x720 <eMBRegCoilsCB+0x9c>

		 	while( iNCoils > 0 ) {
				xMBUtilSetBits( ucRegCoilsBuf, usBitOffset,
     6fa:	f7 01       	movw	r30, r14
     6fc:	21 91       	ld	r18, Z+
     6fe:	7f 01       	movw	r14, r30
     700:	ae 01       	movw	r20, r28
     702:	c9 30       	cpi	r28, 0x09	; 9
     704:	d1 05       	cpc	r29, r1
     706:	14 f0       	brlt	.+4      	; 0x70c <eMBRegCoilsCB+0x88>
     708:	48 e0       	ldi	r20, 0x08	; 8
     70a:	50 e0       	ldi	r21, 0x00	; 0
     70c:	8e e3       	ldi	r24, 0x3E	; 62
     70e:	93 e0       	ldi	r25, 0x03	; 3
     710:	b8 01       	movw	r22, r16
     712:	50 e0       	ldi	r21, 0x00	; 0
     714:	30 e0       	ldi	r19, 0x00	; 0
     716:	0e 94 9c 0c 	call	0x1938	; 0x1938 <xMBUtilSetBits>
								(unsigned char)((iNCoils > 8) ? 8 : iNCoils),
								*pucRegBuffer++
				);
				usBitOffset += 8;
     71a:	08 5f       	subi	r16, 0xF8	; 248
     71c:	1f 4f       	sbci	r17, 0xFF	; 255
				iNCoils -= 8;
     71e:	28 97       	sbiw	r28, 0x08	; 8
			MB_FUNC_WRITE_MULTIPLE_COILS			( 15 )
		 */
		 case MB_REG_WRITE:
			uiModbusTimeOutCounter = uiRegHolding[18];

		 	while( iNCoils > 0 ) {
     720:	1c 16       	cp	r1, r28
     722:	1d 06       	cpc	r1, r29
     724:	54 f3       	brlt	.-44     	; 0x6fa <eMBRegCoilsCB+0x76>
				);
				usBitOffset += 8;
				iNCoils -= 8;
			}

			uiModbusTimeOutCounter = uiRegHolding[18];
     726:	80 91 cc 01 	lds	r24, 0x01CC
     72a:	90 91 cd 01 	lds	r25, 0x01CD
     72e:	90 93 a7 01 	sts	0x01A7, r25
     732:	80 93 a6 01 	sts	0x01A6, r24
     736:	80 e0       	ldi	r24, 0x00	; 0
     738:	01 c0       	rjmp	.+2      	; 0x73c <eMBRegCoilsCB+0xb8>
		 return MB_ENOERR;
     73a:	81 e0       	ldi	r24, 0x01	; 1
		}
	}
	
	return MB_ENOREG;
}
     73c:	df 91       	pop	r29
     73e:	cf 91       	pop	r28
     740:	1f 91       	pop	r17
     742:	0f 91       	pop	r16
     744:	ff 90       	pop	r15
     746:	ef 90       	pop	r14
     748:	08 95       	ret

0000074a <veznaEepRestoreUartSetings>:
{
	initRS485( 9600, 8, 1, 0 );
}

void veznaEepRestoreUartSetings( void *lpObject )
{
     74a:	0f 93       	push	r16
	initRS485( 115200, 8, 1, 1 );
     74c:	60 e0       	ldi	r22, 0x00	; 0
     74e:	72 ec       	ldi	r23, 0xC2	; 194
     750:	81 e0       	ldi	r24, 0x01	; 1
     752:	90 e0       	ldi	r25, 0x00	; 0
     754:	48 e0       	ldi	r20, 0x08	; 8
     756:	21 e0       	ldi	r18, 0x01	; 1
     758:	01 e0       	ldi	r16, 0x01	; 1
     75a:	0e 94 95 16 	call	0x2d2a	; 0x2d2a <initRS485>
}
     75e:	0f 91       	pop	r16
     760:	08 95       	ret

00000762 <veznaEepSetUartSetings>:
{
	uiModbusTimeOutCounter = uiRegHolding[18];
}

void veznaEepSetUartSetings( void *lpObject )
{
     762:	0f 93       	push	r16
	initRS485( 9600, 8, 1, 0 );
     764:	60 e8       	ldi	r22, 0x80	; 128
     766:	75 e2       	ldi	r23, 0x25	; 37
     768:	80 e0       	ldi	r24, 0x00	; 0
     76a:	90 e0       	ldi	r25, 0x00	; 0
     76c:	48 e0       	ldi	r20, 0x08	; 8
     76e:	21 e0       	ldi	r18, 0x01	; 1
     770:	00 e0       	ldi	r16, 0x00	; 0
     772:	0e 94 95 16 	call	0x2d2a	; 0x2d2a <initRS485>
}
     776:	0f 91       	pop	r16
     778:	08 95       	ret

0000077a <main>:
volatile uint8_t ucRegDiscBufA3Temp[2];

/* ----------------------- Start implementation -----------------------------*/

int main(void)
{
     77a:	5f 92       	push	r5
     77c:	6f 92       	push	r6
     77e:	7f 92       	push	r7
     780:	8f 92       	push	r8
     782:	9f 92       	push	r9
     784:	af 92       	push	r10
     786:	bf 92       	push	r11
     788:	cf 92       	push	r12
     78a:	df 92       	push	r13
     78c:	ef 92       	push	r14
     78e:	ff 92       	push	r15
     790:	0f 93       	push	r16
     792:	1f 93       	push	r17
     794:	df 93       	push	r29
     796:	cf 93       	push	r28
     798:	cd b7       	in	r28, 0x3d	; 61
     79a:	de b7       	in	r29, 0x3e	; 62
     79c:	28 97       	sbiw	r28, 0x08	; 8
     79e:	0f b6       	in	r0, 0x3f	; 63
     7a0:	f8 94       	cli
     7a2:	de bf       	out	0x3e, r29	; 62
     7a4:	0f be       	out	0x3f, r0	; 63
     7a6:	cd bf       	out	0x3d, r28	; 61
	uint8_t fFirstRun = 1, ucRS485_address, ucRS485_address_old = 0;
	UCHAR ucSlaveID[] = { 0xAA, 0xBB, 0xCC };
     7a8:	de 01       	movw	r26, r28
     7aa:	16 96       	adiw	r26, 0x06	; 6
     7ac:	e0 e0       	ldi	r30, 0x00	; 0
     7ae:	f1 e0       	ldi	r31, 0x01	; 1
     7b0:	83 e0       	ldi	r24, 0x03	; 3
     7b2:	01 90       	ld	r0, Z+
     7b4:	0d 92       	st	X+, r0
     7b6:	81 50       	subi	r24, 0x01	; 1
     7b8:	e1 f7       	brne	.-8      	; 0x7b2 <main+0x38>
	eMBErrorCode eStatus;
	uint16_t remote_run = 0;
     7ba:	1d 82       	std	Y+5, r1	; 0x05
     7bc:	1c 82       	std	Y+4, r1	; 0x04

	volatile uint8_t ucFlagOutError, ucTrigOut0Error = 0, ucTrigOut1Error = 0;
     7be:	1a 82       	std	Y+2, r1	; 0x02
     7c0:	1b 82       	std	Y+3, r1	; 0x03
	uint8_t ucAutoStopIfOutError = 1;
	uint8_t i, n;

	initBoard();
     7c2:	0e 94 cb 02 	call	0x596	; 0x596 <initBoard>
	
	rs485TaskInit();
     7c6:	0e 94 80 15 	call	0x2b00	; 0x2b00 <rs485TaskInit>

	///////////////////////////////////////////////////////////////////////

	rs485ChanelDefInit( &arrRS485Chanel[1] );
     7ca:	89 e5       	ldi	r24, 0x59	; 89
     7cc:	95 e0       	ldi	r25, 0x05	; 5
     7ce:	0e 94 b5 15 	call	0x2b6a	; 0x2b6a <rs485ChanelDefInit>

	stSlaveChanelReadInputsA3.address = 3;
     7d2:	63 e0       	ldi	r22, 0x03	; 3
     7d4:	56 2e       	mov	r5, r22
     7d6:	50 92 3d 05 	sts	0x053D, r5
	stSlaveChanelReadInputsA3.inputs_address = 0;
     7da:	10 92 40 05 	sts	0x0540, r1
	stSlaveChanelReadInputsA3.inputs_number = 10;
     7de:	0a e0       	ldi	r16, 0x0A	; 10
     7e0:	10 e0       	ldi	r17, 0x00	; 0
     7e2:	10 93 42 05 	sts	0x0542, r17
     7e6:	00 93 41 05 	sts	0x0541, r16
	stSlaveChanelReadInputsA3.lpInputs = (uint8_t*)ucRegDiscBufA3;
     7ea:	8a e3       	ldi	r24, 0x3A	; 58
     7ec:	95 e0       	ldi	r25, 0x05	; 5
     7ee:	90 93 3f 05 	sts	0x053F, r25
     7f2:	80 93 3e 05 	sts	0x053E, r24

	arrRS485Chanel[1].lpData = (void*)&stSlaveChanelReadInputsA3;
     7f6:	8c e3       	ldi	r24, 0x3C	; 60
     7f8:	95 e0       	ldi	r25, 0x05	; 5
     7fa:	90 93 5a 05 	sts	0x055A, r25
     7fe:	80 93 59 05 	sts	0x0559, r24
	arrRS485Chanel[1].ucEnableRequest = 1;
     802:	77 24       	eor	r7, r7
     804:	73 94       	inc	r7
     806:	70 92 5d 05 	sts	0x055D, r7
	arrRS485Chanel[1].msReadTimeOut = 5;
     80a:	55 e0       	ldi	r21, 0x05	; 5
     80c:	c5 2e       	mov	r12, r21
     80e:	d1 2c       	mov	r13, r1
     810:	d0 92 5c 05 	sts	0x055C, r13
     814:	c0 92 5b 05 	sts	0x055B, r12

	arrRS485Chanel[1].rs485SendRequestFunc = mbSendRequestReadInputStatus;
     818:	48 eb       	ldi	r20, 0xB8	; 184
     81a:	84 2e       	mov	r8, r20
     81c:	43 e1       	ldi	r20, 0x13	; 19
     81e:	94 2e       	mov	r9, r20
     820:	90 92 69 05 	sts	0x0569, r9
     824:	80 92 68 05 	sts	0x0568, r8
	arrRS485Chanel[1].rs485GetResponseFunc = mbReceiveRequestReadInputStatus;
     828:	30 e7       	ldi	r19, 0x70	; 112
     82a:	a3 2e       	mov	r10, r19
     82c:	32 e1       	ldi	r19, 0x12	; 18
     82e:	b3 2e       	mov	r11, r19
     830:	b0 92 6b 05 	sts	0x056B, r11
     834:	a0 92 6a 05 	sts	0x056A, r10
	arrRS485Chanel[1].rs485ClrTimeOutError = mbMasterClrTimeOutError;
     838:	27 e6       	ldi	r18, 0x67	; 103
     83a:	e2 2e       	mov	r14, r18
     83c:	21 e0       	ldi	r18, 0x01	; 1
     83e:	f2 2e       	mov	r15, r18
     840:	f0 92 63 05 	sts	0x0563, r15
     844:	e0 92 62 05 	sts	0x0562, r14

	rs485AddChanel( &arrRS485Chanel[1] );
     848:	89 e5       	ldi	r24, 0x59	; 89
     84a:	95 e0       	ldi	r25, 0x05	; 5
     84c:	0e 94 9c 15 	call	0x2b38	; 0x2b38 <rs485AddChanel>

	// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

	rs485ChanelDefInit( &arrRS485Chanel[2] );
     850:	8c e6       	ldi	r24, 0x6C	; 108
     852:	95 e0       	ldi	r25, 0x05	; 5
     854:	0e 94 b5 15 	call	0x2b6a	; 0x2b6a <rs485ChanelDefInit>

	stSlaveChanelReadInputsA11.address = 11;
     858:	9b e0       	ldi	r25, 0x0B	; 11
     85a:	69 2e       	mov	r6, r25
     85c:	60 92 2a 05 	sts	0x052A, r6
	stSlaveChanelReadInputsA11.inputs_address = 0;
     860:	10 92 2d 05 	sts	0x052D, r1
	stSlaveChanelReadInputsA11.inputs_number = 10;
     864:	10 93 2f 05 	sts	0x052F, r17
     868:	00 93 2e 05 	sts	0x052E, r16
	stSlaveChanelReadInputsA11.lpInputs = (uint8_t*)ucRegDiscBufA11;
     86c:	04 e0       	ldi	r16, 0x04	; 4
     86e:	16 e0       	ldi	r17, 0x06	; 6
     870:	10 93 2c 05 	sts	0x052C, r17
     874:	00 93 2b 05 	sts	0x052B, r16

	arrRS485Chanel[2].lpData = (void*)&stSlaveChanelReadInputsA11;
     878:	89 e2       	ldi	r24, 0x29	; 41
     87a:	95 e0       	ldi	r25, 0x05	; 5
     87c:	90 93 6d 05 	sts	0x056D, r25
     880:	80 93 6c 05 	sts	0x056C, r24
	arrRS485Chanel[2].ucEnableRequest = 1;
     884:	70 92 70 05 	sts	0x0570, r7
	arrRS485Chanel[2].msReadTimeOut = 5;
     888:	d0 92 6f 05 	sts	0x056F, r13
     88c:	c0 92 6e 05 	sts	0x056E, r12

	arrRS485Chanel[2].rs485SendRequestFunc = mbSendRequestReadInputStatus;
     890:	90 92 7c 05 	sts	0x057C, r9
     894:	80 92 7b 05 	sts	0x057B, r8
	arrRS485Chanel[2].rs485GetResponseFunc = mbReceiveRequestReadInputStatus;
     898:	b0 92 7e 05 	sts	0x057E, r11
     89c:	a0 92 7d 05 	sts	0x057D, r10
	arrRS485Chanel[2].rs485ClrTimeOutError = mbMasterClrTimeOutError;
     8a0:	f0 92 76 05 	sts	0x0576, r15
     8a4:	e0 92 75 05 	sts	0x0575, r14

	rs485AddChanel( &arrRS485Chanel[2] );
     8a8:	8c e6       	ldi	r24, 0x6C	; 108
     8aa:	95 e0       	ldi	r25, 0x05	; 5
     8ac:	0e 94 9c 15 	call	0x2b38	; 0x2b38 <rs485AddChanel>

	///////////////////////////////////////////////////////////////////////

	rs485ChanelDefInit( &arrRS485Chanel[3] );
     8b0:	8f e7       	ldi	r24, 0x7F	; 127
     8b2:	95 e0       	ldi	r25, 0x05	; 5
     8b4:	0e 94 b5 15 	call	0x2b6a	; 0x2b6a <rs485ChanelDefInit>

	stSlaveChanelWriteCoilsA3.address = 3;
     8b8:	50 92 19 05 	sts	0x0519, r5
	stSlaveChanelWriteCoilsA3.coils_address = 0;
     8bc:	10 92 1c 05 	sts	0x051C, r1
	stSlaveChanelWriteCoilsA3.coils_number = 12;
     8c0:	8c e0       	ldi	r24, 0x0C	; 12
     8c2:	a8 2e       	mov	r10, r24
     8c4:	b1 2c       	mov	r11, r1
     8c6:	b0 92 1e 05 	sts	0x051E, r11
     8ca:	a0 92 1d 05 	sts	0x051D, r10
	stSlaveChanelWriteCoilsA3.lpCoils = (uint8_t*)ucRegDiscBufA11;
     8ce:	10 93 1b 05 	sts	0x051B, r17
     8d2:	00 93 1a 05 	sts	0x051A, r16

	arrRS485Chanel[3].lpData = (void*)&stSlaveChanelWriteCoilsA3;
     8d6:	88 e1       	ldi	r24, 0x18	; 24
     8d8:	95 e0       	ldi	r25, 0x05	; 5
     8da:	90 93 80 05 	sts	0x0580, r25
     8de:	80 93 7f 05 	sts	0x057F, r24
	arrRS485Chanel[3].ucEnableRequest = 1;
     8e2:	70 92 83 05 	sts	0x0583, r7
	arrRS485Chanel[3].msReadTimeOut = 5;
     8e6:	d0 92 82 05 	sts	0x0582, r13
     8ea:	c0 92 81 05 	sts	0x0581, r12

	arrRS485Chanel[3].rs485SendRequestFunc = mbSendRequestForceMultipleCoils;
     8ee:	14 ee       	ldi	r17, 0xE4	; 228
     8f0:	81 2e       	mov	r8, r17
     8f2:	12 e1       	ldi	r17, 0x12	; 18
     8f4:	91 2e       	mov	r9, r17
     8f6:	90 92 8f 05 	sts	0x058F, r9
     8fa:	80 92 8e 05 	sts	0x058E, r8
	arrRS485Chanel[3].rs485GetResponseFunc = mbReceiveRequestForceMultipleCoils;		
     8fe:	06 ee       	ldi	r16, 0xE6	; 230
     900:	11 e1       	ldi	r17, 0x11	; 17
     902:	10 93 91 05 	sts	0x0591, r17
     906:	00 93 90 05 	sts	0x0590, r16
	arrRS485Chanel[3].rs485ClrTimeOutError = mbMasterClrTimeOutError;
     90a:	f0 92 89 05 	sts	0x0589, r15
     90e:	e0 92 88 05 	sts	0x0588, r14

	rs485AddChanel( &arrRS485Chanel[3] );
     912:	8f e7       	ldi	r24, 0x7F	; 127
     914:	95 e0       	ldi	r25, 0x05	; 5
     916:	0e 94 9c 15 	call	0x2b38	; 0x2b38 <rs485AddChanel>
	
	// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
	
	rs485ChanelDefInit( &arrRS485Chanel[4] );
     91a:	82 e9       	ldi	r24, 0x92	; 146
     91c:	95 e0       	ldi	r25, 0x05	; 5
     91e:	0e 94 b5 15 	call	0x2b6a	; 0x2b6a <rs485ChanelDefInit>

	stSlaveChanelWriteCoilsA11.address = 11;
     922:	60 92 34 05 	sts	0x0534, r6
	stSlaveChanelWriteCoilsA11.coils_address = 0;
     926:	10 92 37 05 	sts	0x0537, r1
	stSlaveChanelWriteCoilsA11.coils_number = 12;
     92a:	b0 92 39 05 	sts	0x0539, r11
     92e:	a0 92 38 05 	sts	0x0538, r10
	stSlaveChanelWriteCoilsA11.lpCoils = (uint8_t*)ucRegDiscBufA3Temp;
     932:	84 e4       	ldi	r24, 0x44	; 68
     934:	95 e0       	ldi	r25, 0x05	; 5
     936:	90 93 36 05 	sts	0x0536, r25
     93a:	80 93 35 05 	sts	0x0535, r24

	arrRS485Chanel[4].lpData = (void*)&stSlaveChanelWriteCoilsA11;
     93e:	83 e3       	ldi	r24, 0x33	; 51
     940:	95 e0       	ldi	r25, 0x05	; 5
     942:	90 93 93 05 	sts	0x0593, r25
     946:	80 93 92 05 	sts	0x0592, r24
	arrRS485Chanel[4].ucEnableRequest = 1;
     94a:	70 92 96 05 	sts	0x0596, r7
	arrRS485Chanel[4].msReadTimeOut = 5;
     94e:	d0 92 95 05 	sts	0x0595, r13
     952:	c0 92 94 05 	sts	0x0594, r12

	arrRS485Chanel[4].rs485SendRequestFunc = mbSendRequestForceMultipleCoils;
     956:	90 92 a2 05 	sts	0x05A2, r9
     95a:	80 92 a1 05 	sts	0x05A1, r8
	arrRS485Chanel[4].rs485GetResponseFunc = mbReceiveRequestForceMultipleCoils;		
     95e:	10 93 a4 05 	sts	0x05A4, r17
     962:	00 93 a3 05 	sts	0x05A3, r16
	arrRS485Chanel[4].rs485ClrTimeOutError = mbMasterClrTimeOutError;
     966:	f0 92 9c 05 	sts	0x059C, r15
     96a:	e0 92 9b 05 	sts	0x059B, r14

	rs485AddChanel( &arrRS485Chanel[4] );
     96e:	82 e9       	ldi	r24, 0x92	; 146
     970:	95 e0       	ldi	r25, 0x05	; 5
     972:	0e 94 9c 15 	call	0x2b38	; 0x2b38 <rs485AddChanel>

	///////////////////////////////////////////////////////////////////////

	rs485ChanelDefInit( &arrRS485Chanel[5] );
     976:	85 ea       	ldi	r24, 0xA5	; 165
     978:	95 e0       	ldi	r25, 0x05	; 5
     97a:	0e 94 b5 15 	call	0x2b6a	; 0x2b6a <rs485ChanelDefInit>

	stSlaveChanelPresetRegisterA10.address = 11;
     97e:	60 92 20 05 	sts	0x0520, r6
	stSlaveChanelPresetRegisterA10.register_address = 15;
     982:	8f e0       	ldi	r24, 0x0F	; 15
     984:	90 e0       	ldi	r25, 0x00	; 0
     986:	90 93 22 05 	sts	0x0522, r25
     98a:	80 93 21 05 	sts	0x0521, r24
	stSlaveChanelPresetRegisterA10.lpRegister = &remote_run;
     98e:	ce 01       	movw	r24, r28
     990:	04 96       	adiw	r24, 0x04	; 4
     992:	90 93 24 05 	sts	0x0524, r25
     996:	80 93 23 05 	sts	0x0523, r24
	stSlaveChanelPresetRegisterA10.lpRegisterNew = NULL;
     99a:	10 92 26 05 	sts	0x0526, r1
     99e:	10 92 25 05 	sts	0x0525, r1

	arrRS485Chanel[5].lpData = (void*)&stSlaveChanelPresetRegisterA10;
     9a2:	8f e1       	ldi	r24, 0x1F	; 31
     9a4:	95 e0       	ldi	r25, 0x05	; 5
     9a6:	90 93 a6 05 	sts	0x05A6, r25
     9aa:	80 93 a5 05 	sts	0x05A5, r24
	arrRS485Chanel[5].ucEnableRequest = 1;
     9ae:	70 92 a9 05 	sts	0x05A9, r7
	arrRS485Chanel[5].msReadTimeOut = 5;
     9b2:	d0 92 a8 05 	sts	0x05A8, r13
     9b6:	c0 92 a7 05 	sts	0x05A7, r12

	arrRS485Chanel[5].rs485SendRequestFunc = mbSendRequestPresetSingleRegister;
     9ba:	8a e4       	ldi	r24, 0x4A	; 74
     9bc:	93 e1       	ldi	r25, 0x13	; 19
     9be:	90 93 b5 05 	sts	0x05B5, r25
     9c2:	80 93 b4 05 	sts	0x05B4, r24
	arrRS485Chanel[5].rs485GetResponseFunc = rs485getResponseNullFunc; // ???
     9c6:	89 ed       	ldi	r24, 0xD9	; 217
     9c8:	95 e1       	ldi	r25, 0x15	; 21
     9ca:	90 93 b7 05 	sts	0x05B7, r25
     9ce:	80 93 b6 05 	sts	0x05B6, r24
	arrRS485Chanel[5].rs485ClrTimeOutError = mbMasterClrTimeOutError;
     9d2:	f0 92 af 05 	sts	0x05AF, r15
     9d6:	e0 92 ae 05 	sts	0x05AE, r14

	rs485AddChanel( &arrRS485Chanel[5] );
     9da:	85 ea       	ldi	r24, 0xA5	; 165
     9dc:	95 e0       	ldi	r25, 0x05	; 5
     9de:	0e 94 9c 15 	call	0x2b38	; 0x2b38 <rs485AddChanel>

	///////////////////////////////////////////////////////////////////////

	sei();
     9e2:	78 94       	sei
     9e4:	11 e0       	ldi	r17, 0x01	; 1
     9e6:	00 e0       	ldi	r16, 0x00	; 0
	while( 1 ) {
		readDigitalInput( (uint8_t*)inPort );

		ucTrigOut0Error |= ( !inPort[22] && inPort[20] ); // !MCU_DO_DIAG0_bm && MCU_VCC_FB0_bm
     9e8:	aa 24       	eor	r10, r10
     9ea:	a3 94       	inc	r10

			eStatus = eMBDisable();

			if( !rs485TaskIsEnable() ) {
				eStatus = eMBInit( MB_RTU, ucRS485_address, 0, 115200, MB_PAR_EVEN );
				eStatus = eMBSetSlaveID( 0x34, TRUE, ucSlaveID, 3 );
     9ec:	b6 e0       	ldi	r27, 0x06	; 6
     9ee:	6b 2e       	mov	r6, r27
     9f0:	71 2c       	mov	r7, r1
     9f2:	6c 0e       	add	r6, r28
     9f4:	7d 1e       	adc	r7, r29
		n = 0;
		for( i = 0; i < 19; i++ ) {
			n = i / 8;
			outPort[ i ] = 0;
			if( ucRegCoilsBuf[ n ] & ( 1<<(i - 8 * n) ) ) {
				outPort[i] = 1;
     9f6:	88 24       	eor	r8, r8
     9f8:	83 94       	inc	r8

	///////////////////////////////////////////////////////////////////////

	sei();
	while( 1 ) {
		readDigitalInput( (uint8_t*)inPort );
     9fa:	89 e3       	ldi	r24, 0x39	; 57
     9fc:	91 e0       	ldi	r25, 0x01	; 1
     9fe:	0e 94 55 10 	call	0x20aa	; 0x20aa <readDigitalInput>

		ucTrigOut0Error |= ( !inPort[22] && inPort[20] ); // !MCU_DO_DIAG0_bm && MCU_VCC_FB0_bm
     a02:	2a 81       	ldd	r18, Y+2	; 0x02
     a04:	80 91 4f 01 	lds	r24, 0x014F
     a08:	88 23       	and	r24, r24
     a0a:	19 f0       	breq	.+6      	; 0xa12 <main+0x298>
     a0c:	80 e0       	ldi	r24, 0x00	; 0
     a0e:	90 e0       	ldi	r25, 0x00	; 0
     a10:	08 c0       	rjmp	.+16     	; 0xa22 <main+0x2a8>
     a12:	80 91 4d 01 	lds	r24, 0x014D
     a16:	90 e0       	ldi	r25, 0x00	; 0
     a18:	88 23       	and	r24, r24
     a1a:	09 f4       	brne	.+2      	; 0xa1e <main+0x2a4>
     a1c:	91 e0       	ldi	r25, 0x01	; 1
     a1e:	9a 25       	eor	r25, r10
     a20:	89 2f       	mov	r24, r25
     a22:	28 2b       	or	r18, r24
     a24:	2a 83       	std	Y+2, r18	; 0x02
		ucTrigOut1Error |= ( !inPort[23] && inPort[21] ); // !MCU_DO_DIAG1_bm && MCU_VCC_FB1_bm
     a26:	2b 81       	ldd	r18, Y+3	; 0x03
     a28:	80 91 50 01 	lds	r24, 0x0150
     a2c:	88 23       	and	r24, r24
     a2e:	19 f0       	breq	.+6      	; 0xa36 <main+0x2bc>
     a30:	80 e0       	ldi	r24, 0x00	; 0
     a32:	90 e0       	ldi	r25, 0x00	; 0
     a34:	08 c0       	rjmp	.+16     	; 0xa46 <main+0x2cc>
     a36:	80 91 4e 01 	lds	r24, 0x014E
     a3a:	90 e0       	ldi	r25, 0x00	; 0
     a3c:	88 23       	and	r24, r24
     a3e:	09 f4       	brne	.+2      	; 0xa42 <main+0x2c8>
     a40:	91 e0       	ldi	r25, 0x01	; 1
     a42:	9a 25       	eor	r25, r10
     a44:	89 2f       	mov	r24, r25
     a46:	28 2b       	or	r18, r24
     a48:	2b 83       	std	Y+3, r18	; 0x03
		ucFlagOutError = ucTrigOut1Error || ucTrigOut0Error;
     a4a:	8b 81       	ldd	r24, Y+3	; 0x03
     a4c:	88 23       	and	r24, r24
     a4e:	29 f4       	brne	.+10     	; 0xa5a <main+0x2e0>
     a50:	8a 81       	ldd	r24, Y+2	; 0x02
     a52:	20 e0       	ldi	r18, 0x00	; 0
     a54:	30 e0       	ldi	r19, 0x00	; 0
     a56:	88 23       	and	r24, r24
     a58:	11 f0       	breq	.+4      	; 0xa5e <main+0x2e4>
     a5a:	21 e0       	ldi	r18, 0x01	; 1
     a5c:	30 e0       	ldi	r19, 0x00	; 0
     a5e:	29 83       	std	Y+1, r18	; 0x01

		inPort[25] = isRun;
     a60:	80 91 38 01 	lds	r24, 0x0138
     a64:	80 93 52 01 	sts	0x0152, r24
		inPort[26] = ucTrigOut0Error;
     a68:	8a 81       	ldd	r24, Y+2	; 0x02
     a6a:	80 93 53 01 	sts	0x0153, r24
		inPort[27] = ucTrigOut1Error;
     a6e:	8b 81       	ldd	r24, Y+3	; 0x03
     a70:	80 93 54 01 	sts	0x0154, r24
		inPort[28] = ucFlagTimeOutOutError;
     a74:	80 91 a5 01 	lds	r24, 0x01A5
     a78:	80 93 55 01 	sts	0x0155, r24

		ucRS485_address = readAddressSwitch();
     a7c:	0e 94 dc 10 	call	0x21b8	; 0x21b8 <readAddressSwitch>
     a80:	c8 2e       	mov	r12, r24

		if( fFirstRun || ( ucRS485_address != ucRS485_address_old ) ) {
     a82:	11 23       	and	r17, r17
     a84:	11 f4       	brne	.+4      	; 0xa8a <main+0x310>
     a86:	80 17       	cp	r24, r16
     a88:	51 f1       	breq	.+84     	; 0xade <main+0x364>
			ucRS485_address_old = ucRS485_address;

			if( !ucRS485_address ) {
     a8a:	cc 20       	and	r12, r12
     a8c:	19 f4       	brne	.+6      	; 0xa94 <main+0x31a>
				rs485TaskEnable();
     a8e:	0e 94 76 15 	call	0x2aec	; 0x2aec <rs485TaskEnable>
     a92:	02 c0       	rjmp	.+4      	; 0xa98 <main+0x31e>
			} else {
				rs485TaskDisable();
     a94:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <rs485TaskDisable>
			}

			eStatus = eMBDisable();
     a98:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <eMBDisable>

			if( !rs485TaskIsEnable() ) {
     a9c:	0e 94 7d 15 	call	0x2afa	; 0x2afa <rs485TaskIsEnable>
     aa0:	88 23       	and	r24, r24
     aa2:	a1 f4       	brne	.+40     	; 0xacc <main+0x352>
				eStatus = eMBInit( MB_RTU, ucRS485_address, 0, 115200, MB_PAR_EVEN );
     aa4:	6c 2d       	mov	r22, r12
     aa6:	40 e0       	ldi	r20, 0x00	; 0
     aa8:	00 e0       	ldi	r16, 0x00	; 0
     aaa:	12 ec       	ldi	r17, 0xC2	; 194
     aac:	21 e0       	ldi	r18, 0x01	; 1
     aae:	30 e0       	ldi	r19, 0x00	; 0
     ab0:	a2 e0       	ldi	r26, 0x02	; 2
     ab2:	ea 2e       	mov	r14, r26
     ab4:	0e 94 c1 0f 	call	0x1f82	; 0x1f82 <eMBInit>
				eStatus = eMBSetSlaveID( 0x34, TRUE, ucSlaveID, 3 );
     ab8:	84 e3       	ldi	r24, 0x34	; 52
     aba:	61 e0       	ldi	r22, 0x01	; 1
     abc:	a3 01       	movw	r20, r6
     abe:	23 e0       	ldi	r18, 0x03	; 3
     ac0:	30 e0       	ldi	r19, 0x00	; 0
     ac2:	0e 94 6c 0c 	call	0x18d8	; 0x18d8 <eMBSetSlaveID>
				eStatus = eMBEnable();
     ac6:	0e 94 13 0f 	call	0x1e26	; 0x1e26 <eMBEnable>
     aca:	09 c0       	rjmp	.+18     	; 0xade <main+0x364>
			} else {
				initRS485( 115200, 8, 1, 1 );
     acc:	60 e0       	ldi	r22, 0x00	; 0
     ace:	72 ec       	ldi	r23, 0xC2	; 194
     ad0:	81 e0       	ldi	r24, 0x01	; 1
     ad2:	90 e0       	ldi	r25, 0x00	; 0
     ad4:	48 e0       	ldi	r20, 0x08	; 8
     ad6:	21 e0       	ldi	r18, 0x01	; 1
     ad8:	01 e0       	ldi	r16, 0x01	; 1
     ada:	0e 94 95 16 	call	0x2d2a	; 0x2d2a <initRS485>
			}
		}

		byteArrToBitArr( (uint8_t*)ucRegDiscBuf, (uint8_t*)inPort, 42 );
     ade:	8a e4       	ldi	r24, 0x4A	; 74
     ae0:	93 e0       	ldi	r25, 0x03	; 3
     ae2:	69 e3       	ldi	r22, 0x39	; 57
     ae4:	71 e0       	ldi	r23, 0x01	; 1
     ae6:	4a e2       	ldi	r20, 0x2A	; 42
     ae8:	50 e0       	ldi	r21, 0x00	; 0
     aea:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <byteArrToBitArr>

		if( uc10msTimerEvent ) {
     aee:	80 91 a1 01 	lds	r24, 0x01A1
     af2:	88 23       	and	r24, r24
     af4:	11 f0       	breq	.+4      	; 0xafa <main+0x380>
			uc10msTimerEvent = 0;
     af6:	10 92 a1 01 	sts	0x01A1, r1
		}

		if( uc100msTimerEvent ) {
     afa:	80 91 a2 01 	lds	r24, 0x01A2
     afe:	88 23       	and	r24, r24
     b00:	39 f0       	breq	.+14     	; 0xb10 <main+0x396>
			uc100msTimerEvent = 0;
     b02:	10 92 a2 01 	sts	0x01A2, r1
			ucRegDiscBufA3Temp[0] ^= 1;
     b06:	80 91 44 05 	lds	r24, 0x0544
     b0a:	8a 25       	eor	r24, r10
     b0c:	80 93 44 05 	sts	0x0544, r24
		}

		if( uc1000msTimerEvent ) {
     b10:	80 91 a3 01 	lds	r24, 0x01A3
     b14:	90 91 a4 01 	lds	r25, 0x01A4
     b18:	89 2b       	or	r24, r25
     b1a:	21 f0       	breq	.+8      	; 0xb24 <main+0x3aa>
			uc1000msTimerEvent = 0;
     b1c:	10 92 a4 01 	sts	0x01A4, r1
     b20:	10 92 a3 01 	sts	0x01A3, r1
		}

		if( !rs485TaskIsEnable() ) {
     b24:	0e 94 7d 15 	call	0x2afa	; 0x2afa <rs485TaskIsEnable>
     b28:	88 23       	and	r24, r24
     b2a:	19 f4       	brne	.+6      	; 0xb32 <main+0x3b8>
			eMBPoll();
     b2c:	0e 94 36 0f 	call	0x1e6c	; 0x1e6c <eMBPoll>
     b30:	0b c0       	rjmp	.+22     	; 0xb48 <main+0x3ce>
		} else {
			ucRegCoilsBuf[2] |= 1;
     b32:	80 91 40 03 	lds	r24, 0x0340
     b36:	81 60       	ori	r24, 0x01	; 1
     b38:	80 93 40 03 	sts	0x0340, r24
			remote_run = isRun;
     b3c:	80 91 38 01 	lds	r24, 0x0138
     b40:	8c 83       	std	Y+4, r24	; 0x04
     b42:	1d 82       	std	Y+5, r1	; 0x05

			rs485Task();
     b44:	0e 94 08 14 	call	0x2810	; 0x2810 <rs485Task>
		}

		uint8_t temp = ( ~1 & ucRegDiscBufA3[0] );
     b48:	90 91 3a 05 	lds	r25, 0x053A

		temp |= ( 1 & ucRegDiscBufA3Temp[0] );
     b4c:	80 91 44 05 	lds	r24, 0x0544
     b50:	81 70       	andi	r24, 0x01	; 1
     b52:	9e 7f       	andi	r25, 0xFE	; 254
     b54:	89 2b       	or	r24, r25

		ucRegDiscBufA3Temp[0] = temp;
     b56:	80 93 44 05 	sts	0x0544, r24
		ucRegDiscBufA3Temp[1] = ucRegDiscBufA3[1];
     b5a:	80 91 3b 05 	lds	r24, 0x053B
     b5e:	80 93 45 05 	sts	0x0545, r24

		if( !inPort[24]									|| // !MCU_RUN_STOP_bm
     b62:	80 91 51 01 	lds	r24, 0x0151
     b66:	88 23       	and	r24, r24
     b68:	39 f0       	breq	.+14     	; 0xb78 <main+0x3fe>
     b6a:	80 91 a5 01 	lds	r24, 0x01A5
     b6e:	88 23       	and	r24, r24
     b70:	19 f4       	brne	.+6      	; 0xb78 <main+0x3fe>
     b72:	89 81       	ldd	r24, Y+1	; 0x01
     b74:	88 23       	and	r24, r24
     b76:	29 f0       	breq	.+10     	; 0xb82 <main+0x408>
			ucFlagTimeOutOutError						||
			( ucAutoStopIfOutError && ucFlagOutError )
		) {
			ucRegDiscBuf[2] &= ~1; // Clear run 'switch'
     b78:	80 91 4c 03 	lds	r24, 0x034C
     b7c:	8e 7f       	andi	r24, 0xFE	; 254
     b7e:	80 93 4c 03 	sts	0x034C, r24
		}

		if( !inPort[24]		||	// !MCU_RUN_STOP_bm
     b82:	80 91 51 01 	lds	r24, 0x0151
     b86:	88 23       	and	r24, r24
     b88:	21 f0       	breq	.+8      	; 0xb92 <main+0x418>
     b8a:	80 91 69 01 	lds	r24, 0x0169
     b8e:	88 23       	and	r24, r24
     b90:	a9 f4       	brne	.+42     	; 0xbbc <main+0x442>
			!outPort[16]		// !RUN_STOP 'switch'
		) {
			if( !outPort[18] || ucFlagOutError || ucFlagTimeOutOutError ) {
     b92:	80 91 6b 01 	lds	r24, 0x016B
     b96:	88 23       	and	r24, r24
     b98:	39 f0       	breq	.+14     	; 0xba8 <main+0x42e>
     b9a:	89 81       	ldd	r24, Y+1	; 0x01
     b9c:	88 23       	and	r24, r24
     b9e:	21 f4       	brne	.+8      	; 0xba8 <main+0x42e>
     ba0:	80 91 a5 01 	lds	r24, 0x01A5
     ba4:	88 23       	and	r24, r24
     ba6:	21 f0       	breq	.+8      	; 0xbb0 <main+0x436>
				ucRegCoilsBuf[ 0 ] = 0;
     ba8:	10 92 3e 03 	sts	0x033E, r1
				ucRegCoilsBuf[ 1 ] = 0;
     bac:	10 92 3f 03 	sts	0x033F, r1
			}

			PORTE &= ~MCU_DO_DIS_bm;
     bb0:	1d 98       	cbi	0x03, 5	; 3
			isRun = 0;
     bb2:	10 92 38 01 	sts	0x0138, r1
     bb6:	40 e0       	ldi	r20, 0x00	; 0
     bb8:	50 e0       	ldi	r21, 0x00	; 0
     bba:	06 c0       	rjmp	.+12     	; 0xbc8 <main+0x44e>
		} else {
			PORTE |= MCU_DO_DIS_bm;
     bbc:	1d 9a       	sbi	0x03, 5	; 3
			isRun = outPort[16];
     bbe:	80 91 69 01 	lds	r24, 0x0169
     bc2:	80 93 38 01 	sts	0x0138, r24
     bc6:	f7 cf       	rjmp	.-18     	; 0xbb6 <main+0x43c>
		}

		n = 0;
		for( i = 0; i < 19; i++ ) {
			n = i / 8;
			outPort[ i ] = 0;
     bc8:	da 01       	movw	r26, r20
     bca:	a7 5a       	subi	r26, 0xA7	; 167
     bcc:	be 4f       	sbci	r27, 0xFE	; 254
     bce:	1c 92       	st	X, r1
			if( ucRegCoilsBuf[ n ] & ( 1<<(i - 8 * n) ) ) {
     bd0:	24 2f       	mov	r18, r20
     bd2:	26 95       	lsr	r18
     bd4:	26 95       	lsr	r18
     bd6:	26 95       	lsr	r18
     bd8:	30 e0       	ldi	r19, 0x00	; 0
     bda:	f9 01       	movw	r30, r18
     bdc:	e2 5c       	subi	r30, 0xC2	; 194
     bde:	fc 4f       	sbci	r31, 0xFC	; 252
     be0:	80 81       	ld	r24, Z
     be2:	90 e0       	ldi	r25, 0x00	; 0
     be4:	f3 e0       	ldi	r31, 0x03	; 3
     be6:	22 0f       	add	r18, r18
     be8:	33 1f       	adc	r19, r19
     bea:	fa 95       	dec	r31
     bec:	e1 f7       	brne	.-8      	; 0xbe6 <main+0x46c>
     bee:	ba 01       	movw	r22, r20
     bf0:	62 1b       	sub	r22, r18
     bf2:	73 0b       	sbc	r23, r19
     bf4:	06 2e       	mov	r0, r22
     bf6:	02 c0       	rjmp	.+4      	; 0xbfc <main+0x482>
     bf8:	95 95       	asr	r25
     bfa:	87 95       	ror	r24
     bfc:	0a 94       	dec	r0
     bfe:	e2 f7       	brpl	.-8      	; 0xbf8 <main+0x47e>
     c00:	80 fd       	sbrc	r24, 0
				outPort[i] = 1;
     c02:	ac 92       	st	X, r10
     c04:	4f 5f       	subi	r20, 0xFF	; 255
     c06:	5f 4f       	sbci	r21, 0xFF	; 255
			PORTE |= MCU_DO_DIS_bm;
			isRun = outPort[16];
		}

		n = 0;
		for( i = 0; i < 19; i++ ) {
     c08:	43 31       	cpi	r20, 0x13	; 19
     c0a:	51 05       	cpc	r21, r1
     c0c:	e9 f6       	brne	.-70     	; 0xbc8 <main+0x44e>
			if( ucRegCoilsBuf[ n ] & ( 1<<(i - 8 * n) ) ) {
				outPort[i] = 1;
			}
		}

		if(	( !inPort[24] || outPort[17] ) && // Reset errors
     c0e:	80 91 51 01 	lds	r24, 0x0151
     c12:	88 23       	and	r24, r24
     c14:	21 f0       	breq	.+8      	; 0xc1e <main+0x4a4>
     c16:	80 91 6a 01 	lds	r24, 0x016A
     c1a:	88 23       	and	r24, r24
     c1c:	a1 f0       	breq	.+40     	; 0xc46 <main+0x4cc>
     c1e:	80 91 4f 01 	lds	r24, 0x014F
     c22:	88 23       	and	r24, r24
     c24:	81 f0       	breq	.+32     	; 0xc46 <main+0x4cc>
     c26:	80 91 4d 01 	lds	r24, 0x014D
     c2a:	88 23       	and	r24, r24
     c2c:	61 f0       	breq	.+24     	; 0xc46 <main+0x4cc>
     c2e:	80 91 50 01 	lds	r24, 0x0150
     c32:	88 23       	and	r24, r24
     c34:	41 f0       	breq	.+16     	; 0xc46 <main+0x4cc>
     c36:	80 91 4e 01 	lds	r24, 0x014E
     c3a:	88 23       	and	r24, r24
     c3c:	21 f0       	breq	.+8      	; 0xc46 <main+0x4cc>
			( ( inPort[22] && inPort[20] ) && ( inPort[23] && inPort[21] ) )
		) {
			ucTrigOut0Error = 0;
     c3e:	1a 82       	std	Y+2, r1	; 0x02
			ucTrigOut1Error = 0;
     c40:	1b 82       	std	Y+3, r1	; 0x03
			ucFlagTimeOutOutError = 0;
     c42:	10 92 a5 01 	sts	0x01A5, r1
		}

		memcpy( (char*)hmiLed, (char*)inPort, 16 );
     c46:	a9 e7       	ldi	r26, 0x79	; 121
     c48:	b1 e0       	ldi	r27, 0x01	; 1
     c4a:	e9 e3       	ldi	r30, 0x39	; 57
     c4c:	f1 e0       	ldi	r31, 0x01	; 1
     c4e:	80 e1       	ldi	r24, 0x10	; 16
     c50:	01 90       	ld	r0, Z+
     c52:	0d 92       	st	X+, r0
     c54:	81 50       	subi	r24, 0x01	; 1
     c56:	e1 f7       	brne	.-8      	; 0xc50 <main+0x4d6>
		memcpy( (char*)&hmiLed[20], (char*)outPort, 16 );
     c58:	ad e8       	ldi	r26, 0x8D	; 141
     c5a:	b1 e0       	ldi	r27, 0x01	; 1
     c5c:	e9 e5       	ldi	r30, 0x59	; 89
     c5e:	f1 e0       	ldi	r31, 0x01	; 1
     c60:	80 e1       	ldi	r24, 0x10	; 16
     c62:	01 90       	ld	r0, Z+
     c64:	0d 92       	st	X+, r0
     c66:	81 50       	subi	r24, 0x01	; 1
     c68:	e1 f7       	brne	.-8      	; 0xc62 <main+0x4e8>

		( ( PORTE & MCU_RS485_DE_bm ) || ucFlagTimeOutOutError ) ? ( hmiLed[19] = 1 ) : ( hmiLed[19] = 0 );
     c6a:	1a 99       	sbic	0x03, 2	; 3
     c6c:	04 c0       	rjmp	.+8      	; 0xc76 <main+0x4fc>
     c6e:	80 91 a5 01 	lds	r24, 0x01A5
     c72:	88 23       	and	r24, r24
     c74:	19 f0       	breq	.+6      	; 0xc7c <main+0x502>
     c76:	80 92 8c 01 	sts	0x018C, r8
     c7a:	02 c0       	rjmp	.+4      	; 0xc80 <main+0x506>
     c7c:	10 92 8c 01 	sts	0x018C, r1

		hmiLed[16] = isRun;
     c80:	80 91 38 01 	lds	r24, 0x0138
     c84:	80 93 89 01 	sts	0x0189, r24
		hmiLed[36] = inPort[20];		// MCU_VCC_FB0_bm
     c88:	80 91 4d 01 	lds	r24, 0x014D
     c8c:	80 93 9d 01 	sts	0x019D, r24
		hmiLed[37] = inPort[21];		// MCU_VCC_FB1_bm
     c90:	80 91 4e 01 	lds	r24, 0x014E
     c94:	80 93 9e 01 	sts	0x019E, r24
		hmiLed[38] = ucTrigOut0Error;	// !MCU_DO_DIAG0_bm && MCU_VCC_FB0_bm
     c98:	8a 81       	ldd	r24, Y+2	; 0x02
     c9a:	80 93 9f 01 	sts	0x019F, r24
		hmiLed[39] = ucTrigOut1Error;	// !MCU_DO_DIAG1_bm && MCU_VCC_FB1_bm
     c9e:	8b 81       	ldd	r24, Y+3	; 0x03
     ca0:	80 93 a0 01 	sts	0x01A0, r24

		writeHmiLed( (uint8_t*)hmiLed );
     ca4:	89 e7       	ldi	r24, 0x79	; 121
     ca6:	91 e0       	ldi	r25, 0x01	; 1
     ca8:	0e 94 0f 11 	call	0x221e	; 0x221e <writeHmiLed>

		writeDigitalOutput( (uint8_t*)outPort );
     cac:	89 e5       	ldi	r24, 0x59	; 89
     cae:	91 e0       	ldi	r25, 0x01	; 1
     cb0:	0e 94 ab 10 	call	0x2156	; 0x2156 <writeDigitalOutput>
     cb4:	0c 2d       	mov	r16, r12
     cb6:	10 e0       	ldi	r17, 0x00	; 0
     cb8:	a0 ce       	rjmp	.-704    	; 0x9fa <main+0x280>

00000cba <xMBRTUTimerT35Expired>:
    return xNeedPoll;
}

BOOL
xMBRTUTimerT35Expired( void )
{
     cba:	1f 93       	push	r17
    BOOL            xNeedPoll = FALSE;

    switch ( eRcvState )
     cbc:	80 91 57 03 	lds	r24, 0x0357
     cc0:	88 23       	and	r24, r24
     cc2:	21 f0       	breq	.+8      	; 0xccc <xMBRTUTimerT35Expired+0x12>
     cc4:	82 30       	cpi	r24, 0x02	; 2
     cc6:	21 f0       	breq	.+8      	; 0xcd0 <xMBRTUTimerT35Expired+0x16>
     cc8:	10 e0       	ldi	r17, 0x00	; 0
     cca:	06 c0       	rjmp	.+12     	; 0xcd8 <xMBRTUTimerT35Expired+0x1e>
    {
        /* Timer t35 expired. Startup phase is finished. */
    case STATE_RX_INIT:
        xNeedPoll = xMBPortEventPost( EV_READY );
     ccc:	80 e0       	ldi	r24, 0x00	; 0
     cce:	01 c0       	rjmp	.+2      	; 0xcd2 <xMBRTUTimerT35Expired+0x18>
        break;

        /* A frame was received and t35 expired. Notify the listener that
         * a new frame was received. */
    case STATE_RX_RCV:
        xNeedPoll = xMBPortEventPost( EV_FRAME_RECEIVED );
     cd0:	81 e0       	ldi	r24, 0x01	; 1
     cd2:	0e 94 2f 0d 	call	0x1a5e	; 0x1a5e <xMBPortEventPost>
     cd6:	18 2f       	mov	r17, r24
    default:
        assert( ( eRcvState == STATE_RX_INIT ) ||
                ( eRcvState == STATE_RX_RCV ) || ( eRcvState == STATE_RX_ERROR ) );
    }

    vMBPortTimersDisable(  );
     cd8:	0e 94 6b 0e 	call	0x1cd6	; 0x1cd6 <vMBPortTimersDisable>
    eRcvState = STATE_RX_IDLE;
     cdc:	81 e0       	ldi	r24, 0x01	; 1
     cde:	80 93 57 03 	sts	0x0357, r24

    return xNeedPoll;
}
     ce2:	81 2f       	mov	r24, r17
     ce4:	1f 91       	pop	r17
     ce6:	08 95       	ret

00000ce8 <eMBRTUStop>:
}

void
eMBRTUStop( void )
{
    ENTER_CRITICAL_SECTION(  );
     ce8:	f8 94       	cli
    vMBPortSerialEnable( FALSE, FALSE );
     cea:	80 e0       	ldi	r24, 0x00	; 0
     cec:	60 e0       	ldi	r22, 0x00	; 0
     cee:	0e 94 42 0d 	call	0x1a84	; 0x1a84 <vMBPortSerialEnable>
    vMBPortTimersDisable(  );
     cf2:	0e 94 6b 0e 	call	0x1cd6	; 0x1cd6 <vMBPortTimersDisable>
    EXIT_CRITICAL_SECTION(  );
     cf6:	78 94       	sei
}
     cf8:	08 95       	ret

00000cfa <xMBRTUTransmitFSM>:
    return xTaskNeedSwitch;
}

BOOL
xMBRTUTransmitFSM( void )
{
     cfa:	1f 93       	push	r17
    BOOL            xNeedPoll = FALSE;

    assert( eRcvState == STATE_RX_IDLE );

    switch ( eSndState )
     cfc:	80 91 56 03 	lds	r24, 0x0356
     d00:	88 23       	and	r24, r24
     d02:	19 f0       	breq	.+6      	; 0xd0a <xMBRTUTransmitFSM+0x10>
     d04:	81 30       	cpi	r24, 0x01	; 1
     d06:	29 f4       	brne	.+10     	; 0xd12 <xMBRTUTransmitFSM+0x18>
     d08:	06 c0       	rjmp	.+12     	; 0xd16 <xMBRTUTransmitFSM+0x1c>
    {
        /* We should not get a transmitter event if the transmitter is in
         * idle state.  */
    case STATE_TX_IDLE:
        /* enable receiver/disable transmitter. */
        vMBPortSerialEnable( TRUE, FALSE );
     d0a:	81 e0       	ldi	r24, 0x01	; 1
     d0c:	60 e0       	ldi	r22, 0x00	; 0
     d0e:	0e 94 42 0d 	call	0x1a84	; 0x1a84 <vMBPortSerialEnable>
     d12:	10 e0       	ldi	r17, 0x00	; 0
     d14:	2a c0       	rjmp	.+84     	; 0xd6a <xMBRTUTransmitFSM+0x70>
        break;

    case STATE_TX_XMIT:
        /* check if we are finished. */
        if( usSndBufferCount != 0 )
     d16:	80 91 5a 03 	lds	r24, 0x035A
     d1a:	90 91 5b 03 	lds	r25, 0x035B
     d1e:	89 2b       	or	r24, r25
     d20:	d1 f0       	breq	.+52     	; 0xd56 <xMBRTUTransmitFSM+0x5c>
        {
            xMBPortSerialPutByte( ( CHAR )*pucSndBufferCur );
     d22:	e0 91 58 03 	lds	r30, 0x0358
     d26:	f0 91 59 03 	lds	r31, 0x0359
     d2a:	80 81       	ld	r24, Z
     d2c:	0e 94 51 0e 	call	0x1ca2	; 0x1ca2 <xMBPortSerialPutByte>
            pucSndBufferCur++;  /* next byte in sendbuffer. */
     d30:	80 91 58 03 	lds	r24, 0x0358
     d34:	90 91 59 03 	lds	r25, 0x0359
     d38:	01 96       	adiw	r24, 0x01	; 1
     d3a:	90 93 59 03 	sts	0x0359, r25
     d3e:	80 93 58 03 	sts	0x0358, r24
            usSndBufferCount--;
     d42:	80 91 5a 03 	lds	r24, 0x035A
     d46:	90 91 5b 03 	lds	r25, 0x035B
     d4a:	01 97       	sbiw	r24, 0x01	; 1
     d4c:	90 93 5b 03 	sts	0x035B, r25
     d50:	80 93 5a 03 	sts	0x035A, r24
     d54:	de cf       	rjmp	.-68     	; 0xd12 <xMBRTUTransmitFSM+0x18>
        }
        else
        {
            xNeedPoll = xMBPortEventPost( EV_FRAME_SENT );
     d56:	83 e0       	ldi	r24, 0x03	; 3
     d58:	0e 94 2f 0d 	call	0x1a5e	; 0x1a5e <xMBPortEventPost>
     d5c:	18 2f       	mov	r17, r24
            /* Disable transmitter. This prevents another transmit buffer
             * empty interrupt. */
            vMBPortSerialEnable( TRUE, FALSE );
     d5e:	81 e0       	ldi	r24, 0x01	; 1
     d60:	60 e0       	ldi	r22, 0x00	; 0
     d62:	0e 94 42 0d 	call	0x1a84	; 0x1a84 <vMBPortSerialEnable>
            eSndState = STATE_TX_IDLE;
     d66:	10 92 56 03 	sts	0x0356, r1
        }
        break;
    }

    return xNeedPoll;
}
     d6a:	81 2f       	mov	r24, r17
     d6c:	1f 91       	pop	r17
     d6e:	08 95       	ret

00000d70 <xMBRTUReceiveFSM>:
    return eStatus;
}

BOOL
xMBRTUReceiveFSM( void )
{
     d70:	df 93       	push	r29
     d72:	cf 93       	push	r28
     d74:	0f 92       	push	r0
     d76:	cd b7       	in	r28, 0x3d	; 61
     d78:	de b7       	in	r29, 0x3e	; 62
    UCHAR           ucByte;

    assert( eSndState == STATE_TX_IDLE );

    /* Always read the character. */
    ( void )xMBPortSerialGetByte( ( CHAR * ) & ucByte );
     d7a:	ce 01       	movw	r24, r28
     d7c:	01 96       	adiw	r24, 0x01	; 1
     d7e:	0e 94 54 0e 	call	0x1ca8	; 0x1ca8 <xMBPortSerialGetByte>

    switch ( eRcvState )
     d82:	80 91 57 03 	lds	r24, 0x0357
     d86:	81 30       	cpi	r24, 0x01	; 1
     d88:	39 f0       	breq	.+14     	; 0xd98 <xMBRTUReceiveFSM+0x28>
     d8a:	81 30       	cpi	r24, 0x01	; 1
     d8c:	98 f1       	brcs	.+102    	; 0xdf4 <xMBRTUReceiveFSM+0x84>
     d8e:	82 30       	cpi	r24, 0x02	; 2
     d90:	b9 f0       	breq	.+46     	; 0xdc0 <xMBRTUReceiveFSM+0x50>
     d92:	83 30       	cpi	r24, 0x03	; 3
     d94:	89 f5       	brne	.+98     	; 0xdf8 <xMBRTUReceiveFSM+0x88>
     d96:	2e c0       	rjmp	.+92     	; 0xdf4 <xMBRTUReceiveFSM+0x84>
        /* In the idle state we wait for a new character. If a character
         * is received the t1.5 and t3.5 timers are started and the
         * receiver is in the state STATE_RX_RECEIVCE.
         */
    case STATE_RX_IDLE:
        usRcvBufferPos = 0;
     d98:	10 92 5d 03 	sts	0x035D, r1
     d9c:	10 92 5c 03 	sts	0x035C, r1
        ucRTUBuf[usRcvBufferPos++] = ucByte;
     da0:	80 91 5c 03 	lds	r24, 0x035C
     da4:	90 91 5d 03 	lds	r25, 0x035D
     da8:	29 81       	ldd	r18, Y+1	; 0x01
     daa:	fc 01       	movw	r30, r24
     dac:	ea 5f       	subi	r30, 0xFA	; 250
     dae:	f9 4f       	sbci	r31, 0xF9	; 249
     db0:	20 83       	st	Z, r18
     db2:	01 96       	adiw	r24, 0x01	; 1
     db4:	90 93 5d 03 	sts	0x035D, r25
     db8:	80 93 5c 03 	sts	0x035C, r24
        eRcvState = STATE_RX_RCV;
     dbc:	82 e0       	ldi	r24, 0x02	; 2
     dbe:	18 c0       	rjmp	.+48     	; 0xdf0 <xMBRTUReceiveFSM+0x80>
         * every character received. If more than the maximum possible
         * number of bytes in a modbus frame is received the frame is
         * ignored.
         */
    case STATE_RX_RCV:
        if( usRcvBufferPos < MB_SER_PDU_SIZE_MAX )
     dc0:	80 91 5c 03 	lds	r24, 0x035C
     dc4:	90 91 5d 03 	lds	r25, 0x035D
     dc8:	8f 3f       	cpi	r24, 0xFF	; 255
     dca:	91 05       	cpc	r25, r1
     dcc:	09 f0       	breq	.+2      	; 0xdd0 <xMBRTUReceiveFSM+0x60>
     dce:	78 f4       	brcc	.+30     	; 0xdee <xMBRTUReceiveFSM+0x7e>
        {
            ucRTUBuf[usRcvBufferPos++] = ucByte;
     dd0:	80 91 5c 03 	lds	r24, 0x035C
     dd4:	90 91 5d 03 	lds	r25, 0x035D
     dd8:	29 81       	ldd	r18, Y+1	; 0x01
     dda:	fc 01       	movw	r30, r24
     ddc:	ea 5f       	subi	r30, 0xFA	; 250
     dde:	f9 4f       	sbci	r31, 0xF9	; 249
     de0:	20 83       	st	Z, r18
     de2:	01 96       	adiw	r24, 0x01	; 1
     de4:	90 93 5d 03 	sts	0x035D, r25
     de8:	80 93 5c 03 	sts	0x035C, r24
     dec:	03 c0       	rjmp	.+6      	; 0xdf4 <xMBRTUReceiveFSM+0x84>
        }
        else
        {
            eRcvState = STATE_RX_ERROR;
     dee:	83 e0       	ldi	r24, 0x03	; 3
     df0:	80 93 57 03 	sts	0x0357, r24
        }
        vMBPortTimersEnable(  );
     df4:	0e 94 59 0e 	call	0x1cb2	; 0x1cb2 <vMBPortTimersEnable>
        break;
    }
    return xTaskNeedSwitch;
}
     df8:	80 e0       	ldi	r24, 0x00	; 0
     dfa:	0f 90       	pop	r0
     dfc:	cf 91       	pop	r28
     dfe:	df 91       	pop	r29
     e00:	08 95       	ret

00000e02 <eMBRTUStart>:
}

void
eMBRTUStart( void )
{
    ENTER_CRITICAL_SECTION(  );
     e02:	f8 94       	cli
    /* Initially the receiver is in the state STATE_RX_INIT. we start
     * the timer and if no character is received within t3.5 we change
     * to STATE_RX_IDLE. This makes sure that we delay startup of the
     * modbus protocol stack until the bus is free.
     */
    eRcvState = STATE_RX_INIT;
     e04:	10 92 57 03 	sts	0x0357, r1
    vMBPortSerialEnable( TRUE, FALSE );
     e08:	81 e0       	ldi	r24, 0x01	; 1
     e0a:	60 e0       	ldi	r22, 0x00	; 0
     e0c:	0e 94 42 0d 	call	0x1a84	; 0x1a84 <vMBPortSerialEnable>
    vMBPortTimersEnable(  );
     e10:	0e 94 59 0e 	call	0x1cb2	; 0x1cb2 <vMBPortTimersEnable>

    EXIT_CRITICAL_SECTION(  );
     e14:	78 94       	sei
}
     e16:	08 95       	ret

00000e18 <eMBRTUSend>:
    return eStatus;
}

eMBErrorCode
eMBRTUSend( UCHAR ucSlaveAddress, const UCHAR * pucFrame, USHORT usLength )
{
     e18:	1f 93       	push	r17
     e1a:	28 2f       	mov	r18, r24
    eMBErrorCode    eStatus = MB_ENOERR;
    USHORT          usCRC16;

    ENTER_CRITICAL_SECTION(  );
     e1c:	f8 94       	cli

    /* Check if the receiver is still in idle state. If not we where to
     * slow with processing the received frame and the master sent another
     * frame on the network. We have to abort sending the frame.
     */
    if( eRcvState == STATE_RX_IDLE )
     e1e:	10 91 57 03 	lds	r17, 0x0357
     e22:	11 30       	cpi	r17, 0x01	; 1
     e24:	11 f0       	breq	.+4      	; 0xe2a <eMBRTUSend+0x12>
     e26:	85 e0       	ldi	r24, 0x05	; 5
     e28:	41 c0       	rjmp	.+130    	; 0xeac <eMBRTUSend+0x94>
    {
        /* First byte before the Modbus-PDU is the slave address. */
        pucSndBufferCur = ( UCHAR * ) pucFrame - 1;
     e2a:	fb 01       	movw	r30, r22
     e2c:	31 97       	sbiw	r30, 0x01	; 1
     e2e:	f0 93 59 03 	sts	0x0359, r31
     e32:	e0 93 58 03 	sts	0x0358, r30
        usSndBufferCount = 1;
     e36:	81 e0       	ldi	r24, 0x01	; 1
     e38:	90 e0       	ldi	r25, 0x00	; 0
     e3a:	90 93 5b 03 	sts	0x035B, r25
     e3e:	80 93 5a 03 	sts	0x035A, r24

        /* Now copy the Modbus-PDU into the Modbus-Serial-Line-PDU. */
        pucSndBufferCur[MB_SER_PDU_ADDR_OFF] = ucSlaveAddress;
     e42:	20 83       	st	Z, r18
        usSndBufferCount += usLength;
     e44:	80 91 5a 03 	lds	r24, 0x035A
     e48:	90 91 5b 03 	lds	r25, 0x035B
     e4c:	84 0f       	add	r24, r20
     e4e:	95 1f       	adc	r25, r21
     e50:	90 93 5b 03 	sts	0x035B, r25
     e54:	80 93 5a 03 	sts	0x035A, r24

        /* Calculate CRC16 checksum for Modbus-Serial-Line-PDU. */
        usCRC16 = usMBCRC16( ( UCHAR * ) pucSndBufferCur, usSndBufferCount );
     e58:	60 91 5a 03 	lds	r22, 0x035A
     e5c:	70 91 5b 03 	lds	r23, 0x035B
     e60:	cf 01       	movw	r24, r30
     e62:	0e 94 0c 0d 	call	0x1a18	; 0x1a18 <usMBCRC16>
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 & 0xFF );
     e66:	20 91 5a 03 	lds	r18, 0x035A
     e6a:	30 91 5b 03 	lds	r19, 0x035B
     e6e:	f9 01       	movw	r30, r18
     e70:	ea 5f       	subi	r30, 0xFA	; 250
     e72:	f9 4f       	sbci	r31, 0xF9	; 249
     e74:	80 83       	st	Z, r24
     e76:	2f 5f       	subi	r18, 0xFF	; 255
     e78:	3f 4f       	sbci	r19, 0xFF	; 255
     e7a:	30 93 5b 03 	sts	0x035B, r19
     e7e:	20 93 5a 03 	sts	0x035A, r18
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 >> 8 );
     e82:	20 91 5a 03 	lds	r18, 0x035A
     e86:	30 91 5b 03 	lds	r19, 0x035B
     e8a:	f9 01       	movw	r30, r18
     e8c:	ea 5f       	subi	r30, 0xFA	; 250
     e8e:	f9 4f       	sbci	r31, 0xF9	; 249
     e90:	90 83       	st	Z, r25
     e92:	2f 5f       	subi	r18, 0xFF	; 255
     e94:	3f 4f       	sbci	r19, 0xFF	; 255
     e96:	30 93 5b 03 	sts	0x035B, r19
     e9a:	20 93 5a 03 	sts	0x035A, r18

        /* Activate the transmitter. */
        eSndState = STATE_TX_XMIT;
     e9e:	10 93 56 03 	sts	0x0356, r17
        vMBPortSerialEnable( FALSE, TRUE );
     ea2:	80 e0       	ldi	r24, 0x00	; 0
     ea4:	61 e0       	ldi	r22, 0x01	; 1
     ea6:	0e 94 42 0d 	call	0x1a84	; 0x1a84 <vMBPortSerialEnable>
     eaa:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        eStatus = MB_EIO;
    }
    EXIT_CRITICAL_SECTION(  );
     eac:	78 94       	sei
    return eStatus;
}
     eae:	1f 91       	pop	r17
     eb0:	08 95       	ret

00000eb2 <eMBRTUReceive>:
    EXIT_CRITICAL_SECTION(  );
}

eMBErrorCode
eMBRTUReceive( UCHAR * pucRcvAddress, UCHAR ** pucFrame, USHORT * pusLength )
{
     eb2:	ef 92       	push	r14
     eb4:	ff 92       	push	r15
     eb6:	0f 93       	push	r16
     eb8:	1f 93       	push	r17
     eba:	cf 93       	push	r28
     ebc:	df 93       	push	r29
     ebe:	ec 01       	movw	r28, r24
     ec0:	7b 01       	movw	r14, r22
     ec2:	8a 01       	movw	r16, r20
    BOOL            xFrameReceived = FALSE;
    eMBErrorCode    eStatus = MB_ENOERR;

    ENTER_CRITICAL_SECTION(  );
     ec4:	f8 94       	cli
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
     ec6:	80 91 5c 03 	lds	r24, 0x035C
     eca:	90 91 5d 03 	lds	r25, 0x035D
     ece:	04 97       	sbiw	r24, 0x04	; 4
     ed0:	e0 f0       	brcs	.+56     	; 0xf0a <eMBRTUReceive+0x58>
     ed2:	60 91 5c 03 	lds	r22, 0x035C
     ed6:	70 91 5d 03 	lds	r23, 0x035D
     eda:	86 e0       	ldi	r24, 0x06	; 6
     edc:	96 e0       	ldi	r25, 0x06	; 6
     ede:	0e 94 0c 0d 	call	0x1a18	; 0x1a18 <usMBCRC16>
     ee2:	89 2b       	or	r24, r25
     ee4:	91 f4       	brne	.+36     	; 0xf0a <eMBRTUReceive+0x58>
        && ( usMBCRC16( ( UCHAR * ) ucRTUBuf, usRcvBufferPos ) == 0 ) )
    {
        /* Save the address field. All frames are passed to the upper layed
         * and the decision if a frame is used is done there.
         */
        *pucRcvAddress = ucRTUBuf[MB_SER_PDU_ADDR_OFF];
     ee6:	80 91 06 06 	lds	r24, 0x0606
     eea:	88 83       	st	Y, r24

        /* Total length of Modbus-PDU is Modbus-Serial-Line-PDU minus
         * size of address field and CRC checksum.
         */
        *pusLength = ( USHORT )( usRcvBufferPos - MB_SER_PDU_PDU_OFF - MB_SER_PDU_SIZE_CRC );
     eec:	80 91 5c 03 	lds	r24, 0x035C
     ef0:	90 91 5d 03 	lds	r25, 0x035D
     ef4:	03 97       	sbiw	r24, 0x03	; 3
     ef6:	f8 01       	movw	r30, r16
     ef8:	91 83       	std	Z+1, r25	; 0x01
     efa:	80 83       	st	Z, r24

        /* Return the start of the Modbus PDU to the caller. */
        *pucFrame = ( UCHAR * ) & ucRTUBuf[MB_SER_PDU_PDU_OFF];
     efc:	87 e0       	ldi	r24, 0x07	; 7
     efe:	96 e0       	ldi	r25, 0x06	; 6
     f00:	f7 01       	movw	r30, r14
     f02:	91 83       	std	Z+1, r25	; 0x01
     f04:	80 83       	st	Z, r24
     f06:	80 e0       	ldi	r24, 0x00	; 0
     f08:	01 c0       	rjmp	.+2      	; 0xf0c <eMBRTUReceive+0x5a>

    ENTER_CRITICAL_SECTION(  );
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
     f0a:	85 e0       	ldi	r24, 0x05	; 5
    else
    {
        eStatus = MB_EIO;
    }

    EXIT_CRITICAL_SECTION(  );
     f0c:	78 94       	sei
    return eStatus;
}
     f0e:	df 91       	pop	r29
     f10:	cf 91       	pop	r28
     f12:	1f 91       	pop	r17
     f14:	0f 91       	pop	r16
     f16:	ff 90       	pop	r15
     f18:	ef 90       	pop	r14
     f1a:	08 95       	ret

00000f1c <eMBRTUInit>:
static volatile USHORT usRcvBufferPos;

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBRTUInit( UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
     f1c:	cf 92       	push	r12
     f1e:	df 92       	push	r13
     f20:	ef 92       	push	r14
     f22:	ff 92       	push	r15
     f24:	0f 93       	push	r16
     f26:	86 2f       	mov	r24, r22
     f28:	69 01       	movw	r12, r18
     f2a:	7a 01       	movw	r14, r20
    eMBErrorCode    eStatus = MB_ENOERR;
    ULONG           usTimerT35_50us;

    ( void )ucSlaveAddress;
    ENTER_CRITICAL_SECTION(  );
     f2c:	f8 94       	cli

    /* Modbus RTU uses 8 Databits. */
    if( xMBPortSerialInit( ucPort, ulBaudRate, 8, eParity ) != TRUE )
     f2e:	ba 01       	movw	r22, r20
     f30:	a9 01       	movw	r20, r18
     f32:	28 e0       	ldi	r18, 0x08	; 8
     f34:	0e 94 56 0d 	call	0x1aac	; 0x1aac <xMBPortSerialInit>
     f38:	81 30       	cpi	r24, 0x01	; 1
     f3a:	09 f5       	brne	.+66     	; 0xf7e <eMBRTUInit+0x62>
    else
    {
        /* If baudrate > 19200 then we should use the fixed timer values
         * t35 = 1750us. Otherwise t35 must be 3.5 times the character time.
         */
        if( ulBaudRate > 19200 )
     f3c:	81 e0       	ldi	r24, 0x01	; 1
     f3e:	c8 16       	cp	r12, r24
     f40:	8b e4       	ldi	r24, 0x4B	; 75
     f42:	d8 06       	cpc	r13, r24
     f44:	80 e0       	ldi	r24, 0x00	; 0
     f46:	e8 06       	cpc	r14, r24
     f48:	80 e0       	ldi	r24, 0x00	; 0
     f4a:	f8 06       	cpc	r15, r24
     f4c:	28 f0       	brcs	.+10     	; 0xf58 <eMBRTUInit+0x3c>
     f4e:	83 e2       	ldi	r24, 0x23	; 35
     f50:	90 e0       	ldi	r25, 0x00	; 0
     f52:	a0 e0       	ldi	r26, 0x00	; 0
     f54:	b0 e0       	ldi	r27, 0x00	; 0
     f56:	0d c0       	rjmp	.+26     	; 0xf72 <eMBRTUInit+0x56>
             *             = 11 * Ticks_per_1s / Baudrate
             *             = 220000 / Baudrate
             * The reload for t3.5 is 1.5 times this value and similary
             * for t3.5.
             */
            usTimerT35_50us = ( 7UL * 220000UL ) / ( 2UL * ulBaudRate );
     f58:	cc 0c       	add	r12, r12
     f5a:	dd 1c       	adc	r13, r13
     f5c:	ee 1c       	adc	r14, r14
     f5e:	ff 1c       	adc	r15, r15
     f60:	60 ea       	ldi	r22, 0xA0	; 160
     f62:	7f e7       	ldi	r23, 0x7F	; 127
     f64:	87 e1       	ldi	r24, 0x17	; 23
     f66:	90 e0       	ldi	r25, 0x00	; 0
     f68:	a7 01       	movw	r20, r14
     f6a:	96 01       	movw	r18, r12
     f6c:	0e 94 13 18 	call	0x3026	; 0x3026 <__udivmodsi4>
     f70:	c9 01       	movw	r24, r18
        }
        if( xMBPortTimersInit( ( USHORT ) usTimerT35_50us ) != TRUE )
     f72:	0e 94 75 0e 	call	0x1cea	; 0x1cea <xMBPortTimersInit>
     f76:	81 30       	cpi	r24, 0x01	; 1
     f78:	11 f4       	brne	.+4      	; 0xf7e <eMBRTUInit+0x62>
     f7a:	80 e0       	ldi	r24, 0x00	; 0
     f7c:	01 c0       	rjmp	.+2      	; 0xf80 <eMBRTUInit+0x64>
     f7e:	83 e0       	ldi	r24, 0x03	; 3
        {
            eStatus = MB_EPORTERR;
        }
    }
    EXIT_CRITICAL_SECTION(  );
     f80:	78 94       	sei

    return eStatus;
}
     f82:	0f 91       	pop	r16
     f84:	ff 90       	pop	r15
     f86:	ef 90       	pop	r14
     f88:	df 90       	pop	r13
     f8a:	cf 90       	pop	r12
     f8c:	08 95       	ret

00000f8e <eMBASCIIReceive>:
    EXIT_CRITICAL_SECTION(  );
}

eMBErrorCode
eMBASCIIReceive( UCHAR * pucRcvAddress, UCHAR ** pucFrame, USHORT * pusLength )
{
     f8e:	cf 93       	push	r28
     f90:	df 93       	push	r29
     f92:	dc 01       	movw	r26, r24
     f94:	ea 01       	movw	r28, r20
    eMBErrorCode    eStatus = MB_ENOERR;

    ENTER_CRITICAL_SECTION(  );
     f96:	f8 94       	cli
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
     f98:	80 91 60 03 	lds	r24, 0x0360
     f9c:	90 91 61 03 	lds	r25, 0x0361
     fa0:	03 97       	sbiw	r24, 0x03	; 3
     fa2:	38 f1       	brcs	.+78     	; 0xff2 <eMBASCIIReceive+0x64>
     fa4:	40 91 60 03 	lds	r20, 0x0360
     fa8:	50 91 61 03 	lds	r21, 0x0361
     fac:	90 e0       	ldi	r25, 0x00	; 0
     fae:	20 e0       	ldi	r18, 0x00	; 0
     fb0:	30 e0       	ldi	r19, 0x00	; 0
     fb2:	07 c0       	rjmp	.+14     	; 0xfc2 <eMBASCIIReceive+0x34>
{
    UCHAR           ucLRC = 0;  /* LRC char initialized */

    while( usLen-- )
    {
        ucLRC += *pucFrame++;   /* Add buffer byte without carry */
     fb4:	f9 01       	movw	r30, r18
     fb6:	eb 5f       	subi	r30, 0xFB	; 251
     fb8:	f9 4f       	sbci	r31, 0xF9	; 249
     fba:	80 81       	ld	r24, Z
     fbc:	98 0f       	add	r25, r24
     fbe:	41 50       	subi	r20, 0x01	; 1
     fc0:	50 40       	sbci	r21, 0x00	; 0
     fc2:	2f 5f       	subi	r18, 0xFF	; 255
     fc4:	3f 4f       	sbci	r19, 0xFF	; 255
static          UCHAR
prvucMBLRC( UCHAR * pucFrame, USHORT usLen )
{
    UCHAR           ucLRC = 0;  /* LRC char initialized */

    while( usLen-- )
     fc6:	41 15       	cp	r20, r1
     fc8:	51 05       	cpc	r21, r1
     fca:	a1 f7       	brne	.-24     	; 0xfb4 <eMBASCIIReceive+0x26>

    ENTER_CRITICAL_SECTION(  );
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
     fcc:	99 23       	and	r25, r25
     fce:	89 f4       	brne	.+34     	; 0xff2 <eMBASCIIReceive+0x64>
        && ( prvucMBLRC( ( UCHAR * ) ucASCIIBuf, usRcvBufferPos ) == 0 ) )
    {
        /* Save the address field. All frames are passed to the upper layed
         * and the decision if a frame is used is done there.
         */
        *pucRcvAddress = ucASCIIBuf[MB_SER_PDU_ADDR_OFF];
     fd0:	80 91 06 06 	lds	r24, 0x0606
     fd4:	8c 93       	st	X, r24

        /* Total length of Modbus-PDU is Modbus-Serial-Line-PDU minus
         * size of address field and CRC checksum.
         */
        *pusLength = ( USHORT )( usRcvBufferPos - MB_SER_PDU_PDU_OFF - MB_SER_PDU_SIZE_LRC );
     fd6:	80 91 60 03 	lds	r24, 0x0360
     fda:	90 91 61 03 	lds	r25, 0x0361
     fde:	02 97       	sbiw	r24, 0x02	; 2
     fe0:	99 83       	std	Y+1, r25	; 0x01
     fe2:	88 83       	st	Y, r24

        /* Return the start of the Modbus PDU to the caller. */
        *pucFrame = ( UCHAR * ) & ucASCIIBuf[MB_SER_PDU_PDU_OFF];
     fe4:	87 e0       	ldi	r24, 0x07	; 7
     fe6:	96 e0       	ldi	r25, 0x06	; 6
     fe8:	fb 01       	movw	r30, r22
     fea:	91 83       	std	Z+1, r25	; 0x01
     fec:	80 83       	st	Z, r24
     fee:	80 e0       	ldi	r24, 0x00	; 0
     ff0:	01 c0       	rjmp	.+2      	; 0xff4 <eMBASCIIReceive+0x66>

    ENTER_CRITICAL_SECTION(  );
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
     ff2:	85 e0       	ldi	r24, 0x05	; 5
    }
    else
    {
        eStatus = MB_EIO;
    }
    EXIT_CRITICAL_SECTION(  );
     ff4:	78 94       	sei
    return eStatus;
}
     ff6:	df 91       	pop	r29
     ff8:	cf 91       	pop	r28
     ffa:	08 95       	ret

00000ffc <xMBASCIITimerT1SExpired>:
}

BOOL
xMBASCIITimerT1SExpired( void )
{
    switch ( eRcvState )
     ffc:	80 91 5f 03 	lds	r24, 0x035F
    1000:	81 50       	subi	r24, 0x01	; 1
    1002:	82 30       	cpi	r24, 0x02	; 2
    1004:	10 f4       	brcc	.+4      	; 0x100a <xMBASCIITimerT1SExpired+0xe>
        /* If we have a timeout we go back to the idle state and wait for
         * the next frame.
         */
    case STATE_RX_RCV:
    case STATE_RX_WAIT_EOF:
        eRcvState = STATE_RX_IDLE;
    1006:	10 92 5f 03 	sts	0x035F, r1

    default:
        assert( ( eRcvState == STATE_RX_RCV ) || ( eRcvState == STATE_RX_WAIT_EOF ) );
        break;
    }
    vMBPortTimersDisable(  );
    100a:	0e 94 6b 0e 	call	0x1cd6	; 0x1cd6 <vMBPortTimersDisable>

    /* no context switch required. */
    return FALSE;
}
    100e:	80 e0       	ldi	r24, 0x00	; 0
    1010:	08 95       	ret

00001012 <xMBASCIITransmitFSM>:
    return xNeedPoll;
}

BOOL
xMBASCIITransmitFSM( void )
{
    1012:	1f 93       	push	r17
    BOOL            xNeedPoll = FALSE;
    UCHAR           ucByte;

    assert( eRcvState == STATE_RX_IDLE );
    switch ( eSndState )
    1014:	80 91 5e 03 	lds	r24, 0x035E
    1018:	82 30       	cpi	r24, 0x02	; 2
    101a:	c9 f0       	breq	.+50     	; 0x104e <xMBASCIITransmitFSM+0x3c>
    101c:	83 30       	cpi	r24, 0x03	; 3
    101e:	38 f4       	brcc	.+14     	; 0x102e <xMBASCIITransmitFSM+0x1c>
    1020:	88 23       	and	r24, r24
    1022:	09 f4       	brne	.+2      	; 0x1026 <xMBASCIITransmitFSM+0x14>
    1024:	81 c0       	rjmp	.+258    	; 0x1128 <__stack+0x29>
    1026:	81 30       	cpi	r24, 0x01	; 1
    1028:	09 f0       	breq	.+2      	; 0x102c <xMBASCIITransmitFSM+0x1a>
    102a:	82 c0       	rjmp	.+260    	; 0x1130 <__stack+0x31>
    102c:	07 c0       	rjmp	.+14     	; 0x103c <xMBASCIITransmitFSM+0x2a>
    102e:	83 30       	cpi	r24, 0x03	; 3
    1030:	09 f4       	brne	.+2      	; 0x1034 <xMBASCIITransmitFSM+0x22>
    1032:	65 c0       	rjmp	.+202    	; 0x10fe <xMBASCIITransmitFSM+0xec>
    1034:	84 30       	cpi	r24, 0x04	; 4
    1036:	09 f0       	breq	.+2      	; 0x103a <xMBASCIITransmitFSM+0x28>
    1038:	7b c0       	rjmp	.+246    	; 0x1130 <__stack+0x31>
    103a:	69 c0       	rjmp	.+210    	; 0x110e <__stack+0xf>
    {
        /* Start of transmission. The start of a frame is defined by sending
         * the character ':'. */
    case STATE_TX_START:
        ucByte = ':';
        xMBPortSerialPutByte( ( CHAR )ucByte );
    103c:	8a e3       	ldi	r24, 0x3A	; 58
    103e:	0e 94 51 0e 	call	0x1ca2	; 0x1ca2 <xMBPortSerialPutByte>
        eSndState = STATE_TX_DATA;
    1042:	82 e0       	ldi	r24, 0x02	; 2
    1044:	80 93 5e 03 	sts	0x035E, r24
        eBytePos = BYTE_HIGH_NIBBLE;
    1048:	10 92 62 03 	sts	0x0362, r1
    104c:	71 c0       	rjmp	.+226    	; 0x1130 <__stack+0x31>
        /* Send the data block. Each data byte is encoded as a character hex
         * stream with the high nibble sent first and the low nibble sent
         * last. If all data bytes are exhausted we send a '\r' character
         * to end the transmission. */
    case STATE_TX_DATA:
        if( usSndBufferCount > 0 )
    104e:	80 91 65 03 	lds	r24, 0x0365
    1052:	90 91 66 03 	lds	r25, 0x0366
    1056:	89 2b       	or	r24, r25
    1058:	09 f4       	brne	.+2      	; 0x105c <xMBASCIITransmitFSM+0x4a>
    105a:	4c c0       	rjmp	.+152    	; 0x10f4 <xMBASCIITransmitFSM+0xe2>
        {
            switch ( eBytePos )
    105c:	80 91 62 03 	lds	r24, 0x0362
    1060:	88 23       	and	r24, r24
    1062:	21 f0       	breq	.+8      	; 0x106c <xMBASCIITransmitFSM+0x5a>
    1064:	81 30       	cpi	r24, 0x01	; 1
    1066:	09 f0       	breq	.+2      	; 0x106a <xMBASCIITransmitFSM+0x58>
    1068:	63 c0       	rjmp	.+198    	; 0x1130 <__stack+0x31>
    106a:	1a c0       	rjmp	.+52     	; 0x10a0 <xMBASCIITransmitFSM+0x8e>
            {
            case BYTE_HIGH_NIBBLE:
                ucByte = prvucMBBIN2CHAR( ( UCHAR )( *pucSndBufferCur >> 4 ) );
    106c:	e0 91 63 03 	lds	r30, 0x0363
    1070:	f0 91 64 03 	lds	r31, 0x0364
    1074:	e0 81       	ld	r30, Z
    1076:	e2 95       	swap	r30
    1078:	ef 70       	andi	r30, 0x0F	; 15
}

static          UCHAR
prvucMBBIN2CHAR( UCHAR ucByte )
{
    if( ucByte <= 0x09 )
    107a:	ea 30       	cpi	r30, 0x0A	; 10
    107c:	18 f4       	brcc	.+6      	; 0x1084 <xMBASCIITransmitFSM+0x72>
    {
        return ( UCHAR )( '0' + ucByte );
    107e:	8e 2f       	mov	r24, r30
    1080:	80 5d       	subi	r24, 0xD0	; 208
    1082:	08 c0       	rjmp	.+16     	; 0x1094 <xMBASCIITransmitFSM+0x82>
    }
    else if( ( ucByte >= 0x0A ) && ( ucByte <= 0x0F ) )
    1084:	8e 2f       	mov	r24, r30
    1086:	8a 50       	subi	r24, 0x0A	; 10
    1088:	86 30       	cpi	r24, 0x06	; 6
    108a:	10 f0       	brcs	.+4      	; 0x1090 <xMBASCIITransmitFSM+0x7e>
    108c:	80 e3       	ldi	r24, 0x30	; 48
    108e:	02 c0       	rjmp	.+4      	; 0x1094 <xMBASCIITransmitFSM+0x82>
    {
        return ( UCHAR )( ucByte - 0x0A + 'A' );
    1090:	8e 2f       	mov	r24, r30
    1092:	89 5c       	subi	r24, 0xC9	; 201
        {
            switch ( eBytePos )
            {
            case BYTE_HIGH_NIBBLE:
                ucByte = prvucMBBIN2CHAR( ( UCHAR )( *pucSndBufferCur >> 4 ) );
                xMBPortSerialPutByte( ( CHAR ) ucByte );
    1094:	0e 94 51 0e 	call	0x1ca2	; 0x1ca2 <xMBPortSerialPutByte>
                eBytePos = BYTE_LOW_NIBBLE;
    1098:	81 e0       	ldi	r24, 0x01	; 1
    109a:	80 93 62 03 	sts	0x0362, r24
    109e:	48 c0       	rjmp	.+144    	; 0x1130 <__stack+0x31>
                break;

            case BYTE_LOW_NIBBLE:
                ucByte = prvucMBBIN2CHAR( ( UCHAR )( *pucSndBufferCur & 0x0F ) );
    10a0:	e0 91 63 03 	lds	r30, 0x0363
    10a4:	f0 91 64 03 	lds	r31, 0x0364
    10a8:	e0 81       	ld	r30, Z
    10aa:	ef 70       	andi	r30, 0x0F	; 15
}

static          UCHAR
prvucMBBIN2CHAR( UCHAR ucByte )
{
    if( ucByte <= 0x09 )
    10ac:	ea 30       	cpi	r30, 0x0A	; 10
    10ae:	18 f4       	brcc	.+6      	; 0x10b6 <xMBASCIITransmitFSM+0xa4>
    {
        return ( UCHAR )( '0' + ucByte );
    10b0:	8e 2f       	mov	r24, r30
    10b2:	80 5d       	subi	r24, 0xD0	; 208
    10b4:	08 c0       	rjmp	.+16     	; 0x10c6 <xMBASCIITransmitFSM+0xb4>
    }
    else if( ( ucByte >= 0x0A ) && ( ucByte <= 0x0F ) )
    10b6:	8e 2f       	mov	r24, r30
    10b8:	8a 50       	subi	r24, 0x0A	; 10
    10ba:	86 30       	cpi	r24, 0x06	; 6
    10bc:	10 f0       	brcs	.+4      	; 0x10c2 <xMBASCIITransmitFSM+0xb0>
    10be:	80 e3       	ldi	r24, 0x30	; 48
    10c0:	02 c0       	rjmp	.+4      	; 0x10c6 <xMBASCIITransmitFSM+0xb4>
    {
        return ( UCHAR )( ucByte - 0x0A + 'A' );
    10c2:	8e 2f       	mov	r24, r30
    10c4:	89 5c       	subi	r24, 0xC9	; 201
                eBytePos = BYTE_LOW_NIBBLE;
                break;

            case BYTE_LOW_NIBBLE:
                ucByte = prvucMBBIN2CHAR( ( UCHAR )( *pucSndBufferCur & 0x0F ) );
                xMBPortSerialPutByte( ( CHAR )ucByte );
    10c6:	0e 94 51 0e 	call	0x1ca2	; 0x1ca2 <xMBPortSerialPutByte>
                pucSndBufferCur++;
    10ca:	80 91 63 03 	lds	r24, 0x0363
    10ce:	90 91 64 03 	lds	r25, 0x0364
    10d2:	01 96       	adiw	r24, 0x01	; 1
    10d4:	90 93 64 03 	sts	0x0364, r25
    10d8:	80 93 63 03 	sts	0x0363, r24
                eBytePos = BYTE_HIGH_NIBBLE;
    10dc:	10 92 62 03 	sts	0x0362, r1
                usSndBufferCount--;
    10e0:	80 91 65 03 	lds	r24, 0x0365
    10e4:	90 91 66 03 	lds	r25, 0x0366
    10e8:	01 97       	sbiw	r24, 0x01	; 1
    10ea:	90 93 66 03 	sts	0x0366, r25
    10ee:	80 93 65 03 	sts	0x0365, r24
    10f2:	1e c0       	rjmp	.+60     	; 0x1130 <__stack+0x31>
                break;
            }
        }
        else
        {
            xMBPortSerialPutByte( MB_ASCII_DEFAULT_CR );
    10f4:	8d e0       	ldi	r24, 0x0D	; 13
    10f6:	0e 94 51 0e 	call	0x1ca2	; 0x1ca2 <xMBPortSerialPutByte>
            eSndState = STATE_TX_END;
    10fa:	83 e0       	ldi	r24, 0x03	; 3
    10fc:	05 c0       	rjmp	.+10     	; 0x1108 <__stack+0x9>
        }
        break;

        /* Finish the frame by sending a LF character. */
    case STATE_TX_END:
        xMBPortSerialPutByte( ( CHAR )ucMBLFCharacter );
    10fe:	80 91 67 03 	lds	r24, 0x0367
    1102:	0e 94 51 0e 	call	0x1ca2	; 0x1ca2 <xMBPortSerialPutByte>
        /* We need another state to make sure that the CR character has
         * been sent. */
        eSndState = STATE_TX_NOTIFY;
    1106:	84 e0       	ldi	r24, 0x04	; 4
    1108:	80 93 5e 03 	sts	0x035E, r24
    110c:	11 c0       	rjmp	.+34     	; 0x1130 <__stack+0x31>
        break;

        /* Notify the task which called eMBASCIISend that the frame has
         * been sent. */
    case STATE_TX_NOTIFY:
        eSndState = STATE_TX_IDLE;
    110e:	10 92 5e 03 	sts	0x035E, r1
        xNeedPoll = xMBPortEventPost( EV_FRAME_SENT );
    1112:	83 e0       	ldi	r24, 0x03	; 3
    1114:	0e 94 2f 0d 	call	0x1a5e	; 0x1a5e <xMBPortEventPost>
    1118:	18 2f       	mov	r17, r24

        /* Disable transmitter. This prevents another transmit buffer
         * empty interrupt. */
        vMBPortSerialEnable( TRUE, FALSE );
    111a:	81 e0       	ldi	r24, 0x01	; 1
    111c:	60 e0       	ldi	r22, 0x00	; 0
    111e:	0e 94 42 0d 	call	0x1a84	; 0x1a84 <vMBPortSerialEnable>
        eSndState = STATE_TX_IDLE;
    1122:	10 92 5e 03 	sts	0x035E, r1
    1126:	05 c0       	rjmp	.+10     	; 0x1132 <__stack+0x33>

        /* We should not get a transmitter event if the transmitter is in
         * idle state.  */
    case STATE_TX_IDLE:
        /* enable receiver/disable transmitter. */
        vMBPortSerialEnable( TRUE, FALSE );
    1128:	81 e0       	ldi	r24, 0x01	; 1
    112a:	60 e0       	ldi	r22, 0x00	; 0
    112c:	0e 94 42 0d 	call	0x1a84	; 0x1a84 <vMBPortSerialEnable>
    1130:	10 e0       	ldi	r17, 0x00	; 0
        break;
    }

    return xNeedPoll;
}
    1132:	81 2f       	mov	r24, r17
    1134:	1f 91       	pop	r17
    1136:	08 95       	ret

00001138 <eMBASCIISend>:
    return eStatus;
}

eMBErrorCode
eMBASCIISend( UCHAR ucSlaveAddress, const UCHAR * pucFrame, USHORT usLength )
{
    1138:	28 2f       	mov	r18, r24
    eMBErrorCode    eStatus = MB_ENOERR;
    UCHAR           usLRC;

    ENTER_CRITICAL_SECTION(  );
    113a:	f8 94       	cli
    /* Check if the receiver is still in idle state. If not we where too
     * slow with processing the received frame and the master sent another
     * frame on the network. We have to abort sending the frame.
     */
    if( eRcvState == STATE_RX_IDLE )
    113c:	80 91 5f 03 	lds	r24, 0x035F
    1140:	88 23       	and	r24, r24
    1142:	11 f0       	breq	.+4      	; 0x1148 <eMBASCIISend+0x10>
    1144:	85 e0       	ldi	r24, 0x05	; 5
    1146:	3a c0       	rjmp	.+116    	; 0x11bc <eMBASCIISend+0x84>
    {
        /* First byte before the Modbus-PDU is the slave address. */
        pucSndBufferCur = ( UCHAR * ) pucFrame - 1;
    1148:	fb 01       	movw	r30, r22
    114a:	31 97       	sbiw	r30, 0x01	; 1
    114c:	f0 93 64 03 	sts	0x0364, r31
    1150:	e0 93 63 03 	sts	0x0363, r30
        usSndBufferCount = 1;
    1154:	81 e0       	ldi	r24, 0x01	; 1
    1156:	90 e0       	ldi	r25, 0x00	; 0
    1158:	90 93 66 03 	sts	0x0366, r25
    115c:	80 93 65 03 	sts	0x0365, r24

        /* Now copy the Modbus-PDU into the Modbus-Serial-Line-PDU. */
        pucSndBufferCur[MB_SER_PDU_ADDR_OFF] = ucSlaveAddress;
    1160:	20 83       	st	Z, r18
        usSndBufferCount += usLength;
    1162:	80 91 65 03 	lds	r24, 0x0365
    1166:	90 91 66 03 	lds	r25, 0x0366
    116a:	84 0f       	add	r24, r20
    116c:	95 1f       	adc	r25, r21
    116e:	90 93 66 03 	sts	0x0366, r25
    1172:	80 93 65 03 	sts	0x0365, r24

        /* Calculate LRC checksum for Modbus-Serial-Line-PDU. */
        usLRC = prvucMBLRC( ( UCHAR * ) pucSndBufferCur, usSndBufferCount );
    1176:	20 91 65 03 	lds	r18, 0x0365
    117a:	30 91 66 03 	lds	r19, 0x0366
    117e:	40 e0       	ldi	r20, 0x00	; 0
    1180:	04 c0       	rjmp	.+8      	; 0x118a <eMBASCIISend+0x52>
{
    UCHAR           ucLRC = 0;  /* LRC char initialized */

    while( usLen-- )
    {
        ucLRC += *pucFrame++;   /* Add buffer byte without carry */
    1182:	81 91       	ld	r24, Z+
    1184:	48 0f       	add	r20, r24
    1186:	21 50       	subi	r18, 0x01	; 1
    1188:	30 40       	sbci	r19, 0x00	; 0
static          UCHAR
prvucMBLRC( UCHAR * pucFrame, USHORT usLen )
{
    UCHAR           ucLRC = 0;  /* LRC char initialized */

    while( usLen-- )
    118a:	21 15       	cp	r18, r1
    118c:	31 05       	cpc	r19, r1
    118e:	c9 f7       	brne	.-14     	; 0x1182 <eMBASCIISend+0x4a>
    {
        ucLRC += *pucFrame++;   /* Add buffer byte without carry */
    }

    /* Return twos complement */
    ucLRC = ( UCHAR ) ( -( ( CHAR ) ucLRC ) );
    1190:	41 95       	neg	r20
        pucSndBufferCur[MB_SER_PDU_ADDR_OFF] = ucSlaveAddress;
        usSndBufferCount += usLength;

        /* Calculate LRC checksum for Modbus-Serial-Line-PDU. */
        usLRC = prvucMBLRC( ( UCHAR * ) pucSndBufferCur, usSndBufferCount );
        ucASCIIBuf[usSndBufferCount++] = usLRC;
    1192:	80 91 65 03 	lds	r24, 0x0365
    1196:	90 91 66 03 	lds	r25, 0x0366
    119a:	fc 01       	movw	r30, r24
    119c:	ea 5f       	subi	r30, 0xFA	; 250
    119e:	f9 4f       	sbci	r31, 0xF9	; 249
    11a0:	40 83       	st	Z, r20
    11a2:	01 96       	adiw	r24, 0x01	; 1
    11a4:	90 93 66 03 	sts	0x0366, r25
    11a8:	80 93 65 03 	sts	0x0365, r24

        /* Activate the transmitter. */
        eSndState = STATE_TX_START;
    11ac:	81 e0       	ldi	r24, 0x01	; 1
    11ae:	80 93 5e 03 	sts	0x035E, r24
        vMBPortSerialEnable( FALSE, TRUE );
    11b2:	80 e0       	ldi	r24, 0x00	; 0
    11b4:	61 e0       	ldi	r22, 0x01	; 1
    11b6:	0e 94 42 0d 	call	0x1a84	; 0x1a84 <vMBPortSerialEnable>
    11ba:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        eStatus = MB_EIO;
    }
    EXIT_CRITICAL_SECTION(  );
    11bc:	78 94       	sei
    return eStatus;
}
    11be:	08 95       	ret

000011c0 <eMBASCIIStop>:
}

void
eMBASCIIStop( void )
{
    ENTER_CRITICAL_SECTION(  );
    11c0:	f8 94       	cli
    vMBPortSerialEnable( FALSE, FALSE );
    11c2:	80 e0       	ldi	r24, 0x00	; 0
    11c4:	60 e0       	ldi	r22, 0x00	; 0
    11c6:	0e 94 42 0d 	call	0x1a84	; 0x1a84 <vMBPortSerialEnable>
    vMBPortTimersDisable(  );
    11ca:	0e 94 6b 0e 	call	0x1cd6	; 0x1cd6 <vMBPortTimersDisable>
    EXIT_CRITICAL_SECTION(  );
    11ce:	78 94       	sei
}
    11d0:	08 95       	ret

000011d2 <eMBASCIIStart>:
}

void
eMBASCIIStart( void )
{
    ENTER_CRITICAL_SECTION(  );
    11d2:	f8 94       	cli
    vMBPortSerialEnable( TRUE, FALSE );
    11d4:	81 e0       	ldi	r24, 0x01	; 1
    11d6:	60 e0       	ldi	r22, 0x00	; 0
    11d8:	0e 94 42 0d 	call	0x1a84	; 0x1a84 <vMBPortSerialEnable>
    eRcvState = STATE_RX_IDLE;
    11dc:	10 92 5f 03 	sts	0x035F, r1
    EXIT_CRITICAL_SECTION(  );
    11e0:	78 94       	sei

    /* No special startup required for ASCII. */
    ( void )xMBPortEventPost( EV_READY );
    11e2:	80 e0       	ldi	r24, 0x00	; 0
    11e4:	0e 94 2f 0d 	call	0x1a5e	; 0x1a5e <xMBPortEventPost>
}
    11e8:	08 95       	ret

000011ea <xMBASCIIReceiveFSM>:
    return eStatus;
}

BOOL
xMBASCIIReceiveFSM( void )
{
    11ea:	df 93       	push	r29
    11ec:	cf 93       	push	r28
    11ee:	0f 92       	push	r0
    11f0:	cd b7       	in	r28, 0x3d	; 61
    11f2:	de b7       	in	r29, 0x3e	; 62
    UCHAR           ucByte;
    UCHAR           ucResult;

    assert( eSndState == STATE_TX_IDLE );

    ( void )xMBPortSerialGetByte( ( CHAR * ) & ucByte );
    11f4:	ce 01       	movw	r24, r28
    11f6:	01 96       	adiw	r24, 0x01	; 1
    11f8:	0e 94 54 0e 	call	0x1ca8	; 0x1ca8 <xMBPortSerialGetByte>
    switch ( eRcvState )
    11fc:	80 91 5f 03 	lds	r24, 0x035F
    1200:	81 30       	cpi	r24, 0x01	; 1
    1202:	39 f0       	breq	.+14     	; 0x1212 <xMBASCIIReceiveFSM+0x28>
    1204:	81 30       	cpi	r24, 0x01	; 1
    1206:	08 f4       	brcc	.+2      	; 0x120a <xMBASCIIReceiveFSM+0x20>
    1208:	75 c0       	rjmp	.+234    	; 0x12f4 <xMBASCIIReceiveFSM+0x10a>
    120a:	82 30       	cpi	r24, 0x02	; 2
    120c:	09 f0       	breq	.+2      	; 0x1210 <xMBASCIIReceiveFSM+0x26>
    120e:	80 c0       	rjmp	.+256    	; 0x1310 <xMBASCIIReceiveFSM+0x126>
    1210:	53 c0       	rjmp	.+166    	; 0x12b8 <xMBASCIIReceiveFSM+0xce>
         * block. Other characters are part of the data block and their
         * ASCII value is converted back to a binary representation.
         */
    case STATE_RX_RCV:
        /* Enable timer for character timeout. */
        vMBPortTimersEnable(  );
    1212:	0e 94 59 0e 	call	0x1cb2	; 0x1cb2 <vMBPortTimersEnable>
        if( ucByte == ':' )
    1216:	99 81       	ldd	r25, Y+1	; 0x01
    1218:	9a 33       	cpi	r25, 0x3A	; 58
    121a:	39 f4       	brne	.+14     	; 0x122a <xMBASCIIReceiveFSM+0x40>
        {
            /* Empty receive buffer. */
            eBytePos = BYTE_HIGH_NIBBLE;
    121c:	10 92 62 03 	sts	0x0362, r1
            usRcvBufferPos = 0;
    1220:	10 92 61 03 	sts	0x0361, r1
    1224:	10 92 60 03 	sts	0x0360, r1
    1228:	73 c0       	rjmp	.+230    	; 0x1310 <xMBASCIIReceiveFSM+0x126>
        }
        else if( ucByte == MB_ASCII_DEFAULT_CR )
    122a:	9d 30       	cpi	r25, 0x0D	; 13
    122c:	11 f4       	brne	.+4      	; 0x1232 <xMBASCIIReceiveFSM+0x48>
        {
            eRcvState = STATE_RX_WAIT_EOF;
    122e:	82 e0       	ldi	r24, 0x02	; 2
    1230:	6d c0       	rjmp	.+218    	; 0x130c <xMBASCIIReceiveFSM+0x122>


static          UCHAR
prvucMBCHAR2BIN( UCHAR ucCharacter )
{
    if( ( ucCharacter >= '0' ) && ( ucCharacter <= '9' ) )
    1232:	29 2f       	mov	r18, r25
    1234:	20 53       	subi	r18, 0x30	; 48
    1236:	2a 30       	cpi	r18, 0x0A	; 10
    1238:	40 f0       	brcs	.+16     	; 0x124a <xMBASCIIReceiveFSM+0x60>
    {
        return ( UCHAR )( ucCharacter - '0' );
    }
    else if( ( ucCharacter >= 'A' ) && ( ucCharacter <= 'F' ) )
    123a:	89 2f       	mov	r24, r25
    123c:	81 54       	subi	r24, 0x41	; 65
    123e:	86 30       	cpi	r24, 0x06	; 6
    1240:	10 f0       	brcs	.+4      	; 0x1246 <xMBASCIIReceiveFSM+0x5c>
    1242:	2f ef       	ldi	r18, 0xFF	; 255
    1244:	02 c0       	rjmp	.+4      	; 0x124a <xMBASCIIReceiveFSM+0x60>
    {
        return ( UCHAR )( ucCharacter - 'A' + 0x0A );
    1246:	29 2f       	mov	r18, r25
    1248:	27 53       	subi	r18, 0x37	; 55
            eRcvState = STATE_RX_WAIT_EOF;
        }
        else
        {
            ucResult = prvucMBCHAR2BIN( ucByte );
            switch ( eBytePos )
    124a:	80 91 62 03 	lds	r24, 0x0362
    124e:	88 23       	and	r24, r24
    1250:	21 f0       	breq	.+8      	; 0x125a <xMBASCIIReceiveFSM+0x70>
    1252:	81 30       	cpi	r24, 0x01	; 1
    1254:	09 f0       	breq	.+2      	; 0x1258 <xMBASCIIReceiveFSM+0x6e>
    1256:	5c c0       	rjmp	.+184    	; 0x1310 <xMBASCIIReceiveFSM+0x126>
    1258:	1a c0       	rjmp	.+52     	; 0x128e <xMBASCIIReceiveFSM+0xa4>
            {
                /* High nibble of the byte comes first. We check for
                 * a buffer overflow here. */
            case BYTE_HIGH_NIBBLE:
                if( usRcvBufferPos < MB_SER_PDU_SIZE_MAX )
    125a:	80 91 60 03 	lds	r24, 0x0360
    125e:	90 91 61 03 	lds	r25, 0x0361
    1262:	8f 3f       	cpi	r24, 0xFF	; 255
    1264:	91 05       	cpc	r25, r1
    1266:	09 f0       	breq	.+2      	; 0x126a <xMBASCIIReceiveFSM+0x80>
    1268:	68 f4       	brcc	.+26     	; 0x1284 <xMBASCIIReceiveFSM+0x9a>
                {
                    ucASCIIBuf[usRcvBufferPos] = ( UCHAR )( ucResult << 4 );
    126a:	e0 91 60 03 	lds	r30, 0x0360
    126e:	f0 91 61 03 	lds	r31, 0x0361
    1272:	ea 5f       	subi	r30, 0xFA	; 250
    1274:	f9 4f       	sbci	r31, 0xF9	; 249
    1276:	22 95       	swap	r18
    1278:	20 7f       	andi	r18, 0xF0	; 240
    127a:	20 83       	st	Z, r18
                    eBytePos = BYTE_LOW_NIBBLE;
    127c:	81 e0       	ldi	r24, 0x01	; 1
    127e:	80 93 62 03 	sts	0x0362, r24
    1282:	46 c0       	rjmp	.+140    	; 0x1310 <xMBASCIIReceiveFSM+0x126>
                }
                else
                {
                    /* not handled in Modbus specification but seems
                     * a resonable implementation. */
                    eRcvState = STATE_RX_IDLE;
    1284:	10 92 5f 03 	sts	0x035F, r1
                    /* Disable previously activated timer because of error state. */
                    vMBPortTimersDisable(  );
    1288:	0e 94 6b 0e 	call	0x1cd6	; 0x1cd6 <vMBPortTimersDisable>
    128c:	41 c0       	rjmp	.+130    	; 0x1310 <xMBASCIIReceiveFSM+0x126>
                }
                break;

            case BYTE_LOW_NIBBLE:
                ucASCIIBuf[usRcvBufferPos] |= ucResult;
    128e:	e0 91 60 03 	lds	r30, 0x0360
    1292:	f0 91 61 03 	lds	r31, 0x0361
    1296:	ea 5f       	subi	r30, 0xFA	; 250
    1298:	f9 4f       	sbci	r31, 0xF9	; 249
    129a:	80 81       	ld	r24, Z
    129c:	28 2b       	or	r18, r24
    129e:	20 83       	st	Z, r18
                usRcvBufferPos++;
    12a0:	80 91 60 03 	lds	r24, 0x0360
    12a4:	90 91 61 03 	lds	r25, 0x0361
    12a8:	01 96       	adiw	r24, 0x01	; 1
    12aa:	90 93 61 03 	sts	0x0361, r25
    12ae:	80 93 60 03 	sts	0x0360, r24
                eBytePos = BYTE_HIGH_NIBBLE;
    12b2:	10 92 62 03 	sts	0x0362, r1
    12b6:	2c c0       	rjmp	.+88     	; 0x1310 <xMBASCIIReceiveFSM+0x126>
            }
        }
        break;

    case STATE_RX_WAIT_EOF:
        if( ucByte == ucMBLFCharacter )
    12b8:	99 81       	ldd	r25, Y+1	; 0x01
    12ba:	80 91 67 03 	lds	r24, 0x0367
    12be:	98 17       	cp	r25, r24
    12c0:	41 f4       	brne	.+16     	; 0x12d2 <xMBASCIIReceiveFSM+0xe8>
        {
            /* Disable character timeout timer because all characters are
             * received. */
            vMBPortTimersDisable(  );
    12c2:	0e 94 6b 0e 	call	0x1cd6	; 0x1cd6 <vMBPortTimersDisable>
            /* Receiver is again in idle state. */
            eRcvState = STATE_RX_IDLE;
    12c6:	10 92 5f 03 	sts	0x035F, r1

            /* Notify the caller of eMBASCIIReceive that a new frame
             * was received. */
            xNeedPoll = xMBPortEventPost( EV_FRAME_RECEIVED );
    12ca:	81 e0       	ldi	r24, 0x01	; 1
    12cc:	0e 94 2f 0d 	call	0x1a5e	; 0x1a5e <xMBPortEventPost>
    12d0:	20 c0       	rjmp	.+64     	; 0x1312 <xMBASCIIReceiveFSM+0x128>
        }
        else if( ucByte == ':' )
    12d2:	9a 33       	cpi	r25, 0x3A	; 58
    12d4:	61 f4       	brne	.+24     	; 0x12ee <xMBASCIIReceiveFSM+0x104>
        {
            /* Empty receive buffer and back to receive state. */
            eBytePos = BYTE_HIGH_NIBBLE;
    12d6:	10 92 62 03 	sts	0x0362, r1
            usRcvBufferPos = 0;
    12da:	10 92 61 03 	sts	0x0361, r1
    12de:	10 92 60 03 	sts	0x0360, r1
            eRcvState = STATE_RX_RCV;
    12e2:	81 e0       	ldi	r24, 0x01	; 1
    12e4:	80 93 5f 03 	sts	0x035F, r24

            /* Enable timer for character timeout. */
            vMBPortTimersEnable(  );
    12e8:	0e 94 59 0e 	call	0x1cb2	; 0x1cb2 <vMBPortTimersEnable>
    12ec:	11 c0       	rjmp	.+34     	; 0x1310 <xMBASCIIReceiveFSM+0x126>
        }
        else
        {
            /* Frame is not okay. Delete entire frame. */
            eRcvState = STATE_RX_IDLE;
    12ee:	10 92 5f 03 	sts	0x035F, r1
    12f2:	0e c0       	rjmp	.+28     	; 0x1310 <xMBASCIIReceiveFSM+0x126>
        }
        break;

    case STATE_RX_IDLE:
        if( ucByte == ':' )
    12f4:	89 81       	ldd	r24, Y+1	; 0x01
    12f6:	8a 33       	cpi	r24, 0x3A	; 58
    12f8:	59 f4       	brne	.+22     	; 0x1310 <xMBASCIIReceiveFSM+0x126>
        {
            /* Enable timer for character timeout. */
            vMBPortTimersEnable(  );
    12fa:	0e 94 59 0e 	call	0x1cb2	; 0x1cb2 <vMBPortTimersEnable>
            /* Reset the input buffers to store the frame. */
            usRcvBufferPos = 0;;
    12fe:	10 92 61 03 	sts	0x0361, r1
    1302:	10 92 60 03 	sts	0x0360, r1
            eBytePos = BYTE_HIGH_NIBBLE;
    1306:	10 92 62 03 	sts	0x0362, r1
            eRcvState = STATE_RX_RCV;
    130a:	81 e0       	ldi	r24, 0x01	; 1
    130c:	80 93 5f 03 	sts	0x035F, r24
    1310:	80 e0       	ldi	r24, 0x00	; 0
        }
        break;
    }

    return xNeedPoll;
}
    1312:	0f 90       	pop	r0
    1314:	cf 91       	pop	r28
    1316:	df 91       	pop	r29
    1318:	08 95       	ret

0000131a <eMBASCIIInit>:
static volatile UCHAR ucMBLFCharacter;

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBASCIIInit( UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
    131a:	0f 93       	push	r16
    131c:	86 2f       	mov	r24, r22
    eMBErrorCode    eStatus = MB_ENOERR;
    ( void )ucSlaveAddress;
    
    ENTER_CRITICAL_SECTION(  );
    131e:	f8 94       	cli
    ucMBLFCharacter = MB_ASCII_DEFAULT_LF;
    1320:	9a e0       	ldi	r25, 0x0A	; 10
    1322:	90 93 67 03 	sts	0x0367, r25

    if( xMBPortSerialInit( ucPort, ulBaudRate, 7, eParity ) != TRUE )
    1326:	ba 01       	movw	r22, r20
    1328:	a9 01       	movw	r20, r18
    132a:	27 e0       	ldi	r18, 0x07	; 7
    132c:	0e 94 56 0d 	call	0x1aac	; 0x1aac <xMBPortSerialInit>
    1330:	81 30       	cpi	r24, 0x01	; 1
    1332:	41 f4       	brne	.+16     	; 0x1344 <eMBASCIIInit+0x2a>
    {
        eStatus = MB_EPORTERR;
    }
    else if( xMBPortTimersInit( MB_ASCII_TIMEOUT_SEC * 20000UL ) != TRUE )
    1334:	80 e2       	ldi	r24, 0x20	; 32
    1336:	9e e4       	ldi	r25, 0x4E	; 78
    1338:	0e 94 75 0e 	call	0x1cea	; 0x1cea <xMBPortTimersInit>
    133c:	81 30       	cpi	r24, 0x01	; 1
    133e:	11 f4       	brne	.+4      	; 0x1344 <eMBASCIIInit+0x2a>
    1340:	80 e0       	ldi	r24, 0x00	; 0
    1342:	01 c0       	rjmp	.+2      	; 0x1346 <eMBASCIIInit+0x2c>
    1344:	83 e0       	ldi	r24, 0x03	; 3
    {
        eStatus = MB_EPORTERR;
    }

    EXIT_CRITICAL_SECTION(  );
    1346:	78 94       	sei

    return eStatus;
}
    1348:	0f 91       	pop	r16
    134a:	08 95       	ret

0000134c <eMBFuncWriteMultipleCoils>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_COILS_ENABLED > 0
eMBException
eMBFuncWriteMultipleCoils( UCHAR * pucFrame, USHORT * usLen )
{
    134c:	cf 93       	push	r28
    134e:	df 93       	push	r29
    1350:	fc 01       	movw	r30, r24
    1352:	eb 01       	movw	r28, r22
    UCHAR           ucByteCountVerify;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen > ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    1354:	88 81       	ld	r24, Y
    1356:	99 81       	ldd	r25, Y+1	; 0x01
    1358:	06 97       	sbiw	r24, 0x06	; 6
    135a:	c0 f1       	brcs	.+112    	; 0x13cc <eMBFuncWriteMultipleCoils+0x80>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
    135c:	a1 81       	ldd	r26, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
    135e:	b2 81       	ldd	r27, Z+2	; 0x02
        usRegAddress++;

        usCoilCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF] << 8 );
    1360:	93 81       	ldd	r25, Z+3	; 0x03
    1362:	80 e0       	ldi	r24, 0x00	; 0
        usCoilCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF + 1] );
    1364:	24 81       	ldd	r18, Z+4	; 0x04
    1366:	42 2f       	mov	r20, r18
    1368:	50 e0       	ldi	r21, 0x00	; 0
    136a:	48 2b       	or	r20, r24
    136c:	59 2b       	or	r21, r25

        ucByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
    136e:	35 81       	ldd	r19, Z+5	; 0x05

        /* Compute the number of expected bytes in the request. */
        if( ( usCoilCnt & 0x0007 ) != 0 )
    1370:	ca 01       	movw	r24, r20
    1372:	87 70       	andi	r24, 0x07	; 7
    1374:	90 70       	andi	r25, 0x00	; 0
    1376:	ba 01       	movw	r22, r20
    1378:	23 e0       	ldi	r18, 0x03	; 3
    137a:	76 95       	lsr	r23
    137c:	67 95       	ror	r22
    137e:	2a 95       	dec	r18
    1380:	e1 f7       	brne	.-8      	; 0x137a <eMBFuncWriteMultipleCoils+0x2e>
    1382:	89 2b       	or	r24, r25
    1384:	19 f0       	breq	.+6      	; 0x138c <eMBFuncWriteMultipleCoils+0x40>
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 + 1 );
    1386:	26 2f       	mov	r18, r22
    1388:	2f 5f       	subi	r18, 0xFF	; 255
    138a:	01 c0       	rjmp	.+2      	; 0x138e <eMBFuncWriteMultipleCoils+0x42>
        }
        else
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 );
    138c:	26 2f       	mov	r18, r22
        }

        if( ( usCoilCnt >= 1 ) &&
    138e:	ca 01       	movw	r24, r20
    1390:	01 97       	sbiw	r24, 0x01	; 1
    1392:	80 5b       	subi	r24, 0xB0	; 176
    1394:	97 40       	sbci	r25, 0x07	; 7
    1396:	d0 f4       	brcc	.+52     	; 0x13cc <eMBFuncWriteMultipleCoils+0x80>
    1398:	23 17       	cp	r18, r19
    139a:	c1 f4       	brne	.+48     	; 0x13cc <eMBFuncWriteMultipleCoils+0x80>
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen > ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
    139c:	7a 2f       	mov	r23, r26
    139e:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
    13a0:	8b 2f       	mov	r24, r27
    13a2:	90 e0       	ldi	r25, 0x00	; 0
    13a4:	68 2b       	or	r22, r24
    13a6:	79 2b       	or	r23, r25

        if( ( usCoilCnt >= 1 ) &&
            ( usCoilCnt <= MB_PDU_FUNC_WRITE_MUL_COILCNT_MAX ) &&
            ( ucByteCountVerify == ucByteCount ) )
        {
            eRegStatus =
    13a8:	6f 5f       	subi	r22, 0xFF	; 255
    13aa:	7f 4f       	sbci	r23, 0xFF	; 255
    13ac:	cf 01       	movw	r24, r30
    13ae:	06 96       	adiw	r24, 0x06	; 6
    13b0:	21 e0       	ldi	r18, 0x01	; 1
    13b2:	0e 94 42 03 	call	0x684	; 0x684 <eMBRegCoilsCB>
                eMBRegCoilsCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
                               usRegAddress, usCoilCnt, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    13b6:	88 23       	and	r24, r24
    13b8:	19 f0       	breq	.+6      	; 0x13c0 <eMBFuncWriteMultipleCoils+0x74>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    13ba:	0e 94 fd 0c 	call	0x19fa	; 0x19fa <prveMBError2Exception>
    13be:	07 c0       	rjmp	.+14     	; 0x13ce <eMBFuncWriteMultipleCoils+0x82>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
    13c0:	85 e0       	ldi	r24, 0x05	; 5
    13c2:	90 e0       	ldi	r25, 0x00	; 0
    13c4:	99 83       	std	Y+1, r25	; 0x01
    13c6:	88 83       	st	Y, r24
    13c8:	80 e0       	ldi	r24, 0x00	; 0
    13ca:	01 c0       	rjmp	.+2      	; 0x13ce <eMBFuncWriteMultipleCoils+0x82>
    13cc:	83 e0       	ldi	r24, 0x03	; 3
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    13ce:	df 91       	pop	r29
    13d0:	cf 91       	pop	r28
    13d2:	08 95       	ret

000013d4 <eMBFuncWriteCoil>:
}

#if MB_FUNC_WRITE_COIL_ENABLED > 0
eMBException
eMBFuncWriteCoil( UCHAR * pucFrame, USHORT * usLen )
{
    13d4:	df 93       	push	r29
    13d6:	cf 93       	push	r28
    13d8:	00 d0       	rcall	.+0      	; 0x13da <eMBFuncWriteCoil+0x6>
    13da:	cd b7       	in	r28, 0x3d	; 61
    13dc:	de b7       	in	r29, 0x3e	; 62
    13de:	dc 01       	movw	r26, r24
    13e0:	fb 01       	movw	r30, r22
    UCHAR           ucBuf[2];

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    13e2:	80 81       	ld	r24, Z
    13e4:	91 81       	ldd	r25, Z+1	; 0x01
    13e6:	05 97       	sbiw	r24, 0x05	; 5
    13e8:	61 f5       	brne	.+88     	; 0x1442 <eMBFuncWriteCoil+0x6e>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
    13ea:	11 96       	adiw	r26, 0x01	; 1
    13ec:	2c 91       	ld	r18, X
    13ee:	11 97       	sbiw	r26, 0x01	; 1
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
    13f0:	12 96       	adiw	r26, 0x02	; 2
    13f2:	3c 91       	ld	r19, X
    13f4:	12 97       	sbiw	r26, 0x02	; 2
        usRegAddress++;

        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
    13f6:	14 96       	adiw	r26, 0x04	; 4
    13f8:	8c 91       	ld	r24, X
    13fa:	14 97       	sbiw	r26, 0x04	; 4
    13fc:	88 23       	and	r24, r24
    13fe:	09 f5       	brne	.+66     	; 0x1442 <eMBFuncWriteCoil+0x6e>
    1400:	13 96       	adiw	r26, 0x03	; 3
    1402:	9c 91       	ld	r25, X
    1404:	89 2f       	mov	r24, r25
    1406:	81 50       	subi	r24, 0x01	; 1
    1408:	8e 3f       	cpi	r24, 0xFE	; 254
    140a:	d8 f0       	brcs	.+54     	; 0x1442 <eMBFuncWriteCoil+0x6e>
            ( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF ) ||
              ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0x00 ) ) )
        {
            ucBuf[1] = 0;
    140c:	1a 82       	std	Y+2, r1	; 0x02
            if( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF )
    140e:	9f 3f       	cpi	r25, 0xFF	; 255
    1410:	19 f4       	brne	.+6      	; 0x1418 <eMBFuncWriteCoil+0x44>
            {
                ucBuf[0] = 1;
    1412:	81 e0       	ldi	r24, 0x01	; 1
    1414:	89 83       	std	Y+1, r24	; 0x01
    1416:	01 c0       	rjmp	.+2      	; 0x141a <eMBFuncWriteCoil+0x46>
            }
            else
            {
                ucBuf[0] = 0;
    1418:	19 82       	std	Y+1, r1	; 0x01
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
    141a:	72 2f       	mov	r23, r18
    141c:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
    141e:	83 2f       	mov	r24, r19
    1420:	90 e0       	ldi	r25, 0x00	; 0
    1422:	68 2b       	or	r22, r24
    1424:	79 2b       	or	r23, r25
            }
            else
            {
                ucBuf[0] = 0;
            }
            eRegStatus =
    1426:	6f 5f       	subi	r22, 0xFF	; 255
    1428:	7f 4f       	sbci	r23, 0xFF	; 255
    142a:	ce 01       	movw	r24, r28
    142c:	01 96       	adiw	r24, 0x01	; 1
    142e:	41 e0       	ldi	r20, 0x01	; 1
    1430:	50 e0       	ldi	r21, 0x00	; 0
    1432:	21 e0       	ldi	r18, 0x01	; 1
    1434:	0e 94 42 03 	call	0x684	; 0x684 <eMBRegCoilsCB>
                eMBRegCoilsCB( &ucBuf[0], usRegAddress, 1, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    1438:	88 23       	and	r24, r24
    143a:	21 f0       	breq	.+8      	; 0x1444 <eMBFuncWriteCoil+0x70>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    143c:	0e 94 fd 0c 	call	0x19fa	; 0x19fa <prveMBError2Exception>
    1440:	01 c0       	rjmp	.+2      	; 0x1444 <eMBFuncWriteCoil+0x70>
    1442:	83 e0       	ldi	r24, 0x03	; 3
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    1444:	0f 90       	pop	r0
    1446:	0f 90       	pop	r0
    1448:	cf 91       	pop	r28
    144a:	df 91       	pop	r29
    144c:	08 95       	ret

0000144e <eMBFuncReadCoils>:

#if MB_FUNC_READ_COILS_ENABLED > 0

eMBException
eMBFuncReadCoils( UCHAR * pucFrame, USHORT * usLen )
{
    144e:	0f 93       	push	r16
    1450:	1f 93       	push	r17
    1452:	cf 93       	push	r28
    1454:	df 93       	push	r29
    1456:	fc 01       	movw	r30, r24
    1458:	eb 01       	movw	r28, r22
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    145a:	88 81       	ld	r24, Y
    145c:	99 81       	ldd	r25, Y+1	; 0x01
    145e:	05 97       	sbiw	r24, 0x05	; 5
    1460:	09 f0       	breq	.+2      	; 0x1464 <eMBFuncReadCoils+0x16>
    1462:	47 c0       	rjmp	.+142    	; 0x14f2 <eMBFuncReadCoils+0xa4>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    1464:	01 81       	ldd	r16, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    1466:	df 01       	movw	r26, r30
    1468:	12 96       	adiw	r26, 0x02	; 2
    146a:	32 81       	ldd	r19, Z+2	; 0x02
        usRegAddress++;

        usCoilCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF] << 8 );
    146c:	93 81       	ldd	r25, Z+3	; 0x03
    146e:	80 e0       	ldi	r24, 0x00	; 0
        usCoilCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF + 1] );
    1470:	24 81       	ldd	r18, Z+4	; 0x04
    1472:	42 2f       	mov	r20, r18
    1474:	50 e0       	ldi	r21, 0x00	; 0
    1476:	48 2b       	or	r20, r24
    1478:	59 2b       	or	r21, r25

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usCoilCount >= 1 ) &&
    147a:	ca 01       	movw	r24, r20
    147c:	01 97       	sbiw	r24, 0x01	; 1
    147e:	8f 5c       	subi	r24, 0xCF	; 207
    1480:	97 40       	sbci	r25, 0x07	; 7
    1482:	b8 f5       	brcc	.+110    	; 0x14f2 <eMBFuncReadCoils+0xa4>
            ( usCoilCount < MB_PDU_FUNC_READ_COILCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;
    1484:	19 82       	std	Y+1, r1	; 0x01
    1486:	18 82       	st	Y, r1

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_COILS;
    1488:	81 e0       	ldi	r24, 0x01	; 1
    148a:	80 83       	st	Z, r24
            *usLen += 1;
    148c:	88 81       	ld	r24, Y
    148e:	99 81       	ldd	r25, Y+1	; 0x01
    1490:	01 96       	adiw	r24, 0x01	; 1
    1492:	99 83       	std	Y+1, r25	; 0x01
    1494:	88 83       	st	Y, r24

            /* Test if the quantity of coils is a multiple of 8. If not last
             * byte is only partially field with unused coils set to zero. */
            if( ( usCoilCount & 0x0007 ) != 0 )
    1496:	ca 01       	movw	r24, r20
    1498:	87 70       	andi	r24, 0x07	; 7
    149a:	90 70       	andi	r25, 0x00	; 0
    149c:	ba 01       	movw	r22, r20
    149e:	13 e0       	ldi	r17, 0x03	; 3
    14a0:	76 95       	lsr	r23
    14a2:	67 95       	ror	r22
    14a4:	1a 95       	dec	r17
    14a6:	e1 f7       	brne	.-8      	; 0x14a0 <eMBFuncReadCoils+0x52>
    14a8:	89 2b       	or	r24, r25
    14aa:	19 f0       	breq	.+6      	; 0x14b2 <eMBFuncReadCoils+0x64>
            {
                ucNBytes = ( UCHAR )( usCoilCount / 8 + 1 );
    14ac:	16 2f       	mov	r17, r22
    14ae:	1f 5f       	subi	r17, 0xFF	; 255
    14b0:	01 c0       	rjmp	.+2      	; 0x14b4 <eMBFuncReadCoils+0x66>
            }
            else
            {
                ucNBytes = ( UCHAR )( usCoilCount / 8 );
    14b2:	16 2f       	mov	r17, r22
            }
            *pucFrameCur++ = ucNBytes;
    14b4:	11 83       	std	Z+1, r17	; 0x01
            *usLen += 1;
    14b6:	88 81       	ld	r24, Y
    14b8:	99 81       	ldd	r25, Y+1	; 0x01
    14ba:	01 96       	adiw	r24, 0x01	; 1
    14bc:	99 83       	std	Y+1, r25	; 0x01
    14be:	88 83       	st	Y, r24
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    14c0:	70 2f       	mov	r23, r16
    14c2:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    14c4:	83 2f       	mov	r24, r19
    14c6:	90 e0       	ldi	r25, 0x00	; 0
    14c8:	68 2b       	or	r22, r24
    14ca:	79 2b       	or	r23, r25
                ucNBytes = ( UCHAR )( usCoilCount / 8 );
            }
            *pucFrameCur++ = ucNBytes;
            *usLen += 1;

            eRegStatus =
    14cc:	6f 5f       	subi	r22, 0xFF	; 255
    14ce:	7f 4f       	sbci	r23, 0xFF	; 255
    14d0:	cd 01       	movw	r24, r26
    14d2:	20 e0       	ldi	r18, 0x00	; 0
    14d4:	0e 94 42 03 	call	0x684	; 0x684 <eMBRegCoilsCB>
                eMBRegCoilsCB( pucFrameCur, usRegAddress, usCoilCount,
                               MB_REG_READ );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    14d8:	88 23       	and	r24, r24
    14da:	19 f0       	breq	.+6      	; 0x14e2 <eMBFuncReadCoils+0x94>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    14dc:	0e 94 fd 0c 	call	0x19fa	; 0x19fa <prveMBError2Exception>
    14e0:	09 c0       	rjmp	.+18     	; 0x14f4 <eMBFuncReadCoils+0xa6>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen += ucNBytes;;
    14e2:	88 81       	ld	r24, Y
    14e4:	99 81       	ldd	r25, Y+1	; 0x01
    14e6:	81 0f       	add	r24, r17
    14e8:	91 1d       	adc	r25, r1
    14ea:	99 83       	std	Y+1, r25	; 0x01
    14ec:	88 83       	st	Y, r24
    14ee:	80 e0       	ldi	r24, 0x00	; 0
    14f0:	01 c0       	rjmp	.+2      	; 0x14f4 <eMBFuncReadCoils+0xa6>
    14f2:	83 e0       	ldi	r24, 0x03	; 3
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    14f4:	df 91       	pop	r29
    14f6:	cf 91       	pop	r28
    14f8:	1f 91       	pop	r17
    14fa:	0f 91       	pop	r16
    14fc:	08 95       	ret

000014fe <eMBFuncReadDiscreteInputs>:

#if MB_FUNC_READ_COILS_ENABLED > 0

eMBException
eMBFuncReadDiscreteInputs( UCHAR * pucFrame, USHORT * usLen )
{
    14fe:	0f 93       	push	r16
    1500:	1f 93       	push	r17
    1502:	cf 93       	push	r28
    1504:	df 93       	push	r29
    1506:	fc 01       	movw	r30, r24
    1508:	eb 01       	movw	r28, r22
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    150a:	88 81       	ld	r24, Y
    150c:	99 81       	ldd	r25, Y+1	; 0x01
    150e:	05 97       	sbiw	r24, 0x05	; 5
    1510:	09 f0       	breq	.+2      	; 0x1514 <eMBFuncReadDiscreteInputs+0x16>
    1512:	46 c0       	rjmp	.+140    	; 0x15a0 <eMBFuncReadDiscreteInputs+0xa2>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    1514:	01 81       	ldd	r16, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    1516:	df 01       	movw	r26, r30
    1518:	12 96       	adiw	r26, 0x02	; 2
    151a:	32 81       	ldd	r19, Z+2	; 0x02
        usRegAddress++;

        usDiscreteCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF] << 8 );
    151c:	93 81       	ldd	r25, Z+3	; 0x03
    151e:	80 e0       	ldi	r24, 0x00	; 0
        usDiscreteCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF + 1] );
    1520:	24 81       	ldd	r18, Z+4	; 0x04
    1522:	42 2f       	mov	r20, r18
    1524:	50 e0       	ldi	r21, 0x00	; 0
    1526:	48 2b       	or	r20, r24
    1528:	59 2b       	or	r21, r25

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usDiscreteCnt >= 1 ) &&
    152a:	ca 01       	movw	r24, r20
    152c:	01 97       	sbiw	r24, 0x01	; 1
    152e:	8f 5c       	subi	r24, 0xCF	; 207
    1530:	97 40       	sbci	r25, 0x07	; 7
    1532:	b0 f5       	brcc	.+108    	; 0x15a0 <eMBFuncReadDiscreteInputs+0xa2>
            ( usDiscreteCnt < MB_PDU_FUNC_READ_DISCCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;
    1534:	19 82       	std	Y+1, r1	; 0x01
    1536:	18 82       	st	Y, r1

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_DISCRETE_INPUTS;
    1538:	82 e0       	ldi	r24, 0x02	; 2
    153a:	80 83       	st	Z, r24
            *usLen += 1;
    153c:	88 81       	ld	r24, Y
    153e:	99 81       	ldd	r25, Y+1	; 0x01
    1540:	01 96       	adiw	r24, 0x01	; 1
    1542:	99 83       	std	Y+1, r25	; 0x01
    1544:	88 83       	st	Y, r24

            /* Test if the quantity of coils is a multiple of 8. If not last
             * byte is only partially field with unused coils set to zero. */
            if( ( usDiscreteCnt & 0x0007 ) != 0 )
    1546:	ca 01       	movw	r24, r20
    1548:	87 70       	andi	r24, 0x07	; 7
    154a:	90 70       	andi	r25, 0x00	; 0
    154c:	ba 01       	movw	r22, r20
    154e:	23 e0       	ldi	r18, 0x03	; 3
    1550:	76 95       	lsr	r23
    1552:	67 95       	ror	r22
    1554:	2a 95       	dec	r18
    1556:	e1 f7       	brne	.-8      	; 0x1550 <eMBFuncReadDiscreteInputs+0x52>
    1558:	89 2b       	or	r24, r25
    155a:	19 f0       	breq	.+6      	; 0x1562 <eMBFuncReadDiscreteInputs+0x64>
            {
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 + 1 );
    155c:	16 2f       	mov	r17, r22
    155e:	1f 5f       	subi	r17, 0xFF	; 255
    1560:	01 c0       	rjmp	.+2      	; 0x1564 <eMBFuncReadDiscreteInputs+0x66>
            }
            else
            {
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 );
    1562:	16 2f       	mov	r17, r22
            }
            *pucFrameCur++ = ucNBytes;
    1564:	11 83       	std	Z+1, r17	; 0x01
            *usLen += 1;
    1566:	88 81       	ld	r24, Y
    1568:	99 81       	ldd	r25, Y+1	; 0x01
    156a:	01 96       	adiw	r24, 0x01	; 1
    156c:	99 83       	std	Y+1, r25	; 0x01
    156e:	88 83       	st	Y, r24
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    1570:	70 2f       	mov	r23, r16
    1572:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    1574:	83 2f       	mov	r24, r19
    1576:	90 e0       	ldi	r25, 0x00	; 0
    1578:	68 2b       	or	r22, r24
    157a:	79 2b       	or	r23, r25
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 );
            }
            *pucFrameCur++ = ucNBytes;
            *usLen += 1;

            eRegStatus =
    157c:	6f 5f       	subi	r22, 0xFF	; 255
    157e:	7f 4f       	sbci	r23, 0xFF	; 255
    1580:	cd 01       	movw	r24, r26
    1582:	0e 94 06 03 	call	0x60c	; 0x60c <eMBRegDiscreteCB>
                eMBRegDiscreteCB( pucFrameCur, usRegAddress, usDiscreteCnt );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    1586:	88 23       	and	r24, r24
    1588:	19 f0       	breq	.+6      	; 0x1590 <eMBFuncReadDiscreteInputs+0x92>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    158a:	0e 94 fd 0c 	call	0x19fa	; 0x19fa <prveMBError2Exception>
    158e:	09 c0       	rjmp	.+18     	; 0x15a2 <eMBFuncReadDiscreteInputs+0xa4>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen += ucNBytes;;
    1590:	88 81       	ld	r24, Y
    1592:	99 81       	ldd	r25, Y+1	; 0x01
    1594:	81 0f       	add	r24, r17
    1596:	91 1d       	adc	r25, r1
    1598:	99 83       	std	Y+1, r25	; 0x01
    159a:	88 83       	st	Y, r24
    159c:	80 e0       	ldi	r24, 0x00	; 0
    159e:	01 c0       	rjmp	.+2      	; 0x15a2 <eMBFuncReadDiscreteInputs+0xa4>
    15a0:	83 e0       	ldi	r24, 0x03	; 3
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    15a2:	df 91       	pop	r29
    15a4:	cf 91       	pop	r28
    15a6:	1f 91       	pop	r17
    15a8:	0f 91       	pop	r16
    15aa:	08 95       	ret

000015ac <eMBFuncReadWriteMultipleHoldingRegister>:

#if MB_FUNC_READWRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncReadWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
    15ac:	8f 92       	push	r8
    15ae:	9f 92       	push	r9
    15b0:	af 92       	push	r10
    15b2:	bf 92       	push	r11
    15b4:	cf 92       	push	r12
    15b6:	df 92       	push	r13
    15b8:	ef 92       	push	r14
    15ba:	ff 92       	push	r15
    15bc:	0f 93       	push	r16
    15be:	1f 93       	push	r17
    15c0:	cf 93       	push	r28
    15c2:	df 93       	push	r29
    15c4:	ec 01       	movw	r28, r24
    15c6:	8b 01       	movw	r16, r22
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_READWRITE_SIZE_MIN + MB_PDU_SIZE_MIN ) )
    15c8:	fb 01       	movw	r30, r22
    15ca:	80 81       	ld	r24, Z
    15cc:	91 81       	ldd	r25, Z+1	; 0x01
    15ce:	0a 97       	sbiw	r24, 0x0a	; 10
    15d0:	08 f4       	brcc	.+2      	; 0x15d4 <eMBFuncReadWriteMultipleHoldingRegister+0x28>
    15d2:	67 c0       	rjmp	.+206    	; 0x16a2 <eMBFuncReadWriteMultipleHoldingRegister+0xf6>
    {
        usRegReadAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF] << 8U );
    15d4:	89 80       	ldd	r8, Y+1	; 0x01
        usRegReadAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF + 1] );
    15d6:	22 e0       	ldi	r18, 0x02	; 2
    15d8:	a2 2e       	mov	r10, r18
    15da:	b1 2c       	mov	r11, r1
    15dc:	ac 0e       	add	r10, r28
    15de:	bd 1e       	adc	r11, r29
    15e0:	9a 80       	ldd	r9, Y+2	; 0x02
        usRegReadAddress++;

        usRegReadCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF] << 8U );
    15e2:	9b 81       	ldd	r25, Y+3	; 0x03
    15e4:	80 e0       	ldi	r24, 0x00	; 0
        usRegReadCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF + 1] );
    15e6:	2c 81       	ldd	r18, Y+4	; 0x04
    15e8:	e2 2e       	mov	r14, r18
    15ea:	ff 24       	eor	r15, r15
    15ec:	e8 2a       	or	r14, r24
    15ee:	f9 2a       	or	r15, r25

        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
    15f0:	ed 81       	ldd	r30, Y+5	; 0x05
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
    15f2:	fe 81       	ldd	r31, Y+6	; 0x06
        usRegWriteAddress++;

        usRegWriteCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF] << 8U );
    15f4:	6f 81       	ldd	r22, Y+7	; 0x07
        usRegWriteCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF + 1] );
    15f6:	28 85       	ldd	r18, Y+8	; 0x08

        ucRegWriteByteCount = pucFrame[MB_PDU_FUNC_READWRITE_BYTECNT_OFF];
    15f8:	79 85       	ldd	r23, Y+9	; 0x09

        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
    15fa:	c7 01       	movw	r24, r14
    15fc:	01 97       	sbiw	r24, 0x01	; 1
    15fe:	8d 37       	cpi	r24, 0x7D	; 125
    1600:	91 05       	cpc	r25, r1
    1602:	08 f0       	brcs	.+2      	; 0x1606 <eMBFuncReadWriteMultipleHoldingRegister+0x5a>
    1604:	53 c0       	rjmp	.+166    	; 0x16ac <eMBFuncReadWriteMultipleHoldingRegister+0x100>

        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
        usRegWriteAddress++;

        usRegWriteCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF] << 8U );
    1606:	96 2f       	mov	r25, r22
    1608:	80 e0       	ldi	r24, 0x00	; 0
        usRegWriteCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF + 1] );
    160a:	42 2f       	mov	r20, r18
    160c:	50 e0       	ldi	r21, 0x00	; 0
    160e:	48 2b       	or	r20, r24
    1610:	59 2b       	or	r21, r25

        ucRegWriteByteCount = pucFrame[MB_PDU_FUNC_READWRITE_BYTECNT_OFF];

        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
    1612:	41 15       	cp	r20, r1
    1614:	51 05       	cpc	r21, r1
    1616:	09 f4       	brne	.+2      	; 0x161a <eMBFuncReadWriteMultipleHoldingRegister+0x6e>
    1618:	49 c0       	rjmp	.+146    	; 0x16ac <eMBFuncReadWriteMultipleHoldingRegister+0x100>
    161a:	4a 37       	cpi	r20, 0x7A	; 122
    161c:	51 05       	cpc	r21, r1
    161e:	08 f0       	brcs	.+2      	; 0x1622 <eMBFuncReadWriteMultipleHoldingRegister+0x76>
    1620:	45 c0       	rjmp	.+138    	; 0x16ac <eMBFuncReadWriteMultipleHoldingRegister+0x100>
    1622:	9a 01       	movw	r18, r20
    1624:	22 0f       	add	r18, r18
    1626:	33 1f       	adc	r19, r19
    1628:	87 2f       	mov	r24, r23
    162a:	90 e0       	ldi	r25, 0x00	; 0
    162c:	28 17       	cp	r18, r24
    162e:	39 07       	cpc	r19, r25
    1630:	e9 f5       	brne	.+122    	; 0x16ac <eMBFuncReadWriteMultipleHoldingRegister+0x100>
        usRegReadAddress++;

        usRegReadCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF] << 8U );
        usRegReadCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF + 1] );

        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
    1632:	7e 2f       	mov	r23, r30
    1634:	60 e0       	ldi	r22, 0x00	; 0
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
    1636:	8f 2f       	mov	r24, r31
    1638:	90 e0       	ldi	r25, 0x00	; 0
    163a:	68 2b       	or	r22, r24
    163c:	79 2b       	or	r23, r25
        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
            ( usRegWriteCount >= 1 ) && ( usRegWriteCount <= 0x79 ) &&
            ( ( 2 * usRegWriteCount ) == ucRegWriteByteCount ) )
        {
            /* Make callback to update the register values. */
            eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_READWRITE_WRITE_VALUES_OFF],
    163e:	6f 5f       	subi	r22, 0xFF	; 255
    1640:	7f 4f       	sbci	r23, 0xFF	; 255
    1642:	ce 01       	movw	r24, r28
    1644:	0a 96       	adiw	r24, 0x0a	; 10
    1646:	21 e0       	ldi	r18, 0x01	; 1
    1648:	0e 94 9e 01 	call	0x33c	; 0x33c <eMBRegHoldingCB>
                                          usRegWriteAddress, usRegWriteCount, MB_REG_WRITE );

            if( eRegStatus == MB_ENOERR )
    164c:	88 23       	and	r24, r24
    164e:	59 f5       	brne	.+86     	; 0x16a6 <eMBFuncReadWriteMultipleHoldingRegister+0xfa>
            {
                /* Set the current PDU data pointer to the beginning. */
                pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
                *usLen = MB_PDU_FUNC_OFF;
    1650:	f8 01       	movw	r30, r16
    1652:	11 82       	std	Z+1, r1	; 0x01
    1654:	10 82       	st	Z, r1

                /* First byte contains the function code. */
                *pucFrameCur++ = MB_FUNC_READWRITE_MULTIPLE_REGISTERS;
    1656:	87 e1       	ldi	r24, 0x17	; 23
    1658:	88 83       	st	Y, r24
                *usLen += 1;
    165a:	80 81       	ld	r24, Z
    165c:	91 81       	ldd	r25, Z+1	; 0x01
    165e:	01 96       	adiw	r24, 0x01	; 1
    1660:	91 83       	std	Z+1, r25	; 0x01
    1662:	80 83       	st	Z, r24

                /* Second byte in the response contain the number of bytes. */
                *pucFrameCur++ = ( UCHAR ) ( usRegReadCount * 2 );
    1664:	67 01       	movw	r12, r14
    1666:	cc 0c       	add	r12, r12
    1668:	dd 1c       	adc	r13, r13
    166a:	c9 82       	std	Y+1, r12	; 0x01
                *usLen += 1;
    166c:	80 81       	ld	r24, Z
    166e:	91 81       	ldd	r25, Z+1	; 0x01
    1670:	01 96       	adiw	r24, 0x01	; 1
    1672:	91 83       	std	Z+1, r25	; 0x01
    1674:	80 83       	st	Z, r24
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_READWRITE_SIZE_MIN + MB_PDU_SIZE_MIN ) )
    {
        usRegReadAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF] << 8U );
    1676:	78 2d       	mov	r23, r8
    1678:	60 e0       	ldi	r22, 0x00	; 0
        usRegReadAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF + 1] );
    167a:	89 2d       	mov	r24, r9
    167c:	90 e0       	ldi	r25, 0x00	; 0
    167e:	68 2b       	or	r22, r24
    1680:	79 2b       	or	r23, r25
                /* Second byte in the response contain the number of bytes. */
                *pucFrameCur++ = ( UCHAR ) ( usRegReadCount * 2 );
                *usLen += 1;

                /* Make the read callback. */
                eRegStatus =
    1682:	6f 5f       	subi	r22, 0xFF	; 255
    1684:	7f 4f       	sbci	r23, 0xFF	; 255
    1686:	c5 01       	movw	r24, r10
    1688:	a7 01       	movw	r20, r14
    168a:	20 e0       	ldi	r18, 0x00	; 0
    168c:	0e 94 9e 01 	call	0x33c	; 0x33c <eMBRegHoldingCB>
                    eMBRegHoldingCB( pucFrameCur, usRegReadAddress, usRegReadCount, MB_REG_READ );
                if( eRegStatus == MB_ENOERR )
    1690:	88 23       	and	r24, r24
    1692:	49 f4       	brne	.+18     	; 0x16a6 <eMBFuncReadWriteMultipleHoldingRegister+0xfa>
                {
                    *usLen += 2 * usRegReadCount;
    1694:	f8 01       	movw	r30, r16
    1696:	80 81       	ld	r24, Z
    1698:	91 81       	ldd	r25, Z+1	; 0x01
    169a:	8c 0d       	add	r24, r12
    169c:	9d 1d       	adc	r25, r13
    169e:	91 83       	std	Z+1, r25	; 0x01
    16a0:	80 83       	st	Z, r24
    16a2:	80 e0       	ldi	r24, 0x00	; 0
    16a4:	04 c0       	rjmp	.+8      	; 0x16ae <eMBFuncReadWriteMultipleHoldingRegister+0x102>
                }
            }
            if( eRegStatus != MB_ENOERR )
            {
                eStatus = prveMBError2Exception( eRegStatus );
    16a6:	0e 94 fd 0c 	call	0x19fa	; 0x19fa <prveMBError2Exception>
    16aa:	01 c0       	rjmp	.+2      	; 0x16ae <eMBFuncReadWriteMultipleHoldingRegister+0x102>
    16ac:	83 e0       	ldi	r24, 0x03	; 3
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
        }
    }
    return eStatus;
}
    16ae:	df 91       	pop	r29
    16b0:	cf 91       	pop	r28
    16b2:	1f 91       	pop	r17
    16b4:	0f 91       	pop	r16
    16b6:	ff 90       	pop	r15
    16b8:	ef 90       	pop	r14
    16ba:	df 90       	pop	r13
    16bc:	cf 90       	pop	r12
    16be:	bf 90       	pop	r11
    16c0:	af 90       	pop	r10
    16c2:	9f 90       	pop	r9
    16c4:	8f 90       	pop	r8
    16c6:	08 95       	ret

000016c8 <eMBFuncReadHoldingRegister>:

#if MB_FUNC_READ_HOLDING_ENABLED > 0

eMBException
eMBFuncReadHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
    16c8:	0f 93       	push	r16
    16ca:	1f 93       	push	r17
    16cc:	cf 93       	push	r28
    16ce:	df 93       	push	r29
    16d0:	fc 01       	movw	r30, r24
    16d2:	eb 01       	movw	r28, r22
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    16d4:	88 81       	ld	r24, Y
    16d6:	99 81       	ldd	r25, Y+1	; 0x01
    16d8:	05 97       	sbiw	r24, 0x05	; 5
    16da:	c1 f5       	brne	.+112    	; 0x174c <eMBFuncReadHoldingRegister+0x84>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    16dc:	b1 81       	ldd	r27, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    16de:	9f 01       	movw	r18, r30
    16e0:	2e 5f       	subi	r18, 0xFE	; 254
    16e2:	3f 4f       	sbci	r19, 0xFF	; 255
    16e4:	a2 81       	ldd	r26, Z+2	; 0x02
        usRegAddress++;

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
    16e6:	84 81       	ldd	r24, Z+4	; 0x04
    16e8:	48 2f       	mov	r20, r24
    16ea:	50 e0       	ldi	r21, 0x00	; 0

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usRegCount >= 1 ) && ( usRegCount <= MB_PDU_FUNC_READ_REGCNT_MAX ) )
    16ec:	ca 01       	movw	r24, r20
    16ee:	01 97       	sbiw	r24, 0x01	; 1
    16f0:	8d 37       	cpi	r24, 0x7D	; 125
    16f2:	91 05       	cpc	r25, r1
    16f4:	58 f5       	brcc	.+86     	; 0x174c <eMBFuncReadHoldingRegister+0x84>
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;
    16f6:	19 82       	std	Y+1, r1	; 0x01
    16f8:	18 82       	st	Y, r1

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_HOLDING_REGISTER;
    16fa:	83 e0       	ldi	r24, 0x03	; 3
    16fc:	80 83       	st	Z, r24
            *usLen += 1;
    16fe:	88 81       	ld	r24, Y
    1700:	99 81       	ldd	r25, Y+1	; 0x01
    1702:	01 96       	adiw	r24, 0x01	; 1
    1704:	99 83       	std	Y+1, r25	; 0x01
    1706:	88 83       	st	Y, r24

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR ) ( usRegCount * 2 );
    1708:	8a 01       	movw	r16, r20
    170a:	00 0f       	add	r16, r16
    170c:	11 1f       	adc	r17, r17
    170e:	01 83       	std	Z+1, r16	; 0x01
            *usLen += 1;
    1710:	88 81       	ld	r24, Y
    1712:	99 81       	ldd	r25, Y+1	; 0x01
    1714:	01 96       	adiw	r24, 0x01	; 1
    1716:	99 83       	std	Y+1, r25	; 0x01
    1718:	88 83       	st	Y, r24
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    171a:	7b 2f       	mov	r23, r27
    171c:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    171e:	8a 2f       	mov	r24, r26
    1720:	90 e0       	ldi	r25, 0x00	; 0
    1722:	68 2b       	or	r22, r24
    1724:	79 2b       	or	r23, r25
            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR ) ( usRegCount * 2 );
            *usLen += 1;

            /* Make callback to fill the buffer. */
            eRegStatus = eMBRegHoldingCB( pucFrameCur, usRegAddress, usRegCount, MB_REG_READ );
    1726:	6f 5f       	subi	r22, 0xFF	; 255
    1728:	7f 4f       	sbci	r23, 0xFF	; 255
    172a:	c9 01       	movw	r24, r18
    172c:	20 e0       	ldi	r18, 0x00	; 0
    172e:	0e 94 9e 01 	call	0x33c	; 0x33c <eMBRegHoldingCB>
            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    1732:	88 23       	and	r24, r24
    1734:	19 f0       	breq	.+6      	; 0x173c <eMBFuncReadHoldingRegister+0x74>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    1736:	0e 94 fd 0c 	call	0x19fa	; 0x19fa <prveMBError2Exception>
    173a:	09 c0       	rjmp	.+18     	; 0x174e <eMBFuncReadHoldingRegister+0x86>
            }
            else
            {
                *usLen += usRegCount * 2;
    173c:	88 81       	ld	r24, Y
    173e:	99 81       	ldd	r25, Y+1	; 0x01
    1740:	80 0f       	add	r24, r16
    1742:	91 1f       	adc	r25, r17
    1744:	99 83       	std	Y+1, r25	; 0x01
    1746:	88 83       	st	Y, r24
    1748:	80 e0       	ldi	r24, 0x00	; 0
    174a:	01 c0       	rjmp	.+2      	; 0x174e <eMBFuncReadHoldingRegister+0x86>
    174c:	83 e0       	ldi	r24, 0x03	; 3
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    174e:	df 91       	pop	r29
    1750:	cf 91       	pop	r28
    1752:	1f 91       	pop	r17
    1754:	0f 91       	pop	r16
    1756:	08 95       	ret

00001758 <eMBFuncWriteMultipleHoldingRegister>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_HOLDING_ENABLED > 0
eMBException
eMBFuncWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
    1758:	cf 93       	push	r28
    175a:	df 93       	push	r29
    175c:	fc 01       	movw	r30, r24
    175e:	eb 01       	movw	r28, r22
    UCHAR           ucRegByteCount;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_WRITE_MUL_SIZE_MIN + MB_PDU_SIZE_MIN ) )
    1760:	88 81       	ld	r24, Y
    1762:	99 81       	ldd	r25, Y+1	; 0x01
    1764:	06 97       	sbiw	r24, 0x06	; 6
    1766:	60 f1       	brcs	.+88     	; 0x17c0 <eMBFuncWriteMultipleHoldingRegister+0x68>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
    1768:	31 81       	ldd	r19, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
    176a:	a2 81       	ldd	r26, Z+2	; 0x02
        usRegAddress++;

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF] << 8 );
    176c:	93 81       	ldd	r25, Z+3	; 0x03
    176e:	80 e0       	ldi	r24, 0x00	; 0
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF + 1] );
    1770:	24 81       	ldd	r18, Z+4	; 0x04
    1772:	42 2f       	mov	r20, r18
    1774:	50 e0       	ldi	r21, 0x00	; 0
    1776:	48 2b       	or	r20, r24
    1778:	59 2b       	or	r21, r25

        ucRegByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
    177a:	25 81       	ldd	r18, Z+5	; 0x05

        if( ( usRegCount >= 1 ) &&
    177c:	ca 01       	movw	r24, r20
    177e:	01 97       	sbiw	r24, 0x01	; 1
    1780:	88 37       	cpi	r24, 0x78	; 120
    1782:	91 05       	cpc	r25, r1
    1784:	e8 f4       	brcc	.+58     	; 0x17c0 <eMBFuncWriteMultipleHoldingRegister+0x68>
    1786:	ca 01       	movw	r24, r20
    1788:	88 0f       	add	r24, r24
    178a:	99 1f       	adc	r25, r25
    178c:	28 17       	cp	r18, r24
    178e:	c1 f4       	brne	.+48     	; 0x17c0 <eMBFuncWriteMultipleHoldingRegister+0x68>
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_WRITE_MUL_SIZE_MIN + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
    1790:	73 2f       	mov	r23, r19
    1792:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
    1794:	8a 2f       	mov	r24, r26
    1796:	90 e0       	ldi	r25, 0x00	; 0
    1798:	68 2b       	or	r22, r24
    179a:	79 2b       	or	r23, r25
        if( ( usRegCount >= 1 ) &&
            ( usRegCount <= MB_PDU_FUNC_WRITE_MUL_REGCNT_MAX ) &&
            ( ucRegByteCount == ( UCHAR ) ( 2 * usRegCount ) ) )
        {
            /* Make callback to update the register values. */
            eRegStatus =
    179c:	6f 5f       	subi	r22, 0xFF	; 255
    179e:	7f 4f       	sbci	r23, 0xFF	; 255
    17a0:	cf 01       	movw	r24, r30
    17a2:	06 96       	adiw	r24, 0x06	; 6
    17a4:	21 e0       	ldi	r18, 0x01	; 1
    17a6:	0e 94 9e 01 	call	0x33c	; 0x33c <eMBRegHoldingCB>
                eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
                                 usRegAddress, usRegCount, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    17aa:	88 23       	and	r24, r24
    17ac:	19 f0       	breq	.+6      	; 0x17b4 <eMBFuncWriteMultipleHoldingRegister+0x5c>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    17ae:	0e 94 fd 0c 	call	0x19fa	; 0x19fa <prveMBError2Exception>
    17b2:	07 c0       	rjmp	.+14     	; 0x17c2 <eMBFuncWriteMultipleHoldingRegister+0x6a>
            {
                /* The response contains the function code, the starting
                 * address and the quantity of registers. We reuse the
                 * old values in the buffer because they are still valid.
                 */
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
    17b4:	85 e0       	ldi	r24, 0x05	; 5
    17b6:	90 e0       	ldi	r25, 0x00	; 0
    17b8:	99 83       	std	Y+1, r25	; 0x01
    17ba:	88 83       	st	Y, r24
    17bc:	80 e0       	ldi	r24, 0x00	; 0
    17be:	01 c0       	rjmp	.+2      	; 0x17c2 <eMBFuncWriteMultipleHoldingRegister+0x6a>
    17c0:	83 e0       	ldi	r24, 0x03	; 3
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    17c2:	df 91       	pop	r29
    17c4:	cf 91       	pop	r28
    17c6:	08 95       	ret

000017c8 <eMBFuncWriteHoldingRegister>:

#if MB_FUNC_WRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncWriteHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
    17c8:	dc 01       	movw	r26, r24
    17ca:	fb 01       	movw	r30, r22
    USHORT          usRegAddress;
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    17cc:	80 81       	ld	r24, Z
    17ce:	91 81       	ldd	r25, Z+1	; 0x01
    17d0:	05 97       	sbiw	r24, 0x05	; 5
    17d2:	11 f0       	breq	.+4      	; 0x17d8 <eMBFuncWriteHoldingRegister+0x10>
    17d4:	83 e0       	ldi	r24, 0x03	; 3
    17d6:	08 95       	ret
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
    17d8:	11 96       	adiw	r26, 0x01	; 1
    17da:	7c 91       	ld	r23, X
    17dc:	11 97       	sbiw	r26, 0x01	; 1
    17de:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
    17e0:	12 96       	adiw	r26, 0x02	; 2
    17e2:	8c 91       	ld	r24, X
    17e4:	12 97       	sbiw	r26, 0x02	; 2
    17e6:	90 e0       	ldi	r25, 0x00	; 0
    17e8:	68 2b       	or	r22, r24
    17ea:	79 2b       	or	r23, r25
        usRegAddress++;

        /* Make callback to update the value. */
        eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF],
    17ec:	6f 5f       	subi	r22, 0xFF	; 255
    17ee:	7f 4f       	sbci	r23, 0xFF	; 255
    17f0:	cd 01       	movw	r24, r26
    17f2:	03 96       	adiw	r24, 0x03	; 3
    17f4:	41 e0       	ldi	r20, 0x01	; 1
    17f6:	50 e0       	ldi	r21, 0x00	; 0
    17f8:	21 e0       	ldi	r18, 0x01	; 1
    17fa:	0e 94 9e 01 	call	0x33c	; 0x33c <eMBRegHoldingCB>
                                      usRegAddress, 1, MB_REG_WRITE );

        /* If an error occured convert it into a Modbus exception. */
        if( eRegStatus != MB_ENOERR )
    17fe:	88 23       	and	r24, r24
    1800:	11 f0       	breq	.+4      	; 0x1806 <eMBFuncWriteHoldingRegister+0x3e>
        {
            eStatus = prveMBError2Exception( eRegStatus );
    1802:	0e 94 fd 0c 	call	0x19fa	; 0x19fa <prveMBError2Exception>
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    1806:	08 95       	ret

00001808 <eMBFuncReadInputRegister>:
/* ----------------------- Start implementation -----------------------------*/
#if MB_FUNC_READ_INPUT_ENABLED > 0

eMBException
eMBFuncReadInputRegister( UCHAR * pucFrame, USHORT * usLen )
{
    1808:	ff 92       	push	r15
    180a:	0f 93       	push	r16
    180c:	1f 93       	push	r17
    180e:	cf 93       	push	r28
    1810:	df 93       	push	r29
    1812:	fc 01       	movw	r30, r24
    1814:	eb 01       	movw	r28, r22
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    1816:	88 81       	ld	r24, Y
    1818:	99 81       	ldd	r25, Y+1	; 0x01
    181a:	05 97       	sbiw	r24, 0x05	; 5
    181c:	d1 f5       	brne	.+116    	; 0x1892 <eMBFuncReadInputRegister+0x8a>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    181e:	f1 80       	ldd	r15, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    1820:	df 01       	movw	r26, r30
    1822:	12 96       	adiw	r26, 0x02	; 2
    1824:	32 81       	ldd	r19, Z+2	; 0x02
        usRegAddress++;

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
    1826:	93 81       	ldd	r25, Z+3	; 0x03
    1828:	80 e0       	ldi	r24, 0x00	; 0
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
    182a:	24 81       	ldd	r18, Z+4	; 0x04
    182c:	42 2f       	mov	r20, r18
    182e:	50 e0       	ldi	r21, 0x00	; 0
    1830:	48 2b       	or	r20, r24
    1832:	59 2b       	or	r21, r25

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usRegCount >= 1 )
    1834:	ca 01       	movw	r24, r20
    1836:	01 97       	sbiw	r24, 0x01	; 1
    1838:	8c 37       	cpi	r24, 0x7C	; 124
    183a:	91 05       	cpc	r25, r1
    183c:	50 f5       	brcc	.+84     	; 0x1892 <eMBFuncReadInputRegister+0x8a>
            && ( usRegCount < MB_PDU_FUNC_READ_REGCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;
    183e:	19 82       	std	Y+1, r1	; 0x01
    1840:	18 82       	st	Y, r1

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_INPUT_REGISTER;
    1842:	84 e0       	ldi	r24, 0x04	; 4
    1844:	80 83       	st	Z, r24
            *usLen += 1;
    1846:	88 81       	ld	r24, Y
    1848:	99 81       	ldd	r25, Y+1	; 0x01
    184a:	01 96       	adiw	r24, 0x01	; 1
    184c:	99 83       	std	Y+1, r25	; 0x01
    184e:	88 83       	st	Y, r24

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR )( usRegCount * 2 );
    1850:	8a 01       	movw	r16, r20
    1852:	00 0f       	add	r16, r16
    1854:	11 1f       	adc	r17, r17
    1856:	01 83       	std	Z+1, r16	; 0x01
            *usLen += 1;
    1858:	88 81       	ld	r24, Y
    185a:	99 81       	ldd	r25, Y+1	; 0x01
    185c:	01 96       	adiw	r24, 0x01	; 1
    185e:	99 83       	std	Y+1, r25	; 0x01
    1860:	88 83       	st	Y, r24
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    1862:	7f 2d       	mov	r23, r15
    1864:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    1866:	83 2f       	mov	r24, r19
    1868:	90 e0       	ldi	r25, 0x00	; 0
    186a:	68 2b       	or	r22, r24
    186c:	79 2b       	or	r23, r25

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR )( usRegCount * 2 );
            *usLen += 1;

            eRegStatus =
    186e:	6f 5f       	subi	r22, 0xFF	; 255
    1870:	7f 4f       	sbci	r23, 0xFF	; 255
    1872:	cd 01       	movw	r24, r26
    1874:	0e 94 70 01 	call	0x2e0	; 0x2e0 <eMBRegInputCB>
                eMBRegInputCB( pucFrameCur, usRegAddress, usRegCount );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    1878:	88 23       	and	r24, r24
    187a:	19 f0       	breq	.+6      	; 0x1882 <eMBFuncReadInputRegister+0x7a>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    187c:	0e 94 fd 0c 	call	0x19fa	; 0x19fa <prveMBError2Exception>
    1880:	09 c0       	rjmp	.+18     	; 0x1894 <eMBFuncReadInputRegister+0x8c>
            }
            else
            {
                *usLen += usRegCount * 2;
    1882:	88 81       	ld	r24, Y
    1884:	99 81       	ldd	r25, Y+1	; 0x01
    1886:	80 0f       	add	r24, r16
    1888:	91 1f       	adc	r25, r17
    188a:	99 83       	std	Y+1, r25	; 0x01
    188c:	88 83       	st	Y, r24
    188e:	80 e0       	ldi	r24, 0x00	; 0
    1890:	01 c0       	rjmp	.+2      	; 0x1894 <eMBFuncReadInputRegister+0x8c>
    1892:	83 e0       	ldi	r24, 0x03	; 3
        /* Can't be a valid read input register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    1894:	df 91       	pop	r29
    1896:	cf 91       	pop	r28
    1898:	1f 91       	pop	r17
    189a:	0f 91       	pop	r16
    189c:	ff 90       	pop	r15
    189e:	08 95       	ret

000018a0 <eMBFuncReportSlaveID>:
    return eStatus;
}

eMBException
eMBFuncReportSlaveID( UCHAR * pucFrame, USHORT * usLen )
{
    18a0:	0f 93       	push	r16
    18a2:	1f 93       	push	r17
    18a4:	8b 01       	movw	r16, r22
    memcpy( &pucFrame[MB_PDU_DATA_OFF], &ucMBSlaveID[0], ( size_t )usMBSlaveIDLen );
    18a6:	9c 01       	movw	r18, r24
    18a8:	2f 5f       	subi	r18, 0xFF	; 255
    18aa:	3f 4f       	sbci	r19, 0xFF	; 255
    18ac:	e8 e6       	ldi	r30, 0x68	; 104
    18ae:	f3 e0       	ldi	r31, 0x03	; 3
    18b0:	40 91 88 03 	lds	r20, 0x0388
    18b4:	50 91 89 03 	lds	r21, 0x0389
    18b8:	c9 01       	movw	r24, r18
    18ba:	bf 01       	movw	r22, r30
    18bc:	0e 94 35 18 	call	0x306a	; 0x306a <memcpy>
    *usLen = ( USHORT )( MB_PDU_DATA_OFF + usMBSlaveIDLen );
    18c0:	80 91 88 03 	lds	r24, 0x0388
    18c4:	90 91 89 03 	lds	r25, 0x0389
    18c8:	01 96       	adiw	r24, 0x01	; 1
    18ca:	f8 01       	movw	r30, r16
    18cc:	91 83       	std	Z+1, r25	; 0x01
    18ce:	80 83       	st	Z, r24
    return MB_EX_NONE;
}
    18d0:	80 e0       	ldi	r24, 0x00	; 0
    18d2:	1f 91       	pop	r17
    18d4:	0f 91       	pop	r16
    18d6:	08 95       	ret

000018d8 <eMBSetSlaveID>:
/* ----------------------- Start implementation -----------------------------*/

eMBErrorCode
eMBSetSlaveID( UCHAR ucSlaveID, BOOL xIsRunning,
               UCHAR const *pucAdditional, USHORT usAdditionalLen )
{
    18d8:	cf 93       	push	r28
    18da:	df 93       	push	r29
    18dc:	e8 2f       	mov	r30, r24
    18de:	e9 01       	movw	r28, r18
    eMBErrorCode    eStatus = MB_ENOERR;

    /* the first byte and second byte in the buffer is reserved for
     * the parameter ucSlaveID and the running flag. The rest of
     * the buffer is available for additional data. */
    if( usAdditionalLen + 2 < MB_FUNC_OTHER_REP_SLAVEID_BUF )
    18e0:	c9 01       	movw	r24, r18
    18e2:	02 96       	adiw	r24, 0x02	; 2
    18e4:	80 97       	sbiw	r24, 0x20	; 32
    18e6:	10 f0       	brcs	.+4      	; 0x18ec <eMBSetSlaveID+0x14>
    18e8:	84 e0       	ldi	r24, 0x04	; 4
    18ea:	23 c0       	rjmp	.+70     	; 0x1932 <eMBSetSlaveID+0x5a>
    {
        usMBSlaveIDLen = 0;
        ucMBSlaveID[usMBSlaveIDLen++] = ucSlaveID;
    18ec:	e0 93 68 03 	sts	0x0368, r30
        ucMBSlaveID[usMBSlaveIDLen++] = ( UCHAR )( xIsRunning ? 0xFF : 0x00 );
    18f0:	66 23       	and	r22, r22
    18f2:	11 f4       	brne	.+4      	; 0x18f8 <eMBSetSlaveID+0x20>
    18f4:	80 e0       	ldi	r24, 0x00	; 0
    18f6:	01 c0       	rjmp	.+2      	; 0x18fa <eMBSetSlaveID+0x22>
    18f8:	8f ef       	ldi	r24, 0xFF	; 255
    18fa:	80 93 69 03 	sts	0x0369, r24
    18fe:	82 e0       	ldi	r24, 0x02	; 2
    1900:	90 e0       	ldi	r25, 0x00	; 0
    1902:	90 93 89 03 	sts	0x0389, r25
    1906:	80 93 88 03 	sts	0x0388, r24
        if( usAdditionalLen > 0 )
    190a:	20 97       	sbiw	r28, 0x00	; 0
    190c:	89 f0       	breq	.+34     	; 0x1930 <eMBSetSlaveID+0x58>
        {
            memcpy( &ucMBSlaveID[usMBSlaveIDLen], pucAdditional,
    190e:	2a e6       	ldi	r18, 0x6A	; 106
    1910:	33 e0       	ldi	r19, 0x03	; 3
    1912:	c9 01       	movw	r24, r18
    1914:	ba 01       	movw	r22, r20
    1916:	ae 01       	movw	r20, r28
    1918:	0e 94 35 18 	call	0x306a	; 0x306a <memcpy>
                    ( size_t )usAdditionalLen );
            usMBSlaveIDLen += usAdditionalLen;
    191c:	80 91 88 03 	lds	r24, 0x0388
    1920:	90 91 89 03 	lds	r25, 0x0389
    1924:	8c 0f       	add	r24, r28
    1926:	9d 1f       	adc	r25, r29
    1928:	90 93 89 03 	sts	0x0389, r25
    192c:	80 93 88 03 	sts	0x0388, r24
    1930:	80 e0       	ldi	r24, 0x00	; 0
    else
    {
        eStatus = MB_ENORES;
    }
    return eStatus;
}
    1932:	df 91       	pop	r29
    1934:	cf 91       	pop	r28
    1936:	08 95       	ret

00001938 <xMBUtilSetBits>:

/* ----------------------- Start implementation -----------------------------*/
void
xMBUtilSetBits( UCHAR * ucByteBuf, USHORT usBitOffset, UCHAR ucNBits,
                UCHAR ucValue )
{
    1938:	0f 93       	push	r16
    193a:	1f 93       	push	r17
    193c:	cf 93       	push	r28
    193e:	df 93       	push	r29
    USHORT          usWordBuf;
    USHORT          usMask;
    USHORT          usByteOffset;
    USHORT          usNPreBits;
    USHORT          usValue = ucValue;
    1940:	30 e0       	ldi	r19, 0x00	; 0

    /* How many bits precede our bits to set. */
    usNPreBits = ( USHORT )( usBitOffset - usByteOffset * BITS_UCHAR );

    /* Move bit field into position over bits to set */
    usValue <<= usNPreBits;
    1942:	db 01       	movw	r26, r22
    1944:	53 e0       	ldi	r21, 0x03	; 3
    1946:	b6 95       	lsr	r27
    1948:	a7 95       	ror	r26
    194a:	5a 95       	dec	r21
    194c:	e1 f7       	brne	.-8      	; 0x1946 <xMBUtilSetBits+0xe>
    194e:	67 70       	andi	r22, 0x07	; 7
    1950:	70 70       	andi	r23, 0x00	; 0

    /* Prepare a mask for setting the new bits. */
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );
    1952:	e1 e0       	ldi	r30, 0x01	; 1
    1954:	f0 e0       	ldi	r31, 0x00	; 0
    1956:	02 c0       	rjmp	.+4      	; 0x195c <xMBUtilSetBits+0x24>
    1958:	ee 0f       	add	r30, r30
    195a:	ff 1f       	adc	r31, r31
    195c:	4a 95       	dec	r20
    195e:	e2 f7       	brpl	.-8      	; 0x1958 <xMBUtilSetBits+0x20>
    1960:	31 97       	sbiw	r30, 0x01	; 1
    usMask <<= usBitOffset - usByteOffset * BITS_UCHAR;

    /* copy bits into temporary storage. */
    usWordBuf = ucByteBuf[usByteOffset];
    1962:	8c 01       	movw	r16, r24
    1964:	0a 0f       	add	r16, r26
    1966:	1b 1f       	adc	r17, r27
    1968:	e8 01       	movw	r28, r16
    196a:	48 81       	ld	r20, Y
    196c:	50 e0       	ldi	r21, 0x00	; 0
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;
    196e:	11 96       	adiw	r26, 0x01	; 1
    1970:	a8 0f       	add	r26, r24
    1972:	b9 1f       	adc	r27, r25

    /* Zero out bit field bits and then or value bits into them. */
    usWordBuf = ( USHORT )( ( usWordBuf & ( ~usMask ) ) | usValue );
    1974:	9c 91       	ld	r25, X
    1976:	80 e0       	ldi	r24, 0x00	; 0
    1978:	48 2b       	or	r20, r24
    197a:	59 2b       	or	r21, r25
    197c:	06 2e       	mov	r0, r22
    197e:	02 c0       	rjmp	.+4      	; 0x1984 <xMBUtilSetBits+0x4c>
    1980:	ee 0f       	add	r30, r30
    1982:	ff 1f       	adc	r31, r31
    1984:	0a 94       	dec	r0
    1986:	e2 f7       	brpl	.-8      	; 0x1980 <xMBUtilSetBits+0x48>
    1988:	e0 95       	com	r30
    198a:	f0 95       	com	r31
    198c:	4e 23       	and	r20, r30
    198e:	5f 23       	and	r21, r31
    1990:	02 c0       	rjmp	.+4      	; 0x1996 <xMBUtilSetBits+0x5e>
    1992:	22 0f       	add	r18, r18
    1994:	33 1f       	adc	r19, r19
    1996:	6a 95       	dec	r22
    1998:	e2 f7       	brpl	.-8      	; 0x1992 <xMBUtilSetBits+0x5a>
    199a:	42 2b       	or	r20, r18
    199c:	53 2b       	or	r21, r19

    /* move bits back into storage */
    ucByteBuf[usByteOffset] = ( UCHAR )( usWordBuf & 0xFF );
    199e:	48 83       	st	Y, r20
    ucByteBuf[usByteOffset + 1] = ( UCHAR )( usWordBuf >> BITS_UCHAR );
    19a0:	5c 93       	st	X, r21
}
    19a2:	df 91       	pop	r29
    19a4:	cf 91       	pop	r28
    19a6:	1f 91       	pop	r17
    19a8:	0f 91       	pop	r16
    19aa:	08 95       	ret

000019ac <xMBUtilGetBits>:
    USHORT          usByteOffset;
    USHORT          usNPreBits;

    /* Calculate byte offset for first byte containing the bit values starting
     * at usBitOffset. */
    usByteOffset = ( USHORT )( ( usBitOffset ) / BITS_UCHAR );
    19ac:	fb 01       	movw	r30, r22
    19ae:	b3 e0       	ldi	r27, 0x03	; 3
    19b0:	f6 95       	lsr	r31
    19b2:	e7 95       	ror	r30
    19b4:	ba 95       	dec	r27
    19b6:	e1 f7       	brne	.-8      	; 0x19b0 <xMBUtilGetBits+0x4>

    /* Prepare a mask for setting the new bits. */
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );

    /* copy bits into temporary storage. */
    usWordBuf = ucByteBuf[usByteOffset];
    19b8:	dc 01       	movw	r26, r24
    19ba:	ae 0f       	add	r26, r30
    19bc:	bf 1f       	adc	r27, r31
    19be:	2c 91       	ld	r18, X
    19c0:	30 e0       	ldi	r19, 0x00	; 0
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;
    19c2:	11 96       	adiw	r26, 0x01	; 1
    19c4:	9c 91       	ld	r25, X
    19c6:	80 e0       	ldi	r24, 0x00	; 0
    19c8:	82 2b       	or	r24, r18
    19ca:	93 2b       	or	r25, r19

    /* throw away unneeded bits. */
    usWordBuf >>= usNPreBits;
    19cc:	a3 e0       	ldi	r26, 0x03	; 3
    19ce:	ee 0f       	add	r30, r30
    19d0:	ff 1f       	adc	r31, r31
    19d2:	aa 95       	dec	r26
    19d4:	e1 f7       	brne	.-8      	; 0x19ce <xMBUtilGetBits+0x22>
    19d6:	6e 1b       	sub	r22, r30
    19d8:	7f 0b       	sbc	r23, r31
    19da:	02 c0       	rjmp	.+4      	; 0x19e0 <xMBUtilGetBits+0x34>
    19dc:	96 95       	lsr	r25
    19de:	87 95       	ror	r24
    19e0:	6a 95       	dec	r22
    19e2:	e2 f7       	brpl	.-8      	; 0x19dc <xMBUtilGetBits+0x30>
    19e4:	21 e0       	ldi	r18, 0x01	; 1
    19e6:	30 e0       	ldi	r19, 0x00	; 0
    19e8:	02 c0       	rjmp	.+4      	; 0x19ee <xMBUtilGetBits+0x42>
    19ea:	22 0f       	add	r18, r18
    19ec:	33 1f       	adc	r19, r19
    19ee:	4a 95       	dec	r20
    19f0:	e2 f7       	brpl	.-8      	; 0x19ea <xMBUtilGetBits+0x3e>
    19f2:	21 50       	subi	r18, 0x01	; 1
    19f4:	30 40       	sbci	r19, 0x00	; 0

    /* mask away bits above the requested bitfield. */
    usWordBuf &= usMask;

    return ( UCHAR ) usWordBuf;
}
    19f6:	82 23       	and	r24, r18
    19f8:	08 95       	ret

000019fa <prveMBError2Exception>:
eMBException
prveMBError2Exception( eMBErrorCode eErrorCode )
{
    eMBException    eStatus;

    switch ( eErrorCode )
    19fa:	81 30       	cpi	r24, 0x01	; 1
    19fc:	29 f0       	breq	.+10     	; 0x1a08 <prveMBError2Exception+0xe>
    19fe:	81 30       	cpi	r24, 0x01	; 1
    1a00:	28 f0       	brcs	.+10     	; 0x1a0c <prveMBError2Exception+0x12>
    1a02:	87 30       	cpi	r24, 0x07	; 7
    1a04:	39 f4       	brne	.+14     	; 0x1a14 <prveMBError2Exception+0x1a>
    1a06:	04 c0       	rjmp	.+8      	; 0x1a10 <prveMBError2Exception+0x16>
    1a08:	82 e0       	ldi	r24, 0x02	; 2
    1a0a:	08 95       	ret
    1a0c:	80 e0       	ldi	r24, 0x00	; 0
    1a0e:	08 95       	ret
    1a10:	86 e0       	ldi	r24, 0x06	; 6
    1a12:	08 95       	ret
            eStatus = MB_EX_ILLEGAL_DATA_ADDRESS;
            break;

        case MB_ETIMEDOUT:
            eStatus = MB_EX_SLAVE_BUSY;
            break;
    1a14:	84 e0       	ldi	r24, 0x04	; 4
            eStatus = MB_EX_SLAVE_DEVICE_FAILURE;
            break;
    }

    return eStatus;
}
    1a16:	08 95       	ret

00001a18 <usMBCRC16>:
    0x40
};

USHORT
usMBCRC16( UCHAR * pucFrame, USHORT usLen )
{
    1a18:	dc 01       	movw	r26, r24
    1a1a:	3f ef       	ldi	r19, 0xFF	; 255
    1a1c:	2f ef       	ldi	r18, 0xFF	; 255
    1a1e:	11 c0       	rjmp	.+34     	; 0x1a42 <usMBCRC16+0x2a>
    UCHAR           ucCRCLo = 0xFF;
    int             iIndex;

    while( usLen-- )
    {
        iIndex = ucCRCLo ^ *( pucFrame++ );
    1a20:	8d 91       	ld	r24, X+
        ucCRCLo = ucCRCHi ^ pgm_read_byte( &aucCRCHi[iIndex] );
    1a22:	42 2f       	mov	r20, r18
    1a24:	48 27       	eor	r20, r24
    1a26:	50 e0       	ldi	r21, 0x00	; 0
    1a28:	ca 01       	movw	r24, r20
    1a2a:	84 57       	subi	r24, 0x74	; 116
    1a2c:	9f 4f       	sbci	r25, 0xFF	; 255
    1a2e:	fc 01       	movw	r30, r24
    1a30:	24 91       	lpm	r18, Z+
    1a32:	23 27       	eor	r18, r19
        ucCRCHi = pgm_read_byte( &aucCRCLo[iIndex] );;
    1a34:	44 57       	subi	r20, 0x74	; 116
    1a36:	5e 4f       	sbci	r21, 0xFE	; 254
    1a38:	fa 01       	movw	r30, r20
    1a3a:	84 91       	lpm	r24, Z+
    1a3c:	61 50       	subi	r22, 0x01	; 1
    1a3e:	70 40       	sbci	r23, 0x00	; 0
    1a40:	38 2f       	mov	r19, r24
{
    UCHAR           ucCRCHi = 0xFF;
    UCHAR           ucCRCLo = 0xFF;
    int             iIndex;

    while( usLen-- )
    1a42:	61 15       	cp	r22, r1
    1a44:	71 05       	cpc	r23, r1
    1a46:	61 f7       	brne	.-40     	; 0x1a20 <usMBCRC16+0x8>
    1a48:	93 2f       	mov	r25, r19
    1a4a:	80 e0       	ldi	r24, 0x00	; 0
    1a4c:	30 e0       	ldi	r19, 0x00	; 0
    1a4e:	28 2b       	or	r18, r24
    1a50:	39 2b       	or	r19, r25
        iIndex = ucCRCLo ^ *( pucFrame++ );
        ucCRCLo = ucCRCHi ^ pgm_read_byte( &aucCRCHi[iIndex] );
        ucCRCHi = pgm_read_byte( &aucCRCLo[iIndex] );;
    }
    return ucCRCHi << 8 | ucCRCLo;
}
    1a52:	c9 01       	movw	r24, r18
    1a54:	08 95       	ret

00001a56 <xMBPortEventInit>:

/* ----------------------- Start implementation -----------------------------*/
BOOL
xMBPortEventInit( void )
{
    xEventInQueue = FALSE;
    1a56:	10 92 8b 03 	sts	0x038B, r1
    return TRUE;
}
    1a5a:	81 e0       	ldi	r24, 0x01	; 1
    1a5c:	08 95       	ret

00001a5e <xMBPortEventPost>:

BOOL
xMBPortEventPost( eMBEventType eEvent )
{
    xEventInQueue = TRUE;
    1a5e:	91 e0       	ldi	r25, 0x01	; 1
    1a60:	90 93 8b 03 	sts	0x038B, r25
    eQueuedEvent = eEvent;
    1a64:	80 93 8a 03 	sts	0x038A, r24
    return TRUE;
}
    1a68:	81 e0       	ldi	r24, 0x01	; 1
    1a6a:	08 95       	ret

00001a6c <xMBPortEventGet>:

BOOL
xMBPortEventGet( eMBEventType * eEvent )
{
    1a6c:	fc 01       	movw	r30, r24
    BOOL            xEventHappened = FALSE;

    if( xEventInQueue )
    1a6e:	80 91 8b 03 	lds	r24, 0x038B
    1a72:	88 23       	and	r24, r24
    1a74:	31 f0       	breq	.+12     	; 0x1a82 <xMBPortEventGet+0x16>
    {
        *eEvent = eQueuedEvent;
    1a76:	80 91 8a 03 	lds	r24, 0x038A
    1a7a:	80 83       	st	Z, r24
        xEventInQueue = FALSE;
    1a7c:	10 92 8b 03 	sts	0x038B, r1
    1a80:	81 e0       	ldi	r24, 0x01	; 1
        xEventHappened = TRUE;
    }
    return xEventHappened;
}
    1a82:	08 95       	ret

00001a84 <vMBPortSerialEnable>:

void
vMBPortSerialEnable( BOOL xRxEnable, BOOL xTxEnable )
{
#ifdef RTS_ENABLE
    UCSRB |= _BV( TXEN ) | _BV(TXCIE);
    1a84:	9a b1       	in	r25, 0x0a	; 10
    1a86:	98 64       	ori	r25, 0x48	; 72
    1a88:	9a b9       	out	0x0a, r25	; 10
#else
    UCSRB |= _BV( TXEN );
#endif

    if( xRxEnable )
    1a8a:	88 23       	and	r24, r24
    1a8c:	19 f0       	breq	.+6      	; 0x1a94 <vMBPortSerialEnable+0x10>
    {
        UCSRB |= _BV( RXEN ) | _BV( RXCIE );
    1a8e:	8a b1       	in	r24, 0x0a	; 10
    1a90:	80 69       	ori	r24, 0x90	; 144
    1a92:	02 c0       	rjmp	.+4      	; 0x1a98 <vMBPortSerialEnable+0x14>
    }
    else
    {
        UCSRB &= ~( _BV( RXEN ) | _BV( RXCIE ) );
    1a94:	8a b1       	in	r24, 0x0a	; 10
    1a96:	8f 76       	andi	r24, 0x6F	; 111
    1a98:	8a b9       	out	0x0a, r24	; 10
    }

    if( xTxEnable )
    1a9a:	66 23       	and	r22, r22
    1a9c:	29 f0       	breq	.+10     	; 0x1aa8 <vMBPortSerialEnable+0x24>
    {
        UCSRB |= _BV( TXEN ) | _BV( UDRE );
    1a9e:	8a b1       	in	r24, 0x0a	; 10
    1aa0:	88 62       	ori	r24, 0x28	; 40
    1aa2:	8a b9       	out	0x0a, r24	; 10
#ifdef RTS_ENABLE
        RTS_HIGH;
    1aa4:	1a 9a       	sbi	0x03, 2	; 3
    1aa6:	08 95       	ret
#endif
    }
    else
    {
        UCSRB &= ~( _BV( UDRE ) );
    1aa8:	55 98       	cbi	0x0a, 5	; 10
    1aaa:	08 95       	ret

00001aac <xMBPortSerialInit>:
    }
}

BOOL
xMBPortSerialInit( UCHAR ucPORT, ULONG ulBaudRate, UCHAR ucDataBits, eMBParity eParity )
{
    1aac:	cf 92       	push	r12
    1aae:	df 92       	push	r13
    1ab0:	ef 92       	push	r14
    1ab2:	ff 92       	push	r15
    1ab4:	0f 93       	push	r16
    1ab6:	1f 93       	push	r17
    1ab8:	6a 01       	movw	r12, r20
    1aba:	7b 01       	movw	r14, r22
    1abc:	12 2f       	mov	r17, r18
	UCHAR ucUCSRC = 0;
	uint16_t uiBaudRate = 0;

	// F_CPU: 16.00 MHz
	switch( ulBaudRate ) {
    1abe:	40 30       	cpi	r20, 0x00	; 0
    1ac0:	86 e9       	ldi	r24, 0x96	; 150
    1ac2:	58 07       	cpc	r21, r24
    1ac4:	80 e0       	ldi	r24, 0x00	; 0
    1ac6:	68 07       	cpc	r22, r24
    1ac8:	80 e0       	ldi	r24, 0x00	; 0
    1aca:	78 07       	cpc	r23, r24
    1acc:	09 f4       	brne	.+2      	; 0x1ad0 <xMBPortSerialInit+0x24>
    1ace:	9f c0       	rjmp	.+318    	; 0x1c0e <xMBPortSerialInit+0x162>
    1ad0:	41 30       	cpi	r20, 0x01	; 1
    1ad2:	86 e9       	ldi	r24, 0x96	; 150
    1ad4:	58 07       	cpc	r21, r24
    1ad6:	80 e0       	ldi	r24, 0x00	; 0
    1ad8:	68 07       	cpc	r22, r24
    1ada:	80 e0       	ldi	r24, 0x00	; 0
    1adc:	78 07       	cpc	r23, r24
    1ade:	08 f0       	brcs	.+2      	; 0x1ae2 <xMBPortSerialInit+0x36>
    1ae0:	40 c0       	rjmp	.+128    	; 0x1b62 <xMBPortSerialInit+0xb6>
    1ae2:	40 38       	cpi	r20, 0x80	; 128
    1ae4:	85 e2       	ldi	r24, 0x25	; 37
    1ae6:	58 07       	cpc	r21, r24
    1ae8:	80 e0       	ldi	r24, 0x00	; 0
    1aea:	68 07       	cpc	r22, r24
    1aec:	80 e0       	ldi	r24, 0x00	; 0
    1aee:	78 07       	cpc	r23, r24
    1af0:	09 f4       	brne	.+2      	; 0x1af4 <xMBPortSerialInit+0x48>
    1af2:	81 c0       	rjmp	.+258    	; 0x1bf6 <xMBPortSerialInit+0x14a>
    1af4:	41 38       	cpi	r20, 0x81	; 129
    1af6:	85 e2       	ldi	r24, 0x25	; 37
    1af8:	58 07       	cpc	r21, r24
    1afa:	80 e0       	ldi	r24, 0x00	; 0
    1afc:	68 07       	cpc	r22, r24
    1afe:	80 e0       	ldi	r24, 0x00	; 0
    1b00:	78 07       	cpc	r23, r24
    1b02:	98 f4       	brcc	.+38     	; 0x1b2a <xMBPortSerialInit+0x7e>
    1b04:	40 36       	cpi	r20, 0x60	; 96
    1b06:	89 e0       	ldi	r24, 0x09	; 9
    1b08:	58 07       	cpc	r21, r24
    1b0a:	80 e0       	ldi	r24, 0x00	; 0
    1b0c:	68 07       	cpc	r22, r24
    1b0e:	80 e0       	ldi	r24, 0x00	; 0
    1b10:	78 07       	cpc	r23, r24
    1b12:	09 f4       	brne	.+2      	; 0x1b16 <xMBPortSerialInit+0x6a>
    1b14:	6d c0       	rjmp	.+218    	; 0x1bf0 <xMBPortSerialInit+0x144>
    1b16:	40 3c       	cpi	r20, 0xC0	; 192
    1b18:	82 e1       	ldi	r24, 0x12	; 18
    1b1a:	58 07       	cpc	r21, r24
    1b1c:	80 e0       	ldi	r24, 0x00	; 0
    1b1e:	68 07       	cpc	r22, r24
    1b20:	80 e0       	ldi	r24, 0x00	; 0
    1b22:	78 07       	cpc	r23, r24
    1b24:	09 f0       	breq	.+2      	; 0x1b28 <xMBPortSerialInit+0x7c>
    1b26:	85 c0       	rjmp	.+266    	; 0x1c32 <xMBPortSerialInit+0x186>
    1b28:	60 c0       	rjmp	.+192    	; 0x1bea <xMBPortSerialInit+0x13e>
    1b2a:	40 30       	cpi	r20, 0x00	; 0
    1b2c:	8b e4       	ldi	r24, 0x4B	; 75
    1b2e:	58 07       	cpc	r21, r24
    1b30:	80 e0       	ldi	r24, 0x00	; 0
    1b32:	68 07       	cpc	r22, r24
    1b34:	80 e0       	ldi	r24, 0x00	; 0
    1b36:	78 07       	cpc	r23, r24
    1b38:	09 f4       	brne	.+2      	; 0x1b3c <xMBPortSerialInit+0x90>
    1b3a:	63 c0       	rjmp	.+198    	; 0x1c02 <xMBPortSerialInit+0x156>
    1b3c:	40 38       	cpi	r20, 0x80	; 128
    1b3e:	80 e7       	ldi	r24, 0x70	; 112
    1b40:	58 07       	cpc	r21, r24
    1b42:	80 e0       	ldi	r24, 0x00	; 0
    1b44:	68 07       	cpc	r22, r24
    1b46:	80 e0       	ldi	r24, 0x00	; 0
    1b48:	78 07       	cpc	r23, r24
    1b4a:	09 f4       	brne	.+2      	; 0x1b4e <xMBPortSerialInit+0xa2>
    1b4c:	5d c0       	rjmp	.+186    	; 0x1c08 <xMBPortSerialInit+0x15c>
    1b4e:	40 34       	cpi	r20, 0x40	; 64
    1b50:	88 e3       	ldi	r24, 0x38	; 56
    1b52:	58 07       	cpc	r21, r24
    1b54:	80 e0       	ldi	r24, 0x00	; 0
    1b56:	68 07       	cpc	r22, r24
    1b58:	80 e0       	ldi	r24, 0x00	; 0
    1b5a:	78 07       	cpc	r23, r24
    1b5c:	09 f0       	breq	.+2      	; 0x1b60 <xMBPortSerialInit+0xb4>
    1b5e:	69 c0       	rjmp	.+210    	; 0x1c32 <xMBPortSerialInit+0x186>
    1b60:	4d c0       	rjmp	.+154    	; 0x1bfc <xMBPortSerialInit+0x150>
    1b62:	40 30       	cpi	r20, 0x00	; 0
    1b64:	84 e8       	ldi	r24, 0x84	; 132
    1b66:	58 07       	cpc	r21, r24
    1b68:	83 e0       	ldi	r24, 0x03	; 3
    1b6a:	68 07       	cpc	r22, r24
    1b6c:	80 e0       	ldi	r24, 0x00	; 0
    1b6e:	78 07       	cpc	r23, r24
    1b70:	09 f4       	brne	.+2      	; 0x1b74 <xMBPortSerialInit+0xc8>
    1b72:	71 c0       	rjmp	.+226    	; 0x1c56 <xMBPortSerialInit+0x1aa>
    1b74:	41 30       	cpi	r20, 0x01	; 1
    1b76:	84 e8       	ldi	r24, 0x84	; 132
    1b78:	58 07       	cpc	r21, r24
    1b7a:	83 e0       	ldi	r24, 0x03	; 3
    1b7c:	68 07       	cpc	r22, r24
    1b7e:	80 e0       	ldi	r24, 0x00	; 0
    1b80:	78 07       	cpc	r23, r24
    1b82:	d0 f4       	brcc	.+52     	; 0x1bb8 <xMBPortSerialInit+0x10c>
    1b84:	40 30       	cpi	r20, 0x00	; 0
    1b86:	8c e2       	ldi	r24, 0x2C	; 44
    1b88:	58 07       	cpc	r21, r24
    1b8a:	81 e0       	ldi	r24, 0x01	; 1
    1b8c:	68 07       	cpc	r22, r24
    1b8e:	80 e0       	ldi	r24, 0x00	; 0
    1b90:	78 07       	cpc	r23, r24
    1b92:	09 f4       	brne	.+2      	; 0x1b96 <xMBPortSerialInit+0xea>
    1b94:	42 c0       	rjmp	.+132    	; 0x1c1a <xMBPortSerialInit+0x16e>
    1b96:	40 30       	cpi	r20, 0x00	; 0
    1b98:	82 ec       	ldi	r24, 0xC2	; 194
    1b9a:	58 07       	cpc	r21, r24
    1b9c:	81 e0       	ldi	r24, 0x01	; 1
    1b9e:	68 07       	cpc	r22, r24
    1ba0:	80 e0       	ldi	r24, 0x00	; 0
    1ba2:	78 07       	cpc	r23, r24
    1ba4:	e9 f1       	breq	.+122    	; 0x1c20 <xMBPortSerialInit+0x174>
    1ba6:	40 30       	cpi	r20, 0x00	; 0
    1ba8:	81 ee       	ldi	r24, 0xE1	; 225
    1baa:	58 07       	cpc	r21, r24
    1bac:	80 e0       	ldi	r24, 0x00	; 0
    1bae:	68 07       	cpc	r22, r24
    1bb0:	80 e0       	ldi	r24, 0x00	; 0
    1bb2:	78 07       	cpc	r23, r24
    1bb4:	f1 f5       	brne	.+124    	; 0x1c32 <xMBPortSerialInit+0x186>
    1bb6:	2e c0       	rjmp	.+92     	; 0x1c14 <xMBPortSerialInit+0x168>
    1bb8:	40 32       	cpi	r20, 0x20	; 32
    1bba:	81 ea       	ldi	r24, 0xA1	; 161
    1bbc:	58 07       	cpc	r21, r24
    1bbe:	87 e0       	ldi	r24, 0x07	; 7
    1bc0:	68 07       	cpc	r22, r24
    1bc2:	80 e0       	ldi	r24, 0x00	; 0
    1bc4:	78 07       	cpc	r23, r24
    1bc6:	79 f1       	breq	.+94     	; 0x1c26 <xMBPortSerialInit+0x17a>
    1bc8:	40 34       	cpi	r20, 0x40	; 64
    1bca:	82 e4       	ldi	r24, 0x42	; 66
    1bcc:	58 07       	cpc	r21, r24
    1bce:	8f e0       	ldi	r24, 0x0F	; 15
    1bd0:	68 07       	cpc	r22, r24
    1bd2:	80 e0       	ldi	r24, 0x00	; 0
    1bd4:	78 07       	cpc	r23, r24
    1bd6:	51 f1       	breq	.+84     	; 0x1c2c <xMBPortSerialInit+0x180>
    1bd8:	40 39       	cpi	r20, 0x90	; 144
    1bda:	80 ed       	ldi	r24, 0xD0	; 208
    1bdc:	58 07       	cpc	r21, r24
    1bde:	83 e0       	ldi	r24, 0x03	; 3
    1be0:	68 07       	cpc	r22, r24
    1be2:	80 e0       	ldi	r24, 0x00	; 0
    1be4:	78 07       	cpc	r23, r24
    1be6:	29 f5       	brne	.+74     	; 0x1c32 <xMBPortSerialInit+0x186>
    1be8:	36 c0       	rjmp	.+108    	; 0x1c56 <xMBPortSerialInit+0x1aa>
    1bea:	2f ec       	ldi	r18, 0xCF	; 207
    1bec:	30 e0       	ldi	r19, 0x00	; 0
    1bee:	35 c0       	rjmp	.+106    	; 0x1c5a <xMBPortSerialInit+0x1ae>
    1bf0:	20 ea       	ldi	r18, 0xA0	; 160
    1bf2:	31 e0       	ldi	r19, 0x01	; 1
    1bf4:	32 c0       	rjmp	.+100    	; 0x1c5a <xMBPortSerialInit+0x1ae>
    1bf6:	27 e6       	ldi	r18, 0x67	; 103
    1bf8:	30 e0       	ldi	r19, 0x00	; 0
    1bfa:	2f c0       	rjmp	.+94     	; 0x1c5a <xMBPortSerialInit+0x1ae>
	case 2400: uiBaudRate = 416; break;
	case 4800: uiBaudRate = 207; break;
	case 9600: uiBaudRate = 103; break;
    1bfc:	24 e4       	ldi	r18, 0x44	; 68
    1bfe:	30 e0       	ldi	r19, 0x00	; 0
    1c00:	2c c0       	rjmp	.+88     	; 0x1c5a <xMBPortSerialInit+0x1ae>
	case 14400: uiBaudRate = 68; break;
    1c02:	23 e3       	ldi	r18, 0x33	; 51
    1c04:	30 e0       	ldi	r19, 0x00	; 0
    1c06:	29 c0       	rjmp	.+82     	; 0x1c5a <xMBPortSerialInit+0x1ae>
	case 19200: uiBaudRate = 51; break;
    1c08:	22 e2       	ldi	r18, 0x22	; 34
    1c0a:	30 e0       	ldi	r19, 0x00	; 0
    1c0c:	26 c0       	rjmp	.+76     	; 0x1c5a <xMBPortSerialInit+0x1ae>
	case 28800: uiBaudRate = 34; break;
    1c0e:	29 e1       	ldi	r18, 0x19	; 25
    1c10:	30 e0       	ldi	r19, 0x00	; 0
    1c12:	23 c0       	rjmp	.+70     	; 0x1c5a <xMBPortSerialInit+0x1ae>
	case 38400: uiBaudRate = 25; break;
    1c14:	20 e1       	ldi	r18, 0x10	; 16
    1c16:	30 e0       	ldi	r19, 0x00	; 0
    1c18:	20 c0       	rjmp	.+64     	; 0x1c5a <xMBPortSerialInit+0x1ae>
	case 57600: uiBaudRate = 16; break;
    1c1a:	2c e0       	ldi	r18, 0x0C	; 12
    1c1c:	30 e0       	ldi	r19, 0x00	; 0
    1c1e:	1d c0       	rjmp	.+58     	; 0x1c5a <xMBPortSerialInit+0x1ae>
	case 76800: uiBaudRate = 12; break;
    1c20:	28 e0       	ldi	r18, 0x08	; 8
    1c22:	30 e0       	ldi	r19, 0x00	; 0
    1c24:	1a c0       	rjmp	.+52     	; 0x1c5a <xMBPortSerialInit+0x1ae>
	case 115200: uiBaudRate = 8; break;
    1c26:	21 e0       	ldi	r18, 0x01	; 1
    1c28:	30 e0       	ldi	r19, 0x00	; 0
    1c2a:	17 c0       	rjmp	.+46     	; 0x1c5a <xMBPortSerialInit+0x1ae>
	case 230400: uiBaudRate = 3; break;
	case 250000: uiBaudRate = 3; break;
	case 500000: uiBaudRate = 1; break;
    1c2c:	20 e0       	ldi	r18, 0x00	; 0
    1c2e:	30 e0       	ldi	r19, 0x00	; 0
    1c30:	14 c0       	rjmp	.+40     	; 0x1c5a <xMBPortSerialInit+0x1ae>
	case 1000000: uiBaudRate = 0; break;
	default: uiBaudRate = UART_BAUD_CALC( ulBaudRate, F_CPU );
    1c32:	84 e0       	ldi	r24, 0x04	; 4
    1c34:	cc 0c       	add	r12, r12
    1c36:	dd 1c       	adc	r13, r13
    1c38:	ee 1c       	adc	r14, r14
    1c3a:	ff 1c       	adc	r15, r15
    1c3c:	8a 95       	dec	r24
    1c3e:	d1 f7       	brne	.-12     	; 0x1c34 <xMBPortSerialInit+0x188>
    1c40:	60 e0       	ldi	r22, 0x00	; 0
    1c42:	74 e2       	ldi	r23, 0x24	; 36
    1c44:	84 ef       	ldi	r24, 0xF4	; 244
    1c46:	90 e0       	ldi	r25, 0x00	; 0
    1c48:	a7 01       	movw	r20, r14
    1c4a:	96 01       	movw	r18, r12
    1c4c:	0e 94 13 18 	call	0x3026	; 0x3026 <__udivmodsi4>
    1c50:	21 50       	subi	r18, 0x01	; 1
    1c52:	30 40       	sbci	r19, 0x00	; 0
    1c54:	02 c0       	rjmp	.+4      	; 0x1c5a <xMBPortSerialInit+0x1ae>
    1c56:	23 e0       	ldi	r18, 0x03	; 3
    1c58:	30 e0       	ldi	r19, 0x00	; 0
	}

	UBRRH = uiBaudRate>>8;
    1c5a:	30 93 90 00 	sts	0x0090, r19
	UBRRL = uiBaudRate;
    1c5e:	29 b9       	out	0x09, r18	; 9

	switch ( eParity ) {
    1c60:	01 30       	cpi	r16, 0x01	; 1
    1c62:	31 f0       	breq	.+12     	; 0x1c70 <xMBPortSerialInit+0x1c4>
    1c64:	02 30       	cpi	r16, 0x02	; 2
    1c66:	11 f4       	brne	.+4      	; 0x1c6c <xMBPortSerialInit+0x1c0>
    1c68:	80 e2       	ldi	r24, 0x20	; 32
    1c6a:	03 c0       	rjmp	.+6      	; 0x1c72 <xMBPortSerialInit+0x1c6>
    1c6c:	80 e0       	ldi	r24, 0x00	; 0
    1c6e:	01 c0       	rjmp	.+2      	; 0x1c72 <xMBPortSerialInit+0x1c6>
    1c70:	80 e3       	ldi	r24, 0x30	; 48
	 break;
	case MB_PAR_NONE:
	 break;
	}

	switch ( ucDataBits ) {
    1c72:	17 30       	cpi	r17, 0x07	; 7
    1c74:	21 f0       	breq	.+8      	; 0x1c7e <xMBPortSerialInit+0x1d2>
    1c76:	18 30       	cpi	r17, 0x08	; 8
    1c78:	19 f4       	brne	.+6      	; 0x1c80 <xMBPortSerialInit+0x1d4>
	case 8:
		ucUCSRC |= _BV( UCSZ_1 ) | _BV( UCSZ_0 );
    1c7a:	86 60       	ori	r24, 0x06	; 6
    1c7c:	01 c0       	rjmp	.+2      	; 0x1c80 <xMBPortSerialInit+0x1d4>
	 break;
	case 7:
		ucUCSRC |= _BV( UCSZ_1 );
    1c7e:	84 60       	ori	r24, 0x04	; 4
#elif defined (__AVR_ATmega16__)
	UCSRC = _BV( URSEL ) | ucUCSRC;
#elif defined (__AVR_ATmega32__)
	UCSRC = _BV( URSEL ) | ucUCSRC;
#elif defined (__AVR_ATmega128__)
	UCSRC = ucUCSRC | _BV(USBS_0);
    1c80:	88 60       	ori	r24, 0x08	; 8
    1c82:	80 93 95 00 	sts	0x0095, r24
#endif

	vMBPortSerialEnable( FALSE, FALSE );
    1c86:	80 e0       	ldi	r24, 0x00	; 0
    1c88:	60 e0       	ldi	r22, 0x00	; 0
    1c8a:	0e 94 42 0d 	call	0x1a84	; 0x1a84 <vMBPortSerialEnable>

#ifdef RTS_ENABLE
	RTS_INIT;
    1c8e:	12 9a       	sbi	0x02, 2	; 2
    1c90:	1a 98       	cbi	0x03, 2	; 3
#endif
	return TRUE;
}
    1c92:	81 e0       	ldi	r24, 0x01	; 1
    1c94:	1f 91       	pop	r17
    1c96:	0f 91       	pop	r16
    1c98:	ff 90       	pop	r15
    1c9a:	ef 90       	pop	r14
    1c9c:	df 90       	pop	r13
    1c9e:	cf 90       	pop	r12
    1ca0:	08 95       	ret

00001ca2 <xMBPortSerialPutByte>:

BOOL
xMBPortSerialPutByte( CHAR ucByte )
{
    UDR = ucByte;
    1ca2:	8c b9       	out	0x0c, r24	; 12
    return TRUE;
}
    1ca4:	81 e0       	ldi	r24, 0x01	; 1
    1ca6:	08 95       	ret

00001ca8 <xMBPortSerialGetByte>:

BOOL
xMBPortSerialGetByte( CHAR * pucByte )
{
    1ca8:	fc 01       	movw	r30, r24
    *pucByte = UDR;
    1caa:	8c b1       	in	r24, 0x0c	; 12
    1cac:	80 83       	st	Z, r24
    return TRUE;
}
    1cae:	81 e0       	ldi	r24, 0x01	; 1
    1cb0:	08 95       	ret

00001cb2 <vMBPortTimersEnable>:
}

inline void
vMBPortTimersEnable(  )
{
    TCNT1 = 0x0000;
    1cb2:	1d bc       	out	0x2d, r1	; 45
    1cb4:	1c bc       	out	0x2c, r1	; 44
    if( usTimerOCRADelta > 0 )
    1cb6:	20 91 8c 03 	lds	r18, 0x038C
    1cba:	30 91 8d 03 	lds	r19, 0x038D
    1cbe:	21 15       	cp	r18, r1
    1cc0:	31 05       	cpc	r19, r1
    1cc2:	29 f0       	breq	.+10     	; 0x1cce <vMBPortTimersEnable+0x1c>
    {
        TIMSK1 |= _BV( OCIE1A );
    1cc4:	87 b7       	in	r24, 0x37	; 55
    1cc6:	80 61       	ori	r24, 0x10	; 16
    1cc8:	87 bf       	out	0x37, r24	; 55
        OCR1A = usTimerOCRADelta;
    1cca:	3b bd       	out	0x2b, r19	; 43
    1ccc:	2a bd       	out	0x2a, r18	; 42
    }

    TCCR1B |= _BV( CS12 ) | _BV( CS10 );
    1cce:	8e b5       	in	r24, 0x2e	; 46
    1cd0:	85 60       	ori	r24, 0x05	; 5
    1cd2:	8e bd       	out	0x2e, r24	; 46
}
    1cd4:	08 95       	ret

00001cd6 <vMBPortTimersDisable>:

inline void
vMBPortTimersDisable(  )
{
    /* Disable the timer. */
    TCCR1B &= ~( _BV( CS12 ) | _BV( CS10 ) );
    1cd6:	8e b5       	in	r24, 0x2e	; 46
    1cd8:	8a 7f       	andi	r24, 0xFA	; 250
    1cda:	8e bd       	out	0x2e, r24	; 46
    /* Disable the output compare interrupts for channel A/B. */
    TIMSK1 &= ~( _BV( OCIE1A ) );
    1cdc:	87 b7       	in	r24, 0x37	; 55
    1cde:	8f 7e       	andi	r24, 0xEF	; 239
    1ce0:	87 bf       	out	0x37, r24	; 55
    /* Clear output compare flags for channel A/B. */
    TIFR1 |= _BV( OCF1A ) ;
    1ce2:	86 b7       	in	r24, 0x36	; 54
    1ce4:	80 61       	ori	r24, 0x10	; 16
    1ce6:	86 bf       	out	0x36, r24	; 54
}
    1ce8:	08 95       	ret

00001cea <xMBPortTimersInit>:
/* ----------------------- Start implementation -----------------------------*/
BOOL
xMBPortTimersInit( USHORT usTim1Timerout50us )
{
    /* Calculate overflow counter an OCR values for Timer1. */
    usTimerOCRADelta = ( MB_TIMER_TICKS * usTim1Timerout50us ) / ( MB_50US_TICKS );
    1cea:	a0 e0       	ldi	r26, 0x00	; 0
    1cec:	b0 e0       	ldi	r27, 0x00	; 0
    1cee:	bc 01       	movw	r22, r24
    1cf0:	cd 01       	movw	r24, r26
    1cf2:	29 e0       	ldi	r18, 0x09	; 9
    1cf4:	3d e3       	ldi	r19, 0x3D	; 61
    1cf6:	40 e0       	ldi	r20, 0x00	; 0
    1cf8:	50 e0       	ldi	r21, 0x00	; 0
    1cfa:	0e 94 f4 17 	call	0x2fe8	; 0x2fe8 <__mulsi3>
    1cfe:	20 e2       	ldi	r18, 0x20	; 32
    1d00:	3e e4       	ldi	r19, 0x4E	; 78
    1d02:	40 e0       	ldi	r20, 0x00	; 0
    1d04:	50 e0       	ldi	r21, 0x00	; 0
    1d06:	0e 94 13 18 	call	0x3026	; 0x3026 <__udivmodsi4>
    1d0a:	30 93 8d 03 	sts	0x038D, r19
    1d0e:	20 93 8c 03 	sts	0x038C, r18

    TCCR1A = 0x00;
    1d12:	1f bc       	out	0x2f, r1	; 47
    TCCR1B = 0x00;
    1d14:	1e bc       	out	0x2e, r1	; 46
    TCCR1C = 0x00;
    1d16:	10 92 7a 00 	sts	0x007A, r1

    vMBPortTimersDisable(  );
    1d1a:	0e 94 6b 0e 	call	0x1cd6	; 0x1cd6 <vMBPortTimersDisable>

    return TRUE;
}
    1d1e:	81 e0       	ldi	r24, 0x01	; 1
    1d20:	08 95       	ret

00001d22 <__vector_12>:
    /* Clear output compare flags for channel A/B. */
    TIFR1 |= _BV( OCF1A ) ;
}

SIGNAL( SIG_OUTPUT_COMPARE1A )
{
    1d22:	1f 92       	push	r1
    1d24:	0f 92       	push	r0
    1d26:	0f b6       	in	r0, 0x3f	; 63
    1d28:	0f 92       	push	r0
    1d2a:	0b b6       	in	r0, 0x3b	; 59
    1d2c:	0f 92       	push	r0
    1d2e:	11 24       	eor	r1, r1
    1d30:	2f 93       	push	r18
    1d32:	3f 93       	push	r19
    1d34:	4f 93       	push	r20
    1d36:	5f 93       	push	r21
    1d38:	6f 93       	push	r22
    1d3a:	7f 93       	push	r23
    1d3c:	8f 93       	push	r24
    1d3e:	9f 93       	push	r25
    1d40:	af 93       	push	r26
    1d42:	bf 93       	push	r27
    1d44:	ef 93       	push	r30
    1d46:	ff 93       	push	r31
    ( void )pxMBPortCBTimerExpired(  );
    1d48:	e0 91 08 07 	lds	r30, 0x0708
    1d4c:	f0 91 09 07 	lds	r31, 0x0709
    1d50:	09 95       	icall
}
    1d52:	ff 91       	pop	r31
    1d54:	ef 91       	pop	r30
    1d56:	bf 91       	pop	r27
    1d58:	af 91       	pop	r26
    1d5a:	9f 91       	pop	r25
    1d5c:	8f 91       	pop	r24
    1d5e:	7f 91       	pop	r23
    1d60:	6f 91       	pop	r22
    1d62:	5f 91       	pop	r21
    1d64:	4f 91       	pop	r20
    1d66:	3f 91       	pop	r19
    1d68:	2f 91       	pop	r18
    1d6a:	0f 90       	pop	r0
    1d6c:	0b be       	out	0x3b, r0	; 59
    1d6e:	0f 90       	pop	r0
    1d70:	0f be       	out	0x3f, r0	; 63
    1d72:	0f 90       	pop	r0
    1d74:	1f 90       	pop	r1
    1d76:	18 95       	reti

00001d78 <eMBRegisterCB>:
}
#endif

eMBErrorCode
eMBRegisterCB( UCHAR ucFunctionCode, pxMBFunctionHandler pxHandler )
{
    1d78:	48 2f       	mov	r20, r24
    int             i;
    eMBErrorCode    eStatus;

    if( ( 0 < ucFunctionCode ) && ( ucFunctionCode <= 127 ) )
    1d7a:	18 16       	cp	r1, r24
    1d7c:	14 f0       	brlt	.+4      	; 0x1d82 <eMBRegisterCB+0xa>
    1d7e:	82 e0       	ldi	r24, 0x02	; 2
    1d80:	08 95       	ret
    {
        ENTER_CRITICAL_SECTION(  );
    1d82:	f8 94       	cli
        if( pxHandler != NULL )
    1d84:	61 15       	cp	r22, r1
    1d86:	71 05       	cpc	r23, r1
    1d88:	f9 f0       	breq	.+62     	; 0x1dc8 <eMBRegisterCB+0x50>
    1d8a:	e5 e0       	ldi	r30, 0x05	; 5
    1d8c:	f1 e0       	ldi	r31, 0x01	; 1
    1d8e:	80 e0       	ldi	r24, 0x00	; 0
    1d90:	90 e0       	ldi	r25, 0x00	; 0
        {
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
            {
                if( ( xFuncHandlers[i].pxHandler == NULL ) ||
    1d92:	20 81       	ld	r18, Z
    1d94:	31 81       	ldd	r19, Z+1	; 0x01
    1d96:	21 15       	cp	r18, r1
    1d98:	31 05       	cpc	r19, r1
    1d9a:	19 f0       	breq	.+6      	; 0x1da2 <eMBRegisterCB+0x2a>
    1d9c:	26 17       	cp	r18, r22
    1d9e:	37 07       	cpc	r19, r23
    1da0:	69 f4       	brne	.+26     	; 0x1dbc <eMBRegisterCB+0x44>
                    ( xFuncHandlers[i].pxHandler == pxHandler ) )
                {
                    xFuncHandlers[i].ucFunctionCode = ucFunctionCode;
    1da2:	fc 01       	movw	r30, r24
    1da4:	ee 0f       	add	r30, r30
    1da6:	ff 1f       	adc	r31, r31
    1da8:	e8 0f       	add	r30, r24
    1daa:	f9 1f       	adc	r31, r25
    1dac:	ec 5f       	subi	r30, 0xFC	; 252
    1dae:	fe 4f       	sbci	r31, 0xFE	; 254
    1db0:	40 83       	st	Z, r20
                    xFuncHandlers[i].pxHandler = pxHandler;
    1db2:	72 83       	std	Z+2, r23	; 0x02
    1db4:	61 83       	std	Z+1, r22	; 0x01
                    break;
                }
            }
            eStatus = ( i != MB_FUNC_HANDLERS_MAX ) ? MB_ENOERR : MB_ENORES;
    1db6:	40 97       	sbiw	r24, 0x10	; 16
    1db8:	11 f5       	brne	.+68     	; 0x1dfe <eMBRegisterCB+0x86>
    1dba:	1f c0       	rjmp	.+62     	; 0x1dfa <eMBRegisterCB+0x82>
    if( ( 0 < ucFunctionCode ) && ( ucFunctionCode <= 127 ) )
    {
        ENTER_CRITICAL_SECTION(  );
        if( pxHandler != NULL )
        {
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
    1dbc:	01 96       	adiw	r24, 0x01	; 1
    1dbe:	33 96       	adiw	r30, 0x03	; 3
    1dc0:	80 31       	cpi	r24, 0x10	; 16
    1dc2:	91 05       	cpc	r25, r1
    1dc4:	31 f7       	brne	.-52     	; 0x1d92 <eMBRegisterCB+0x1a>
    1dc6:	19 c0       	rjmp	.+50     	; 0x1dfa <eMBRegisterCB+0x82>
    1dc8:	e4 e0       	ldi	r30, 0x04	; 4
    1dca:	f1 e0       	ldi	r31, 0x01	; 1
    1dcc:	20 e0       	ldi	r18, 0x00	; 0
    1dce:	30 e0       	ldi	r19, 0x00	; 0
        }
        else
        {
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
            {
                if( xFuncHandlers[i].ucFunctionCode == ucFunctionCode )
    1dd0:	80 81       	ld	r24, Z
    1dd2:	84 17       	cp	r24, r20
    1dd4:	59 f4       	brne	.+22     	; 0x1dec <eMBRegisterCB+0x74>
                {
                    xFuncHandlers[i].ucFunctionCode = 0;
    1dd6:	f9 01       	movw	r30, r18
    1dd8:	ee 0f       	add	r30, r30
    1dda:	ff 1f       	adc	r31, r31
    1ddc:	e2 0f       	add	r30, r18
    1dde:	f3 1f       	adc	r31, r19
    1de0:	ec 5f       	subi	r30, 0xFC	; 252
    1de2:	fe 4f       	sbci	r31, 0xFE	; 254
    1de4:	10 82       	st	Z, r1
                    xFuncHandlers[i].pxHandler = NULL;
    1de6:	12 82       	std	Z+2, r1	; 0x02
    1de8:	11 82       	std	Z+1, r1	; 0x01
    1dea:	09 c0       	rjmp	.+18     	; 0x1dfe <eMBRegisterCB+0x86>
            }
            eStatus = ( i != MB_FUNC_HANDLERS_MAX ) ? MB_ENOERR : MB_ENORES;
        }
        else
        {
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
    1dec:	2f 5f       	subi	r18, 0xFF	; 255
    1dee:	3f 4f       	sbci	r19, 0xFF	; 255
    1df0:	33 96       	adiw	r30, 0x03	; 3
    1df2:	20 31       	cpi	r18, 0x10	; 16
    1df4:	31 05       	cpc	r19, r1
    1df6:	61 f7       	brne	.-40     	; 0x1dd0 <eMBRegisterCB+0x58>
    1df8:	02 c0       	rjmp	.+4      	; 0x1dfe <eMBRegisterCB+0x86>
    1dfa:	84 e0       	ldi	r24, 0x04	; 4
    1dfc:	01 c0       	rjmp	.+2      	; 0x1e00 <eMBRegisterCB+0x88>
    1dfe:	80 e0       	ldi	r24, 0x00	; 0
                }
            }
            /* Remove can't fail. */
            eStatus = MB_ENOERR;
        }
        EXIT_CRITICAL_SECTION(  );
    1e00:	78 94       	sei
    else
    {
        eStatus = MB_EINVAL;
    }
    return eStatus;
}
    1e02:	08 95       	ret

00001e04 <eMBClose>:
eMBErrorCode
eMBClose( void )
{
    eMBErrorCode    eStatus = MB_ENOERR;

    if( eMBState == STATE_DISABLED )
    1e04:	80 91 03 01 	lds	r24, 0x0103
    1e08:	81 30       	cpi	r24, 0x01	; 1
    1e0a:	11 f0       	breq	.+4      	; 0x1e10 <eMBClose+0xc>
    1e0c:	86 e0       	ldi	r24, 0x06	; 6
    1e0e:	08 95       	ret
    {
        if( pvMBFrameCloseCur != NULL )
    1e10:	e0 91 9f 03 	lds	r30, 0x039F
    1e14:	f0 91 a0 03 	lds	r31, 0x03A0
    1e18:	30 97       	sbiw	r30, 0x00	; 0
    1e1a:	11 f4       	brne	.+4      	; 0x1e20 <eMBClose+0x1c>
    1e1c:	80 e0       	ldi	r24, 0x00	; 0
    1e1e:	08 95       	ret
        {
            pvMBFrameCloseCur(  );
    1e20:	09 95       	icall
    1e22:	80 e0       	ldi	r24, 0x00	; 0
    else
    {
        eStatus = MB_EILLSTATE;
    }
    return eStatus;
}
    1e24:	08 95       	ret

00001e26 <eMBEnable>:
eMBErrorCode
eMBEnable( void )
{
    eMBErrorCode    eStatus = MB_ENOERR;

    if( eMBState == STATE_DISABLED )
    1e26:	80 91 03 01 	lds	r24, 0x0103
    1e2a:	81 30       	cpi	r24, 0x01	; 1
    1e2c:	11 f0       	breq	.+4      	; 0x1e32 <eMBEnable+0xc>
    1e2e:	86 e0       	ldi	r24, 0x06	; 6
    1e30:	08 95       	ret
    {
        /* Activate the protocol stack. */
        pvMBFrameStartCur(  );
    1e32:	e0 91 99 03 	lds	r30, 0x0399
    1e36:	f0 91 9a 03 	lds	r31, 0x039A
    1e3a:	09 95       	icall
        eMBState = STATE_ENABLED;
    1e3c:	10 92 03 01 	sts	0x0103, r1
    1e40:	80 e0       	ldi	r24, 0x00	; 0
    else
    {
        eStatus = MB_EILLSTATE;
    }
    return eStatus;
}
    1e42:	08 95       	ret

00001e44 <eMBDisable>:
eMBErrorCode
eMBDisable( void )
{
    eMBErrorCode    eStatus;

    if( eMBState == STATE_ENABLED )
    1e44:	80 91 03 01 	lds	r24, 0x0103
    1e48:	88 23       	and	r24, r24
    1e4a:	51 f4       	brne	.+20     	; 0x1e60 <eMBDisable+0x1c>
    {
        pvMBFrameStopCur(  );
    1e4c:	e0 91 9b 03 	lds	r30, 0x039B
    1e50:	f0 91 9c 03 	lds	r31, 0x039C
    1e54:	09 95       	icall
        eMBState = STATE_DISABLED;
    1e56:	81 e0       	ldi	r24, 0x01	; 1
    1e58:	80 93 03 01 	sts	0x0103, r24
    1e5c:	80 e0       	ldi	r24, 0x00	; 0
    1e5e:	08 95       	ret
        eStatus = MB_ENOERR;
    }
    else if( eMBState == STATE_DISABLED )
    1e60:	81 30       	cpi	r24, 0x01	; 1
    1e62:	11 f0       	breq	.+4      	; 0x1e68 <eMBDisable+0x24>
    1e64:	86 e0       	ldi	r24, 0x06	; 6
    1e66:	08 95       	ret
    1e68:	80 e0       	ldi	r24, 0x00	; 0
    else
    {
        eStatus = MB_EILLSTATE;
    }
    return eStatus;
}
    1e6a:	08 95       	ret

00001e6c <eMBPoll>:

eMBErrorCode
eMBPoll( void )
{
    1e6c:	df 93       	push	r29
    1e6e:	cf 93       	push	r28
    1e70:	0f 92       	push	r0
    1e72:	cd b7       	in	r28, 0x3d	; 61
    1e74:	de b7       	in	r29, 0x3e	; 62
    int             i;
    eMBErrorCode    eStatus = MB_ENOERR;
    eMBEventType    eEvent;

    /* Check if the protocol stack is ready. */
    if( eMBState != STATE_ENABLED )
    1e76:	80 91 03 01 	lds	r24, 0x0103
    1e7a:	88 23       	and	r24, r24
    1e7c:	11 f0       	breq	.+4      	; 0x1e82 <eMBPoll+0x16>
    1e7e:	86 e0       	ldi	r24, 0x06	; 6
    1e80:	7c c0       	rjmp	.+248    	; 0x1f7a <eMBPoll+0x10e>
        return MB_EILLSTATE;
    }

    /* Check if there is a event available. If not return control to caller.
     * Otherwise we will handle the event. */
    if( xMBPortEventGet( &eEvent ) == TRUE )
    1e82:	ce 01       	movw	r24, r28
    1e84:	01 96       	adiw	r24, 0x01	; 1
    1e86:	0e 94 36 0d 	call	0x1a6c	; 0x1a6c <xMBPortEventGet>
    1e8a:	81 30       	cpi	r24, 0x01	; 1
    1e8c:	09 f0       	breq	.+2      	; 0x1e90 <eMBPoll+0x24>
    1e8e:	74 c0       	rjmp	.+232    	; 0x1f78 <eMBPoll+0x10c>
    {
        switch ( eEvent )
    1e90:	99 81       	ldd	r25, Y+1	; 0x01
    1e92:	91 30       	cpi	r25, 0x01	; 1
    1e94:	21 f0       	breq	.+8      	; 0x1e9e <eMBPoll+0x32>
    1e96:	92 30       	cpi	r25, 0x02	; 2
    1e98:	09 f0       	breq	.+2      	; 0x1e9c <eMBPoll+0x30>
    1e9a:	6e c0       	rjmp	.+220    	; 0x1f78 <eMBPoll+0x10c>
    1e9c:	1b c0       	rjmp	.+54     	; 0x1ed4 <eMBPoll+0x68>
        {
        case EV_READY:
            break;

        case EV_FRAME_RECEIVED:
            eStatus = peMBFrameReceiveCur( &ucRcvAddress, &ucMBFrame, &usLength );
    1e9e:	e0 91 9d 03 	lds	r30, 0x039D
    1ea2:	f0 91 9e 03 	lds	r31, 0x039E
    1ea6:	82 e9       	ldi	r24, 0x92	; 146
    1ea8:	93 e0       	ldi	r25, 0x03	; 3
    1eaa:	63 e9       	ldi	r22, 0x93	; 147
    1eac:	73 e0       	ldi	r23, 0x03	; 3
    1eae:	4f e8       	ldi	r20, 0x8F	; 143
    1eb0:	53 e0       	ldi	r21, 0x03	; 3
    1eb2:	09 95       	icall
            if( eStatus == MB_ENOERR )
    1eb4:	88 23       	and	r24, r24
    1eb6:	09 f0       	breq	.+2      	; 0x1eba <eMBPoll+0x4e>
    1eb8:	5f c0       	rjmp	.+190    	; 0x1f78 <eMBPoll+0x10c>
            {
                /* Check if the frame is for us. If not ignore the frame. */
                if( ( ucRcvAddress == ucMBAddress ) || ( ucRcvAddress == MB_ADDRESS_BROADCAST ) )
    1eba:	90 91 92 03 	lds	r25, 0x0392
    1ebe:	80 91 95 03 	lds	r24, 0x0395
    1ec2:	98 17       	cp	r25, r24
    1ec4:	19 f0       	breq	.+6      	; 0x1ecc <eMBPoll+0x60>
    1ec6:	99 23       	and	r25, r25
    1ec8:	09 f0       	breq	.+2      	; 0x1ecc <eMBPoll+0x60>
    1eca:	56 c0       	rjmp	.+172    	; 0x1f78 <eMBPoll+0x10c>
                {
                    ( void )xMBPortEventPost( EV_EXECUTE );
    1ecc:	82 e0       	ldi	r24, 0x02	; 2
    1ece:	0e 94 2f 0d 	call	0x1a5e	; 0x1a5e <xMBPortEventPost>
    1ed2:	52 c0       	rjmp	.+164    	; 0x1f78 <eMBPoll+0x10c>
                }
            }
            break;

        case EV_EXECUTE:
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
    1ed4:	a0 91 93 03 	lds	r26, 0x0393
    1ed8:	b0 91 94 03 	lds	r27, 0x0394
    1edc:	3c 91       	ld	r19, X
    1ede:	30 93 91 03 	sts	0x0391, r19
            eException = MB_EX_ILLEGAL_FUNCTION;
    1ee2:	80 93 8e 03 	sts	0x038E, r24
    1ee6:	e4 e0       	ldi	r30, 0x04	; 4
    1ee8:	f1 e0       	ldi	r31, 0x01	; 1
    1eea:	80 e0       	ldi	r24, 0x00	; 0
    1eec:	90 e0       	ldi	r25, 0x00	; 0
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
            {
                /* No more function handlers registered. Abort. */
                if( xFuncHandlers[i].ucFunctionCode == 0 )
    1eee:	20 81       	ld	r18, Z
    1ef0:	22 23       	and	r18, r18
    1ef2:	c1 f0       	breq	.+48     	; 0x1f24 <eMBPoll+0xb8>
                {
                    break;
                }
                else if( xFuncHandlers[i].ucFunctionCode == ucFunctionCode )
    1ef4:	23 17       	cp	r18, r19
    1ef6:	89 f4       	brne	.+34     	; 0x1f1a <eMBPoll+0xae>
                {
                    eException = xFuncHandlers[i].pxHandler( ucMBFrame, &usLength );
    1ef8:	fc 01       	movw	r30, r24
    1efa:	ee 0f       	add	r30, r30
    1efc:	ff 1f       	adc	r31, r31
    1efe:	e8 0f       	add	r30, r24
    1f00:	f9 1f       	adc	r31, r25
    1f02:	ec 5f       	subi	r30, 0xFC	; 252
    1f04:	fe 4f       	sbci	r31, 0xFE	; 254
    1f06:	01 80       	ldd	r0, Z+1	; 0x01
    1f08:	f2 81       	ldd	r31, Z+2	; 0x02
    1f0a:	e0 2d       	mov	r30, r0
    1f0c:	cd 01       	movw	r24, r26
    1f0e:	6f e8       	ldi	r22, 0x8F	; 143
    1f10:	73 e0       	ldi	r23, 0x03	; 3
    1f12:	09 95       	icall
    1f14:	80 93 8e 03 	sts	0x038E, r24
    1f18:	05 c0       	rjmp	.+10     	; 0x1f24 <eMBPoll+0xb8>
            break;

        case EV_EXECUTE:
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
            eException = MB_EX_ILLEGAL_FUNCTION;
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
    1f1a:	01 96       	adiw	r24, 0x01	; 1
    1f1c:	33 96       	adiw	r30, 0x03	; 3
    1f1e:	80 31       	cpi	r24, 0x10	; 16
    1f20:	91 05       	cpc	r25, r1
    1f22:	29 f7       	brne	.-54     	; 0x1eee <eMBPoll+0x82>
                }
            }

            /* If the request was not sent to the broadcast address we
             * return a reply. */
            if( ucRcvAddress != MB_ADDRESS_BROADCAST )
    1f24:	80 91 92 03 	lds	r24, 0x0392
    1f28:	88 23       	and	r24, r24
    1f2a:	31 f1       	breq	.+76     	; 0x1f78 <eMBPoll+0x10c>
            {
                if( eException != MB_EX_NONE )
    1f2c:	90 91 8e 03 	lds	r25, 0x038E
    1f30:	99 23       	and	r25, r25
    1f32:	99 f0       	breq	.+38     	; 0x1f5a <eMBPoll+0xee>
                {
                    /* An exception occured. Build an error frame. */
                    usLength = 0;
                    ucMBFrame[usLength++] = ( UCHAR )( ucFunctionCode | MB_FUNC_ERROR );
    1f34:	e0 91 93 03 	lds	r30, 0x0393
    1f38:	f0 91 94 03 	lds	r31, 0x0394
    1f3c:	80 91 91 03 	lds	r24, 0x0391
    1f40:	80 68       	ori	r24, 0x80	; 128
    1f42:	80 83       	st	Z, r24
                    ucMBFrame[usLength++] = eException;
    1f44:	e0 91 93 03 	lds	r30, 0x0393
    1f48:	f0 91 94 03 	lds	r31, 0x0394
    1f4c:	91 83       	std	Z+1, r25	; 0x01
    1f4e:	82 e0       	ldi	r24, 0x02	; 2
    1f50:	90 e0       	ldi	r25, 0x00	; 0
    1f52:	90 93 90 03 	sts	0x0390, r25
    1f56:	80 93 8f 03 	sts	0x038F, r24
                }
                if( ( eMBCurrentMode == MB_ASCII ) && MB_ASCII_TIMEOUT_WAIT_BEFORE_SEND_MS )
                {
                    vMBPortTimersDelay( MB_ASCII_TIMEOUT_WAIT_BEFORE_SEND_MS );
                }                
                eStatus = peMBFrameSendCur( ucMBAddress, ucMBFrame, usLength );
    1f5a:	60 91 93 03 	lds	r22, 0x0393
    1f5e:	70 91 94 03 	lds	r23, 0x0394
    1f62:	40 91 8f 03 	lds	r20, 0x038F
    1f66:	50 91 90 03 	lds	r21, 0x0390
    1f6a:	e0 91 97 03 	lds	r30, 0x0397
    1f6e:	f0 91 98 03 	lds	r31, 0x0398
    1f72:	80 91 95 03 	lds	r24, 0x0395
    1f76:	09 95       	icall
    1f78:	80 e0       	ldi	r24, 0x00	; 0
        case EV_FRAME_SENT:
            break;
        }
    }
    return MB_ENOERR;
}
    1f7a:	0f 90       	pop	r0
    1f7c:	cf 91       	pop	r28
    1f7e:	df 91       	pop	r29
    1f80:	08 95       	ret

00001f82 <eMBInit>:
};

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBInit( eMBMode eMode, UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
    1f82:	ef 92       	push	r14
    1f84:	ff 92       	push	r15
    1f86:	0f 93       	push	r16
    1f88:	1f 93       	push	r17
    1f8a:	f8 2e       	mov	r15, r24
    eMBErrorCode    eStatus = MB_ENOERR;

    /* check preconditions */
    if( ( ucSlaveAddress == MB_ADDRESS_BROADCAST ) ||
    1f8c:	86 2f       	mov	r24, r22
    1f8e:	81 50       	subi	r24, 0x01	; 1
    1f90:	87 3f       	cpi	r24, 0xF7	; 247
    1f92:	08 f0       	brcs	.+2      	; 0x1f96 <eMBInit+0x14>
    1f94:	83 c0       	rjmp	.+262    	; 0x209c <eMBInit+0x11a>
    {
        eStatus = MB_EINVAL;
    }
    else
    {
        ucMBAddress = ucSlaveAddress;
    1f96:	60 93 95 03 	sts	0x0395, r22

        switch ( eMode )
    1f9a:	ff 20       	and	r15, r15
    1f9c:	29 f0       	breq	.+10     	; 0x1fa8 <eMBInit+0x26>
    1f9e:	81 e0       	ldi	r24, 0x01	; 1
    1fa0:	f8 16       	cp	r15, r24
    1fa2:	09 f0       	breq	.+2      	; 0x1fa6 <eMBInit+0x24>
    1fa4:	7b c0       	rjmp	.+246    	; 0x209c <eMBInit+0x11a>
    1fa6:	36 c0       	rjmp	.+108    	; 0x2014 <eMBInit+0x92>
        {
#if MB_RTU_ENABLED > 0
        case MB_RTU:
            pvMBFrameStartCur = eMBRTUStart;
    1fa8:	81 e0       	ldi	r24, 0x01	; 1
    1faa:	97 e0       	ldi	r25, 0x07	; 7
    1fac:	90 93 9a 03 	sts	0x039A, r25
    1fb0:	80 93 99 03 	sts	0x0399, r24
            pvMBFrameStopCur = eMBRTUStop;
    1fb4:	84 e7       	ldi	r24, 0x74	; 116
    1fb6:	96 e0       	ldi	r25, 0x06	; 6
    1fb8:	90 93 9c 03 	sts	0x039C, r25
    1fbc:	80 93 9b 03 	sts	0x039B, r24
            peMBFrameSendCur = eMBRTUSend;
    1fc0:	8c e0       	ldi	r24, 0x0C	; 12
    1fc2:	97 e0       	ldi	r25, 0x07	; 7
    1fc4:	90 93 98 03 	sts	0x0398, r25
    1fc8:	80 93 97 03 	sts	0x0397, r24
            peMBFrameReceiveCur = eMBRTUReceive;
    1fcc:	89 e5       	ldi	r24, 0x59	; 89
    1fce:	97 e0       	ldi	r25, 0x07	; 7
    1fd0:	90 93 9e 03 	sts	0x039E, r25
    1fd4:	80 93 9d 03 	sts	0x039D, r24
            pvMBFrameCloseCur = MB_PORT_HAS_CLOSE ? vMBPortClose : NULL;
    1fd8:	10 92 a0 03 	sts	0x03A0, r1
    1fdc:	10 92 9f 03 	sts	0x039F, r1
            pxMBFrameCBByteReceived = xMBRTUReceiveFSM;
    1fe0:	88 eb       	ldi	r24, 0xB8	; 184
    1fe2:	96 e0       	ldi	r25, 0x06	; 6
    1fe4:	90 93 0b 07 	sts	0x070B, r25
    1fe8:	80 93 0a 07 	sts	0x070A, r24
            pxMBFrameCBTransmitterEmpty = xMBRTUTransmitFSM;
    1fec:	8d e7       	ldi	r24, 0x7D	; 125
    1fee:	96 e0       	ldi	r25, 0x06	; 6
    1ff0:	90 93 07 07 	sts	0x0707, r25
    1ff4:	80 93 06 07 	sts	0x0706, r24
            pxMBPortCBTimerExpired = xMBRTUTimerT35Expired;
    1ff8:	8d e5       	ldi	r24, 0x5D	; 93
    1ffa:	96 e0       	ldi	r25, 0x06	; 6
    1ffc:	90 93 09 07 	sts	0x0709, r25
    2000:	80 93 08 07 	sts	0x0708, r24

            eStatus = eMBRTUInit( ucMBAddress, ucPort, ulBaudRate, eParity );
    2004:	86 2f       	mov	r24, r22
    2006:	64 2f       	mov	r22, r20
    2008:	a9 01       	movw	r20, r18
    200a:	98 01       	movw	r18, r16
    200c:	0e 2d       	mov	r16, r14
    200e:	0e 94 8e 07 	call	0xf1c	; 0xf1c <eMBRTUInit>
    2012:	35 c0       	rjmp	.+106    	; 0x207e <eMBInit+0xfc>
            break;
#endif
#if MB_ASCII_ENABLED > 0
        case MB_ASCII:
            pvMBFrameStartCur = eMBASCIIStart;
    2014:	89 ee       	ldi	r24, 0xE9	; 233
    2016:	98 e0       	ldi	r25, 0x08	; 8
    2018:	90 93 9a 03 	sts	0x039A, r25
    201c:	80 93 99 03 	sts	0x0399, r24
            pvMBFrameStopCur = eMBASCIIStop;
    2020:	80 ee       	ldi	r24, 0xE0	; 224
    2022:	98 e0       	ldi	r25, 0x08	; 8
    2024:	90 93 9c 03 	sts	0x039C, r25
    2028:	80 93 9b 03 	sts	0x039B, r24
            peMBFrameSendCur = eMBASCIISend;
    202c:	8c e9       	ldi	r24, 0x9C	; 156
    202e:	98 e0       	ldi	r25, 0x08	; 8
    2030:	90 93 98 03 	sts	0x0398, r25
    2034:	80 93 97 03 	sts	0x0397, r24
            peMBFrameReceiveCur = eMBASCIIReceive;
    2038:	87 ec       	ldi	r24, 0xC7	; 199
    203a:	97 e0       	ldi	r25, 0x07	; 7
    203c:	90 93 9e 03 	sts	0x039E, r25
    2040:	80 93 9d 03 	sts	0x039D, r24
            pvMBFrameCloseCur = MB_PORT_HAS_CLOSE ? vMBPortClose : NULL;
    2044:	10 92 a0 03 	sts	0x03A0, r1
    2048:	10 92 9f 03 	sts	0x039F, r1
            pxMBFrameCBByteReceived = xMBASCIIReceiveFSM;
    204c:	85 ef       	ldi	r24, 0xF5	; 245
    204e:	98 e0       	ldi	r25, 0x08	; 8
    2050:	90 93 0b 07 	sts	0x070B, r25
    2054:	80 93 0a 07 	sts	0x070A, r24
            pxMBFrameCBTransmitterEmpty = xMBASCIITransmitFSM;
    2058:	89 e0       	ldi	r24, 0x09	; 9
    205a:	98 e0       	ldi	r25, 0x08	; 8
    205c:	90 93 07 07 	sts	0x0707, r25
    2060:	80 93 06 07 	sts	0x0706, r24
            pxMBPortCBTimerExpired = xMBASCIITimerT1SExpired;
    2064:	8e ef       	ldi	r24, 0xFE	; 254
    2066:	97 e0       	ldi	r25, 0x07	; 7
    2068:	90 93 09 07 	sts	0x0709, r25
    206c:	80 93 08 07 	sts	0x0708, r24

            eStatus = eMBASCIIInit( ucMBAddress, ucPort, ulBaudRate, eParity );
    2070:	86 2f       	mov	r24, r22
    2072:	64 2f       	mov	r22, r20
    2074:	a9 01       	movw	r20, r18
    2076:	98 01       	movw	r18, r16
    2078:	0e 2d       	mov	r16, r14
    207a:	0e 94 8d 09 	call	0x131a	; 0x131a <eMBASCIIInit>
    207e:	18 2f       	mov	r17, r24
#endif
        default:
            eStatus = MB_EINVAL;
        }

        if( eStatus == MB_ENOERR )
    2080:	88 23       	and	r24, r24
    2082:	69 f4       	brne	.+26     	; 0x209e <eMBInit+0x11c>
        {
            if( !xMBPortEventInit(  ) )
    2084:	0e 94 2b 0d 	call	0x1a56	; 0x1a56 <xMBPortEventInit>
    2088:	88 23       	and	r24, r24
    208a:	11 f4       	brne	.+4      	; 0x2090 <eMBInit+0x10e>
    208c:	13 e0       	ldi	r17, 0x03	; 3
    208e:	07 c0       	rjmp	.+14     	; 0x209e <eMBInit+0x11c>
                /* port dependent event module initalization failed. */
                eStatus = MB_EPORTERR;
            }
            else
            {
                eMBCurrentMode = eMode;
    2090:	f0 92 96 03 	sts	0x0396, r15
                eMBState = STATE_DISABLED;
    2094:	81 e0       	ldi	r24, 0x01	; 1
    2096:	80 93 03 01 	sts	0x0103, r24
    209a:	01 c0       	rjmp	.+2      	; 0x209e <eMBInit+0x11c>
    209c:	12 e0       	ldi	r17, 0x02	; 2
            }
        }
    }
    return eStatus;
}
    209e:	81 2f       	mov	r24, r17
    20a0:	1f 91       	pop	r17
    20a2:	0f 91       	pop	r16
    20a4:	ff 90       	pop	r15
    20a6:	ef 90       	pop	r14
    20a8:	08 95       	ret

000020aa <readDigitalInput>:
#include "../main.h"
#include "digital_in_out_func.h"

void readDigitalInput( uint8_t in[25] )
{
    20aa:	dc 01       	movw	r26, r24
	uint8_t i, in0, in1, bit_mask = 0x80;

	in0 = PINC;
    20ac:	53 b3       	in	r21, 0x13	; 19
	in1 = PIND;
    20ae:	40 b3       	in	r20, 0x10	; 16
    20b0:	fc 01       	movw	r30, r24
    20b2:	30 e0       	ldi	r19, 0x00	; 0
    20b4:	20 e8       	ldi	r18, 0x80	; 128

	for( i = 0; i < 8; i++ ) {
		( in0 & bit_mask ) ? ( in[ i + 0 ] |= 1 ) : ( in[ i + 0 ] &= ~1 );
    20b6:	82 2f       	mov	r24, r18
    20b8:	85 23       	and	r24, r21
    20ba:	90 81       	ld	r25, Z
    20bc:	88 23       	and	r24, r24
    20be:	11 f0       	breq	.+4      	; 0x20c4 <readDigitalInput+0x1a>
    20c0:	91 60       	ori	r25, 0x01	; 1
    20c2:	01 c0       	rjmp	.+2      	; 0x20c6 <readDigitalInput+0x1c>
    20c4:	9e 7f       	andi	r25, 0xFE	; 254
    20c6:	90 83       	st	Z, r25
		( in1 & bit_mask ) ? ( in[ i + 8 ] |= 1 ) : ( in[ i + 8 ] &= ~1 );
    20c8:	82 2f       	mov	r24, r18
    20ca:	84 23       	and	r24, r20
    20cc:	90 85       	ldd	r25, Z+8	; 0x08
    20ce:	88 23       	and	r24, r24
    20d0:	11 f0       	breq	.+4      	; 0x20d6 <readDigitalInput+0x2c>
    20d2:	91 60       	ori	r25, 0x01	; 1
    20d4:	01 c0       	rjmp	.+2      	; 0x20d8 <readDigitalInput+0x2e>
    20d6:	9e 7f       	andi	r25, 0xFE	; 254
    20d8:	90 87       	std	Z+8, r25	; 0x08
	uint8_t i, in0, in1, bit_mask = 0x80;

	in0 = PINC;
	in1 = PIND;

	for( i = 0; i < 8; i++ ) {
    20da:	3f 5f       	subi	r19, 0xFF	; 255
    20dc:	31 96       	adiw	r30, 0x01	; 1
    20de:	38 30       	cpi	r19, 0x08	; 8
    20e0:	11 f0       	breq	.+4      	; 0x20e6 <readDigitalInput+0x3c>
		( in0 & bit_mask ) ? ( in[ i + 0 ] |= 1 ) : ( in[ i + 0 ] &= ~1 );
		( in1 & bit_mask ) ? ( in[ i + 8 ] |= 1 ) : ( in[ i + 8 ] &= ~1 );
		bit_mask >>= 1;
    20e2:	26 95       	lsr	r18
    20e4:	e8 cf       	rjmp	.-48     	; 0x20b6 <readDigitalInput+0xc>
	}

	( PING & MCU_VCC_FB0_bm ) ? ( in[ 20 ] = 1 ) : ( in[ 20 ] = 0 );
    20e6:	80 91 63 00 	lds	r24, 0x0063
    20ea:	84 ff       	sbrs	r24, 4
    20ec:	05 c0       	rjmp	.+10     	; 0x20f8 <readDigitalInput+0x4e>
    20ee:	81 e0       	ldi	r24, 0x01	; 1
    20f0:	54 96       	adiw	r26, 0x14	; 20
    20f2:	8c 93       	st	X, r24
    20f4:	54 97       	sbiw	r26, 0x14	; 20
    20f6:	03 c0       	rjmp	.+6      	; 0x20fe <readDigitalInput+0x54>
    20f8:	54 96       	adiw	r26, 0x14	; 20
    20fa:	1c 92       	st	X, r1
    20fc:	54 97       	sbiw	r26, 0x14	; 20
	( PING & MCU_VCC_FB1_bm ) ? ( in[ 21 ] = 1 ) : ( in[ 21 ] = 0 );
    20fe:	80 91 63 00 	lds	r24, 0x0063
    2102:	83 ff       	sbrs	r24, 3
    2104:	05 c0       	rjmp	.+10     	; 0x2110 <readDigitalInput+0x66>
    2106:	81 e0       	ldi	r24, 0x01	; 1
    2108:	55 96       	adiw	r26, 0x15	; 21
    210a:	8c 93       	st	X, r24
    210c:	55 97       	sbiw	r26, 0x15	; 21
    210e:	03 c0       	rjmp	.+6      	; 0x2116 <readDigitalInput+0x6c>
    2110:	55 96       	adiw	r26, 0x15	; 21
    2112:	1c 92       	st	X, r1
    2114:	55 97       	sbiw	r26, 0x15	; 21
	( PINE & MCU_DO_DIAG0_bm ) ? ( in[ 22 ] = 1 ) : ( in[ 22 ] = 0 );
    2116:	0f 9b       	sbis	0x01, 7	; 1
    2118:	05 c0       	rjmp	.+10     	; 0x2124 <readDigitalInput+0x7a>
    211a:	81 e0       	ldi	r24, 0x01	; 1
    211c:	56 96       	adiw	r26, 0x16	; 22
    211e:	8c 93       	st	X, r24
    2120:	56 97       	sbiw	r26, 0x16	; 22
    2122:	03 c0       	rjmp	.+6      	; 0x212a <readDigitalInput+0x80>
    2124:	56 96       	adiw	r26, 0x16	; 22
    2126:	1c 92       	st	X, r1
    2128:	56 97       	sbiw	r26, 0x16	; 22
	( PINE & MCU_DO_DIAG1_bm ) ? ( in[ 23 ] = 1 ) : ( in[ 23 ] = 0 );
    212a:	0b 9b       	sbis	0x01, 3	; 1
    212c:	05 c0       	rjmp	.+10     	; 0x2138 <readDigitalInput+0x8e>
    212e:	81 e0       	ldi	r24, 0x01	; 1
    2130:	57 96       	adiw	r26, 0x17	; 23
    2132:	8c 93       	st	X, r24
    2134:	57 97       	sbiw	r26, 0x17	; 23
    2136:	03 c0       	rjmp	.+6      	; 0x213e <readDigitalInput+0x94>
    2138:	57 96       	adiw	r26, 0x17	; 23
    213a:	1c 92       	st	X, r1
    213c:	57 97       	sbiw	r26, 0x17	; 23

	( PINB & MCU_RUN_STOP_bm ) ? ( in[ 24 ] = 1 ) : ( in[ 24 ] = 0 );
    213e:	b7 9b       	sbis	0x16, 7	; 22
    2140:	04 c0       	rjmp	.+8      	; 0x214a <readDigitalInput+0xa0>
    2142:	81 e0       	ldi	r24, 0x01	; 1
    2144:	58 96       	adiw	r26, 0x18	; 24
    2146:	8c 93       	st	X, r24
    2148:	08 95       	ret
    214a:	58 96       	adiw	r26, 0x18	; 24
    214c:	1c 92       	st	X, r1
    214e:	08 95       	ret

00002150 <initDigitalInput>:
}

void initDigitalInput( void )
{
	DDRC = (uint8_t)~(
    2150:	14 ba       	out	0x14, r1	; 20
		MCU_DI0_bm | MCU_DI1_bm | MCU_DI2_bm | MCU_DI3_bm |
		MCU_DI4_bm | MCU_DI5_bm | MCU_DI6_bm | MCU_DI7_bm
	);

	DDRD = (uint8_t)~(
    2152:	11 ba       	out	0x11, r1	; 17
		MCU_DI8_bm | MCU_DI9_bm | MCU_DI10_bm | MCU_DI11_bm |
		MCU_DI12_bm | MCU_DI13_bm | MCU_DI14_bm | MCU_DI15_bm
	);
}
    2154:	08 95       	ret

00002156 <writeDigitalOutput>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void writeDigitalOutput( uint8_t out[16] )
{
    2156:	fc 01       	movw	r30, r24
    2158:	30 e0       	ldi	r19, 0x00	; 0
    215a:	20 e0       	ldi	r18, 0x00	; 0
    215c:	40 e0       	ldi	r20, 0x00	; 0
    215e:	90 e8       	ldi	r25, 0x80	; 128
	uint8_t i, out0 = 0, out1 = 0, bit_mask = 0x80;

	for( i = 0; i < 8; i++ ) {
		( 1 & out[i + 0] ) ? ( out0 |= bit_mask ) : 0;
    2160:	80 81       	ld	r24, Z
    2162:	80 fd       	sbrc	r24, 0
    2164:	29 2b       	or	r18, r25
		( 1 & out[i + 8] ) ? ( out1 |= bit_mask ) : 0;
    2166:	80 85       	ldd	r24, Z+8	; 0x08
    2168:	80 fd       	sbrc	r24, 0
    216a:	49 2b       	or	r20, r25

void writeDigitalOutput( uint8_t out[16] )
{
	uint8_t i, out0 = 0, out1 = 0, bit_mask = 0x80;

	for( i = 0; i < 8; i++ ) {
    216c:	3f 5f       	subi	r19, 0xFF	; 255
    216e:	31 96       	adiw	r30, 0x01	; 1
    2170:	38 30       	cpi	r19, 0x08	; 8
    2172:	11 f0       	breq	.+4      	; 0x2178 <writeDigitalOutput+0x22>
		( 1 & out[i + 0] ) ? ( out0 |= bit_mask ) : 0;
		( 1 & out[i + 8] ) ? ( out1 |= bit_mask ) : 0;
		bit_mask >>= 1;
    2174:	96 95       	lsr	r25
    2176:	f4 cf       	rjmp	.-24     	; 0x2160 <writeDigitalOutput+0xa>
	}

	PORTA = out0;
    2178:	2b bb       	out	0x1b, r18	; 27
	PORTB &= ~MCU_DO_CS0_bm;
    217a:	c6 98       	cbi	0x18, 6	; 24
	asm("nop\n");
    217c:	00 00       	nop
	PORTE &= ~MCU_DO_WR_bm;
    217e:	1e 98       	cbi	0x03, 6	; 3
	asm("nop\n");
    2180:	00 00       	nop
	PORTE |= MCU_DO_WR_bm;
    2182:	1e 9a       	sbi	0x03, 6	; 3
	asm("nop\n");
    2184:	00 00       	nop
	PORTB |= MCU_DO_CS0_bm;
    2186:	c6 9a       	sbi	0x18, 6	; 24

	PORTA = out1;
    2188:	4b bb       	out	0x1b, r20	; 27
	PORTE &= ~MCU_DO_CS1_bm;
    218a:	1c 98       	cbi	0x03, 4	; 3
	asm("nop\n");
    218c:	00 00       	nop
	PORTE &= ~MCU_DO_WR_bm;
    218e:	1e 98       	cbi	0x03, 6	; 3
	asm("nop\n");
    2190:	00 00       	nop
	PORTE |= MCU_DO_WR_bm;
    2192:	1e 9a       	sbi	0x03, 6	; 3
	asm("nop\n");
    2194:	00 00       	nop
	PORTE |= MCU_DO_CS1_bm;
    2196:	1c 9a       	sbi	0x03, 4	; 3

	PORTA = 0;
    2198:	1b ba       	out	0x1b, r1	; 27
}
    219a:	08 95       	ret

0000219c <initDigitalOutput>:

void initDigitalOutput(void)
{
	PORTE &= ~MCU_DO_DIS_bm;
    219c:	1d 98       	cbi	0x03, 5	; 3
	PORTE |= MCU_DO_CS1_bm | MCU_DO_WR_bm;
    219e:	83 b1       	in	r24, 0x03	; 3
    21a0:	80 65       	ori	r24, 0x50	; 80
    21a2:	83 b9       	out	0x03, r24	; 3
	DDRE |= MCU_DO_WR_bm | MCU_DO_DIS_bm | MCU_DO_CS1_bm;
    21a4:	82 b1       	in	r24, 0x02	; 2
    21a6:	80 67       	ori	r24, 0x70	; 112
    21a8:	82 b9       	out	0x02, r24	; 2

	PORTA = 0;
    21aa:	1b ba       	out	0x1b, r1	; 27
	DDRA =
    21ac:	8f ef       	ldi	r24, 0xFF	; 255
    21ae:	8a bb       	out	0x1a, r24	; 26
	(
		MCU_D7_bm | MCU_D6_bm | MCU_D5_bm | MCU_D4_bm |
		MCU_D3_bm | MCU_D2_bm | MCU_D1_bm | MCU_D0_bm
	);

	PORTB |= MCU_DO_CS0_bm;
    21b0:	c6 9a       	sbi	0x18, 6	; 24
	DDRB |= MCU_DO_CS0_bm;
    21b2:	be 9a       	sbi	0x17, 6	; 23

	PORTE |= MCU_DO_DIS_bm;
    21b4:	1d 9a       	sbi	0x03, 5	; 3
}
    21b6:	08 95       	ret

000021b8 <readAddressSwitch>:
}

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

uint8_t readAddressSwitch(void)
{
    21b8:	40 e0       	ldi	r20, 0x00	; 0
    21ba:	20 e0       	ldi	r18, 0x00	; 0
    21bc:	30 e0       	ldi	r19, 0x00	; 0
	uint8_t i, address = 0;

	for( i = 0; i < 8; i++ ) {
		PORTF &= ~( MCU_RS485_A2_bm | MCU_RS485_A1_bm | MCU_RS485_A0_bm );
    21be:	80 91 62 00 	lds	r24, 0x0062
    21c2:	88 7f       	andi	r24, 0xF8	; 248
    21c4:	80 93 62 00 	sts	0x0062, r24
		PORTF |= i;
    21c8:	80 91 62 00 	lds	r24, 0x0062
    21cc:	82 2b       	or	r24, r18
    21ce:	80 93 62 00 	sts	0x0062, r24
		asm("nop\n");asm("nop\n");asm("nop\n");
    21d2:	00 00       	nop
    21d4:	00 00       	nop
    21d6:	00 00       	nop
		address |= ( ( ( PINF & MCU_RS485_AN_bm ) ? 1:0 )<<i );
    21d8:	80 b1       	in	r24, 0x00	; 0
    21da:	90 e0       	ldi	r25, 0x00	; 0
    21dc:	53 e0       	ldi	r21, 0x03	; 3
    21de:	96 95       	lsr	r25
    21e0:	87 95       	ror	r24
    21e2:	5a 95       	dec	r21
    21e4:	e1 f7       	brne	.-8      	; 0x21de <readAddressSwitch+0x26>
    21e6:	81 70       	andi	r24, 0x01	; 1
    21e8:	90 70       	andi	r25, 0x00	; 0
    21ea:	02 2e       	mov	r0, r18
    21ec:	02 c0       	rjmp	.+4      	; 0x21f2 <readAddressSwitch+0x3a>
    21ee:	88 0f       	add	r24, r24
    21f0:	99 1f       	adc	r25, r25
    21f2:	0a 94       	dec	r0
    21f4:	e2 f7       	brpl	.-8      	; 0x21ee <readAddressSwitch+0x36>
    21f6:	48 2b       	or	r20, r24
		asm("nop\n");asm("nop\n");asm("nop\n");
    21f8:	00 00       	nop
    21fa:	00 00       	nop
    21fc:	00 00       	nop
    21fe:	2f 5f       	subi	r18, 0xFF	; 255
    2200:	3f 4f       	sbci	r19, 0xFF	; 255

uint8_t readAddressSwitch(void)
{
	uint8_t i, address = 0;

	for( i = 0; i < 8; i++ ) {
    2202:	28 30       	cpi	r18, 0x08	; 8
    2204:	31 05       	cpc	r19, r1
    2206:	d9 f6       	brne	.-74     	; 0x21be <readAddressSwitch+0x6>
		address |= ( ( ( PINF & MCU_RS485_AN_bm ) ? 1:0 )<<i );
		asm("nop\n");asm("nop\n");asm("nop\n");
	}

	return address;
}
    2208:	84 2f       	mov	r24, r20
    220a:	08 95       	ret

0000220c <initAddressSwitch>:

void initAddressSwitch(void)
{
	DDRF &= ~( MCU_RS485_AN_bm );
    220c:	e1 e6       	ldi	r30, 0x61	; 97
    220e:	f0 e0       	ldi	r31, 0x00	; 0
    2210:	80 81       	ld	r24, Z
    2212:	87 7f       	andi	r24, 0xF7	; 247
    2214:	80 83       	st	Z, r24
	DDRF |= ( MCU_RS485_A2_bm | MCU_RS485_A1_bm | MCU_RS485_A0_bm );
    2216:	80 81       	ld	r24, Z
    2218:	87 60       	ori	r24, 0x07	; 7
    221a:	80 83       	st	Z, r24
}
    221c:	08 95       	ret

0000221e <writeHmiLed>:
	PORTE |= MCU_DO_DIS_bm;
}
///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void writeHmiLed( uint8_t in[40] )
{
    221e:	ef 92       	push	r14
    2220:	ff 92       	push	r15
    2222:	0f 93       	push	r16
    2224:	1f 93       	push	r17
    2226:	df 93       	push	r29
    2228:	cf 93       	push	r28
    222a:	00 d0       	rcall	.+0      	; 0x222c <writeHmiLed+0xe>
    222c:	00 d0       	rcall	.+0      	; 0x222e <writeHmiLed+0x10>
    222e:	0f 92       	push	r0
    2230:	cd b7       	in	r28, 0x3d	; 61
    2232:	de b7       	in	r29, 0x3e	; 62
    2234:	8c 01       	movw	r16, r24
	uint8_t i, j, n, bit_mask0, bit_mask1;
	uint8_t data[5] = { 0 };
    2236:	fe 01       	movw	r30, r28
    2238:	31 96       	adiw	r30, 0x01	; 1
    223a:	85 e0       	ldi	r24, 0x05	; 5
    223c:	df 01       	movw	r26, r30
    223e:	1d 92       	st	X+, r1
    2240:	8a 95       	dec	r24
    2242:	e9 f7       	brne	.-6      	; 0x223e <writeHmiLed+0x20>
    2244:	80 e0       	ldi	r24, 0x00	; 0
		bit_mask0 = 16;
		bit_mask1 = 1;
		
		for( j = 0; j < 4; j++ ) {
			if( 1 & in[ i +  0 ] ) {
				data[n] |= bit_mask0;
    2246:	7f 01       	movw	r14, r30
	uint8_t i, j, n, bit_mask0, bit_mask1;
	uint8_t data[5] = { 0 };

	n = 0;
	for( i = 0; i < 20; ) {
		n = i>>2;
    2248:	48 2f       	mov	r20, r24
    224a:	60 e1       	ldi	r22, 0x10	; 16
    224c:	51 e0       	ldi	r21, 0x01	; 1
    224e:	86 95       	lsr	r24
    2250:	86 95       	lsr	r24
		bit_mask0 = 16;
		bit_mask1 = 1;
		
		for( j = 0; j < 4; j++ ) {
			if( 1 & in[ i +  0 ] ) {
				data[n] |= bit_mask0;
    2252:	97 01       	movw	r18, r14
    2254:	28 0f       	add	r18, r24
    2256:	31 1d       	adc	r19, r1
		n = i>>2;

		bit_mask0 = 16;
		bit_mask1 = 1;
		
		for( j = 0; j < 4; j++ ) {
    2258:	94 2f       	mov	r25, r20
    225a:	9c 5f       	subi	r25, 0xFC	; 252
			if( 1 & in[ i +  0 ] ) {
    225c:	a4 2f       	mov	r26, r20
    225e:	b0 e0       	ldi	r27, 0x00	; 0
    2260:	f8 01       	movw	r30, r16
    2262:	ea 0f       	add	r30, r26
    2264:	fb 1f       	adc	r31, r27
    2266:	80 81       	ld	r24, Z
    2268:	80 ff       	sbrs	r24, 0
    226a:	04 c0       	rjmp	.+8      	; 0x2274 <writeHmiLed+0x56>
				data[n] |= bit_mask0;
    226c:	f9 01       	movw	r30, r18
    226e:	80 81       	ld	r24, Z
    2270:	86 2b       	or	r24, r22
    2272:	80 83       	st	Z, r24
			}

			if( 1 & in[ i + 20 ] ) {
    2274:	a0 0f       	add	r26, r16
    2276:	b1 1f       	adc	r27, r17
    2278:	54 96       	adiw	r26, 0x14	; 20
    227a:	8c 91       	ld	r24, X
    227c:	80 ff       	sbrs	r24, 0
    227e:	04 c0       	rjmp	.+8      	; 0x2288 <writeHmiLed+0x6a>
				data[n] |= bit_mask1;
    2280:	d9 01       	movw	r26, r18
    2282:	8c 91       	ld	r24, X
    2284:	85 2b       	or	r24, r21
    2286:	8c 93       	st	X, r24
			}

			bit_mask0 <<= 1;
			bit_mask1 <<= 1;

			++i;
    2288:	4f 5f       	subi	r20, 0xFF	; 255
		n = i>>2;

		bit_mask0 = 16;
		bit_mask1 = 1;
		
		for( j = 0; j < 4; j++ ) {
    228a:	49 17       	cp	r20, r25
    228c:	19 f0       	breq	.+6      	; 0x2294 <writeHmiLed+0x76>

			if( 1 & in[ i + 20 ] ) {
				data[n] |= bit_mask1;
			}

			bit_mask0 <<= 1;
    228e:	66 0f       	add	r22, r22
			bit_mask1 <<= 1;
    2290:	55 0f       	add	r21, r21
    2292:	e4 cf       	rjmp	.-56     	; 0x225c <writeHmiLed+0x3e>
{
	uint8_t i, j, n, bit_mask0, bit_mask1;
	uint8_t data[5] = { 0 };

	n = 0;
	for( i = 0; i < 20; ) {
    2294:	44 31       	cpi	r20, 0x14	; 20
    2296:	11 f0       	breq	.+4      	; 0x229c <writeHmiLed+0x7e>
    2298:	84 2f       	mov	r24, r20
    229a:	d6 cf       	rjmp	.-84     	; 0x2248 <writeHmiLed+0x2a>

			++i;
		}
	}

	spi_send_byte( data[0] );
    229c:	89 81       	ldd	r24, Y+1	; 0x01
    229e:	0e 94 8f 11 	call	0x231e	; 0x231e <spi_send_byte>
	spi_send_data( &data[1], 4 );
    22a2:	ce 01       	movw	r24, r28
    22a4:	02 96       	adiw	r24, 0x02	; 2
    22a6:	64 e0       	ldi	r22, 0x04	; 4
    22a8:	70 e0       	ldi	r23, 0x00	; 0
    22aa:	0e 94 99 11 	call	0x2332	; 0x2332 <spi_send_data>

	strobe_hmi_led();
    22ae:	c5 9a       	sbi	0x18, 5	; 24
	unstrobe_hmi_led();
    22b0:	c5 98       	cbi	0x18, 5	; 24
}
    22b2:	0f 90       	pop	r0
    22b4:	0f 90       	pop	r0
    22b6:	0f 90       	pop	r0
    22b8:	0f 90       	pop	r0
    22ba:	0f 90       	pop	r0
    22bc:	cf 91       	pop	r28
    22be:	df 91       	pop	r29
    22c0:	1f 91       	pop	r17
    22c2:	0f 91       	pop	r16
    22c4:	ff 90       	pop	r15
    22c6:	ef 90       	pop	r14
    22c8:	08 95       	ret

000022ca <initHmiLed>:

void initHmiLed( void )
{
    22ca:	df 93       	push	r29
    22cc:	cf 93       	push	r28
    22ce:	cd b7       	in	r28, 0x3d	; 61
    22d0:	de b7       	in	r29, 0x3e	; 62
    22d2:	a8 97       	sbiw	r28, 0x28	; 40
    22d4:	0f b6       	in	r0, 0x3f	; 63
    22d6:	f8 94       	cli
    22d8:	de bf       	out	0x3e, r29	; 62
    22da:	0f be       	out	0x3f, r0	; 63
    22dc:	cd bf       	out	0x3d, r28	; 61
	uint8_t buffer[40] = { 0 };
    22de:	fe 01       	movw	r30, r28
    22e0:	31 96       	adiw	r30, 0x01	; 1
    22e2:	88 e2       	ldi	r24, 0x28	; 40
    22e4:	df 01       	movw	r26, r30
    22e6:	1d 92       	st	X+, r1
    22e8:	8a 95       	dec	r24
    22ea:	e9 f7       	brne	.-6      	; 0x22e6 <initHmiLed+0x1c>

	DDRB |= MCU_CS2_bm;
    22ec:	bd 9a       	sbi	0x17, 5	; 23

	writeHmiLed( buffer );
    22ee:	cf 01       	movw	r24, r30
    22f0:	0e 94 0f 11 	call	0x221e	; 0x221e <writeHmiLed>

	strobe_hmi_led();
    22f4:	c5 9a       	sbi	0x18, 5	; 24
	asm("nop\n");
    22f6:	00 00       	nop
	unstrobe_hmi_led();
    22f8:	c5 98       	cbi	0x18, 5	; 24
}
    22fa:	a8 96       	adiw	r28, 0x28	; 40
    22fc:	0f b6       	in	r0, 0x3f	; 63
    22fe:	f8 94       	cli
    2300:	de bf       	out	0x3e, r29	; 62
    2302:	0f be       	out	0x3f, r0	; 63
    2304:	cd bf       	out	0x3d, r28	; 61
    2306:	cf 91       	pop	r28
    2308:	df 91       	pop	r29
    230a:	08 95       	ret

0000230c <spi_init>:
 *
 * By default, the highest SPI frequency available is used.
 */
void spi_init()
{
	if( !(SPCR & (1 << SPE)) ) {
    230c:	6e 99       	sbic	0x0d, 6	; 13
    230e:	06 c0       	rjmp	.+12     	; 0x231c <spi_init+0x10>
		/* configure pins */
		spi_config_pin_mosi();
    2310:	ba 9a       	sbi	0x17, 2	; 23
		spi_config_pin_sck();
    2312:	b9 9a       	sbi	0x17, 1	; 23
		spi_config_pin_miso();
    2314:	bb 98       	cbi	0x17, 3	; 23
/**
 * Switches to the highest SPI frequency possible.
 */
void spi_high_frequency()
{
	SPCR =	(0<<SPIE) | /* SPI Interrupt Enable */
    2316:	80 e5       	ldi	r24, 0x50	; 80
    2318:	8d b9       	out	0x0d, r24	; 13
			(1<<MSTR) | /* Master mode */
			(0<<CPOL) | /* Clock Polarity: SCK low when idle */
			(0<<CPHA) | /* Clock Phase: sample on rising SCK edge */
			(0<<SPR1) | /* Clock Frequency: f_OSC / 4 */
			(0<<SPR0);
	SPSR |= (1<<SPI2X); /* Doubled Clock Frequency: f_OSC / 2 */
    231a:	70 9a       	sbi	0x0e, 0	; 14
    231c:	08 95       	ret

0000231e <spi_send_byte>:
 *
 * \param[in] b The byte to send.
 */
void spi_send_byte(uint8_t b)
{
	SPDR = b;
    231e:	8f b9       	out	0x0f, r24	; 15
	/* wait for byte to be shifted out */
	while(!(SPSR & (1 << SPIF)));
    2320:	77 9b       	sbis	0x0e, 7	; 14
    2322:	fe cf       	rjmp	.-4      	; 0x2320 <spi_send_byte+0x2>
}
    2324:	08 95       	ret

00002326 <spi_rec_byte>:
 * \returns The received byte.
 */
uint8_t spi_rec_byte()
{
	/* send dummy data for receiving some */
	SPDR = 0xff;
    2326:	8f ef       	ldi	r24, 0xFF	; 255
    2328:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR & (1 << SPIF)));
    232a:	77 9b       	sbis	0x0e, 7	; 14
    232c:	fe cf       	rjmp	.-4      	; 0x232a <spi_rec_byte+0x4>

	return SPDR;
    232e:	8f b1       	in	r24, 0x0f	; 15
}
    2330:	08 95       	ret

00002332 <spi_send_data>:
 *
 * \param[in] data A pointer to the buffer which contains the data to send.
 * \param[in] data_len The number of bytes to send.
 */
void spi_send_data(const uint8_t* data, uint16_t data_len)
{
    2332:	fc 01       	movw	r30, r24
	do {
		uint8_t b = *data++;
    2334:	81 91       	ld	r24, Z+
		while( !(SPSR & (1 << SPIF)) );
    2336:	77 9b       	sbis	0x0e, 7	; 14
    2338:	fe cf       	rjmp	.-4      	; 0x2336 <spi_send_data+0x4>
		SPDR = b;
    233a:	8f b9       	out	0x0f, r24	; 15
	} while( --data_len );
    233c:	61 50       	subi	r22, 0x01	; 1
    233e:	70 40       	sbci	r23, 0x00	; 0
    2340:	c9 f7       	brne	.-14     	; 0x2334 <spi_send_data+0x2>

	while( !(SPSR & (1 << SPIF)) );
    2342:	77 9b       	sbis	0x0e, 7	; 14
    2344:	fe cf       	rjmp	.-4      	; 0x2342 <spi_send_data+0x10>
}
    2346:	08 95       	ret

00002348 <spi_rec_data>:
 *
 * \param[out] buffer A pointer to the buffer into which the data gets written.
 * \param[in] buffer_len The number of bytes to read.
 */
void spi_rec_data(uint8_t* buffer, uint16_t buffer_len)
{
    2348:	fc 01       	movw	r30, r24
	--buffer;
	do {
		SPDR = 0xff;
    234a:	9f ef       	ldi	r25, 0xFF	; 255
    234c:	9f b9       	out	0x0f, r25	; 15
		++buffer;
		while( !(SPSR & (1 << SPIF)) );
    234e:	77 9b       	sbis	0x0e, 7	; 14
    2350:	fe cf       	rjmp	.-4      	; 0x234e <spi_rec_data+0x6>
		*buffer = SPDR;
    2352:	8f b1       	in	r24, 0x0f	; 15
    2354:	81 93       	st	Z+, r24
	} while( --buffer_len );
    2356:	61 50       	subi	r22, 0x01	; 1
    2358:	70 40       	sbci	r23, 0x00	; 0
    235a:	c1 f7       	brne	.-16     	; 0x234c <spi_rec_data+0x4>
}
    235c:	08 95       	ret

0000235e <spi_low_frequency>:
/**
 * Switches to the lowest SPI frequency possible.
 */
void spi_low_frequency()
{
	SPCR =	(0<<SPIE) | /* SPI Interrupt Enable */
    235e:	83 e5       	ldi	r24, 0x53	; 83
    2360:	8d b9       	out	0x0d, r24	; 13
			(1<<MSTR) | /* Master mode */
			(0<<CPOL) | /* Clock Polarity: SCK low when idle */
			(0<<CPHA) | /* Clock Phase: sample on rising SCK edge */
			(1<<SPR1) | /* Clock Frequency: f_OSC / 128 */
			(1<<SPR0);
	SPSR &= ~(1<<SPI2X); /* No Doubled Clock Frequency */
    2362:	70 98       	cbi	0x0e, 0	; 14
}
    2364:	08 95       	ret

00002366 <spi_high_frequency>:
/**
 * Switches to the highest SPI frequency possible.
 */
void spi_high_frequency()
{
	SPCR =	(0<<SPIE) | /* SPI Interrupt Enable */
    2366:	80 e5       	ldi	r24, 0x50	; 80
    2368:	8d b9       	out	0x0d, r24	; 13
			(1<<MSTR) | /* Master mode */
			(0<<CPOL) | /* Clock Polarity: SCK low when idle */
			(0<<CPHA) | /* Clock Phase: sample on rising SCK edge */
			(0<<SPR1) | /* Clock Frequency: f_OSC / 4 */
			(0<<SPR0);
	SPSR |= (1<<SPI2X); /* Doubled Clock Frequency: f_OSC / 2 */
    236a:	70 9a       	sbi	0x0e, 0	; 14
}
    236c:	08 95       	ret

0000236e <mbCheckExceptionForResponse>:

	rs485SendBuffer( txBuffer, len );
}

uint8_t mbCheckExceptionForResponse( uint8_t *lpExceptionCode, uint8_t txFunctionCode, uint8_t *rxBuffer, uint8_t len )
{
    236e:	0f 93       	push	r16
    2370:	1f 93       	push	r17
    2372:	cf 93       	push	r28
    2374:	df 93       	push	r29
    2376:	8c 01       	movw	r16, r24
    2378:	ea 01       	movw	r28, r20
	if( ( 0x80 + txFunctionCode ) == rxBuffer[1] ) {
    237a:	70 e0       	ldi	r23, 0x00	; 0
    237c:	60 58       	subi	r22, 0x80	; 128
    237e:	7f 4f       	sbci	r23, 0xFF	; 255
    2380:	89 81       	ldd	r24, Y+1	; 0x01
    2382:	90 e0       	ldi	r25, 0x00	; 0
    2384:	68 17       	cp	r22, r24
    2386:	79 07       	cpc	r23, r25
    2388:	d9 f4       	brne	.+54     	; 0x23c0 <mbCheckExceptionForResponse+0x52>
		if( 5 == len ) {
    238a:	25 30       	cpi	r18, 0x05	; 5
    238c:	c9 f4       	brne	.+50     	; 0x23c0 <mbCheckExceptionForResponse+0x52>
			uint16_t check_sum;

			check_sum = usMBCRC16( rxBuffer, 3 );
    238e:	ca 01       	movw	r24, r20
    2390:	63 e0       	ldi	r22, 0x03	; 3
    2392:	70 e0       	ldi	r23, 0x00	; 0
    2394:	0e 94 0c 0d 	call	0x1a18	; 0x1a18 <usMBCRC16>
    2398:	ac 01       	movw	r20, r24

			if( ( ( 0xff & check_sum>>0 ) == rxBuffer[3] ) &&
    239a:	9c 01       	movw	r18, r24
    239c:	30 70       	andi	r19, 0x00	; 0
    239e:	8b 81       	ldd	r24, Y+3	; 0x03
    23a0:	90 e0       	ldi	r25, 0x00	; 0
    23a2:	28 17       	cp	r18, r24
    23a4:	39 07       	cpc	r19, r25
    23a6:	61 f4       	brne	.+24     	; 0x23c0 <mbCheckExceptionForResponse+0x52>
    23a8:	25 2f       	mov	r18, r21
    23aa:	33 27       	eor	r19, r19
    23ac:	8c 81       	ldd	r24, Y+4	; 0x04
    23ae:	90 e0       	ldi	r25, 0x00	; 0
    23b0:	28 17       	cp	r18, r24
    23b2:	39 07       	cpc	r19, r25
    23b4:	29 f4       	brne	.+10     	; 0x23c0 <mbCheckExceptionForResponse+0x52>
				( ( 0xff & check_sum>>8 ) == rxBuffer[4] )
			) {
				*lpExceptionCode = rxBuffer[2];
    23b6:	8a 81       	ldd	r24, Y+2	; 0x02
    23b8:	f8 01       	movw	r30, r16
    23ba:	80 83       	st	Z, r24
    23bc:	81 e0       	ldi	r24, 0x01	; 1
    23be:	01 c0       	rjmp	.+2      	; 0x23c2 <mbCheckExceptionForResponse+0x54>
				return 1;
    23c0:	80 e0       	ldi	r24, 0x00	; 0
			}
		}
	}

	return 0;
}
    23c2:	df 91       	pop	r29
    23c4:	cf 91       	pop	r28
    23c6:	1f 91       	pop	r17
    23c8:	0f 91       	pop	r16
    23ca:	08 95       	ret

000023cc <mbReceiveRequestForceMultipleCoils>:

	mbRtuAddCrcAndSendBuffer( txBuffer, 9 + byte_number );
}

uint8_t mbReceiveRequestForceMultipleCoils( uint8_t *rxBuffer, uint8_t len, void *lpObject )
{
    23cc:	0f 93       	push	r16
    23ce:	1f 93       	push	r17
    23d0:	cf 93       	push	r28
    23d2:	df 93       	push	r29
    23d4:	8c 01       	movw	r16, r24
    23d6:	26 2f       	mov	r18, r22
	LP_MB_MASTER_RW_COILS lpData = (LP_MB_MASTER_RW_COILS)lpObject;
    23d8:	ea 01       	movw	r28, r20

	if( rxBuffer[0] == lpData->address ) {
    23da:	fc 01       	movw	r30, r24
    23dc:	90 81       	ld	r25, Z
    23de:	89 81       	ldd	r24, Y+1	; 0x01
    23e0:	98 17       	cp	r25, r24
    23e2:	19 f5       	brne	.+70     	; 0x242a <mbReceiveRequestForceMultipleCoils+0x5e>
		
		if( 15 == rxBuffer[1] ) {
    23e4:	81 81       	ldd	r24, Z+1	; 0x01
    23e6:	8f 30       	cpi	r24, 0x0F	; 15
    23e8:	d1 f4       	brne	.+52     	; 0x241e <mbReceiveRequestForceMultipleCoils+0x52>
			if( 8 == len ) {
    23ea:	68 30       	cpi	r22, 0x08	; 8
    23ec:	f1 f4       	brne	.+60     	; 0x242a <mbReceiveRequestForceMultipleCoils+0x5e>
				uint16_t check_sum;

				check_sum = usMBCRC16( rxBuffer, 6 );
    23ee:	c8 01       	movw	r24, r16
    23f0:	66 e0       	ldi	r22, 0x06	; 6
    23f2:	70 e0       	ldi	r23, 0x00	; 0
    23f4:	0e 94 0c 0d 	call	0x1a18	; 0x1a18 <usMBCRC16>
    23f8:	ac 01       	movw	r20, r24
				if( ( ( 0xff & check_sum>>0 ) == rxBuffer[6] ) &&
    23fa:	9c 01       	movw	r18, r24
    23fc:	30 70       	andi	r19, 0x00	; 0
    23fe:	f8 01       	movw	r30, r16
    2400:	86 81       	ldd	r24, Z+6	; 0x06
    2402:	90 e0       	ldi	r25, 0x00	; 0
    2404:	28 17       	cp	r18, r24
    2406:	39 07       	cpc	r19, r25
    2408:	81 f4       	brne	.+32     	; 0x242a <mbReceiveRequestForceMultipleCoils+0x5e>
    240a:	25 2f       	mov	r18, r21
    240c:	33 27       	eor	r19, r19
    240e:	87 81       	ldd	r24, Z+7	; 0x07
    2410:	90 e0       	ldi	r25, 0x00	; 0
    2412:	28 17       	cp	r18, r24
    2414:	39 07       	cpc	r19, r25
    2416:	49 f4       	brne	.+18     	; 0x242a <mbReceiveRequestForceMultipleCoils+0x5e>
					uint16_t coils_address, coils_number;

					coils_address = rxBuffer[2]<<8 | rxBuffer[3];
					coils_number = rxBuffer[4]<<8 | rxBuffer[5];

					lpData->exception_code = 0;
    2418:	18 82       	st	Y, r1
    241a:	81 e0       	ldi	r24, 0x01	; 1
    241c:	07 c0       	rjmp	.+14     	; 0x242c <mbReceiveRequestForceMultipleCoils+0x60>
			}

			return 0;
		}

		return mbCheckExceptionForResponse( &lpData->exception_code, 15, rxBuffer, len );
    241e:	ca 01       	movw	r24, r20
    2420:	6f e0       	ldi	r22, 0x0F	; 15
    2422:	a8 01       	movw	r20, r16
    2424:	0e 94 b7 11 	call	0x236e	; 0x236e <mbCheckExceptionForResponse>
    2428:	01 c0       	rjmp	.+2      	; 0x242c <mbReceiveRequestForceMultipleCoils+0x60>
    242a:	80 e0       	ldi	r24, 0x00	; 0
	}

	return 0;
}
    242c:	df 91       	pop	r29
    242e:	cf 91       	pop	r28
    2430:	1f 91       	pop	r17
    2432:	0f 91       	pop	r16
    2434:	08 95       	ret

00002436 <mbReceiveRequestForceSingleCoil>:

	mbRtuAddCrcAndSendBuffer( txBuffer, 8 );
}

uint8_t mbReceiveRequestForceSingleCoil( uint8_t *rxBuffer, uint8_t len, void *lpObject )
{
    2436:	0f 93       	push	r16
    2438:	1f 93       	push	r17
    243a:	cf 93       	push	r28
    243c:	df 93       	push	r29
    243e:	ec 01       	movw	r28, r24
    2440:	26 2f       	mov	r18, r22
	LP_MB_MASTER_WRITE_SINGLE_COIL lpData = (LP_MB_MASTER_WRITE_SINGLE_COIL)lpObject;
    2442:	8a 01       	movw	r16, r20

	if( rxBuffer[0] == lpData->address ) {
    2444:	98 81       	ld	r25, Y
    2446:	da 01       	movw	r26, r20
    2448:	11 96       	adiw	r26, 0x01	; 1
    244a:	8c 91       	ld	r24, X
    244c:	98 17       	cp	r25, r24
    244e:	09 f0       	breq	.+2      	; 0x2452 <mbReceiveRequestForceSingleCoil+0x1c>
    2450:	41 c0       	rjmp	.+130    	; 0x24d4 <mbReceiveRequestForceSingleCoil+0x9e>

		if( 5 == rxBuffer[1] ) {
    2452:	89 81       	ldd	r24, Y+1	; 0x01
    2454:	85 30       	cpi	r24, 0x05	; 5
    2456:	c1 f5       	brne	.+112    	; 0x24c8 <mbReceiveRequestForceSingleCoil+0x92>
			if( 8 == len ) {
    2458:	68 30       	cpi	r22, 0x08	; 8
    245a:	e1 f5       	brne	.+120    	; 0x24d4 <mbReceiveRequestForceSingleCoil+0x9e>
				uint16_t check_sum;

				check_sum = usMBCRC16( rxBuffer, 6 );
    245c:	ce 01       	movw	r24, r28
    245e:	66 e0       	ldi	r22, 0x06	; 6
    2460:	70 e0       	ldi	r23, 0x00	; 0
    2462:	0e 94 0c 0d 	call	0x1a18	; 0x1a18 <usMBCRC16>
    2466:	ac 01       	movw	r20, r24

				if( ( ( 0xff & check_sum>>0 ) == rxBuffer[6] ) &&
    2468:	9c 01       	movw	r18, r24
    246a:	30 70       	andi	r19, 0x00	; 0
    246c:	8e 81       	ldd	r24, Y+6	; 0x06
    246e:	90 e0       	ldi	r25, 0x00	; 0
    2470:	28 17       	cp	r18, r24
    2472:	39 07       	cpc	r19, r25
    2474:	79 f5       	brne	.+94     	; 0x24d4 <mbReceiveRequestForceSingleCoil+0x9e>
    2476:	25 2f       	mov	r18, r21
    2478:	33 27       	eor	r19, r19
    247a:	8f 81       	ldd	r24, Y+7	; 0x07
    247c:	90 e0       	ldi	r25, 0x00	; 0
    247e:	28 17       	cp	r18, r24
    2480:	39 07       	cpc	r19, r25
    2482:	41 f5       	brne	.+80     	; 0x24d4 <mbReceiveRequestForceSingleCoil+0x9e>
					( ( 0xff & check_sum>>8 ) == rxBuffer[7] )
				) {
					if( rxBuffer[2] == lpData->coil_address>>8	&&
    2484:	f8 01       	movw	r30, r16
    2486:	96 81       	ldd	r25, Z+6	; 0x06
    2488:	8a 81       	ldd	r24, Y+2	; 0x02
    248a:	88 23       	and	r24, r24
    248c:	19 f5       	brne	.+70     	; 0x24d4 <mbReceiveRequestForceSingleCoil+0x9e>
    248e:	8b 81       	ldd	r24, Y+3	; 0x03
    2490:	89 17       	cp	r24, r25
    2492:	01 f5       	brne	.+64     	; 0x24d4 <mbReceiveRequestForceSingleCoil+0x9e>
    2494:	8d 81       	ldd	r24, Y+5	; 0x05
    2496:	88 23       	and	r24, r24
    2498:	e9 f4       	brne	.+58     	; 0x24d4 <mbReceiveRequestForceSingleCoil+0x9e>
						rxBuffer[3] == lpData->coil_address		&&
						rxBuffer[5] == 0
					) {
						if( NULL != lpData->lpCoilNew ) {
    249a:	04 80       	ldd	r0, Z+4	; 0x04
    249c:	f5 81       	ldd	r31, Z+5	; 0x05
    249e:	e0 2d       	mov	r30, r0
    24a0:	30 97       	sbiw	r30, 0x00	; 0
    24a2:	71 f0       	breq	.+28     	; 0x24c0 <mbReceiveRequestForceSingleCoil+0x8a>
							if( 0xff == rxBuffer[4] ) {
    24a4:	8c 81       	ldd	r24, Y+4	; 0x04
    24a6:	8f 3f       	cpi	r24, 0xFF	; 255
    24a8:	11 f4       	brne	.+4      	; 0x24ae <mbReceiveRequestForceSingleCoil+0x78>
								*lpData->lpCoilNew = 1;
    24aa:	81 e0       	ldi	r24, 0x01	; 1
    24ac:	80 83       	st	Z, r24
							}

							if( 0x00 == rxBuffer[4] ) {
    24ae:	8c 81       	ldd	r24, Y+4	; 0x04
    24b0:	88 23       	and	r24, r24
    24b2:	31 f4       	brne	.+12     	; 0x24c0 <mbReceiveRequestForceSingleCoil+0x8a>
								*lpData->lpCoilNew = 0;
    24b4:	d8 01       	movw	r26, r16
    24b6:	14 96       	adiw	r26, 0x04	; 4
    24b8:	ed 91       	ld	r30, X+
    24ba:	fc 91       	ld	r31, X
    24bc:	15 97       	sbiw	r26, 0x05	; 5
    24be:	10 82       	st	Z, r1
							}
						}

						lpData->exception_code = 0;
    24c0:	f8 01       	movw	r30, r16
    24c2:	10 82       	st	Z, r1
    24c4:	81 e0       	ldi	r24, 0x01	; 1
    24c6:	07 c0       	rjmp	.+14     	; 0x24d6 <mbReceiveRequestForceSingleCoil+0xa0>
			}

			return 0;
		}
		
		return mbCheckExceptionForResponse( &lpData->exception_code, 5, rxBuffer, len );
    24c8:	ca 01       	movw	r24, r20
    24ca:	65 e0       	ldi	r22, 0x05	; 5
    24cc:	ae 01       	movw	r20, r28
    24ce:	0e 94 b7 11 	call	0x236e	; 0x236e <mbCheckExceptionForResponse>
    24d2:	01 c0       	rjmp	.+2      	; 0x24d6 <mbReceiveRequestForceSingleCoil+0xa0>
    24d4:	80 e0       	ldi	r24, 0x00	; 0
	}

	return 0;
}
    24d6:	df 91       	pop	r29
    24d8:	cf 91       	pop	r28
    24da:	1f 91       	pop	r17
    24dc:	0f 91       	pop	r16
    24de:	08 95       	ret

000024e0 <mbReceiveRequestReadInputStatus>:

	mbRtuAddCrcAndSendBuffer( txBuffer, 8 );
}

uint8_t mbReceiveRequestReadInputStatus( uint8_t *rxBuffer, uint8_t len, void *lpObject )
{
    24e0:	ef 92       	push	r14
    24e2:	ff 92       	push	r15
    24e4:	0f 93       	push	r16
    24e6:	1f 93       	push	r17
    24e8:	cf 93       	push	r28
    24ea:	df 93       	push	r29
    24ec:	8c 01       	movw	r16, r24
    24ee:	26 2f       	mov	r18, r22
	LP_MB_MASTER_READ_INPUT_STATUS lpData = (LP_MB_MASTER_READ_INPUT_STATUS)lpObject;
    24f0:	ea 01       	movw	r28, r20

	if( rxBuffer[0] == lpData->address ) {
    24f2:	fc 01       	movw	r30, r24
    24f4:	90 81       	ld	r25, Z
    24f6:	89 81       	ldd	r24, Y+1	; 0x01
    24f8:	98 17       	cp	r25, r24
    24fa:	09 f0       	breq	.+2      	; 0x24fe <mbReceiveRequestReadInputStatus+0x1e>
    24fc:	44 c0       	rjmp	.+136    	; 0x2586 <mbReceiveRequestReadInputStatus+0xa6>

		if( 2 == rxBuffer[1] ) {
    24fe:	81 81       	ldd	r24, Z+1	; 0x01
    2500:	82 30       	cpi	r24, 0x02	; 2
    2502:	d9 f5       	brne	.+118    	; 0x257a <mbReceiveRequestReadInputStatus+0x9a>

			if( len == 5 + lpData->byte_number ) {
    2504:	8f 81       	ldd	r24, Y+7	; 0x07
    2506:	68 2f       	mov	r22, r24
    2508:	70 e0       	ldi	r23, 0x00	; 0
    250a:	e2 2e       	mov	r14, r18
    250c:	ff 24       	eor	r15, r15
    250e:	cb 01       	movw	r24, r22
    2510:	05 96       	adiw	r24, 0x05	; 5
    2512:	e8 16       	cp	r14, r24
    2514:	f9 06       	cpc	r15, r25
    2516:	b9 f5       	brne	.+110    	; 0x2586 <mbReceiveRequestReadInputStatus+0xa6>
				uint16_t check_sum;

				check_sum = usMBCRC16( rxBuffer, 3 + lpData->byte_number );
    2518:	6d 5f       	subi	r22, 0xFD	; 253
    251a:	7f 4f       	sbci	r23, 0xFF	; 255
    251c:	c8 01       	movw	r24, r16
    251e:	0e 94 0c 0d 	call	0x1a18	; 0x1a18 <usMBCRC16>
    2522:	ac 01       	movw	r20, r24

				if( ( ( 0xff & check_sum>>0 ) == rxBuffer[ len - 2 ] ) &&
    2524:	9c 01       	movw	r18, r24
    2526:	30 70       	andi	r19, 0x00	; 0
    2528:	f8 01       	movw	r30, r16
    252a:	ee 0d       	add	r30, r14
    252c:	ff 1d       	adc	r31, r15
    252e:	32 97       	sbiw	r30, 0x02	; 2
    2530:	80 81       	ld	r24, Z
    2532:	32 96       	adiw	r30, 0x02	; 2
    2534:	90 e0       	ldi	r25, 0x00	; 0
    2536:	28 17       	cp	r18, r24
    2538:	39 07       	cpc	r19, r25
    253a:	29 f5       	brne	.+74     	; 0x2586 <mbReceiveRequestReadInputStatus+0xa6>
    253c:	25 2f       	mov	r18, r21
    253e:	33 27       	eor	r19, r19
    2540:	31 97       	sbiw	r30, 0x01	; 1
    2542:	80 81       	ld	r24, Z
    2544:	90 e0       	ldi	r25, 0x00	; 0
    2546:	28 17       	cp	r18, r24
    2548:	39 07       	cpc	r19, r25
    254a:	e9 f4       	brne	.+58     	; 0x2586 <mbReceiveRequestReadInputStatus+0xa6>
					( ( 0xff & check_sum>>8 ) == rxBuffer[ len - 1 ] )
				) {
					if( NULL != lpData->lpInputs ) {
    254c:	8a 81       	ldd	r24, Y+2	; 0x02
    254e:	9b 81       	ldd	r25, Y+3	; 0x03
    2550:	89 2b       	or	r24, r25
    2552:	81 f0       	breq	.+32     	; 0x2574 <mbReceiveRequestReadInputStatus+0x94>
    2554:	90 e0       	ldi	r25, 0x00	; 0
    2556:	0b c0       	rjmp	.+22     	; 0x256e <mbReceiveRequestReadInputStatus+0x8e>
						uint8_t i;

						for( i = 0; i < lpData->byte_number; i++ ) {
							lpData->lpInputs[ i ] = rxBuffer[ 3 + i ];
    2558:	e9 2f       	mov	r30, r25
    255a:	f0 e0       	ldi	r31, 0x00	; 0
    255c:	aa 81       	ldd	r26, Y+2	; 0x02
    255e:	bb 81       	ldd	r27, Y+3	; 0x03
    2560:	ae 0f       	add	r26, r30
    2562:	bf 1f       	adc	r27, r31
    2564:	e0 0f       	add	r30, r16
    2566:	f1 1f       	adc	r31, r17
    2568:	83 81       	ldd	r24, Z+3	; 0x03
    256a:	8c 93       	st	X, r24
					( ( 0xff & check_sum>>8 ) == rxBuffer[ len - 1 ] )
				) {
					if( NULL != lpData->lpInputs ) {
						uint8_t i;

						for( i = 0; i < lpData->byte_number; i++ ) {
    256c:	9f 5f       	subi	r25, 0xFF	; 255
    256e:	8f 81       	ldd	r24, Y+7	; 0x07
    2570:	98 17       	cp	r25, r24
    2572:	90 f3       	brcs	.-28     	; 0x2558 <mbReceiveRequestReadInputStatus+0x78>
							lpData->lpInputs[ i ] = rxBuffer[ 3 + i ];
						}
					}

					lpData->exception_code = 0;
    2574:	18 82       	st	Y, r1
    2576:	81 e0       	ldi	r24, 0x01	; 1
    2578:	07 c0       	rjmp	.+14     	; 0x2588 <mbReceiveRequestReadInputStatus+0xa8>
			}

			return 0;
		}

		return mbCheckExceptionForResponse( &lpData->exception_code, 2, rxBuffer, len );
    257a:	ca 01       	movw	r24, r20
    257c:	62 e0       	ldi	r22, 0x02	; 2
    257e:	a8 01       	movw	r20, r16
    2580:	0e 94 b7 11 	call	0x236e	; 0x236e <mbCheckExceptionForResponse>
    2584:	01 c0       	rjmp	.+2      	; 0x2588 <mbReceiveRequestReadInputStatus+0xa8>
    2586:	80 e0       	ldi	r24, 0x00	; 0
	}

	return 0;
}
    2588:	df 91       	pop	r29
    258a:	cf 91       	pop	r28
    258c:	1f 91       	pop	r17
    258e:	0f 91       	pop	r16
    2590:	ff 90       	pop	r15
    2592:	ef 90       	pop	r14
    2594:	08 95       	ret

00002596 <mbRtuAddCrcAndSendBuffer>:
}

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void mbRtuAddCrcAndSendBuffer( uint8_t *txBuffer, uint16_t len )
{
    2596:	ef 92       	push	r14
    2598:	ff 92       	push	r15
    259a:	0f 93       	push	r16
    259c:	1f 93       	push	r17
    259e:	8c 01       	movw	r16, r24
    25a0:	7b 01       	movw	r14, r22
	uint16_t check_sum = usMBCRC16( txBuffer, len - 2 );
    25a2:	62 50       	subi	r22, 0x02	; 2
    25a4:	70 40       	sbci	r23, 0x00	; 0
    25a6:	0e 94 0c 0d 	call	0x1a18	; 0x1a18 <usMBCRC16>

	txBuffer[ len - 2 ] = check_sum;
    25aa:	f8 01       	movw	r30, r16
    25ac:	ee 0d       	add	r30, r14
    25ae:	ff 1d       	adc	r31, r15
    25b0:	32 97       	sbiw	r30, 0x02	; 2
    25b2:	81 93       	st	Z+, r24
	txBuffer[ len - 1 ] = check_sum>>8;
    25b4:	90 83       	st	Z, r25

	rs485SendBuffer( txBuffer, len );
    25b6:	c8 01       	movw	r24, r16
    25b8:	6e 2d       	mov	r22, r14
    25ba:	0e 94 cf 17 	call	0x2f9e	; 0x2f9e <rs485SendBuffer>
}
    25be:	1f 91       	pop	r17
    25c0:	0f 91       	pop	r16
    25c2:	ff 90       	pop	r15
    25c4:	ef 90       	pop	r14
    25c6:	08 95       	ret

000025c8 <mbSendRequestForceMultipleCoils>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// Force Multiple Coils (FC=15)

void mbSendRequestForceMultipleCoils( void *lpObject )
{
    25c8:	df 93       	push	r29
    25ca:	cf 93       	push	r28
    25cc:	cd b7       	in	r28, 0x3d	; 61
    25ce:	de b7       	in	r29, 0x3e	; 62
    25d0:	c4 50       	subi	r28, 0x04	; 4
    25d2:	d1 40       	sbci	r29, 0x01	; 1
    25d4:	0f b6       	in	r0, 0x3f	; 63
    25d6:	f8 94       	cli
    25d8:	de bf       	out	0x3e, r29	; 62
    25da:	0f be       	out	0x3f, r0	; 63
    25dc:	cd bf       	out	0x3d, r28	; 61
	LP_MB_MASTER_RW_COILS lpData = (LP_MB_MASTER_RW_COILS)lpObject;
    25de:	dc 01       	movw	r26, r24
	uint8_t txBuffer[260] = { 0 };
    25e0:	ae 01       	movw	r20, r28
    25e2:	4f 5f       	subi	r20, 0xFF	; 255
    25e4:	5f 4f       	sbci	r21, 0xFF	; 255
    25e6:	84 e0       	ldi	r24, 0x04	; 4
    25e8:	91 e0       	ldi	r25, 0x01	; 1
    25ea:	fa 01       	movw	r30, r20
    25ec:	9c 01       	movw	r18, r24
    25ee:	11 92       	st	Z+, r1
    25f0:	21 50       	subi	r18, 0x01	; 1
    25f2:	30 40       	sbci	r19, 0x00	; 0
    25f4:	e1 f7       	brne	.-8      	; 0x25ee <mbSendRequestForceMultipleCoils+0x26>
	uint8_t i, byte_number;

	lpData->exception_code = 0;
    25f6:	1c 92       	st	X, r1

	txBuffer[0] = lpData->address;
    25f8:	11 96       	adiw	r26, 0x01	; 1
    25fa:	8c 91       	ld	r24, X
    25fc:	11 97       	sbiw	r26, 0x01	; 1
    25fe:	89 83       	std	Y+1, r24	; 0x01
	txBuffer[1] = 15;
    2600:	8f e0       	ldi	r24, 0x0F	; 15
    2602:	8a 83       	std	Y+2, r24	; 0x02

	txBuffer[2] = lpData->coils_address>>8;
    2604:	1b 82       	std	Y+3, r1	; 0x03
	txBuffer[3] = lpData->coils_address;
    2606:	14 96       	adiw	r26, 0x04	; 4
    2608:	8c 91       	ld	r24, X
    260a:	14 97       	sbiw	r26, 0x04	; 4
    260c:	8c 83       	std	Y+4, r24	; 0x04

	txBuffer[4] = lpData->coils_number>>8;
    260e:	16 96       	adiw	r26, 0x06	; 6
    2610:	8c 91       	ld	r24, X
    2612:	16 97       	sbiw	r26, 0x06	; 6
    2614:	8d 83       	std	Y+5, r24	; 0x05
	txBuffer[5] = lpData->coils_number;
    2616:	15 96       	adiw	r26, 0x05	; 5
    2618:	8c 91       	ld	r24, X
    261a:	15 97       	sbiw	r26, 0x05	; 5
    261c:	8e 83       	std	Y+6, r24	; 0x06

	byte_number = lpData->coils_number / 8;
    261e:	15 96       	adiw	r26, 0x05	; 5
    2620:	2d 91       	ld	r18, X+
    2622:	3c 91       	ld	r19, X
    2624:	16 97       	sbiw	r26, 0x06	; 6
    2626:	c9 01       	movw	r24, r18
    2628:	53 e0       	ldi	r21, 0x03	; 3
    262a:	96 95       	lsr	r25
    262c:	87 95       	ror	r24
    262e:	5a 95       	dec	r21
    2630:	e1 f7       	brne	.-8      	; 0x262a <mbSendRequestForceMultipleCoils+0x62>
    2632:	68 2f       	mov	r22, r24
	if( 8 * byte_number < lpData->coils_number ) {
    2634:	90 e0       	ldi	r25, 0x00	; 0
    2636:	43 e0       	ldi	r20, 0x03	; 3
    2638:	88 0f       	add	r24, r24
    263a:	99 1f       	adc	r25, r25
    263c:	4a 95       	dec	r20
    263e:	e1 f7       	brne	.-8      	; 0x2638 <mbSendRequestForceMultipleCoils+0x70>
    2640:	82 17       	cp	r24, r18
    2642:	93 07       	cpc	r25, r19
    2644:	08 f4       	brcc	.+2      	; 0x2648 <mbSendRequestForceMultipleCoils+0x80>
		++byte_number;
    2646:	6f 5f       	subi	r22, 0xFF	; 255
	}

	txBuffer[6] = byte_number;
    2648:	6f 83       	std	Y+7, r22	; 0x07
    264a:	ae 01       	movw	r20, r28
    264c:	48 5f       	subi	r20, 0xF8	; 248
    264e:	5f 4f       	sbci	r21, 0xFF	; 255
    2650:	20 e0       	ldi	r18, 0x00	; 0
    2652:	30 e0       	ldi	r19, 0x00	; 0
    2654:	0c c0       	rjmp	.+24     	; 0x266e <mbSendRequestForceMultipleCoils+0xa6>
	for( i = 0; i < byte_number; i++ ) {
		txBuffer[ i + 7 ] = lpData->lpCoils[i];
    2656:	12 96       	adiw	r26, 0x02	; 2
    2658:	ed 91       	ld	r30, X+
    265a:	fc 91       	ld	r31, X
    265c:	13 97       	sbiw	r26, 0x03	; 3
    265e:	e2 0f       	add	r30, r18
    2660:	f3 1f       	adc	r31, r19
    2662:	80 81       	ld	r24, Z
    2664:	fa 01       	movw	r30, r20
    2666:	81 93       	st	Z+, r24
    2668:	af 01       	movw	r20, r30
    266a:	2f 5f       	subi	r18, 0xFF	; 255
    266c:	3f 4f       	sbci	r19, 0xFF	; 255
	if( 8 * byte_number < lpData->coils_number ) {
		++byte_number;
	}

	txBuffer[6] = byte_number;
	for( i = 0; i < byte_number; i++ ) {
    266e:	26 17       	cp	r18, r22
    2670:	90 f3       	brcs	.-28     	; 0x2656 <mbSendRequestForceMultipleCoils+0x8e>
		txBuffer[ i + 7 ] = lpData->lpCoils[i];
	}

	mbRtuAddCrcAndSendBuffer( txBuffer, 9 + byte_number );
    2672:	70 e0       	ldi	r23, 0x00	; 0
    2674:	67 5f       	subi	r22, 0xF7	; 247
    2676:	7f 4f       	sbci	r23, 0xFF	; 255
    2678:	ce 01       	movw	r24, r28
    267a:	01 96       	adiw	r24, 0x01	; 1
    267c:	0e 94 cb 12 	call	0x2596	; 0x2596 <mbRtuAddCrcAndSendBuffer>
}
    2680:	cc 5f       	subi	r28, 0xFC	; 252
    2682:	de 4f       	sbci	r29, 0xFE	; 254
    2684:	0f b6       	in	r0, 0x3f	; 63
    2686:	f8 94       	cli
    2688:	de bf       	out	0x3e, r29	; 62
    268a:	0f be       	out	0x3f, r0	; 63
    268c:	cd bf       	out	0x3d, r28	; 61
    268e:	cf 91       	pop	r28
    2690:	df 91       	pop	r29
    2692:	08 95       	ret

00002694 <mbSendRequestPresetSingleRegister>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// Preset Single Register (FC=06)

void mbSendRequestPresetSingleRegister( void *lpObject )
{
    2694:	df 93       	push	r29
    2696:	cf 93       	push	r28
    2698:	cd b7       	in	r28, 0x3d	; 61
    269a:	de b7       	in	r29, 0x3e	; 62
    269c:	28 97       	sbiw	r28, 0x08	; 8
    269e:	0f b6       	in	r0, 0x3f	; 63
    26a0:	f8 94       	cli
    26a2:	de bf       	out	0x3e, r29	; 62
    26a4:	0f be       	out	0x3f, r0	; 63
    26a6:	cd bf       	out	0x3d, r28	; 61
	LP_MB_MASTER_PRESET_SINGLE_REGISTER lpData = (LP_MB_MASTER_PRESET_SINGLE_REGISTER)lpObject;
    26a8:	dc 01       	movw	r26, r24
	uint8_t txBuffer[8] = { 0 };
    26aa:	9e 01       	movw	r18, r28
    26ac:	2f 5f       	subi	r18, 0xFF	; 255
    26ae:	3f 4f       	sbci	r19, 0xFF	; 255
    26b0:	88 e0       	ldi	r24, 0x08	; 8
    26b2:	f9 01       	movw	r30, r18
    26b4:	11 92       	st	Z+, r1
    26b6:	8a 95       	dec	r24
    26b8:	e9 f7       	brne	.-6      	; 0x26b4 <mbSendRequestPresetSingleRegister+0x20>

	lpData->exception_code = 0;
    26ba:	1c 92       	st	X, r1

	txBuffer[0] = lpData->address;
    26bc:	11 96       	adiw	r26, 0x01	; 1
    26be:	8c 91       	ld	r24, X
    26c0:	11 97       	sbiw	r26, 0x01	; 1
    26c2:	89 83       	std	Y+1, r24	; 0x01
	txBuffer[1] = 6;
    26c4:	86 e0       	ldi	r24, 0x06	; 6
    26c6:	8a 83       	std	Y+2, r24	; 0x02

	txBuffer[2] = lpData->register_address>>8;
    26c8:	13 96       	adiw	r26, 0x03	; 3
    26ca:	8c 91       	ld	r24, X
    26cc:	13 97       	sbiw	r26, 0x03	; 3
    26ce:	8b 83       	std	Y+3, r24	; 0x03
	txBuffer[3] = lpData->register_address;
    26d0:	12 96       	adiw	r26, 0x02	; 2
    26d2:	8c 91       	ld	r24, X
    26d4:	12 97       	sbiw	r26, 0x02	; 2
    26d6:	8c 83       	std	Y+4, r24	; 0x04

	txBuffer[4] = *lpData->lpRegister>>8;
    26d8:	14 96       	adiw	r26, 0x04	; 4
    26da:	ed 91       	ld	r30, X+
    26dc:	fc 91       	ld	r31, X
    26de:	15 97       	sbiw	r26, 0x05	; 5
    26e0:	81 81       	ldd	r24, Z+1	; 0x01
    26e2:	8d 83       	std	Y+5, r24	; 0x05
	txBuffer[5] = *lpData->lpRegister;
    26e4:	14 96       	adiw	r26, 0x04	; 4
    26e6:	ed 91       	ld	r30, X+
    26e8:	fc 91       	ld	r31, X
    26ea:	15 97       	sbiw	r26, 0x05	; 5
    26ec:	80 81       	ld	r24, Z
    26ee:	8e 83       	std	Y+6, r24	; 0x06

	mbRtuAddCrcAndSendBuffer( txBuffer, 8 );
    26f0:	c9 01       	movw	r24, r18
    26f2:	68 e0       	ldi	r22, 0x08	; 8
    26f4:	70 e0       	ldi	r23, 0x00	; 0
    26f6:	0e 94 cb 12 	call	0x2596	; 0x2596 <mbRtuAddCrcAndSendBuffer>
}
    26fa:	28 96       	adiw	r28, 0x08	; 8
    26fc:	0f b6       	in	r0, 0x3f	; 63
    26fe:	f8 94       	cli
    2700:	de bf       	out	0x3e, r29	; 62
    2702:	0f be       	out	0x3f, r0	; 63
    2704:	cd bf       	out	0x3d, r28	; 61
    2706:	cf 91       	pop	r28
    2708:	df 91       	pop	r29
    270a:	08 95       	ret

0000270c <mbSendRequestForceSingleCoil>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// Force Single Coil (FC=05)

void mbSendRequestForceSingleCoil( void *lpObject )
{
    270c:	df 93       	push	r29
    270e:	cf 93       	push	r28
    2710:	cd b7       	in	r28, 0x3d	; 61
    2712:	de b7       	in	r29, 0x3e	; 62
    2714:	28 97       	sbiw	r28, 0x08	; 8
    2716:	0f b6       	in	r0, 0x3f	; 63
    2718:	f8 94       	cli
    271a:	de bf       	out	0x3e, r29	; 62
    271c:	0f be       	out	0x3f, r0	; 63
    271e:	cd bf       	out	0x3d, r28	; 61
	LP_MB_MASTER_WRITE_SINGLE_COIL lpData = (LP_MB_MASTER_WRITE_SINGLE_COIL)lpObject;
    2720:	fc 01       	movw	r30, r24
	uint8_t txBuffer[8] = { 0 };
    2722:	9e 01       	movw	r18, r28
    2724:	2f 5f       	subi	r18, 0xFF	; 255
    2726:	3f 4f       	sbci	r19, 0xFF	; 255
    2728:	88 e0       	ldi	r24, 0x08	; 8
    272a:	d9 01       	movw	r26, r18
    272c:	1d 92       	st	X+, r1
    272e:	8a 95       	dec	r24
    2730:	e9 f7       	brne	.-6      	; 0x272c <mbSendRequestForceSingleCoil+0x20>

	lpData->exception_code = 0;
    2732:	10 82       	st	Z, r1

	txBuffer[0] = lpData->address;
    2734:	81 81       	ldd	r24, Z+1	; 0x01
    2736:	89 83       	std	Y+1, r24	; 0x01
	txBuffer[1] = 5;
    2738:	85 e0       	ldi	r24, 0x05	; 5
    273a:	8a 83       	std	Y+2, r24	; 0x02

	txBuffer[2] = lpData->coil_address>>8;
    273c:	1b 82       	std	Y+3, r1	; 0x03
	txBuffer[3] = lpData->coil_address;
    273e:	86 81       	ldd	r24, Z+6	; 0x06
    2740:	8c 83       	std	Y+4, r24	; 0x04

	if( *lpData->lpCoil ) {
    2742:	02 80       	ldd	r0, Z+2	; 0x02
    2744:	f3 81       	ldd	r31, Z+3	; 0x03
    2746:	e0 2d       	mov	r30, r0
    2748:	80 81       	ld	r24, Z
    274a:	88 23       	and	r24, r24
    274c:	11 f0       	breq	.+4      	; 0x2752 <mbSendRequestForceSingleCoil+0x46>
		txBuffer[4] = 0xff;
    274e:	8f ef       	ldi	r24, 0xFF	; 255
    2750:	8d 83       	std	Y+5, r24	; 0x05
	}

	mbRtuAddCrcAndSendBuffer( txBuffer, 8 );
    2752:	ce 01       	movw	r24, r28
    2754:	01 96       	adiw	r24, 0x01	; 1
    2756:	68 e0       	ldi	r22, 0x08	; 8
    2758:	70 e0       	ldi	r23, 0x00	; 0
    275a:	0e 94 cb 12 	call	0x2596	; 0x2596 <mbRtuAddCrcAndSendBuffer>
}
    275e:	28 96       	adiw	r28, 0x08	; 8
    2760:	0f b6       	in	r0, 0x3f	; 63
    2762:	f8 94       	cli
    2764:	de bf       	out	0x3e, r29	; 62
    2766:	0f be       	out	0x3f, r0	; 63
    2768:	cd bf       	out	0x3d, r28	; 61
    276a:	cf 91       	pop	r28
    276c:	df 91       	pop	r29
    276e:	08 95       	ret

00002770 <mbSendRequestReadInputStatus>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// Read Input Status (FC=02)

void mbSendRequestReadInputStatus( void *lpObject )
{
    2770:	df 93       	push	r29
    2772:	cf 93       	push	r28
    2774:	cd b7       	in	r28, 0x3d	; 61
    2776:	de b7       	in	r29, 0x3e	; 62
    2778:	28 97       	sbiw	r28, 0x08	; 8
    277a:	0f b6       	in	r0, 0x3f	; 63
    277c:	f8 94       	cli
    277e:	de bf       	out	0x3e, r29	; 62
    2780:	0f be       	out	0x3f, r0	; 63
    2782:	cd bf       	out	0x3d, r28	; 61
	LP_MB_MASTER_READ_INPUT_STATUS lpData = (LP_MB_MASTER_READ_INPUT_STATUS)lpObject;
    2784:	dc 01       	movw	r26, r24
	uint8_t txBuffer[8] = { 0 };
    2786:	9e 01       	movw	r18, r28
    2788:	2f 5f       	subi	r18, 0xFF	; 255
    278a:	3f 4f       	sbci	r19, 0xFF	; 255
    278c:	88 e0       	ldi	r24, 0x08	; 8
    278e:	f9 01       	movw	r30, r18
    2790:	11 92       	st	Z+, r1
    2792:	8a 95       	dec	r24
    2794:	e9 f7       	brne	.-6      	; 0x2790 <mbSendRequestReadInputStatus+0x20>

	lpData->exception_code = 0;
    2796:	1c 92       	st	X, r1

	lpData->byte_number = lpData->inputs_number / 8;
    2798:	15 96       	adiw	r26, 0x05	; 5
    279a:	2d 91       	ld	r18, X+
    279c:	3c 91       	ld	r19, X
    279e:	16 97       	sbiw	r26, 0x06	; 6
    27a0:	c9 01       	movw	r24, r18
    27a2:	73 e0       	ldi	r23, 0x03	; 3
    27a4:	96 95       	lsr	r25
    27a6:	87 95       	ror	r24
    27a8:	7a 95       	dec	r23
    27aa:	e1 f7       	brne	.-8      	; 0x27a4 <mbSendRequestReadInputStatus+0x34>
    27ac:	48 2f       	mov	r20, r24
    27ae:	17 96       	adiw	r26, 0x07	; 7
    27b0:	8c 93       	st	X, r24
    27b2:	17 97       	sbiw	r26, 0x07	; 7
	if( 8 * lpData->byte_number < lpData->inputs_number ) {
    27b4:	90 e0       	ldi	r25, 0x00	; 0
    27b6:	63 e0       	ldi	r22, 0x03	; 3
    27b8:	88 0f       	add	r24, r24
    27ba:	99 1f       	adc	r25, r25
    27bc:	6a 95       	dec	r22
    27be:	e1 f7       	brne	.-8      	; 0x27b8 <mbSendRequestReadInputStatus+0x48>
    27c0:	82 17       	cp	r24, r18
    27c2:	93 07       	cpc	r25, r19
    27c4:	20 f4       	brcc	.+8      	; 0x27ce <mbSendRequestReadInputStatus+0x5e>
		++lpData->byte_number;
    27c6:	4f 5f       	subi	r20, 0xFF	; 255
    27c8:	17 96       	adiw	r26, 0x07	; 7
    27ca:	4c 93       	st	X, r20
    27cc:	17 97       	sbiw	r26, 0x07	; 7
	}

	txBuffer[0] = lpData->address;
    27ce:	11 96       	adiw	r26, 0x01	; 1
    27d0:	8c 91       	ld	r24, X
    27d2:	11 97       	sbiw	r26, 0x01	; 1
    27d4:	89 83       	std	Y+1, r24	; 0x01
	txBuffer[1] = 2;
    27d6:	82 e0       	ldi	r24, 0x02	; 2
    27d8:	8a 83       	std	Y+2, r24	; 0x02

	txBuffer[2] = lpData->inputs_address>>8;
    27da:	1b 82       	std	Y+3, r1	; 0x03
	txBuffer[3] = lpData->inputs_address;
    27dc:	14 96       	adiw	r26, 0x04	; 4
    27de:	8c 91       	ld	r24, X
    27e0:	14 97       	sbiw	r26, 0x04	; 4
    27e2:	8c 83       	std	Y+4, r24	; 0x04

	txBuffer[4] = lpData->inputs_number>>8;
    27e4:	16 96       	adiw	r26, 0x06	; 6
    27e6:	8c 91       	ld	r24, X
    27e8:	16 97       	sbiw	r26, 0x06	; 6
    27ea:	8d 83       	std	Y+5, r24	; 0x05
	txBuffer[5] = lpData->inputs_number;
    27ec:	15 96       	adiw	r26, 0x05	; 5
    27ee:	8c 91       	ld	r24, X
    27f0:	8e 83       	std	Y+6, r24	; 0x06

	mbRtuAddCrcAndSendBuffer( txBuffer, 8 );
    27f2:	ce 01       	movw	r24, r28
    27f4:	01 96       	adiw	r24, 0x01	; 1
    27f6:	68 e0       	ldi	r22, 0x08	; 8
    27f8:	70 e0       	ldi	r23, 0x00	; 0
    27fa:	0e 94 cb 12 	call	0x2596	; 0x2596 <mbRtuAddCrcAndSendBuffer>
}
    27fe:	28 96       	adiw	r28, 0x08	; 8
    2800:	0f b6       	in	r0, 0x3f	; 63
    2802:	f8 94       	cli
    2804:	de bf       	out	0x3e, r29	; 62
    2806:	0f be       	out	0x3f, r0	; 63
    2808:	cd bf       	out	0x3d, r28	; 61
    280a:	cf 91       	pop	r28
    280c:	df 91       	pop	r29
    280e:	08 95       	ret

00002810 <rs485Task>:

volatile static uint8_t usRS485PortAsMaster = 0;

void rs485Task( void )
{
	if( !ucChanelCount || !usRS485PortAsMaster ) {
    2810:	80 91 a4 03 	lds	r24, 0x03A4
    2814:	88 23       	and	r24, r24
    2816:	09 f4       	brne	.+2      	; 0x281a <rs485Task+0xa>
    2818:	68 c1       	rjmp	.+720    	; 0x2aea <rs485Task+0x2da>
    281a:	80 91 a3 03 	lds	r24, 0x03A3
    281e:	88 23       	and	r24, r24
    2820:	09 f4       	brne	.+2      	; 0x2824 <rs485Task+0x14>
    2822:	63 c1       	rjmp	.+710    	; 0x2aea <rs485Task+0x2da>
		return;
	}

	if( !uiSysRS485SendRequestTimer ) {
    2824:	80 91 34 01 	lds	r24, 0x0134
    2828:	90 91 35 01 	lds	r25, 0x0135
    282c:	89 2b       	or	r24, r25
    282e:	09 f0       	breq	.+2      	; 0x2832 <rs485Task+0x22>
    2830:	88 c0       	rjmp	.+272    	; 0x2942 <rs485Task+0x132>

		ucRS485ChanelIndex = ucRS485ChanelCounter;
    2832:	80 91 a5 03 	lds	r24, 0x03A5
    2836:	80 93 a6 03 	sts	0x03A6, r24
		if( ++ucRS485ChanelCounter >= ucChanelCount ) {
    283a:	80 91 a5 03 	lds	r24, 0x03A5
    283e:	8f 5f       	subi	r24, 0xFF	; 255
    2840:	80 93 a5 03 	sts	0x03A5, r24
    2844:	90 91 a5 03 	lds	r25, 0x03A5
    2848:	80 91 a4 03 	lds	r24, 0x03A4
    284c:	98 17       	cp	r25, r24
    284e:	40 f0       	brcs	.+16     	; 0x2860 <rs485Task+0x50>
			ucRS485ChanelCounter = 0;
    2850:	10 92 a5 03 	sts	0x03A5, r1
			PORTG ^= MCU_PG1_bm;
    2854:	80 91 65 00 	lds	r24, 0x0065
    2858:	92 e0       	ldi	r25, 0x02	; 2
    285a:	89 27       	eor	r24, r25
    285c:	80 93 65 00 	sts	0x0065, r24
		}

		if( NULL == lpArrRS485Chanel[ ucRS485ChanelIndex ] ) {
    2860:	e0 91 a6 03 	lds	r30, 0x03A6
    2864:	f0 e0       	ldi	r31, 0x00	; 0
    2866:	ee 0f       	add	r30, r30
    2868:	ff 1f       	adc	r31, r31
    286a:	ec 54       	subi	r30, 0x4C	; 76
    286c:	fb 4f       	sbci	r31, 0xFB	; 251
    286e:	80 81       	ld	r24, Z
    2870:	91 81       	ldd	r25, Z+1	; 0x01
    2872:	89 2b       	or	r24, r25
    2874:	09 f4       	brne	.+2      	; 0x2878 <rs485Task+0x68>
    2876:	39 c1       	rjmp	.+626    	; 0x2aea <rs485Task+0x2da>

		/*
			  xx .      
			  RS485 .
		*/
		lpArrRS485Chanel[ ucRS485ChanelIndex ]->ucFlag = 0;
    2878:	e0 91 a6 03 	lds	r30, 0x03A6
    287c:	f0 e0       	ldi	r31, 0x00	; 0
    287e:	ee 0f       	add	r30, r30
    2880:	ff 1f       	adc	r31, r31
    2882:	ec 54       	subi	r30, 0x4C	; 76
    2884:	fb 4f       	sbci	r31, 0xFB	; 251
    2886:	01 90       	ld	r0, Z+
    2888:	f0 81       	ld	r31, Z
    288a:	e0 2d       	mov	r30, r0
    288c:	15 82       	std	Z+5, r1	; 0x05
		lpArrRS485Chanel[ ucRS485ChanelIndex ]->rs485SetUartSetings( lpArrRS485Chanel[ ucRS485ChanelIndex ]->lpData );
    288e:	e0 91 a6 03 	lds	r30, 0x03A6
    2892:	f0 e0       	ldi	r31, 0x00	; 0
    2894:	ee 0f       	add	r30, r30
    2896:	ff 1f       	adc	r31, r31
    2898:	ec 54       	subi	r30, 0x4C	; 76
    289a:	fb 4f       	sbci	r31, 0xFB	; 251
    289c:	a0 81       	ld	r26, Z
    289e:	b1 81       	ldd	r27, Z+1	; 0x01
    28a0:	e0 91 a6 03 	lds	r30, 0x03A6
    28a4:	f0 e0       	ldi	r31, 0x00	; 0
    28a6:	ee 0f       	add	r30, r30
    28a8:	ff 1f       	adc	r31, r31
    28aa:	ec 54       	subi	r30, 0x4C	; 76
    28ac:	fb 4f       	sbci	r31, 0xFB	; 251
    28ae:	01 90       	ld	r0, Z+
    28b0:	f0 81       	ld	r31, Z
    28b2:	e0 2d       	mov	r30, r0
    28b4:	1b 96       	adiw	r26, 0x0b	; 11
    28b6:	2d 91       	ld	r18, X+
    28b8:	3c 91       	ld	r19, X
    28ba:	1c 97       	sbiw	r26, 0x0c	; 12
    28bc:	80 81       	ld	r24, Z
    28be:	91 81       	ldd	r25, Z+1	; 0x01
    28c0:	f9 01       	movw	r30, r18
    28c2:	09 95       	icall
		lpArrRS485Chanel[ ucRS485ChanelIndex ]->rs485SendRequestFunc( lpArrRS485Chanel[ ucRS485ChanelIndex ]->lpData );
    28c4:	e0 91 a6 03 	lds	r30, 0x03A6
    28c8:	f0 e0       	ldi	r31, 0x00	; 0
    28ca:	ee 0f       	add	r30, r30
    28cc:	ff 1f       	adc	r31, r31
    28ce:	ec 54       	subi	r30, 0x4C	; 76
    28d0:	fb 4f       	sbci	r31, 0xFB	; 251
    28d2:	a0 81       	ld	r26, Z
    28d4:	b1 81       	ldd	r27, Z+1	; 0x01
    28d6:	e0 91 a6 03 	lds	r30, 0x03A6
    28da:	f0 e0       	ldi	r31, 0x00	; 0
    28dc:	ee 0f       	add	r30, r30
    28de:	ff 1f       	adc	r31, r31
    28e0:	ec 54       	subi	r30, 0x4C	; 76
    28e2:	fb 4f       	sbci	r31, 0xFB	; 251
    28e4:	01 90       	ld	r0, Z+
    28e6:	f0 81       	ld	r31, Z
    28e8:	e0 2d       	mov	r30, r0
    28ea:	1f 96       	adiw	r26, 0x0f	; 15
    28ec:	2d 91       	ld	r18, X+
    28ee:	3c 91       	ld	r19, X
    28f0:	50 97       	sbiw	r26, 0x10	; 16
    28f2:	80 81       	ld	r24, Z
    28f4:	91 81       	ldd	r25, Z+1	; 0x01
    28f6:	f9 01       	movw	r30, r18
    28f8:	09 95       	icall

		//     + Timeout
		uiSysRS485ReciverTimer		= lpArrRS485Chanel[ ucRS485ChanelIndex ]->msReadTimeOut;
    28fa:	e0 91 a6 03 	lds	r30, 0x03A6
    28fe:	f0 e0       	ldi	r31, 0x00	; 0
    2900:	ee 0f       	add	r30, r30
    2902:	ff 1f       	adc	r31, r31
    2904:	ec 54       	subi	r30, 0x4C	; 76
    2906:	fb 4f       	sbci	r31, 0xFB	; 251
    2908:	01 90       	ld	r0, Z+
    290a:	f0 81       	ld	r31, Z
    290c:	e0 2d       	mov	r30, r0
    290e:	82 81       	ldd	r24, Z+2	; 0x02
    2910:	93 81       	ldd	r25, Z+3	; 0x03
    2912:	90 93 a2 03 	sts	0x03A2, r25
    2916:	80 93 a1 03 	sts	0x03A1, r24
		uiSysRS485SendRequestTimer	= lpArrRS485Chanel[ ucRS485ChanelIndex ]->msReadTimeOut + __RS485_PAUSE_FOR_NEXT_REQUEST__;
    291a:	e0 91 a6 03 	lds	r30, 0x03A6
    291e:	f0 e0       	ldi	r31, 0x00	; 0
    2920:	ee 0f       	add	r30, r30
    2922:	ff 1f       	adc	r31, r31
    2924:	ec 54       	subi	r30, 0x4C	; 76
    2926:	fb 4f       	sbci	r31, 0xFB	; 251
    2928:	01 90       	ld	r0, Z+
    292a:	f0 81       	ld	r31, Z
    292c:	e0 2d       	mov	r30, r0
    292e:	20 91 36 01 	lds	r18, 0x0136
    2932:	82 81       	ldd	r24, Z+2	; 0x02
    2934:	93 81       	ldd	r25, Z+3	; 0x03
    2936:	82 0f       	add	r24, r18
    2938:	91 1d       	adc	r25, r1
    293a:	90 93 35 01 	sts	0x0135, r25
    293e:	80 93 34 01 	sts	0x0134, r24
	}

	if( uiSysRS485ReciverTimer ) {
    2942:	80 91 a1 03 	lds	r24, 0x03A1
    2946:	90 91 a2 03 	lds	r25, 0x03A2
    294a:	89 2b       	or	r24, r25
    294c:	09 f4       	brne	.+2      	; 0x2950 <rs485Task+0x140>
    294e:	62 c0       	rjmp	.+196    	; 0x2a14 <rs485Task+0x204>
		if( 1 ) {//|| rs485ReciverTimer != rs485ReciverTimerOld ) {
			rs485ReciverTimerOld = uiSysRS485ReciverTimer;
    2950:	80 91 a1 03 	lds	r24, 0x03A1
    2954:	90 91 a2 03 	lds	r25, 0x03A2
    2958:	90 93 a8 03 	sts	0x03A8, r25
    295c:	80 93 a7 03 	sts	0x03A7, r24

			if( lpArrRS485Chanel[ ucRS485ChanelIndex ]->rs485GetResponseFunc( (uint8_t*)ucRS485rxBuffer, ucRS485rxState, lpArrRS485Chanel[ ucRS485ChanelIndex ]->lpData ) ) {
    2960:	e0 91 a6 03 	lds	r30, 0x03A6
    2964:	f0 e0       	ldi	r31, 0x00	; 0
    2966:	ee 0f       	add	r30, r30
    2968:	ff 1f       	adc	r31, r31
    296a:	ec 54       	subi	r30, 0x4C	; 76
    296c:	fb 4f       	sbci	r31, 0xFB	; 251
    296e:	a0 81       	ld	r26, Z
    2970:	b1 81       	ldd	r27, Z+1	; 0x01
    2972:	60 91 b1 04 	lds	r22, 0x04B1
    2976:	e0 91 a6 03 	lds	r30, 0x03A6
    297a:	f0 e0       	ldi	r31, 0x00	; 0
    297c:	ee 0f       	add	r30, r30
    297e:	ff 1f       	adc	r31, r31
    2980:	ec 54       	subi	r30, 0x4C	; 76
    2982:	fb 4f       	sbci	r31, 0xFB	; 251
    2984:	01 90       	ld	r0, Z+
    2986:	f0 81       	ld	r31, Z
    2988:	e0 2d       	mov	r30, r0
    298a:	40 81       	ld	r20, Z
    298c:	51 81       	ldd	r21, Z+1	; 0x01
    298e:	51 96       	adiw	r26, 0x11	; 17
    2990:	ed 91       	ld	r30, X+
    2992:	fc 91       	ld	r31, X
    2994:	52 97       	sbiw	r26, 0x12	; 18
    2996:	80 91 b2 04 	lds	r24, 0x04B2
    299a:	90 91 b3 04 	lds	r25, 0x04B3
    299e:	09 95       	icall
    29a0:	88 23       	and	r24, r24
    29a2:	09 f4       	brne	.+2      	; 0x29a6 <rs485Task+0x196>
    29a4:	a2 c0       	rjmp	.+324    	; 0x2aea <rs485Task+0x2da>
				lpArrRS485Chanel[ ucRS485ChanelIndex ]->rs485ClrTimeOutError( lpArrRS485Chanel[ ucRS485ChanelIndex ]->lpData );
    29a6:	e0 91 a6 03 	lds	r30, 0x03A6
    29aa:	f0 e0       	ldi	r31, 0x00	; 0
    29ac:	ee 0f       	add	r30, r30
    29ae:	ff 1f       	adc	r31, r31
    29b0:	ec 54       	subi	r30, 0x4C	; 76
    29b2:	fb 4f       	sbci	r31, 0xFB	; 251
    29b4:	a0 81       	ld	r26, Z
    29b6:	b1 81       	ldd	r27, Z+1	; 0x01
    29b8:	e0 91 a6 03 	lds	r30, 0x03A6
    29bc:	f0 e0       	ldi	r31, 0x00	; 0
    29be:	ee 0f       	add	r30, r30
    29c0:	ff 1f       	adc	r31, r31
    29c2:	ec 54       	subi	r30, 0x4C	; 76
    29c4:	fb 4f       	sbci	r31, 0xFB	; 251
    29c6:	01 90       	ld	r0, Z+
    29c8:	f0 81       	ld	r31, Z
    29ca:	e0 2d       	mov	r30, r0
    29cc:	19 96       	adiw	r26, 0x09	; 9
    29ce:	2d 91       	ld	r18, X+
    29d0:	3c 91       	ld	r19, X
    29d2:	1a 97       	sbiw	r26, 0x0a	; 10
    29d4:	80 81       	ld	r24, Z
    29d6:	91 81       	ldd	r25, Z+1	; 0x01
    29d8:	f9 01       	movw	r30, r18
    29da:	09 95       	icall
				lpArrRS485Chanel[ ucRS485ChanelIndex ]->rxErrorCounter = 0;
    29dc:	e0 91 a6 03 	lds	r30, 0x03A6
    29e0:	f0 e0       	ldi	r31, 0x00	; 0
    29e2:	ee 0f       	add	r30, r30
    29e4:	ff 1f       	adc	r31, r31
    29e6:	ec 54       	subi	r30, 0x4C	; 76
    29e8:	fb 4f       	sbci	r31, 0xFB	; 251
    29ea:	01 90       	ld	r0, Z+
    29ec:	f0 81       	ld	r31, Z
    29ee:	e0 2d       	mov	r30, r0
    29f0:	16 82       	std	Z+6, r1	; 0x06
				lpArrRS485Chanel[ ucRS485ChanelIndex ]->ucFlag = 1; // OK
    29f2:	e0 91 a6 03 	lds	r30, 0x03A6
    29f6:	f0 e0       	ldi	r31, 0x00	; 0
    29f8:	ee 0f       	add	r30, r30
    29fa:	ff 1f       	adc	r31, r31
    29fc:	ec 54       	subi	r30, 0x4C	; 76
    29fe:	fb 4f       	sbci	r31, 0xFB	; 251
    2a00:	01 90       	ld	r0, Z+
    2a02:	f0 81       	ld	r31, Z
    2a04:	e0 2d       	mov	r30, r0
    2a06:	81 e0       	ldi	r24, 0x01	; 1
    2a08:	85 83       	std	Z+5, r24	; 0x05

				uiSysRS485ReciverTimer = 0;
    2a0a:	10 92 a2 03 	sts	0x03A2, r1
    2a0e:	10 92 a1 03 	sts	0x03A1, r1
    2a12:	08 95       	ret
			}
		}
	} else {
		lpArrRS485Chanel[ ucRS485ChanelIndex ]->rs485RestoreUartSetings( lpArrRS485Chanel[ ucRS485ChanelIndex ]->lpData );
    2a14:	e0 91 a6 03 	lds	r30, 0x03A6
    2a18:	f0 e0       	ldi	r31, 0x00	; 0
    2a1a:	ee 0f       	add	r30, r30
    2a1c:	ff 1f       	adc	r31, r31
    2a1e:	ec 54       	subi	r30, 0x4C	; 76
    2a20:	fb 4f       	sbci	r31, 0xFB	; 251
    2a22:	a0 81       	ld	r26, Z
    2a24:	b1 81       	ldd	r27, Z+1	; 0x01
    2a26:	e0 91 a6 03 	lds	r30, 0x03A6
    2a2a:	f0 e0       	ldi	r31, 0x00	; 0
    2a2c:	ee 0f       	add	r30, r30
    2a2e:	ff 1f       	adc	r31, r31
    2a30:	ec 54       	subi	r30, 0x4C	; 76
    2a32:	fb 4f       	sbci	r31, 0xFB	; 251
    2a34:	01 90       	ld	r0, Z+
    2a36:	f0 81       	ld	r31, Z
    2a38:	e0 2d       	mov	r30, r0
    2a3a:	1d 96       	adiw	r26, 0x0d	; 13
    2a3c:	2d 91       	ld	r18, X+
    2a3e:	3c 91       	ld	r19, X
    2a40:	1e 97       	sbiw	r26, 0x0e	; 14
    2a42:	80 81       	ld	r24, Z
    2a44:	91 81       	ldd	r25, Z+1	; 0x01
    2a46:	f9 01       	movw	r30, r18
    2a48:	09 95       	icall

		if( !lpArrRS485Chanel[ ucRS485ChanelIndex ]->ucFlag ) {
    2a4a:	e0 91 a6 03 	lds	r30, 0x03A6
    2a4e:	f0 e0       	ldi	r31, 0x00	; 0
    2a50:	ee 0f       	add	r30, r30
    2a52:	ff 1f       	adc	r31, r31
    2a54:	ec 54       	subi	r30, 0x4C	; 76
    2a56:	fb 4f       	sbci	r31, 0xFB	; 251
    2a58:	01 90       	ld	r0, Z+
    2a5a:	f0 81       	ld	r31, Z
    2a5c:	e0 2d       	mov	r30, r0
    2a5e:	85 81       	ldd	r24, Z+5	; 0x05
    2a60:	88 23       	and	r24, r24
    2a62:	09 f0       	breq	.+2      	; 0x2a66 <rs485Task+0x256>
    2a64:	42 c0       	rjmp	.+132    	; 0x2aea <rs485Task+0x2da>
			lpArrRS485Chanel[ ucRS485ChanelIndex ]->ucFlag = 2; // Timeout
    2a66:	e0 91 a6 03 	lds	r30, 0x03A6
    2a6a:	f0 e0       	ldi	r31, 0x00	; 0
    2a6c:	ee 0f       	add	r30, r30
    2a6e:	ff 1f       	adc	r31, r31
    2a70:	ec 54       	subi	r30, 0x4C	; 76
    2a72:	fb 4f       	sbci	r31, 0xFB	; 251
    2a74:	01 90       	ld	r0, Z+
    2a76:	f0 81       	ld	r31, Z
    2a78:	e0 2d       	mov	r30, r0
    2a7a:	82 e0       	ldi	r24, 0x02	; 2
    2a7c:	85 83       	std	Z+5, r24	; 0x05

			//  N timeout     timeout 
			if( lpArrRS485Chanel[ ucRS485ChanelIndex ]->rxErrorCounter < 5 ) {
    2a7e:	e0 91 a6 03 	lds	r30, 0x03A6
    2a82:	f0 e0       	ldi	r31, 0x00	; 0
    2a84:	ee 0f       	add	r30, r30
    2a86:	ff 1f       	adc	r31, r31
    2a88:	ec 54       	subi	r30, 0x4C	; 76
    2a8a:	fb 4f       	sbci	r31, 0xFB	; 251
    2a8c:	01 90       	ld	r0, Z+
    2a8e:	f0 81       	ld	r31, Z
    2a90:	e0 2d       	mov	r30, r0
    2a92:	86 81       	ldd	r24, Z+6	; 0x06
    2a94:	85 30       	cpi	r24, 0x05	; 5
    2a96:	70 f4       	brcc	.+28     	; 0x2ab4 <rs485Task+0x2a4>
				++lpArrRS485Chanel[ ucRS485ChanelIndex ]->rxErrorCounter;
    2a98:	e0 91 a6 03 	lds	r30, 0x03A6
    2a9c:	f0 e0       	ldi	r31, 0x00	; 0
    2a9e:	ee 0f       	add	r30, r30
    2aa0:	ff 1f       	adc	r31, r31
    2aa2:	ec 54       	subi	r30, 0x4C	; 76
    2aa4:	fb 4f       	sbci	r31, 0xFB	; 251
    2aa6:	01 90       	ld	r0, Z+
    2aa8:	f0 81       	ld	r31, Z
    2aaa:	e0 2d       	mov	r30, r0
    2aac:	86 81       	ldd	r24, Z+6	; 0x06
    2aae:	8f 5f       	subi	r24, 0xFF	; 255
    2ab0:	86 83       	std	Z+6, r24	; 0x06
    2ab2:	08 95       	ret
			} else {
				lpArrRS485Chanel[ ucRS485ChanelIndex ]->rs485SetTimeOutError( lpArrRS485Chanel[ ucRS485ChanelIndex ]->lpData );
    2ab4:	e0 91 a6 03 	lds	r30, 0x03A6
    2ab8:	f0 e0       	ldi	r31, 0x00	; 0
    2aba:	ee 0f       	add	r30, r30
    2abc:	ff 1f       	adc	r31, r31
    2abe:	ec 54       	subi	r30, 0x4C	; 76
    2ac0:	fb 4f       	sbci	r31, 0xFB	; 251
    2ac2:	a0 81       	ld	r26, Z
    2ac4:	b1 81       	ldd	r27, Z+1	; 0x01
    2ac6:	e0 91 a6 03 	lds	r30, 0x03A6
    2aca:	f0 e0       	ldi	r31, 0x00	; 0
    2acc:	ee 0f       	add	r30, r30
    2ace:	ff 1f       	adc	r31, r31
    2ad0:	ec 54       	subi	r30, 0x4C	; 76
    2ad2:	fb 4f       	sbci	r31, 0xFB	; 251
    2ad4:	01 90       	ld	r0, Z+
    2ad6:	f0 81       	ld	r31, Z
    2ad8:	e0 2d       	mov	r30, r0
    2ada:	17 96       	adiw	r26, 0x07	; 7
    2adc:	2d 91       	ld	r18, X+
    2ade:	3c 91       	ld	r19, X
    2ae0:	18 97       	sbiw	r26, 0x08	; 8
    2ae2:	80 81       	ld	r24, Z
    2ae4:	91 81       	ldd	r25, Z+1	; 0x01
    2ae6:	f9 01       	movw	r30, r18
    2ae8:	09 95       	icall
    2aea:	08 95       	ret

00002aec <rs485TaskEnable>:
	}
}

void rs485TaskEnable( void )
{
	usRS485PortAsMaster = 1;
    2aec:	81 e0       	ldi	r24, 0x01	; 1
    2aee:	80 93 a3 03 	sts	0x03A3, r24
}
    2af2:	08 95       	ret

00002af4 <rs485TaskDisable>:

void rs485TaskDisable( void )
{
	usRS485PortAsMaster = 0;
    2af4:	10 92 a3 03 	sts	0x03A3, r1
}
    2af8:	08 95       	ret

00002afa <rs485TaskIsEnable>:

uint8_t rs485TaskIsEnable( void )
{
	return usRS485PortAsMaster;
    2afa:	80 91 a3 03 	lds	r24, 0x03A3
}
    2afe:	08 95       	ret

00002b00 <rs485TaskInit>:
	usRS485PortAsMaster = 1;
}

void rs485TaskDisable( void )
{
	usRS485PortAsMaster = 0;
    2b00:	10 92 a3 03 	sts	0x03A3, r1
{
	uint8_t i;

	rs485TaskDisable();

	ucRS485txBuffer = ucRS485txrxBuffer;
    2b04:	89 ea       	ldi	r24, 0xA9	; 169
    2b06:	93 e0       	ldi	r25, 0x03	; 3
    2b08:	90 93 af 04 	sts	0x04AF, r25
    2b0c:	80 93 ae 04 	sts	0x04AE, r24
	ucRS485rxBuffer = ucRS485txrxBuffer;
    2b10:	90 93 b3 04 	sts	0x04B3, r25
    2b14:	80 93 b2 04 	sts	0x04B2, r24

	ucChanelCount = 0;
    2b18:	10 92 a4 03 	sts	0x03A4, r1
    2b1c:	80 e0       	ldi	r24, 0x00	; 0
    2b1e:	90 e0       	ldi	r25, 0x00	; 0
	for( i = 0; i < size_of_array( lpArrRS485Chanel ); i++ ) {
		lpArrRS485Chanel[i] = NULL;
    2b20:	fc 01       	movw	r30, r24
    2b22:	ee 0f       	add	r30, r30
    2b24:	ff 1f       	adc	r31, r31
    2b26:	ec 54       	subi	r30, 0x4C	; 76
    2b28:	fb 4f       	sbci	r31, 0xFB	; 251
    2b2a:	11 82       	std	Z+1, r1	; 0x01
    2b2c:	10 82       	st	Z, r1
    2b2e:	01 96       	adiw	r24, 0x01	; 1

	ucRS485txBuffer = ucRS485txrxBuffer;
	ucRS485rxBuffer = ucRS485txrxBuffer;

	ucChanelCount = 0;
	for( i = 0; i < size_of_array( lpArrRS485Chanel ); i++ ) {
    2b30:	82 33       	cpi	r24, 0x32	; 50
    2b32:	91 05       	cpc	r25, r1
    2b34:	a9 f7       	brne	.-22     	; 0x2b20 <rs485TaskInit+0x20>
		lpArrRS485Chanel[i] = NULL;
	}
}
    2b36:	08 95       	ret

00002b38 <rs485AddChanel>:

uint8_t rs485AddChanel( LP_OBJ_RS485_CHANEL lpChanel )
{
	lpArrRS485Chanel[ ucChanelCount ] = lpChanel;
    2b38:	e0 91 a4 03 	lds	r30, 0x03A4
    2b3c:	f0 e0       	ldi	r31, 0x00	; 0
    2b3e:	ee 0f       	add	r30, r30
    2b40:	ff 1f       	adc	r31, r31
    2b42:	ec 54       	subi	r30, 0x4C	; 76
    2b44:	fb 4f       	sbci	r31, 0xFB	; 251
    2b46:	91 83       	std	Z+1, r25	; 0x01
    2b48:	80 83       	st	Z, r24

	if( ++ucChanelCount > size_of_array( lpArrRS485Chanel ) ) {
    2b4a:	80 91 a4 03 	lds	r24, 0x03A4
    2b4e:	8f 5f       	subi	r24, 0xFF	; 255
    2b50:	80 93 a4 03 	sts	0x03A4, r24
    2b54:	80 91 a4 03 	lds	r24, 0x03A4
    2b58:	83 33       	cpi	r24, 0x33	; 51
    2b5a:	10 f4       	brcc	.+4      	; 0x2b60 <rs485AddChanel+0x28>
    2b5c:	81 e0       	ldi	r24, 0x01	; 1
    2b5e:	08 95       	ret
		ucChanelCount = size_of_array( lpArrRS485Chanel );
    2b60:	82 e3       	ldi	r24, 0x32	; 50
    2b62:	80 93 a4 03 	sts	0x03A4, r24
    2b66:	80 e0       	ldi	r24, 0x00	; 0
		return 0;
	}

	return 1;
}
    2b68:	08 95       	ret

00002b6a <rs485ChanelDefInit>:

void rs485ChanelDefInit( LP_OBJ_RS485_CHANEL lpChanel )
{
    2b6a:	fc 01       	movw	r30, r24
	lpChanel->lpData = NULL;
    2b6c:	11 82       	std	Z+1, r1	; 0x01
    2b6e:	10 82       	st	Z, r1

	lpChanel->msReadTimeOut = 100;
    2b70:	84 e6       	ldi	r24, 0x64	; 100
    2b72:	90 e0       	ldi	r25, 0x00	; 0
    2b74:	93 83       	std	Z+3, r25	; 0x03
    2b76:	82 83       	std	Z+2, r24	; 0x02
	lpChanel->ucEnableRequest = 0;
    2b78:	14 82       	std	Z+4, r1	; 0x04
	lpChanel->rxErrorCounter = 0;
    2b7a:	16 82       	std	Z+6, r1	; 0x06
	lpChanel->ucFlag = 0;
    2b7c:	15 82       	std	Z+5, r1	; 0x05

	lpChanel->rs485SetUartSetings = rs485SetUartSetingsNullFunc;
    2b7e:	8b ed       	ldi	r24, 0xDB	; 219
    2b80:	95 e1       	ldi	r25, 0x15	; 21
    2b82:	94 87       	std	Z+12, r25	; 0x0c
    2b84:	83 87       	std	Z+11, r24	; 0x0b
	lpChanel->rs485RestoreUartSetings = rs485RestoreUartSetingsNullFunc;
    2b86:	8c ed       	ldi	r24, 0xDC	; 220
    2b88:	95 e1       	ldi	r25, 0x15	; 21
    2b8a:	96 87       	std	Z+14, r25	; 0x0e
    2b8c:	85 87       	std	Z+13, r24	; 0x0d

	lpChanel->rs485SendRequestFunc = rs485sendRequestNullFunc;
    2b8e:	88 ed       	ldi	r24, 0xD8	; 216
    2b90:	95 e1       	ldi	r25, 0x15	; 21
    2b92:	90 8b       	std	Z+16, r25	; 0x10
    2b94:	87 87       	std	Z+15, r24	; 0x0f
	lpChanel->rs485GetResponseFunc = rs485getResponseNullFunc;
    2b96:	89 ed       	ldi	r24, 0xD9	; 217
    2b98:	95 e1       	ldi	r25, 0x15	; 21
    2b9a:	92 8b       	std	Z+18, r25	; 0x12
    2b9c:	81 8b       	std	Z+17, r24	; 0x11

	lpChanel->rs485SetTimeOutError = rs485SetTimeOutErrorNullFunc;
    2b9e:	8d ed       	ldi	r24, 0xDD	; 221
    2ba0:	95 e1       	ldi	r25, 0x15	; 21
    2ba2:	90 87       	std	Z+8, r25	; 0x08
    2ba4:	87 83       	std	Z+7, r24	; 0x07
	lpChanel->rs485ClrTimeOutError = rs485ClrTimeOutErrorNullFunc;
    2ba6:	8e ed       	ldi	r24, 0xDE	; 222
    2ba8:	95 e1       	ldi	r25, 0x15	; 21
    2baa:	92 87       	std	Z+10, r25	; 0x0a
    2bac:	81 87       	std	Z+9, r24	; 0x09
}
    2bae:	08 95       	ret

00002bb0 <rs485sendRequestNullFunc>:

void rs485sendRequestNullFunc( void *lpData )
{
}
    2bb0:	08 95       	ret

00002bb2 <rs485getResponseNullFunc>:

uint8_t rs485getResponseNullFunc( uint8_t *rxBuffer, uint8_t len, void *lpData )
{
	return 1;
}
    2bb2:	81 e0       	ldi	r24, 0x01	; 1
    2bb4:	08 95       	ret

00002bb6 <rs485SetUartSetingsNullFunc>:

void rs485SetUartSetingsNullFunc( void *lpData )
{
}
    2bb6:	08 95       	ret

00002bb8 <rs485RestoreUartSetingsNullFunc>:

void rs485RestoreUartSetingsNullFunc( void *lpData )
{
}
    2bb8:	08 95       	ret

00002bba <rs485SetTimeOutErrorNullFunc>:

void rs485SetTimeOutErrorNullFunc( void *lpData )
{
}
    2bba:	08 95       	ret

00002bbc <rs485ClrTimeOutErrorNullFunc>:

void rs485ClrTimeOutErrorNullFunc( void *lpData )
{
}
    2bbc:	08 95       	ret

00002bbe <__vector_20>:

	UDR0 = ucRS485txBuffer[ ucRS485txState ];
}

ISR( USART0_TX_vect )
{
    2bbe:	1f 92       	push	r1
    2bc0:	0f 92       	push	r0
    2bc2:	0f b6       	in	r0, 0x3f	; 63
    2bc4:	0f 92       	push	r0
    2bc6:	0b b6       	in	r0, 0x3b	; 59
    2bc8:	0f 92       	push	r0
    2bca:	11 24       	eor	r1, r1
    2bcc:	8f 93       	push	r24
    2bce:	9f 93       	push	r25
    2bd0:	ef 93       	push	r30
    2bd2:	ff 93       	push	r31
	if( !usRS485PortAsMaster ) {
    2bd4:	80 91 a3 03 	lds	r24, 0x03A3
    2bd8:	88 23       	and	r24, r24
    2bda:	11 f4       	brne	.+4      	; 0x2be0 <__vector_20+0x22>
		disable_rs485_transmit();
    2bdc:	1a 98       	cbi	0x03, 2	; 3
    2bde:	20 c0       	rjmp	.+64     	; 0x2c20 <__vector_20+0x62>
	} else {
		if( ++ucRS485txState != ucRS485txBufferLenght ) {
    2be0:	80 91 ad 04 	lds	r24, 0x04AD
    2be4:	8f 5f       	subi	r24, 0xFF	; 255
    2be6:	80 93 ad 04 	sts	0x04AD, r24
    2bea:	90 91 ad 04 	lds	r25, 0x04AD
    2bee:	80 91 b0 04 	lds	r24, 0x04B0
    2bf2:	98 17       	cp	r25, r24
    2bf4:	59 f0       	breq	.+22     	; 0x2c0c <__vector_20+0x4e>
			UDR0 = ucRS485txBuffer[ ucRS485txState ];
    2bf6:	80 91 ad 04 	lds	r24, 0x04AD
    2bfa:	e0 91 ae 04 	lds	r30, 0x04AE
    2bfe:	f0 91 af 04 	lds	r31, 0x04AF
    2c02:	e8 0f       	add	r30, r24
    2c04:	f1 1d       	adc	r31, r1
    2c06:	80 81       	ld	r24, Z
    2c08:	8c b9       	out	0x0c, r24	; 12
    2c0a:	0a c0       	rjmp	.+20     	; 0x2c20 <__vector_20+0x62>
		} else {
			disable_rs485_transmit();
    2c0c:	1a 98       	cbi	0x03, 2	; 3
			UCSR0B |= _BV( RXEN0 ) | _BV( RXCIE0 );
    2c0e:	8a b1       	in	r24, 0x0a	; 10
    2c10:	80 69       	ori	r24, 0x90	; 144
    2c12:	8a b9       	out	0x0a, r24	; 10

			ucRS485txState = ucRS485txBufferLenght = 0;
    2c14:	10 92 b0 04 	sts	0x04B0, r1
    2c18:	80 91 b0 04 	lds	r24, 0x04B0
    2c1c:	80 93 ad 04 	sts	0x04AD, r24
		}
	}
}
    2c20:	ff 91       	pop	r31
    2c22:	ef 91       	pop	r30
    2c24:	9f 91       	pop	r25
    2c26:	8f 91       	pop	r24
    2c28:	0f 90       	pop	r0
    2c2a:	0b be       	out	0x3b, r0	; 59
    2c2c:	0f 90       	pop	r0
    2c2e:	0f be       	out	0x3f, r0	; 63
    2c30:	0f 90       	pop	r0
    2c32:	1f 90       	pop	r1
    2c34:	18 95       	reti

00002c36 <__vector_18>:

ISR( USART0_RX_vect )
{
    2c36:	1f 92       	push	r1
    2c38:	0f 92       	push	r0
    2c3a:	0f b6       	in	r0, 0x3f	; 63
    2c3c:	0f 92       	push	r0
    2c3e:	0b b6       	in	r0, 0x3b	; 59
    2c40:	0f 92       	push	r0
    2c42:	11 24       	eor	r1, r1
    2c44:	2f 93       	push	r18
    2c46:	3f 93       	push	r19
    2c48:	4f 93       	push	r20
    2c4a:	5f 93       	push	r21
    2c4c:	6f 93       	push	r22
    2c4e:	7f 93       	push	r23
    2c50:	8f 93       	push	r24
    2c52:	9f 93       	push	r25
    2c54:	af 93       	push	r26
    2c56:	bf 93       	push	r27
    2c58:	ef 93       	push	r30
    2c5a:	ff 93       	push	r31
    2c5c:	df 93       	push	r29
    2c5e:	cf 93       	push	r28
    2c60:	0f 92       	push	r0
    2c62:	cd b7       	in	r28, 0x3d	; 61
    2c64:	de b7       	in	r29, 0x3e	; 62
	if( !usRS485PortAsMaster ) {
    2c66:	80 91 a3 03 	lds	r24, 0x03A3
    2c6a:	88 23       	and	r24, r24
    2c6c:	31 f4       	brne	.+12     	; 0x2c7a <__vector_18+0x44>
		pxMBFrameCBByteReceived();
    2c6e:	e0 91 0a 07 	lds	r30, 0x070A
    2c72:	f0 91 0b 07 	lds	r31, 0x070B
    2c76:	09 95       	icall
    2c78:	13 c0       	rjmp	.+38     	; 0x2ca0 <__vector_18+0x6a>
	} else {
		volatile char c = UDR0;
    2c7a:	8c b1       	in	r24, 0x0c	; 12
    2c7c:	89 83       	std	Y+1, r24	; 0x01

		if( ucRS485rxState < 260 ) {
    2c7e:	80 91 b1 04 	lds	r24, 0x04B1
			ucRS485rxBuffer[ ucRS485rxState ] = c;
    2c82:	80 91 b1 04 	lds	r24, 0x04B1
    2c86:	e0 91 b2 04 	lds	r30, 0x04B2
    2c8a:	f0 91 b3 04 	lds	r31, 0x04B3
    2c8e:	e8 0f       	add	r30, r24
    2c90:	f1 1d       	adc	r31, r1
    2c92:	89 81       	ldd	r24, Y+1	; 0x01
    2c94:	80 83       	st	Z, r24

			++ucRS485rxState;
    2c96:	80 91 b1 04 	lds	r24, 0x04B1
    2c9a:	8f 5f       	subi	r24, 0xFF	; 255
    2c9c:	80 93 b1 04 	sts	0x04B1, r24
		} else {
			ucRS485rxState = 0;
		}
	}
}
    2ca0:	0f 90       	pop	r0
    2ca2:	cf 91       	pop	r28
    2ca4:	df 91       	pop	r29
    2ca6:	ff 91       	pop	r31
    2ca8:	ef 91       	pop	r30
    2caa:	bf 91       	pop	r27
    2cac:	af 91       	pop	r26
    2cae:	9f 91       	pop	r25
    2cb0:	8f 91       	pop	r24
    2cb2:	7f 91       	pop	r23
    2cb4:	6f 91       	pop	r22
    2cb6:	5f 91       	pop	r21
    2cb8:	4f 91       	pop	r20
    2cba:	3f 91       	pop	r19
    2cbc:	2f 91       	pop	r18
    2cbe:	0f 90       	pop	r0
    2cc0:	0b be       	out	0x3b, r0	; 59
    2cc2:	0f 90       	pop	r0
    2cc4:	0f be       	out	0x3f, r0	; 63
    2cc6:	0f 90       	pop	r0
    2cc8:	1f 90       	pop	r1
    2cca:	18 95       	reti

00002ccc <__vector_19>:

ISR( USART0_UDRE_vect )
{
    2ccc:	1f 92       	push	r1
    2cce:	0f 92       	push	r0
    2cd0:	0f b6       	in	r0, 0x3f	; 63
    2cd2:	0f 92       	push	r0
    2cd4:	0b b6       	in	r0, 0x3b	; 59
    2cd6:	0f 92       	push	r0
    2cd8:	11 24       	eor	r1, r1
    2cda:	2f 93       	push	r18
    2cdc:	3f 93       	push	r19
    2cde:	4f 93       	push	r20
    2ce0:	5f 93       	push	r21
    2ce2:	6f 93       	push	r22
    2ce4:	7f 93       	push	r23
    2ce6:	8f 93       	push	r24
    2ce8:	9f 93       	push	r25
    2cea:	af 93       	push	r26
    2cec:	bf 93       	push	r27
    2cee:	ef 93       	push	r30
    2cf0:	ff 93       	push	r31
	if( !usRS485PortAsMaster ) {
    2cf2:	80 91 a3 03 	lds	r24, 0x03A3
    2cf6:	88 23       	and	r24, r24
    2cf8:	29 f4       	brne	.+10     	; 0x2d04 <__vector_19+0x38>
		pxMBFrameCBTransmitterEmpty();
    2cfa:	e0 91 06 07 	lds	r30, 0x0706
    2cfe:	f0 91 07 07 	lds	r31, 0x0707
    2d02:	09 95       	icall
	}
}
    2d04:	ff 91       	pop	r31
    2d06:	ef 91       	pop	r30
    2d08:	bf 91       	pop	r27
    2d0a:	af 91       	pop	r26
    2d0c:	9f 91       	pop	r25
    2d0e:	8f 91       	pop	r24
    2d10:	7f 91       	pop	r23
    2d12:	6f 91       	pop	r22
    2d14:	5f 91       	pop	r21
    2d16:	4f 91       	pop	r20
    2d18:	3f 91       	pop	r19
    2d1a:	2f 91       	pop	r18
    2d1c:	0f 90       	pop	r0
    2d1e:	0b be       	out	0x3b, r0	; 59
    2d20:	0f 90       	pop	r0
    2d22:	0f be       	out	0x3f, r0	; 63
    2d24:	0f 90       	pop	r0
    2d26:	1f 90       	pop	r1
    2d28:	18 95       	reti

00002d2a <initRS485>:

void initRS485( unsigned long ulBaudRate, uint8_t ucDataBits, uint8_t ucStopBits, uint8_t ucParity )
{
    2d2a:	cf 92       	push	r12
    2d2c:	df 92       	push	r13
    2d2e:	ef 92       	push	r14
    2d30:	ff 92       	push	r15
    2d32:	0f 93       	push	r16
    2d34:	6b 01       	movw	r12, r22
    2d36:	7c 01       	movw	r14, r24
	if( usRS485PortAsMaster ) {
    2d38:	80 91 a3 03 	lds	r24, 0x03A3
    2d3c:	88 23       	and	r24, r24
    2d3e:	09 f4       	brne	.+2      	; 0x2d42 <initRS485+0x18>
    2d40:	28 c1       	rjmp	.+592    	; 0x2f92 <initRS485+0x268>
		disable_rs485_transmit();
    2d42:	1a 98       	cbi	0x03, 2	; 3
		
		UCSR0A = 0;
    2d44:	1b b8       	out	0x0b, r1	; 11
		UCSR0B = 0;
    2d46:	1a b8       	out	0x0a, r1	; 10
		UCSR0C = 0;
    2d48:	10 92 95 00 	sts	0x0095, r1

		switch( ulBaudRate ) {
    2d4c:	80 e0       	ldi	r24, 0x00	; 0
    2d4e:	c8 16       	cp	r12, r24
    2d50:	86 e9       	ldi	r24, 0x96	; 150
    2d52:	d8 06       	cpc	r13, r24
    2d54:	80 e0       	ldi	r24, 0x00	; 0
    2d56:	e8 06       	cpc	r14, r24
    2d58:	80 e0       	ldi	r24, 0x00	; 0
    2d5a:	f8 06       	cpc	r15, r24
    2d5c:	09 f4       	brne	.+2      	; 0x2d60 <initRS485+0x36>
    2d5e:	c7 c0       	rjmp	.+398    	; 0x2eee <initRS485+0x1c4>
    2d60:	81 e0       	ldi	r24, 0x01	; 1
    2d62:	c8 16       	cp	r12, r24
    2d64:	86 e9       	ldi	r24, 0x96	; 150
    2d66:	d8 06       	cpc	r13, r24
    2d68:	80 e0       	ldi	r24, 0x00	; 0
    2d6a:	e8 06       	cpc	r14, r24
    2d6c:	80 e0       	ldi	r24, 0x00	; 0
    2d6e:	f8 06       	cpc	r15, r24
    2d70:	08 f0       	brcs	.+2      	; 0x2d74 <initRS485+0x4a>
    2d72:	47 c0       	rjmp	.+142    	; 0x2e02 <initRS485+0xd8>
    2d74:	80 e8       	ldi	r24, 0x80	; 128
    2d76:	c8 16       	cp	r12, r24
    2d78:	85 e2       	ldi	r24, 0x25	; 37
    2d7a:	d8 06       	cpc	r13, r24
    2d7c:	80 e0       	ldi	r24, 0x00	; 0
    2d7e:	e8 06       	cpc	r14, r24
    2d80:	80 e0       	ldi	r24, 0x00	; 0
    2d82:	f8 06       	cpc	r15, r24
    2d84:	09 f4       	brne	.+2      	; 0x2d88 <initRS485+0x5e>
    2d86:	9b c0       	rjmp	.+310    	; 0x2ebe <initRS485+0x194>
    2d88:	81 e8       	ldi	r24, 0x81	; 129
    2d8a:	c8 16       	cp	r12, r24
    2d8c:	85 e2       	ldi	r24, 0x25	; 37
    2d8e:	d8 06       	cpc	r13, r24
    2d90:	80 e0       	ldi	r24, 0x00	; 0
    2d92:	e8 06       	cpc	r14, r24
    2d94:	80 e0       	ldi	r24, 0x00	; 0
    2d96:	f8 06       	cpc	r15, r24
    2d98:	a8 f4       	brcc	.+42     	; 0x2dc4 <initRS485+0x9a>
    2d9a:	80 e6       	ldi	r24, 0x60	; 96
    2d9c:	c8 16       	cp	r12, r24
    2d9e:	89 e0       	ldi	r24, 0x09	; 9
    2da0:	d8 06       	cpc	r13, r24
    2da2:	80 e0       	ldi	r24, 0x00	; 0
    2da4:	e8 06       	cpc	r14, r24
    2da6:	80 e0       	ldi	r24, 0x00	; 0
    2da8:	f8 06       	cpc	r15, r24
    2daa:	09 f4       	brne	.+2      	; 0x2dae <initRS485+0x84>
    2dac:	7b c0       	rjmp	.+246    	; 0x2ea4 <initRS485+0x17a>
    2dae:	80 ec       	ldi	r24, 0xC0	; 192
    2db0:	c8 16       	cp	r12, r24
    2db2:	82 e1       	ldi	r24, 0x12	; 18
    2db4:	d8 06       	cpc	r13, r24
    2db6:	80 e0       	ldi	r24, 0x00	; 0
    2db8:	e8 06       	cpc	r14, r24
    2dba:	80 e0       	ldi	r24, 0x00	; 0
    2dbc:	f8 06       	cpc	r15, r24
    2dbe:	09 f0       	breq	.+2      	; 0x2dc2 <initRS485+0x98>
    2dc0:	bd c0       	rjmp	.+378    	; 0x2f3c <initRS485+0x212>
    2dc2:	77 c0       	rjmp	.+238    	; 0x2eb2 <initRS485+0x188>
    2dc4:	80 e0       	ldi	r24, 0x00	; 0
    2dc6:	c8 16       	cp	r12, r24
    2dc8:	8b e4       	ldi	r24, 0x4B	; 75
    2dca:	d8 06       	cpc	r13, r24
    2dcc:	80 e0       	ldi	r24, 0x00	; 0
    2dce:	e8 06       	cpc	r14, r24
    2dd0:	80 e0       	ldi	r24, 0x00	; 0
    2dd2:	f8 06       	cpc	r15, r24
    2dd4:	09 f4       	brne	.+2      	; 0x2dd8 <initRS485+0xae>
    2dd6:	7f c0       	rjmp	.+254    	; 0x2ed6 <initRS485+0x1ac>
    2dd8:	80 e8       	ldi	r24, 0x80	; 128
    2dda:	c8 16       	cp	r12, r24
    2ddc:	80 e7       	ldi	r24, 0x70	; 112
    2dde:	d8 06       	cpc	r13, r24
    2de0:	80 e0       	ldi	r24, 0x00	; 0
    2de2:	e8 06       	cpc	r14, r24
    2de4:	80 e0       	ldi	r24, 0x00	; 0
    2de6:	f8 06       	cpc	r15, r24
    2de8:	09 f4       	brne	.+2      	; 0x2dec <initRS485+0xc2>
    2dea:	7b c0       	rjmp	.+246    	; 0x2ee2 <initRS485+0x1b8>
    2dec:	80 e4       	ldi	r24, 0x40	; 64
    2dee:	c8 16       	cp	r12, r24
    2df0:	88 e3       	ldi	r24, 0x38	; 56
    2df2:	d8 06       	cpc	r13, r24
    2df4:	80 e0       	ldi	r24, 0x00	; 0
    2df6:	e8 06       	cpc	r14, r24
    2df8:	80 e0       	ldi	r24, 0x00	; 0
    2dfa:	f8 06       	cpc	r15, r24
    2dfc:	09 f0       	breq	.+2      	; 0x2e00 <initRS485+0xd6>
    2dfe:	9e c0       	rjmp	.+316    	; 0x2f3c <initRS485+0x212>
    2e00:	64 c0       	rjmp	.+200    	; 0x2eca <initRS485+0x1a0>
    2e02:	80 e0       	ldi	r24, 0x00	; 0
    2e04:	c8 16       	cp	r12, r24
    2e06:	84 e8       	ldi	r24, 0x84	; 132
    2e08:	d8 06       	cpc	r13, r24
    2e0a:	83 e0       	ldi	r24, 0x03	; 3
    2e0c:	e8 06       	cpc	r14, r24
    2e0e:	80 e0       	ldi	r24, 0x00	; 0
    2e10:	f8 06       	cpc	r15, r24
    2e12:	09 f4       	brne	.+2      	; 0x2e16 <initRS485+0xec>
    2e14:	8e c0       	rjmp	.+284    	; 0x2f32 <initRS485+0x208>
    2e16:	81 e0       	ldi	r24, 0x01	; 1
    2e18:	c8 16       	cp	r12, r24
    2e1a:	84 e8       	ldi	r24, 0x84	; 132
    2e1c:	d8 06       	cpc	r13, r24
    2e1e:	83 e0       	ldi	r24, 0x03	; 3
    2e20:	e8 06       	cpc	r14, r24
    2e22:	80 e0       	ldi	r24, 0x00	; 0
    2e24:	f8 06       	cpc	r15, r24
    2e26:	f8 f4       	brcc	.+62     	; 0x2e66 <initRS485+0x13c>
    2e28:	80 e0       	ldi	r24, 0x00	; 0
    2e2a:	c8 16       	cp	r12, r24
    2e2c:	8c e2       	ldi	r24, 0x2C	; 44
    2e2e:	d8 06       	cpc	r13, r24
    2e30:	81 e0       	ldi	r24, 0x01	; 1
    2e32:	e8 06       	cpc	r14, r24
    2e34:	80 e0       	ldi	r24, 0x00	; 0
    2e36:	f8 06       	cpc	r15, r24
    2e38:	09 f4       	brne	.+2      	; 0x2e3c <initRS485+0x112>
    2e3a:	65 c0       	rjmp	.+202    	; 0x2f06 <initRS485+0x1dc>
    2e3c:	80 e0       	ldi	r24, 0x00	; 0
    2e3e:	c8 16       	cp	r12, r24
    2e40:	82 ec       	ldi	r24, 0xC2	; 194
    2e42:	d8 06       	cpc	r13, r24
    2e44:	81 e0       	ldi	r24, 0x01	; 1
    2e46:	e8 06       	cpc	r14, r24
    2e48:	80 e0       	ldi	r24, 0x00	; 0
    2e4a:	f8 06       	cpc	r15, r24
    2e4c:	09 f4       	brne	.+2      	; 0x2e50 <initRS485+0x126>
    2e4e:	61 c0       	rjmp	.+194    	; 0x2f12 <initRS485+0x1e8>
    2e50:	80 e0       	ldi	r24, 0x00	; 0
    2e52:	c8 16       	cp	r12, r24
    2e54:	81 ee       	ldi	r24, 0xE1	; 225
    2e56:	d8 06       	cpc	r13, r24
    2e58:	80 e0       	ldi	r24, 0x00	; 0
    2e5a:	e8 06       	cpc	r14, r24
    2e5c:	80 e0       	ldi	r24, 0x00	; 0
    2e5e:	f8 06       	cpc	r15, r24
    2e60:	09 f0       	breq	.+2      	; 0x2e64 <initRS485+0x13a>
    2e62:	6c c0       	rjmp	.+216    	; 0x2f3c <initRS485+0x212>
    2e64:	4a c0       	rjmp	.+148    	; 0x2efa <initRS485+0x1d0>
    2e66:	80 e2       	ldi	r24, 0x20	; 32
    2e68:	c8 16       	cp	r12, r24
    2e6a:	81 ea       	ldi	r24, 0xA1	; 161
    2e6c:	d8 06       	cpc	r13, r24
    2e6e:	87 e0       	ldi	r24, 0x07	; 7
    2e70:	e8 06       	cpc	r14, r24
    2e72:	80 e0       	ldi	r24, 0x00	; 0
    2e74:	f8 06       	cpc	r15, r24
    2e76:	09 f4       	brne	.+2      	; 0x2e7a <initRS485+0x150>
    2e78:	52 c0       	rjmp	.+164    	; 0x2f1e <initRS485+0x1f4>
    2e7a:	80 e4       	ldi	r24, 0x40	; 64
    2e7c:	c8 16       	cp	r12, r24
    2e7e:	82 e4       	ldi	r24, 0x42	; 66
    2e80:	d8 06       	cpc	r13, r24
    2e82:	8f e0       	ldi	r24, 0x0F	; 15
    2e84:	e8 06       	cpc	r14, r24
    2e86:	80 e0       	ldi	r24, 0x00	; 0
    2e88:	f8 06       	cpc	r15, r24
    2e8a:	09 f4       	brne	.+2      	; 0x2e8e <initRS485+0x164>
    2e8c:	4e c0       	rjmp	.+156    	; 0x2f2a <initRS485+0x200>
    2e8e:	80 e9       	ldi	r24, 0x90	; 144
    2e90:	c8 16       	cp	r12, r24
    2e92:	80 ed       	ldi	r24, 0xD0	; 208
    2e94:	d8 06       	cpc	r13, r24
    2e96:	83 e0       	ldi	r24, 0x03	; 3
    2e98:	e8 06       	cpc	r14, r24
    2e9a:	80 e0       	ldi	r24, 0x00	; 0
    2e9c:	f8 06       	cpc	r15, r24
    2e9e:	09 f0       	breq	.+2      	; 0x2ea2 <initRS485+0x178>
    2ea0:	4d c0       	rjmp	.+154    	; 0x2f3c <initRS485+0x212>
    2ea2:	47 c0       	rjmp	.+142    	; 0x2f32 <initRS485+0x208>
    2ea4:	e0 ea       	ldi	r30, 0xA0	; 160
    2ea6:	ce 2e       	mov	r12, r30
    2ea8:	e1 e0       	ldi	r30, 0x01	; 1
    2eaa:	de 2e       	mov	r13, r30
    2eac:	e1 2c       	mov	r14, r1
    2eae:	f1 2c       	mov	r15, r1
    2eb0:	45 c0       	rjmp	.+138    	; 0x2f3c <initRS485+0x212>
    2eb2:	7f ec       	ldi	r23, 0xCF	; 207
    2eb4:	c7 2e       	mov	r12, r23
    2eb6:	d1 2c       	mov	r13, r1
    2eb8:	e1 2c       	mov	r14, r1
    2eba:	f1 2c       	mov	r15, r1
    2ebc:	3f c0       	rjmp	.+126    	; 0x2f3c <initRS485+0x212>
		case 2400: ulBaudRate = 416; break;
		case 4800: ulBaudRate = 207; break;
    2ebe:	67 e6       	ldi	r22, 0x67	; 103
    2ec0:	c6 2e       	mov	r12, r22
    2ec2:	d1 2c       	mov	r13, r1
    2ec4:	e1 2c       	mov	r14, r1
    2ec6:	f1 2c       	mov	r15, r1
    2ec8:	39 c0       	rjmp	.+114    	; 0x2f3c <initRS485+0x212>
		case 9600: ulBaudRate = 103; break;
    2eca:	54 e4       	ldi	r21, 0x44	; 68
    2ecc:	c5 2e       	mov	r12, r21
    2ece:	d1 2c       	mov	r13, r1
    2ed0:	e1 2c       	mov	r14, r1
    2ed2:	f1 2c       	mov	r15, r1
    2ed4:	33 c0       	rjmp	.+102    	; 0x2f3c <initRS485+0x212>
		case 14400: ulBaudRate = 68; break;
    2ed6:	33 e3       	ldi	r19, 0x33	; 51
    2ed8:	c3 2e       	mov	r12, r19
    2eda:	d1 2c       	mov	r13, r1
    2edc:	e1 2c       	mov	r14, r1
    2ede:	f1 2c       	mov	r15, r1
    2ee0:	2d c0       	rjmp	.+90     	; 0x2f3c <initRS485+0x212>
		case 19200: ulBaudRate = 51; break;
    2ee2:	92 e2       	ldi	r25, 0x22	; 34
    2ee4:	c9 2e       	mov	r12, r25
    2ee6:	d1 2c       	mov	r13, r1
    2ee8:	e1 2c       	mov	r14, r1
    2eea:	f1 2c       	mov	r15, r1
    2eec:	27 c0       	rjmp	.+78     	; 0x2f3c <initRS485+0x212>
		case 28800: ulBaudRate = 34; break;
    2eee:	89 e1       	ldi	r24, 0x19	; 25
    2ef0:	c8 2e       	mov	r12, r24
    2ef2:	d1 2c       	mov	r13, r1
    2ef4:	e1 2c       	mov	r14, r1
    2ef6:	f1 2c       	mov	r15, r1
    2ef8:	21 c0       	rjmp	.+66     	; 0x2f3c <initRS485+0x212>
		case 38400: ulBaudRate = 25; break;
    2efa:	b0 e1       	ldi	r27, 0x10	; 16
    2efc:	cb 2e       	mov	r12, r27
    2efe:	d1 2c       	mov	r13, r1
    2f00:	e1 2c       	mov	r14, r1
    2f02:	f1 2c       	mov	r15, r1
    2f04:	1b c0       	rjmp	.+54     	; 0x2f3c <initRS485+0x212>
		case 57600: ulBaudRate = 16; break;
    2f06:	ac e0       	ldi	r26, 0x0C	; 12
    2f08:	ca 2e       	mov	r12, r26
    2f0a:	d1 2c       	mov	r13, r1
    2f0c:	e1 2c       	mov	r14, r1
    2f0e:	f1 2c       	mov	r15, r1
    2f10:	15 c0       	rjmp	.+42     	; 0x2f3c <initRS485+0x212>
		case 76800: ulBaudRate = 12; break;
    2f12:	f8 e0       	ldi	r31, 0x08	; 8
    2f14:	cf 2e       	mov	r12, r31
    2f16:	d1 2c       	mov	r13, r1
    2f18:	e1 2c       	mov	r14, r1
    2f1a:	f1 2c       	mov	r15, r1
    2f1c:	0f c0       	rjmp	.+30     	; 0x2f3c <initRS485+0x212>
		case 115200: ulBaudRate = 8; break;
    2f1e:	e1 e0       	ldi	r30, 0x01	; 1
    2f20:	ce 2e       	mov	r12, r30
    2f22:	d1 2c       	mov	r13, r1
    2f24:	e1 2c       	mov	r14, r1
    2f26:	f1 2c       	mov	r15, r1
    2f28:	09 c0       	rjmp	.+18     	; 0x2f3c <initRS485+0x212>
		//case 115200: UCSR0C |= 1<<UMSEL0; UCSR0A |= 1<<U2X0; ulBaudRate = 16; break;
		case 230400: ulBaudRate = 3; break;
		case 250000: ulBaudRate = 3; break;
		case 500000: ulBaudRate = 1; break;
    2f2a:	cc 24       	eor	r12, r12
    2f2c:	dd 24       	eor	r13, r13
    2f2e:	76 01       	movw	r14, r12
    2f30:	05 c0       	rjmp	.+10     	; 0x2f3c <initRS485+0x212>
    2f32:	73 e0       	ldi	r23, 0x03	; 3
    2f34:	c7 2e       	mov	r12, r23
    2f36:	d1 2c       	mov	r13, r1
    2f38:	e1 2c       	mov	r14, r1
    2f3a:	f1 2c       	mov	r15, r1
		case 1000000: ulBaudRate = 0; break;
		//default: ulBaudRate = UART_BAUD_CALC( ulBaudRate, F_CPU );
		}

		UBRR0H = ulBaudRate>>8;
    2f3c:	bb 27       	eor	r27, r27
    2f3e:	af 2d       	mov	r26, r15
    2f40:	9e 2d       	mov	r25, r14
    2f42:	8d 2d       	mov	r24, r13
    2f44:	80 93 90 00 	sts	0x0090, r24
		UBRR0L = ulBaudRate;
    2f48:	c9 b8       	out	0x09, r12	; 9

		switch ( ucDataBits ) {
    2f4a:	47 30       	cpi	r20, 0x07	; 7
    2f4c:	31 f0       	breq	.+12     	; 0x2f5a <initRS485+0x230>
    2f4e:	48 30       	cpi	r20, 0x08	; 8
    2f50:	49 f4       	brne	.+18     	; 0x2f64 <initRS485+0x23a>
		case 8:
			UCSR0C |= _BV( UCSZ01 ) | _BV( UCSZ00 );
    2f52:	80 91 95 00 	lds	r24, 0x0095
    2f56:	86 60       	ori	r24, 0x06	; 6
    2f58:	03 c0       	rjmp	.+6      	; 0x2f60 <initRS485+0x236>
		 break;
		case 7:
			UCSR0C |= _BV( UCSZ01 );
    2f5a:	80 91 95 00 	lds	r24, 0x0095
    2f5e:	84 60       	ori	r24, 0x04	; 4
    2f60:	80 93 95 00 	sts	0x0095, r24
		 break;
		}

		switch ( ucStopBits ) {
    2f64:	22 30       	cpi	r18, 0x02	; 2
    2f66:	29 f4       	brne	.+10     	; 0x2f72 <initRS485+0x248>
		case 1: 
		 break;
		case 2:
			UCSR0C |= _BV( USBS0 );
    2f68:	80 91 95 00 	lds	r24, 0x0095
    2f6c:	88 60       	ori	r24, 0x08	; 8
    2f6e:	80 93 95 00 	sts	0x0095, r24
		 break;
		}

		switch ( ucParity ) {
    2f72:	01 30       	cpi	r16, 0x01	; 1
    2f74:	19 f0       	breq	.+6      	; 0x2f7c <initRS485+0x252>
    2f76:	02 30       	cpi	r16, 0x02	; 2
    2f78:	51 f4       	brne	.+20     	; 0x2f8e <initRS485+0x264>
    2f7a:	04 c0       	rjmp	.+8      	; 0x2f84 <initRS485+0x25a>
		case 0: // PAR_NONE:
		 break;

		case 1: // PAR_ODD
			UCSR0C |= _BV( UPM01 ) | _BV( UPM00 );
    2f7c:	80 91 95 00 	lds	r24, 0x0095
    2f80:	80 63       	ori	r24, 0x30	; 48
    2f82:	03 c0       	rjmp	.+6      	; 0x2f8a <initRS485+0x260>
		 break;

		case 2: // PAR_EVEN
			UCSR0C |= _BV( UPM01 );
    2f84:	80 91 95 00 	lds	r24, 0x0095
    2f88:	80 62       	ori	r24, 0x20	; 32
    2f8a:	80 93 95 00 	sts	0x0095, r24
		 break;
		}

		UCSR0B = _BV( TXEN0 ) | _BV( TXCIE0 );
    2f8e:	88 e4       	ldi	r24, 0x48	; 72
    2f90:	8a b9       	out	0x0a, r24	; 10
	}
}
    2f92:	0f 91       	pop	r16
    2f94:	ff 90       	pop	r15
    2f96:	ef 90       	pop	r14
    2f98:	df 90       	pop	r13
    2f9a:	cf 90       	pop	r12
    2f9c:	08 95       	ret

00002f9e <rs485SendBuffer>:
void rs485ClrTimeOutErrorNullFunc( void *lpData )
{
}

void rs485SendBuffer( uint8_t *buffer, uint8_t len )
{
    2f9e:	1f 93       	push	r17
    2fa0:	28 2f       	mov	r18, r24
    2fa2:	79 2f       	mov	r23, r25
    2fa4:	16 2f       	mov	r17, r22
	memcpy( (char*)ucRS485txBuffer, buffer, len );
    2fa6:	80 91 ae 04 	lds	r24, 0x04AE
    2faa:	90 91 af 04 	lds	r25, 0x04AF
    2fae:	62 2f       	mov	r22, r18
    2fb0:	41 2f       	mov	r20, r17
    2fb2:	50 e0       	ldi	r21, 0x00	; 0
    2fb4:	0e 94 35 18 	call	0x306a	; 0x306a <memcpy>

	ucRS485txBufferLenght = len;
    2fb8:	10 93 b0 04 	sts	0x04B0, r17
	ucRS485rxState = ucRS485txState = 0;
    2fbc:	10 92 ad 04 	sts	0x04AD, r1
    2fc0:	80 91 ad 04 	lds	r24, 0x04AD
    2fc4:	80 93 b1 04 	sts	0x04B1, r24

	UCSR0B &= ~( _BV( RXEN0 ) |  _BV( RXCIE0 ) );
    2fc8:	8a b1       	in	r24, 0x0a	; 10
    2fca:	8f 76       	andi	r24, 0x6F	; 111
    2fcc:	8a b9       	out	0x0a, r24	; 10
	enable_rs485_transmit();
    2fce:	1a 9a       	sbi	0x03, 2	; 3

	UDR0 = ucRS485txBuffer[ ucRS485txState ];
    2fd0:	80 91 ad 04 	lds	r24, 0x04AD
    2fd4:	e0 91 ae 04 	lds	r30, 0x04AE
    2fd8:	f0 91 af 04 	lds	r31, 0x04AF
    2fdc:	e8 0f       	add	r30, r24
    2fde:	f1 1d       	adc	r31, r1
    2fe0:	80 81       	ld	r24, Z
    2fe2:	8c b9       	out	0x0c, r24	; 12
}
    2fe4:	1f 91       	pop	r17
    2fe6:	08 95       	ret

00002fe8 <__mulsi3>:
    2fe8:	62 9f       	mul	r22, r18
    2fea:	d0 01       	movw	r26, r0
    2fec:	73 9f       	mul	r23, r19
    2fee:	f0 01       	movw	r30, r0
    2ff0:	82 9f       	mul	r24, r18
    2ff2:	e0 0d       	add	r30, r0
    2ff4:	f1 1d       	adc	r31, r1
    2ff6:	64 9f       	mul	r22, r20
    2ff8:	e0 0d       	add	r30, r0
    2ffa:	f1 1d       	adc	r31, r1
    2ffc:	92 9f       	mul	r25, r18
    2ffe:	f0 0d       	add	r31, r0
    3000:	83 9f       	mul	r24, r19
    3002:	f0 0d       	add	r31, r0
    3004:	74 9f       	mul	r23, r20
    3006:	f0 0d       	add	r31, r0
    3008:	65 9f       	mul	r22, r21
    300a:	f0 0d       	add	r31, r0
    300c:	99 27       	eor	r25, r25
    300e:	72 9f       	mul	r23, r18
    3010:	b0 0d       	add	r27, r0
    3012:	e1 1d       	adc	r30, r1
    3014:	f9 1f       	adc	r31, r25
    3016:	63 9f       	mul	r22, r19
    3018:	b0 0d       	add	r27, r0
    301a:	e1 1d       	adc	r30, r1
    301c:	f9 1f       	adc	r31, r25
    301e:	bd 01       	movw	r22, r26
    3020:	cf 01       	movw	r24, r30
    3022:	11 24       	eor	r1, r1
    3024:	08 95       	ret

00003026 <__udivmodsi4>:
    3026:	a1 e2       	ldi	r26, 0x21	; 33
    3028:	1a 2e       	mov	r1, r26
    302a:	aa 1b       	sub	r26, r26
    302c:	bb 1b       	sub	r27, r27
    302e:	fd 01       	movw	r30, r26
    3030:	0d c0       	rjmp	.+26     	; 0x304c <__udivmodsi4_ep>

00003032 <__udivmodsi4_loop>:
    3032:	aa 1f       	adc	r26, r26
    3034:	bb 1f       	adc	r27, r27
    3036:	ee 1f       	adc	r30, r30
    3038:	ff 1f       	adc	r31, r31
    303a:	a2 17       	cp	r26, r18
    303c:	b3 07       	cpc	r27, r19
    303e:	e4 07       	cpc	r30, r20
    3040:	f5 07       	cpc	r31, r21
    3042:	20 f0       	brcs	.+8      	; 0x304c <__udivmodsi4_ep>
    3044:	a2 1b       	sub	r26, r18
    3046:	b3 0b       	sbc	r27, r19
    3048:	e4 0b       	sbc	r30, r20
    304a:	f5 0b       	sbc	r31, r21

0000304c <__udivmodsi4_ep>:
    304c:	66 1f       	adc	r22, r22
    304e:	77 1f       	adc	r23, r23
    3050:	88 1f       	adc	r24, r24
    3052:	99 1f       	adc	r25, r25
    3054:	1a 94       	dec	r1
    3056:	69 f7       	brne	.-38     	; 0x3032 <__udivmodsi4_loop>
    3058:	60 95       	com	r22
    305a:	70 95       	com	r23
    305c:	80 95       	com	r24
    305e:	90 95       	com	r25
    3060:	9b 01       	movw	r18, r22
    3062:	ac 01       	movw	r20, r24
    3064:	bd 01       	movw	r22, r26
    3066:	cf 01       	movw	r24, r30
    3068:	08 95       	ret

0000306a <memcpy>:
    306a:	fb 01       	movw	r30, r22
    306c:	dc 01       	movw	r26, r24
    306e:	02 c0       	rjmp	.+4      	; 0x3074 <memcpy+0xa>
    3070:	01 90       	ld	r0, Z+
    3072:	0d 92       	st	X+, r0
    3074:	41 50       	subi	r20, 0x01	; 1
    3076:	50 40       	sbci	r21, 0x00	; 0
    3078:	d8 f7       	brcc	.-10     	; 0x3070 <memcpy+0x6>
    307a:	08 95       	ret

0000307c <_exit>:
    307c:	f8 94       	cli

0000307e <__stop_program>:
    307e:	ff cf       	rjmp	.-2      	; 0x307e <__stop_program>
