vio_fsm.v,verilog,xil_defaultlib,../../../../Lab4_SequenceDetector.srcs/sources_1/ip/vio_fsm/sim/vio_fsm.v,incdir="../../../../Lab4_SequenceDetector.srcs/sources_1/ip/vio_fsm/hdl/verilog"incdir="../../../../Lab4_SequenceDetector.srcs/sources_1/ip/vio_fsm/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
