Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Dec  8 20:20:16 2024
| Host         : EthanWindows running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Complete_MIPS_timing_summary_routed.rpt -pb Complete_MIPS_timing_summary_routed.pb -rpx Complete_MIPS_timing_summary_routed.rpx -warn_on_violation
| Design       : Complete_MIPS
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-18  Warning           Missing input or output delay   11          
TIMING-20  Warning           Non-clocked latch               7           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1248)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2354)
5. checking no_input_delay (6)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1248)
---------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: CPU/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: CPU/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: CPU/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: CPU/instr_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: CPU/instr_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: CPU/instr_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: CPU/instr_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: CPU/instr_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: CPU/instr_reg[31]/Q (HIGH)

 There are 1179 register/latch pins with no clock driven by root clock pin: FPGAClk/slowClk_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: btnNoiseClk/slowClk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2354)
---------------------------------------------------
 There are 2354 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.050        0.000                      0                  133        0.101        0.000                      0                  133        4.500        0.000                       0                    78  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.050        0.000                      0                  133        0.101        0.000                      0                  133        4.500        0.000                       0                    78  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 btnNoiseClk/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnNoiseClk/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.766ns (22.730%)  route 2.604ns (77.270%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.560     5.081    btnNoiseClk/CLK
    SLICE_X56Y31         FDRE                                         r  btnNoiseClk/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  btnNoiseClk/counter_reg[16]/Q
                         net (fo=2, routed)           0.809     6.409    btnNoiseClk/counter_reg_n_0_[16]
    SLICE_X57Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.533 r  btnNoiseClk/counter[27]_i_2/O
                         net (fo=2, routed)           0.966     7.498    btnNoiseClk/counter[27]_i_2_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.622 r  btnNoiseClk/counter[27]_i_1/O
                         net (fo=28, routed)          0.829     8.451    btnNoiseClk/counter[27]_i_1_n_0
    SLICE_X56Y33         FDRE                                         r  btnNoiseClk/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.446    14.787    btnNoiseClk/CLK
    SLICE_X56Y33         FDRE                                         r  btnNoiseClk/counter_reg[21]/C
                         clock pessimism              0.273    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X56Y33         FDRE (Setup_fdre_C_R)       -0.524    14.501    btnNoiseClk/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 btnNoiseClk/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnNoiseClk/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.766ns (22.730%)  route 2.604ns (77.270%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.560     5.081    btnNoiseClk/CLK
    SLICE_X56Y31         FDRE                                         r  btnNoiseClk/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  btnNoiseClk/counter_reg[16]/Q
                         net (fo=2, routed)           0.809     6.409    btnNoiseClk/counter_reg_n_0_[16]
    SLICE_X57Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.533 r  btnNoiseClk/counter[27]_i_2/O
                         net (fo=2, routed)           0.966     7.498    btnNoiseClk/counter[27]_i_2_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.622 r  btnNoiseClk/counter[27]_i_1/O
                         net (fo=28, routed)          0.829     8.451    btnNoiseClk/counter[27]_i_1_n_0
    SLICE_X56Y33         FDRE                                         r  btnNoiseClk/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.446    14.787    btnNoiseClk/CLK
    SLICE_X56Y33         FDRE                                         r  btnNoiseClk/counter_reg[22]/C
                         clock pessimism              0.273    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X56Y33         FDRE (Setup_fdre_C_R)       -0.524    14.501    btnNoiseClk/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 btnNoiseClk/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnNoiseClk/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.766ns (22.730%)  route 2.604ns (77.270%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.560     5.081    btnNoiseClk/CLK
    SLICE_X56Y31         FDRE                                         r  btnNoiseClk/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  btnNoiseClk/counter_reg[16]/Q
                         net (fo=2, routed)           0.809     6.409    btnNoiseClk/counter_reg_n_0_[16]
    SLICE_X57Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.533 r  btnNoiseClk/counter[27]_i_2/O
                         net (fo=2, routed)           0.966     7.498    btnNoiseClk/counter[27]_i_2_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.622 r  btnNoiseClk/counter[27]_i_1/O
                         net (fo=28, routed)          0.829     8.451    btnNoiseClk/counter[27]_i_1_n_0
    SLICE_X56Y33         FDRE                                         r  btnNoiseClk/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.446    14.787    btnNoiseClk/CLK
    SLICE_X56Y33         FDRE                                         r  btnNoiseClk/counter_reg[23]/C
                         clock pessimism              0.273    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X56Y33         FDRE (Setup_fdre_C_R)       -0.524    14.501    btnNoiseClk/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 btnNoiseClk/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnNoiseClk/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.766ns (22.730%)  route 2.604ns (77.270%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.560     5.081    btnNoiseClk/CLK
    SLICE_X56Y31         FDRE                                         r  btnNoiseClk/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  btnNoiseClk/counter_reg[16]/Q
                         net (fo=2, routed)           0.809     6.409    btnNoiseClk/counter_reg_n_0_[16]
    SLICE_X57Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.533 r  btnNoiseClk/counter[27]_i_2/O
                         net (fo=2, routed)           0.966     7.498    btnNoiseClk/counter[27]_i_2_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.622 r  btnNoiseClk/counter[27]_i_1/O
                         net (fo=28, routed)          0.829     8.451    btnNoiseClk/counter[27]_i_1_n_0
    SLICE_X56Y33         FDRE                                         r  btnNoiseClk/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.446    14.787    btnNoiseClk/CLK
    SLICE_X56Y33         FDRE                                         r  btnNoiseClk/counter_reg[24]/C
                         clock pessimism              0.273    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X56Y33         FDRE (Setup_fdre_C_R)       -0.524    14.501    btnNoiseClk/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 FPGAClk/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.704ns (21.001%)  route 2.648ns (78.999%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.565     5.086    FPGAClk/CLK
    SLICE_X35Y47         FDRE                                         r  FPGAClk/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  FPGAClk/counter_reg[16]/Q
                         net (fo=2, routed)           0.833     6.376    FPGAClk/counter[16]
    SLICE_X34Y48         LUT6 (Prop_lut6_I2_O)        0.124     6.500 r  FPGAClk/counter[27]_i_2__0/O
                         net (fo=2, routed)           0.998     7.498    FPGAClk/counter[27]_i_2__0_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124     7.622 r  FPGAClk/counter[27]_i_1__0/O
                         net (fo=28, routed)          0.817     8.438    FPGAClk/counter[27]_i_1__0_n_0
    SLICE_X35Y50         FDRE                                         r  FPGAClk/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.435    14.776    FPGAClk/CLK
    SLICE_X35Y50         FDRE                                         r  FPGAClk/counter_reg[25]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    FPGAClk/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  6.053    

Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 FPGAClk/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.704ns (21.001%)  route 2.648ns (78.999%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.565     5.086    FPGAClk/CLK
    SLICE_X35Y47         FDRE                                         r  FPGAClk/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  FPGAClk/counter_reg[16]/Q
                         net (fo=2, routed)           0.833     6.376    FPGAClk/counter[16]
    SLICE_X34Y48         LUT6 (Prop_lut6_I2_O)        0.124     6.500 r  FPGAClk/counter[27]_i_2__0/O
                         net (fo=2, routed)           0.998     7.498    FPGAClk/counter[27]_i_2__0_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124     7.622 r  FPGAClk/counter[27]_i_1__0/O
                         net (fo=28, routed)          0.817     8.438    FPGAClk/counter[27]_i_1__0_n_0
    SLICE_X35Y50         FDRE                                         r  FPGAClk/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.435    14.776    FPGAClk/CLK
    SLICE_X35Y50         FDRE                                         r  FPGAClk/counter_reg[26]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    FPGAClk/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  6.053    

Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 FPGAClk/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.704ns (21.001%)  route 2.648ns (78.999%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.565     5.086    FPGAClk/CLK
    SLICE_X35Y47         FDRE                                         r  FPGAClk/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  FPGAClk/counter_reg[16]/Q
                         net (fo=2, routed)           0.833     6.376    FPGAClk/counter[16]
    SLICE_X34Y48         LUT6 (Prop_lut6_I2_O)        0.124     6.500 r  FPGAClk/counter[27]_i_2__0/O
                         net (fo=2, routed)           0.998     7.498    FPGAClk/counter[27]_i_2__0_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124     7.622 r  FPGAClk/counter[27]_i_1__0/O
                         net (fo=28, routed)          0.817     8.438    FPGAClk/counter[27]_i_1__0_n_0
    SLICE_X35Y50         FDRE                                         r  FPGAClk/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.435    14.776    FPGAClk/CLK
    SLICE_X35Y50         FDRE                                         r  FPGAClk/counter_reg[27]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    FPGAClk/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  6.053    

Slack (MET) :             6.187ns  (required time - arrival time)
  Source:                 btnNoiseClk/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnNoiseClk/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 0.766ns (23.704%)  route 2.466ns (76.296%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.560     5.081    btnNoiseClk/CLK
    SLICE_X56Y31         FDRE                                         r  btnNoiseClk/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  btnNoiseClk/counter_reg[16]/Q
                         net (fo=2, routed)           0.809     6.409    btnNoiseClk/counter_reg_n_0_[16]
    SLICE_X57Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.533 r  btnNoiseClk/counter[27]_i_2/O
                         net (fo=2, routed)           0.966     7.498    btnNoiseClk/counter[27]_i_2_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.622 r  btnNoiseClk/counter[27]_i_1/O
                         net (fo=28, routed)          0.691     8.313    btnNoiseClk/counter[27]_i_1_n_0
    SLICE_X56Y32         FDRE                                         r  btnNoiseClk/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.445    14.786    btnNoiseClk/CLK
    SLICE_X56Y32         FDRE                                         r  btnNoiseClk/counter_reg[17]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X56Y32         FDRE (Setup_fdre_C_R)       -0.524    14.500    btnNoiseClk/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -8.313    
  -------------------------------------------------------------------
                         slack                                  6.187    

Slack (MET) :             6.187ns  (required time - arrival time)
  Source:                 btnNoiseClk/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnNoiseClk/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 0.766ns (23.704%)  route 2.466ns (76.296%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.560     5.081    btnNoiseClk/CLK
    SLICE_X56Y31         FDRE                                         r  btnNoiseClk/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  btnNoiseClk/counter_reg[16]/Q
                         net (fo=2, routed)           0.809     6.409    btnNoiseClk/counter_reg_n_0_[16]
    SLICE_X57Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.533 r  btnNoiseClk/counter[27]_i_2/O
                         net (fo=2, routed)           0.966     7.498    btnNoiseClk/counter[27]_i_2_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.622 r  btnNoiseClk/counter[27]_i_1/O
                         net (fo=28, routed)          0.691     8.313    btnNoiseClk/counter[27]_i_1_n_0
    SLICE_X56Y32         FDRE                                         r  btnNoiseClk/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.445    14.786    btnNoiseClk/CLK
    SLICE_X56Y32         FDRE                                         r  btnNoiseClk/counter_reg[18]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X56Y32         FDRE (Setup_fdre_C_R)       -0.524    14.500    btnNoiseClk/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -8.313    
  -------------------------------------------------------------------
                         slack                                  6.187    

Slack (MET) :             6.187ns  (required time - arrival time)
  Source:                 btnNoiseClk/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnNoiseClk/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 0.766ns (23.704%)  route 2.466ns (76.296%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.560     5.081    btnNoiseClk/CLK
    SLICE_X56Y31         FDRE                                         r  btnNoiseClk/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  btnNoiseClk/counter_reg[16]/Q
                         net (fo=2, routed)           0.809     6.409    btnNoiseClk/counter_reg_n_0_[16]
    SLICE_X57Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.533 r  btnNoiseClk/counter[27]_i_2/O
                         net (fo=2, routed)           0.966     7.498    btnNoiseClk/counter[27]_i_2_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.622 r  btnNoiseClk/counter[27]_i_1/O
                         net (fo=28, routed)          0.691     8.313    btnNoiseClk/counter[27]_i_1_n_0
    SLICE_X56Y32         FDRE                                         r  btnNoiseClk/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.445    14.786    btnNoiseClk/CLK
    SLICE_X56Y32         FDRE                                         r  btnNoiseClk/counter_reg[19]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X56Y32         FDRE (Setup_fdre_C_R)       -0.524    14.500    btnNoiseClk/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -8.313    
  -------------------------------------------------------------------
                         slack                                  6.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 FPGAClk/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.563     1.446    FPGAClk/CLK
    SLICE_X35Y49         FDRE                                         r  FPGAClk/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  FPGAClk/counter_reg[24]/Q
                         net (fo=2, routed)           0.117     1.704    FPGAClk/counter[24]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  FPGAClk/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.865    FPGAClk/counter0_carry__4_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.919 r  FPGAClk/counter0_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.919    FPGAClk/counter0_carry__5_n_7
    SLICE_X35Y50         FDRE                                         r  FPGAClk/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.829     1.957    FPGAClk/CLK
    SLICE_X35Y50         FDRE                                         r  FPGAClk/counter_reg[25]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    FPGAClk/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 FPGAClk/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.563     1.446    FPGAClk/CLK
    SLICE_X35Y49         FDRE                                         r  FPGAClk/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  FPGAClk/counter_reg[24]/Q
                         net (fo=2, routed)           0.117     1.704    FPGAClk/counter[24]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  FPGAClk/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.865    FPGAClk/counter0_carry__4_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.930 r  FPGAClk/counter0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.930    FPGAClk/counter0_carry__5_n_5
    SLICE_X35Y50         FDRE                                         r  FPGAClk/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.829     1.957    FPGAClk/CLK
    SLICE_X35Y50         FDRE                                         r  FPGAClk/counter_reg[27]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    FPGAClk/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 FPGAClk/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.563     1.446    FPGAClk/CLK
    SLICE_X35Y49         FDRE                                         r  FPGAClk/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  FPGAClk/counter_reg[24]/Q
                         net (fo=2, routed)           0.117     1.704    FPGAClk/counter[24]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  FPGAClk/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.865    FPGAClk/counter0_carry__4_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.955 r  FPGAClk/counter0_carry__5/O[1]
                         net (fo=1, routed)           0.000     1.955    FPGAClk/counter0_carry__5_n_6
    SLICE_X35Y50         FDRE                                         r  FPGAClk/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.829     1.957    FPGAClk/CLK
    SLICE_X35Y50         FDRE                                         r  FPGAClk/counter_reg[26]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    FPGAClk/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 FPGAClk/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/slowClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.231ns (40.581%)  route 0.338ns (59.419%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.561     1.444    FPGAClk/CLK
    SLICE_X35Y50         FDRE                                         r  FPGAClk/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  FPGAClk/counter_reg[27]/Q
                         net (fo=2, routed)           0.156     1.742    FPGAClk/counter[27]
    SLICE_X34Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.787 r  FPGAClk/counter[27]_i_3__0/O
                         net (fo=2, routed)           0.182     1.968    FPGAClk/counter[27]_i_3__0_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.045     2.013 r  FPGAClk/slowClk_i_1__0/O
                         net (fo=1, routed)           0.000     2.013    FPGAClk/slowClk_i_1__0_n_0
    SLICE_X34Y46         FDRE                                         r  FPGAClk/slowClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.831     1.958    FPGAClk/CLK
    SLICE_X34Y46         FDRE                                         r  FPGAClk/slowClk_reg/C
                         clock pessimism             -0.244     1.714    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.120     1.834    FPGAClk/slowClk_reg
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 FPGAClk/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.562     1.445    FPGAClk/CLK
    SLICE_X35Y46         FDRE                                         r  FPGAClk/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  FPGAClk/counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.703    FPGAClk/counter[12]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  FPGAClk/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.811    FPGAClk/counter0_carry__1_n_4
    SLICE_X35Y46         FDRE                                         r  FPGAClk/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.831     1.958    FPGAClk/CLK
    SLICE_X35Y46         FDRE                                         r  FPGAClk/counter_reg[12]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.105     1.550    FPGAClk/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 FPGAClk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.563     1.446    FPGAClk/CLK
    SLICE_X35Y48         FDRE                                         r  FPGAClk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  FPGAClk/counter_reg[20]/Q
                         net (fo=2, routed)           0.117     1.704    FPGAClk/counter[20]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  FPGAClk/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.812    FPGAClk/counter0_carry__3_n_4
    SLICE_X35Y48         FDRE                                         r  FPGAClk/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.832     1.959    FPGAClk/CLK
    SLICE_X35Y48         FDRE                                         r  FPGAClk/counter_reg[20]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.105     1.551    FPGAClk/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 FPGAClk/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.563     1.446    FPGAClk/CLK
    SLICE_X35Y49         FDRE                                         r  FPGAClk/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  FPGAClk/counter_reg[24]/Q
                         net (fo=2, routed)           0.117     1.704    FPGAClk/counter[24]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  FPGAClk/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.812    FPGAClk/counter0_carry__4_n_4
    SLICE_X35Y49         FDRE                                         r  FPGAClk/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.832     1.959    FPGAClk/CLK
    SLICE_X35Y49         FDRE                                         r  FPGAClk/counter_reg[24]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.105     1.551    FPGAClk/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ds/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ds/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.585     1.468    ds/CLK
    SLICE_X63Y21         FDRE                                         r  ds/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ds/refresh_counter_reg[15]/Q
                         net (fo=2, routed)           0.117     1.726    ds/refresh_counter_reg[15]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  ds/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    ds/refresh_counter_reg[12]_i_1_n_4
    SLICE_X63Y21         FDRE                                         r  ds/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.854     1.981    ds/CLK
    SLICE_X63Y21         FDRE                                         r  ds/refresh_counter_reg[15]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    ds/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ds/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ds/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.587     1.470    ds/CLK
    SLICE_X63Y19         FDRE                                         r  ds/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  ds/refresh_counter_reg[7]/Q
                         net (fo=2, routed)           0.117     1.728    ds/refresh_counter_reg[7]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  ds/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    ds/refresh_counter_reg[4]_i_1_n_4
    SLICE_X63Y19         FDRE                                         r  ds/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.856     1.983    ds/CLK
    SLICE_X63Y19         FDRE                                         r  ds/refresh_counter_reg[7]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    ds/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 FPGAClk/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.562     1.445    FPGAClk/CLK
    SLICE_X35Y45         FDRE                                         r  FPGAClk/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  FPGAClk/counter_reg[8]/Q
                         net (fo=2, routed)           0.119     1.705    FPGAClk/counter[8]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  FPGAClk/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.813    FPGAClk/counter0_carry__0_n_4
    SLICE_X35Y45         FDRE                                         r  FPGAClk/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.831     1.958    FPGAClk/CLK
    SLICE_X35Y45         FDRE                                         r  FPGAClk/counter_reg[8]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105     1.550    FPGAClk/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   FPGAClk/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   FPGAClk/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   FPGAClk/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   FPGAClk/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   FPGAClk/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   FPGAClk/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   FPGAClk/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   FPGAClk/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   FPGAClk/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   FPGAClk/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   FPGAClk/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   FPGAClk/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   FPGAClk/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   FPGAClk/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   FPGAClk/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   FPGAClk/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   FPGAClk/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   FPGAClk/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   FPGAClk/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   FPGAClk/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   FPGAClk/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   FPGAClk/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   FPGAClk/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   FPGAClk/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   FPGAClk/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   FPGAClk/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   FPGAClk/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   FPGAClk/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   FPGAClk/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2361 Endpoints
Min Delay          2361 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/instr_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[30][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.892ns  (logic 0.952ns (6.393%)  route 13.940ns (93.607%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y4          FDRE                         0.000     0.000 r  CPU/instr_reg[31]/C
    SLICE_X45Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  CPU/instr_reg[31]/Q
                         net (fo=14, routed)          1.350     1.806    CPU/Register/Q[31]
    SLICE_X41Y2          LUT6 (Prop_lut6_I1_O)        0.124     1.930 r  CPU/Register/opsave[5]_i_5/O
                         net (fo=18, routed)          1.056     2.986    CPU/Register/instr_reg[29]_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I4_O)        0.124     3.110 r  CPU/Register/REG[23][31]_i_3/O
                         net (fo=123, routed)         5.399     8.509    CPU/Register/REG[23][31]_i_3_n_0
    SLICE_X51Y21         LUT3 (Prop_lut3_I1_O)        0.124     8.633 r  CPU/Register/REG[22][31]_i_2/O
                         net (fo=64, routed)          6.135    14.768    CPU/Register/REG[22][31]_i_2_n_0
    SLICE_X60Y4          LUT6 (Prop_lut6_I1_O)        0.124    14.892 r  CPU/Register/REG[30][2]_i_1/O
                         net (fo=1, routed)           0.000    14.892    CPU/Register/REG[30][2]_i_1_n_0
    SLICE_X60Y4          FDRE                                         r  CPU/Register/REG_reg[30][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[31][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.858ns  (logic 0.952ns (6.407%)  route 13.906ns (93.593%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y4          FDRE                         0.000     0.000 r  CPU/instr_reg[31]/C
    SLICE_X45Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  CPU/instr_reg[31]/Q
                         net (fo=14, routed)          1.350     1.806    CPU/Register/Q[31]
    SLICE_X41Y2          LUT6 (Prop_lut6_I1_O)        0.124     1.930 r  CPU/Register/opsave[5]_i_5/O
                         net (fo=18, routed)          0.828     2.758    CPU/Register/instr_reg[29]_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I4_O)        0.124     2.882 f  CPU/Register/REG[20][31]_i_2/O
                         net (fo=179, routed)         6.139     9.021    CPU/Register/REG[20][31]_i_2_n_0
    SLICE_X54Y25         LUT2 (Prop_lut2_I1_O)        0.124     9.145 r  CPU/Register/REG[13][31]_i_3/O
                         net (fo=96, routed)          5.590    14.734    CPU/Register/REG[13][31]_i_3_n_0
    SLICE_X54Y5          LUT6 (Prop_lut6_I0_O)        0.124    14.858 r  CPU/Register/REG[31][1]_i_1/O
                         net (fo=1, routed)           0.000    14.858    CPU/Register/REG[31][1]_i_1_n_0
    SLICE_X54Y5          FDRE                                         r  CPU/Register/REG_reg[31][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[7][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.684ns  (logic 0.952ns (6.483%)  route 13.732ns (93.517%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y4          FDRE                         0.000     0.000 r  CPU/instr_reg[31]/C
    SLICE_X45Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  CPU/instr_reg[31]/Q
                         net (fo=14, routed)          1.350     1.806    CPU/Register/Q[31]
    SLICE_X41Y2          LUT6 (Prop_lut6_I1_O)        0.124     1.930 r  CPU/Register/opsave[5]_i_5/O
                         net (fo=18, routed)          0.792     2.722    CPU/Register/instr_reg[29]_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I4_O)        0.124     2.846 r  CPU/Register/REG[22][31]_i_3/O
                         net (fo=178, routed)         5.507     8.353    CPU/Register/dr[4]
    SLICE_X47Y20         LUT2 (Prop_lut2_I0_O)        0.124     8.477 r  CPU/Register/REG[4][31]_i_2/O
                         net (fo=129, routed)         6.083    14.560    CPU/Register/REG[4][31]_i_2_n_0
    SLICE_X55Y0          LUT6 (Prop_lut6_I0_O)        0.124    14.684 r  CPU/Register/REG[7][3]_i_1/O
                         net (fo=1, routed)           0.000    14.684    CPU/Register/REG[7][3]_i_1_n_0
    SLICE_X55Y0          FDRE                                         r  CPU/Register/REG_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[31][8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.682ns  (logic 0.952ns (6.484%)  route 13.730ns (93.516%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y4          FDRE                         0.000     0.000 r  CPU/instr_reg[31]/C
    SLICE_X45Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  CPU/instr_reg[31]/Q
                         net (fo=14, routed)          1.350     1.806    CPU/Register/Q[31]
    SLICE_X41Y2          LUT6 (Prop_lut6_I1_O)        0.124     1.930 r  CPU/Register/opsave[5]_i_5/O
                         net (fo=18, routed)          0.828     2.758    CPU/Register/instr_reg[29]_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I4_O)        0.124     2.882 f  CPU/Register/REG[20][31]_i_2/O
                         net (fo=179, routed)         6.139     9.021    CPU/Register/REG[20][31]_i_2_n_0
    SLICE_X54Y25         LUT2 (Prop_lut2_I1_O)        0.124     9.145 r  CPU/Register/REG[13][31]_i_3/O
                         net (fo=96, routed)          5.414    14.558    CPU/Register/REG[13][31]_i_3_n_0
    SLICE_X57Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.682 r  CPU/Register/REG[31][8]_i_1/O
                         net (fo=1, routed)           0.000    14.682    CPU/Register/REG[31][8]_i_1_n_0
    SLICE_X57Y4          FDRE                                         r  CPU/Register/REG_reg[31][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[28][8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.677ns  (logic 0.952ns (6.486%)  route 13.725ns (93.514%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y4          FDRE                         0.000     0.000 r  CPU/instr_reg[31]/C
    SLICE_X45Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  CPU/instr_reg[31]/Q
                         net (fo=14, routed)          1.350     1.806    CPU/Register/Q[31]
    SLICE_X41Y2          LUT6 (Prop_lut6_I1_O)        0.124     1.930 r  CPU/Register/opsave[5]_i_5/O
                         net (fo=18, routed)          0.828     2.758    CPU/Register/instr_reg[29]_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I4_O)        0.124     2.882 f  CPU/Register/REG[20][31]_i_2/O
                         net (fo=179, routed)         6.139     9.021    CPU/Register/REG[20][31]_i_2_n_0
    SLICE_X54Y25         LUT2 (Prop_lut2_I1_O)        0.124     9.145 r  CPU/Register/REG[13][31]_i_3/O
                         net (fo=96, routed)          5.409    14.553    CPU/Register/REG[13][31]_i_3_n_0
    SLICE_X57Y4          LUT6 (Prop_lut6_I1_O)        0.124    14.677 r  CPU/Register/REG[28][8]_i_1/O
                         net (fo=1, routed)           0.000    14.677    CPU/Register/REG[28][8]_i_1_n_0
    SLICE_X57Y4          FDRE                                         r  CPU/Register/REG_reg[28][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[13][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.666ns  (logic 0.952ns (6.491%)  route 13.714ns (93.509%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y4          FDRE                         0.000     0.000 r  CPU/instr_reg[31]/C
    SLICE_X45Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  CPU/instr_reg[31]/Q
                         net (fo=14, routed)          1.350     1.806    CPU/Register/Q[31]
    SLICE_X41Y2          LUT6 (Prop_lut6_I1_O)        0.124     1.930 r  CPU/Register/opsave[5]_i_5/O
                         net (fo=18, routed)          0.828     2.758    CPU/Register/instr_reg[29]_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I4_O)        0.124     2.882 f  CPU/Register/REG[20][31]_i_2/O
                         net (fo=179, routed)         6.139     9.021    CPU/Register/REG[20][31]_i_2_n_0
    SLICE_X54Y25         LUT2 (Prop_lut2_I1_O)        0.124     9.145 r  CPU/Register/REG[13][31]_i_3/O
                         net (fo=96, routed)          5.398    14.542    CPU/Register/REG[13][31]_i_3_n_0
    SLICE_X52Y6          LUT6 (Prop_lut6_I3_O)        0.124    14.666 r  CPU/Register/REG[13][1]_i_1/O
                         net (fo=1, routed)           0.000    14.666    CPU/Register/REG[13][1]_i_1_n_0
    SLICE_X52Y6          FDRE                                         r  CPU/Register/REG_reg[13][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[28][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.658ns  (logic 0.952ns (6.495%)  route 13.706ns (93.505%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y4          FDRE                         0.000     0.000 r  CPU/instr_reg[31]/C
    SLICE_X45Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  CPU/instr_reg[31]/Q
                         net (fo=14, routed)          1.350     1.806    CPU/Register/Q[31]
    SLICE_X41Y2          LUT6 (Prop_lut6_I1_O)        0.124     1.930 r  CPU/Register/opsave[5]_i_5/O
                         net (fo=18, routed)          0.828     2.758    CPU/Register/instr_reg[29]_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I4_O)        0.124     2.882 f  CPU/Register/REG[20][31]_i_2/O
                         net (fo=179, routed)         6.139     9.021    CPU/Register/REG[20][31]_i_2_n_0
    SLICE_X54Y25         LUT2 (Prop_lut2_I1_O)        0.124     9.145 r  CPU/Register/REG[13][31]_i_3/O
                         net (fo=96, routed)          5.390    14.534    CPU/Register/REG[13][31]_i_3_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I1_O)        0.124    14.658 r  CPU/Register/REG[28][1]_i_1/O
                         net (fo=1, routed)           0.000    14.658    CPU/Register/REG[28][1]_i_1_n_0
    SLICE_X52Y4          FDRE                                         r  CPU/Register/REG_reg[28][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[13][24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.579ns  (logic 1.188ns (8.149%)  route 13.391ns (91.851%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y4          FDRE                         0.000     0.000 r  CPU/instr_reg[31]/C
    SLICE_X45Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  CPU/instr_reg[31]/Q
                         net (fo=14, routed)          1.350     1.806    CPU/Register/Q[31]
    SLICE_X41Y2          LUT6 (Prop_lut6_I1_O)        0.124     1.930 r  CPU/Register/opsave[5]_i_5/O
                         net (fo=18, routed)          0.823     2.753    CPU/Register/instr_reg[29]_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I4_O)        0.124     2.877 r  CPU/Register/REG[0][31]_i_6/O
                         net (fo=123, routed)         5.818     8.695    CPU/Register/REG[0][31]_i_6_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I0_O)        0.152     8.847 r  CPU/Register/REG[13][31]_i_2/O
                         net (fo=64, routed)          5.400    14.247    CPU/Register/REG[13][31]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I2_O)        0.332    14.579 r  CPU/Register/REG[13][24]_i_1/O
                         net (fo=1, routed)           0.000    14.579    CPU/Register/REG[13][24]_i_1_n_0
    SLICE_X56Y26         FDRE                                         r  CPU/Register/REG_reg[13][24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[13][9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.559ns  (logic 0.952ns (6.539%)  route 13.607ns (93.461%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y4          FDRE                         0.000     0.000 r  CPU/instr_reg[31]/C
    SLICE_X45Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  CPU/instr_reg[31]/Q
                         net (fo=14, routed)          1.350     1.806    CPU/Register/Q[31]
    SLICE_X41Y2          LUT6 (Prop_lut6_I1_O)        0.124     1.930 r  CPU/Register/opsave[5]_i_5/O
                         net (fo=18, routed)          0.828     2.758    CPU/Register/instr_reg[29]_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I4_O)        0.124     2.882 f  CPU/Register/REG[20][31]_i_2/O
                         net (fo=179, routed)         6.139     9.021    CPU/Register/REG[20][31]_i_2_n_0
    SLICE_X54Y25         LUT2 (Prop_lut2_I1_O)        0.124     9.145 r  CPU/Register/REG[13][31]_i_3/O
                         net (fo=96, routed)          5.290    14.435    CPU/Register/REG[13][31]_i_3_n_0
    SLICE_X57Y7          LUT6 (Prop_lut6_I3_O)        0.124    14.559 r  CPU/Register/REG[13][9]_i_1/O
                         net (fo=1, routed)           0.000    14.559    CPU/Register/REG[13][9]_i_1_n_0
    SLICE_X57Y7          FDRE                                         r  CPU/Register/REG_reg[13][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[6][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.531ns  (logic 0.952ns (6.552%)  route 13.579ns (93.448%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y4          FDRE                         0.000     0.000 r  CPU/instr_reg[31]/C
    SLICE_X45Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  CPU/instr_reg[31]/Q
                         net (fo=14, routed)          1.350     1.806    CPU/Register/Q[31]
    SLICE_X41Y2          LUT6 (Prop_lut6_I1_O)        0.124     1.930 r  CPU/Register/opsave[5]_i_5/O
                         net (fo=18, routed)          0.792     2.722    CPU/Register/instr_reg[29]_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I4_O)        0.124     2.846 r  CPU/Register/REG[22][31]_i_3/O
                         net (fo=178, routed)         5.507     8.353    CPU/Register/dr[4]
    SLICE_X47Y20         LUT2 (Prop_lut2_I0_O)        0.124     8.477 r  CPU/Register/REG[4][31]_i_2/O
                         net (fo=129, routed)         5.930    14.407    CPU/Register/REG[4][31]_i_2_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I0_O)        0.124    14.531 r  CPU/Register/REG[6][0]_i_1/O
                         net (fo=1, routed)           0.000    14.531    CPU/Register/REG[6][0]_i_1_n_0
    SLICE_X54Y3          FDRE                                         r  CPU/Register/REG_reg[6][0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/Register/REG_reg[0][27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[0][27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE                         0.000     0.000 r  CPU/Register/REG_reg[0][27]/C
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/Register/REG_reg[0][27]/Q
                         net (fo=3, routed)           0.115     0.256    CPU/Register/REG[0][27]
    SLICE_X39Y19         LUT6 (Prop_lut6_I1_O)        0.045     0.301 r  CPU/Register/REG[0][27]_i_1/O
                         net (fo=1, routed)           0.000     0.301    CPU/Register/REG[0][27]_i_1_n_0
    SLICE_X39Y19         FDRE                                         r  CPU/Register/REG_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Register/REG_reg[24][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[24][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE                         0.000     0.000 r  CPU/Register/REG_reg[24][7]/C
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/Register/REG_reg[24][7]/Q
                         net (fo=3, routed)           0.115     0.256    CPU/Register/REG[24][7]
    SLICE_X49Y12         LUT6 (Prop_lut6_I3_O)        0.045     0.301 r  CPU/Register/REG[24][7]_i_1/O
                         net (fo=1, routed)           0.000     0.301    CPU/Register/REG[24][7]_i_1_n_0
    SLICE_X49Y12         FDRE                                         r  CPU/Register/REG_reg[24][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/pc_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/pc1_save_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.141ns (46.446%)  route 0.163ns (53.554%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y2          FDRE                         0.000     0.000 r  CPU/pc_reg[4]/C
    SLICE_X43Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/pc_reg[4]/Q
                         net (fo=11, routed)          0.163     0.304    CPU/pc[4]
    SLICE_X43Y4          LDCE                                         r  CPU/pc1_save_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Register/REG_reg[7][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[7][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.186ns (61.174%)  route 0.118ns (38.826%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDRE                         0.000     0.000 r  CPU/Register/REG_reg[7][0]/C
    SLICE_X53Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/Register/REG_reg[7][0]/Q
                         net (fo=3, routed)           0.118     0.259    CPU/Register/REG[7][0]
    SLICE_X53Y4          LUT6 (Prop_lut6_I1_O)        0.045     0.304 r  CPU/Register/REG[7][0]_i_1/O
                         net (fo=1, routed)           0.000     0.304    CPU/Register/REG[7][0]_i_1_n_0
    SLICE_X53Y4          FDRE                                         r  CPU/Register/REG_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Register/REG_reg[22][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[22][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.723%)  route 0.120ns (39.277%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y0          FDRE                         0.000     0.000 r  CPU/Register/REG_reg[22][0]/C
    SLICE_X59Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/Register/REG_reg[22][0]/Q
                         net (fo=3, routed)           0.120     0.261    CPU/Register/REG[22][0]
    SLICE_X59Y0          LUT6 (Prop_lut6_I5_O)        0.045     0.306 r  CPU/Register/REG[22][0]_i_1/O
                         net (fo=1, routed)           0.000     0.306    CPU/Register/REG[22][0]_i_1_n_0
    SLICE_X59Y0          FDRE                                         r  CPU/Register/REG_reg[22][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Register/REG_reg[31][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[31][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.723%)  route 0.120ns (39.277%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y3          FDRE                         0.000     0.000 r  CPU/Register/REG_reg[31][2]/C
    SLICE_X61Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/Register/REG_reg[31][2]/Q
                         net (fo=3, routed)           0.120     0.261    CPU/Register/REG[31][2]
    SLICE_X61Y3          LUT6 (Prop_lut6_I5_O)        0.045     0.306 r  CPU/Register/REG[31][2]_i_1/O
                         net (fo=1, routed)           0.000     0.306    CPU/Register/REG[31][2]_i_1_n_0
    SLICE_X61Y3          FDRE                                         r  CPU/Register/REG_reg[31][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Register/REG_reg[16][31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[16][31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.277%)  route 0.123ns (39.723%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE                         0.000     0.000 r  CPU/Register/REG_reg[16][31]/C
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/Register/REG_reg[16][31]/Q
                         net (fo=3, routed)           0.123     0.264    CPU/Register/REG[16][31]
    SLICE_X37Y19         LUT6 (Prop_lut6_I0_O)        0.045     0.309 r  CPU/Register/REG[16][31]_i_1/O
                         net (fo=1, routed)           0.000     0.309    CPU/Register/REG[16][31]_i_1_n_0
    SLICE_X37Y19         FDRE                                         r  CPU/Register/REG_reg[16][31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in/u_debounce_R/d0/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            in/u_debounce_R/d1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE                         0.000     0.000 r  in/u_debounce_R/d0/Q_reg/C
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  in/u_debounce_R/d0/Q_reg/Q
                         net (fo=1, routed)           0.170     0.311    in/u_debounce_R/d1/Q
    SLICE_X53Y17         FDRE                                         r  in/u_debounce_R/d1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Register/REG_reg[5][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[5][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.186ns (59.568%)  route 0.126ns (40.432%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDRE                         0.000     0.000 r  CPU/Register/REG_reg[5][3]/C
    SLICE_X55Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/Register/REG_reg[5][3]/Q
                         net (fo=3, routed)           0.126     0.267    CPU/Register/REG[5][3]
    SLICE_X55Y1          LUT5 (Prop_lut5_I1_O)        0.045     0.312 r  CPU/Register/REG[5][3]_i_1/O
                         net (fo=1, routed)           0.000     0.312    CPU/Register/REG[5][3]_i_1_n_0
    SLICE_X55Y1          FDRE                                         r  CPU/Register/REG_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Register/REG_reg[23][12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[23][12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.186ns (59.215%)  route 0.128ns (40.785%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE                         0.000     0.000 r  CPU/Register/REG_reg[23][12]/C
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/Register/REG_reg[23][12]/Q
                         net (fo=3, routed)           0.128     0.269    CPU/Register/REG[23][12]
    SLICE_X59Y12         LUT6 (Prop_lut6_I5_O)        0.045     0.314 r  CPU/Register/REG[23][12]_i_1/O
                         net (fo=1, routed)           0.000     0.314    CPU/Register/REG[23][12]_i_1_n_0
    SLICE_X59Y12         FDRE                                         r  CPU/Register/REG_reg[23][12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ds/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.958ns  (logic 4.894ns (49.143%)  route 5.064ns (50.857%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.626     5.147    ds/CLK
    SLICE_X62Y19         FDRE                                         r  ds/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  ds/digit_select_reg[1]/Q
                         net (fo=25, routed)          1.362     6.929    in/u_debounce_R/d2/digit_select[1]
    SLICE_X53Y19         LUT5 (Prop_lut5_I0_O)        0.299     7.228 r  in/u_debounce_R/d2/seg_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.000     7.228    in/u_debounce_R/d2/seg_OBUF[3]_inst_i_11_n_0
    SLICE_X53Y19         MUXF7 (Prop_muxf7_I1_O)      0.217     7.445 r  in/u_debounce_R/d2/seg_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.952     8.397    in/u_debounce_R/d2/seg_OBUF[3]_inst_i_9_n_0
    SLICE_X52Y20         LUT6 (Prop_lut6_I5_O)        0.299     8.696 r  in/u_debounce_R/d2/seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.806     9.501    in/u_debounce_R/d2/seg_OBUF[3]_inst_i_3_n_0
    SLICE_X55Y21         LUT6 (Prop_lut6_I1_O)        0.124     9.625 r  in/u_debounce_R/d2/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.944    11.570    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    15.105 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.105    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.841ns  (logic 4.694ns (53.092%)  route 4.147ns (46.908%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.626     5.147    ds/CLK
    SLICE_X62Y19         FDRE                                         r  ds/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  ds/digit_select_reg[1]/Q
                         net (fo=25, routed)          1.077     6.643    in/u_debounce_R/d2/digit_select[1]
    SLICE_X52Y20         MUXF7 (Prop_muxf7_S_O)       0.467     7.110 r  in/u_debounce_R/d2/seg_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.957     8.067    in/u_debounce_R/d2/seg_OBUF[0]_inst_i_5_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I5_O)        0.297     8.364 r  in/u_debounce_R/d2/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.113    10.477    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.988 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.988    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.745ns  (logic 4.714ns (53.910%)  route 4.031ns (46.090%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.626     5.147    ds/CLK
    SLICE_X62Y19         FDRE                                         r  ds/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  ds/digit_select_reg[1]/Q
                         net (fo=25, routed)          1.042     6.608    in/u_debounce_R/d2/digit_select[1]
    SLICE_X54Y20         MUXF7 (Prop_muxf7_S_O)       0.467     7.075 r  in/u_debounce_R/d2/seg_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.853     7.928    in/u_debounce_R/d2/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X54Y18         LUT6 (Prop_lut6_I5_O)        0.297     8.225 r  in/u_debounce_R/d2/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.135    10.361    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.892 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.892    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.608ns  (logic 4.712ns (54.741%)  route 3.896ns (45.259%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.626     5.147    ds/CLK
    SLICE_X62Y19         FDRE                                         r  ds/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  ds/digit_select_reg[1]/Q
                         net (fo=25, routed)          1.088     6.654    in/u_debounce_R/d2/digit_select[1]
    SLICE_X52Y19         MUXF7 (Prop_muxf7_S_O)       0.467     7.121 r  in/u_debounce_R/d2/seg_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.726     7.847    in/u_debounce_R/d2/seg_OBUF[1]_inst_i_5_n_0
    SLICE_X54Y21         LUT6 (Prop_lut6_I5_O)        0.297     8.144 r  in/u_debounce_R/d2/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.082    10.226    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.755 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.755    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.533ns  (logic 4.687ns (54.931%)  route 3.846ns (45.069%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.626     5.147    ds/CLK
    SLICE_X62Y19         FDRE                                         r  ds/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  ds/digit_select_reg[1]/Q
                         net (fo=25, routed)          1.058     6.624    in/u_debounce_R/d2/digit_select[1]
    SLICE_X52Y18         MUXF7 (Prop_muxf7_S_O)       0.467     7.091 r  in/u_debounce_R/d2/seg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.659     7.751    in/u_debounce_R/d2/seg_OBUF[5]_inst_i_4_n_0
    SLICE_X53Y18         LUT6 (Prop_lut6_I3_O)        0.297     8.048 r  in/u_debounce_R/d2/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.128    10.176    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.680 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.680    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.904ns  (logic 4.221ns (53.399%)  route 3.684ns (46.601%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.626     5.147    ds/CLK
    SLICE_X62Y19         FDRE                                         r  ds/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  ds/digit_select_reg[1]/Q
                         net (fo=25, routed)          1.346     6.913    ds/digit_select[1]
    SLICE_X55Y21         LUT2 (Prop_lut2_I1_O)        0.299     7.212 r  ds/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.337     9.549    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    13.052 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.052    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.443ns  (logic 4.253ns (57.141%)  route 3.190ns (42.859%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.626     5.147    ds/CLK
    SLICE_X62Y19         FDRE                                         r  ds/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  ds/digit_select_reg[1]/Q
                         net (fo=25, routed)          0.935     6.502    in/u_debounce_R/d2/digit_select[1]
    SLICE_X55Y19         LUT6 (Prop_lut6_I4_O)        0.299     6.801 r  in/u_debounce_R/d2/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.255     9.055    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.591 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.591    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.439ns  (logic 4.333ns (58.246%)  route 3.106ns (41.754%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.626     5.147    ds/CLK
    SLICE_X62Y19         FDRE                                         r  ds/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  ds/digit_select_reg[0]/Q
                         net (fo=20, routed)          1.299     6.903    ds/digit_select[0]
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.150     7.053 r  ds/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.807     8.859    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.727    12.586 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.586    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.313ns  (logic 4.238ns (57.950%)  route 3.075ns (42.050%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.626     5.147    ds/CLK
    SLICE_X62Y19         FDRE                                         r  ds/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  ds/digit_select_reg[1]/Q
                         net (fo=25, routed)          1.144     6.710    in/u_debounce_R/d2/digit_select[1]
    SLICE_X55Y18         LUT6 (Prop_lut6_I4_O)        0.299     7.009 r  in/u_debounce_R/d2/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.931     8.940    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.460 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.460    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.231ns  (logic 4.079ns (56.413%)  route 3.152ns (43.587%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.626     5.147    ds/CLK
    SLICE_X62Y19         FDRE                                         r  ds/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  ds/digit_select_reg[0]/Q
                         net (fo=20, routed)          1.299     6.903    ds/digit_select[0]
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.027 r  ds/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.852     8.879    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.378 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.378    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ds/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.145ns  (logic 1.438ns (67.060%)  route 0.707ns (32.940%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.587     1.470    ds/CLK
    SLICE_X62Y19         FDRE                                         r  ds/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.128     1.598 f  ds/digit_select_reg[1]/Q
                         net (fo=25, routed)          0.426     2.024    ds/digit_select[1]
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.099     2.123 r  ds/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.280     2.404    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.615 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.615    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 1.427ns (65.476%)  route 0.753ns (34.524%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.587     1.470    ds/CLK
    SLICE_X62Y19         FDRE                                         r  ds/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  ds/digit_select_reg[1]/Q
                         net (fo=25, routed)          0.345     1.943    ds/digit_select[1]
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.099     2.042 r  ds/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.407     2.450    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.650 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.650    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.258ns  (logic 1.518ns (67.224%)  route 0.740ns (32.776%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.587     1.470    ds/CLK
    SLICE_X62Y19         FDRE                                         r  ds/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.128     1.598 f  ds/digit_select_reg[1]/Q
                         net (fo=25, routed)          0.345     1.943    ds/digit_select[1]
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.100     2.043 r  ds/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.438    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.290     3.728 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.728    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.374ns  (logic 1.398ns (58.876%)  route 0.976ns (41.124%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.587     1.470    ds/CLK
    SLICE_X62Y19         FDRE                                         r  ds/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  ds/digit_select_reg[0]/Q
                         net (fo=20, routed)          0.419     2.030    in/u_debounce_R/d2/digit_select[0]
    SLICE_X55Y20         LUT6 (Prop_lut6_I4_O)        0.045     2.075 r  in/u_debounce_R/d2/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.558     2.632    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.844 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.844    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.398ns  (logic 1.407ns (58.671%)  route 0.991ns (41.329%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.587     1.470    ds/CLK
    SLICE_X62Y19         FDRE                                         r  ds/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  ds/digit_select_reg[0]/Q
                         net (fo=20, routed)          0.502     2.113    in/u_debounce_R/d2/digit_select[0]
    SLICE_X55Y18         LUT6 (Prop_lut6_I2_O)        0.045     2.158 r  in/u_debounce_R/d2/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.489     2.647    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.868 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.868    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.412ns  (logic 1.422ns (58.943%)  route 0.990ns (41.057%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.587     1.470    ds/CLK
    SLICE_X62Y19         FDRE                                         r  ds/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  ds/digit_select_reg[0]/Q
                         net (fo=20, routed)          0.370     1.981    in/u_debounce_R/d2/digit_select[0]
    SLICE_X55Y19         LUT6 (Prop_lut6_I2_O)        0.045     2.026 r  in/u_debounce_R/d2/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.621     2.647    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.883 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.883    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.422ns  (logic 1.418ns (58.561%)  route 1.004ns (41.439%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.587     1.470    ds/CLK
    SLICE_X62Y19         FDRE                                         r  ds/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  ds/digit_select_reg[0]/Q
                         net (fo=20, routed)          0.429     2.040    in/u_debounce_R/d2/digit_select[0]
    SLICE_X54Y18         LUT6 (Prop_lut6_I4_O)        0.045     2.085 r  in/u_debounce_R/d2/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.574     2.660    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.892 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.892    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.494ns  (logic 1.392ns (55.789%)  route 1.103ns (44.211%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.587     1.470    ds/CLK
    SLICE_X62Y19         FDRE                                         r  ds/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  ds/digit_select_reg[0]/Q
                         net (fo=20, routed)          0.540     2.152    in/u_debounce_R/d2/digit_select[0]
    SLICE_X53Y18         LUT6 (Prop_lut6_I2_O)        0.045     2.197 r  in/u_debounce_R/d2/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.562     2.759    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.964 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.964    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.617ns  (logic 1.461ns (55.822%)  route 1.156ns (44.178%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.587     1.470    ds/CLK
    SLICE_X62Y19         FDRE                                         r  ds/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  ds/digit_select_reg[0]/Q
                         net (fo=20, routed)          0.560     2.171    in/u_debounce_R/d2/digit_select[0]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.045     2.216 r  in/u_debounce_R/d2/seg_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.056     2.272    in/u_debounce_R/d2/seg_OBUF[1]_inst_i_4_n_0
    SLICE_X54Y21         LUT6 (Prop_lut6_I3_O)        0.045     2.317 r  in/u_debounce_R/d2/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.540     2.857    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.087 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.087    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.701ns  (logic 1.390ns (51.472%)  route 1.311ns (48.528%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.587     1.470    ds/CLK
    SLICE_X62Y19         FDRE                                         r  ds/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  ds/digit_select_reg[0]/Q
                         net (fo=20, routed)          0.641     2.252    ds/digit_select[0]
    SLICE_X55Y21         LUT2 (Prop_lut2_I0_O)        0.045     2.297 r  ds/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.669     2.967    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     4.171 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.171    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





