// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.op
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="pipeline_data_passer,hls_ip_2017_4_op,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.997000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1590,HLS_SYN_LUT=1428}" *)

module pipeline_data_passer (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
ap_continue,
        ap_idle,
        ap_ready,
        rd_reqs_pipe0_write_V_sector_off_dout,
        rd_reqs_pipe0_write_V_sector_off_empty_n,
        rd_reqs_pipe0_write_V_sector_off_read,
        rd_reqs_pipe0_write_V_sector_num_dout,
        rd_reqs_pipe0_write_V_sector_num_empty_n,
        rd_reqs_pipe0_write_V_sector_num_read,
        rd_reqs_pipe0_write_V_tag_dout,
        rd_reqs_pipe0_write_V_tag_empty_n,
        rd_reqs_pipe0_write_V_tag_read,
        rd_reqs_pipe0_write_V_rw_dout,
        rd_reqs_pipe0_write_V_rw_empty_n,
        rd_reqs_pipe0_write_V_rw_read,
        wr_reqs_pipe0_write_V_sector_off_dout,
        wr_reqs_pipe0_write_V_sector_off_empty_n,
        wr_reqs_pipe0_write_V_sector_off_read,
        wr_reqs_pipe0_write_V_sector_num_dout,
        wr_reqs_pipe0_write_V_sector_num_empty_n,
        wr_reqs_pipe0_write_V_sector_num_read,
        wr_reqs_pipe0_write_V_tag_dout,
        wr_reqs_pipe0_write_V_tag_empty_n,
        wr_reqs_pipe0_write_V_tag_read,
        wr_reqs_pipe0_write_V_rw_dout,
        wr_reqs_pipe0_write_V_rw_empty_n,
        wr_reqs_pipe0_write_V_rw_read,
        rd_reqs_pipe1_read_V_sector_off_din,
        rd_reqs_pipe1_read_V_sector_off_full_n,
        rd_reqs_pipe1_read_V_sector_off_write,
        rd_reqs_pipe1_read_V_sector_num_din,
        rd_reqs_pipe1_read_V_sector_num_full_n,
        rd_reqs_pipe1_read_V_sector_num_write,
        rd_reqs_pipe1_read_V_tag_din,
        rd_reqs_pipe1_read_V_tag_full_n,
        rd_reqs_pipe1_read_V_tag_write,
        rd_reqs_pipe1_read_V_rw_din,
        rd_reqs_pipe1_read_V_rw_full_n,
        rd_reqs_pipe1_read_V_rw_write,
        wr_reqs_pipe1_read_V_sector_off_din,
        wr_reqs_pipe1_read_V_sector_off_full_n,
        wr_reqs_pipe1_read_V_sector_off_write,
        wr_reqs_pipe1_read_V_sector_num_din,
        wr_reqs_pipe1_read_V_sector_num_full_n,
        wr_reqs_pipe1_read_V_sector_num_write,
        wr_reqs_pipe1_read_V_tag_din,
        wr_reqs_pipe1_read_V_tag_full_n,
        wr_reqs_pipe1_read_V_tag_write,
        wr_reqs_pipe1_read_V_rw_din,
        wr_reqs_pipe1_read_V_rw_full_n,
        wr_reqs_pipe1_read_V_rw_write,
        rd_reqs_pipe1_write_V_sector_off_dout,
        rd_reqs_pipe1_write_V_sector_off_empty_n,
        rd_reqs_pipe1_write_V_sector_off_read,
        rd_reqs_pipe1_write_V_sector_num_dout,
        rd_reqs_pipe1_write_V_sector_num_empty_n,
        rd_reqs_pipe1_write_V_sector_num_read,
        rd_reqs_pipe1_write_V_tag_dout,
        rd_reqs_pipe1_write_V_tag_empty_n,
        rd_reqs_pipe1_write_V_tag_read,
        rd_reqs_pipe1_write_V_rw_dout,
        rd_reqs_pipe1_write_V_rw_empty_n,
        rd_reqs_pipe1_write_V_rw_read,
        wr_reqs_pipe1_write_V_sector_off_dout,
        wr_reqs_pipe1_write_V_sector_off_empty_n,
        wr_reqs_pipe1_write_V_sector_off_read,
        wr_reqs_pipe1_write_V_sector_num_dout,
        wr_reqs_pipe1_write_V_sector_num_empty_n,
        wr_reqs_pipe1_write_V_sector_num_read,
        wr_reqs_pipe1_write_V_tag_dout,
        wr_reqs_pipe1_write_V_tag_empty_n,
        wr_reqs_pipe1_write_V_tag_read,
        wr_reqs_pipe1_write_V_rw_dout,
        wr_reqs_pipe1_write_V_rw_empty_n,
        wr_reqs_pipe1_write_V_rw_read,
        rd_reqs_pipe2_read_V_sector_off_din,
        rd_reqs_pipe2_read_V_sector_off_full_n,
        rd_reqs_pipe2_read_V_sector_off_write,
        rd_reqs_pipe2_read_V_sector_num_din,
        rd_reqs_pipe2_read_V_sector_num_full_n,
        rd_reqs_pipe2_read_V_sector_num_write,
        rd_reqs_pipe2_read_V_tag_din,
        rd_reqs_pipe2_read_V_tag_full_n,
        rd_reqs_pipe2_read_V_tag_write,
        rd_reqs_pipe2_read_V_rw_din,
        rd_reqs_pipe2_read_V_rw_full_n,
        rd_reqs_pipe2_read_V_rw_write,
        wr_reqs_pipe2_read_V_sector_off_din,
        wr_reqs_pipe2_read_V_sector_off_full_n,
        wr_reqs_pipe2_read_V_sector_off_write,
        wr_reqs_pipe2_read_V_sector_num_din,
        wr_reqs_pipe2_read_V_sector_num_full_n,
        wr_reqs_pipe2_read_V_sector_num_write,
        wr_reqs_pipe2_read_V_tag_din,
        wr_reqs_pipe2_read_V_tag_full_n,
        wr_reqs_pipe2_read_V_tag_write,
        wr_reqs_pipe2_read_V_rw_din,
        wr_reqs_pipe2_read_V_rw_full_n,
        wr_reqs_pipe2_read_V_rw_write,
        rd_data_valid_pipe1_write_V_dout,
        rd_data_valid_pipe1_write_V_empty_n,
        rd_data_valid_pipe1_write_V_read,
        wr_data_valid_pipe1_write_V_dout,
        wr_data_valid_pipe1_write_V_empty_n,
        wr_data_valid_pipe1_write_V_read,
        rd_data_valid_pipe2_read_V_din,
        rd_data_valid_pipe2_read_V_full_n,
        rd_data_valid_pipe2_read_V_write,
        wr_data_valid_pipe2_read_V_din,
        wr_data_valid_pipe2_read_V_full_n,
        wr_data_valid_pipe2_read_V_write,
        rd_kbuf_addr_pipe0_write_V_dout,
        rd_kbuf_addr_pipe0_write_V_empty_n,
        rd_kbuf_addr_pipe0_write_V_read,
        wr_kbuf_addr_pipe0_write_V_dout,
        wr_kbuf_addr_pipe0_write_V_empty_n,
        wr_kbuf_addr_pipe0_write_V_read,
        rd_kbuf_addr_pipe2_read_V_din,
        rd_kbuf_addr_pipe2_read_V_full_n,
        rd_kbuf_addr_pipe2_read_V_write,
        wr_kbuf_addr_pipe2_read_V_din,
        wr_kbuf_addr_pipe2_read_V_full_n,
        wr_kbuf_addr_pipe2_read_V_write
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output ap_ready; output ap_continue;
input  [31:0] rd_reqs_pipe0_write_V_sector_off_dout;
input   rd_reqs_pipe0_write_V_sector_off_empty_n;
output   rd_reqs_pipe0_write_V_sector_off_read;
input  [31:0] rd_reqs_pipe0_write_V_sector_num_dout;
input   rd_reqs_pipe0_write_V_sector_num_empty_n;
output   rd_reqs_pipe0_write_V_sector_num_read;
input  [31:0] rd_reqs_pipe0_write_V_tag_dout;
input   rd_reqs_pipe0_write_V_tag_empty_n;
output   rd_reqs_pipe0_write_V_tag_read;
input   rd_reqs_pipe0_write_V_rw_dout;
input   rd_reqs_pipe0_write_V_rw_empty_n;
output   rd_reqs_pipe0_write_V_rw_read;
input  [31:0] wr_reqs_pipe0_write_V_sector_off_dout;
input   wr_reqs_pipe0_write_V_sector_off_empty_n;
output   wr_reqs_pipe0_write_V_sector_off_read;
input  [31:0] wr_reqs_pipe0_write_V_sector_num_dout;
input   wr_reqs_pipe0_write_V_sector_num_empty_n;
output   wr_reqs_pipe0_write_V_sector_num_read;
input  [31:0] wr_reqs_pipe0_write_V_tag_dout;
input   wr_reqs_pipe0_write_V_tag_empty_n;
output   wr_reqs_pipe0_write_V_tag_read;
input   wr_reqs_pipe0_write_V_rw_dout;
input   wr_reqs_pipe0_write_V_rw_empty_n;
output   wr_reqs_pipe0_write_V_rw_read;
output  [31:0] rd_reqs_pipe1_read_V_sector_off_din;
input   rd_reqs_pipe1_read_V_sector_off_full_n;
output   rd_reqs_pipe1_read_V_sector_off_write;
output  [31:0] rd_reqs_pipe1_read_V_sector_num_din;
input   rd_reqs_pipe1_read_V_sector_num_full_n;
output   rd_reqs_pipe1_read_V_sector_num_write;
output  [31:0] rd_reqs_pipe1_read_V_tag_din;
input   rd_reqs_pipe1_read_V_tag_full_n;
output   rd_reqs_pipe1_read_V_tag_write;
output   rd_reqs_pipe1_read_V_rw_din;
input   rd_reqs_pipe1_read_V_rw_full_n;
output   rd_reqs_pipe1_read_V_rw_write;
output  [31:0] wr_reqs_pipe1_read_V_sector_off_din;
input   wr_reqs_pipe1_read_V_sector_off_full_n;
output   wr_reqs_pipe1_read_V_sector_off_write;
output  [31:0] wr_reqs_pipe1_read_V_sector_num_din;
input   wr_reqs_pipe1_read_V_sector_num_full_n;
output   wr_reqs_pipe1_read_V_sector_num_write;
output  [31:0] wr_reqs_pipe1_read_V_tag_din;
input   wr_reqs_pipe1_read_V_tag_full_n;
output   wr_reqs_pipe1_read_V_tag_write;
output   wr_reqs_pipe1_read_V_rw_din;
input   wr_reqs_pipe1_read_V_rw_full_n;
output   wr_reqs_pipe1_read_V_rw_write;
input  [31:0] rd_reqs_pipe1_write_V_sector_off_dout;
input   rd_reqs_pipe1_write_V_sector_off_empty_n;
output   rd_reqs_pipe1_write_V_sector_off_read;
input  [31:0] rd_reqs_pipe1_write_V_sector_num_dout;
input   rd_reqs_pipe1_write_V_sector_num_empty_n;
output   rd_reqs_pipe1_write_V_sector_num_read;
input  [31:0] rd_reqs_pipe1_write_V_tag_dout;
input   rd_reqs_pipe1_write_V_tag_empty_n;
output   rd_reqs_pipe1_write_V_tag_read;
input   rd_reqs_pipe1_write_V_rw_dout;
input   rd_reqs_pipe1_write_V_rw_empty_n;
output   rd_reqs_pipe1_write_V_rw_read;
input  [31:0] wr_reqs_pipe1_write_V_sector_off_dout;
input   wr_reqs_pipe1_write_V_sector_off_empty_n;
output   wr_reqs_pipe1_write_V_sector_off_read;
input  [31:0] wr_reqs_pipe1_write_V_sector_num_dout;
input   wr_reqs_pipe1_write_V_sector_num_empty_n;
output   wr_reqs_pipe1_write_V_sector_num_read;
input  [31:0] wr_reqs_pipe1_write_V_tag_dout;
input   wr_reqs_pipe1_write_V_tag_empty_n;
output   wr_reqs_pipe1_write_V_tag_read;
input   wr_reqs_pipe1_write_V_rw_dout;
input   wr_reqs_pipe1_write_V_rw_empty_n;
output   wr_reqs_pipe1_write_V_rw_read;
output  [31:0] rd_reqs_pipe2_read_V_sector_off_din;
input   rd_reqs_pipe2_read_V_sector_off_full_n;
output   rd_reqs_pipe2_read_V_sector_off_write;
output  [31:0] rd_reqs_pipe2_read_V_sector_num_din;
input   rd_reqs_pipe2_read_V_sector_num_full_n;
output   rd_reqs_pipe2_read_V_sector_num_write;
output  [31:0] rd_reqs_pipe2_read_V_tag_din;
input   rd_reqs_pipe2_read_V_tag_full_n;
output   rd_reqs_pipe2_read_V_tag_write;
output   rd_reqs_pipe2_read_V_rw_din;
input   rd_reqs_pipe2_read_V_rw_full_n;
output   rd_reqs_pipe2_read_V_rw_write;
output  [31:0] wr_reqs_pipe2_read_V_sector_off_din;
input   wr_reqs_pipe2_read_V_sector_off_full_n;
output   wr_reqs_pipe2_read_V_sector_off_write;
output  [31:0] wr_reqs_pipe2_read_V_sector_num_din;
input   wr_reqs_pipe2_read_V_sector_num_full_n;
output   wr_reqs_pipe2_read_V_sector_num_write;
output  [31:0] wr_reqs_pipe2_read_V_tag_din;
input   wr_reqs_pipe2_read_V_tag_full_n;
output   wr_reqs_pipe2_read_V_tag_write;
output   wr_reqs_pipe2_read_V_rw_din;
input   wr_reqs_pipe2_read_V_rw_full_n;
output   wr_reqs_pipe2_read_V_rw_write;
input   rd_data_valid_pipe1_write_V_dout;
input   rd_data_valid_pipe1_write_V_empty_n;
output   rd_data_valid_pipe1_write_V_read;
input   wr_data_valid_pipe1_write_V_dout;
input   wr_data_valid_pipe1_write_V_empty_n;
output   wr_data_valid_pipe1_write_V_read;
output   rd_data_valid_pipe2_read_V_din;
input   rd_data_valid_pipe2_read_V_full_n;
output   rd_data_valid_pipe2_read_V_write;
output   wr_data_valid_pipe2_read_V_din;
input   wr_data_valid_pipe2_read_V_full_n;
output   wr_data_valid_pipe2_read_V_write;
input  [63:0] rd_kbuf_addr_pipe0_write_V_dout;
input   rd_kbuf_addr_pipe0_write_V_empty_n;
output   rd_kbuf_addr_pipe0_write_V_read;
input  [63:0] wr_kbuf_addr_pipe0_write_V_dout;
input   wr_kbuf_addr_pipe0_write_V_empty_n;
output   wr_kbuf_addr_pipe0_write_V_read;
output  [63:0] rd_kbuf_addr_pipe2_read_V_din;
input   rd_kbuf_addr_pipe2_read_V_full_n;
output   rd_kbuf_addr_pipe2_read_V_write;
output  [63:0] wr_kbuf_addr_pipe2_read_V_din;
input   wr_kbuf_addr_pipe2_read_V_full_n;
output   wr_kbuf_addr_pipe2_read_V_write;

reg ap_idle;
reg rd_data_valid_pipe1_write_V_read;
reg wr_data_valid_pipe1_write_V_read;
reg rd_data_valid_pipe2_read_V_write;
reg wr_data_valid_pipe2_read_V_write;
reg rd_kbuf_addr_pipe0_write_V_read;
reg wr_kbuf_addr_pipe0_write_V_read;
reg rd_kbuf_addr_pipe2_read_V_write;
reg wr_kbuf_addr_pipe2_read_V_write;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [0:0] valid_rd_req0_reg_776;
reg   [0:0] valid_wr_req0_reg_788;
reg   [0:0] valid_rd_req1_reg_800;
reg   [0:0] valid_wr_req1_reg_812;
reg   [0:0] valid_rd_valid_reg_824;
reg   [0:0] valid_wr_valid_reg_836;
reg   [0:0] valid_r_reg_848;
reg   [0:0] valid_w_reg_860;
reg   [0:0] p_040_3_s_reg_872;
reg   [31:0] p_040_2_s_reg_883;
reg   [31:0] p_040_1_s_reg_894;
reg   [31:0] p_040_0_s_reg_905;
reg   [0:0] p_038_3_s_reg_916;
reg   [31:0] p_038_2_s_reg_927;
reg   [31:0] p_038_1_s_reg_938;
reg   [31:0] p_038_0_s_reg_949;
reg   [0:0] p_036_3_s_reg_960;
reg   [31:0] p_036_2_s_reg_971;
reg   [31:0] p_036_1_s_reg_982;
reg   [31:0] p_036_0_s_reg_993;
reg   [0:0] p_0_3_s_reg_1004;
reg   [31:0] p_0_2_s_reg_1015;
reg   [31:0] p_0_1_s_reg_1026;
reg   [31:0] p_0_0_s_reg_1037;
reg   [63:0] p_032_s_reg_1048;
reg   [63:0] p_045_s_reg_1059;
reg   [0:0] p_s_reg_1070;
reg   [0:0] p_1_reg_1081;
wire   [0:0] empty_n_16_fu_1720_p1;
reg   [0:0] empty_n_16_reg_1936;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] ap_phi_mux_valid_rd_req0_phi_fu_780_p4;
wire   [0:0] empty_n_17_fu_1740_p1;
reg   [0:0] empty_n_17_reg_1966;
reg   [0:0] ap_phi_mux_valid_wr_req0_phi_fu_792_p4;
wire   [0:0] empty_n_18_fu_1760_p1;
reg   [0:0] empty_n_18_reg_1996;
reg   [0:0] ap_phi_mux_valid_rd_req1_phi_fu_804_p4;
wire   [0:0] empty_n_19_fu_1780_p1;
reg   [0:0] empty_n_19_reg_2026;
reg   [0:0] ap_phi_mux_valid_wr_req1_phi_fu_816_p4;
wire   [0:0] empty_n_20_fu_1800_p1;
reg   [0:0] empty_n_20_reg_2056;
reg   [0:0] ap_phi_mux_valid_rd_valid_phi_fu_828_p4;
wire   [0:0] empty_n_21_fu_1808_p1;
reg   [0:0] empty_n_21_reg_2068;
reg   [0:0] ap_phi_mux_valid_wr_valid_phi_fu_840_p4;
wire   [0:0] empty_n_22_fu_1816_p1;
reg   [0:0] empty_n_22_reg_2080;
reg   [0:0] ap_phi_mux_valid_r_phi_fu_852_p4;
wire   [0:0] empty_n_23_fu_1824_p1;
reg   [0:0] empty_n_23_reg_2092;
reg   [0:0] ap_phi_mux_valid_w_phi_fu_864_p4;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0_subdone;
reg   [0:0] ap_phi_mux_valid_rd_req0_3_phi_fu_1198_p4;
wire    ap_block_pp0_stage0;
reg   [0:0] ap_phi_mux_valid_wr_req0_3_phi_fu_1311_p4;
reg   [0:0] ap_phi_mux_valid_rd_req1_3_phi_fu_1424_p4;
reg   [0:0] ap_phi_mux_valid_wr_req1_3_phi_fu_1537_p4;
reg   [0:0] ap_phi_mux_valid_rd_valid_3_phi_fu_1581_p4;
reg   [0:0] ap_phi_mux_valid_wr_valid_3_phi_fu_1625_p4;
reg   [0:0] ap_phi_mux_valid_r_3_phi_fu_1669_p4;
reg   [0:0] ap_phi_mux_valid_w_3_phi_fu_1713_p4;
reg   [0:0] ap_phi_mux_p_040_3_2_phi_fu_1489_p4;
reg   [31:0] ap_phi_mux_p_040_2_2_phi_fu_1501_p4;
reg   [31:0] ap_phi_mux_p_040_1_2_phi_fu_1513_p4;
reg   [31:0] ap_phi_mux_p_040_0_2_phi_fu_1525_p4;
reg   [0:0] ap_phi_mux_p_038_3_2_phi_fu_1376_p4;
reg   [31:0] ap_phi_mux_p_038_2_2_phi_fu_1388_p4;
reg   [31:0] ap_phi_mux_p_038_1_2_phi_fu_1400_p4;
reg   [31:0] ap_phi_mux_p_038_0_2_phi_fu_1412_p4;
reg   [0:0] ap_phi_mux_p_036_3_2_phi_fu_1263_p4;
reg   [31:0] ap_phi_mux_p_036_2_2_phi_fu_1275_p4;
reg   [31:0] ap_phi_mux_p_036_1_2_phi_fu_1287_p4;
reg   [31:0] ap_phi_mux_p_036_0_2_phi_fu_1299_p4;
reg   [0:0] ap_phi_mux_p_0_3_2_phi_fu_1150_p4;
reg   [31:0] ap_phi_mux_p_0_2_2_phi_fu_1162_p4;
reg   [31:0] ap_phi_mux_p_0_1_2_phi_fu_1174_p4;
reg   [31:0] ap_phi_mux_p_0_0_2_phi_fu_1186_p4;
reg   [63:0] ap_phi_mux_p_032_2_phi_fu_1701_p4;
reg   [63:0] ap_phi_mux_p_045_2_phi_fu_1657_p4;
reg   [0:0] ap_phi_mux_p_044_2_phi_fu_1613_p4;
reg   [0:0] ap_phi_mux_p_042_2_phi_fu_1569_p4;
reg   [0:0] ap_phi_mux_tmp_rw_phi_fu_1095_p4;
reg   [0:0] ap_phi_reg_pp0_iter1_tmp_rw_reg_1092;
wire   [0:0] ap_phi_reg_pp0_iter0_tmp_rw_reg_1092;
reg   [31:0] ap_phi_mux_tmp_tag_phi_fu_1106_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_tag_reg_1103;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_tag_reg_1103;
reg   [31:0] ap_phi_mux_tmp_sector_num_phi_fu_1117_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_sector_num_reg_1114;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_sector_num_reg_1114;
reg   [31:0] ap_phi_mux_tmp_sector_off_phi_fu_1128_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_sector_off_reg_1125;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_sector_off_reg_1125;
reg   [0:0] ap_phi_mux_valid_rd_req0_1_phi_fu_1139_p4;
reg   [0:0] ap_phi_reg_pp0_iter1_valid_rd_req0_1_reg_1136;
wire   [0:0] ap_phi_reg_pp0_iter0_valid_rd_req0_1_reg_1136;
reg   [0:0] ap_phi_reg_pp0_iter1_p_0_3_2_reg_1146;
wire   [0:0] ap_phi_reg_pp0_iter0_p_0_3_2_reg_1146;
reg   [31:0] ap_phi_reg_pp0_iter1_p_0_2_2_reg_1158;
wire   [31:0] ap_phi_reg_pp0_iter0_p_0_2_2_reg_1158;
reg   [31:0] ap_phi_reg_pp0_iter1_p_0_1_2_reg_1170;
wire   [31:0] ap_phi_reg_pp0_iter0_p_0_1_2_reg_1170;
reg   [31:0] ap_phi_reg_pp0_iter1_p_0_0_2_reg_1182;
wire   [31:0] ap_phi_reg_pp0_iter0_p_0_0_2_reg_1182;
wire   [0:0] p_valid_rd_req0_1_fu_1838_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_valid_rd_req0_3_reg_1194;
wire   [0:0] ap_phi_reg_pp0_iter0_valid_rd_req0_3_reg_1194;
reg   [0:0] ap_phi_mux_tmp_rw_2_phi_fu_1208_p4;
reg   [0:0] ap_phi_reg_pp0_iter1_tmp_rw_2_reg_1205;
wire   [0:0] ap_phi_reg_pp0_iter0_tmp_rw_2_reg_1205;
reg   [31:0] ap_phi_mux_tmp_tag_2_phi_fu_1219_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_tag_2_reg_1216;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_tag_2_reg_1216;
reg   [31:0] ap_phi_mux_tmp_sector_num_2_phi_fu_1230_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_sector_num_2_reg_1227;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_sector_num_2_reg_1227;
reg   [31:0] ap_phi_mux_tmp_sector_off_2_phi_fu_1241_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_sector_off_2_reg_1238;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_sector_off_2_reg_1238;
reg   [0:0] ap_phi_mux_valid_wr_req0_1_phi_fu_1252_p4;
reg   [0:0] ap_phi_reg_pp0_iter1_valid_wr_req0_1_reg_1249;
wire   [0:0] ap_phi_reg_pp0_iter0_valid_wr_req0_1_reg_1249;
reg   [0:0] ap_phi_reg_pp0_iter1_p_036_3_2_reg_1259;
wire   [0:0] ap_phi_reg_pp0_iter0_p_036_3_2_reg_1259;
reg   [31:0] ap_phi_reg_pp0_iter1_p_036_2_2_reg_1271;
wire   [31:0] ap_phi_reg_pp0_iter0_p_036_2_2_reg_1271;
reg   [31:0] ap_phi_reg_pp0_iter1_p_036_1_2_reg_1283;
wire   [31:0] ap_phi_reg_pp0_iter0_p_036_1_2_reg_1283;
reg   [31:0] ap_phi_reg_pp0_iter1_p_036_0_2_reg_1295;
wire   [31:0] ap_phi_reg_pp0_iter0_p_036_0_2_reg_1295;
wire   [0:0] p_valid_wr_req0_1_fu_1851_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_valid_wr_req0_3_reg_1307;
wire   [0:0] ap_phi_reg_pp0_iter0_valid_wr_req0_3_reg_1307;
reg   [0:0] ap_phi_mux_tmp_rw_4_phi_fu_1321_p4;
reg   [0:0] ap_phi_reg_pp0_iter1_tmp_rw_4_reg_1318;
wire   [0:0] ap_phi_reg_pp0_iter0_tmp_rw_4_reg_1318;
reg   [31:0] ap_phi_mux_tmp_tag_4_phi_fu_1332_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_tag_4_reg_1329;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_tag_4_reg_1329;
reg   [31:0] ap_phi_mux_tmp_sector_num_4_phi_fu_1343_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_sector_num_4_reg_1340;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_sector_num_4_reg_1340;
reg   [31:0] ap_phi_mux_tmp_sector_off_4_phi_fu_1354_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_sector_off_4_reg_1351;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_sector_off_4_reg_1351;
reg   [0:0] ap_phi_mux_valid_rd_req1_1_phi_fu_1365_p4;
reg   [0:0] ap_phi_reg_pp0_iter1_valid_rd_req1_1_reg_1362;
wire   [0:0] ap_phi_reg_pp0_iter0_valid_rd_req1_1_reg_1362;
reg   [0:0] ap_phi_reg_pp0_iter1_p_038_3_2_reg_1372;
wire   [0:0] ap_phi_reg_pp0_iter0_p_038_3_2_reg_1372;
reg   [31:0] ap_phi_reg_pp0_iter1_p_038_2_2_reg_1384;
wire   [31:0] ap_phi_reg_pp0_iter0_p_038_2_2_reg_1384;
reg   [31:0] ap_phi_reg_pp0_iter1_p_038_1_2_reg_1396;
wire   [31:0] ap_phi_reg_pp0_iter0_p_038_1_2_reg_1396;
reg   [31:0] ap_phi_reg_pp0_iter1_p_038_0_2_reg_1408;
wire   [31:0] ap_phi_reg_pp0_iter0_p_038_0_2_reg_1408;
wire   [0:0] p_valid_rd_req1_1_fu_1864_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_valid_rd_req1_3_reg_1420;
wire   [0:0] ap_phi_reg_pp0_iter0_valid_rd_req1_3_reg_1420;
reg   [0:0] ap_phi_mux_tmp_rw_6_phi_fu_1434_p4;
reg   [0:0] ap_phi_reg_pp0_iter1_tmp_rw_6_reg_1431;
wire   [0:0] ap_phi_reg_pp0_iter0_tmp_rw_6_reg_1431;
reg   [31:0] ap_phi_mux_tmp_tag_6_phi_fu_1445_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_tag_6_reg_1442;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_tag_6_reg_1442;
reg   [31:0] ap_phi_mux_tmp_sector_num_6_phi_fu_1456_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_sector_num_6_reg_1453;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_sector_num_6_reg_1453;
reg   [31:0] ap_phi_mux_tmp_sector_off_6_phi_fu_1467_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_sector_off_6_reg_1464;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_sector_off_6_reg_1464;
reg   [0:0] ap_phi_mux_valid_wr_req1_1_phi_fu_1478_p4;
reg   [0:0] ap_phi_reg_pp0_iter1_valid_wr_req1_1_reg_1475;
wire   [0:0] ap_phi_reg_pp0_iter0_valid_wr_req1_1_reg_1475;
reg   [0:0] ap_phi_reg_pp0_iter1_p_040_3_2_reg_1485;
wire   [0:0] ap_phi_reg_pp0_iter0_p_040_3_2_reg_1485;
reg   [31:0] ap_phi_reg_pp0_iter1_p_040_2_2_reg_1497;
wire   [31:0] ap_phi_reg_pp0_iter0_p_040_2_2_reg_1497;
reg   [31:0] ap_phi_reg_pp0_iter1_p_040_1_2_reg_1509;
wire   [31:0] ap_phi_reg_pp0_iter0_p_040_1_2_reg_1509;
reg   [31:0] ap_phi_reg_pp0_iter1_p_040_0_2_reg_1521;
wire   [31:0] ap_phi_reg_pp0_iter0_p_040_0_2_reg_1521;
wire   [0:0] p_valid_wr_req1_1_fu_1877_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_valid_wr_req1_3_reg_1533;
wire   [0:0] ap_phi_reg_pp0_iter0_valid_wr_req1_3_reg_1533;
reg   [0:0] ap_phi_mux_tmp_phi_fu_1547_p4;
reg   [0:0] ap_phi_reg_pp0_iter1_tmp_reg_1544;
wire   [0:0] ap_phi_reg_pp0_iter0_tmp_reg_1544;
reg   [0:0] ap_phi_mux_valid_rd_valid_1_phi_fu_1558_p4;
reg   [0:0] ap_phi_reg_pp0_iter1_valid_rd_valid_1_reg_1555;
wire   [0:0] ap_phi_reg_pp0_iter0_valid_rd_valid_1_reg_1555;
reg   [0:0] ap_phi_reg_pp0_iter1_p_042_2_reg_1565;
wire   [0:0] ap_phi_reg_pp0_iter0_p_042_2_reg_1565;
wire   [0:0] p_valid_rd_valid_1_fu_1890_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_valid_rd_valid_3_reg_1577;
wire   [0:0] ap_phi_reg_pp0_iter0_valid_rd_valid_3_reg_1577;
reg   [0:0] ap_phi_mux_tmp_2_phi_fu_1591_p4;
reg   [0:0] ap_phi_reg_pp0_iter1_tmp_2_reg_1588;
wire   [0:0] ap_phi_reg_pp0_iter0_tmp_2_reg_1588;
reg   [0:0] ap_phi_mux_valid_wr_valid_1_phi_fu_1602_p4;
reg   [0:0] ap_phi_reg_pp0_iter1_valid_wr_valid_1_reg_1599;
wire   [0:0] ap_phi_reg_pp0_iter0_valid_wr_valid_1_reg_1599;
reg   [0:0] ap_phi_reg_pp0_iter1_p_044_2_reg_1609;
wire   [0:0] ap_phi_reg_pp0_iter0_p_044_2_reg_1609;
wire   [0:0] p_valid_wr_valid_1_fu_1903_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_valid_wr_valid_3_reg_1621;
wire   [0:0] ap_phi_reg_pp0_iter0_valid_wr_valid_3_reg_1621;
reg   [63:0] ap_phi_mux_tmp_4_phi_fu_1635_p4;
reg   [63:0] ap_phi_reg_pp0_iter1_tmp_4_reg_1632;
wire   [63:0] ap_phi_reg_pp0_iter0_tmp_4_reg_1632;
reg   [0:0] ap_phi_mux_valid_r_1_phi_fu_1646_p4;
reg   [0:0] ap_phi_reg_pp0_iter1_valid_r_1_reg_1643;
wire   [0:0] ap_phi_reg_pp0_iter0_valid_r_1_reg_1643;
reg   [63:0] ap_phi_reg_pp0_iter1_p_045_2_reg_1653;
wire   [63:0] ap_phi_reg_pp0_iter0_p_045_2_reg_1653;
wire   [0:0] p_valid_r_1_fu_1916_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_valid_r_3_reg_1665;
wire   [0:0] ap_phi_reg_pp0_iter0_valid_r_3_reg_1665;
reg   [63:0] ap_phi_mux_tmp_1_phi_fu_1679_p4;
reg   [63:0] ap_phi_reg_pp0_iter1_tmp_1_reg_1676;
wire   [63:0] ap_phi_reg_pp0_iter0_tmp_1_reg_1676;
reg   [0:0] ap_phi_mux_valid_w_1_phi_fu_1690_p4;
reg   [0:0] ap_phi_reg_pp0_iter1_valid_w_1_reg_1687;
wire   [0:0] ap_phi_reg_pp0_iter0_valid_w_1_reg_1687;
reg   [63:0] ap_phi_reg_pp0_iter1_p_032_2_reg_1697;
wire   [63:0] ap_phi_reg_pp0_iter0_p_032_2_reg_1697;
wire   [0:0] p_valid_w_1_fu_1929_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_valid_w_3_reg_1709;
wire   [0:0] ap_phi_reg_pp0_iter0_valid_w_3_reg_1709;
reg    rd_reqs_pipe0_write_V_rw0_update;
reg    ap_condition_764;
wire   [0:0] empty_n_nbread_fu_612_p5_0;
reg    wr_reqs_pipe0_write_V_rw0_update;
reg    ap_condition_777;
wire   [0:0] empty_n_1_nbread_fu_624_p5_0;
reg    rd_reqs_pipe1_write_V_rw0_update;
reg    ap_condition_790;
wire   [0:0] empty_n_2_nbread_fu_636_p5_0;
reg    wr_reqs_pipe1_write_V_rw0_update;
reg    ap_condition_803;
wire   [0:0] empty_n_3_nbread_fu_648_p5_0;
reg    rd_reqs_pipe1_read_V_rw1_update;
reg    ap_condition_839;
wire   [0:0] full_n_nbwrite_fu_684_p9;
wire    ap_block_pp0_stage0_01001;
reg    wr_reqs_pipe1_read_V_rw1_update;
reg    ap_condition_851;
wire   [0:0] full_n_1_nbwrite_fu_700_p9;
reg    rd_reqs_pipe2_read_V_rw1_update;
reg    ap_condition_859;
wire   [0:0] full_n_2_nbwrite_fu_716_p9;
reg    wr_reqs_pipe2_read_V_rw1_update;
reg    ap_condition_867;
wire   [0:0] full_n_3_nbwrite_fu_732_p9;
wire   [0:0] not_full_n_i_fu_1832_p2;
wire   [0:0] not_full_n_i5_fu_1845_p2;
wire   [0:0] not_full_n_i9_fu_1858_p2;
wire   [0:0] not_full_n_i1_fu_1871_p2;
wire   [0:0] not_full_n_i2_fu_1884_p0;
wire   [0:0] not_full_n_i2_fu_1884_p2;
wire   [0:0] not_full_n_i3_fu_1897_p0;
wire   [0:0] not_full_n_i3_fu_1897_p2;
wire   [0:0] not_full_n_i4_fu_1910_p0;
wire   [0:0] not_full_n_i4_fu_1910_p2;
wire   [0:0] not_full_n_i6_fu_1923_p0;
wire   [0:0] not_full_n_i6_fu_1923_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_514;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((ap_phi_mux_valid_w_phi_fu_864_p4 == 1'd0) & (empty_n_23_fu_1824_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_032_2_reg_1697 <= wr_kbuf_addr_pipe0_write_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_032_2_reg_1697 <= ap_phi_reg_pp0_iter0_p_032_2_reg_1697;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((ap_phi_mux_valid_wr_req0_phi_fu_792_p4 == 1'd0) & (empty_n_17_fu_1740_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_036_0_2_reg_1295 <= wr_reqs_pipe0_write_V_sector_off_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_036_0_2_reg_1295 <= ap_phi_reg_pp0_iter0_p_036_0_2_reg_1295;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((ap_phi_mux_valid_wr_req0_phi_fu_792_p4 == 1'd0) & (empty_n_17_fu_1740_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_036_1_2_reg_1283 <= wr_reqs_pipe0_write_V_sector_num_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_036_1_2_reg_1283 <= ap_phi_reg_pp0_iter0_p_036_1_2_reg_1283;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((ap_phi_mux_valid_wr_req0_phi_fu_792_p4 == 1'd0) & (empty_n_17_fu_1740_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_036_2_2_reg_1271 <= wr_reqs_pipe0_write_V_tag_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_036_2_2_reg_1271 <= ap_phi_reg_pp0_iter0_p_036_2_2_reg_1271;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((ap_phi_mux_valid_wr_req0_phi_fu_792_p4 == 1'd0) & (empty_n_17_fu_1740_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_036_3_2_reg_1259 <= wr_reqs_pipe0_write_V_rw_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_036_3_2_reg_1259 <= ap_phi_reg_pp0_iter0_p_036_3_2_reg_1259;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((ap_phi_mux_valid_rd_req1_phi_fu_804_p4 == 1'd0) & (empty_n_18_fu_1760_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_038_0_2_reg_1408 <= rd_reqs_pipe1_write_V_sector_off_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_038_0_2_reg_1408 <= ap_phi_reg_pp0_iter0_p_038_0_2_reg_1408;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((ap_phi_mux_valid_rd_req1_phi_fu_804_p4 == 1'd0) & (empty_n_18_fu_1760_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_038_1_2_reg_1396 <= rd_reqs_pipe1_write_V_sector_num_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_038_1_2_reg_1396 <= ap_phi_reg_pp0_iter0_p_038_1_2_reg_1396;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((ap_phi_mux_valid_rd_req1_phi_fu_804_p4 == 1'd0) & (empty_n_18_fu_1760_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_038_2_2_reg_1384 <= rd_reqs_pipe1_write_V_tag_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_038_2_2_reg_1384 <= ap_phi_reg_pp0_iter0_p_038_2_2_reg_1384;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((ap_phi_mux_valid_rd_req1_phi_fu_804_p4 == 1'd0) & (empty_n_18_fu_1760_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_038_3_2_reg_1372 <= rd_reqs_pipe1_write_V_rw_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_038_3_2_reg_1372 <= ap_phi_reg_pp0_iter0_p_038_3_2_reg_1372;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((ap_phi_mux_valid_wr_req1_phi_fu_816_p4 == 1'd0) & (empty_n_19_fu_1780_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_040_0_2_reg_1521 <= wr_reqs_pipe1_write_V_sector_off_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_040_0_2_reg_1521 <= ap_phi_reg_pp0_iter0_p_040_0_2_reg_1521;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((ap_phi_mux_valid_wr_req1_phi_fu_816_p4 == 1'd0) & (empty_n_19_fu_1780_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_040_1_2_reg_1509 <= wr_reqs_pipe1_write_V_sector_num_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_040_1_2_reg_1509 <= ap_phi_reg_pp0_iter0_p_040_1_2_reg_1509;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((ap_phi_mux_valid_wr_req1_phi_fu_816_p4 == 1'd0) & (empty_n_19_fu_1780_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_040_2_2_reg_1497 <= wr_reqs_pipe1_write_V_tag_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_040_2_2_reg_1497 <= ap_phi_reg_pp0_iter0_p_040_2_2_reg_1497;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((ap_phi_mux_valid_wr_req1_phi_fu_816_p4 == 1'd0) & (empty_n_19_fu_1780_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_040_3_2_reg_1485 <= wr_reqs_pipe1_write_V_rw_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_040_3_2_reg_1485 <= ap_phi_reg_pp0_iter0_p_040_3_2_reg_1485;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((ap_phi_mux_valid_rd_valid_phi_fu_828_p4 == 1'd0) & (empty_n_20_fu_1800_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_042_2_reg_1565 <= rd_data_valid_pipe1_write_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_042_2_reg_1565 <= ap_phi_reg_pp0_iter0_p_042_2_reg_1565;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((ap_phi_mux_valid_wr_valid_phi_fu_840_p4 == 1'd0) & (empty_n_21_fu_1808_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_044_2_reg_1609 <= wr_data_valid_pipe1_write_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_044_2_reg_1609 <= ap_phi_reg_pp0_iter0_p_044_2_reg_1609;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((ap_phi_mux_valid_r_phi_fu_852_p4 == 1'd0) & (empty_n_22_fu_1816_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_045_2_reg_1653 <= rd_kbuf_addr_pipe0_write_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_045_2_reg_1653 <= ap_phi_reg_pp0_iter0_p_045_2_reg_1653;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((ap_phi_mux_valid_rd_req0_phi_fu_780_p4 == 1'd0) & (empty_n_16_fu_1720_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_0_0_2_reg_1182 <= rd_reqs_pipe0_write_V_sector_off_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_0_0_2_reg_1182 <= ap_phi_reg_pp0_iter0_p_0_0_2_reg_1182;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((ap_phi_mux_valid_rd_req0_phi_fu_780_p4 == 1'd0) & (empty_n_16_fu_1720_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_0_1_2_reg_1170 <= rd_reqs_pipe0_write_V_sector_num_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_0_1_2_reg_1170 <= ap_phi_reg_pp0_iter0_p_0_1_2_reg_1170;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((ap_phi_mux_valid_rd_req0_phi_fu_780_p4 == 1'd0) & (empty_n_16_fu_1720_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_0_2_2_reg_1158 <= rd_reqs_pipe0_write_V_tag_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_0_2_2_reg_1158 <= ap_phi_reg_pp0_iter0_p_0_2_2_reg_1158;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((ap_phi_mux_valid_rd_req0_phi_fu_780_p4 == 1'd0) & (empty_n_16_fu_1720_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_0_3_2_reg_1146 <= rd_reqs_pipe0_write_V_rw_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_0_3_2_reg_1146 <= ap_phi_reg_pp0_iter0_p_0_3_2_reg_1146;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((empty_n_23_fu_1824_p1 == 1'd1) & (ap_phi_mux_valid_w_phi_fu_864_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_1_reg_1676 <= wr_kbuf_addr_pipe0_write_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_1_reg_1676 <= ap_phi_reg_pp0_iter0_tmp_1_reg_1676;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((empty_n_21_fu_1808_p1 == 1'd1) & (ap_phi_mux_valid_wr_valid_phi_fu_840_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_2_reg_1588 <= wr_data_valid_pipe1_write_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_2_reg_1588 <= ap_phi_reg_pp0_iter0_tmp_2_reg_1588;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((empty_n_22_fu_1816_p1 == 1'd1) & (ap_phi_mux_valid_r_phi_fu_852_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_4_reg_1632 <= rd_kbuf_addr_pipe0_write_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_4_reg_1632 <= ap_phi_reg_pp0_iter0_tmp_4_reg_1632;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((empty_n_20_fu_1800_p1 == 1'd1) & (ap_phi_mux_valid_rd_valid_phi_fu_828_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_reg_1544 <= rd_data_valid_pipe1_write_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_reg_1544 <= ap_phi_reg_pp0_iter0_tmp_reg_1544;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((empty_n_17_fu_1740_p1 == 1'd1) & (ap_phi_mux_valid_wr_req0_phi_fu_792_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_rw_2_reg_1205 <= wr_reqs_pipe0_write_V_rw_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_rw_2_reg_1205 <= ap_phi_reg_pp0_iter0_tmp_rw_2_reg_1205;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((empty_n_18_fu_1760_p1 == 1'd1) & (ap_phi_mux_valid_rd_req1_phi_fu_804_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_rw_4_reg_1318 <= rd_reqs_pipe1_write_V_rw_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_rw_4_reg_1318 <= ap_phi_reg_pp0_iter0_tmp_rw_4_reg_1318;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((empty_n_19_fu_1780_p1 == 1'd1) & (ap_phi_mux_valid_wr_req1_phi_fu_816_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_rw_6_reg_1431 <= wr_reqs_pipe1_write_V_rw_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_rw_6_reg_1431 <= ap_phi_reg_pp0_iter0_tmp_rw_6_reg_1431;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((ap_phi_mux_valid_rd_req0_phi_fu_780_p4 == 1'd0) & (empty_n_16_fu_1720_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_tmp_rw_reg_1092 <= rd_reqs_pipe0_write_V_rw_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_rw_reg_1092 <= ap_phi_reg_pp0_iter0_tmp_rw_reg_1092;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((empty_n_17_fu_1740_p1 == 1'd1) & (ap_phi_mux_valid_wr_req0_phi_fu_792_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_sector_num_2_reg_1227 <= wr_reqs_pipe0_write_V_sector_num_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_sector_num_2_reg_1227 <= ap_phi_reg_pp0_iter0_tmp_sector_num_2_reg_1227;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((empty_n_18_fu_1760_p1 == 1'd1) & (ap_phi_mux_valid_rd_req1_phi_fu_804_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_sector_num_4_reg_1340 <= rd_reqs_pipe1_write_V_sector_num_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_sector_num_4_reg_1340 <= ap_phi_reg_pp0_iter0_tmp_sector_num_4_reg_1340;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((empty_n_19_fu_1780_p1 == 1'd1) & (ap_phi_mux_valid_wr_req1_phi_fu_816_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_sector_num_6_reg_1453 <= wr_reqs_pipe1_write_V_sector_num_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_sector_num_6_reg_1453 <= ap_phi_reg_pp0_iter0_tmp_sector_num_6_reg_1453;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((ap_phi_mux_valid_rd_req0_phi_fu_780_p4 == 1'd0) & (empty_n_16_fu_1720_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_tmp_sector_num_reg_1114 <= rd_reqs_pipe0_write_V_sector_num_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_sector_num_reg_1114 <= ap_phi_reg_pp0_iter0_tmp_sector_num_reg_1114;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((empty_n_17_fu_1740_p1 == 1'd1) & (ap_phi_mux_valid_wr_req0_phi_fu_792_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_sector_off_2_reg_1238 <= wr_reqs_pipe0_write_V_sector_off_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_sector_off_2_reg_1238 <= ap_phi_reg_pp0_iter0_tmp_sector_off_2_reg_1238;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((empty_n_18_fu_1760_p1 == 1'd1) & (ap_phi_mux_valid_rd_req1_phi_fu_804_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_sector_off_4_reg_1351 <= rd_reqs_pipe1_write_V_sector_off_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_sector_off_4_reg_1351 <= ap_phi_reg_pp0_iter0_tmp_sector_off_4_reg_1351;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((empty_n_19_fu_1780_p1 == 1'd1) & (ap_phi_mux_valid_wr_req1_phi_fu_816_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_sector_off_6_reg_1464 <= wr_reqs_pipe1_write_V_sector_off_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_sector_off_6_reg_1464 <= ap_phi_reg_pp0_iter0_tmp_sector_off_6_reg_1464;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((ap_phi_mux_valid_rd_req0_phi_fu_780_p4 == 1'd0) & (empty_n_16_fu_1720_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_tmp_sector_off_reg_1125 <= rd_reqs_pipe0_write_V_sector_off_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_sector_off_reg_1125 <= ap_phi_reg_pp0_iter0_tmp_sector_off_reg_1125;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((empty_n_17_fu_1740_p1 == 1'd1) & (ap_phi_mux_valid_wr_req0_phi_fu_792_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_tag_2_reg_1216 <= wr_reqs_pipe0_write_V_tag_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_tag_2_reg_1216 <= ap_phi_reg_pp0_iter0_tmp_tag_2_reg_1216;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((empty_n_18_fu_1760_p1 == 1'd1) & (ap_phi_mux_valid_rd_req1_phi_fu_804_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_tag_4_reg_1329 <= rd_reqs_pipe1_write_V_tag_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_tag_4_reg_1329 <= ap_phi_reg_pp0_iter0_tmp_tag_4_reg_1329;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((empty_n_19_fu_1780_p1 == 1'd1) & (ap_phi_mux_valid_wr_req1_phi_fu_816_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_tag_6_reg_1442 <= wr_reqs_pipe1_write_V_tag_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_tag_6_reg_1442 <= ap_phi_reg_pp0_iter0_tmp_tag_6_reg_1442;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((ap_phi_mux_valid_rd_req0_phi_fu_780_p4 == 1'd0) & (empty_n_16_fu_1720_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_tmp_tag_reg_1103 <= rd_reqs_pipe0_write_V_tag_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_tag_reg_1103 <= ap_phi_reg_pp0_iter0_tmp_tag_reg_1103;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((empty_n_22_fu_1816_p1 == 1'd1) & (ap_phi_mux_valid_r_phi_fu_852_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_valid_r_1_reg_1643 <= rd_kbuf_addr_pipe0_write_V_empty_n;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_valid_r_1_reg_1643 <= ap_phi_reg_pp0_iter0_valid_r_1_reg_1643;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((ap_phi_mux_valid_r_phi_fu_852_p4 == 1'd0) & (empty_n_22_fu_1816_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_valid_r_3_reg_1665 <= rd_kbuf_addr_pipe0_write_V_empty_n;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_valid_r_3_reg_1665 <= ap_phi_reg_pp0_iter0_valid_r_3_reg_1665;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((ap_phi_mux_valid_rd_req0_phi_fu_780_p4 == 1'd0) & (empty_n_16_fu_1720_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_valid_rd_req0_1_reg_1136 <= empty_n_nbread_fu_612_p5_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_valid_rd_req0_1_reg_1136 <= ap_phi_reg_pp0_iter0_valid_rd_req0_1_reg_1136;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((ap_phi_mux_valid_rd_req0_phi_fu_780_p4 == 1'd0) & (empty_n_16_fu_1720_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_valid_rd_req0_3_reg_1194 <= empty_n_nbread_fu_612_p5_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_valid_rd_req0_3_reg_1194 <= ap_phi_reg_pp0_iter0_valid_rd_req0_3_reg_1194;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((empty_n_18_fu_1760_p1 == 1'd1) & (ap_phi_mux_valid_rd_req1_phi_fu_804_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_valid_rd_req1_1_reg_1362 <= empty_n_2_nbread_fu_636_p5_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_valid_rd_req1_1_reg_1362 <= ap_phi_reg_pp0_iter0_valid_rd_req1_1_reg_1362;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((ap_phi_mux_valid_rd_req1_phi_fu_804_p4 == 1'd0) & (empty_n_18_fu_1760_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_valid_rd_req1_3_reg_1420 <= empty_n_2_nbread_fu_636_p5_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_valid_rd_req1_3_reg_1420 <= ap_phi_reg_pp0_iter0_valid_rd_req1_3_reg_1420;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((empty_n_20_fu_1800_p1 == 1'd1) & (ap_phi_mux_valid_rd_valid_phi_fu_828_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_valid_rd_valid_1_reg_1555 <= rd_data_valid_pipe1_write_V_empty_n;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_valid_rd_valid_1_reg_1555 <= ap_phi_reg_pp0_iter0_valid_rd_valid_1_reg_1555;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((ap_phi_mux_valid_rd_valid_phi_fu_828_p4 == 1'd0) & (empty_n_20_fu_1800_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_valid_rd_valid_3_reg_1577 <= rd_data_valid_pipe1_write_V_empty_n;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_valid_rd_valid_3_reg_1577 <= ap_phi_reg_pp0_iter0_valid_rd_valid_3_reg_1577;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((empty_n_23_fu_1824_p1 == 1'd1) & (ap_phi_mux_valid_w_phi_fu_864_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_valid_w_1_reg_1687 <= wr_kbuf_addr_pipe0_write_V_empty_n;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_valid_w_1_reg_1687 <= ap_phi_reg_pp0_iter0_valid_w_1_reg_1687;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((ap_phi_mux_valid_w_phi_fu_864_p4 == 1'd0) & (empty_n_23_fu_1824_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_valid_w_3_reg_1709 <= wr_kbuf_addr_pipe0_write_V_empty_n;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_valid_w_3_reg_1709 <= ap_phi_reg_pp0_iter0_valid_w_3_reg_1709;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((empty_n_17_fu_1740_p1 == 1'd1) & (ap_phi_mux_valid_wr_req0_phi_fu_792_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_valid_wr_req0_1_reg_1249 <= empty_n_1_nbread_fu_624_p5_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_valid_wr_req0_1_reg_1249 <= ap_phi_reg_pp0_iter0_valid_wr_req0_1_reg_1249;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((ap_phi_mux_valid_wr_req0_phi_fu_792_p4 == 1'd0) & (empty_n_17_fu_1740_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_valid_wr_req0_3_reg_1307 <= empty_n_1_nbread_fu_624_p5_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_valid_wr_req0_3_reg_1307 <= ap_phi_reg_pp0_iter0_valid_wr_req0_3_reg_1307;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((empty_n_19_fu_1780_p1 == 1'd1) & (ap_phi_mux_valid_wr_req1_phi_fu_816_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_valid_wr_req1_1_reg_1475 <= empty_n_3_nbread_fu_648_p5_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_valid_wr_req1_1_reg_1475 <= ap_phi_reg_pp0_iter0_valid_wr_req1_1_reg_1475;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((ap_phi_mux_valid_wr_req1_phi_fu_816_p4 == 1'd0) & (empty_n_19_fu_1780_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_valid_wr_req1_3_reg_1533 <= empty_n_3_nbread_fu_648_p5_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_valid_wr_req1_3_reg_1533 <= ap_phi_reg_pp0_iter0_valid_wr_req1_3_reg_1533;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((empty_n_21_fu_1808_p1 == 1'd1) & (ap_phi_mux_valid_wr_valid_phi_fu_840_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_valid_wr_valid_1_reg_1599 <= wr_data_valid_pipe1_write_V_empty_n;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_valid_wr_valid_1_reg_1599 <= ap_phi_reg_pp0_iter0_valid_wr_valid_1_reg_1599;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_514)) begin
        if (((ap_phi_mux_valid_wr_valid_phi_fu_840_p4 == 1'd0) & (empty_n_21_fu_1808_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_valid_wr_valid_3_reg_1621 <= wr_data_valid_pipe1_write_V_empty_n;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_valid_wr_valid_3_reg_1621 <= ap_phi_reg_pp0_iter0_valid_wr_valid_3_reg_1621;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_1_reg_1081 <= ap_phi_mux_p_042_2_phi_fu_1569_p4;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_1_reg_1081 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_s_reg_1070 <= ap_phi_mux_p_044_2_phi_fu_1613_p4;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_s_reg_1070 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        valid_r_reg_848 <= ap_phi_mux_valid_r_3_phi_fu_1669_p4;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        valid_r_reg_848 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        valid_rd_req0_reg_776 <= ap_phi_mux_valid_rd_req0_3_phi_fu_1198_p4;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        valid_rd_req0_reg_776 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        valid_rd_req1_reg_800 <= ap_phi_mux_valid_rd_req1_3_phi_fu_1424_p4;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        valid_rd_req1_reg_800 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        valid_rd_valid_reg_824 <= ap_phi_mux_valid_rd_valid_3_phi_fu_1581_p4;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        valid_rd_valid_reg_824 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        valid_w_reg_860 <= ap_phi_mux_valid_w_3_phi_fu_1713_p4;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        valid_w_reg_860 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        valid_wr_req0_reg_788 <= ap_phi_mux_valid_wr_req0_3_phi_fu_1311_p4;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        valid_wr_req0_reg_788 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        valid_wr_req1_reg_812 <= ap_phi_mux_valid_wr_req1_3_phi_fu_1537_p4;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        valid_wr_req1_reg_812 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        valid_wr_valid_reg_836 <= ap_phi_mux_valid_wr_valid_3_phi_fu_1625_p4;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        valid_wr_valid_reg_836 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_valid_rd_req0_phi_fu_780_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_n_16_reg_1936 <= empty_n_nbread_fu_612_p5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_valid_wr_req0_phi_fu_792_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_n_17_reg_1966 <= empty_n_1_nbread_fu_624_p5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_valid_rd_req1_phi_fu_804_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_n_18_reg_1996 <= empty_n_2_nbread_fu_636_p5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_valid_wr_req1_phi_fu_816_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_n_19_reg_2026 <= empty_n_3_nbread_fu_648_p5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_valid_rd_valid_phi_fu_828_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_n_20_reg_2056 <= rd_data_valid_pipe1_write_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_valid_wr_valid_phi_fu_840_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_n_21_reg_2068 <= wr_data_valid_pipe1_write_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_valid_r_phi_fu_852_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_n_22_reg_2080 <= rd_kbuf_addr_pipe0_write_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_valid_w_phi_fu_864_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_n_23_reg_2092 <= wr_kbuf_addr_pipe0_write_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_032_s_reg_1048 <= ap_phi_mux_p_032_2_phi_fu_1701_p4;
        p_036_0_s_reg_993 <= ap_phi_mux_p_036_0_2_phi_fu_1299_p4;
        p_036_1_s_reg_982 <= ap_phi_mux_p_036_1_2_phi_fu_1287_p4;
        p_036_2_s_reg_971 <= ap_phi_mux_p_036_2_2_phi_fu_1275_p4;
        p_036_3_s_reg_960 <= ap_phi_mux_p_036_3_2_phi_fu_1263_p4;
        p_038_0_s_reg_949 <= ap_phi_mux_p_038_0_2_phi_fu_1412_p4;
        p_038_1_s_reg_938 <= ap_phi_mux_p_038_1_2_phi_fu_1400_p4;
        p_038_2_s_reg_927 <= ap_phi_mux_p_038_2_2_phi_fu_1388_p4;
        p_038_3_s_reg_916 <= ap_phi_mux_p_038_3_2_phi_fu_1376_p4;
        p_040_0_s_reg_905 <= ap_phi_mux_p_040_0_2_phi_fu_1525_p4;
        p_040_1_s_reg_894 <= ap_phi_mux_p_040_1_2_phi_fu_1513_p4;
        p_040_2_s_reg_883 <= ap_phi_mux_p_040_2_2_phi_fu_1501_p4;
        p_040_3_s_reg_872 <= ap_phi_mux_p_040_3_2_phi_fu_1489_p4;
        p_045_s_reg_1059 <= ap_phi_mux_p_045_2_phi_fu_1657_p4;
        p_0_0_s_reg_1037 <= ap_phi_mux_p_0_0_2_phi_fu_1186_p4;
        p_0_1_s_reg_1026 <= ap_phi_mux_p_0_1_2_phi_fu_1174_p4;
        p_0_2_s_reg_1015 <= ap_phi_mux_p_0_2_2_phi_fu_1162_p4;
        p_0_3_s_reg_1004 <= ap_phi_mux_p_0_3_2_phi_fu_1150_p4;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_23_reg_2092 == 1'd1) | (valid_w_reg_860 == 1'd1)))) begin
        ap_phi_mux_p_032_2_phi_fu_1701_p4 = ap_phi_mux_tmp_1_phi_fu_1679_p4;
    end else begin
        ap_phi_mux_p_032_2_phi_fu_1701_p4 = ap_phi_reg_pp0_iter1_p_032_2_reg_1697;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_17_reg_1966 == 1'd1) | (valid_wr_req0_reg_788 == 1'd1)))) begin
        ap_phi_mux_p_036_0_2_phi_fu_1299_p4 = ap_phi_mux_tmp_sector_off_2_phi_fu_1241_p4;
    end else begin
        ap_phi_mux_p_036_0_2_phi_fu_1299_p4 = ap_phi_reg_pp0_iter1_p_036_0_2_reg_1295;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_17_reg_1966 == 1'd1) | (valid_wr_req0_reg_788 == 1'd1)))) begin
        ap_phi_mux_p_036_1_2_phi_fu_1287_p4 = ap_phi_mux_tmp_sector_num_2_phi_fu_1230_p4;
    end else begin
        ap_phi_mux_p_036_1_2_phi_fu_1287_p4 = ap_phi_reg_pp0_iter1_p_036_1_2_reg_1283;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_17_reg_1966 == 1'd1) | (valid_wr_req0_reg_788 == 1'd1)))) begin
        ap_phi_mux_p_036_2_2_phi_fu_1275_p4 = ap_phi_mux_tmp_tag_2_phi_fu_1219_p4;
    end else begin
        ap_phi_mux_p_036_2_2_phi_fu_1275_p4 = ap_phi_reg_pp0_iter1_p_036_2_2_reg_1271;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_17_reg_1966 == 1'd1) | (valid_wr_req0_reg_788 == 1'd1)))) begin
        ap_phi_mux_p_036_3_2_phi_fu_1263_p4 = ap_phi_mux_tmp_rw_2_phi_fu_1208_p4;
    end else begin
        ap_phi_mux_p_036_3_2_phi_fu_1263_p4 = ap_phi_reg_pp0_iter1_p_036_3_2_reg_1259;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_18_reg_1996 == 1'd1) | (valid_rd_req1_reg_800 == 1'd1)))) begin
        ap_phi_mux_p_038_0_2_phi_fu_1412_p4 = ap_phi_mux_tmp_sector_off_4_phi_fu_1354_p4;
    end else begin
        ap_phi_mux_p_038_0_2_phi_fu_1412_p4 = ap_phi_reg_pp0_iter1_p_038_0_2_reg_1408;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_18_reg_1996 == 1'd1) | (valid_rd_req1_reg_800 == 1'd1)))) begin
        ap_phi_mux_p_038_1_2_phi_fu_1400_p4 = ap_phi_mux_tmp_sector_num_4_phi_fu_1343_p4;
    end else begin
        ap_phi_mux_p_038_1_2_phi_fu_1400_p4 = ap_phi_reg_pp0_iter1_p_038_1_2_reg_1396;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_18_reg_1996 == 1'd1) | (valid_rd_req1_reg_800 == 1'd1)))) begin
        ap_phi_mux_p_038_2_2_phi_fu_1388_p4 = ap_phi_mux_tmp_tag_4_phi_fu_1332_p4;
    end else begin
        ap_phi_mux_p_038_2_2_phi_fu_1388_p4 = ap_phi_reg_pp0_iter1_p_038_2_2_reg_1384;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_18_reg_1996 == 1'd1) | (valid_rd_req1_reg_800 == 1'd1)))) begin
        ap_phi_mux_p_038_3_2_phi_fu_1376_p4 = ap_phi_mux_tmp_rw_4_phi_fu_1321_p4;
    end else begin
        ap_phi_mux_p_038_3_2_phi_fu_1376_p4 = ap_phi_reg_pp0_iter1_p_038_3_2_reg_1372;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_19_reg_2026 == 1'd1) | (valid_wr_req1_reg_812 == 1'd1)))) begin
        ap_phi_mux_p_040_0_2_phi_fu_1525_p4 = ap_phi_mux_tmp_sector_off_6_phi_fu_1467_p4;
    end else begin
        ap_phi_mux_p_040_0_2_phi_fu_1525_p4 = ap_phi_reg_pp0_iter1_p_040_0_2_reg_1521;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_19_reg_2026 == 1'd1) | (valid_wr_req1_reg_812 == 1'd1)))) begin
        ap_phi_mux_p_040_1_2_phi_fu_1513_p4 = ap_phi_mux_tmp_sector_num_6_phi_fu_1456_p4;
    end else begin
        ap_phi_mux_p_040_1_2_phi_fu_1513_p4 = ap_phi_reg_pp0_iter1_p_040_1_2_reg_1509;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_19_reg_2026 == 1'd1) | (valid_wr_req1_reg_812 == 1'd1)))) begin
        ap_phi_mux_p_040_2_2_phi_fu_1501_p4 = ap_phi_mux_tmp_tag_6_phi_fu_1445_p4;
    end else begin
        ap_phi_mux_p_040_2_2_phi_fu_1501_p4 = ap_phi_reg_pp0_iter1_p_040_2_2_reg_1497;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_19_reg_2026 == 1'd1) | (valid_wr_req1_reg_812 == 1'd1)))) begin
        ap_phi_mux_p_040_3_2_phi_fu_1489_p4 = ap_phi_mux_tmp_rw_6_phi_fu_1434_p4;
    end else begin
        ap_phi_mux_p_040_3_2_phi_fu_1489_p4 = ap_phi_reg_pp0_iter1_p_040_3_2_reg_1485;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_20_reg_2056 == 1'd1) | (valid_rd_valid_reg_824 == 1'd1)))) begin
        ap_phi_mux_p_042_2_phi_fu_1569_p4 = ap_phi_mux_tmp_phi_fu_1547_p4;
    end else begin
        ap_phi_mux_p_042_2_phi_fu_1569_p4 = ap_phi_reg_pp0_iter1_p_042_2_reg_1565;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_21_reg_2068 == 1'd1) | (valid_wr_valid_reg_836 == 1'd1)))) begin
        ap_phi_mux_p_044_2_phi_fu_1613_p4 = ap_phi_mux_tmp_2_phi_fu_1591_p4;
    end else begin
        ap_phi_mux_p_044_2_phi_fu_1613_p4 = ap_phi_reg_pp0_iter1_p_044_2_reg_1609;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_22_reg_2080 == 1'd1) | (valid_r_reg_848 == 1'd1)))) begin
        ap_phi_mux_p_045_2_phi_fu_1657_p4 = ap_phi_mux_tmp_4_phi_fu_1635_p4;
    end else begin
        ap_phi_mux_p_045_2_phi_fu_1657_p4 = ap_phi_reg_pp0_iter1_p_045_2_reg_1653;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_16_reg_1936 == 1'd1) | (valid_rd_req0_reg_776 == 1'd1)))) begin
        ap_phi_mux_p_0_0_2_phi_fu_1186_p4 = ap_phi_mux_tmp_sector_off_phi_fu_1128_p4;
    end else begin
        ap_phi_mux_p_0_0_2_phi_fu_1186_p4 = ap_phi_reg_pp0_iter1_p_0_0_2_reg_1182;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_16_reg_1936 == 1'd1) | (valid_rd_req0_reg_776 == 1'd1)))) begin
        ap_phi_mux_p_0_1_2_phi_fu_1174_p4 = ap_phi_mux_tmp_sector_num_phi_fu_1117_p4;
    end else begin
        ap_phi_mux_p_0_1_2_phi_fu_1174_p4 = ap_phi_reg_pp0_iter1_p_0_1_2_reg_1170;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_16_reg_1936 == 1'd1) | (valid_rd_req0_reg_776 == 1'd1)))) begin
        ap_phi_mux_p_0_2_2_phi_fu_1162_p4 = ap_phi_mux_tmp_tag_phi_fu_1106_p4;
    end else begin
        ap_phi_mux_p_0_2_2_phi_fu_1162_p4 = ap_phi_reg_pp0_iter1_p_0_2_2_reg_1158;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_16_reg_1936 == 1'd1) | (valid_rd_req0_reg_776 == 1'd1)))) begin
        ap_phi_mux_p_0_3_2_phi_fu_1150_p4 = ap_phi_mux_tmp_rw_phi_fu_1095_p4;
    end else begin
        ap_phi_mux_p_0_3_2_phi_fu_1150_p4 = ap_phi_reg_pp0_iter1_p_0_3_2_reg_1146;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (valid_w_reg_860 == 1'd1))) begin
        ap_phi_mux_tmp_1_phi_fu_1679_p4 = p_032_s_reg_1048;
    end else begin
        ap_phi_mux_tmp_1_phi_fu_1679_p4 = ap_phi_reg_pp0_iter1_tmp_1_reg_1676;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (valid_wr_valid_reg_836 == 1'd1))) begin
        ap_phi_mux_tmp_2_phi_fu_1591_p4 = p_s_reg_1070;
    end else begin
        ap_phi_mux_tmp_2_phi_fu_1591_p4 = ap_phi_reg_pp0_iter1_tmp_2_reg_1588;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (valid_r_reg_848 == 1'd1))) begin
        ap_phi_mux_tmp_4_phi_fu_1635_p4 = p_045_s_reg_1059;
    end else begin
        ap_phi_mux_tmp_4_phi_fu_1635_p4 = ap_phi_reg_pp0_iter1_tmp_4_reg_1632;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (valid_rd_valid_reg_824 == 1'd1))) begin
        ap_phi_mux_tmp_phi_fu_1547_p4 = p_1_reg_1081;
    end else begin
        ap_phi_mux_tmp_phi_fu_1547_p4 = ap_phi_reg_pp0_iter1_tmp_reg_1544;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (valid_wr_req0_reg_788 == 1'd1))) begin
        ap_phi_mux_tmp_rw_2_phi_fu_1208_p4 = p_036_3_s_reg_960;
    end else begin
        ap_phi_mux_tmp_rw_2_phi_fu_1208_p4 = ap_phi_reg_pp0_iter1_tmp_rw_2_reg_1205;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (valid_rd_req1_reg_800 == 1'd1))) begin
        ap_phi_mux_tmp_rw_4_phi_fu_1321_p4 = p_038_3_s_reg_916;
    end else begin
        ap_phi_mux_tmp_rw_4_phi_fu_1321_p4 = ap_phi_reg_pp0_iter1_tmp_rw_4_reg_1318;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (valid_wr_req1_reg_812 == 1'd1))) begin
        ap_phi_mux_tmp_rw_6_phi_fu_1434_p4 = p_040_3_s_reg_872;
    end else begin
        ap_phi_mux_tmp_rw_6_phi_fu_1434_p4 = ap_phi_reg_pp0_iter1_tmp_rw_6_reg_1431;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (valid_rd_req0_reg_776 == 1'd1))) begin
        ap_phi_mux_tmp_rw_phi_fu_1095_p4 = p_0_3_s_reg_1004;
    end else begin
        ap_phi_mux_tmp_rw_phi_fu_1095_p4 = ap_phi_reg_pp0_iter1_tmp_rw_reg_1092;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (valid_wr_req0_reg_788 == 1'd1))) begin
        ap_phi_mux_tmp_sector_num_2_phi_fu_1230_p4 = p_036_1_s_reg_982;
    end else begin
        ap_phi_mux_tmp_sector_num_2_phi_fu_1230_p4 = ap_phi_reg_pp0_iter1_tmp_sector_num_2_reg_1227;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (valid_rd_req1_reg_800 == 1'd1))) begin
        ap_phi_mux_tmp_sector_num_4_phi_fu_1343_p4 = p_038_1_s_reg_938;
    end else begin
        ap_phi_mux_tmp_sector_num_4_phi_fu_1343_p4 = ap_phi_reg_pp0_iter1_tmp_sector_num_4_reg_1340;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (valid_wr_req1_reg_812 == 1'd1))) begin
        ap_phi_mux_tmp_sector_num_6_phi_fu_1456_p4 = p_040_1_s_reg_894;
    end else begin
        ap_phi_mux_tmp_sector_num_6_phi_fu_1456_p4 = ap_phi_reg_pp0_iter1_tmp_sector_num_6_reg_1453;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (valid_rd_req0_reg_776 == 1'd1))) begin
        ap_phi_mux_tmp_sector_num_phi_fu_1117_p4 = p_0_1_s_reg_1026;
    end else begin
        ap_phi_mux_tmp_sector_num_phi_fu_1117_p4 = ap_phi_reg_pp0_iter1_tmp_sector_num_reg_1114;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (valid_wr_req0_reg_788 == 1'd1))) begin
        ap_phi_mux_tmp_sector_off_2_phi_fu_1241_p4 = p_036_0_s_reg_993;
    end else begin
        ap_phi_mux_tmp_sector_off_2_phi_fu_1241_p4 = ap_phi_reg_pp0_iter1_tmp_sector_off_2_reg_1238;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (valid_rd_req1_reg_800 == 1'd1))) begin
        ap_phi_mux_tmp_sector_off_4_phi_fu_1354_p4 = p_038_0_s_reg_949;
    end else begin
        ap_phi_mux_tmp_sector_off_4_phi_fu_1354_p4 = ap_phi_reg_pp0_iter1_tmp_sector_off_4_reg_1351;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (valid_wr_req1_reg_812 == 1'd1))) begin
        ap_phi_mux_tmp_sector_off_6_phi_fu_1467_p4 = p_040_0_s_reg_905;
    end else begin
        ap_phi_mux_tmp_sector_off_6_phi_fu_1467_p4 = ap_phi_reg_pp0_iter1_tmp_sector_off_6_reg_1464;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (valid_rd_req0_reg_776 == 1'd1))) begin
        ap_phi_mux_tmp_sector_off_phi_fu_1128_p4 = p_0_0_s_reg_1037;
    end else begin
        ap_phi_mux_tmp_sector_off_phi_fu_1128_p4 = ap_phi_reg_pp0_iter1_tmp_sector_off_reg_1125;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (valid_wr_req0_reg_788 == 1'd1))) begin
        ap_phi_mux_tmp_tag_2_phi_fu_1219_p4 = p_036_2_s_reg_971;
    end else begin
        ap_phi_mux_tmp_tag_2_phi_fu_1219_p4 = ap_phi_reg_pp0_iter1_tmp_tag_2_reg_1216;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (valid_rd_req1_reg_800 == 1'd1))) begin
        ap_phi_mux_tmp_tag_4_phi_fu_1332_p4 = p_038_2_s_reg_927;
    end else begin
        ap_phi_mux_tmp_tag_4_phi_fu_1332_p4 = ap_phi_reg_pp0_iter1_tmp_tag_4_reg_1329;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (valid_wr_req1_reg_812 == 1'd1))) begin
        ap_phi_mux_tmp_tag_6_phi_fu_1445_p4 = p_040_2_s_reg_883;
    end else begin
        ap_phi_mux_tmp_tag_6_phi_fu_1445_p4 = ap_phi_reg_pp0_iter1_tmp_tag_6_reg_1442;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (valid_rd_req0_reg_776 == 1'd1))) begin
        ap_phi_mux_tmp_tag_phi_fu_1106_p4 = p_0_2_s_reg_1015;
    end else begin
        ap_phi_mux_tmp_tag_phi_fu_1106_p4 = ap_phi_reg_pp0_iter1_tmp_tag_reg_1103;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (valid_r_reg_848 == 1'd1))) begin
        ap_phi_mux_valid_r_1_phi_fu_1646_p4 = valid_r_reg_848;
    end else begin
        ap_phi_mux_valid_r_1_phi_fu_1646_p4 = ap_phi_reg_pp0_iter1_valid_r_1_reg_1643;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_22_reg_2080 == 1'd1) | (valid_r_reg_848 == 1'd1)))) begin
        ap_phi_mux_valid_r_3_phi_fu_1669_p4 = p_valid_r_1_fu_1916_p2;
    end else begin
        ap_phi_mux_valid_r_3_phi_fu_1669_p4 = ap_phi_reg_pp0_iter1_valid_r_3_reg_1665;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_valid_r_phi_fu_852_p4 = ap_phi_mux_valid_r_3_phi_fu_1669_p4;
    end else begin
        ap_phi_mux_valid_r_phi_fu_852_p4 = valid_r_reg_848;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (valid_rd_req0_reg_776 == 1'd1))) begin
        ap_phi_mux_valid_rd_req0_1_phi_fu_1139_p4 = valid_rd_req0_reg_776;
    end else begin
        ap_phi_mux_valid_rd_req0_1_phi_fu_1139_p4 = ap_phi_reg_pp0_iter1_valid_rd_req0_1_reg_1136;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_16_reg_1936 == 1'd1) | (valid_rd_req0_reg_776 == 1'd1)))) begin
        ap_phi_mux_valid_rd_req0_3_phi_fu_1198_p4 = p_valid_rd_req0_1_fu_1838_p2;
    end else begin
        ap_phi_mux_valid_rd_req0_3_phi_fu_1198_p4 = ap_phi_reg_pp0_iter1_valid_rd_req0_3_reg_1194;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_valid_rd_req0_phi_fu_780_p4 = ap_phi_mux_valid_rd_req0_3_phi_fu_1198_p4;
    end else begin
        ap_phi_mux_valid_rd_req0_phi_fu_780_p4 = valid_rd_req0_reg_776;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (valid_rd_req1_reg_800 == 1'd1))) begin
        ap_phi_mux_valid_rd_req1_1_phi_fu_1365_p4 = valid_rd_req1_reg_800;
    end else begin
        ap_phi_mux_valid_rd_req1_1_phi_fu_1365_p4 = ap_phi_reg_pp0_iter1_valid_rd_req1_1_reg_1362;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_18_reg_1996 == 1'd1) | (valid_rd_req1_reg_800 == 1'd1)))) begin
        ap_phi_mux_valid_rd_req1_3_phi_fu_1424_p4 = p_valid_rd_req1_1_fu_1864_p2;
    end else begin
        ap_phi_mux_valid_rd_req1_3_phi_fu_1424_p4 = ap_phi_reg_pp0_iter1_valid_rd_req1_3_reg_1420;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_valid_rd_req1_phi_fu_804_p4 = ap_phi_mux_valid_rd_req1_3_phi_fu_1424_p4;
    end else begin
        ap_phi_mux_valid_rd_req1_phi_fu_804_p4 = valid_rd_req1_reg_800;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (valid_rd_valid_reg_824 == 1'd1))) begin
        ap_phi_mux_valid_rd_valid_1_phi_fu_1558_p4 = valid_rd_valid_reg_824;
    end else begin
        ap_phi_mux_valid_rd_valid_1_phi_fu_1558_p4 = ap_phi_reg_pp0_iter1_valid_rd_valid_1_reg_1555;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_20_reg_2056 == 1'd1) | (valid_rd_valid_reg_824 == 1'd1)))) begin
        ap_phi_mux_valid_rd_valid_3_phi_fu_1581_p4 = p_valid_rd_valid_1_fu_1890_p2;
    end else begin
        ap_phi_mux_valid_rd_valid_3_phi_fu_1581_p4 = ap_phi_reg_pp0_iter1_valid_rd_valid_3_reg_1577;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_valid_rd_valid_phi_fu_828_p4 = ap_phi_mux_valid_rd_valid_3_phi_fu_1581_p4;
    end else begin
        ap_phi_mux_valid_rd_valid_phi_fu_828_p4 = valid_rd_valid_reg_824;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (valid_w_reg_860 == 1'd1))) begin
        ap_phi_mux_valid_w_1_phi_fu_1690_p4 = valid_w_reg_860;
    end else begin
        ap_phi_mux_valid_w_1_phi_fu_1690_p4 = ap_phi_reg_pp0_iter1_valid_w_1_reg_1687;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_23_reg_2092 == 1'd1) | (valid_w_reg_860 == 1'd1)))) begin
        ap_phi_mux_valid_w_3_phi_fu_1713_p4 = p_valid_w_1_fu_1929_p2;
    end else begin
        ap_phi_mux_valid_w_3_phi_fu_1713_p4 = ap_phi_reg_pp0_iter1_valid_w_3_reg_1709;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_valid_w_phi_fu_864_p4 = ap_phi_mux_valid_w_3_phi_fu_1713_p4;
    end else begin
        ap_phi_mux_valid_w_phi_fu_864_p4 = valid_w_reg_860;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (valid_wr_req0_reg_788 == 1'd1))) begin
        ap_phi_mux_valid_wr_req0_1_phi_fu_1252_p4 = valid_wr_req0_reg_788;
    end else begin
        ap_phi_mux_valid_wr_req0_1_phi_fu_1252_p4 = ap_phi_reg_pp0_iter1_valid_wr_req0_1_reg_1249;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_17_reg_1966 == 1'd1) | (valid_wr_req0_reg_788 == 1'd1)))) begin
        ap_phi_mux_valid_wr_req0_3_phi_fu_1311_p4 = p_valid_wr_req0_1_fu_1851_p2;
    end else begin
        ap_phi_mux_valid_wr_req0_3_phi_fu_1311_p4 = ap_phi_reg_pp0_iter1_valid_wr_req0_3_reg_1307;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_valid_wr_req0_phi_fu_792_p4 = ap_phi_mux_valid_wr_req0_3_phi_fu_1311_p4;
    end else begin
        ap_phi_mux_valid_wr_req0_phi_fu_792_p4 = valid_wr_req0_reg_788;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (valid_wr_req1_reg_812 == 1'd1))) begin
        ap_phi_mux_valid_wr_req1_1_phi_fu_1478_p4 = valid_wr_req1_reg_812;
    end else begin
        ap_phi_mux_valid_wr_req1_1_phi_fu_1478_p4 = ap_phi_reg_pp0_iter1_valid_wr_req1_1_reg_1475;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_19_reg_2026 == 1'd1) | (valid_wr_req1_reg_812 == 1'd1)))) begin
        ap_phi_mux_valid_wr_req1_3_phi_fu_1537_p4 = p_valid_wr_req1_1_fu_1877_p2;
    end else begin
        ap_phi_mux_valid_wr_req1_3_phi_fu_1537_p4 = ap_phi_reg_pp0_iter1_valid_wr_req1_3_reg_1533;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_valid_wr_req1_phi_fu_816_p4 = ap_phi_mux_valid_wr_req1_3_phi_fu_1537_p4;
    end else begin
        ap_phi_mux_valid_wr_req1_phi_fu_816_p4 = valid_wr_req1_reg_812;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (valid_wr_valid_reg_836 == 1'd1))) begin
        ap_phi_mux_valid_wr_valid_1_phi_fu_1602_p4 = valid_wr_valid_reg_836;
    end else begin
        ap_phi_mux_valid_wr_valid_1_phi_fu_1602_p4 = ap_phi_reg_pp0_iter1_valid_wr_valid_1_reg_1599;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_21_reg_2068 == 1'd1) | (valid_wr_valid_reg_836 == 1'd1)))) begin
        ap_phi_mux_valid_wr_valid_3_phi_fu_1625_p4 = p_valid_wr_valid_1_fu_1903_p2;
    end else begin
        ap_phi_mux_valid_wr_valid_3_phi_fu_1625_p4 = ap_phi_reg_pp0_iter1_valid_wr_valid_3_reg_1621;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_valid_wr_valid_phi_fu_840_p4 = ap_phi_mux_valid_wr_valid_3_phi_fu_1625_p4;
    end else begin
        ap_phi_mux_valid_wr_valid_phi_fu_840_p4 = valid_wr_valid_reg_836;
    end
end

always @ (*) begin
    if (((ap_phi_mux_valid_rd_valid_phi_fu_828_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (rd_data_valid_pipe1_write_V_empty_n == 1'b1))) begin
        rd_data_valid_pipe1_write_V_read = 1'b1;
    end else begin
        rd_data_valid_pipe1_write_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (rd_data_valid_pipe2_read_V_full_n == 1'b1) & ((empty_n_20_reg_2056 == 1'd1) | (valid_rd_valid_reg_824 == 1'd1)))) begin
        rd_data_valid_pipe2_read_V_write = 1'b1;
    end else begin
        rd_data_valid_pipe2_read_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_valid_r_phi_fu_852_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (rd_kbuf_addr_pipe0_write_V_empty_n == 1'b1))) begin
        rd_kbuf_addr_pipe0_write_V_read = 1'b1;
    end else begin
        rd_kbuf_addr_pipe0_write_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (rd_kbuf_addr_pipe2_read_V_full_n == 1'b1) & ((empty_n_22_reg_2080 == 1'd1) | (valid_r_reg_848 == 1'd1)))) begin
        rd_kbuf_addr_pipe2_read_V_write = 1'b1;
    end else begin
        rd_kbuf_addr_pipe2_read_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_condition_764) & (ap_phi_mux_valid_rd_req0_phi_fu_780_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rd_reqs_pipe0_write_V_rw0_update = 1'b1;
    end else begin
        rd_reqs_pipe0_write_V_rw0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_condition_839) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_16_reg_1936 == 1'd1) | (valid_rd_req0_reg_776 == 1'd1)))) begin
        rd_reqs_pipe1_read_V_rw1_update = 1'b1;
    end else begin
        rd_reqs_pipe1_read_V_rw1_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_condition_790) & (ap_phi_mux_valid_rd_req1_phi_fu_804_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rd_reqs_pipe1_write_V_rw0_update = 1'b1;
    end else begin
        rd_reqs_pipe1_write_V_rw0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_condition_859) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_18_reg_1996 == 1'd1) | (valid_rd_req1_reg_800 == 1'd1)))) begin
        rd_reqs_pipe2_read_V_rw1_update = 1'b1;
    end else begin
        rd_reqs_pipe2_read_V_rw1_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_valid_wr_valid_phi_fu_840_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (wr_data_valid_pipe1_write_V_empty_n == 1'b1))) begin
        wr_data_valid_pipe1_write_V_read = 1'b1;
    end else begin
        wr_data_valid_pipe1_write_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (wr_data_valid_pipe2_read_V_full_n == 1'b1) & ((empty_n_21_reg_2068 == 1'd1) | (valid_wr_valid_reg_836 == 1'd1)))) begin
        wr_data_valid_pipe2_read_V_write = 1'b1;
    end else begin
        wr_data_valid_pipe2_read_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_valid_w_phi_fu_864_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (wr_kbuf_addr_pipe0_write_V_empty_n == 1'b1))) begin
        wr_kbuf_addr_pipe0_write_V_read = 1'b1;
    end else begin
        wr_kbuf_addr_pipe0_write_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (wr_kbuf_addr_pipe2_read_V_full_n == 1'b1) & ((empty_n_23_reg_2092 == 1'd1) | (valid_w_reg_860 == 1'd1)))) begin
        wr_kbuf_addr_pipe2_read_V_write = 1'b1;
    end else begin
        wr_kbuf_addr_pipe2_read_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_condition_777) & (ap_phi_mux_valid_wr_req0_phi_fu_792_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        wr_reqs_pipe0_write_V_rw0_update = 1'b1;
    end else begin
        wr_reqs_pipe0_write_V_rw0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_condition_851) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_17_reg_1966 == 1'd1) | (valid_wr_req0_reg_788 == 1'd1)))) begin
        wr_reqs_pipe1_read_V_rw1_update = 1'b1;
    end else begin
        wr_reqs_pipe1_read_V_rw1_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_condition_803) & (ap_phi_mux_valid_wr_req1_phi_fu_816_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        wr_reqs_pipe1_write_V_rw0_update = 1'b1;
    end else begin
        wr_reqs_pipe1_write_V_rw0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_condition_867) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_19_reg_2026 == 1'd1) | (valid_wr_req1_reg_812 == 1'd1)))) begin
        wr_reqs_pipe2_read_V_rw1_update = 1'b1;
    end else begin
        wr_reqs_pipe2_read_V_rw1_update = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_514 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_764 = ((rd_reqs_pipe0_write_V_tag_empty_n & rd_reqs_pipe0_write_V_sector_off_empty_n & rd_reqs_pipe0_write_V_sector_num_empty_n & rd_reqs_pipe0_write_V_rw_empty_n) == 1'b1);
end

always @ (*) begin
    ap_condition_777 = ((wr_reqs_pipe0_write_V_tag_empty_n & wr_reqs_pipe0_write_V_sector_off_empty_n & wr_reqs_pipe0_write_V_sector_num_empty_n & wr_reqs_pipe0_write_V_rw_empty_n) == 1'b1);
end

always @ (*) begin
    ap_condition_790 = ((rd_reqs_pipe1_write_V_tag_empty_n & rd_reqs_pipe1_write_V_sector_off_empty_n & rd_reqs_pipe1_write_V_sector_num_empty_n & rd_reqs_pipe1_write_V_rw_empty_n) == 1'b1);
end

always @ (*) begin
    ap_condition_803 = ((wr_reqs_pipe1_write_V_tag_empty_n & wr_reqs_pipe1_write_V_sector_off_empty_n & wr_reqs_pipe1_write_V_sector_num_empty_n & wr_reqs_pipe1_write_V_rw_empty_n) == 1'b1);
end

always @ (*) begin
    ap_condition_839 = ((rd_reqs_pipe1_read_V_tag_full_n & rd_reqs_pipe1_read_V_sector_off_full_n & rd_reqs_pipe1_read_V_sector_num_full_n & rd_reqs_pipe1_read_V_rw_full_n) == 1'b1);
end

always @ (*) begin
    ap_condition_851 = ((wr_reqs_pipe1_read_V_tag_full_n & wr_reqs_pipe1_read_V_sector_off_full_n & wr_reqs_pipe1_read_V_sector_num_full_n & wr_reqs_pipe1_read_V_rw_full_n) == 1'b1);
end

always @ (*) begin
    ap_condition_859 = ((rd_reqs_pipe2_read_V_tag_full_n & rd_reqs_pipe2_read_V_sector_off_full_n & rd_reqs_pipe2_read_V_sector_num_full_n & rd_reqs_pipe2_read_V_rw_full_n) == 1'b1);
end

always @ (*) begin
    ap_condition_867 = ((wr_reqs_pipe2_read_V_tag_full_n & wr_reqs_pipe2_read_V_sector_off_full_n & wr_reqs_pipe2_read_V_sector_num_full_n & wr_reqs_pipe2_read_V_rw_full_n) == 1'b1);
end

assign ap_done = 1'b0;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_p_032_2_reg_1697 = 'bx;

assign ap_phi_reg_pp0_iter0_p_036_0_2_reg_1295 = 'bx;

assign ap_phi_reg_pp0_iter0_p_036_1_2_reg_1283 = 'bx;

assign ap_phi_reg_pp0_iter0_p_036_2_2_reg_1271 = 'bx;

assign ap_phi_reg_pp0_iter0_p_036_3_2_reg_1259 = 'bx;

assign ap_phi_reg_pp0_iter0_p_038_0_2_reg_1408 = 'bx;

assign ap_phi_reg_pp0_iter0_p_038_1_2_reg_1396 = 'bx;

assign ap_phi_reg_pp0_iter0_p_038_2_2_reg_1384 = 'bx;

assign ap_phi_reg_pp0_iter0_p_038_3_2_reg_1372 = 'bx;

assign ap_phi_reg_pp0_iter0_p_040_0_2_reg_1521 = 'bx;

assign ap_phi_reg_pp0_iter0_p_040_1_2_reg_1509 = 'bx;

assign ap_phi_reg_pp0_iter0_p_040_2_2_reg_1497 = 'bx;

assign ap_phi_reg_pp0_iter0_p_040_3_2_reg_1485 = 'bx;

assign ap_phi_reg_pp0_iter0_p_042_2_reg_1565 = 'bx;

assign ap_phi_reg_pp0_iter0_p_044_2_reg_1609 = 'bx;

assign ap_phi_reg_pp0_iter0_p_045_2_reg_1653 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_0_2_reg_1182 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_1_2_reg_1170 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_2_2_reg_1158 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_3_2_reg_1146 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_1_reg_1676 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_2_reg_1588 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_4_reg_1632 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_reg_1544 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_rw_2_reg_1205 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_rw_4_reg_1318 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_rw_6_reg_1431 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_rw_reg_1092 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_sector_num_2_reg_1227 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_sector_num_4_reg_1340 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_sector_num_6_reg_1453 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_sector_num_reg_1114 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_sector_off_2_reg_1238 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_sector_off_4_reg_1351 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_sector_off_6_reg_1464 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_sector_off_reg_1125 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_tag_2_reg_1216 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_tag_4_reg_1329 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_tag_6_reg_1442 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_tag_reg_1103 = 'bx;

assign ap_phi_reg_pp0_iter0_valid_r_1_reg_1643 = 'bx;

assign ap_phi_reg_pp0_iter0_valid_r_3_reg_1665 = 'bx;

assign ap_phi_reg_pp0_iter0_valid_rd_req0_1_reg_1136 = 'bx;

assign ap_phi_reg_pp0_iter0_valid_rd_req0_3_reg_1194 = 'bx;

assign ap_phi_reg_pp0_iter0_valid_rd_req1_1_reg_1362 = 'bx;

assign ap_phi_reg_pp0_iter0_valid_rd_req1_3_reg_1420 = 'bx;

assign ap_phi_reg_pp0_iter0_valid_rd_valid_1_reg_1555 = 'bx;

assign ap_phi_reg_pp0_iter0_valid_rd_valid_3_reg_1577 = 'bx;

assign ap_phi_reg_pp0_iter0_valid_w_1_reg_1687 = 'bx;

assign ap_phi_reg_pp0_iter0_valid_w_3_reg_1709 = 'bx;

assign ap_phi_reg_pp0_iter0_valid_wr_req0_1_reg_1249 = 'bx;

assign ap_phi_reg_pp0_iter0_valid_wr_req0_3_reg_1307 = 'bx;

assign ap_phi_reg_pp0_iter0_valid_wr_req1_1_reg_1475 = 'bx;

assign ap_phi_reg_pp0_iter0_valid_wr_req1_3_reg_1533 = 'bx;

assign ap_phi_reg_pp0_iter0_valid_wr_valid_1_reg_1599 = 'bx;

assign ap_phi_reg_pp0_iter0_valid_wr_valid_3_reg_1621 = 'bx;

assign ap_ready = 1'b0;

assign empty_n_16_fu_1720_p1 = empty_n_nbread_fu_612_p5_0;

assign empty_n_17_fu_1740_p1 = empty_n_1_nbread_fu_624_p5_0;

assign empty_n_18_fu_1760_p1 = empty_n_2_nbread_fu_636_p5_0;

assign empty_n_19_fu_1780_p1 = empty_n_3_nbread_fu_648_p5_0;

assign empty_n_1_nbread_fu_624_p5_0 = (wr_reqs_pipe0_write_V_tag_empty_n & wr_reqs_pipe0_write_V_sector_off_empty_n & wr_reqs_pipe0_write_V_sector_num_empty_n & wr_reqs_pipe0_write_V_rw_empty_n);

assign empty_n_20_fu_1800_p1 = rd_data_valid_pipe1_write_V_empty_n;

assign empty_n_21_fu_1808_p1 = wr_data_valid_pipe1_write_V_empty_n;

assign empty_n_22_fu_1816_p1 = rd_kbuf_addr_pipe0_write_V_empty_n;

assign empty_n_23_fu_1824_p1 = wr_kbuf_addr_pipe0_write_V_empty_n;

assign empty_n_2_nbread_fu_636_p5_0 = (rd_reqs_pipe1_write_V_tag_empty_n & rd_reqs_pipe1_write_V_sector_off_empty_n & rd_reqs_pipe1_write_V_sector_num_empty_n & rd_reqs_pipe1_write_V_rw_empty_n);

assign empty_n_3_nbread_fu_648_p5_0 = (wr_reqs_pipe1_write_V_tag_empty_n & wr_reqs_pipe1_write_V_sector_off_empty_n & wr_reqs_pipe1_write_V_sector_num_empty_n & wr_reqs_pipe1_write_V_rw_empty_n);

assign empty_n_nbread_fu_612_p5_0 = (rd_reqs_pipe0_write_V_tag_empty_n & rd_reqs_pipe0_write_V_sector_off_empty_n & rd_reqs_pipe0_write_V_sector_num_empty_n & rd_reqs_pipe0_write_V_rw_empty_n);

assign full_n_1_nbwrite_fu_700_p9 = (wr_reqs_pipe1_read_V_tag_full_n & wr_reqs_pipe1_read_V_sector_off_full_n & wr_reqs_pipe1_read_V_sector_num_full_n & wr_reqs_pipe1_read_V_rw_full_n);

assign full_n_2_nbwrite_fu_716_p9 = (rd_reqs_pipe2_read_V_tag_full_n & rd_reqs_pipe2_read_V_sector_off_full_n & rd_reqs_pipe2_read_V_sector_num_full_n & rd_reqs_pipe2_read_V_rw_full_n);

assign full_n_3_nbwrite_fu_732_p9 = (wr_reqs_pipe2_read_V_tag_full_n & wr_reqs_pipe2_read_V_sector_off_full_n & wr_reqs_pipe2_read_V_sector_num_full_n & wr_reqs_pipe2_read_V_rw_full_n);

assign full_n_nbwrite_fu_684_p9 = (rd_reqs_pipe1_read_V_tag_full_n & rd_reqs_pipe1_read_V_sector_off_full_n & rd_reqs_pipe1_read_V_sector_num_full_n & rd_reqs_pipe1_read_V_rw_full_n);

assign not_full_n_i1_fu_1871_p2 = (full_n_3_nbwrite_fu_732_p9 ^ 1'd1);

assign not_full_n_i2_fu_1884_p0 = rd_data_valid_pipe2_read_V_full_n;

assign not_full_n_i2_fu_1884_p2 = (not_full_n_i2_fu_1884_p0 ^ 1'd1);

assign not_full_n_i3_fu_1897_p0 = wr_data_valid_pipe2_read_V_full_n;

assign not_full_n_i3_fu_1897_p2 = (not_full_n_i3_fu_1897_p0 ^ 1'd1);

assign not_full_n_i4_fu_1910_p0 = rd_kbuf_addr_pipe2_read_V_full_n;

assign not_full_n_i4_fu_1910_p2 = (not_full_n_i4_fu_1910_p0 ^ 1'd1);

assign not_full_n_i5_fu_1845_p2 = (full_n_1_nbwrite_fu_700_p9 ^ 1'd1);

assign not_full_n_i6_fu_1923_p0 = wr_kbuf_addr_pipe2_read_V_full_n;

assign not_full_n_i6_fu_1923_p2 = (not_full_n_i6_fu_1923_p0 ^ 1'd1);

assign not_full_n_i9_fu_1858_p2 = (full_n_2_nbwrite_fu_716_p9 ^ 1'd1);

assign not_full_n_i_fu_1832_p2 = (full_n_nbwrite_fu_684_p9 ^ 1'd1);

assign p_valid_r_1_fu_1916_p2 = (not_full_n_i4_fu_1910_p2 & ap_phi_mux_valid_r_1_phi_fu_1646_p4);

assign p_valid_rd_req0_1_fu_1838_p2 = (not_full_n_i_fu_1832_p2 & ap_phi_mux_valid_rd_req0_1_phi_fu_1139_p4);

assign p_valid_rd_req1_1_fu_1864_p2 = (not_full_n_i9_fu_1858_p2 & ap_phi_mux_valid_rd_req1_1_phi_fu_1365_p4);

assign p_valid_rd_valid_1_fu_1890_p2 = (not_full_n_i2_fu_1884_p2 & ap_phi_mux_valid_rd_valid_1_phi_fu_1558_p4);

assign p_valid_w_1_fu_1929_p2 = (not_full_n_i6_fu_1923_p2 & ap_phi_mux_valid_w_1_phi_fu_1690_p4);

assign p_valid_wr_req0_1_fu_1851_p2 = (not_full_n_i5_fu_1845_p2 & ap_phi_mux_valid_wr_req0_1_phi_fu_1252_p4);

assign p_valid_wr_req1_1_fu_1877_p2 = (not_full_n_i1_fu_1871_p2 & ap_phi_mux_valid_wr_req1_1_phi_fu_1478_p4);

assign p_valid_wr_valid_1_fu_1903_p2 = (not_full_n_i3_fu_1897_p2 & ap_phi_mux_valid_wr_valid_1_phi_fu_1602_p4);

assign rd_data_valid_pipe2_read_V_din = ap_phi_mux_tmp_phi_fu_1547_p4;

assign rd_kbuf_addr_pipe2_read_V_din = ap_phi_mux_tmp_4_phi_fu_1635_p4;

assign rd_reqs_pipe0_write_V_rw_read = rd_reqs_pipe0_write_V_rw0_update;

assign rd_reqs_pipe0_write_V_sector_num_read = rd_reqs_pipe0_write_V_rw0_update;

assign rd_reqs_pipe0_write_V_sector_off_read = rd_reqs_pipe0_write_V_rw0_update;

assign rd_reqs_pipe0_write_V_tag_read = rd_reqs_pipe0_write_V_rw0_update;

assign rd_reqs_pipe1_read_V_rw_din = ap_phi_mux_tmp_rw_phi_fu_1095_p4;

assign rd_reqs_pipe1_read_V_rw_write = rd_reqs_pipe1_read_V_rw1_update;

assign rd_reqs_pipe1_read_V_sector_num_din = ap_phi_mux_tmp_sector_num_phi_fu_1117_p4;

assign rd_reqs_pipe1_read_V_sector_num_write = rd_reqs_pipe1_read_V_rw1_update;

assign rd_reqs_pipe1_read_V_sector_off_din = ap_phi_mux_tmp_sector_off_phi_fu_1128_p4;

assign rd_reqs_pipe1_read_V_sector_off_write = rd_reqs_pipe1_read_V_rw1_update;

assign rd_reqs_pipe1_read_V_tag_din = ap_phi_mux_tmp_tag_phi_fu_1106_p4;

assign rd_reqs_pipe1_read_V_tag_write = rd_reqs_pipe1_read_V_rw1_update;

assign rd_reqs_pipe1_write_V_rw_read = rd_reqs_pipe1_write_V_rw0_update;

assign rd_reqs_pipe1_write_V_sector_num_read = rd_reqs_pipe1_write_V_rw0_update;

assign rd_reqs_pipe1_write_V_sector_off_read = rd_reqs_pipe1_write_V_rw0_update;

assign rd_reqs_pipe1_write_V_tag_read = rd_reqs_pipe1_write_V_rw0_update;

assign rd_reqs_pipe2_read_V_rw_din = ap_phi_mux_tmp_rw_4_phi_fu_1321_p4;

assign rd_reqs_pipe2_read_V_rw_write = rd_reqs_pipe2_read_V_rw1_update;

assign rd_reqs_pipe2_read_V_sector_num_din = ap_phi_mux_tmp_sector_num_4_phi_fu_1343_p4;

assign rd_reqs_pipe2_read_V_sector_num_write = rd_reqs_pipe2_read_V_rw1_update;

assign rd_reqs_pipe2_read_V_sector_off_din = ap_phi_mux_tmp_sector_off_4_phi_fu_1354_p4;

assign rd_reqs_pipe2_read_V_sector_off_write = rd_reqs_pipe2_read_V_rw1_update;

assign rd_reqs_pipe2_read_V_tag_din = ap_phi_mux_tmp_tag_4_phi_fu_1332_p4;

assign rd_reqs_pipe2_read_V_tag_write = rd_reqs_pipe2_read_V_rw1_update;

assign wr_data_valid_pipe2_read_V_din = ap_phi_mux_tmp_2_phi_fu_1591_p4;

assign wr_kbuf_addr_pipe2_read_V_din = ap_phi_mux_tmp_1_phi_fu_1679_p4;

assign wr_reqs_pipe0_write_V_rw_read = wr_reqs_pipe0_write_V_rw0_update;

assign wr_reqs_pipe0_write_V_sector_num_read = wr_reqs_pipe0_write_V_rw0_update;

assign wr_reqs_pipe0_write_V_sector_off_read = wr_reqs_pipe0_write_V_rw0_update;

assign wr_reqs_pipe0_write_V_tag_read = wr_reqs_pipe0_write_V_rw0_update;

assign wr_reqs_pipe1_read_V_rw_din = ap_phi_mux_tmp_rw_2_phi_fu_1208_p4;

assign wr_reqs_pipe1_read_V_rw_write = wr_reqs_pipe1_read_V_rw1_update;

assign wr_reqs_pipe1_read_V_sector_num_din = ap_phi_mux_tmp_sector_num_2_phi_fu_1230_p4;

assign wr_reqs_pipe1_read_V_sector_num_write = wr_reqs_pipe1_read_V_rw1_update;

assign wr_reqs_pipe1_read_V_sector_off_din = ap_phi_mux_tmp_sector_off_2_phi_fu_1241_p4;

assign wr_reqs_pipe1_read_V_sector_off_write = wr_reqs_pipe1_read_V_rw1_update;

assign wr_reqs_pipe1_read_V_tag_din = ap_phi_mux_tmp_tag_2_phi_fu_1219_p4;

assign wr_reqs_pipe1_read_V_tag_write = wr_reqs_pipe1_read_V_rw1_update;

assign wr_reqs_pipe1_write_V_rw_read = wr_reqs_pipe1_write_V_rw0_update;

assign wr_reqs_pipe1_write_V_sector_num_read = wr_reqs_pipe1_write_V_rw0_update;

assign wr_reqs_pipe1_write_V_sector_off_read = wr_reqs_pipe1_write_V_rw0_update;

assign wr_reqs_pipe1_write_V_tag_read = wr_reqs_pipe1_write_V_rw0_update;

assign wr_reqs_pipe2_read_V_rw_din = ap_phi_mux_tmp_rw_6_phi_fu_1434_p4;

assign wr_reqs_pipe2_read_V_rw_write = wr_reqs_pipe2_read_V_rw1_update;

assign wr_reqs_pipe2_read_V_sector_num_din = ap_phi_mux_tmp_sector_num_6_phi_fu_1456_p4;

assign wr_reqs_pipe2_read_V_sector_num_write = wr_reqs_pipe2_read_V_rw1_update;

assign wr_reqs_pipe2_read_V_sector_off_din = ap_phi_mux_tmp_sector_off_6_phi_fu_1467_p4;

assign wr_reqs_pipe2_read_V_sector_off_write = wr_reqs_pipe2_read_V_rw1_update;

assign wr_reqs_pipe2_read_V_tag_din = ap_phi_mux_tmp_tag_6_phi_fu_1445_p4;

assign wr_reqs_pipe2_read_V_tag_write = wr_reqs_pipe2_read_V_rw1_update;

endmodule //pipeline_data_passer
