// Seed: 1706517656
module module_0 (
    output supply0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input tri0 id_3,
    output supply0 id_4,
    output uwire id_5,
    input wor id_6,
    input tri id_7,
    input supply0 id_8,
    input wand id_9,
    input supply1 id_10,
    input tri0 id_11,
    output supply0 id_12,
    input supply1 id_13,
    output tri0 id_14,
    input supply1 id_15,
    input tri1 id_16,
    input wand id_17,
    output tri1 id_18,
    input tri0 id_19,
    output tri id_20,
    output tri id_21
);
  assign id_5 = 1'b0;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    input wire id_2,
    output wire id_3,
    input tri0 id_4,
    output tri id_5,
    output tri0 id_6
);
  assign id_5 = 1;
  module_0(
      id_3,
      id_1,
      id_4,
      id_2,
      id_5,
      id_0,
      id_1,
      id_1,
      id_2,
      id_4,
      id_2,
      id_2,
      id_6,
      id_2,
      id_6,
      id_1,
      id_1,
      id_2,
      id_3,
      id_4,
      id_3,
      id_3
  );
endmodule
