<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1443" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1443{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_1443{left:645px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1443{left:777px;bottom:68px;letter-spacing:0.1px;}
#t4_1443{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_1443{left:70px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_1443{left:360px;bottom:935px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_1443{left:70px;bottom:846px;letter-spacing:0.13px;}
#t8_1443{left:70px;bottom:823px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t9_1443{left:70px;bottom:807px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#ta_1443{left:70px;bottom:784px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_1443{left:70px;bottom:761px;letter-spacing:-0.13px;word-spacing:-1.06px;}
#tc_1443{left:70px;bottom:744px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#td_1443{left:70px;bottom:727px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#te_1443{left:70px;bottom:704px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#tf_1443{left:70px;bottom:687px;letter-spacing:-0.21px;word-spacing:-0.36px;}
#tg_1443{left:70px;bottom:664px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#th_1443{left:70px;bottom:648px;letter-spacing:-0.14px;}
#ti_1443{left:70px;bottom:608px;letter-spacing:0.13px;}
#tj_1443{left:70px;bottom:584px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tk_1443{left:70px;bottom:547px;letter-spacing:-0.11px;}
#tl_1443{left:70px;bottom:510px;letter-spacing:-0.12px;}
#tm_1443{left:70px;bottom:492px;letter-spacing:-0.11px;}
#tn_1443{left:70px;bottom:474px;letter-spacing:-0.11px;}
#to_1443{left:70px;bottom:437px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tp_1443{left:91px;bottom:419px;letter-spacing:-0.11px;}
#tq_1443{left:91px;bottom:400px;letter-spacing:-0.11px;}
#tr_1443{left:91px;bottom:382px;letter-spacing:-0.1px;}
#ts_1443{left:70px;bottom:364px;letter-spacing:-0.11px;}
#tt_1443{left:70px;bottom:345px;letter-spacing:-0.11px;}
#tu_1443{left:70px;bottom:305px;letter-spacing:0.13px;word-spacing:-0.08px;}
#tv_1443{left:70px;bottom:281px;letter-spacing:-0.11px;}
#tw_1443{left:70px;bottom:241px;letter-spacing:0.13px;word-spacing:0.02px;}
#tx_1443{left:70px;bottom:218px;letter-spacing:-0.16px;}
#ty_1443{left:70px;bottom:179px;letter-spacing:0.13px;}
#tz_1443{left:70px;bottom:157px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t10_1443{left:75px;bottom:1065px;letter-spacing:-0.14px;}
#t11_1443{left:75px;bottom:1050px;letter-spacing:-0.12px;}
#t12_1443{left:326px;bottom:1065px;letter-spacing:-0.13px;}
#t13_1443{left:326px;bottom:1050px;letter-spacing:-0.09px;}
#t14_1443{left:368px;bottom:1065px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t15_1443{left:368px;bottom:1050px;letter-spacing:-0.12px;}
#t16_1443{left:368px;bottom:1034px;letter-spacing:-0.12px;}
#t17_1443{left:442px;bottom:1065px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t18_1443{left:442px;bottom:1050px;letter-spacing:-0.12px;}
#t19_1443{left:567px;bottom:1065px;letter-spacing:-0.12px;}
#t1a_1443{left:75px;bottom:1011px;letter-spacing:-0.12px;}
#t1b_1443{left:75px;bottom:995px;letter-spacing:-0.14px;}
#t1c_1443{left:326px;bottom:1011px;}
#t1d_1443{left:368px;bottom:1011px;letter-spacing:-0.1px;}
#t1e_1443{left:442px;bottom:1011px;letter-spacing:-0.13px;}
#t1f_1443{left:567px;bottom:1011px;letter-spacing:-0.11px;}
#t1g_1443{left:84px;bottom:914px;letter-spacing:-0.15px;}
#t1h_1443{left:165px;bottom:914px;letter-spacing:-0.13px;}
#t1i_1443{left:270px;bottom:914px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1j_1443{left:423px;bottom:914px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1k_1443{left:582px;bottom:914px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1l_1443{left:740px;bottom:914px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1m_1443{left:99px;bottom:889px;}
#t1n_1443{left:172px;bottom:889px;letter-spacing:-0.16px;}
#t1o_1443{left:259px;bottom:889px;letter-spacing:-0.13px;}
#t1p_1443{left:415px;bottom:889px;letter-spacing:-0.12px;}
#t1q_1443{left:603px;bottom:889px;letter-spacing:-0.16px;}
#t1r_1443{left:761px;bottom:889px;letter-spacing:-0.15px;}

.s1_1443{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1443{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1443{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1443{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1443{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_1443{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s7_1443{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1443" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1443Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1443" style="-webkit-user-select: none;"><object width="935" height="1210" data="1443/1443.svg" type="image/svg+xml" id="pdf1443" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1443" class="t s1_1443">TILESTORED—Store Tile </span>
<span id="t2_1443" class="t s2_1443">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1443" class="t s1_1443">Vol. 2B </span><span id="t4_1443" class="t s1_1443">4-709 </span>
<span id="t5_1443" class="t s3_1443">TILESTORED—Store Tile </span>
<span id="t6_1443" class="t s4_1443">Instruction Operand Encoding </span>
<span id="t7_1443" class="t s4_1443">Description </span>
<span id="t8_1443" class="t s5_1443">This instruction is required to use SIB addressing. The index register serves as a stride indicator. If the SIB </span>
<span id="t9_1443" class="t s5_1443">encoding omits an index register, the value zero is assumed for the content of the index register. </span>
<span id="ta_1443" class="t s5_1443">This instruction stores a tile source of rows and columns as specified by the tile configuration. </span>
<span id="tb_1443" class="t s5_1443">The TILECFG.start_row in the TILECFG data should be initialized to '0' in order to store the entire tile and are set to </span>
<span id="tc_1443" class="t s5_1443">zero on successful completion of the TILESTORED instruction. TILESTORED is a restartable instruction and the </span>
<span id="td_1443" class="t s5_1443">TILECFG.start_row will be non-zero when restartable events occur during the instruction execution. </span>
<span id="te_1443" class="t s5_1443">Only memory operands are supported and they can only be accessed using a SIB addressing mode, similar to the </span>
<span id="tf_1443" class="t s5_1443">V[P]GATHER*/V[P]SCATTER* instructions. </span>
<span id="tg_1443" class="t s5_1443">Any attempt to execute the TILESTORED instruction inside an Intel TSX transaction will result in a transaction </span>
<span id="th_1443" class="t s5_1443">abort. </span>
<span id="ti_1443" class="t s4_1443">Operation </span>
<span id="tj_1443" class="t s6_1443">TILESTORED tsib, tsrc </span>
<span id="tk_1443" class="t s6_1443">start := tilecfg.start_row </span>
<span id="tl_1443" class="t s6_1443">membegin := tsib.base + displacement </span>
<span id="tm_1443" class="t s6_1443">// if no index register in the SIB encoding, the value zero is used. </span>
<span id="tn_1443" class="t s6_1443">stride := tsib.index &lt;&lt; tsib.scale </span>
<span id="to_1443" class="t s6_1443">while start &lt; tdest.rows: </span>
<span id="tp_1443" class="t s6_1443">memptr := membegin + start * stride </span>
<span id="tq_1443" class="t s6_1443">write_memory(memptr, tsrc.colsb, tsrc.row[start]) </span>
<span id="tr_1443" class="t s6_1443">start := start + 1 </span>
<span id="ts_1443" class="t s6_1443">zero_tilecfg_start() </span>
<span id="tt_1443" class="t s6_1443">// In the case of a memory fault in the middle of an instruction, the tilecfg.start_row := start </span>
<span id="tu_1443" class="t s4_1443">Intel C/C++ Compiler Intrinsic Equivalent </span>
<span id="tv_1443" class="t s6_1443">TILESTORED void _tile_stored(__tile src, void *base, int stride); </span>
<span id="tw_1443" class="t s4_1443">Flags Affected </span>
<span id="tx_1443" class="t s5_1443">None. </span>
<span id="ty_1443" class="t s4_1443">Exceptions </span>
<span id="tz_1443" class="t s5_1443">AMX-E3; see Section 2.10, “Intel® AMX Instruction Exception Classes,” for details. </span>
<span id="t10_1443" class="t s7_1443">Opcode/ </span>
<span id="t11_1443" class="t s7_1443">Instruction </span>
<span id="t12_1443" class="t s7_1443">Op/ </span>
<span id="t13_1443" class="t s7_1443">En </span>
<span id="t14_1443" class="t s7_1443">64/32 bit </span>
<span id="t15_1443" class="t s7_1443">Mode </span>
<span id="t16_1443" class="t s7_1443">Support </span>
<span id="t17_1443" class="t s7_1443">CPUID Feature </span>
<span id="t18_1443" class="t s7_1443">Flag </span>
<span id="t19_1443" class="t s7_1443">Description </span>
<span id="t1a_1443" class="t s6_1443">VEX.128.F3.0F38.W0 4B !(11):rrr:100 </span>
<span id="t1b_1443" class="t s6_1443">TILESTORED sibmem, tmm1 </span>
<span id="t1c_1443" class="t s6_1443">A </span><span id="t1d_1443" class="t s6_1443">V/N.E. </span><span id="t1e_1443" class="t s6_1443">AMX-TILE </span><span id="t1f_1443" class="t s6_1443">Store a tile in sibmem as specified in tmm1. </span>
<span id="t1g_1443" class="t s7_1443">Op/En </span><span id="t1h_1443" class="t s7_1443">Tuple </span><span id="t1i_1443" class="t s7_1443">Operand 1 </span><span id="t1j_1443" class="t s7_1443">Operand 2 </span><span id="t1k_1443" class="t s7_1443">Operand 3 </span><span id="t1l_1443" class="t s7_1443">Operand 4 </span>
<span id="t1m_1443" class="t s6_1443">A </span><span id="t1n_1443" class="t s6_1443">N/A </span><span id="t1o_1443" class="t s6_1443">ModRM:r/m (w) </span><span id="t1p_1443" class="t s6_1443">ModRM:reg (r) </span><span id="t1q_1443" class="t s6_1443">N/A </span><span id="t1r_1443" class="t s6_1443">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
