SYNC_INST SYSTOLIC_ARRAY, START, EXEC, 0, 34, 183
SET_BASE_ADDR LOW, IMEM, IBUF, 0, 0
SET_BASE_ADDR HIGH, IMEM, IBUF, 0, 0
LD_ST LD, IMEM, IBUF, 0, 244
SET_BASE_ADDR LOW, BUFFER, WBUF, 0, 24576
SET_BASE_ADDR HIGH, BUFFER, WBUF, 0, 0
SET_BASE_ADDR LOW, BUFFER, BBUF, 0, 4096
SET_BASE_ADDR HIGH, BUFFER, BBUF, 0, 0
SET_BASE_ADDR LOW, BUFFER, IBUF, 0, 0
SET_BASE_ADDR HIGH, BUFFER, IBUF, 0, 65
SET_BASE_ADDR LOW, BUFFER, OBUF, 0, 0
SET_BASE_ADDR HIGH, BUFFER, OBUF, 0, 0
SA_LOOP_CFG 0, 0, 3
SET_LOOP_STRIDE LOW, LD, IBUF, 0, 0
SET_LOOP_STRIDE HIGH, LD, IBUF, 0, 0
SET_LOOP_STRIDE LOW, LD, WBUF, 0, 0
SET_LOOP_STRIDE HIGH, LD, WBUF, 0, 1
SET_LOOP_STRIDE LOW, LD, BBUF, 0, 1024
SET_LOOP_STRIDE HIGH, LD, BBUF, 0, 0
SET_LOOP_STRIDE LOW, LD, OBUF, 0, 1024
SET_LOOP_STRIDE HIGH, LD, OBUF, 0, 0
	SA_LOOP_CFG 0, 28, 0
	SET_LOOP_STRIDE LOW, LD, BBUF, 28, 1024
	SET_LOOP_STRIDE HIGH, LD, BBUF, 28, 0
		LD_ST LD, BUFFER, BBUF, 28, 64
	SA_LOOP_CFG 0, 1, 0
	SET_LOOP_STRIDE LOW, LD, IBUF, 1, 50176
	SET_LOOP_STRIDE HIGH, LD, IBUF, 1, 0
	SET_LOOP_STRIDE LOW, LD, WBUF, 1, 0
	SET_LOOP_STRIDE HIGH, LD, WBUF, 1, 0
	SET_LOOP_STRIDE LOW, LD, BBUF, 1, 0
	SET_LOOP_STRIDE HIGH, LD, BBUF, 1, 0
	SET_LOOP_STRIDE LOW, LD, OBUF, 1, 16384
	SET_LOOP_STRIDE HIGH, LD, OBUF, 1, 12
		SA_LOOP_CFG 0, 2, 0
		SA_REDUCTION_LOOP 32, 2, OUTER, IC
		SET_LOOP_STRIDE LOW, LD, IBUF, 2, 256
		SET_LOOP_STRIDE HIGH, LD, IBUF, 2, 0
		SET_LOOP_STRIDE LOW, LD, WBUF, 2, 0
		SET_LOOP_STRIDE HIGH, LD, WBUF, 2, 1
		SET_LOOP_STRIDE LOW, LD, BBUF, 2, 0
		SET_LOOP_STRIDE HIGH, LD, BBUF, 2, 0
		SET_LOOP_STRIDE LOW, LD, OBUF, 2, 0
		SET_LOOP_STRIDE HIGH, LD, OBUF, 2, 0
			SA_LOOP_CFG 0, 3, 0
			SA_REDUCTION_LOOP 32, 3, OUTER, KH
			SET_LOOP_STRIDE LOW, LD, IBUF, 3, 3584
			SET_LOOP_STRIDE HIGH, LD, IBUF, 3, 0
			SET_LOOP_STRIDE LOW, LD, WBUF, 3, 0
			SET_LOOP_STRIDE HIGH, LD, WBUF, 3, 1
			SET_LOOP_STRIDE LOW, LD, BBUF, 3, 0
			SET_LOOP_STRIDE HIGH, LD, BBUF, 3, 0
			SET_LOOP_STRIDE LOW, LD, OBUF, 3, 0
			SET_LOOP_STRIDE HIGH, LD, OBUF, 3, 0
				SA_LOOP_CFG 0, 4, 0
				SA_REDUCTION_LOOP 32, 4, OUTER, KW
				SET_LOOP_STRIDE LOW, LD, IBUF, 4, 256
				SET_LOOP_STRIDE HIGH, LD, IBUF, 4, 0
				SET_LOOP_STRIDE LOW, LD, WBUF, 4, 0
				SET_LOOP_STRIDE HIGH, LD, WBUF, 4, 1
				SET_LOOP_STRIDE LOW, LD, BBUF, 4, 0
				SET_LOOP_STRIDE HIGH, LD, BBUF, 4, 0
				SET_LOOP_STRIDE LOW, LD, OBUF, 4, 0
				SET_LOOP_STRIDE HIGH, LD, OBUF, 4, 0
					SA_LOOP_CFG 0, 23, 0
					SET_LOOP_STRIDE LOW, LD, WBUF, 23, 0
					SET_LOOP_STRIDE HIGH, LD, WBUF, 23, 1
						LD_ST LD, BUFFER, WBUF, 23, 256
					SA_LOOP_CFG 0, 5, 0
					SET_LOOP_STRIDE LOW, LD, IBUF, 5, 50176
					SET_LOOP_STRIDE HIGH, LD, IBUF, 5, 0
					SET_LOOP_STRIDE LOW, LD, WBUF, 5, 0
					SET_LOOP_STRIDE HIGH, LD, WBUF, 5, 0
					SET_LOOP_STRIDE LOW, LD, BBUF, 5, 0
					SET_LOOP_STRIDE HIGH, LD, BBUF, 5, 0
					SET_LOOP_STRIDE LOW, LD, OBUF, 5, 16384
					SET_LOOP_STRIDE HIGH, LD, OBUF, 5, 12
						SA_LOOP_CFG 0, 6, 6
						SET_LOOP_STRIDE LOW, LD, IBUF, 6, 512
						SET_LOOP_STRIDE HIGH, LD, IBUF, 6, 0
						SET_LOOP_STRIDE LOW, LD, WBUF, 6, 0
						SET_LOOP_STRIDE HIGH, LD, WBUF, 6, 0
						SET_LOOP_STRIDE LOW, LD, BBUF, 6, 0
						SET_LOOP_STRIDE HIGH, LD, BBUF, 6, 0
						SET_LOOP_STRIDE LOW, LD, OBUF, 6, 8192
						SET_LOOP_STRIDE HIGH, LD, OBUF, 6, 0
							SA_LOOP_CFG 0, 24, 13
							SET_LOOP_STRIDE LOW, LD, OBUF, 24, 57344
							SET_LOOP_STRIDE HIGH, LD, OBUF, 24, 0
								SA_LOOP_CFG 0, 25, 1
								SET_LOOP_STRIDE LOW, LD, OBUF, 25, 4096
								SET_LOOP_STRIDE HIGH, LD, OBUF, 25, 0
									SA_LOOP_CFG 0, 26, 0
									SET_LOOP_STRIDE LOW, LD, OBUF, 26, 1024
									SET_LOOP_STRIDE HIGH, LD, OBUF, 26, 0
											LD_ST LD, BUFFER, OBUF, 27, 64
							SA_LOOP_CFG 0, 14, 13
							SET_LOOP_STRIDE LOW, LD, IBUF, 14, 3584
							SET_LOOP_STRIDE HIGH, LD, IBUF, 14, 0
								SA_LOOP_CFG 0, 15, 0
								SET_LOOP_STRIDE LOW, LD, IBUF, 15, 512
								SET_LOOP_STRIDE HIGH, LD, IBUF, 15, 0
											LD_ST LD, BUFFER, IBUF, 17, 32
							SA_LOOP_CFG 0, 7, 15
							SET_LOOP_STRIDE LOW, RD, IBUF, 7, 0
							SET_LOOP_STRIDE HIGH, RD, IBUF, 7, 0
							SET_LOOP_STRIDE LOW, RD, WBUF, 7, 1
							SET_LOOP_STRIDE HIGH, RD, WBUF, 7, 0
							SET_LOOP_STRIDE LOW, RD, BBUF, 7, 1
							SET_LOOP_STRIDE HIGH, RD, BBUF, 7, 0
							SET_LOOP_STRIDE LOW, RD, OBUF, 7, 1
							SET_LOOP_STRIDE HIGH, RD, OBUF, 7, 0
							SET_LOOP_STRIDE LOW, WR, OBUF, 7, 1
							SET_LOOP_STRIDE HIGH, WR, OBUF, 7, 0
								SA_LOOP_CFG 0, 8, 0
								SET_LOOP_STRIDE LOW, RD, IBUF, 8, 448
								SET_LOOP_STRIDE HIGH, RD, IBUF, 8, 0
								SET_LOOP_STRIDE LOW, RD, WBUF, 8, 0
								SET_LOOP_STRIDE HIGH, RD, WBUF, 8, 0
								SET_LOOP_STRIDE LOW, RD, BBUF, 8, 0
								SET_LOOP_STRIDE HIGH, RD, BBUF, 8, 0
								SET_LOOP_STRIDE LOW, RD, OBUF, 8, 448
								SET_LOOP_STRIDE HIGH, RD, OBUF, 8, 0
								SET_LOOP_STRIDE LOW, WR, OBUF, 8, 448
								SET_LOOP_STRIDE HIGH, WR, OBUF, 8, 0
									SA_LOOP_CFG 0, 9, 15
									SA_REDUCTION_LOOP 32, 2, INNER, IC
									SET_LOOP_STRIDE LOW, RD, IBUF, 9, 1
									SET_LOOP_STRIDE HIGH, RD, IBUF, 9, 0
									SET_LOOP_STRIDE LOW, RD, WBUF, 9, 16
									SET_LOOP_STRIDE HIGH, RD, WBUF, 9, 0
									SET_LOOP_STRIDE LOW, RD, BBUF, 9, 0
									SET_LOOP_STRIDE HIGH, RD, BBUF, 9, 0
									SET_LOOP_STRIDE LOW, RD, OBUF, 9, 0
									SET_LOOP_STRIDE HIGH, RD, OBUF, 9, 0
									SET_LOOP_STRIDE LOW, WR, OBUF, 9, 0
									SET_LOOP_STRIDE HIGH, WR, OBUF, 9, 0
										SA_LOOP_CFG 0, 10, 0
										SA_REDUCTION_LOOP 32, 3, INNER, KH
										SET_LOOP_STRIDE LOW, RD, IBUF, 10, 32
										SET_LOOP_STRIDE HIGH, RD, IBUF, 10, 0
										SET_LOOP_STRIDE LOW, RD, WBUF, 10, 256
										SET_LOOP_STRIDE HIGH, RD, WBUF, 10, 0
										SET_LOOP_STRIDE LOW, RD, BBUF, 10, 0
										SET_LOOP_STRIDE HIGH, RD, BBUF, 10, 0
										SET_LOOP_STRIDE LOW, RD, OBUF, 10, 0
										SET_LOOP_STRIDE HIGH, RD, OBUF, 10, 0
										SET_LOOP_STRIDE LOW, WR, OBUF, 10, 0
										SET_LOOP_STRIDE HIGH, WR, OBUF, 10, 0
											SA_LOOP_CFG 0, 11, 0
											SA_REDUCTION_LOOP 32, 4, INNER, KW
											SET_LOOP_STRIDE LOW, RD, IBUF, 11, 16
											SET_LOOP_STRIDE HIGH, RD, IBUF, 11, 0
											SET_LOOP_STRIDE LOW, RD, WBUF, 11, 256
											SET_LOOP_STRIDE HIGH, RD, WBUF, 11, 0
											SET_LOOP_STRIDE LOW, RD, BBUF, 11, 0
											SET_LOOP_STRIDE HIGH, RD, BBUF, 11, 0
											SET_LOOP_STRIDE LOW, RD, OBUF, 11, 0
											SET_LOOP_STRIDE HIGH, RD, OBUF, 11, 0
											SET_LOOP_STRIDE LOW, WR, OBUF, 11, 0
											SET_LOOP_STRIDE HIGH, WR, OBUF, 11, 0
												SA_LOOP_CFG 0, 12, 13
												SET_LOOP_STRIDE LOW, RD, IBUF, 12, 32
												SET_LOOP_STRIDE HIGH, RD, IBUF, 12, 0
												SET_LOOP_STRIDE LOW, RD, WBUF, 12, 0
												SET_LOOP_STRIDE HIGH, RD, WBUF, 12, 0
												SET_LOOP_STRIDE LOW, RD, BBUF, 12, 0
												SET_LOOP_STRIDE HIGH, RD, BBUF, 12, 0
												SET_LOOP_STRIDE LOW, RD, OBUF, 12, 32
												SET_LOOP_STRIDE HIGH, RD, OBUF, 12, 0
												SET_LOOP_STRIDE LOW, WR, OBUF, 12, 32
												SET_LOOP_STRIDE HIGH, WR, OBUF, 12, 0
													SA_LOOP_CFG 0, 13, 1
													SET_LOOP_STRIDE LOW, RD, IBUF, 13, 16
													SET_LOOP_STRIDE HIGH, RD, IBUF, 13, 0
													SET_LOOP_STRIDE LOW, RD, WBUF, 13, 0
													SET_LOOP_STRIDE HIGH, RD, WBUF, 13, 0
													SET_LOOP_STRIDE LOW, RD, BBUF, 13, 0
													SET_LOOP_STRIDE HIGH, RD, BBUF, 13, 0
													SET_LOOP_STRIDE LOW, RD, OBUF, 13, 16
													SET_LOOP_STRIDE HIGH, RD, OBUF, 13, 0
													SET_LOOP_STRIDE LOW, WR, OBUF, 13, 16
													SET_LOOP_STRIDE HIGH, WR, OBUF, 13, 0
SYNC_INST SYSTOLIC_ARRAY, END, EXEC, 0, 34, 0
SYNC_INST SIMD, START, EXEC, 0, 34, 129
DTYPE_CFG 32FXP, 16, 16, 16
LD_CONFIG_BASE_ADDR LSB, VMEM1, 0, 0
LD_CONFIG_BASE_ADDR MSB, VMEM1, 0, 0
ST_CONFIG_BASE_ADDR LSB, VMEM1, 0, 0
ST_CONFIG_BASE_ADDR MSB, VMEM1, 0, 32
IMM_SIGN_EXT IMM, 3, 39321
SET_IMM_LOW IMM, 4, 0
SET_IMM_HIGH IMM, 4, 30
IMM_SIGN_EXT IMM, 0, 16
LD_CONFIG_BASE_LOOP_ITER 0, VMEM1, 7, 3
LD_CONFIG_BASE_LOOP_STRIDE LSB, VMEM1, 7, 1024
LD_CONFIG_BASE_LOOP_STRIDE MSB, VMEM1, 7, 0
ST_CONFIG_BASE_LOOP_ITER 0, VMEM1, 7, 3
ST_CONFIG_BASE_LOOP_STRIDE LSB, VMEM1, 7, 1024
ST_CONFIG_BASE_LOOP_STRIDE MSB, VMEM1, 7, 0
	LD_CONFIG_BASE_LOOP_ITER 0, VMEM1, 8, 0
	LD_CONFIG_BASE_LOOP_STRIDE LSB, VMEM1, 8, 16384
	LD_CONFIG_BASE_LOOP_STRIDE MSB, VMEM1, 8, 12
	ST_CONFIG_BASE_LOOP_ITER 0, VMEM1, 8, 0
	ST_CONFIG_BASE_LOOP_STRIDE LSB, VMEM1, 8, 16384
	ST_CONFIG_BASE_LOOP_STRIDE MSB, VMEM1, 8, 12
		LD_CONFIG_BASE_LOOP_ITER 0, VMEM1, 9, 0
		LD_CONFIG_BASE_LOOP_STRIDE LSB, VMEM1, 9, 16384
		LD_CONFIG_BASE_LOOP_STRIDE MSB, VMEM1, 9, 12
		ST_CONFIG_BASE_LOOP_ITER 0, VMEM1, 9, 0
		ST_CONFIG_BASE_LOOP_STRIDE LSB, VMEM1, 9, 16384
		ST_CONFIG_BASE_LOOP_STRIDE MSB, VMEM1, 9, 12
			LD_CONFIG_BASE_LOOP_ITER 0, VMEM1, 10, 6
			LD_CONFIG_BASE_LOOP_STRIDE LSB, VMEM1, 10, 8192
			LD_CONFIG_BASE_LOOP_STRIDE MSB, VMEM1, 10, 0
			ST_CONFIG_BASE_LOOP_ITER 0, VMEM1, 10, 6
			ST_CONFIG_BASE_LOOP_STRIDE LSB, VMEM1, 10, 8192
			ST_CONFIG_BASE_LOOP_STRIDE MSB, VMEM1, 10, 0
				LD_CONFIG_TILE_ADDR LSB, VMEM1, 0, 0
				LD_CONFIG_TILE_ADDR MSB, VMEM1, 0, 0
				LD_CONFIG_TILE_LOOP_ITER 0, VMEM1, 22, 13
				LD_CONFIG_TILE_LOOP_STRIDE LSB, VMEM1, 22, 57344
				LD_CONFIG_TILE_LOOP_STRIDE MSB, VMEM1, 22, 0
					LD_CONFIG_TILE_LOOP_ITER 0, VMEM1, 23, 1
					LD_CONFIG_TILE_LOOP_STRIDE LSB, VMEM1, 23, 4096
					LD_CONFIG_TILE_LOOP_STRIDE MSB, VMEM1, 23, 0
						LD_CONFIG_TILE_LOOP_ITER 0, VMEM1, 24, 0
						LD_CONFIG_TILE_LOOP_STRIDE LSB, VMEM1, 24, 1024
						LD_CONFIG_TILE_LOOP_STRIDE MSB, VMEM1, 24, 0
								LD_START 0, VMEM1, 31, 64
				NOP 0, 0, 0, 0, 0, 0
				BASE_SIGN_EXT VMEM1, 0, 0
				STRIDE_SIGN_EXT VMEM1, 0, 1
				BASE_SIGN_EXT VMEM1, 1, 0
				STRIDE_SIGN_EXT VMEM1, 1, 448
				BASE_SIGN_EXT VMEM1, 2, 0
				STRIDE_SIGN_EXT VMEM1, 2, 32
				BASE_SIGN_EXT VMEM1, 3, 0
				STRIDE_SIGN_EXT VMEM1, 3, 16
				BASE_SIGN_EXT OBUF, 0, 0
				STRIDE_SIGN_EXT OBUF, 0, 1
				BASE_SIGN_EXT OBUF, 1, 0
				STRIDE_SIGN_EXT OBUF, 1, 448
				BASE_SIGN_EXT OBUF, 2, 0
				STRIDE_SIGN_EXT OBUF, 2, 32
				BASE_SIGN_EXT OBUF, 3, 0
				STRIDE_SIGN_EXT OBUF, 3, 16
				BASE_SIGN_EXT VMEM2, 0, 0
				STRIDE_SIGN_EXT VMEM2, 0, 1
				BASE_SIGN_EXT VMEM2, 1, 0
				STRIDE_SIGN_EXT VMEM2, 1, 448
				BASE_SIGN_EXT VMEM2, 2, 0
				STRIDE_SIGN_EXT VMEM2, 2, 32
				BASE_SIGN_EXT VMEM2, 3, 0
				STRIDE_SIGN_EXT VMEM2, 3, 16
				SET_ITER 0, 0, 16
				SET_INDEX VMEM2, 0, VMEM1, 0, OBUF, 0
					SET_ITER 1, 0, 1
					SET_INDEX VMEM2, 1, VMEM1, 1, OBUF, 1
						SET_ITER 2, 0, 14
						SET_INDEX VMEM2, 2, VMEM1, 2, OBUF, 2
							SET_ITER 3, 0, 2
							SET_INDEX VMEM2, 3, VMEM1, 3, OBUF, 3
								SET_INST 1, 0, 1
								ADD VMEM2, 0, VMEM1, 0, OBUF, 0
								SYNC_INST SIMD, END, BUF, 0, 34, 0
				BASE_SIGN_EXT VMEM2, 0, 0
				STRIDE_SIGN_EXT VMEM2, 0, 1
				BASE_SIGN_EXT VMEM2, 1, 0
				STRIDE_SIGN_EXT VMEM2, 1, 448
				BASE_SIGN_EXT VMEM2, 2, 0
				STRIDE_SIGN_EXT VMEM2, 2, 32
				BASE_SIGN_EXT VMEM2, 3, 0
				STRIDE_SIGN_EXT VMEM2, 3, 16
				BASE_SIGN_EXT IMM, 0, 0
				STRIDE_SIGN_EXT IMM, 0, 0
				BASE_SIGN_EXT IMM, 0, 0
				STRIDE_SIGN_EXT IMM, 0, 0
				BASE_SIGN_EXT IMM, 0, 0
				STRIDE_SIGN_EXT IMM, 0, 0
				BASE_SIGN_EXT IMM, 0, 0
				STRIDE_SIGN_EXT IMM, 0, 0
				BASE_SIGN_EXT VMEM1, 4, 448
				STRIDE_SIGN_EXT VMEM1, 4, 1
				BASE_SIGN_EXT VMEM1, 5, 448
				STRIDE_SIGN_EXT VMEM1, 5, 448
				BASE_SIGN_EXT VMEM1, 6, 448
				STRIDE_SIGN_EXT VMEM1, 6, 32
				BASE_SIGN_EXT VMEM1, 7, 448
				STRIDE_SIGN_EXT VMEM1, 7, 16
				SET_ITER 0, 0, 16
				SET_INDEX VMEM1, 4, VMEM2, 0, IMM, 0
					SET_ITER 1, 0, 1
					SET_INDEX VMEM1, 5, VMEM2, 1, IMM, 0
						SET_ITER 2, 0, 14
						SET_INDEX VMEM1, 6, VMEM2, 2, IMM, 0
							SET_ITER 3, 0, 2
							SET_INDEX VMEM1, 7, VMEM2, 3, IMM, 0
								SET_INST 1, 0, 1
								RELU VMEM1, 1, VMEM2, 0, IMM, 0
				ST_CONFIG_TILE_ADDR LSB, VMEM1, 0, 448
				ST_CONFIG_TILE_ADDR MSB, VMEM1, 0, 0
				ST_CONFIG_TILE_LOOP_ITER 0, VMEM1, 22, 13
				ST_CONFIG_TILE_LOOP_STRIDE LSB, VMEM1, 22, 57344
				ST_CONFIG_TILE_LOOP_STRIDE MSB, VMEM1, 22, 0
					ST_CONFIG_TILE_LOOP_ITER 0, VMEM1, 23, 1
					ST_CONFIG_TILE_LOOP_STRIDE LSB, VMEM1, 23, 4096
					ST_CONFIG_TILE_LOOP_STRIDE MSB, VMEM1, 23, 0
						ST_CONFIG_TILE_LOOP_ITER 0, VMEM1, 24, 0
						ST_CONFIG_TILE_LOOP_STRIDE LSB, VMEM1, 24, 1024
						ST_CONFIG_TILE_LOOP_STRIDE MSB, VMEM1, 24, 0
								ST_START 0, VMEM1, 31, 64
				NOP 0, 0, 0, 0, 0, 0
SYNC_INST SIMD, END, EXEC, 0, 34, 0
BLOCK_END 1