<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1878909.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1878909.v</a>
defines: 
time_elapsed: 1.352s
ram usage: 38448 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpecg0t9rh/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr1878909.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1878909.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1878909.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1878909.v:1</a>: No timescale set for &#34;test_top&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1878909.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/pr1878909.v:17</a>: No timescale set for &#34;test_mod&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1878909.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/pr1878909.v:17</a>: Compile module &#34;work@test_mod&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1878909.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1878909.v:1</a>: Compile module &#34;work@test_top&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/pr1878909.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/pr1878909.v:18</a>: Implicit port type (wire) for &#34;out_0&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr1878909.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1878909.v:1</a>: Top level module &#34;work@test_top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 5.

[NTE:EL0511] Nb leaf instances: 0.

Internal Error: adding wrong object type (port) in a actual_group group!
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpecg0t9rh/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_test_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpecg0t9rh/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpecg0t9rh/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@test_top)
 |vpiName:work@test_top
 |uhdmallPackages:
 \_package: builtin, parent:work@test_top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@test_mod, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1878909.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1878909.v</a>, line:17, parent:work@test_top
   |vpiDefName:work@test_mod
   |vpiFullName:work@test_mod
   |vpiPort:
   \_port: (in_0), line:18
     |vpiName:in_0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in_0), line:18
         |vpiName:in_0
         |vpiFullName:work@test_mod.in_0
   |vpiPort:
   \_port: (out_0), line:18
     |vpiName:out_0
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out_0), line:18
         |vpiName:out_0
         |vpiFullName:work@test_mod.out_0
   |vpiContAssign:
   \_cont_assign: , line:30
     |vpiRhs:
     \_func_call: (test), line:30
       |vpiName:test
       |vpiFunction:
       \_function: (test), line:23
         |vpiName:test
         |vpiFullName:work@test_mod.test
         |vpiIODecl:
         \_io_decl: (moo), line:24, parent:test
           |vpiName:moo
           |vpiDirection:1
         |vpiStmt:
         \_begin: , line:25, parent:test
           |vpiFullName:work@test_mod.test
           |vpiStmt:
           \_assignment: , line:26
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (test), line:26
               |vpiName:test
               |vpiFullName:work@test_mod.test.test
             |vpiRhs:
             \_operation: , line:26
               |vpiOpType:4
               |vpiOperand:
               \_ref_obj: (moo), line:26
                 |vpiName:moo
                 |vpiFullName:work@test_mod.test.moo
       |vpiArgument:
       \_ref_obj: (in_0), line:30
         |vpiName:in_0
     |vpiLhs:
     \_ref_obj: (out_0), line:30
       |vpiName:out_0
       |vpiFullName:work@test_mod.out_0
   |vpiTaskFunc:
   \_function: (test), line:23
   |vpiNet:
   \_logic_net: (in_0), line:18
   |vpiNet:
   \_logic_net: (out_0), line:18
 |uhdmallModules:
 \_module: work@test_top, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1878909.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1878909.v</a>, line:1, parent:work@test_top
   |vpiDefName:work@test_top
   |vpiFullName:work@test_top
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:10
       |vpiFullName:work@test_top
       |vpiStmt:
       \_delay_control: , line:11
         |#1
       |vpiStmt:
       \_if_else: , line:12
         |vpiCondition:
         \_operation: , line:12
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (test_val), line:12
             |vpiName:test_val
             |vpiFullName:work@test_top.test_val
           |vpiOperand:
           \_constant: , line:12
             |vpiConstType:3
             |vpiDecompile:4&#39;b0000
             |vpiSize:4
             |BIN:4&#39;b0000
         |vpiStmt:
         \_sys_func_call: ($display), line:12
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:12
             |vpiConstType:6
             |vpiDecompile:&#34;Failed&#34;
             |vpiSize:8
             |STRING:&#34;Failed&#34;
         |vpiElseStmt:
         \_sys_func_call: ($display), line:13
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:13
             |vpiConstType:6
             |vpiDecompile:&#34;PASSED&#34;
             |vpiSize:8
             |STRING:&#34;PASSED&#34;
   |vpiNet:
   \_logic_net: (test_val), line:3
     |vpiName:test_val
     |vpiFullName:work@test_top.test_val
     |vpiNetType:1
 |uhdmtopModules:
 \_module: work@test_top (work@test_top), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1878909.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1878909.v</a>, line:1
   |vpiDefName:work@test_top
   |vpiName:work@test_top
   |vpiModule:
   \_module: work@test_mod (test_mod00), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1878909.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1878909.v</a>, line:5, parent:work@test_top
     |vpiDefName:work@test_mod
     |vpiName:test_mod00
     |vpiFullName:work@test_top.test_mod00
     |vpiPort:
     \_port: (in_0), line:18, parent:test_mod00
       |vpiName:in_0
       |vpiDirection:1
       |vpiHighConn:
       \_constant: , line:6
         |vpiConstType:3
         |vpiDecompile:&#39;b1
         |vpiSize:1
         |BIN:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (in_0), line:18, parent:test_mod00
           |vpiName:in_0
           |vpiFullName:work@test_top.test_mod00.in_0
     |vpiPort:
     \_port: (out_0), line:18, parent:test_mod00
       |vpiName:out_0
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (test_val), line:7
         |vpiName:test_val
         |vpiActual:
         \_logic_net: (test_val), line:3, parent:work@test_top
           |vpiName:test_val
           |vpiFullName:work@test_top.test_val
           |vpiNetType:1
           |vpiRange:
           \_range: , line:3
             |vpiLeftRange:
             \_constant: , line:3
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
             |vpiRightRange:
             \_constant: , line:3
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (out_0), line:18, parent:test_mod00
           |vpiName:out_0
           |vpiFullName:work@test_top.test_mod00.out_0
     |vpiNet:
     \_logic_net: (in_0), line:18, parent:test_mod00
     |vpiNet:
     \_logic_net: (out_0), line:18, parent:test_mod00
     |vpiInstance:
     \_module: work@test_top (work@test_top), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1878909.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1878909.v</a>, line:1
   |vpiModule:
   \_module: work@test_mod (test_mod01), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1878909.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1878909.v</a>, line:5, parent:work@test_top
     |vpiDefName:work@test_mod
     |vpiName:test_mod01
     |vpiFullName:work@test_top.test_mod01
     |vpiPort:
     \_port: (in_0), line:18, parent:test_mod01
       |vpiName:in_0
       |vpiDirection:1
       |vpiHighConn:
       \_constant: , line:6
         |vpiConstType:3
         |vpiDecompile:&#39;b1
         |vpiSize:1
         |BIN:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (in_0), line:18, parent:test_mod01
           |vpiName:in_0
           |vpiFullName:work@test_top.test_mod01.in_0
     |vpiPort:
     \_port: (out_0), line:18, parent:test_mod01
       |vpiName:out_0
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (test_val), line:7
         |vpiName:test_val
         |vpiActual:
         \_logic_net: (test_val), line:3, parent:work@test_top
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (out_0), line:18, parent:test_mod01
           |vpiName:out_0
           |vpiFullName:work@test_top.test_mod01.out_0
     |vpiNet:
     \_logic_net: (in_0), line:18, parent:test_mod01
     |vpiNet:
     \_logic_net: (out_0), line:18, parent:test_mod01
     |vpiInstance:
     \_module: work@test_top (work@test_top), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1878909.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1878909.v</a>, line:1
   |vpiModule:
   \_module: work@test_mod (test_mod02), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1878909.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1878909.v</a>, line:5, parent:work@test_top
     |vpiDefName:work@test_mod
     |vpiName:test_mod02
     |vpiFullName:work@test_top.test_mod02
     |vpiPort:
     \_port: (in_0), line:18, parent:test_mod02
       |vpiName:in_0
       |vpiDirection:1
       |vpiHighConn:
       \_constant: , line:6
         |vpiConstType:3
         |vpiDecompile:&#39;b1
         |vpiSize:1
         |BIN:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (in_0), line:18, parent:test_mod02
           |vpiName:in_0
           |vpiFullName:work@test_top.test_mod02.in_0
     |vpiPort:
     \_port: (out_0), line:18, parent:test_mod02
       |vpiName:out_0
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (test_val), line:7
         |vpiName:test_val
         |vpiActual:
         \_logic_net: (test_val), line:3, parent:work@test_top
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (out_0), line:18, parent:test_mod02
           |vpiName:out_0
           |vpiFullName:work@test_top.test_mod02.out_0
     |vpiNet:
     \_logic_net: (in_0), line:18, parent:test_mod02
     |vpiNet:
     \_logic_net: (out_0), line:18, parent:test_mod02
     |vpiInstance:
     \_module: work@test_top (work@test_top), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1878909.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1878909.v</a>, line:1
   |vpiModule:
   \_module: work@test_mod (test_mod03), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1878909.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1878909.v</a>, line:5, parent:work@test_top
     |vpiDefName:work@test_mod
     |vpiName:test_mod03
     |vpiFullName:work@test_top.test_mod03
     |vpiPort:
     \_port: (in_0), line:18, parent:test_mod03
       |vpiName:in_0
       |vpiDirection:1
       |vpiHighConn:
       \_constant: , line:6
         |vpiConstType:3
         |vpiDecompile:&#39;b1
         |vpiSize:1
         |BIN:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (in_0), line:18, parent:test_mod03
           |vpiName:in_0
           |vpiFullName:work@test_top.test_mod03.in_0
     |vpiPort:
     \_port: (out_0), line:18, parent:test_mod03
       |vpiName:out_0
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (test_val), line:7
         |vpiName:test_val
         |vpiActual:
         \_logic_net: (test_val), line:3, parent:work@test_top
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (out_0), line:18, parent:test_mod03
           |vpiName:out_0
           |vpiFullName:work@test_top.test_mod03.out_0
     |vpiNet:
     \_logic_net: (in_0), line:18, parent:test_mod03
     |vpiNet:
     \_logic_net: (out_0), line:18, parent:test_mod03
     |vpiInstance:
     \_module: work@test_top (work@test_top), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1878909.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1878909.v</a>, line:1
   |vpiNet:
   \_logic_net: (test_val), line:3, parent:work@test_top
Object: \work_test_top of type 3000
Object: \work_test_top of type 32
Object: \test_mod00 of type 32
Object: \in_0 of type 44
Object: \out_0 of type 44
Object: \in_0 of type 36
Object: \out_0 of type 36
Object: \test_mod01 of type 32
Object: \in_0 of type 36
Object: \out_0 of type 36
Object: \test_mod02 of type 32
Object: \in_0 of type 36
Object: \out_0 of type 36
Object: \test_mod03 of type 32
Object: \in_0 of type 36
Object: \out_0 of type 36
Object: \test_val of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_test_mod of type 32
Object:  of type 8
Object: \out_0 of type 608
Object: \test of type 19
Object: \in_0 of type 608
Object: \in_0 of type 36
Object: \out_0 of type 36
Object: \test of type 20
Object:  of type 4
Object:  of type 3
Object: \test of type 608
Object:  of type 39
Object: \moo of type 608
Object: \moo of type 28
Object: \work_test_top of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 11
ERROR: Encountered unhandled object type: 11

</pre>
</body>