#ifndef _ALTERA_COMPUTER_SYSTEM_H_
#define _ALTERA_COMPUTER_SYSTEM_H_

/*
 * This file was automatically generated by the swinfo2header utility.
 * 
 * Created from SOPC Builder system 'Computer_System' in
 * file './Computer_System.sopcinfo'.
 */

/*
 * This file contains macros for all modules with masters in the system and
 * all the devices connected to those masters.
 * Macro names have unique prefixes to prevent duplicate names.
 */

/*
 * Macros for device 'SDRAM', class 'altera_avalon_new_sdram_controller'
 * Path to the device is from the master group 'JTAG_to_FPGA_Bridge'.
 * The macros are prefixed with 'JTAG_TO_FPGA_BRIDGE_SDRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define JTAG_TO_FPGA_BRIDGE_SDRAM_COMPONENT_TYPE altera_avalon_new_sdram_controller
#define JTAG_TO_FPGA_BRIDGE_SDRAM_COMPONENT_NAME SDRAM
#define JTAG_TO_FPGA_BRIDGE_SDRAM_BASE 0x0
#define JTAG_TO_FPGA_BRIDGE_SDRAM_SPAN 134217728
#define JTAG_TO_FPGA_BRIDGE_SDRAM_END 0x7ffffff
#define JTAG_TO_FPGA_BRIDGE_SDRAM_CAS_LATENCY 3
#define JTAG_TO_FPGA_BRIDGE_SDRAM_CONTENTS_INFO 
#define JTAG_TO_FPGA_BRIDGE_SDRAM_INIT_NOP_DELAY 0.0
#define JTAG_TO_FPGA_BRIDGE_SDRAM_INIT_REFRESH_COMMANDS 2
#define JTAG_TO_FPGA_BRIDGE_SDRAM_IS_INITIALIZED 1
#define JTAG_TO_FPGA_BRIDGE_SDRAM_POWERUP_DELAY 100.0
#define JTAG_TO_FPGA_BRIDGE_SDRAM_REFRESH_PERIOD 15.625
#define JTAG_TO_FPGA_BRIDGE_SDRAM_REGISTER_DATA_IN 1
#define JTAG_TO_FPGA_BRIDGE_SDRAM_SDRAM_ADDR_WIDTH 25
#define JTAG_TO_FPGA_BRIDGE_SDRAM_SDRAM_BANK_WIDTH 2
#define JTAG_TO_FPGA_BRIDGE_SDRAM_SDRAM_COL_WIDTH 10
#define JTAG_TO_FPGA_BRIDGE_SDRAM_SDRAM_DATA_WIDTH 32
#define JTAG_TO_FPGA_BRIDGE_SDRAM_SDRAM_NUM_BANKS 4
#define JTAG_TO_FPGA_BRIDGE_SDRAM_SDRAM_NUM_CHIPSELECTS 1
#define JTAG_TO_FPGA_BRIDGE_SDRAM_SDRAM_ROW_WIDTH 13
#define JTAG_TO_FPGA_BRIDGE_SDRAM_SHARED_DATA 0
#define JTAG_TO_FPGA_BRIDGE_SDRAM_SIM_MODEL_BASE 1
#define JTAG_TO_FPGA_BRIDGE_SDRAM_STARVATION_INDICATOR 0
#define JTAG_TO_FPGA_BRIDGE_SDRAM_TRISTATE_BRIDGE_SLAVE ""
#define JTAG_TO_FPGA_BRIDGE_SDRAM_T_AC 5.5
#define JTAG_TO_FPGA_BRIDGE_SDRAM_T_MRD 3
#define JTAG_TO_FPGA_BRIDGE_SDRAM_T_RCD 20.0
#define JTAG_TO_FPGA_BRIDGE_SDRAM_T_RFC 70.0
#define JTAG_TO_FPGA_BRIDGE_SDRAM_T_RP 20.0
#define JTAG_TO_FPGA_BRIDGE_SDRAM_T_WR 14.0
#define JTAG_TO_FPGA_BRIDGE_SDRAM_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define JTAG_TO_FPGA_BRIDGE_SDRAM_MEMORY_INFO_GENERATE_DAT_SYM 1
#define JTAG_TO_FPGA_BRIDGE_SDRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 32

/*
 * Macros for device 'SRAM', class 'altera_up_avalon_sram'
 * Path to the device is from the master group 'JTAG_to_FPGA_Bridge'.
 * The macros are prefixed with 'JTAG_TO_FPGA_BRIDGE_SRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define JTAG_TO_FPGA_BRIDGE_SRAM_COMPONENT_TYPE altera_up_avalon_sram
#define JTAG_TO_FPGA_BRIDGE_SRAM_COMPONENT_NAME SRAM
#define JTAG_TO_FPGA_BRIDGE_SRAM_BASE 0x8000000
#define JTAG_TO_FPGA_BRIDGE_SRAM_SPAN 2097152
#define JTAG_TO_FPGA_BRIDGE_SRAM_END 0x81fffff

/*
 * Macros for device 'VGA_Subsystem_VGA_Pixel_RGB_Resampler', class 'altera_up_avalon_video_rgb_resampler'
 * Path to the device is from the master group 'JTAG_to_FPGA_Bridge'.
 * The macros are prefixed with 'JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_VGA_PIXEL_RGB_RESAMPLER_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_VGA_PIXEL_RGB_RESAMPLER_COMPONENT_TYPE altera_up_avalon_video_rgb_resampler
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_VGA_PIXEL_RGB_RESAMPLER_COMPONENT_NAME VGA_Subsystem_VGA_Pixel_RGB_Resampler
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_VGA_PIXEL_RGB_RESAMPLER_BASE 0x8200000
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_VGA_PIXEL_RGB_RESAMPLER_SPAN 4
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_VGA_PIXEL_RGB_RESAMPLER_END 0x8200003

/*
 * Macros for device 'VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM', class 'altera_avalon_onchip_memory2'
 * Path to the device is from the master group 'JTAG_to_FPGA_Bridge'.
 * The macros are prefixed with 'JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_COMPONENT_TYPE altera_avalon_onchip_memory2
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_COMPONENT_NAME VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_BASE 0x9000000
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_SPAN 8192
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_END 0x9001fff
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_CONTENTS_INFO ""
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_DUAL_PORT 1
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_GUI_RAM_BLOCK_TYPE AUTO
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_INIT_CONTENTS_FILE Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_INIT_MEM_CONTENT 1
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_INSTANCE_ID NONE
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_NON_DEFAULT_INIT_FILE_ENABLED 0
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_RAM_BLOCK_TYPE AUTO
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_READ_DURING_WRITE_MODE DONT_CARE
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_SINGLE_CLOCK_OP 1
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_SIZE_MULTIPLE 1
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_SIZE_VALUE 8192
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_WRITABLE 1
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_MEMORY_INFO_GENERATE_DAT_SYM 1
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_MEMORY_INFO_GENERATE_HEX 1
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_MEMORY_INFO_HAS_BYTE_LANE 0
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_MEMORY_INFO_HEX_INSTALL_DIR QPF_DIR
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 32
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_MEMORY_INFO_MEM_INIT_FILENAME Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM

/*
 * Macros for device 'SD_Card', class 'Altera_UP_SD_Card_Avalon_Interface'
 * Path to the device is from the master group 'JTAG_to_FPGA_Bridge'.
 * The macros are prefixed with 'JTAG_TO_FPGA_BRIDGE_SD_CARD_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define JTAG_TO_FPGA_BRIDGE_SD_CARD_COMPONENT_TYPE Altera_UP_SD_Card_Avalon_Interface
#define JTAG_TO_FPGA_BRIDGE_SD_CARD_COMPONENT_NAME SD_Card
#define JTAG_TO_FPGA_BRIDGE_SD_CARD_BASE 0xb000000
#define JTAG_TO_FPGA_BRIDGE_SD_CARD_SPAN 1024
#define JTAG_TO_FPGA_BRIDGE_SD_CARD_END 0xb0003ff

/*
 * Macros for device 'Flash_flash_erase_control', class 'Altera_UP_Flash_Memory_IP_Core_Avalon_Interface'
 * Path to the device is from the master group 'JTAG_to_FPGA_Bridge'.
 * The macros are prefixed with 'JTAG_TO_FPGA_BRIDGE_FLASH_FLASH_ERASE_CONTROL_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define JTAG_TO_FPGA_BRIDGE_FLASH_FLASH_ERASE_CONTROL_COMPONENT_TYPE Altera_UP_Flash_Memory_IP_Core_Avalon_Interface
#define JTAG_TO_FPGA_BRIDGE_FLASH_FLASH_ERASE_CONTROL_COMPONENT_NAME Flash
#define JTAG_TO_FPGA_BRIDGE_FLASH_FLASH_ERASE_CONTROL_BASE 0xbff0000
#define JTAG_TO_FPGA_BRIDGE_FLASH_FLASH_ERASE_CONTROL_SPAN 4
#define JTAG_TO_FPGA_BRIDGE_FLASH_FLASH_ERASE_CONTROL_END 0xbff0003

/*
 * Macros for device 'Flash_flash_data', class 'Altera_UP_Flash_Memory_IP_Core_Avalon_Interface'
 * Path to the device is from the master group 'JTAG_to_FPGA_Bridge'.
 * The macros are prefixed with 'JTAG_TO_FPGA_BRIDGE_FLASH_FLASH_DATA_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define JTAG_TO_FPGA_BRIDGE_FLASH_FLASH_DATA_COMPONENT_TYPE Altera_UP_Flash_Memory_IP_Core_Avalon_Interface
#define JTAG_TO_FPGA_BRIDGE_FLASH_FLASH_DATA_COMPONENT_NAME Flash
#define JTAG_TO_FPGA_BRIDGE_FLASH_FLASH_DATA_BASE 0xc000000
#define JTAG_TO_FPGA_BRIDGE_FLASH_FLASH_DATA_SPAN 8388608
#define JTAG_TO_FPGA_BRIDGE_FLASH_FLASH_DATA_END 0xc7fffff

/*
 * Macros for device 'Red_LEDs', class 'altera_avalon_pio'
 * Path to the device is from the master group 'JTAG_to_FPGA_Bridge'.
 * The macros are prefixed with 'JTAG_TO_FPGA_BRIDGE_RED_LEDS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define JTAG_TO_FPGA_BRIDGE_RED_LEDS_COMPONENT_TYPE altera_avalon_pio
#define JTAG_TO_FPGA_BRIDGE_RED_LEDS_COMPONENT_NAME Red_LEDs
#define JTAG_TO_FPGA_BRIDGE_RED_LEDS_BASE 0xff200000
#define JTAG_TO_FPGA_BRIDGE_RED_LEDS_SPAN 16
#define JTAG_TO_FPGA_BRIDGE_RED_LEDS_END 0xff20000f
#define JTAG_TO_FPGA_BRIDGE_RED_LEDS_BIT_CLEARING_EDGE_REGISTER 0
#define JTAG_TO_FPGA_BRIDGE_RED_LEDS_BIT_MODIFYING_OUTPUT_REGISTER 0
#define JTAG_TO_FPGA_BRIDGE_RED_LEDS_CAPTURE 0
#define JTAG_TO_FPGA_BRIDGE_RED_LEDS_DATA_WIDTH 18
#define JTAG_TO_FPGA_BRIDGE_RED_LEDS_DO_TEST_BENCH_WIRING 0
#define JTAG_TO_FPGA_BRIDGE_RED_LEDS_DRIVEN_SIM_VALUE 0
#define JTAG_TO_FPGA_BRIDGE_RED_LEDS_EDGE_TYPE NONE
#define JTAG_TO_FPGA_BRIDGE_RED_LEDS_FREQ 50000000
#define JTAG_TO_FPGA_BRIDGE_RED_LEDS_HAS_IN 0
#define JTAG_TO_FPGA_BRIDGE_RED_LEDS_HAS_OUT 1
#define JTAG_TO_FPGA_BRIDGE_RED_LEDS_HAS_TRI 0
#define JTAG_TO_FPGA_BRIDGE_RED_LEDS_IRQ_TYPE NONE
#define JTAG_TO_FPGA_BRIDGE_RED_LEDS_RESET_VALUE 0

/*
 * Macros for device 'Green_LEDs', class 'altera_avalon_pio'
 * Path to the device is from the master group 'JTAG_to_FPGA_Bridge'.
 * The macros are prefixed with 'JTAG_TO_FPGA_BRIDGE_GREEN_LEDS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define JTAG_TO_FPGA_BRIDGE_GREEN_LEDS_COMPONENT_TYPE altera_avalon_pio
#define JTAG_TO_FPGA_BRIDGE_GREEN_LEDS_COMPONENT_NAME Green_LEDs
#define JTAG_TO_FPGA_BRIDGE_GREEN_LEDS_BASE 0xff200010
#define JTAG_TO_FPGA_BRIDGE_GREEN_LEDS_SPAN 16
#define JTAG_TO_FPGA_BRIDGE_GREEN_LEDS_END 0xff20001f
#define JTAG_TO_FPGA_BRIDGE_GREEN_LEDS_BIT_CLEARING_EDGE_REGISTER 0
#define JTAG_TO_FPGA_BRIDGE_GREEN_LEDS_BIT_MODIFYING_OUTPUT_REGISTER 0
#define JTAG_TO_FPGA_BRIDGE_GREEN_LEDS_CAPTURE 0
#define JTAG_TO_FPGA_BRIDGE_GREEN_LEDS_DATA_WIDTH 9
#define JTAG_TO_FPGA_BRIDGE_GREEN_LEDS_DO_TEST_BENCH_WIRING 0
#define JTAG_TO_FPGA_BRIDGE_GREEN_LEDS_DRIVEN_SIM_VALUE 0
#define JTAG_TO_FPGA_BRIDGE_GREEN_LEDS_EDGE_TYPE NONE
#define JTAG_TO_FPGA_BRIDGE_GREEN_LEDS_FREQ 50000000
#define JTAG_TO_FPGA_BRIDGE_GREEN_LEDS_HAS_IN 0
#define JTAG_TO_FPGA_BRIDGE_GREEN_LEDS_HAS_OUT 1
#define JTAG_TO_FPGA_BRIDGE_GREEN_LEDS_HAS_TRI 0
#define JTAG_TO_FPGA_BRIDGE_GREEN_LEDS_IRQ_TYPE NONE
#define JTAG_TO_FPGA_BRIDGE_GREEN_LEDS_RESET_VALUE 0

/*
 * Macros for device 'HEX3_HEX0', class 'altera_avalon_pio'
 * Path to the device is from the master group 'JTAG_to_FPGA_Bridge'.
 * The macros are prefixed with 'JTAG_TO_FPGA_BRIDGE_HEX3_HEX0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define JTAG_TO_FPGA_BRIDGE_HEX3_HEX0_COMPONENT_TYPE altera_avalon_pio
#define JTAG_TO_FPGA_BRIDGE_HEX3_HEX0_COMPONENT_NAME HEX3_HEX0
#define JTAG_TO_FPGA_BRIDGE_HEX3_HEX0_BASE 0xff200020
#define JTAG_TO_FPGA_BRIDGE_HEX3_HEX0_SPAN 16
#define JTAG_TO_FPGA_BRIDGE_HEX3_HEX0_END 0xff20002f
#define JTAG_TO_FPGA_BRIDGE_HEX3_HEX0_BIT_CLEARING_EDGE_REGISTER 0
#define JTAG_TO_FPGA_BRIDGE_HEX3_HEX0_BIT_MODIFYING_OUTPUT_REGISTER 0
#define JTAG_TO_FPGA_BRIDGE_HEX3_HEX0_CAPTURE 0
#define JTAG_TO_FPGA_BRIDGE_HEX3_HEX0_DATA_WIDTH 32
#define JTAG_TO_FPGA_BRIDGE_HEX3_HEX0_DO_TEST_BENCH_WIRING 0
#define JTAG_TO_FPGA_BRIDGE_HEX3_HEX0_DRIVEN_SIM_VALUE 0
#define JTAG_TO_FPGA_BRIDGE_HEX3_HEX0_EDGE_TYPE NONE
#define JTAG_TO_FPGA_BRIDGE_HEX3_HEX0_FREQ 50000000
#define JTAG_TO_FPGA_BRIDGE_HEX3_HEX0_HAS_IN 0
#define JTAG_TO_FPGA_BRIDGE_HEX3_HEX0_HAS_OUT 1
#define JTAG_TO_FPGA_BRIDGE_HEX3_HEX0_HAS_TRI 0
#define JTAG_TO_FPGA_BRIDGE_HEX3_HEX0_IRQ_TYPE NONE
#define JTAG_TO_FPGA_BRIDGE_HEX3_HEX0_RESET_VALUE 0

/*
 * Macros for device 'HEX7_HEX4', class 'altera_avalon_pio'
 * Path to the device is from the master group 'JTAG_to_FPGA_Bridge'.
 * The macros are prefixed with 'JTAG_TO_FPGA_BRIDGE_HEX7_HEX4_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define JTAG_TO_FPGA_BRIDGE_HEX7_HEX4_COMPONENT_TYPE altera_avalon_pio
#define JTAG_TO_FPGA_BRIDGE_HEX7_HEX4_COMPONENT_NAME HEX7_HEX4
#define JTAG_TO_FPGA_BRIDGE_HEX7_HEX4_BASE 0xff200030
#define JTAG_TO_FPGA_BRIDGE_HEX7_HEX4_SPAN 16
#define JTAG_TO_FPGA_BRIDGE_HEX7_HEX4_END 0xff20003f
#define JTAG_TO_FPGA_BRIDGE_HEX7_HEX4_BIT_CLEARING_EDGE_REGISTER 0
#define JTAG_TO_FPGA_BRIDGE_HEX7_HEX4_BIT_MODIFYING_OUTPUT_REGISTER 0
#define JTAG_TO_FPGA_BRIDGE_HEX7_HEX4_CAPTURE 0
#define JTAG_TO_FPGA_BRIDGE_HEX7_HEX4_DATA_WIDTH 32
#define JTAG_TO_FPGA_BRIDGE_HEX7_HEX4_DO_TEST_BENCH_WIRING 0
#define JTAG_TO_FPGA_BRIDGE_HEX7_HEX4_DRIVEN_SIM_VALUE 0
#define JTAG_TO_FPGA_BRIDGE_HEX7_HEX4_EDGE_TYPE NONE
#define JTAG_TO_FPGA_BRIDGE_HEX7_HEX4_FREQ 50000000
#define JTAG_TO_FPGA_BRIDGE_HEX7_HEX4_HAS_IN 0
#define JTAG_TO_FPGA_BRIDGE_HEX7_HEX4_HAS_OUT 1
#define JTAG_TO_FPGA_BRIDGE_HEX7_HEX4_HAS_TRI 0
#define JTAG_TO_FPGA_BRIDGE_HEX7_HEX4_IRQ_TYPE NONE
#define JTAG_TO_FPGA_BRIDGE_HEX7_HEX4_RESET_VALUE 0

/*
 * Macros for device 'Slider_Switches', class 'altera_avalon_pio'
 * Path to the device is from the master group 'JTAG_to_FPGA_Bridge'.
 * The macros are prefixed with 'JTAG_TO_FPGA_BRIDGE_SLIDER_SWITCHES_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define JTAG_TO_FPGA_BRIDGE_SLIDER_SWITCHES_COMPONENT_TYPE altera_avalon_pio
#define JTAG_TO_FPGA_BRIDGE_SLIDER_SWITCHES_COMPONENT_NAME Slider_Switches
#define JTAG_TO_FPGA_BRIDGE_SLIDER_SWITCHES_BASE 0xff200040
#define JTAG_TO_FPGA_BRIDGE_SLIDER_SWITCHES_SPAN 16
#define JTAG_TO_FPGA_BRIDGE_SLIDER_SWITCHES_END 0xff20004f
#define JTAG_TO_FPGA_BRIDGE_SLIDER_SWITCHES_BIT_CLEARING_EDGE_REGISTER 0
#define JTAG_TO_FPGA_BRIDGE_SLIDER_SWITCHES_BIT_MODIFYING_OUTPUT_REGISTER 0
#define JTAG_TO_FPGA_BRIDGE_SLIDER_SWITCHES_CAPTURE 0
#define JTAG_TO_FPGA_BRIDGE_SLIDER_SWITCHES_DATA_WIDTH 18
#define JTAG_TO_FPGA_BRIDGE_SLIDER_SWITCHES_DO_TEST_BENCH_WIRING 1
#define JTAG_TO_FPGA_BRIDGE_SLIDER_SWITCHES_DRIVEN_SIM_VALUE 0
#define JTAG_TO_FPGA_BRIDGE_SLIDER_SWITCHES_EDGE_TYPE NONE
#define JTAG_TO_FPGA_BRIDGE_SLIDER_SWITCHES_FREQ 50000000
#define JTAG_TO_FPGA_BRIDGE_SLIDER_SWITCHES_HAS_IN 1
#define JTAG_TO_FPGA_BRIDGE_SLIDER_SWITCHES_HAS_OUT 0
#define JTAG_TO_FPGA_BRIDGE_SLIDER_SWITCHES_HAS_TRI 0
#define JTAG_TO_FPGA_BRIDGE_SLIDER_SWITCHES_IRQ_TYPE NONE
#define JTAG_TO_FPGA_BRIDGE_SLIDER_SWITCHES_RESET_VALUE 0

/*
 * Macros for device 'Pushbuttons', class 'altera_avalon_pio'
 * Path to the device is from the master group 'JTAG_to_FPGA_Bridge'.
 * The macros are prefixed with 'JTAG_TO_FPGA_BRIDGE_PUSHBUTTONS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define JTAG_TO_FPGA_BRIDGE_PUSHBUTTONS_COMPONENT_TYPE altera_avalon_pio
#define JTAG_TO_FPGA_BRIDGE_PUSHBUTTONS_COMPONENT_NAME Pushbuttons
#define JTAG_TO_FPGA_BRIDGE_PUSHBUTTONS_BASE 0xff200050
#define JTAG_TO_FPGA_BRIDGE_PUSHBUTTONS_SPAN 16
#define JTAG_TO_FPGA_BRIDGE_PUSHBUTTONS_END 0xff20005f
#define JTAG_TO_FPGA_BRIDGE_PUSHBUTTONS_BIT_CLEARING_EDGE_REGISTER 1
#define JTAG_TO_FPGA_BRIDGE_PUSHBUTTONS_BIT_MODIFYING_OUTPUT_REGISTER 0
#define JTAG_TO_FPGA_BRIDGE_PUSHBUTTONS_CAPTURE 1
#define JTAG_TO_FPGA_BRIDGE_PUSHBUTTONS_DATA_WIDTH 4
#define JTAG_TO_FPGA_BRIDGE_PUSHBUTTONS_DO_TEST_BENCH_WIRING 1
#define JTAG_TO_FPGA_BRIDGE_PUSHBUTTONS_DRIVEN_SIM_VALUE 0
#define JTAG_TO_FPGA_BRIDGE_PUSHBUTTONS_EDGE_TYPE FALLING
#define JTAG_TO_FPGA_BRIDGE_PUSHBUTTONS_FREQ 50000000
#define JTAG_TO_FPGA_BRIDGE_PUSHBUTTONS_HAS_IN 1
#define JTAG_TO_FPGA_BRIDGE_PUSHBUTTONS_HAS_OUT 0
#define JTAG_TO_FPGA_BRIDGE_PUSHBUTTONS_HAS_TRI 0
#define JTAG_TO_FPGA_BRIDGE_PUSHBUTTONS_IRQ_TYPE EDGE
#define JTAG_TO_FPGA_BRIDGE_PUSHBUTTONS_RESET_VALUE 0

/*
 * Macros for device 'Expansion_JP5', class 'altera_avalon_pio'
 * Path to the device is from the master group 'JTAG_to_FPGA_Bridge'.
 * The macros are prefixed with 'JTAG_TO_FPGA_BRIDGE_EXPANSION_JP5_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define JTAG_TO_FPGA_BRIDGE_EXPANSION_JP5_COMPONENT_TYPE altera_avalon_pio
#define JTAG_TO_FPGA_BRIDGE_EXPANSION_JP5_COMPONENT_NAME Expansion_JP5
#define JTAG_TO_FPGA_BRIDGE_EXPANSION_JP5_BASE 0xff200060
#define JTAG_TO_FPGA_BRIDGE_EXPANSION_JP5_SPAN 16
#define JTAG_TO_FPGA_BRIDGE_EXPANSION_JP5_END 0xff20006f
#define JTAG_TO_FPGA_BRIDGE_EXPANSION_JP5_BIT_CLEARING_EDGE_REGISTER 1
#define JTAG_TO_FPGA_BRIDGE_EXPANSION_JP5_BIT_MODIFYING_OUTPUT_REGISTER 0
#define JTAG_TO_FPGA_BRIDGE_EXPANSION_JP5_CAPTURE 1
#define JTAG_TO_FPGA_BRIDGE_EXPANSION_JP5_DATA_WIDTH 32
#define JTAG_TO_FPGA_BRIDGE_EXPANSION_JP5_DO_TEST_BENCH_WIRING 1
#define JTAG_TO_FPGA_BRIDGE_EXPANSION_JP5_DRIVEN_SIM_VALUE 0
#define JTAG_TO_FPGA_BRIDGE_EXPANSION_JP5_EDGE_TYPE FALLING
#define JTAG_TO_FPGA_BRIDGE_EXPANSION_JP5_FREQ 50000000
#define JTAG_TO_FPGA_BRIDGE_EXPANSION_JP5_HAS_IN 0
#define JTAG_TO_FPGA_BRIDGE_EXPANSION_JP5_HAS_OUT 0
#define JTAG_TO_FPGA_BRIDGE_EXPANSION_JP5_HAS_TRI 1
#define JTAG_TO_FPGA_BRIDGE_EXPANSION_JP5_IRQ_TYPE EDGE
#define JTAG_TO_FPGA_BRIDGE_EXPANSION_JP5_RESET_VALUE 0

/*
 * Macros for device 'PS2_Port', class 'altera_up_avalon_ps2'
 * Path to the device is from the master group 'JTAG_to_FPGA_Bridge'.
 * The macros are prefixed with 'JTAG_TO_FPGA_BRIDGE_PS2_PORT_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define JTAG_TO_FPGA_BRIDGE_PS2_PORT_COMPONENT_TYPE altera_up_avalon_ps2
#define JTAG_TO_FPGA_BRIDGE_PS2_PORT_COMPONENT_NAME PS2_Port
#define JTAG_TO_FPGA_BRIDGE_PS2_PORT_BASE 0xff200100
#define JTAG_TO_FPGA_BRIDGE_PS2_PORT_SPAN 8
#define JTAG_TO_FPGA_BRIDGE_PS2_PORT_END 0xff200107

/*
 * Macros for device 'PS2_Port_Dual', class 'altera_up_avalon_ps2'
 * Path to the device is from the master group 'JTAG_to_FPGA_Bridge'.
 * The macros are prefixed with 'JTAG_TO_FPGA_BRIDGE_PS2_PORT_DUAL_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define JTAG_TO_FPGA_BRIDGE_PS2_PORT_DUAL_COMPONENT_TYPE altera_up_avalon_ps2
#define JTAG_TO_FPGA_BRIDGE_PS2_PORT_DUAL_COMPONENT_NAME PS2_Port_Dual
#define JTAG_TO_FPGA_BRIDGE_PS2_PORT_DUAL_BASE 0xff200108
#define JTAG_TO_FPGA_BRIDGE_PS2_PORT_DUAL_SPAN 8
#define JTAG_TO_FPGA_BRIDGE_PS2_PORT_DUAL_END 0xff20010f

/*
 * Macros for device 'USB', class 'altera_up_avalon_usb'
 * Path to the device is from the master group 'JTAG_to_FPGA_Bridge'.
 * The macros are prefixed with 'JTAG_TO_FPGA_BRIDGE_USB_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define JTAG_TO_FPGA_BRIDGE_USB_COMPONENT_TYPE altera_up_avalon_usb
#define JTAG_TO_FPGA_BRIDGE_USB_COMPONENT_NAME USB
#define JTAG_TO_FPGA_BRIDGE_USB_BASE 0xff200110
#define JTAG_TO_FPGA_BRIDGE_USB_SPAN 16
#define JTAG_TO_FPGA_BRIDGE_USB_END 0xff20011f

/*
 * Macros for device 'JTAG_UART', class 'altera_avalon_jtag_uart'
 * Path to the device is from the master group 'JTAG_to_FPGA_Bridge'.
 * The macros are prefixed with 'JTAG_TO_FPGA_BRIDGE_JTAG_UART_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define JTAG_TO_FPGA_BRIDGE_JTAG_UART_COMPONENT_TYPE altera_avalon_jtag_uart
#define JTAG_TO_FPGA_BRIDGE_JTAG_UART_COMPONENT_NAME JTAG_UART
#define JTAG_TO_FPGA_BRIDGE_JTAG_UART_BASE 0xff201000
#define JTAG_TO_FPGA_BRIDGE_JTAG_UART_SPAN 8
#define JTAG_TO_FPGA_BRIDGE_JTAG_UART_END 0xff201007
#define JTAG_TO_FPGA_BRIDGE_JTAG_UART_READ_DEPTH 64
#define JTAG_TO_FPGA_BRIDGE_JTAG_UART_READ_THRESHOLD 8
#define JTAG_TO_FPGA_BRIDGE_JTAG_UART_WRITE_DEPTH 64
#define JTAG_TO_FPGA_BRIDGE_JTAG_UART_WRITE_THRESHOLD 8

/*
 * Macros for device 'Serial_Port', class 'altera_up_avalon_rs232'
 * Path to the device is from the master group 'JTAG_to_FPGA_Bridge'.
 * The macros are prefixed with 'JTAG_TO_FPGA_BRIDGE_SERIAL_PORT_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define JTAG_TO_FPGA_BRIDGE_SERIAL_PORT_COMPONENT_TYPE altera_up_avalon_rs232
#define JTAG_TO_FPGA_BRIDGE_SERIAL_PORT_COMPONENT_NAME Serial_Port
#define JTAG_TO_FPGA_BRIDGE_SERIAL_PORT_BASE 0xff201010
#define JTAG_TO_FPGA_BRIDGE_SERIAL_PORT_SPAN 8
#define JTAG_TO_FPGA_BRIDGE_SERIAL_PORT_END 0xff201017

/*
 * Macros for device 'IrDA', class 'altera_up_avalon_irda'
 * Path to the device is from the master group 'JTAG_to_FPGA_Bridge'.
 * The macros are prefixed with 'JTAG_TO_FPGA_BRIDGE_IRDA_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define JTAG_TO_FPGA_BRIDGE_IRDA_COMPONENT_TYPE altera_up_avalon_irda
#define JTAG_TO_FPGA_BRIDGE_IRDA_COMPONENT_NAME IrDA
#define JTAG_TO_FPGA_BRIDGE_IRDA_BASE 0xff201020
#define JTAG_TO_FPGA_BRIDGE_IRDA_SPAN 8
#define JTAG_TO_FPGA_BRIDGE_IRDA_END 0xff201027

/*
 * Macros for device 'Interval_Timer', class 'altera_avalon_timer'
 * Path to the device is from the master group 'JTAG_to_FPGA_Bridge'.
 * The macros are prefixed with 'JTAG_TO_FPGA_BRIDGE_INTERVAL_TIMER_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define JTAG_TO_FPGA_BRIDGE_INTERVAL_TIMER_COMPONENT_TYPE altera_avalon_timer
#define JTAG_TO_FPGA_BRIDGE_INTERVAL_TIMER_COMPONENT_NAME Interval_Timer
#define JTAG_TO_FPGA_BRIDGE_INTERVAL_TIMER_BASE 0xff202000
#define JTAG_TO_FPGA_BRIDGE_INTERVAL_TIMER_SPAN 32
#define JTAG_TO_FPGA_BRIDGE_INTERVAL_TIMER_END 0xff20201f
#define JTAG_TO_FPGA_BRIDGE_INTERVAL_TIMER_ALWAYS_RUN 0
#define JTAG_TO_FPGA_BRIDGE_INTERVAL_TIMER_COUNTER_SIZE 32
#define JTAG_TO_FPGA_BRIDGE_INTERVAL_TIMER_FIXED_PERIOD 0
#define JTAG_TO_FPGA_BRIDGE_INTERVAL_TIMER_FREQ 50000000
#define JTAG_TO_FPGA_BRIDGE_INTERVAL_TIMER_LOAD_VALUE 6249999
#define JTAG_TO_FPGA_BRIDGE_INTERVAL_TIMER_MULT 0.001
#define JTAG_TO_FPGA_BRIDGE_INTERVAL_TIMER_PERIOD 125.0
#define JTAG_TO_FPGA_BRIDGE_INTERVAL_TIMER_PERIOD_UNITS ms
#define JTAG_TO_FPGA_BRIDGE_INTERVAL_TIMER_RESET_OUTPUT 0
#define JTAG_TO_FPGA_BRIDGE_INTERVAL_TIMER_SNAPSHOT 1
#define JTAG_TO_FPGA_BRIDGE_INTERVAL_TIMER_TICKS_PER_SEC 8
#define JTAG_TO_FPGA_BRIDGE_INTERVAL_TIMER_TIMEOUT_PULSE_OUTPUT 0

/*
 * Macros for device 'Interval_Timer_2', class 'altera_avalon_timer'
 * Path to the device is from the master group 'JTAG_to_FPGA_Bridge'.
 * The macros are prefixed with 'JTAG_TO_FPGA_BRIDGE_INTERVAL_TIMER_2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define JTAG_TO_FPGA_BRIDGE_INTERVAL_TIMER_2_COMPONENT_TYPE altera_avalon_timer
#define JTAG_TO_FPGA_BRIDGE_INTERVAL_TIMER_2_COMPONENT_NAME Interval_Timer_2
#define JTAG_TO_FPGA_BRIDGE_INTERVAL_TIMER_2_BASE 0xff202020
#define JTAG_TO_FPGA_BRIDGE_INTERVAL_TIMER_2_SPAN 32
#define JTAG_TO_FPGA_BRIDGE_INTERVAL_TIMER_2_END 0xff20203f
#define JTAG_TO_FPGA_BRIDGE_INTERVAL_TIMER_2_ALWAYS_RUN 0
#define JTAG_TO_FPGA_BRIDGE_INTERVAL_TIMER_2_COUNTER_SIZE 32
#define JTAG_TO_FPGA_BRIDGE_INTERVAL_TIMER_2_FIXED_PERIOD 0
#define JTAG_TO_FPGA_BRIDGE_INTERVAL_TIMER_2_FREQ 50000000
#define JTAG_TO_FPGA_BRIDGE_INTERVAL_TIMER_2_LOAD_VALUE 6249999
#define JTAG_TO_FPGA_BRIDGE_INTERVAL_TIMER_2_MULT 0.001
#define JTAG_TO_FPGA_BRIDGE_INTERVAL_TIMER_2_PERIOD 125.0
#define JTAG_TO_FPGA_BRIDGE_INTERVAL_TIMER_2_PERIOD_UNITS ms
#define JTAG_TO_FPGA_BRIDGE_INTERVAL_TIMER_2_RESET_OUTPUT 0
#define JTAG_TO_FPGA_BRIDGE_INTERVAL_TIMER_2_SNAPSHOT 1
#define JTAG_TO_FPGA_BRIDGE_INTERVAL_TIMER_2_TICKS_PER_SEC 8
#define JTAG_TO_FPGA_BRIDGE_INTERVAL_TIMER_2_TIMEOUT_PULSE_OUTPUT 0

/*
 * Macros for device 'SysID', class 'altera_avalon_sysid_qsys'
 * Path to the device is from the master group 'JTAG_to_FPGA_Bridge'.
 * The macros are prefixed with 'JTAG_TO_FPGA_BRIDGE_SYSID_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define JTAG_TO_FPGA_BRIDGE_SYSID_COMPONENT_TYPE altera_avalon_sysid_qsys
#define JTAG_TO_FPGA_BRIDGE_SYSID_COMPONENT_NAME SysID
#define JTAG_TO_FPGA_BRIDGE_SYSID_BASE 0xff202040
#define JTAG_TO_FPGA_BRIDGE_SYSID_SPAN 8
#define JTAG_TO_FPGA_BRIDGE_SYSID_END 0xff202047
#define JTAG_TO_FPGA_BRIDGE_SYSID_ID 0
#define JTAG_TO_FPGA_BRIDGE_SYSID_TIMESTAMP 1636956790

/*
 * Macros for device 'AV_Config', class 'altera_up_avalon_audio_and_video_config'
 * Path to the device is from the master group 'JTAG_to_FPGA_Bridge'.
 * The macros are prefixed with 'JTAG_TO_FPGA_BRIDGE_AV_CONFIG_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define JTAG_TO_FPGA_BRIDGE_AV_CONFIG_COMPONENT_TYPE altera_up_avalon_audio_and_video_config
#define JTAG_TO_FPGA_BRIDGE_AV_CONFIG_COMPONENT_NAME AV_Config
#define JTAG_TO_FPGA_BRIDGE_AV_CONFIG_BASE 0xff203000
#define JTAG_TO_FPGA_BRIDGE_AV_CONFIG_SPAN 16
#define JTAG_TO_FPGA_BRIDGE_AV_CONFIG_END 0xff20300f

/*
 * Macros for device 'VGA_Subsystem_VGA_Pixel_DMA', class 'altera_up_avalon_video_dma_controller'
 * Path to the device is from the master group 'JTAG_to_FPGA_Bridge'.
 * The macros are prefixed with 'JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_VGA_PIXEL_DMA_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_VGA_PIXEL_DMA_COMPONENT_TYPE altera_up_avalon_video_dma_controller
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_VGA_PIXEL_DMA_COMPONENT_NAME VGA_Subsystem_VGA_Pixel_DMA
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_VGA_PIXEL_DMA_BASE 0xff203020
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_VGA_PIXEL_DMA_SPAN 16
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_VGA_PIXEL_DMA_END 0xff20302f

/*
 * Macros for device 'VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA', class 'altera_up_avalon_video_dma_controller'
 * Path to the device is from the master group 'JTAG_to_FPGA_Bridge'.
 * The macros are prefixed with 'JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_COMPONENT_TYPE altera_up_avalon_video_dma_controller
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_COMPONENT_NAME VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_BASE 0xff203030
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_SPAN 16
#define JTAG_TO_FPGA_BRIDGE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_END 0xff20303f

/*
 * Macros for device 'Audio_Subsystem_Audio', class 'altera_up_avalon_audio'
 * Path to the device is from the master group 'JTAG_to_FPGA_Bridge'.
 * The macros are prefixed with 'JTAG_TO_FPGA_BRIDGE_AUDIO_SUBSYSTEM_AUDIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define JTAG_TO_FPGA_BRIDGE_AUDIO_SUBSYSTEM_AUDIO_COMPONENT_TYPE altera_up_avalon_audio
#define JTAG_TO_FPGA_BRIDGE_AUDIO_SUBSYSTEM_AUDIO_COMPONENT_NAME Audio_Subsystem_Audio
#define JTAG_TO_FPGA_BRIDGE_AUDIO_SUBSYSTEM_AUDIO_BASE 0xff203040
#define JTAG_TO_FPGA_BRIDGE_AUDIO_SUBSYSTEM_AUDIO_SPAN 16
#define JTAG_TO_FPGA_BRIDGE_AUDIO_SUBSYSTEM_AUDIO_END 0xff20304f

/*
 * Macros for device 'Char_LCD_16x2', class 'altera_up_avalon_character_lcd'
 * Path to the device is from the master group 'JTAG_to_FPGA_Bridge'.
 * The macros are prefixed with 'JTAG_TO_FPGA_BRIDGE_CHAR_LCD_16X2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define JTAG_TO_FPGA_BRIDGE_CHAR_LCD_16X2_COMPONENT_TYPE altera_up_avalon_character_lcd
#define JTAG_TO_FPGA_BRIDGE_CHAR_LCD_16X2_COMPONENT_NAME Char_LCD_16x2
#define JTAG_TO_FPGA_BRIDGE_CHAR_LCD_16X2_BASE 0xff203050
#define JTAG_TO_FPGA_BRIDGE_CHAR_LCD_16X2_SPAN 2
#define JTAG_TO_FPGA_BRIDGE_CHAR_LCD_16X2_END 0xff203051

/*
 * Macros for device 'Video_In_Subsystem_Video_In_DMA', class 'altera_up_avalon_video_dma_controller'
 * Path to the device is from the master group 'JTAG_to_FPGA_Bridge'.
 * The macros are prefixed with 'JTAG_TO_FPGA_BRIDGE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define JTAG_TO_FPGA_BRIDGE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_COMPONENT_TYPE altera_up_avalon_video_dma_controller
#define JTAG_TO_FPGA_BRIDGE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_COMPONENT_NAME Video_In_Subsystem_Video_In_DMA
#define JTAG_TO_FPGA_BRIDGE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_BASE 0xff203060
#define JTAG_TO_FPGA_BRIDGE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SPAN 16
#define JTAG_TO_FPGA_BRIDGE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_END 0xff20306f

/*
 * Macros for device 'Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller', class 'altera_avalon_pio'
 * Path to the device is from the master group 'JTAG_to_FPGA_Bridge'.
 * The macros are prefixed with 'JTAG_TO_FPGA_BRIDGE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define JTAG_TO_FPGA_BRIDGE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_COMPONENT_TYPE altera_avalon_pio
#define JTAG_TO_FPGA_BRIDGE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_COMPONENT_NAME Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller
#define JTAG_TO_FPGA_BRIDGE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_BASE 0xff203070
#define JTAG_TO_FPGA_BRIDGE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_SPAN 16
#define JTAG_TO_FPGA_BRIDGE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_END 0xff20307f
#define JTAG_TO_FPGA_BRIDGE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_BIT_CLEARING_EDGE_REGISTER 0
#define JTAG_TO_FPGA_BRIDGE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_BIT_MODIFYING_OUTPUT_REGISTER 0
#define JTAG_TO_FPGA_BRIDGE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_CAPTURE 0
#define JTAG_TO_FPGA_BRIDGE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_DATA_WIDTH 1
#define JTAG_TO_FPGA_BRIDGE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_DO_TEST_BENCH_WIRING 0
#define JTAG_TO_FPGA_BRIDGE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_DRIVEN_SIM_VALUE 0
#define JTAG_TO_FPGA_BRIDGE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_EDGE_TYPE NONE
#define JTAG_TO_FPGA_BRIDGE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_FREQ 50000000
#define JTAG_TO_FPGA_BRIDGE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_HAS_IN 0
#define JTAG_TO_FPGA_BRIDGE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_HAS_OUT 1
#define JTAG_TO_FPGA_BRIDGE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_HAS_TRI 0
#define JTAG_TO_FPGA_BRIDGE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_IRQ_TYPE NONE
#define JTAG_TO_FPGA_BRIDGE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_RESET_VALUE 0

/*
 * Macros for module 'Nios2', class 'altera_nios2_gen2'.
 * The macros are prefixed with 'NIOS2_'.
 * The prefix comes from the module name.
 */
#define NIOS2_COMPONENT_TYPE altera_nios2_gen2
#define NIOS2_COMPONENT_NAME Nios2
#define NIOS2_BIG_ENDIAN 0
#define NIOS2_BREAK_ADDR 0xa000020
#define NIOS2_CPU_ARCH_NIOS2_R1 
#define NIOS2_CPU_FREQ 50000000
#define NIOS2_CPU_ID_SIZE 1
#define NIOS2_CPU_ID_VALUE 0x00000000
#define NIOS2_CPU_IMPLEMENTATION "fast"
#define NIOS2_DATA_ADDR_WIDTH 32
#define NIOS2_DCACHE_LINE_SIZE 0
#define NIOS2_DCACHE_LINE_SIZE_LOG2 0
#define NIOS2_DCACHE_SIZE 0
#define NIOS2_EXCEPTION_ADDR 0x20
#define NIOS2_FLASH_ACCELERATOR_LINES 0
#define NIOS2_FLASH_ACCELERATOR_LINE_SIZE 0
#define NIOS2_FLUSHDA_SUPPORTED 
#define NIOS2_HARDWARE_DIVIDE_PRESENT 1
#define NIOS2_HARDWARE_MULTIPLY_PRESENT 1
#define NIOS2_HARDWARE_MULX_PRESENT 1
#define NIOS2_HAS_DEBUG_CORE 1
#define NIOS2_HAS_DEBUG_STUB 
#define NIOS2_HAS_DIVISION_ERROR_EXCEPTION 
#define NIOS2_HAS_EXTRA_EXCEPTION_INFO 
#define NIOS2_HAS_ILLEGAL_INSTRUCTION_EXCEPTION 
#define NIOS2_HAS_JMPI_INSTRUCTION 
#define NIOS2_ICACHE_LINE_SIZE 32
#define NIOS2_ICACHE_LINE_SIZE_LOG2 5
#define NIOS2_ICACHE_SIZE 4096
#define NIOS2_INST_ADDR_WIDTH 28
#define NIOS2_NUM_OF_SHADOW_REG_SETS 0
#define NIOS2_OCI_VERSION 1
#define NIOS2_RESET_ADDR 0x0

/*
 * Macros for device 'SDRAM', class 'altera_avalon_new_sdram_controller'
 * Path to the device is from the master group 'Nios2'.
 * The macros are prefixed with 'NIOS2_SDRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_SDRAM_COMPONENT_TYPE altera_avalon_new_sdram_controller
#define NIOS2_SDRAM_COMPONENT_NAME SDRAM
#define NIOS2_SDRAM_BASE 0x0
#define NIOS2_SDRAM_SPAN 134217728
#define NIOS2_SDRAM_END 0x7ffffff
#define NIOS2_SDRAM_CAS_LATENCY 3
#define NIOS2_SDRAM_CONTENTS_INFO 
#define NIOS2_SDRAM_INIT_NOP_DELAY 0.0
#define NIOS2_SDRAM_INIT_REFRESH_COMMANDS 2
#define NIOS2_SDRAM_IS_INITIALIZED 1
#define NIOS2_SDRAM_POWERUP_DELAY 100.0
#define NIOS2_SDRAM_REFRESH_PERIOD 15.625
#define NIOS2_SDRAM_REGISTER_DATA_IN 1
#define NIOS2_SDRAM_SDRAM_ADDR_WIDTH 25
#define NIOS2_SDRAM_SDRAM_BANK_WIDTH 2
#define NIOS2_SDRAM_SDRAM_COL_WIDTH 10
#define NIOS2_SDRAM_SDRAM_DATA_WIDTH 32
#define NIOS2_SDRAM_SDRAM_NUM_BANKS 4
#define NIOS2_SDRAM_SDRAM_NUM_CHIPSELECTS 1
#define NIOS2_SDRAM_SDRAM_ROW_WIDTH 13
#define NIOS2_SDRAM_SHARED_DATA 0
#define NIOS2_SDRAM_SIM_MODEL_BASE 1
#define NIOS2_SDRAM_STARVATION_INDICATOR 0
#define NIOS2_SDRAM_TRISTATE_BRIDGE_SLAVE ""
#define NIOS2_SDRAM_T_AC 5.5
#define NIOS2_SDRAM_T_MRD 3
#define NIOS2_SDRAM_T_RCD 20.0
#define NIOS2_SDRAM_T_RFC 70.0
#define NIOS2_SDRAM_T_RP 20.0
#define NIOS2_SDRAM_T_WR 14.0
#define NIOS2_SDRAM_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define NIOS2_SDRAM_MEMORY_INFO_GENERATE_DAT_SYM 1
#define NIOS2_SDRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 32

/*
 * Macros for device 'SRAM', class 'altera_up_avalon_sram'
 * Path to the device is from the master group 'Nios2'.
 * The macros are prefixed with 'NIOS2_SRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_SRAM_COMPONENT_TYPE altera_up_avalon_sram
#define NIOS2_SRAM_COMPONENT_NAME SRAM
#define NIOS2_SRAM_BASE 0x8000000
#define NIOS2_SRAM_SPAN 2097152
#define NIOS2_SRAM_END 0x81fffff

/*
 * Macros for device 'VGA_Subsystem_VGA_Pixel_RGB_Resampler', class 'altera_up_avalon_video_rgb_resampler'
 * Path to the device is from the master group 'Nios2'.
 * The macros are prefixed with 'NIOS2_VGA_SUBSYSTEM_VGA_PIXEL_RGB_RESAMPLER_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_VGA_SUBSYSTEM_VGA_PIXEL_RGB_RESAMPLER_COMPONENT_TYPE altera_up_avalon_video_rgb_resampler
#define NIOS2_VGA_SUBSYSTEM_VGA_PIXEL_RGB_RESAMPLER_COMPONENT_NAME VGA_Subsystem_VGA_Pixel_RGB_Resampler
#define NIOS2_VGA_SUBSYSTEM_VGA_PIXEL_RGB_RESAMPLER_BASE 0x8200000
#define NIOS2_VGA_SUBSYSTEM_VGA_PIXEL_RGB_RESAMPLER_SPAN 4
#define NIOS2_VGA_SUBSYSTEM_VGA_PIXEL_RGB_RESAMPLER_END 0x8200003

/*
 * Macros for device 'VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM', class 'altera_avalon_onchip_memory2'
 * Path to the device is from the master group 'Nios2'.
 * The macros are prefixed with 'NIOS2_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_COMPONENT_TYPE altera_avalon_onchip_memory2
#define NIOS2_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_COMPONENT_NAME VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM
#define NIOS2_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_BASE 0x9000000
#define NIOS2_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_SPAN 8192
#define NIOS2_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_END 0x9001fff
#define NIOS2_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define NIOS2_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define NIOS2_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_CONTENTS_INFO ""
#define NIOS2_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_DUAL_PORT 1
#define NIOS2_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_GUI_RAM_BLOCK_TYPE AUTO
#define NIOS2_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_INIT_CONTENTS_FILE Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM
#define NIOS2_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_INIT_MEM_CONTENT 1
#define NIOS2_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_INSTANCE_ID NONE
#define NIOS2_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_NON_DEFAULT_INIT_FILE_ENABLED 0
#define NIOS2_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_RAM_BLOCK_TYPE AUTO
#define NIOS2_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_READ_DURING_WRITE_MODE DONT_CARE
#define NIOS2_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_SINGLE_CLOCK_OP 1
#define NIOS2_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_SIZE_MULTIPLE 1
#define NIOS2_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_SIZE_VALUE 8192
#define NIOS2_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_WRITABLE 1
#define NIOS2_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define NIOS2_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_MEMORY_INFO_GENERATE_DAT_SYM 1
#define NIOS2_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_MEMORY_INFO_GENERATE_HEX 1
#define NIOS2_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_MEMORY_INFO_HAS_BYTE_LANE 0
#define NIOS2_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_MEMORY_INFO_HEX_INSTALL_DIR QPF_DIR
#define NIOS2_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 32
#define NIOS2_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_MEMORY_INFO_MEM_INIT_FILENAME Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM

/*
 * Macros for device 'SD_Card', class 'Altera_UP_SD_Card_Avalon_Interface'
 * Path to the device is from the master group 'Nios2'.
 * The macros are prefixed with 'NIOS2_SD_CARD_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_SD_CARD_COMPONENT_TYPE Altera_UP_SD_Card_Avalon_Interface
#define NIOS2_SD_CARD_COMPONENT_NAME SD_Card
#define NIOS2_SD_CARD_BASE 0xb000000
#define NIOS2_SD_CARD_SPAN 1024
#define NIOS2_SD_CARD_END 0xb0003ff

/*
 * Macros for device 'Flash_flash_erase_control', class 'Altera_UP_Flash_Memory_IP_Core_Avalon_Interface'
 * Path to the device is from the master group 'Nios2'.
 * The macros are prefixed with 'NIOS2_FLASH_FLASH_ERASE_CONTROL_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_FLASH_FLASH_ERASE_CONTROL_COMPONENT_TYPE Altera_UP_Flash_Memory_IP_Core_Avalon_Interface
#define NIOS2_FLASH_FLASH_ERASE_CONTROL_COMPONENT_NAME Flash
#define NIOS2_FLASH_FLASH_ERASE_CONTROL_BASE 0xbff0000
#define NIOS2_FLASH_FLASH_ERASE_CONTROL_SPAN 4
#define NIOS2_FLASH_FLASH_ERASE_CONTROL_END 0xbff0003

/*
 * Macros for device 'Flash_flash_data', class 'Altera_UP_Flash_Memory_IP_Core_Avalon_Interface'
 * Path to the device is from the master group 'Nios2'.
 * The macros are prefixed with 'NIOS2_FLASH_FLASH_DATA_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_FLASH_FLASH_DATA_COMPONENT_TYPE Altera_UP_Flash_Memory_IP_Core_Avalon_Interface
#define NIOS2_FLASH_FLASH_DATA_COMPONENT_NAME Flash
#define NIOS2_FLASH_FLASH_DATA_BASE 0xc000000
#define NIOS2_FLASH_FLASH_DATA_SPAN 8388608
#define NIOS2_FLASH_FLASH_DATA_END 0xc7fffff

/*
 * Macros for device 'Red_LEDs', class 'altera_avalon_pio'
 * Path to the device is from the master group 'Nios2'.
 * The macros are prefixed with 'NIOS2_RED_LEDS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_RED_LEDS_COMPONENT_TYPE altera_avalon_pio
#define NIOS2_RED_LEDS_COMPONENT_NAME Red_LEDs
#define NIOS2_RED_LEDS_BASE 0xff200000
#define NIOS2_RED_LEDS_SPAN 16
#define NIOS2_RED_LEDS_END 0xff20000f
#define NIOS2_RED_LEDS_BIT_CLEARING_EDGE_REGISTER 0
#define NIOS2_RED_LEDS_BIT_MODIFYING_OUTPUT_REGISTER 0
#define NIOS2_RED_LEDS_CAPTURE 0
#define NIOS2_RED_LEDS_DATA_WIDTH 18
#define NIOS2_RED_LEDS_DO_TEST_BENCH_WIRING 0
#define NIOS2_RED_LEDS_DRIVEN_SIM_VALUE 0
#define NIOS2_RED_LEDS_EDGE_TYPE NONE
#define NIOS2_RED_LEDS_FREQ 50000000
#define NIOS2_RED_LEDS_HAS_IN 0
#define NIOS2_RED_LEDS_HAS_OUT 1
#define NIOS2_RED_LEDS_HAS_TRI 0
#define NIOS2_RED_LEDS_IRQ_TYPE NONE
#define NIOS2_RED_LEDS_RESET_VALUE 0

/*
 * Macros for device 'Green_LEDs', class 'altera_avalon_pio'
 * Path to the device is from the master group 'Nios2'.
 * The macros are prefixed with 'NIOS2_GREEN_LEDS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_GREEN_LEDS_COMPONENT_TYPE altera_avalon_pio
#define NIOS2_GREEN_LEDS_COMPONENT_NAME Green_LEDs
#define NIOS2_GREEN_LEDS_BASE 0xff200010
#define NIOS2_GREEN_LEDS_SPAN 16
#define NIOS2_GREEN_LEDS_END 0xff20001f
#define NIOS2_GREEN_LEDS_BIT_CLEARING_EDGE_REGISTER 0
#define NIOS2_GREEN_LEDS_BIT_MODIFYING_OUTPUT_REGISTER 0
#define NIOS2_GREEN_LEDS_CAPTURE 0
#define NIOS2_GREEN_LEDS_DATA_WIDTH 9
#define NIOS2_GREEN_LEDS_DO_TEST_BENCH_WIRING 0
#define NIOS2_GREEN_LEDS_DRIVEN_SIM_VALUE 0
#define NIOS2_GREEN_LEDS_EDGE_TYPE NONE
#define NIOS2_GREEN_LEDS_FREQ 50000000
#define NIOS2_GREEN_LEDS_HAS_IN 0
#define NIOS2_GREEN_LEDS_HAS_OUT 1
#define NIOS2_GREEN_LEDS_HAS_TRI 0
#define NIOS2_GREEN_LEDS_IRQ_TYPE NONE
#define NIOS2_GREEN_LEDS_RESET_VALUE 0

/*
 * Macros for device 'HEX3_HEX0', class 'altera_avalon_pio'
 * Path to the device is from the master group 'Nios2'.
 * The macros are prefixed with 'NIOS2_HEX3_HEX0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_HEX3_HEX0_COMPONENT_TYPE altera_avalon_pio
#define NIOS2_HEX3_HEX0_COMPONENT_NAME HEX3_HEX0
#define NIOS2_HEX3_HEX0_BASE 0xff200020
#define NIOS2_HEX3_HEX0_SPAN 16
#define NIOS2_HEX3_HEX0_END 0xff20002f
#define NIOS2_HEX3_HEX0_BIT_CLEARING_EDGE_REGISTER 0
#define NIOS2_HEX3_HEX0_BIT_MODIFYING_OUTPUT_REGISTER 0
#define NIOS2_HEX3_HEX0_CAPTURE 0
#define NIOS2_HEX3_HEX0_DATA_WIDTH 32
#define NIOS2_HEX3_HEX0_DO_TEST_BENCH_WIRING 0
#define NIOS2_HEX3_HEX0_DRIVEN_SIM_VALUE 0
#define NIOS2_HEX3_HEX0_EDGE_TYPE NONE
#define NIOS2_HEX3_HEX0_FREQ 50000000
#define NIOS2_HEX3_HEX0_HAS_IN 0
#define NIOS2_HEX3_HEX0_HAS_OUT 1
#define NIOS2_HEX3_HEX0_HAS_TRI 0
#define NIOS2_HEX3_HEX0_IRQ_TYPE NONE
#define NIOS2_HEX3_HEX0_RESET_VALUE 0

/*
 * Macros for device 'HEX7_HEX4', class 'altera_avalon_pio'
 * Path to the device is from the master group 'Nios2'.
 * The macros are prefixed with 'NIOS2_HEX7_HEX4_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_HEX7_HEX4_COMPONENT_TYPE altera_avalon_pio
#define NIOS2_HEX7_HEX4_COMPONENT_NAME HEX7_HEX4
#define NIOS2_HEX7_HEX4_BASE 0xff200030
#define NIOS2_HEX7_HEX4_SPAN 16
#define NIOS2_HEX7_HEX4_END 0xff20003f
#define NIOS2_HEX7_HEX4_BIT_CLEARING_EDGE_REGISTER 0
#define NIOS2_HEX7_HEX4_BIT_MODIFYING_OUTPUT_REGISTER 0
#define NIOS2_HEX7_HEX4_CAPTURE 0
#define NIOS2_HEX7_HEX4_DATA_WIDTH 32
#define NIOS2_HEX7_HEX4_DO_TEST_BENCH_WIRING 0
#define NIOS2_HEX7_HEX4_DRIVEN_SIM_VALUE 0
#define NIOS2_HEX7_HEX4_EDGE_TYPE NONE
#define NIOS2_HEX7_HEX4_FREQ 50000000
#define NIOS2_HEX7_HEX4_HAS_IN 0
#define NIOS2_HEX7_HEX4_HAS_OUT 1
#define NIOS2_HEX7_HEX4_HAS_TRI 0
#define NIOS2_HEX7_HEX4_IRQ_TYPE NONE
#define NIOS2_HEX7_HEX4_RESET_VALUE 0

/*
 * Macros for device 'Slider_Switches', class 'altera_avalon_pio'
 * Path to the device is from the master group 'Nios2'.
 * The macros are prefixed with 'NIOS2_SLIDER_SWITCHES_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_SLIDER_SWITCHES_COMPONENT_TYPE altera_avalon_pio
#define NIOS2_SLIDER_SWITCHES_COMPONENT_NAME Slider_Switches
#define NIOS2_SLIDER_SWITCHES_BASE 0xff200040
#define NIOS2_SLIDER_SWITCHES_SPAN 16
#define NIOS2_SLIDER_SWITCHES_END 0xff20004f
#define NIOS2_SLIDER_SWITCHES_BIT_CLEARING_EDGE_REGISTER 0
#define NIOS2_SLIDER_SWITCHES_BIT_MODIFYING_OUTPUT_REGISTER 0
#define NIOS2_SLIDER_SWITCHES_CAPTURE 0
#define NIOS2_SLIDER_SWITCHES_DATA_WIDTH 18
#define NIOS2_SLIDER_SWITCHES_DO_TEST_BENCH_WIRING 1
#define NIOS2_SLIDER_SWITCHES_DRIVEN_SIM_VALUE 0
#define NIOS2_SLIDER_SWITCHES_EDGE_TYPE NONE
#define NIOS2_SLIDER_SWITCHES_FREQ 50000000
#define NIOS2_SLIDER_SWITCHES_HAS_IN 1
#define NIOS2_SLIDER_SWITCHES_HAS_OUT 0
#define NIOS2_SLIDER_SWITCHES_HAS_TRI 0
#define NIOS2_SLIDER_SWITCHES_IRQ_TYPE NONE
#define NIOS2_SLIDER_SWITCHES_RESET_VALUE 0

/*
 * Macros for device 'Pushbuttons', class 'altera_avalon_pio'
 * Path to the device is from the master group 'Nios2'.
 * The macros are prefixed with 'NIOS2_PUSHBUTTONS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_PUSHBUTTONS_COMPONENT_TYPE altera_avalon_pio
#define NIOS2_PUSHBUTTONS_COMPONENT_NAME Pushbuttons
#define NIOS2_PUSHBUTTONS_BASE 0xff200050
#define NIOS2_PUSHBUTTONS_SPAN 16
#define NIOS2_PUSHBUTTONS_END 0xff20005f
#define NIOS2_PUSHBUTTONS_IRQ 1
#define NIOS2_PUSHBUTTONS_BIT_CLEARING_EDGE_REGISTER 1
#define NIOS2_PUSHBUTTONS_BIT_MODIFYING_OUTPUT_REGISTER 0
#define NIOS2_PUSHBUTTONS_CAPTURE 1
#define NIOS2_PUSHBUTTONS_DATA_WIDTH 4
#define NIOS2_PUSHBUTTONS_DO_TEST_BENCH_WIRING 1
#define NIOS2_PUSHBUTTONS_DRIVEN_SIM_VALUE 0
#define NIOS2_PUSHBUTTONS_EDGE_TYPE FALLING
#define NIOS2_PUSHBUTTONS_FREQ 50000000
#define NIOS2_PUSHBUTTONS_HAS_IN 1
#define NIOS2_PUSHBUTTONS_HAS_OUT 0
#define NIOS2_PUSHBUTTONS_HAS_TRI 0
#define NIOS2_PUSHBUTTONS_IRQ_TYPE EDGE
#define NIOS2_PUSHBUTTONS_RESET_VALUE 0

/*
 * Macros for device 'Expansion_JP5', class 'altera_avalon_pio'
 * Path to the device is from the master group 'Nios2'.
 * The macros are prefixed with 'NIOS2_EXPANSION_JP5_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_EXPANSION_JP5_COMPONENT_TYPE altera_avalon_pio
#define NIOS2_EXPANSION_JP5_COMPONENT_NAME Expansion_JP5
#define NIOS2_EXPANSION_JP5_BASE 0xff200060
#define NIOS2_EXPANSION_JP5_SPAN 16
#define NIOS2_EXPANSION_JP5_END 0xff20006f
#define NIOS2_EXPANSION_JP5_IRQ 11
#define NIOS2_EXPANSION_JP5_BIT_CLEARING_EDGE_REGISTER 1
#define NIOS2_EXPANSION_JP5_BIT_MODIFYING_OUTPUT_REGISTER 0
#define NIOS2_EXPANSION_JP5_CAPTURE 1
#define NIOS2_EXPANSION_JP5_DATA_WIDTH 32
#define NIOS2_EXPANSION_JP5_DO_TEST_BENCH_WIRING 1
#define NIOS2_EXPANSION_JP5_DRIVEN_SIM_VALUE 0
#define NIOS2_EXPANSION_JP5_EDGE_TYPE FALLING
#define NIOS2_EXPANSION_JP5_FREQ 50000000
#define NIOS2_EXPANSION_JP5_HAS_IN 0
#define NIOS2_EXPANSION_JP5_HAS_OUT 0
#define NIOS2_EXPANSION_JP5_HAS_TRI 1
#define NIOS2_EXPANSION_JP5_IRQ_TYPE EDGE
#define NIOS2_EXPANSION_JP5_RESET_VALUE 0

/*
 * Macros for device 'PS2_Port', class 'altera_up_avalon_ps2'
 * Path to the device is from the master group 'Nios2'.
 * The macros are prefixed with 'NIOS2_PS2_PORT_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_PS2_PORT_COMPONENT_TYPE altera_up_avalon_ps2
#define NIOS2_PS2_PORT_COMPONENT_NAME PS2_Port
#define NIOS2_PS2_PORT_BASE 0xff200100
#define NIOS2_PS2_PORT_SPAN 8
#define NIOS2_PS2_PORT_END 0xff200107
#define NIOS2_PS2_PORT_IRQ 7

/*
 * Macros for device 'PS2_Port_Dual', class 'altera_up_avalon_ps2'
 * Path to the device is from the master group 'Nios2'.
 * The macros are prefixed with 'NIOS2_PS2_PORT_DUAL_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_PS2_PORT_DUAL_COMPONENT_TYPE altera_up_avalon_ps2
#define NIOS2_PS2_PORT_DUAL_COMPONENT_NAME PS2_Port_Dual
#define NIOS2_PS2_PORT_DUAL_BASE 0xff200108
#define NIOS2_PS2_PORT_DUAL_SPAN 8
#define NIOS2_PS2_PORT_DUAL_END 0xff20010f
#define NIOS2_PS2_PORT_DUAL_IRQ 23

/*
 * Macros for device 'USB', class 'altera_up_avalon_usb'
 * Path to the device is from the master group 'Nios2'.
 * The macros are prefixed with 'NIOS2_USB_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_USB_COMPONENT_TYPE altera_up_avalon_usb
#define NIOS2_USB_COMPONENT_NAME USB
#define NIOS2_USB_BASE 0xff200110
#define NIOS2_USB_SPAN 16
#define NIOS2_USB_END 0xff20011f
#define NIOS2_USB_IRQ 17

/*
 * Macros for device 'JTAG_UART', class 'altera_avalon_jtag_uart'
 * Path to the device is from the master group 'Nios2'.
 * The macros are prefixed with 'NIOS2_JTAG_UART_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_JTAG_UART_COMPONENT_TYPE altera_avalon_jtag_uart
#define NIOS2_JTAG_UART_COMPONENT_NAME JTAG_UART
#define NIOS2_JTAG_UART_BASE 0xff201000
#define NIOS2_JTAG_UART_SPAN 8
#define NIOS2_JTAG_UART_END 0xff201007
#define NIOS2_JTAG_UART_IRQ 8
#define NIOS2_JTAG_UART_READ_DEPTH 64
#define NIOS2_JTAG_UART_READ_THRESHOLD 8
#define NIOS2_JTAG_UART_WRITE_DEPTH 64
#define NIOS2_JTAG_UART_WRITE_THRESHOLD 8

/*
 * Macros for device 'Serial_Port', class 'altera_up_avalon_rs232'
 * Path to the device is from the master group 'Nios2'.
 * The macros are prefixed with 'NIOS2_SERIAL_PORT_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_SERIAL_PORT_COMPONENT_TYPE altera_up_avalon_rs232
#define NIOS2_SERIAL_PORT_COMPONENT_NAME Serial_Port
#define NIOS2_SERIAL_PORT_BASE 0xff201010
#define NIOS2_SERIAL_PORT_SPAN 8
#define NIOS2_SERIAL_PORT_END 0xff201017
#define NIOS2_SERIAL_PORT_IRQ 10

/*
 * Macros for device 'IrDA', class 'altera_up_avalon_irda'
 * Path to the device is from the master group 'Nios2'.
 * The macros are prefixed with 'NIOS2_IRDA_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_IRDA_COMPONENT_TYPE altera_up_avalon_irda
#define NIOS2_IRDA_COMPONENT_NAME IrDA
#define NIOS2_IRDA_BASE 0xff201020
#define NIOS2_IRDA_SPAN 8
#define NIOS2_IRDA_END 0xff201027
#define NIOS2_IRDA_IRQ 9

/*
 * Macros for device 'Interval_Timer', class 'altera_avalon_timer'
 * Path to the device is from the master group 'Nios2'.
 * The macros are prefixed with 'NIOS2_INTERVAL_TIMER_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_INTERVAL_TIMER_COMPONENT_TYPE altera_avalon_timer
#define NIOS2_INTERVAL_TIMER_COMPONENT_NAME Interval_Timer
#define NIOS2_INTERVAL_TIMER_BASE 0xff202000
#define NIOS2_INTERVAL_TIMER_SPAN 32
#define NIOS2_INTERVAL_TIMER_END 0xff20201f
#define NIOS2_INTERVAL_TIMER_IRQ 0
#define NIOS2_INTERVAL_TIMER_ALWAYS_RUN 0
#define NIOS2_INTERVAL_TIMER_COUNTER_SIZE 32
#define NIOS2_INTERVAL_TIMER_FIXED_PERIOD 0
#define NIOS2_INTERVAL_TIMER_FREQ 50000000
#define NIOS2_INTERVAL_TIMER_LOAD_VALUE 6249999
#define NIOS2_INTERVAL_TIMER_MULT 0.001
#define NIOS2_INTERVAL_TIMER_PERIOD 125.0
#define NIOS2_INTERVAL_TIMER_PERIOD_UNITS ms
#define NIOS2_INTERVAL_TIMER_RESET_OUTPUT 0
#define NIOS2_INTERVAL_TIMER_SNAPSHOT 1
#define NIOS2_INTERVAL_TIMER_TICKS_PER_SEC 8
#define NIOS2_INTERVAL_TIMER_TIMEOUT_PULSE_OUTPUT 0

/*
 * Macros for device 'Interval_Timer_2', class 'altera_avalon_timer'
 * Path to the device is from the master group 'Nios2'.
 * The macros are prefixed with 'NIOS2_INTERVAL_TIMER_2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_INTERVAL_TIMER_2_COMPONENT_TYPE altera_avalon_timer
#define NIOS2_INTERVAL_TIMER_2_COMPONENT_NAME Interval_Timer_2
#define NIOS2_INTERVAL_TIMER_2_BASE 0xff202020
#define NIOS2_INTERVAL_TIMER_2_SPAN 32
#define NIOS2_INTERVAL_TIMER_2_END 0xff20203f
#define NIOS2_INTERVAL_TIMER_2_IRQ 2
#define NIOS2_INTERVAL_TIMER_2_ALWAYS_RUN 0
#define NIOS2_INTERVAL_TIMER_2_COUNTER_SIZE 32
#define NIOS2_INTERVAL_TIMER_2_FIXED_PERIOD 0
#define NIOS2_INTERVAL_TIMER_2_FREQ 50000000
#define NIOS2_INTERVAL_TIMER_2_LOAD_VALUE 6249999
#define NIOS2_INTERVAL_TIMER_2_MULT 0.001
#define NIOS2_INTERVAL_TIMER_2_PERIOD 125.0
#define NIOS2_INTERVAL_TIMER_2_PERIOD_UNITS ms
#define NIOS2_INTERVAL_TIMER_2_RESET_OUTPUT 0
#define NIOS2_INTERVAL_TIMER_2_SNAPSHOT 1
#define NIOS2_INTERVAL_TIMER_2_TICKS_PER_SEC 8
#define NIOS2_INTERVAL_TIMER_2_TIMEOUT_PULSE_OUTPUT 0

/*
 * Macros for device 'SysID', class 'altera_avalon_sysid_qsys'
 * Path to the device is from the master group 'Nios2'.
 * The macros are prefixed with 'NIOS2_SYSID_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_SYSID_COMPONENT_TYPE altera_avalon_sysid_qsys
#define NIOS2_SYSID_COMPONENT_NAME SysID
#define NIOS2_SYSID_BASE 0xff202040
#define NIOS2_SYSID_SPAN 8
#define NIOS2_SYSID_END 0xff202047
#define NIOS2_SYSID_ID 0
#define NIOS2_SYSID_TIMESTAMP 1636956790

/*
 * Macros for device 'AV_Config', class 'altera_up_avalon_audio_and_video_config'
 * Path to the device is from the master group 'Nios2'.
 * The macros are prefixed with 'NIOS2_AV_CONFIG_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_AV_CONFIG_COMPONENT_TYPE altera_up_avalon_audio_and_video_config
#define NIOS2_AV_CONFIG_COMPONENT_NAME AV_Config
#define NIOS2_AV_CONFIG_BASE 0xff203000
#define NIOS2_AV_CONFIG_SPAN 16
#define NIOS2_AV_CONFIG_END 0xff20300f

/*
 * Macros for device 'VGA_Subsystem_VGA_Pixel_DMA', class 'altera_up_avalon_video_dma_controller'
 * Path to the device is from the master group 'Nios2'.
 * The macros are prefixed with 'NIOS2_VGA_SUBSYSTEM_VGA_PIXEL_DMA_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_VGA_SUBSYSTEM_VGA_PIXEL_DMA_COMPONENT_TYPE altera_up_avalon_video_dma_controller
#define NIOS2_VGA_SUBSYSTEM_VGA_PIXEL_DMA_COMPONENT_NAME VGA_Subsystem_VGA_Pixel_DMA
#define NIOS2_VGA_SUBSYSTEM_VGA_PIXEL_DMA_BASE 0xff203020
#define NIOS2_VGA_SUBSYSTEM_VGA_PIXEL_DMA_SPAN 16
#define NIOS2_VGA_SUBSYSTEM_VGA_PIXEL_DMA_END 0xff20302f

/*
 * Macros for device 'VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA', class 'altera_up_avalon_video_dma_controller'
 * Path to the device is from the master group 'Nios2'.
 * The macros are prefixed with 'NIOS2_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_COMPONENT_TYPE altera_up_avalon_video_dma_controller
#define NIOS2_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_COMPONENT_NAME VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA
#define NIOS2_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_BASE 0xff203030
#define NIOS2_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_SPAN 16
#define NIOS2_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_END 0xff20303f

/*
 * Macros for device 'Audio_Subsystem_Audio', class 'altera_up_avalon_audio'
 * Path to the device is from the master group 'Nios2'.
 * The macros are prefixed with 'NIOS2_AUDIO_SUBSYSTEM_AUDIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_AUDIO_SUBSYSTEM_AUDIO_COMPONENT_TYPE altera_up_avalon_audio
#define NIOS2_AUDIO_SUBSYSTEM_AUDIO_COMPONENT_NAME Audio_Subsystem_Audio
#define NIOS2_AUDIO_SUBSYSTEM_AUDIO_BASE 0xff203040
#define NIOS2_AUDIO_SUBSYSTEM_AUDIO_SPAN 16
#define NIOS2_AUDIO_SUBSYSTEM_AUDIO_END 0xff20304f
#define NIOS2_AUDIO_SUBSYSTEM_AUDIO_IRQ 6

/*
 * Macros for device 'Char_LCD_16x2', class 'altera_up_avalon_character_lcd'
 * Path to the device is from the master group 'Nios2'.
 * The macros are prefixed with 'NIOS2_CHAR_LCD_16X2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_CHAR_LCD_16X2_COMPONENT_TYPE altera_up_avalon_character_lcd
#define NIOS2_CHAR_LCD_16X2_COMPONENT_NAME Char_LCD_16x2
#define NIOS2_CHAR_LCD_16X2_BASE 0xff203050
#define NIOS2_CHAR_LCD_16X2_SPAN 2
#define NIOS2_CHAR_LCD_16X2_END 0xff203051

/*
 * Macros for device 'Video_In_Subsystem_Video_In_DMA', class 'altera_up_avalon_video_dma_controller'
 * Path to the device is from the master group 'Nios2'.
 * The macros are prefixed with 'NIOS2_VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_COMPONENT_TYPE altera_up_avalon_video_dma_controller
#define NIOS2_VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_COMPONENT_NAME Video_In_Subsystem_Video_In_DMA
#define NIOS2_VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_BASE 0xff203060
#define NIOS2_VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SPAN 16
#define NIOS2_VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_END 0xff20306f

/*
 * Macros for device 'Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller', class 'altera_avalon_pio'
 * Path to the device is from the master group 'Nios2'.
 * The macros are prefixed with 'NIOS2_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_COMPONENT_TYPE altera_avalon_pio
#define NIOS2_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_COMPONENT_NAME Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller
#define NIOS2_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_BASE 0xff203070
#define NIOS2_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_SPAN 16
#define NIOS2_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_END 0xff20307f
#define NIOS2_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_BIT_CLEARING_EDGE_REGISTER 0
#define NIOS2_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_BIT_MODIFYING_OUTPUT_REGISTER 0
#define NIOS2_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_CAPTURE 0
#define NIOS2_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_DATA_WIDTH 1
#define NIOS2_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_DO_TEST_BENCH_WIRING 0
#define NIOS2_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_DRIVEN_SIM_VALUE 0
#define NIOS2_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_EDGE_TYPE NONE
#define NIOS2_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_FREQ 50000000
#define NIOS2_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_HAS_IN 0
#define NIOS2_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_HAS_OUT 1
#define NIOS2_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_HAS_TRI 0
#define NIOS2_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_IRQ_TYPE NONE
#define NIOS2_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_RESET_VALUE 0

/*
 * Macros for module 'Nios2_2nd_Core', class 'altera_nios2_gen2'.
 * The macros are prefixed with 'NIOS2_2ND_CORE_'.
 * The prefix comes from the module name.
 */
#define NIOS2_2ND_CORE_COMPONENT_TYPE altera_nios2_gen2
#define NIOS2_2ND_CORE_COMPONENT_NAME Nios2_2nd_Core
#define NIOS2_2ND_CORE_BIG_ENDIAN 0
#define NIOS2_2ND_CORE_BREAK_ADDR 0xa000020
#define NIOS2_2ND_CORE_CPU_ARCH_NIOS2_R1 
#define NIOS2_2ND_CORE_CPU_FREQ 50000000
#define NIOS2_2ND_CORE_CPU_ID_SIZE 1
#define NIOS2_2ND_CORE_CPU_ID_VALUE 0x00000001
#define NIOS2_2ND_CORE_CPU_IMPLEMENTATION "fast"
#define NIOS2_2ND_CORE_DATA_ADDR_WIDTH 32
#define NIOS2_2ND_CORE_DCACHE_LINE_SIZE 0
#define NIOS2_2ND_CORE_DCACHE_LINE_SIZE_LOG2 0
#define NIOS2_2ND_CORE_DCACHE_SIZE 0
#define NIOS2_2ND_CORE_EXCEPTION_ADDR 0x4000020
#define NIOS2_2ND_CORE_FLASH_ACCELERATOR_LINES 0
#define NIOS2_2ND_CORE_FLASH_ACCELERATOR_LINE_SIZE 0
#define NIOS2_2ND_CORE_FLUSHDA_SUPPORTED 
#define NIOS2_2ND_CORE_HARDWARE_DIVIDE_PRESENT 1
#define NIOS2_2ND_CORE_HARDWARE_MULTIPLY_PRESENT 1
#define NIOS2_2ND_CORE_HARDWARE_MULX_PRESENT 1
#define NIOS2_2ND_CORE_HAS_DEBUG_CORE 1
#define NIOS2_2ND_CORE_HAS_DEBUG_STUB 
#define NIOS2_2ND_CORE_HAS_DIVISION_ERROR_EXCEPTION 
#define NIOS2_2ND_CORE_HAS_EXTRA_EXCEPTION_INFO 
#define NIOS2_2ND_CORE_HAS_ILLEGAL_INSTRUCTION_EXCEPTION 
#define NIOS2_2ND_CORE_HAS_JMPI_INSTRUCTION 
#define NIOS2_2ND_CORE_ICACHE_LINE_SIZE 32
#define NIOS2_2ND_CORE_ICACHE_LINE_SIZE_LOG2 5
#define NIOS2_2ND_CORE_ICACHE_SIZE 4096
#define NIOS2_2ND_CORE_INST_ADDR_WIDTH 28
#define NIOS2_2ND_CORE_NUM_OF_SHADOW_REG_SETS 0
#define NIOS2_2ND_CORE_OCI_VERSION 1
#define NIOS2_2ND_CORE_RESET_ADDR 0x4000000

/*
 * Macros for device 'SDRAM', class 'altera_avalon_new_sdram_controller'
 * Path to the device is from the master group 'Nios2_2nd_Core'.
 * The macros are prefixed with 'NIOS2_2ND_CORE_SDRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_2ND_CORE_SDRAM_COMPONENT_TYPE altera_avalon_new_sdram_controller
#define NIOS2_2ND_CORE_SDRAM_COMPONENT_NAME SDRAM
#define NIOS2_2ND_CORE_SDRAM_BASE 0x0
#define NIOS2_2ND_CORE_SDRAM_SPAN 134217728
#define NIOS2_2ND_CORE_SDRAM_END 0x7ffffff
#define NIOS2_2ND_CORE_SDRAM_CAS_LATENCY 3
#define NIOS2_2ND_CORE_SDRAM_CONTENTS_INFO 
#define NIOS2_2ND_CORE_SDRAM_INIT_NOP_DELAY 0.0
#define NIOS2_2ND_CORE_SDRAM_INIT_REFRESH_COMMANDS 2
#define NIOS2_2ND_CORE_SDRAM_IS_INITIALIZED 1
#define NIOS2_2ND_CORE_SDRAM_POWERUP_DELAY 100.0
#define NIOS2_2ND_CORE_SDRAM_REFRESH_PERIOD 15.625
#define NIOS2_2ND_CORE_SDRAM_REGISTER_DATA_IN 1
#define NIOS2_2ND_CORE_SDRAM_SDRAM_ADDR_WIDTH 25
#define NIOS2_2ND_CORE_SDRAM_SDRAM_BANK_WIDTH 2
#define NIOS2_2ND_CORE_SDRAM_SDRAM_COL_WIDTH 10
#define NIOS2_2ND_CORE_SDRAM_SDRAM_DATA_WIDTH 32
#define NIOS2_2ND_CORE_SDRAM_SDRAM_NUM_BANKS 4
#define NIOS2_2ND_CORE_SDRAM_SDRAM_NUM_CHIPSELECTS 1
#define NIOS2_2ND_CORE_SDRAM_SDRAM_ROW_WIDTH 13
#define NIOS2_2ND_CORE_SDRAM_SHARED_DATA 0
#define NIOS2_2ND_CORE_SDRAM_SIM_MODEL_BASE 1
#define NIOS2_2ND_CORE_SDRAM_STARVATION_INDICATOR 0
#define NIOS2_2ND_CORE_SDRAM_TRISTATE_BRIDGE_SLAVE ""
#define NIOS2_2ND_CORE_SDRAM_T_AC 5.5
#define NIOS2_2ND_CORE_SDRAM_T_MRD 3
#define NIOS2_2ND_CORE_SDRAM_T_RCD 20.0
#define NIOS2_2ND_CORE_SDRAM_T_RFC 70.0
#define NIOS2_2ND_CORE_SDRAM_T_RP 20.0
#define NIOS2_2ND_CORE_SDRAM_T_WR 14.0
#define NIOS2_2ND_CORE_SDRAM_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define NIOS2_2ND_CORE_SDRAM_MEMORY_INFO_GENERATE_DAT_SYM 1
#define NIOS2_2ND_CORE_SDRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 32

/*
 * Macros for device 'SRAM', class 'altera_up_avalon_sram'
 * Path to the device is from the master group 'Nios2_2nd_Core'.
 * The macros are prefixed with 'NIOS2_2ND_CORE_SRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_2ND_CORE_SRAM_COMPONENT_TYPE altera_up_avalon_sram
#define NIOS2_2ND_CORE_SRAM_COMPONENT_NAME SRAM
#define NIOS2_2ND_CORE_SRAM_BASE 0x8000000
#define NIOS2_2ND_CORE_SRAM_SPAN 2097152
#define NIOS2_2ND_CORE_SRAM_END 0x81fffff

/*
 * Macros for device 'VGA_Subsystem_VGA_Pixel_RGB_Resampler', class 'altera_up_avalon_video_rgb_resampler'
 * Path to the device is from the master group 'Nios2_2nd_Core'.
 * The macros are prefixed with 'NIOS2_2ND_CORE_VGA_SUBSYSTEM_VGA_PIXEL_RGB_RESAMPLER_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_VGA_PIXEL_RGB_RESAMPLER_COMPONENT_TYPE altera_up_avalon_video_rgb_resampler
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_VGA_PIXEL_RGB_RESAMPLER_COMPONENT_NAME VGA_Subsystem_VGA_Pixel_RGB_Resampler
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_VGA_PIXEL_RGB_RESAMPLER_BASE 0x8200000
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_VGA_PIXEL_RGB_RESAMPLER_SPAN 4
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_VGA_PIXEL_RGB_RESAMPLER_END 0x8200003

/*
 * Macros for device 'VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM', class 'altera_avalon_onchip_memory2'
 * Path to the device is from the master group 'Nios2_2nd_Core'.
 * The macros are prefixed with 'NIOS2_2ND_CORE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_COMPONENT_TYPE altera_avalon_onchip_memory2
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_COMPONENT_NAME VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_BASE 0x9000000
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_SPAN 8192
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_END 0x9001fff
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_CONTENTS_INFO ""
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_DUAL_PORT 1
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_GUI_RAM_BLOCK_TYPE AUTO
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_INIT_CONTENTS_FILE Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_INIT_MEM_CONTENT 1
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_INSTANCE_ID NONE
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_NON_DEFAULT_INIT_FILE_ENABLED 0
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_RAM_BLOCK_TYPE AUTO
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_READ_DURING_WRITE_MODE DONT_CARE
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_SINGLE_CLOCK_OP 1
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_SIZE_MULTIPLE 1
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_SIZE_VALUE 8192
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_WRITABLE 1
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_MEMORY_INFO_GENERATE_DAT_SYM 1
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_MEMORY_INFO_GENERATE_HEX 1
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_MEMORY_INFO_HAS_BYTE_LANE 0
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_MEMORY_INFO_HEX_INSTALL_DIR QPF_DIR
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 32
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_MEMORY_INFO_MEM_INIT_FILENAME Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM

/*
 * Macros for device 'SD_Card', class 'Altera_UP_SD_Card_Avalon_Interface'
 * Path to the device is from the master group 'Nios2_2nd_Core'.
 * The macros are prefixed with 'NIOS2_2ND_CORE_SD_CARD_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_2ND_CORE_SD_CARD_COMPONENT_TYPE Altera_UP_SD_Card_Avalon_Interface
#define NIOS2_2ND_CORE_SD_CARD_COMPONENT_NAME SD_Card
#define NIOS2_2ND_CORE_SD_CARD_BASE 0xb000000
#define NIOS2_2ND_CORE_SD_CARD_SPAN 1024
#define NIOS2_2ND_CORE_SD_CARD_END 0xb0003ff

/*
 * Macros for device 'Flash_flash_erase_control', class 'Altera_UP_Flash_Memory_IP_Core_Avalon_Interface'
 * Path to the device is from the master group 'Nios2_2nd_Core'.
 * The macros are prefixed with 'NIOS2_2ND_CORE_FLASH_FLASH_ERASE_CONTROL_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_2ND_CORE_FLASH_FLASH_ERASE_CONTROL_COMPONENT_TYPE Altera_UP_Flash_Memory_IP_Core_Avalon_Interface
#define NIOS2_2ND_CORE_FLASH_FLASH_ERASE_CONTROL_COMPONENT_NAME Flash
#define NIOS2_2ND_CORE_FLASH_FLASH_ERASE_CONTROL_BASE 0xbff0000
#define NIOS2_2ND_CORE_FLASH_FLASH_ERASE_CONTROL_SPAN 4
#define NIOS2_2ND_CORE_FLASH_FLASH_ERASE_CONTROL_END 0xbff0003

/*
 * Macros for device 'Flash_flash_data', class 'Altera_UP_Flash_Memory_IP_Core_Avalon_Interface'
 * Path to the device is from the master group 'Nios2_2nd_Core'.
 * The macros are prefixed with 'NIOS2_2ND_CORE_FLASH_FLASH_DATA_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_2ND_CORE_FLASH_FLASH_DATA_COMPONENT_TYPE Altera_UP_Flash_Memory_IP_Core_Avalon_Interface
#define NIOS2_2ND_CORE_FLASH_FLASH_DATA_COMPONENT_NAME Flash
#define NIOS2_2ND_CORE_FLASH_FLASH_DATA_BASE 0xc000000
#define NIOS2_2ND_CORE_FLASH_FLASH_DATA_SPAN 8388608
#define NIOS2_2ND_CORE_FLASH_FLASH_DATA_END 0xc7fffff

/*
 * Macros for device 'Red_LEDs', class 'altera_avalon_pio'
 * Path to the device is from the master group 'Nios2_2nd_Core'.
 * The macros are prefixed with 'NIOS2_2ND_CORE_RED_LEDS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_2ND_CORE_RED_LEDS_COMPONENT_TYPE altera_avalon_pio
#define NIOS2_2ND_CORE_RED_LEDS_COMPONENT_NAME Red_LEDs
#define NIOS2_2ND_CORE_RED_LEDS_BASE 0xff200000
#define NIOS2_2ND_CORE_RED_LEDS_SPAN 16
#define NIOS2_2ND_CORE_RED_LEDS_END 0xff20000f
#define NIOS2_2ND_CORE_RED_LEDS_BIT_CLEARING_EDGE_REGISTER 0
#define NIOS2_2ND_CORE_RED_LEDS_BIT_MODIFYING_OUTPUT_REGISTER 0
#define NIOS2_2ND_CORE_RED_LEDS_CAPTURE 0
#define NIOS2_2ND_CORE_RED_LEDS_DATA_WIDTH 18
#define NIOS2_2ND_CORE_RED_LEDS_DO_TEST_BENCH_WIRING 0
#define NIOS2_2ND_CORE_RED_LEDS_DRIVEN_SIM_VALUE 0
#define NIOS2_2ND_CORE_RED_LEDS_EDGE_TYPE NONE
#define NIOS2_2ND_CORE_RED_LEDS_FREQ 50000000
#define NIOS2_2ND_CORE_RED_LEDS_HAS_IN 0
#define NIOS2_2ND_CORE_RED_LEDS_HAS_OUT 1
#define NIOS2_2ND_CORE_RED_LEDS_HAS_TRI 0
#define NIOS2_2ND_CORE_RED_LEDS_IRQ_TYPE NONE
#define NIOS2_2ND_CORE_RED_LEDS_RESET_VALUE 0

/*
 * Macros for device 'Green_LEDs', class 'altera_avalon_pio'
 * Path to the device is from the master group 'Nios2_2nd_Core'.
 * The macros are prefixed with 'NIOS2_2ND_CORE_GREEN_LEDS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_2ND_CORE_GREEN_LEDS_COMPONENT_TYPE altera_avalon_pio
#define NIOS2_2ND_CORE_GREEN_LEDS_COMPONENT_NAME Green_LEDs
#define NIOS2_2ND_CORE_GREEN_LEDS_BASE 0xff200010
#define NIOS2_2ND_CORE_GREEN_LEDS_SPAN 16
#define NIOS2_2ND_CORE_GREEN_LEDS_END 0xff20001f
#define NIOS2_2ND_CORE_GREEN_LEDS_BIT_CLEARING_EDGE_REGISTER 0
#define NIOS2_2ND_CORE_GREEN_LEDS_BIT_MODIFYING_OUTPUT_REGISTER 0
#define NIOS2_2ND_CORE_GREEN_LEDS_CAPTURE 0
#define NIOS2_2ND_CORE_GREEN_LEDS_DATA_WIDTH 9
#define NIOS2_2ND_CORE_GREEN_LEDS_DO_TEST_BENCH_WIRING 0
#define NIOS2_2ND_CORE_GREEN_LEDS_DRIVEN_SIM_VALUE 0
#define NIOS2_2ND_CORE_GREEN_LEDS_EDGE_TYPE NONE
#define NIOS2_2ND_CORE_GREEN_LEDS_FREQ 50000000
#define NIOS2_2ND_CORE_GREEN_LEDS_HAS_IN 0
#define NIOS2_2ND_CORE_GREEN_LEDS_HAS_OUT 1
#define NIOS2_2ND_CORE_GREEN_LEDS_HAS_TRI 0
#define NIOS2_2ND_CORE_GREEN_LEDS_IRQ_TYPE NONE
#define NIOS2_2ND_CORE_GREEN_LEDS_RESET_VALUE 0

/*
 * Macros for device 'HEX3_HEX0', class 'altera_avalon_pio'
 * Path to the device is from the master group 'Nios2_2nd_Core'.
 * The macros are prefixed with 'NIOS2_2ND_CORE_HEX3_HEX0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_2ND_CORE_HEX3_HEX0_COMPONENT_TYPE altera_avalon_pio
#define NIOS2_2ND_CORE_HEX3_HEX0_COMPONENT_NAME HEX3_HEX0
#define NIOS2_2ND_CORE_HEX3_HEX0_BASE 0xff200020
#define NIOS2_2ND_CORE_HEX3_HEX0_SPAN 16
#define NIOS2_2ND_CORE_HEX3_HEX0_END 0xff20002f
#define NIOS2_2ND_CORE_HEX3_HEX0_BIT_CLEARING_EDGE_REGISTER 0
#define NIOS2_2ND_CORE_HEX3_HEX0_BIT_MODIFYING_OUTPUT_REGISTER 0
#define NIOS2_2ND_CORE_HEX3_HEX0_CAPTURE 0
#define NIOS2_2ND_CORE_HEX3_HEX0_DATA_WIDTH 32
#define NIOS2_2ND_CORE_HEX3_HEX0_DO_TEST_BENCH_WIRING 0
#define NIOS2_2ND_CORE_HEX3_HEX0_DRIVEN_SIM_VALUE 0
#define NIOS2_2ND_CORE_HEX3_HEX0_EDGE_TYPE NONE
#define NIOS2_2ND_CORE_HEX3_HEX0_FREQ 50000000
#define NIOS2_2ND_CORE_HEX3_HEX0_HAS_IN 0
#define NIOS2_2ND_CORE_HEX3_HEX0_HAS_OUT 1
#define NIOS2_2ND_CORE_HEX3_HEX0_HAS_TRI 0
#define NIOS2_2ND_CORE_HEX3_HEX0_IRQ_TYPE NONE
#define NIOS2_2ND_CORE_HEX3_HEX0_RESET_VALUE 0

/*
 * Macros for device 'HEX7_HEX4', class 'altera_avalon_pio'
 * Path to the device is from the master group 'Nios2_2nd_Core'.
 * The macros are prefixed with 'NIOS2_2ND_CORE_HEX7_HEX4_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_2ND_CORE_HEX7_HEX4_COMPONENT_TYPE altera_avalon_pio
#define NIOS2_2ND_CORE_HEX7_HEX4_COMPONENT_NAME HEX7_HEX4
#define NIOS2_2ND_CORE_HEX7_HEX4_BASE 0xff200030
#define NIOS2_2ND_CORE_HEX7_HEX4_SPAN 16
#define NIOS2_2ND_CORE_HEX7_HEX4_END 0xff20003f
#define NIOS2_2ND_CORE_HEX7_HEX4_BIT_CLEARING_EDGE_REGISTER 0
#define NIOS2_2ND_CORE_HEX7_HEX4_BIT_MODIFYING_OUTPUT_REGISTER 0
#define NIOS2_2ND_CORE_HEX7_HEX4_CAPTURE 0
#define NIOS2_2ND_CORE_HEX7_HEX4_DATA_WIDTH 32
#define NIOS2_2ND_CORE_HEX7_HEX4_DO_TEST_BENCH_WIRING 0
#define NIOS2_2ND_CORE_HEX7_HEX4_DRIVEN_SIM_VALUE 0
#define NIOS2_2ND_CORE_HEX7_HEX4_EDGE_TYPE NONE
#define NIOS2_2ND_CORE_HEX7_HEX4_FREQ 50000000
#define NIOS2_2ND_CORE_HEX7_HEX4_HAS_IN 0
#define NIOS2_2ND_CORE_HEX7_HEX4_HAS_OUT 1
#define NIOS2_2ND_CORE_HEX7_HEX4_HAS_TRI 0
#define NIOS2_2ND_CORE_HEX7_HEX4_IRQ_TYPE NONE
#define NIOS2_2ND_CORE_HEX7_HEX4_RESET_VALUE 0

/*
 * Macros for device 'Slider_Switches', class 'altera_avalon_pio'
 * Path to the device is from the master group 'Nios2_2nd_Core'.
 * The macros are prefixed with 'NIOS2_2ND_CORE_SLIDER_SWITCHES_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_2ND_CORE_SLIDER_SWITCHES_COMPONENT_TYPE altera_avalon_pio
#define NIOS2_2ND_CORE_SLIDER_SWITCHES_COMPONENT_NAME Slider_Switches
#define NIOS2_2ND_CORE_SLIDER_SWITCHES_BASE 0xff200040
#define NIOS2_2ND_CORE_SLIDER_SWITCHES_SPAN 16
#define NIOS2_2ND_CORE_SLIDER_SWITCHES_END 0xff20004f
#define NIOS2_2ND_CORE_SLIDER_SWITCHES_BIT_CLEARING_EDGE_REGISTER 0
#define NIOS2_2ND_CORE_SLIDER_SWITCHES_BIT_MODIFYING_OUTPUT_REGISTER 0
#define NIOS2_2ND_CORE_SLIDER_SWITCHES_CAPTURE 0
#define NIOS2_2ND_CORE_SLIDER_SWITCHES_DATA_WIDTH 18
#define NIOS2_2ND_CORE_SLIDER_SWITCHES_DO_TEST_BENCH_WIRING 1
#define NIOS2_2ND_CORE_SLIDER_SWITCHES_DRIVEN_SIM_VALUE 0
#define NIOS2_2ND_CORE_SLIDER_SWITCHES_EDGE_TYPE NONE
#define NIOS2_2ND_CORE_SLIDER_SWITCHES_FREQ 50000000
#define NIOS2_2ND_CORE_SLIDER_SWITCHES_HAS_IN 1
#define NIOS2_2ND_CORE_SLIDER_SWITCHES_HAS_OUT 0
#define NIOS2_2ND_CORE_SLIDER_SWITCHES_HAS_TRI 0
#define NIOS2_2ND_CORE_SLIDER_SWITCHES_IRQ_TYPE NONE
#define NIOS2_2ND_CORE_SLIDER_SWITCHES_RESET_VALUE 0

/*
 * Macros for device 'Pushbuttons', class 'altera_avalon_pio'
 * Path to the device is from the master group 'Nios2_2nd_Core'.
 * The macros are prefixed with 'NIOS2_2ND_CORE_PUSHBUTTONS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_2ND_CORE_PUSHBUTTONS_COMPONENT_TYPE altera_avalon_pio
#define NIOS2_2ND_CORE_PUSHBUTTONS_COMPONENT_NAME Pushbuttons
#define NIOS2_2ND_CORE_PUSHBUTTONS_BASE 0xff200050
#define NIOS2_2ND_CORE_PUSHBUTTONS_SPAN 16
#define NIOS2_2ND_CORE_PUSHBUTTONS_END 0xff20005f
#define NIOS2_2ND_CORE_PUSHBUTTONS_IRQ 1
#define NIOS2_2ND_CORE_PUSHBUTTONS_BIT_CLEARING_EDGE_REGISTER 1
#define NIOS2_2ND_CORE_PUSHBUTTONS_BIT_MODIFYING_OUTPUT_REGISTER 0
#define NIOS2_2ND_CORE_PUSHBUTTONS_CAPTURE 1
#define NIOS2_2ND_CORE_PUSHBUTTONS_DATA_WIDTH 4
#define NIOS2_2ND_CORE_PUSHBUTTONS_DO_TEST_BENCH_WIRING 1
#define NIOS2_2ND_CORE_PUSHBUTTONS_DRIVEN_SIM_VALUE 0
#define NIOS2_2ND_CORE_PUSHBUTTONS_EDGE_TYPE FALLING
#define NIOS2_2ND_CORE_PUSHBUTTONS_FREQ 50000000
#define NIOS2_2ND_CORE_PUSHBUTTONS_HAS_IN 1
#define NIOS2_2ND_CORE_PUSHBUTTONS_HAS_OUT 0
#define NIOS2_2ND_CORE_PUSHBUTTONS_HAS_TRI 0
#define NIOS2_2ND_CORE_PUSHBUTTONS_IRQ_TYPE EDGE
#define NIOS2_2ND_CORE_PUSHBUTTONS_RESET_VALUE 0

/*
 * Macros for device 'Expansion_JP5', class 'altera_avalon_pio'
 * Path to the device is from the master group 'Nios2_2nd_Core'.
 * The macros are prefixed with 'NIOS2_2ND_CORE_EXPANSION_JP5_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_2ND_CORE_EXPANSION_JP5_COMPONENT_TYPE altera_avalon_pio
#define NIOS2_2ND_CORE_EXPANSION_JP5_COMPONENT_NAME Expansion_JP5
#define NIOS2_2ND_CORE_EXPANSION_JP5_BASE 0xff200060
#define NIOS2_2ND_CORE_EXPANSION_JP5_SPAN 16
#define NIOS2_2ND_CORE_EXPANSION_JP5_END 0xff20006f
#define NIOS2_2ND_CORE_EXPANSION_JP5_IRQ 11
#define NIOS2_2ND_CORE_EXPANSION_JP5_BIT_CLEARING_EDGE_REGISTER 1
#define NIOS2_2ND_CORE_EXPANSION_JP5_BIT_MODIFYING_OUTPUT_REGISTER 0
#define NIOS2_2ND_CORE_EXPANSION_JP5_CAPTURE 1
#define NIOS2_2ND_CORE_EXPANSION_JP5_DATA_WIDTH 32
#define NIOS2_2ND_CORE_EXPANSION_JP5_DO_TEST_BENCH_WIRING 1
#define NIOS2_2ND_CORE_EXPANSION_JP5_DRIVEN_SIM_VALUE 0
#define NIOS2_2ND_CORE_EXPANSION_JP5_EDGE_TYPE FALLING
#define NIOS2_2ND_CORE_EXPANSION_JP5_FREQ 50000000
#define NIOS2_2ND_CORE_EXPANSION_JP5_HAS_IN 0
#define NIOS2_2ND_CORE_EXPANSION_JP5_HAS_OUT 0
#define NIOS2_2ND_CORE_EXPANSION_JP5_HAS_TRI 1
#define NIOS2_2ND_CORE_EXPANSION_JP5_IRQ_TYPE EDGE
#define NIOS2_2ND_CORE_EXPANSION_JP5_RESET_VALUE 0

/*
 * Macros for device 'PS2_Port', class 'altera_up_avalon_ps2'
 * Path to the device is from the master group 'Nios2_2nd_Core'.
 * The macros are prefixed with 'NIOS2_2ND_CORE_PS2_PORT_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_2ND_CORE_PS2_PORT_COMPONENT_TYPE altera_up_avalon_ps2
#define NIOS2_2ND_CORE_PS2_PORT_COMPONENT_NAME PS2_Port
#define NIOS2_2ND_CORE_PS2_PORT_BASE 0xff200100
#define NIOS2_2ND_CORE_PS2_PORT_SPAN 8
#define NIOS2_2ND_CORE_PS2_PORT_END 0xff200107
#define NIOS2_2ND_CORE_PS2_PORT_IRQ 7

/*
 * Macros for device 'PS2_Port_Dual', class 'altera_up_avalon_ps2'
 * Path to the device is from the master group 'Nios2_2nd_Core'.
 * The macros are prefixed with 'NIOS2_2ND_CORE_PS2_PORT_DUAL_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_2ND_CORE_PS2_PORT_DUAL_COMPONENT_TYPE altera_up_avalon_ps2
#define NIOS2_2ND_CORE_PS2_PORT_DUAL_COMPONENT_NAME PS2_Port_Dual
#define NIOS2_2ND_CORE_PS2_PORT_DUAL_BASE 0xff200108
#define NIOS2_2ND_CORE_PS2_PORT_DUAL_SPAN 8
#define NIOS2_2ND_CORE_PS2_PORT_DUAL_END 0xff20010f
#define NIOS2_2ND_CORE_PS2_PORT_DUAL_IRQ 23

/*
 * Macros for device 'USB', class 'altera_up_avalon_usb'
 * Path to the device is from the master group 'Nios2_2nd_Core'.
 * The macros are prefixed with 'NIOS2_2ND_CORE_USB_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_2ND_CORE_USB_COMPONENT_TYPE altera_up_avalon_usb
#define NIOS2_2ND_CORE_USB_COMPONENT_NAME USB
#define NIOS2_2ND_CORE_USB_BASE 0xff200110
#define NIOS2_2ND_CORE_USB_SPAN 16
#define NIOS2_2ND_CORE_USB_END 0xff20011f
#define NIOS2_2ND_CORE_USB_IRQ 17

/*
 * Macros for device 'JTAG_UART_2nd_Core', class 'altera_avalon_jtag_uart'
 * Path to the device is from the master group 'Nios2_2nd_Core'.
 * The macros are prefixed with 'NIOS2_2ND_CORE_JTAG_UART_2ND_CORE_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_2ND_CORE_JTAG_UART_2ND_CORE_COMPONENT_TYPE altera_avalon_jtag_uart
#define NIOS2_2ND_CORE_JTAG_UART_2ND_CORE_COMPONENT_NAME JTAG_UART_2nd_Core
#define NIOS2_2ND_CORE_JTAG_UART_2ND_CORE_BASE 0xff201000
#define NIOS2_2ND_CORE_JTAG_UART_2ND_CORE_SPAN 8
#define NIOS2_2ND_CORE_JTAG_UART_2ND_CORE_END 0xff201007
#define NIOS2_2ND_CORE_JTAG_UART_2ND_CORE_IRQ 8
#define NIOS2_2ND_CORE_JTAG_UART_2ND_CORE_READ_DEPTH 64
#define NIOS2_2ND_CORE_JTAG_UART_2ND_CORE_READ_THRESHOLD 8
#define NIOS2_2ND_CORE_JTAG_UART_2ND_CORE_WRITE_DEPTH 64
#define NIOS2_2ND_CORE_JTAG_UART_2ND_CORE_WRITE_THRESHOLD 8

/*
 * Macros for device 'Serial_Port', class 'altera_up_avalon_rs232'
 * Path to the device is from the master group 'Nios2_2nd_Core'.
 * The macros are prefixed with 'NIOS2_2ND_CORE_SERIAL_PORT_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_2ND_CORE_SERIAL_PORT_COMPONENT_TYPE altera_up_avalon_rs232
#define NIOS2_2ND_CORE_SERIAL_PORT_COMPONENT_NAME Serial_Port
#define NIOS2_2ND_CORE_SERIAL_PORT_BASE 0xff201010
#define NIOS2_2ND_CORE_SERIAL_PORT_SPAN 8
#define NIOS2_2ND_CORE_SERIAL_PORT_END 0xff201017
#define NIOS2_2ND_CORE_SERIAL_PORT_IRQ 10

/*
 * Macros for device 'IrDA', class 'altera_up_avalon_irda'
 * Path to the device is from the master group 'Nios2_2nd_Core'.
 * The macros are prefixed with 'NIOS2_2ND_CORE_IRDA_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_2ND_CORE_IRDA_COMPONENT_TYPE altera_up_avalon_irda
#define NIOS2_2ND_CORE_IRDA_COMPONENT_NAME IrDA
#define NIOS2_2ND_CORE_IRDA_BASE 0xff201020
#define NIOS2_2ND_CORE_IRDA_SPAN 8
#define NIOS2_2ND_CORE_IRDA_END 0xff201027
#define NIOS2_2ND_CORE_IRDA_IRQ 9

/*
 * Macros for device 'Interval_Timer_2nd_Core', class 'altera_avalon_timer'
 * Path to the device is from the master group 'Nios2_2nd_Core'.
 * The macros are prefixed with 'NIOS2_2ND_CORE_INTERVAL_TIMER_2ND_CORE_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_2ND_CORE_INTERVAL_TIMER_2ND_CORE_COMPONENT_TYPE altera_avalon_timer
#define NIOS2_2ND_CORE_INTERVAL_TIMER_2ND_CORE_COMPONENT_NAME Interval_Timer_2nd_Core
#define NIOS2_2ND_CORE_INTERVAL_TIMER_2ND_CORE_BASE 0xff202000
#define NIOS2_2ND_CORE_INTERVAL_TIMER_2ND_CORE_SPAN 32
#define NIOS2_2ND_CORE_INTERVAL_TIMER_2ND_CORE_END 0xff20201f
#define NIOS2_2ND_CORE_INTERVAL_TIMER_2ND_CORE_IRQ 0
#define NIOS2_2ND_CORE_INTERVAL_TIMER_2ND_CORE_ALWAYS_RUN 0
#define NIOS2_2ND_CORE_INTERVAL_TIMER_2ND_CORE_COUNTER_SIZE 32
#define NIOS2_2ND_CORE_INTERVAL_TIMER_2ND_CORE_FIXED_PERIOD 0
#define NIOS2_2ND_CORE_INTERVAL_TIMER_2ND_CORE_FREQ 50000000
#define NIOS2_2ND_CORE_INTERVAL_TIMER_2ND_CORE_LOAD_VALUE 6249999
#define NIOS2_2ND_CORE_INTERVAL_TIMER_2ND_CORE_MULT 0.001
#define NIOS2_2ND_CORE_INTERVAL_TIMER_2ND_CORE_PERIOD 125.0
#define NIOS2_2ND_CORE_INTERVAL_TIMER_2ND_CORE_PERIOD_UNITS ms
#define NIOS2_2ND_CORE_INTERVAL_TIMER_2ND_CORE_RESET_OUTPUT 0
#define NIOS2_2ND_CORE_INTERVAL_TIMER_2ND_CORE_SNAPSHOT 1
#define NIOS2_2ND_CORE_INTERVAL_TIMER_2ND_CORE_TICKS_PER_SEC 8
#define NIOS2_2ND_CORE_INTERVAL_TIMER_2ND_CORE_TIMEOUT_PULSE_OUTPUT 0

/*
 * Macros for device 'Interval_Timer_2nd_Core_2', class 'altera_avalon_timer'
 * Path to the device is from the master group 'Nios2_2nd_Core'.
 * The macros are prefixed with 'NIOS2_2ND_CORE_INTERVAL_TIMER_2ND_CORE_2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_2ND_CORE_INTERVAL_TIMER_2ND_CORE_2_COMPONENT_TYPE altera_avalon_timer
#define NIOS2_2ND_CORE_INTERVAL_TIMER_2ND_CORE_2_COMPONENT_NAME Interval_Timer_2nd_Core_2
#define NIOS2_2ND_CORE_INTERVAL_TIMER_2ND_CORE_2_BASE 0xff202020
#define NIOS2_2ND_CORE_INTERVAL_TIMER_2ND_CORE_2_SPAN 32
#define NIOS2_2ND_CORE_INTERVAL_TIMER_2ND_CORE_2_END 0xff20203f
#define NIOS2_2ND_CORE_INTERVAL_TIMER_2ND_CORE_2_IRQ 2
#define NIOS2_2ND_CORE_INTERVAL_TIMER_2ND_CORE_2_ALWAYS_RUN 0
#define NIOS2_2ND_CORE_INTERVAL_TIMER_2ND_CORE_2_COUNTER_SIZE 32
#define NIOS2_2ND_CORE_INTERVAL_TIMER_2ND_CORE_2_FIXED_PERIOD 0
#define NIOS2_2ND_CORE_INTERVAL_TIMER_2ND_CORE_2_FREQ 50000000
#define NIOS2_2ND_CORE_INTERVAL_TIMER_2ND_CORE_2_LOAD_VALUE 6249999
#define NIOS2_2ND_CORE_INTERVAL_TIMER_2ND_CORE_2_MULT 0.001
#define NIOS2_2ND_CORE_INTERVAL_TIMER_2ND_CORE_2_PERIOD 125.0
#define NIOS2_2ND_CORE_INTERVAL_TIMER_2ND_CORE_2_PERIOD_UNITS ms
#define NIOS2_2ND_CORE_INTERVAL_TIMER_2ND_CORE_2_RESET_OUTPUT 0
#define NIOS2_2ND_CORE_INTERVAL_TIMER_2ND_CORE_2_SNAPSHOT 1
#define NIOS2_2ND_CORE_INTERVAL_TIMER_2ND_CORE_2_TICKS_PER_SEC 8
#define NIOS2_2ND_CORE_INTERVAL_TIMER_2ND_CORE_2_TIMEOUT_PULSE_OUTPUT 0

/*
 * Macros for device 'SysID', class 'altera_avalon_sysid_qsys'
 * Path to the device is from the master group 'Nios2_2nd_Core'.
 * The macros are prefixed with 'NIOS2_2ND_CORE_SYSID_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_2ND_CORE_SYSID_COMPONENT_TYPE altera_avalon_sysid_qsys
#define NIOS2_2ND_CORE_SYSID_COMPONENT_NAME SysID
#define NIOS2_2ND_CORE_SYSID_BASE 0xff202040
#define NIOS2_2ND_CORE_SYSID_SPAN 8
#define NIOS2_2ND_CORE_SYSID_END 0xff202047
#define NIOS2_2ND_CORE_SYSID_ID 0
#define NIOS2_2ND_CORE_SYSID_TIMESTAMP 1636956790

/*
 * Macros for device 'AV_Config', class 'altera_up_avalon_audio_and_video_config'
 * Path to the device is from the master group 'Nios2_2nd_Core'.
 * The macros are prefixed with 'NIOS2_2ND_CORE_AV_CONFIG_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_2ND_CORE_AV_CONFIG_COMPONENT_TYPE altera_up_avalon_audio_and_video_config
#define NIOS2_2ND_CORE_AV_CONFIG_COMPONENT_NAME AV_Config
#define NIOS2_2ND_CORE_AV_CONFIG_BASE 0xff203000
#define NIOS2_2ND_CORE_AV_CONFIG_SPAN 16
#define NIOS2_2ND_CORE_AV_CONFIG_END 0xff20300f

/*
 * Macros for device 'VGA_Subsystem_VGA_Pixel_DMA', class 'altera_up_avalon_video_dma_controller'
 * Path to the device is from the master group 'Nios2_2nd_Core'.
 * The macros are prefixed with 'NIOS2_2ND_CORE_VGA_SUBSYSTEM_VGA_PIXEL_DMA_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_VGA_PIXEL_DMA_COMPONENT_TYPE altera_up_avalon_video_dma_controller
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_VGA_PIXEL_DMA_COMPONENT_NAME VGA_Subsystem_VGA_Pixel_DMA
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_VGA_PIXEL_DMA_BASE 0xff203020
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_VGA_PIXEL_DMA_SPAN 16
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_VGA_PIXEL_DMA_END 0xff20302f

/*
 * Macros for device 'VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA', class 'altera_up_avalon_video_dma_controller'
 * Path to the device is from the master group 'Nios2_2nd_Core'.
 * The macros are prefixed with 'NIOS2_2ND_CORE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_COMPONENT_TYPE altera_up_avalon_video_dma_controller
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_COMPONENT_NAME VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_BASE 0xff203030
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_SPAN 16
#define NIOS2_2ND_CORE_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_END 0xff20303f

/*
 * Macros for device 'Audio_Subsystem_Audio', class 'altera_up_avalon_audio'
 * Path to the device is from the master group 'Nios2_2nd_Core'.
 * The macros are prefixed with 'NIOS2_2ND_CORE_AUDIO_SUBSYSTEM_AUDIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_2ND_CORE_AUDIO_SUBSYSTEM_AUDIO_COMPONENT_TYPE altera_up_avalon_audio
#define NIOS2_2ND_CORE_AUDIO_SUBSYSTEM_AUDIO_COMPONENT_NAME Audio_Subsystem_Audio
#define NIOS2_2ND_CORE_AUDIO_SUBSYSTEM_AUDIO_BASE 0xff203040
#define NIOS2_2ND_CORE_AUDIO_SUBSYSTEM_AUDIO_SPAN 16
#define NIOS2_2ND_CORE_AUDIO_SUBSYSTEM_AUDIO_END 0xff20304f
#define NIOS2_2ND_CORE_AUDIO_SUBSYSTEM_AUDIO_IRQ 6

/*
 * Macros for device 'Char_LCD_16x2', class 'altera_up_avalon_character_lcd'
 * Path to the device is from the master group 'Nios2_2nd_Core'.
 * The macros are prefixed with 'NIOS2_2ND_CORE_CHAR_LCD_16X2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_2ND_CORE_CHAR_LCD_16X2_COMPONENT_TYPE altera_up_avalon_character_lcd
#define NIOS2_2ND_CORE_CHAR_LCD_16X2_COMPONENT_NAME Char_LCD_16x2
#define NIOS2_2ND_CORE_CHAR_LCD_16X2_BASE 0xff203050
#define NIOS2_2ND_CORE_CHAR_LCD_16X2_SPAN 2
#define NIOS2_2ND_CORE_CHAR_LCD_16X2_END 0xff203051

/*
 * Macros for device 'Video_In_Subsystem_Video_In_DMA', class 'altera_up_avalon_video_dma_controller'
 * Path to the device is from the master group 'Nios2_2nd_Core'.
 * The macros are prefixed with 'NIOS2_2ND_CORE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_2ND_CORE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_COMPONENT_TYPE altera_up_avalon_video_dma_controller
#define NIOS2_2ND_CORE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_COMPONENT_NAME Video_In_Subsystem_Video_In_DMA
#define NIOS2_2ND_CORE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_BASE 0xff203060
#define NIOS2_2ND_CORE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SPAN 16
#define NIOS2_2ND_CORE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_END 0xff20306f

/*
 * Macros for device 'Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller', class 'altera_avalon_pio'
 * Path to the device is from the master group 'Nios2_2nd_Core'.
 * The macros are prefixed with 'NIOS2_2ND_CORE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define NIOS2_2ND_CORE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_COMPONENT_TYPE altera_avalon_pio
#define NIOS2_2ND_CORE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_COMPONENT_NAME Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller
#define NIOS2_2ND_CORE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_BASE 0xff203070
#define NIOS2_2ND_CORE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_SPAN 16
#define NIOS2_2ND_CORE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_END 0xff20307f
#define NIOS2_2ND_CORE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_BIT_CLEARING_EDGE_REGISTER 0
#define NIOS2_2ND_CORE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_BIT_MODIFYING_OUTPUT_REGISTER 0
#define NIOS2_2ND_CORE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_CAPTURE 0
#define NIOS2_2ND_CORE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_DATA_WIDTH 1
#define NIOS2_2ND_CORE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_DO_TEST_BENCH_WIRING 0
#define NIOS2_2ND_CORE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_DRIVEN_SIM_VALUE 0
#define NIOS2_2ND_CORE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_EDGE_TYPE NONE
#define NIOS2_2ND_CORE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_FREQ 50000000
#define NIOS2_2ND_CORE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_HAS_IN 0
#define NIOS2_2ND_CORE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_HAS_OUT 1
#define NIOS2_2ND_CORE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_HAS_TRI 0
#define NIOS2_2ND_CORE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_IRQ_TYPE NONE
#define NIOS2_2ND_CORE_VIDEO_IN_SUBSYSTEM_VIDEO_IN_EDGE_DETECTION_SUBSYSTEM_EDGE_DETECTION_ROUTER_CONTROLLER_RESET_VALUE 0

/*
 * Macros for device 'SDRAM', class 'altera_avalon_new_sdram_controller'
 * Path to the device is from the master group 'VGA_Subsystem'.
 * The macros are prefixed with 'VGA_SUBSYSTEM_SDRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VGA_SUBSYSTEM_SDRAM_COMPONENT_TYPE altera_avalon_new_sdram_controller
#define VGA_SUBSYSTEM_SDRAM_COMPONENT_NAME SDRAM
#define VGA_SUBSYSTEM_SDRAM_BASE 0x0
#define VGA_SUBSYSTEM_SDRAM_SPAN 134217728
#define VGA_SUBSYSTEM_SDRAM_END 0x7ffffff
#define VGA_SUBSYSTEM_SDRAM_CAS_LATENCY 3
#define VGA_SUBSYSTEM_SDRAM_CONTENTS_INFO 
#define VGA_SUBSYSTEM_SDRAM_INIT_NOP_DELAY 0.0
#define VGA_SUBSYSTEM_SDRAM_INIT_REFRESH_COMMANDS 2
#define VGA_SUBSYSTEM_SDRAM_IS_INITIALIZED 1
#define VGA_SUBSYSTEM_SDRAM_POWERUP_DELAY 100.0
#define VGA_SUBSYSTEM_SDRAM_REFRESH_PERIOD 15.625
#define VGA_SUBSYSTEM_SDRAM_REGISTER_DATA_IN 1
#define VGA_SUBSYSTEM_SDRAM_SDRAM_ADDR_WIDTH 25
#define VGA_SUBSYSTEM_SDRAM_SDRAM_BANK_WIDTH 2
#define VGA_SUBSYSTEM_SDRAM_SDRAM_COL_WIDTH 10
#define VGA_SUBSYSTEM_SDRAM_SDRAM_DATA_WIDTH 32
#define VGA_SUBSYSTEM_SDRAM_SDRAM_NUM_BANKS 4
#define VGA_SUBSYSTEM_SDRAM_SDRAM_NUM_CHIPSELECTS 1
#define VGA_SUBSYSTEM_SDRAM_SDRAM_ROW_WIDTH 13
#define VGA_SUBSYSTEM_SDRAM_SHARED_DATA 0
#define VGA_SUBSYSTEM_SDRAM_SIM_MODEL_BASE 1
#define VGA_SUBSYSTEM_SDRAM_STARVATION_INDICATOR 0
#define VGA_SUBSYSTEM_SDRAM_TRISTATE_BRIDGE_SLAVE ""
#define VGA_SUBSYSTEM_SDRAM_T_AC 5.5
#define VGA_SUBSYSTEM_SDRAM_T_MRD 3
#define VGA_SUBSYSTEM_SDRAM_T_RCD 20.0
#define VGA_SUBSYSTEM_SDRAM_T_RFC 70.0
#define VGA_SUBSYSTEM_SDRAM_T_RP 20.0
#define VGA_SUBSYSTEM_SDRAM_T_WR 14.0
#define VGA_SUBSYSTEM_SDRAM_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define VGA_SUBSYSTEM_SDRAM_MEMORY_INFO_GENERATE_DAT_SYM 1
#define VGA_SUBSYSTEM_SDRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 32

/*
 * Macros for device 'SRAM', class 'altera_up_avalon_sram'
 * Path to the device is from the master group 'VGA_Subsystem'.
 * The macros are prefixed with 'VGA_SUBSYSTEM_SRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VGA_SUBSYSTEM_SRAM_COMPONENT_TYPE altera_up_avalon_sram
#define VGA_SUBSYSTEM_SRAM_COMPONENT_NAME SRAM
#define VGA_SUBSYSTEM_SRAM_BASE 0x8000000
#define VGA_SUBSYSTEM_SRAM_SPAN 2097152
#define VGA_SUBSYSTEM_SRAM_END 0x81fffff

/*
 * Macros for device 'VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM', class 'altera_avalon_onchip_memory2'
 * Path to the device is from the master group 'VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA'.
 * The macros are prefixed with 'VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_COMPONENT_TYPE altera_avalon_onchip_memory2
#define VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_COMPONENT_NAME VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM
#define VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_BASE 0x9000000
#define VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_SPAN 8192
#define VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_END 0x9001fff
#define VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_CONTENTS_INFO ""
#define VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_DUAL_PORT 1
#define VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_GUI_RAM_BLOCK_TYPE AUTO
#define VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_INIT_CONTENTS_FILE Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM
#define VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_INIT_MEM_CONTENT 1
#define VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_INSTANCE_ID NONE
#define VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_NON_DEFAULT_INIT_FILE_ENABLED 0
#define VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_RAM_BLOCK_TYPE AUTO
#define VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_READ_DURING_WRITE_MODE DONT_CARE
#define VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_SINGLE_CLOCK_OP 1
#define VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_SIZE_MULTIPLE 1
#define VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_SIZE_VALUE 8192
#define VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_WRITABLE 1
#define VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_MEMORY_INFO_GENERATE_DAT_SYM 1
#define VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_MEMORY_INFO_GENERATE_HEX 1
#define VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_MEMORY_INFO_HAS_BYTE_LANE 0
#define VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_MEMORY_INFO_HEX_INSTALL_DIR QPF_DIR
#define VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 32
#define VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA_VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_ONCHIP_SRAM_MEMORY_INFO_MEM_INIT_FILENAME Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM

/*
 * Macros for device 'SDRAM', class 'altera_avalon_new_sdram_controller'
 * Path to the device is from the master group 'VGA_Subsystem_VGA_Pixel_DMA'.
 * The macros are prefixed with 'VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_COMPONENT_TYPE altera_avalon_new_sdram_controller
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_COMPONENT_NAME SDRAM
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_BASE 0x0
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_SPAN 134217728
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_END 0x7ffffff
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_CAS_LATENCY 3
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_CONTENTS_INFO 
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_INIT_NOP_DELAY 0.0
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_INIT_REFRESH_COMMANDS 2
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_IS_INITIALIZED 1
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_POWERUP_DELAY 100.0
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_REFRESH_PERIOD 15.625
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_REGISTER_DATA_IN 1
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_SDRAM_ADDR_WIDTH 25
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_SDRAM_BANK_WIDTH 2
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_SDRAM_COL_WIDTH 10
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_SDRAM_DATA_WIDTH 32
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_SDRAM_NUM_BANKS 4
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_SDRAM_NUM_CHIPSELECTS 1
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_SDRAM_ROW_WIDTH 13
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_SHARED_DATA 0
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_SIM_MODEL_BASE 1
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_STARVATION_INDICATOR 0
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_TRISTATE_BRIDGE_SLAVE ""
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_T_AC 5.5
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_T_MRD 3
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_T_RCD 20.0
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_T_RFC 70.0
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_T_RP 20.0
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_T_WR 14.0
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_MEMORY_INFO_GENERATE_DAT_SYM 1
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 32

/*
 * Macros for device 'SRAM', class 'altera_up_avalon_sram'
 * Path to the device is from the master group 'VGA_Subsystem_VGA_Pixel_DMA'.
 * The macros are prefixed with 'VGA_SUBSYSTEM_VGA_PIXEL_DMA_SRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SRAM_COMPONENT_TYPE altera_up_avalon_sram
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SRAM_COMPONENT_NAME SRAM
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SRAM_BASE 0x8000000
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SRAM_SPAN 2097152
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SRAM_END 0x81fffff

/*
 * Macros for device 'SDRAM', class 'altera_avalon_new_sdram_controller'
 * Path to the device is from the master group 'Video_In_Subsystem'.
 * The macros are prefixed with 'VIDEO_IN_SUBSYSTEM_SDRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIDEO_IN_SUBSYSTEM_SDRAM_COMPONENT_TYPE altera_avalon_new_sdram_controller
#define VIDEO_IN_SUBSYSTEM_SDRAM_COMPONENT_NAME SDRAM
#define VIDEO_IN_SUBSYSTEM_SDRAM_BASE 0x0
#define VIDEO_IN_SUBSYSTEM_SDRAM_SPAN 134217728
#define VIDEO_IN_SUBSYSTEM_SDRAM_END 0x7ffffff
#define VIDEO_IN_SUBSYSTEM_SDRAM_CAS_LATENCY 3
#define VIDEO_IN_SUBSYSTEM_SDRAM_CONTENTS_INFO 
#define VIDEO_IN_SUBSYSTEM_SDRAM_INIT_NOP_DELAY 0.0
#define VIDEO_IN_SUBSYSTEM_SDRAM_INIT_REFRESH_COMMANDS 2
#define VIDEO_IN_SUBSYSTEM_SDRAM_IS_INITIALIZED 1
#define VIDEO_IN_SUBSYSTEM_SDRAM_POWERUP_DELAY 100.0
#define VIDEO_IN_SUBSYSTEM_SDRAM_REFRESH_PERIOD 15.625
#define VIDEO_IN_SUBSYSTEM_SDRAM_REGISTER_DATA_IN 1
#define VIDEO_IN_SUBSYSTEM_SDRAM_SDRAM_ADDR_WIDTH 25
#define VIDEO_IN_SUBSYSTEM_SDRAM_SDRAM_BANK_WIDTH 2
#define VIDEO_IN_SUBSYSTEM_SDRAM_SDRAM_COL_WIDTH 10
#define VIDEO_IN_SUBSYSTEM_SDRAM_SDRAM_DATA_WIDTH 32
#define VIDEO_IN_SUBSYSTEM_SDRAM_SDRAM_NUM_BANKS 4
#define VIDEO_IN_SUBSYSTEM_SDRAM_SDRAM_NUM_CHIPSELECTS 1
#define VIDEO_IN_SUBSYSTEM_SDRAM_SDRAM_ROW_WIDTH 13
#define VIDEO_IN_SUBSYSTEM_SDRAM_SHARED_DATA 0
#define VIDEO_IN_SUBSYSTEM_SDRAM_SIM_MODEL_BASE 1
#define VIDEO_IN_SUBSYSTEM_SDRAM_STARVATION_INDICATOR 0
#define VIDEO_IN_SUBSYSTEM_SDRAM_TRISTATE_BRIDGE_SLAVE ""
#define VIDEO_IN_SUBSYSTEM_SDRAM_T_AC 5.5
#define VIDEO_IN_SUBSYSTEM_SDRAM_T_MRD 3
#define VIDEO_IN_SUBSYSTEM_SDRAM_T_RCD 20.0
#define VIDEO_IN_SUBSYSTEM_SDRAM_T_RFC 70.0
#define VIDEO_IN_SUBSYSTEM_SDRAM_T_RP 20.0
#define VIDEO_IN_SUBSYSTEM_SDRAM_T_WR 14.0
#define VIDEO_IN_SUBSYSTEM_SDRAM_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define VIDEO_IN_SUBSYSTEM_SDRAM_MEMORY_INFO_GENERATE_DAT_SYM 1
#define VIDEO_IN_SUBSYSTEM_SDRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 32

/*
 * Macros for device 'SRAM', class 'altera_up_avalon_sram'
 * Path to the device is from the master group 'Video_In_Subsystem'.
 * The macros are prefixed with 'VIDEO_IN_SUBSYSTEM_SRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIDEO_IN_SUBSYSTEM_SRAM_COMPONENT_TYPE altera_up_avalon_sram
#define VIDEO_IN_SUBSYSTEM_SRAM_COMPONENT_NAME SRAM
#define VIDEO_IN_SUBSYSTEM_SRAM_BASE 0x8000000
#define VIDEO_IN_SUBSYSTEM_SRAM_SPAN 2097152
#define VIDEO_IN_SUBSYSTEM_SRAM_END 0x81fffff

/*
 * Macros for device 'SDRAM', class 'altera_avalon_new_sdram_controller'
 * Path to the device is from the master group 'Video_In_Subsystem_Video_In_DMA'.
 * The macros are prefixed with 'VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SDRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SDRAM_COMPONENT_TYPE altera_avalon_new_sdram_controller
#define VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SDRAM_COMPONENT_NAME SDRAM
#define VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SDRAM_BASE 0x0
#define VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SDRAM_SPAN 134217728
#define VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SDRAM_END 0x7ffffff
#define VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SDRAM_CAS_LATENCY 3
#define VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SDRAM_CONTENTS_INFO 
#define VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SDRAM_INIT_NOP_DELAY 0.0
#define VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SDRAM_INIT_REFRESH_COMMANDS 2
#define VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SDRAM_IS_INITIALIZED 1
#define VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SDRAM_POWERUP_DELAY 100.0
#define VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SDRAM_REFRESH_PERIOD 15.625
#define VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SDRAM_REGISTER_DATA_IN 1
#define VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SDRAM_SDRAM_ADDR_WIDTH 25
#define VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SDRAM_SDRAM_BANK_WIDTH 2
#define VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SDRAM_SDRAM_COL_WIDTH 10
#define VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SDRAM_SDRAM_DATA_WIDTH 32
#define VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SDRAM_SDRAM_NUM_BANKS 4
#define VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SDRAM_SDRAM_NUM_CHIPSELECTS 1
#define VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SDRAM_SDRAM_ROW_WIDTH 13
#define VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SDRAM_SHARED_DATA 0
#define VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SDRAM_SIM_MODEL_BASE 1
#define VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SDRAM_STARVATION_INDICATOR 0
#define VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SDRAM_TRISTATE_BRIDGE_SLAVE ""
#define VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SDRAM_T_AC 5.5
#define VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SDRAM_T_MRD 3
#define VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SDRAM_T_RCD 20.0
#define VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SDRAM_T_RFC 70.0
#define VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SDRAM_T_RP 20.0
#define VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SDRAM_T_WR 14.0
#define VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SDRAM_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SDRAM_MEMORY_INFO_GENERATE_DAT_SYM 1
#define VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SDRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 32

/*
 * Macros for device 'SRAM', class 'altera_up_avalon_sram'
 * Path to the device is from the master group 'Video_In_Subsystem_Video_In_DMA'.
 * The macros are prefixed with 'VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SRAM_COMPONENT_TYPE altera_up_avalon_sram
#define VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SRAM_COMPONENT_NAME SRAM
#define VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SRAM_BASE 0x8000000
#define VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SRAM_SPAN 2097152
#define VIDEO_IN_SUBSYSTEM_VIDEO_IN_DMA_SRAM_END 0x81fffff


#endif /* _ALTERA_COMPUTER_SYSTEM_H_ */
