% [36] Alexander Outman. Web data commons - hyperlink graphs. Technical
% report, 2017.
% [2] D. Milojevic, S. Idgunji, D. Jevdjic, E. Ozer, P. Lotfi-Kamran,
% A. Panteli, A. Prodromou, C. Nicopoulos, D. Hardy, B. Falsafi
% et al.,, “Thermal characterization of cloud workloads on a powerefficient Server-on-chip,” in Proc. Int. Conf. Comput. Des., 2012,
% pp. 175–182.
% [3] M. R. Meswani, S. Blagodurov, D. Roberts, J. Slice, M. Ignatowski,
% and G. Loh, “Heterogeneous memory Architectures: A HW/SW
% approach for mixing die-stacked and off-package memories,” in
% Proc. IEEE 21st Int. Symp. High Perform. Comput. Archit., 2015,
% pp. 126–136.
% [4] B. M. Rogers, A. Krishna, G. B. Bell, K. Vu, X. Jiang, and Y. Solihin,
% “Scaling the bandwidth wall: Challenges in and avenues for CMP
% scaling,” in Proc. Int. Symp. Comput. Archit., 2009, pp. 371–382.
% Intel's Cascade Lake [ref]
% Gulur [22] in survey
% ref to Mark's ISPASS
% [tomshardware] https://www.tomshardware.com/news/intels-sapphire-rapids-to-have-64-gigabytes-of-hbm2e-memory

@inproceedings{rogers2009scaling,
  title={Scaling the bandwidth wall: challenges in and avenues for CMP scaling},
  author={Rogers, Brian M and Krishna, Anil and Bell, Gordon B and Vu, Ken and Jiang, Xiaowei and Solihin, Yan},
  booktitle={Proceedings of the 36th annual international symposium on Computer architecture},
  pages={371--382},
  year={2009}
}

@inproceedings{meswani2015heterogeneous,
  title={Heterogeneous memory architectures: A HW/SW approach for mixing die-stacked and off-package memories},
  author={Meswani, Mitesh R and Blagodurov, Sergey and Roberts, David and Slice, John and Ignatowski, Mike and Loh, Gabriel H},
  booktitle={2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)},
  pages={126--136},
  year={2015},
  organization={IEEE}
}

@inproceedings{milojevic2012thermal,
  title={Thermal characterization of cloud workloads on a power-efficient server-on-chip},
  author={Milojevic, Dragomir and Idgunji, Sachin and Jevdjic, Djordje and Ozer, Emre and Lotfi-Kamran, Pejman and Panteli, Andreas and Prodromou, Andreas and Nicopoulos, Chrysostomos and Hardy, Damien and Falsari, Babak and others},
  booktitle={2012 IEEE 30th International Conference on Computer Design (ICCD)},
  pages={175--182},
  year={2012},
  organization={IEEE}
}

@inproceedings{gulur2015comprehensive,
  title={A comprehensive analytical performance model of dram caches},
  author={Gulur, Nagendra and Mehendale, Mahesh and Govindarajan, Ramaswamy},
  booktitle={Proceedings of the 6th ACM/SPEC International Conference on Performance Engineering},
  pages={157--168},
  year={2015}
}

@article{izraelevitz2019basic,
  title={Basic performance measurements of the intel optane DC persistent memory module},
  author={Izraelevitz, Joseph and Yang, Jian and Zhang, Lu and Kim, Juno and Liu, Xiao and Memaripour, Amirsaman and Soh, Yun Joon and Wang, Zixuan and Xu, Yi and Dulloor, Subramanya R and others},
  journal={arXiv preprint arXiv:1903.05714},
  year={2019}
}

@inproceedings{sodani2015knights,
  title={Knights landing (knl): 2nd generation intel{\textregistered} xeon phi processor},
  author={Sodani, Avinash},
  booktitle={2015 IEEE Hot Chips 27 Symposium (HCS)},
  pages={1--24},
  year={2015},
  organization={IEEE}
}

@inproceedings{wang2020characterizing,
  title={Characterizing and modeling non-volatile memory systems},
  author={Wang, Zixuan and Liu, Xiao and Yang, Jian and Michailidis, Theodore and Swanson, Steven and Zhao, Jishen},
  booktitle={2020 53rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)},
  pages={496--508},
  year={2020},
  organization={IEEE}
}

@inproceedings{young2019update,
  title={To update or not to update?: Bandwidth-efficient intelligent replacement policies for dram caches},
  author={Young, Vinson and Qureshi, Moinuddin K},
  booktitle={2019 IEEE 37th International Conference on Computer Design (ICCD)},
  pages={119--128},
  year={2019},
  organization={IEEE}
}

@inproceedings{hildebrand2021case,
  title={A Case Against Hardware Managed DRAM Caches for NVRAM Based Systems},
  author={Hildebrand, Mark and Angeles, Julian T and Lowe-Power, Jason and Akella, Venkatesh},
  booktitle={2021 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)},
  pages={194--204},
  year={2021},
  organization={IEEE}
}

@inproceedings{young2018accord,
  title={Accord: Enabling associativity for gigascale dram caches by coordinating way-install and way-prediction},
  author={Young, Vinson and Chou, Chiachen and Jaleel, Aamer and Qureshi, Moinuddin},
  booktitle={2018 ACM/IEEE 45th Annual International Symposium on Computer Architecture (ISCA)},
  pages={328--339},
  year={2018},
  organization={IEEE}
}

@inproceedings{huang2014atcache,
  title={ATCache: Reducing DRAM cache latency via a small SRAM tag cache},
  author={Huang, Cheng-Chieh and Nagarajan, Vijay},
  booktitle={Proceedings of the 23rd international conference on Parallel architectures and compilation},
  pages={51--60},
  year={2014}
}

@article{mittal2015survey,
  title={A survey of techniques for architecting DRAM caches},
  author={Mittal, Sparsh and Vetter, Jeffrey S},
  journal={IEEE Transactions on Parallel and Distributed Systems},
  volume={27},
  number={6},
  pages={1852--1863},
  year={2015},
  publisher={IEEE}
}

@article{jevdjic2013stacked,
  title={Die-stacked dram caches for servers: Hit ratio, latency, or bandwidth? have it all with footprint cache},
  author={Jevdjic, Djordje and Volos, Stavros and Falsafi, Babak},
  journal={ACM SIGARCH Computer Architecture News},
  volume={41},
  number={3},
  pages={404--415},
  year={2013},
  publisher={ACM New York, NY, USA}
}

@inproceedings{jevdjic2014unison,
  title={Unison cache: A scalable and effective die-stacked DRAM cache},
  author={Jevdjic, Djordje and Loh, Gabriel H and Kaynak, Cansu and Falsafi, Babak},
  booktitle={2014 47th Annual IEEE/ACM International Symposium on Microarchitecture},
  pages={25--37},
  year={2014},
  organization={IEEE}
}


@inproceedings{young2017dice,
  title={Dice: Compressing dram caches for bandwidth and capacity},
  author={Young, Vinson and Nair, Prashant J and Qureshi, Moinuddin K},
  booktitle={Proceedings of the 44th Annual International Symposium on Computer Architecture},
  pages={627--638},
  year={2017}
}

@inproceedings{chou2016candy,
  title={CANDY: Enabling coherent DRAM caches for multi-node systems},
  author={Chou, Chiachen and Jaleel, Aamer and Qureshi, Moinuddin K},
  booktitle={2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)},
  pages={1--13},
  year={2016},
  organization={IEEE}
}

@article{chou2015bear,
  title={BEAR: Techniques for mitigating bandwidth bloat in gigascale DRAM caches},
  author={Chou, Chiachen and Jaleel, Aamer and Qureshi, Moinuddin K},
  journal={ACM SIGARCH Computer Architecture News},
  volume={43},
  number={3S},
  pages={198--210},
  year={2015},
  publisher={ACM New York, NY, USA}
}

@inproceedings{qureshi2012fundamental,
  title={Fundamental latency trade-off in architecting dram caches: Outperforming impractical sram-tags with a simple and practical design},
  author={Qureshi, Moinuddin K and Loh, Gabe H},
  booktitle={2012 45th Annual IEEE/ACM International Symposium on Microarchitecture},
  pages={235--246},
  year={2012},
  organization={IEEE}
}

@article{meza2012enabling,
  title={Enabling efficient and scalable hybrid memories using fine-granularity DRAM cache management},
  author={Meza, Justin and Chang, Jichuan and Yoon, HanBin and Mutlu, Onur and Ranganathan, Parthasarathy},
  journal={IEEE Computer Architecture Letters},
  volume={11},
  number={2},
  pages={61--64},
  year={2012},
  publisher={IEEE}
}

@article{chang2016enabling,
  title={Enabling efficient dynamic resizing of large DRAM caches via a hardware consistent hashing mechanism},
  author={Chang, Kevin K and Loh, Gabriel H and Thottethodi, Mithuna and Eckert, Yasuko and O'Connor, Mike and Manne, Srilatha and Hsu, Lisa and Subramanian, Lavanya and Mutlu, Onur},
  journal={arXiv preprint arXiv:1602.00722},
  year={2016}
}

@misc{loh2012addendum,
  title={Addendum for “Efficiently enabling conventional block sizes for very large die-stacked DRAM caches”},
  author={Loh, Gabriel H and Hill, Mark D},
  year={2012}
}

@inproceedings{sapphire,
  title={{Next-Gen Intel Xeon CPU - Sapphire Rapids}},
  author={Arijit Biswas and Sailesh Kottapalli},
  booktitle={Hot Chips 33},
  year={2021}
}

@inproceedings{gem5-workshop-presentation,
  title={{Memory controller updates for new DRAM technologies, NVM interfaces and flexible memory topologies}},
  author={Wendy Elsasser and Nikos Nikoleris},
  booktitle={3rd gem5 Users' Workshop with ISCA 2020},
  year={2020}
}

@article{gulur2014anatomy,
  title={ANATOMY: An analytical model of memory system performance},
  author={Gulur, Nagendra and Mehendale, Mahesh and Manikantan, Raman and Govindarajan, Ramaswamy},
  journal={ACM SIGMETRICS Performance Evaluation Review},
  volume={42},
  number={1},
  pages={505--517},
  year={2014},
  publisher={ACM New York, NY, USA}
}

@inproceedings{kotra2018chameleon,
  title={Chameleon: A dynamically reconfigurable heterogeneous memory system},
  author={Kotra, Jagadish B and Zhang, Haibo and Alameldeen, Alaa R and Wilkerson, Chris and Kandemir, Mahmut T},
  booktitle={2018 51st Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)},
  pages={533--545},
  year={2018},
  organization={IEEE}
}

@article{loh2012supporting,
  title={Supporting very large DRAM caches with compound-access scheduling and MissMap},
  author={Loh, Gabriel and Hill, Mark D},
  journal={IEEE Micro},
  volume={32},
  number={3},
  pages={70--78},
  year={2012},
  publisher={IEEE}
}

@inproceedings{mutlu2007stall,
  title={Stall-time fair memory access scheduling for chip multiprocessors},
  author={Mutlu, Onur and Moscibroda, Thomas},
  booktitle={40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2007)},
  pages={146--160},
  year={2007},
  organization={IEEE}
}

@article{rixner2000memory,
  title={Memory access scheduling},
  author={Rixner, Scott and Dally, William J and Kapasi, Ujval J and Mattson, Peter and Owens, John D},
  journal={ACM SIGARCH Computer Architecture News},
  volume={28},
  number={2},
  pages={128--138},
  year={2000},
  publisher={ACM New York, NY, USA}
}

@inproceedings{mutlu2008parallelism,
  title={Parallelism-aware batch scheduling: Enhancing both performance and fairness of shared DRAM systems},
  author={Mutlu, Onur and Moscibroda, Thomas},
  booktitle={2008 International Symposium on Computer Architecture},
  pages={63--74},
  year={2008},
  organization={IEEE}
}

@inproceedings{loh2011efficiently,
  title={Efficiently enabling conventional block sizes for very large die-stacked DRAM caches},
  author={Loh, Gabriel H and Hill, Mark D},
  booktitle={Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture},
  pages={454--464},
  year={2011}
}





@article{knl:Sodani:2016,
    author = {Sodani, Avinash and Gramunt, Roger and Corbal, Jesus and Kim, Ho-seop and Vinod, Krishna and Chinthamani, Sundaram and Hutsell, Steven and Agarwal, Rajat and Liu, Yen-Chen},
    doi = {10.1109/MM.2016.25},
    issn = {0272-1732},
    journal = {IEEE Micro},
    month = {mar},
    number = {2},
    pages = {34--46},
    title = {{Knights Landing: Second-Generation Intel Xeon Phi Product}},
    url = {http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=7453080},
    volume = {36},
    year = {2016}
}







@inproceedings{bucek2018spec,
  title={{SPEC CPU2017}: Next-generation compute benchmark},
  author={Bucek, James and Lange, Klaus-Dieter and v. Kistowski, J{\'o}akim},
  booktitle={Companion of the 2018 ACM/SPEC International Conference on Performance Engineering --- ICPE '18},
  pages={41--42},
  year={2018},
  publisher={ACM}
}

@article{henning2006spec,
  title={i{SPEC CPU2006} benchmark descriptions},
  author={Henning, John L},
  journal={ACM SIGARCH Computer Architecture News},
  volume={34},
  number={4},
  pages={1--17},
  year={2006},
  publisher={ACM}
}



@article{bailey1991parallel,
  title={The NAS parallel benchmarks},
  author={Bailey, David H and Barszcz, Eric and Barton, John T and Browning, David S and Carter, Robert L and Dagum, Leonardo and Fatoohi, Rod A and Frederickson, Paul O and Lasinski, Thomas A and Schreiber, Rob S and others},
  journal={The International Journal of Supercomputing Applications},
  volume={5},
  number={3},
  pages={63--73},
  year={1991},
  publisher={Sage Publications Sage CA: Thousand Oaks, CA}
}


@article{kessler1999alpha,
  title={The alpha 21264 microprocessor},
  author={Kessler, Richard E},
  journal={IEEE micro},
  volume={19},
  number={2},
  pages={24--36},
  year={1999},
  publisher={IEEE}
}



@misc{kpti,
 title={{KPTI/KAISER Meltdown Initial Performance Regressions}},
  url={http://www.brendangregg.com/blog/2018-02-09/kpti-kaiser-meltdown-performance.html},
  note={Accessed 2020-10-30}
}

@inproceedings{lipp2018meltdown,
  title={Meltdown: Reading kernel memory from user space},
  author={Lipp, Moritz and Schwarz, Michael and Gruss, Daniel and Prescher, Thomas and Haas, Werner and Fogh, Anders and Horn, Jann and Mangard, Stefan and Kocher, Paul and Genkin, Daniel and others},
  booktitle={27th $\{$USENIX$\}$ Security Symposium ($\{$USENIX$\}$ Security 18)},
  pages={973--990},
  year={2018}
}

@misc{acm-repr,
 title={{Artifact Review and Badging}},
  url={https://www.acm.org/publications/policies/artifact-review-and-badging-current},
  note={Accessed 2020-10-30}
}

@inproceedings{abadi2016tensorflow,
  title={Tensorflow: A system for large-scale machine learning},
  author={Abadi, Mart{\'\i}n and Barham, Paul and Chen, Jianmin and Chen, Zhifeng and Davis, Andy and Dean, Jeffrey and Devin, Matthieu and Ghemawat, Sanjay and Irving, Geoffrey and Isard, Michael and others},
  booktitle={12th $\{$USENIX$\}$ symposium on operating systems design and implementation ($\{$OSDI$\}$ 16)},
  pages={265--283},
  year={2016}
}

@article{austin2002simplescalar,
  title={SimpleScalar: An infrastructure for computer system modeling},
  author={Austin, Todd and Larson, Eric and Ernst, Dan},
  journal={Computer},
  volume={35},
  number={2},
  pages={59--67},
  year={2002},
  publisher={IEEE}
}

@misc{rocm,
  url={https://github.com/RadeonOpenCompute/ROCm-Device-Libs},
  journal={ROCm Device Libraries},
  note={Accessed 2020-10-30}
}

@misc{gcn3,
  url={http://developer.amd.com/wordpress/media/2013/12/AMD_GCN3_Instruction_Set_Architecture_rev1.1.pdf},
  journal={AMD GCN3 Instruction Set Architecture},
  note={Accessed 2020-10-30}
}

@misc{celery,
  url={https://docs.celeryproject.org},
  journal={The Celery Project},
  note={Accessed 2020-10-26}
}

@misc{matplotlib,
  url={https://matplotlib.org},
  journal={Matplotlib},
  note={Accessed 2020-10-28}
}

@misc{packer,
  url={https://www.packer.io},
  journal={Packer},
  note={Accessed 2020-10-26}
}

@misc{mongodb,
  url={https://www.mongodb.com},
  journal={MongoDB},
  note={Accessed 2020-10-26}
}

@misc{jupyter,
  url={https://jupyter.org/},
  journal={Project Jupyter},
  note={Accessed 2020-10-19}
}

@misc{boot-exit-run-script,
  title = {gem5 Resources. Resource: boot-exit run script},
  howpublished = {\url{https://gem5.googlesource.com/public/gem5-resources/+/31924b6f49a33b632b356b2ab24be801e554a987/src/boot-exit/configs}},
  note = {Git repository at revision '31924b6'}
}

@misc{spec2017-resource,
  title = {gem5 Resources. Resource: SPEC 2017},
  howpublished = {\url{https://gem5.googlesource.com/public/gem5-resources/+/31924b6f49a33b632b356b2ab24be801e554a987/src/spec-2017}},
  note = {Git repository at revision '31924b6'}
}

@misc{spec2006-resource,
  title = {gem5 Resources. Resource: SPEC 2006},
  howpublished = {\url{https://gem5.googlesource.com/public/gem5-resources/+/31924b6f49a33b632b356b2ab24be801e554a987/src/spec-2006}},
  note = {Git repository at revision '31924b6'}
}

@misc{linux-kernel,
  title = {gem5 Resources. Resource: linux-kernel},
  howpublished = {\url{https://gem5.googlesource.com/public/gem5-resources/+/31924b6f49a33b632b356b2ab24be801e554a987/src/linux-kernel}},
  note = {Git repository at revision '31924b6'}
}

@misc{boot-exit,
  title = {gem5 Resources. Resource: boot-exit},
  howpublished = {\url{https://gem5.googlesource.com/public/gem5-resources/+/31924b6f49a33b632b356b2ab24be801e554a987/src/boot-exit}},
  note = {Git repository at revision '31924b6'}
}

@misc{gnc3-docker,
  title = {gem5 Resources. Resource: GNC3 GPU Docker},
  howpublished = {\url{https://gem5.googlesource.com/public/gem5/+/2a4357bfd0c688a19cfd6b1c600bb2d2d6fa6151/util/dockerfiles/gcn-gpu}},
  note = {Git repository at revision '2a4357b'}
}

@misc{parsec-configs,
  title = {gem5 Resources. Resource: PARSEC},
  howpublished = {\url{https://gem5.googlesource.com/public/gem5-resources/+/31924b6f49a33b632b356b2ab24be801e554a987/src/parsec}},
  note = {Git repository at revision '31924b6'}
}


@phdthesis{bienia2011benchmarking,
  author = {Christian Bienia},
  title = {Benchmarking Modern Multiprocessors},
  school = {Princeton University},
  year      = {2011},
  month     = {January}
}

@article{binkert2011gem5,
  title={The gem5 simulator},
  author={Binkert, Nathan and Beckmann, Bradford and Black, Gabriel and Reinhardt, Steven K and Saidi, Ali and Basu, Arkaprava and Hestness, Joel and Hower, Derek R and Krishna, Tushar and Sardashti, Somayeh and others},
  journal={ACM SIGARCH computer architecture news},
  volume={39},
  number={2},
  pages={1--7},
  year={2011},
  publisher={ACM New York, NY, USA}
}

@article{rosenfeld2011dramsim2,
  title={DRAMSim2: A cycle accurate memory system simulator},
  author={Rosenfeld, Paul and Cooper-Balis, Elliott and Jacob, Bruce},
  journal={IEEE computer architecture letters},
  volume={10},
  number={1},
  pages={16--19},
  year={2011},
  publisher={IEEE}
}

@article{lowepower2020gem5,
    title={The gem5 Simulator: Version 20.0+},
    author={Jason Lowe-Power and others},
    year={2020},
    eprint={2007.03152},
    archivePrefix={arXiv},
    primaryClass={cs.AR}
}

@inproceedings{oleksenko2017fex,
  title={Fex: A software systems evaluator},
  author={Oleksenko, Oleksii and Kuvaiskii, Dmitrii and Bhatotia, Pramod and Fetzer, Christof},
  booktitle={2017 47th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN)},
  pages={543--550},
  year={2017},
  organization={IEEE}
}

@inproceedings{oliveira2018occam,
  title={Occam: Software environment for creating reproducible research},
  author={Oliveira, Lu{\'\i}s and Wilkinson, David and Moss{\'e}, Daniel and Childers, Bruce R},
  booktitle={2018 IEEE 14th International Conference on e-Science (e-Science)},
  pages={394--395},
  year={2018},
  organization={IEEE}
}

@inproceedings{walker2018hardware,
  title={Hardware-Validated CPU Performance and Energy Modelling},
  author={Walker, Matthew and Bischoff, Sascha and Diestelhorst, Stephan and Merrett, Geoff and Al-Hashimi, Bashir},
  booktitle={Performance Analysis of Systems and Software (ISPASS), 2018 IEEE International Symposium on},
  pages={44--53},
  year={2018},
  organization={IEEE}
}

@article{jo2018diagsim,
  title={DiagSim: Systematically diagnosing simulators for healthy simulations},
  author={Jo, Jae-Eon and Lee, Gyu-Hyeon and Jang, Hanhwi and Lee, Jaewon and Ajdari, Mohammadamin and Kim, Jangwoo},
  journal={ACM Transactions on Architecture and Code Optimization (TACO)},
  volume={15},
  number={1},
  pages={1--27},
  year={2018},
  publisher={ACM New York, NY, USA}
}

@Misc{CK,
  title = {{Collective Knowledge}},
  note = {Retrieved from \url{https://cknowledge.org/}},
  year = {2020}
}

@inproceedings{sinclair2017heterosync,
  title={HeteroSync: A benchmark suite for fine-grained synchronization on tightly coupled GPUs},
  author={Sinclair, Matthew D and Alsop, Johnathan and Adve, Sarita V},
  booktitle={2017 IEEE International Symposium on Workload Characterization (IISWC)},
  pages={239--249},
  year={2017},
  organization={IEEE}
}

@incollection{dong2017dnnmark,
  title={DNNMark: A deep neural network benchmark suite for gpus},
  author={Dong, Shi and Kaeli, David},
  booktitle={Proceedings of the General Purpose GPUs},
  pages={63--72},
  year={2017}
}

@inproceedings{hansson2014simulating,
  title={Simulating DRAM controllers for future system architecture exploration},
  author={Hansson, Andreas and Agarwal, Neha and Kolli, Aasheesh and Wenisch, Thomas and Udipi, Aniruddha N},
  booktitle={2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)},
  pages={201--210},
  year={2014},
  organization={IEEE}
}

@article{beamer2015gap,
  title={The GAP benchmark suite},
  author={Beamer, Scott and Asanovi{\'c}, Krste and Patterson, David},
  journal={arXiv preprint arXiv:1508.03619},
  year={2015}
}

@INPROCEEDINGS{GutierrezBeckmann2018amdgem5,
  author={A. {Gutierrez} and B. M. {Beckmann} and A. {Dutu} and J. {Gross} and M. {LeBeane} and J. {Kalamatianos} and O. {Kayiran} and M. {Poremba} and B. {Potter} and S. {Puthoor} and M. D. {Sinclair} and M. {Wyse} and J. {Yin} and X. {Zhang} and A. {Jain} and T. {Rogers}},
  booktitle={{24th IEEE International Symposium on High Performance Computer Architecture}},
  series = {HPCA},
  title={{Lost in Abstraction: Pitfalls of Analyzing GPUs at the Intermediate Language Level}},
  year={2018},
  volume={},
  number={},
  pages={608-619},
  doi={10.1109/HPCA.2018.00058}
}

@article{StuartOwens2011-syncPrims,
  author    = {Jeff A. Stuart and
               John D. Owens},
  title     = {{Efficient Synchronization Primitives for GPUs}},
  journal   = {CoRR},
  volume    = {abs/1110.4623},
  year      = {2011},
  url       = {http://arxiv.org/abs/1110.4623},
  archivePrefix = {arXiv},
  eprint    = {1110.4623},
  timestamp = {Mon, 13 Aug 2018 16:48:13 +0200},
  biburl    = {https://dblp.org/rec/journals/corr/abs-1110-4623.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@misc{hipSampleApps,
  title = {{HIP Sample Apps}},
  howpublished = {\url{ https://github.com/ROCm-Developer-Tools/HIP/tree/master/samples/2_Cookbook}},
  year = {2020},
  author = {AMD},
}

@misc{dcacheGem5Code,
 title={{The source code of the Unified DRAM Cache Controller Model for 3DXPoint Memory Systems in gem5}},
  url={https://doi.org/10.5281/zenodo.7761940},
}
