create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status0[0]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status0[1]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status0[2]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status0[3]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status0[4]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status0[5]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status0[6]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status0[7]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status0[8]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status0[9]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status0[10]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status0[11]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status0[12]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status0[13]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status0[14]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status0[15]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status0[16]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status0[17]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status0[18]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status0[19]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status0[20]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status0[21]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status0[22]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status0[23]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status0[24]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status0[25]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status0[26]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status0[27]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status0[28]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status0[29]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status0[30]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status[0]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status[1]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status[2]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status[3]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status[4]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status[5]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status[6]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status[7]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status[8]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status[9]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status[10]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status[11]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status[12]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status[13]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status[14]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status[15]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status[16]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status[17]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status[18]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status[19]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status[20]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status[21]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status[22]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status[23]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status[24]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status[25]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status[26]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status[27]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status[28]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status[29]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status[30]} {design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status[0]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status[1]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status[2]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status[3]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status[4]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status[5]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status[6]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status[7]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status[8]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status[9]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status[10]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status[11]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status[12]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status[13]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status[14]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status[15]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status[16]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status[17]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status[18]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status[19]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status[20]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status[21]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status[22]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status[23]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status[24]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status[25]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status[26]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status[27]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status[28]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status[29]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status[30]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status0[0]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status0[1]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status0[2]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status0[3]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status0[4]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status0[5]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status0[6]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status0[7]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status0[8]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status0[9]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status0[10]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status0[11]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status0[12]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status0[13]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status0[14]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status0[15]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status0[16]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status0[17]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status0[18]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status0[19]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status0[20]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status0[21]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status0[22]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status0[23]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status0[24]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status0[25]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status0[26]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status0[27]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status0[28]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status0[29]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status0[30]} {design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list design_1_i/system_ila_0/inst/slot_3_apcs/inst/pc_status_i]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list design_1_i/system_ila_0/inst/slot_4_apcs/inst/pc_status_i]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
