$comment
	File created using the following command:
		vcd file full_adder.msim.vcd -direction
$end
$date
	Sat Mar 23 18:38:32 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module full_adder_vhd_vec_tst $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # Cin $end
$var wire 1 $ Cout $end
$var wire 1 % S $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var wire 1 ) devoe $end
$var wire 1 * devclrn $end
$var wire 1 + devpor $end
$var wire 1 , ww_devoe $end
$var wire 1 - ww_devclrn $end
$var wire 1 . ww_devpor $end
$var wire 1 / ww_A $end
$var wire 1 0 ww_B $end
$var wire 1 1 ww_Cin $end
$var wire 1 2 ww_Cout $end
$var wire 1 3 ww_S $end
$var wire 1 4 \Cout~output_o\ $end
$var wire 1 5 \S~output_o\ $end
$var wire 1 6 \A~input_o\ $end
$var wire 1 7 \Cin~input_o\ $end
$var wire 1 8 \B~input_o\ $end
$var wire 1 9 \Cout~0_combout\ $end
$var wire 1 : \S~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
1'
x(
1)
1*
1+
1,
1-
1.
0/
00
01
02
03
04
05
06
07
08
09
0:
$end
#250000
1"
10
18
1:
15
13
1%
#500000
0"
1!
1#
00
1/
11
17
16
08
19
0:
05
14
03
12
0%
1$
#750000
1"
10
18
1:
15
13
1%
#1000000
