$date
2024-01-15T11:08+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module ElbPipe $end
 $var wire 1 " DecoupledIO_mid_10_ready $end
 $var wire 1 $ DecoupledIO_mid_7_valid $end
 $var wire 8 * DecoupledIO_mid_6_bits $end
 $var wire 1 , DecoupledIO_mid_2_ready $end
 $var wire 1 0 DecoupledIO_mid_5_ready $end
 $var wire 1 1 DecoupledIO_mid_0_valid $end
 $var wire 8 5 DecoupledIO_mid_0_bits $end
 $var wire 1 ? DecoupledIO_mid_8_ready $end
 $var wire 1 E io_s_side_valid $end
 $var wire 1 I SkidBufferTempt_8 $end
 $var wire 8 V DecoupledIO_mid_7_bits $end
 $var wire 8 Z DecoupledIO_mid_2_bits $end
 $var wire 1 \ SkidBufferTempt_2 $end
 $var wire 8 a DecoupledIO_mid_1_bits $end
 $var wire 1 g DecoupledIO_mid_3_valid $end
 $var wire 1 n SkidBufferTempt_5 $end
 $var wire 1 u DecoupledIO_mid_1_ready $end
 $var wire 1 z io_m_side_valid $end
 $var wire 8 { DecoupledIO_mid_8_bits $end
 $var wire 1 | DecoupledIO_mid_6_valid $end
 $var wire 1 "& io_s_side_ready $end
 $var wire 8 "( io_s_side_bits $end
 $var wire 1 ") DecoupledIO_mid_9_valid $end
 $var wire 1 "+ DecoupledIO_mid_4_ready $end
 $var wire 8 ", DecoupledIO_mid_3_bits $end
 $var wire 8 "- io_m_side_bits $end
 $var wire 1 ". DecoupledIO_mid_2_valid $end
 $var wire 1 "4 SkidBufferTempt_4 $end
 $var wire 1 "6 DecoupledIO_mid_7_ready $end
 $var wire 8 "8 DecoupledIO_mid_9_bits $end
 $var wire 1 "; clock $end
 $var wire 1 "< SkidBufferTempt_7 $end
 $var wire 8 "> DecoupledIO_mid_10_bits $end
 $var wire 1 "A DecoupledIO_mid_0_ready $end
 $var wire 8 "F DecoupledIO_mid_4_bits $end
 $var wire 1 "G DecoupledIO_mid_3_ready $end
 $var wire 1 "K SkidBufferTempt_1 $end
 $var wire 1 "[ DecoupledIO_mid_10_valid $end
 $var wire 1 "b DecoupledIO_mid_5_valid $end
 $var wire 8 "p DecoupledIO_mid_5_bits $end
 $var wire 1 "z SkidBufferTempt_9 $end
 $var wire 1 "} DecoupledIO_mid_8_valid $end
 $var wire 1 #$ SkidBufferTempt_3 $end
 $var wire 1 #) reset $end
 $var wire 1 #* io_m_side_ready $end
 $var wire 1 #/ DecoupledIO_mid_6_ready $end
 $var wire 1 #0 DecoupledIO_mid_1_valid $end
 $var wire 1 #4 SkidBufferTempt_6 $end
 $var wire 1 #9 DecoupledIO_mid_9_ready $end
 $var wire 1 #: DecoupledIO_mid_4_valid $end
 $var wire 1 #> SkidBufferTempt $end
  $scope module SkidBufferTempt_6 $end
   $var wire 1 ! sel $end
   $var wire 1 ' clock $end
   $var wire 1 ( remove $end
   $var wire 1 6 io_m_side_ready $end
   $var wire 1 [ En0 $end
   $var wire 1 h reset $end
   $var wire 1 o io_s_side_valid $end
   $var wire 8 x Reg1 $end
   $var wire 1 "0 insert $end
   $var wire 2 "@ state $end
   $var wire 8 "S io_m_side_bits $end
   $var wire 1 "a io_m_side_valid $end
   $var wire 8 "o Reg0 $end
   $var wire 1 "s io_s_side_ready $end
   $var wire 8 "t io_s_side_bits $end
   $var wire 8 "x sel_o $end
   $var wire 1 #1 En1 $end
  $upscope $end
  $scope module SkidBufferTempt_3 $end
   $var wire 1 7 io_m_side_ready $end
   $var wire 1 9 sel $end
   $var wire 1 F En1 $end
   $var wire 8 R Reg0 $end
   $var wire 1 ` reset $end
   $var wire 1 b insert $end
   $var wire 1 i io_s_side_valid $end
   $var wire 8 "* io_m_side_bits $end
   $var wire 2 "/ state $end
   $var wire 1 "5 En0 $end
   $var wire 8 ": io_s_side_bits $end
   $var wire 8 "] sel_o $end
   $var wire 1 "^ remove $end
   $var wire 1 "e io_m_side_valid $end
   $var wire 1 "m clock $end
   $var wire 8 "~ Reg1 $end
   $var wire 1 #! io_s_side_ready $end
  $upscope $end
  $scope module SkidBufferTempt_7 $end
   $var wire 1 ; sel $end
   $var wire 1 < io_m_side_ready $end
   $var wire 1 J En1 $end
   $var wire 1 f insert $end
   $var wire 2 q state $end
   $var wire 1 r io_s_side_valid $end
   $var wire 8 s io_m_side_bits $end
   $var wire 8 "1 io_s_side_bits $end
   $var wire 1 "? En0 $end
   $var wire 8 "C Reg1 $end
   $var wire 8 "D sel_o $end
   $var wire 1 "H io_m_side_valid $end
   $var wire 1 "N clock $end
   $var wire 1 "{ remove $end
   $var wire 1 #( io_s_side_ready $end
   $var wire 8 #8 Reg0 $end
   $var wire 1 #< reset $end
  $upscope $end
  $scope module SkidBufferTempt_4 $end
   $var wire 8 # Reg1 $end
   $var wire 1 - insert $end
   $var wire 1 = io_m_side_ready $end
   $var wire 8 C io_m_side_bits $end
   $var wire 2 D state $end
   $var wire 8 _ io_s_side_bits $end
   $var wire 1 p sel $end
   $var wire 8 v Reg0 $end
   $var wire 8 w sel_o $end
   $var wire 1 y io_s_side_valid $end
   $var wire 1 "! En1 $end
   $var wire 1 "7 remove $end
   $var wire 1 "= clock $end
   $var wire 1 "I io_m_side_valid $end
   $var wire 1 "Y io_s_side_ready $end
   $var wire 1 "q En0 $end
   $var wire 1 #, reset $end
  $upscope $end
  $scope module SkidBufferTempt_8 $end
   $var wire 2 % state $end
   $var wire 8 8 io_m_side_bits $end
   $var wire 8 @ Reg0 $end
   $var wire 1 B insert $end
   $var wire 8 H io_s_side_bits $end
   $var wire 1 M io_m_side_ready $end
   $var wire 1 X clock $end
   $var wire 8 ] sel_o $end
   $var wire 1 ~ io_s_side_valid $end
   $var wire 1 "" sel $end
   $var wire 1 "3 En1 $end
   $var wire 1 "J remove $end
   $var wire 1 "T io_m_side_valid $end
   $var wire 8 "g Reg1 $end
   $var wire 1 "j io_s_side_ready $end
   $var wire 1 "n reset $end
   $var wire 1 #+ En0 $end
  $upscope $end
  $scope module SkidBufferTempt $end
   $var wire 8 . io_s_side_bits $end
   $var wire 1 2 reset $end
   $var wire 1 A En0 $end
   $var wire 1 K io_m_side_valid $end
   $var wire 1 L insert $end
   $var wire 8 N Reg1 $end
   $var wire 1 "# io_s_side_ready $end
   $var wire 2 "2 state $end
   $var wire 8 "9 Reg0 $end
   $var wire 1 "Q io_m_side_ready $end
   $var wire 1 "V remove $end
   $var wire 1 "c clock $end
   $var wire 8 "k sel_o $end
   $var wire 1 #' sel $end
   $var wire 1 #2 En1 $end
   $var wire 1 #3 io_s_side_valid $end
   $var wire 8 #@ io_m_side_bits $end
  $upscope $end
  $scope module SkidBufferTempt_9 $end
   $var wire 1 + En0 $end
   $var wire 1 3 clock $end
   $var wire 1 Y io_m_side_ready $end
   $var wire 1 ^ remove $end
   $var wire 1 l io_s_side_valid $end
   $var wire 8 m Reg0 $end
   $var wire 1 t reset $end
   $var wire 2 "M state $end
   $var wire 8 "_ io_m_side_bits $end
   $var wire 1 "` io_m_side_valid $end
   $var wire 1 "h sel $end
   $var wire 1 "i insert $end
   $var wire 1 "u En1 $end
   $var wire 1 "y io_s_side_ready $end
   $var wire 8 ## io_s_side_bits $end
   $var wire 8 #% sel_o $end
   $var wire 8 #? Reg1 $end
  $upscope $end
  $scope module SkidBufferTempt_1 $end
   $var wire 8 / io_m_side_bits $end
   $var wire 2 4 state $end
   $var wire 1 : io_m_side_ready $end
   $var wire 8 O io_s_side_bits $end
   $var wire 8 e sel_o $end
   $var wire 1 j remove $end
   $var wire 1 k clock $end
   $var wire 1 } io_s_side_valid $end
   $var wire 8 "' Reg1 $end
   $var wire 1 "L io_m_side_valid $end
   $var wire 1 "O sel $end
   $var wire 1 "P io_s_side_ready $end
   $var wire 1 "X En1 $end
   $var wire 1 "v insert $end
   $var wire 1 "w reset $end
   $var wire 8 "| Reg0 $end
   $var wire 1 #& En0 $end
  $upscope $end
  $scope module SkidBufferTempt_5 $end
   $var wire 8 & io_m_side_bits $end
   $var wire 8 G sel_o $end
   $var wire 1 P remove $end
   $var wire 8 S Reg1 $end
   $var wire 1 T clock $end
   $var wire 1 U io_m_side_ready $end
   $var wire 1 d io_s_side_valid $end
   $var wire 8 "B Reg0 $end
   $var wire 1 "R sel $end
   $var wire 1 "U io_m_side_valid $end
   $var wire 1 "W reset $end
   $var wire 1 "\ En1 $end
   $var wire 1 "l io_s_side_ready $end
   $var wire 1 #" insert $end
   $var wire 2 #5 state $end
   $var wire 1 #6 En0 $end
   $var wire 8 #A io_s_side_bits $end
  $upscope $end
  $scope module SkidBufferTempt_2 $end
   $var wire 8 ) Reg0 $end
   $var wire 1 > clock $end
   $var wire 1 Q io_m_side_ready $end
   $var wire 1 W En0 $end
   $var wire 1 c io_s_side_valid $end
   $var wire 1 "$ reset $end
   $var wire 1 "% insert $end
   $var wire 8 "E Reg1 $end
   $var wire 1 "Z io_m_side_valid $end
   $var wire 1 "d io_s_side_ready $end
   $var wire 8 "f io_m_side_bits $end
   $var wire 1 "r En1 $end
   $var wire 8 #- io_s_side_bits $end
   $var wire 2 #. state $end
   $var wire 8 #7 sel_o $end
   $var wire 1 #; sel $end
   $var wire 1 #= remove $end
  $upscope $end
$upscope $end
$enddefinitions $end
$dumpvars
0X
0"L
0"7
0""
b00 D
b00000000 "(
0o
0"c
0=
b00000000 G
b00000000 *
0"P
0#1
b00000000 #?
b00000000 s
0"J
0#+
b00 %
0"v
b00000000 &
b00000000 "o
0g
0"[
0#'
0#<
0")
b00000000 #-
0~
0"r
0L
0#!
0"#
b00000000 V
b00000000 "1
0[
0F
0z
0"n
0r
0"Q
0"<
0#2
0+
b00000000 R
b00000000 5
b00000000 "~
0W
b00000000 a
0"j
0"U
0#6
b00000000 /
b00000000 "x
b00 "/
b00000000 "F
0"l
0p
0"d
0"O
0#0
b00 q
0>
b00000000 e
06
b00000000 ]
0!
b00000000 "t
0"4
b00000000 #8
b00000000 "B
b00000000 ##
0"}
b00000000 ":
0l
0"`
0"K
0#,
0#$
b00000000 v
0:
0".
0"w
0f
0"Z
0#&
0#;
0I
0Q
b00000000 S
b00000000 )
0`
0"?
b00000000 @
b00000000 #
0b
0"V
0E
00
0"$
0(
0"u
b00000000 O
b00000000 "f
0?
0"=
b00000000 #A
b00000000 "C
0u
0"i
0"T
0;
b00000000 "E
b00 "M
b00 #.
0"N
0#/
b00000000 "*
0"e
0i
0T
b00000000 {
0"3
0"H
07
0"
b00000000 #7
0#)
0k
09
b00000000 C
0"a
0P
b00000000 w
03
b00000000 Z
b00 4
0|
0J
0-
0"z
0#>
b00 #5
b00000000 "k
0"+
b00000000 "9
b00000000 N
0c
0"W
b00000000 m
01
0"%
0"Y
0#:
b00000000 "|
b00000000 "g
b00000000 "_
b00000000 #@
b00000000 "-
0t
0"h
0#4
0B
0"6
0"!
b00000000 "D
b00000000 #%
b00000000 "'
0n
0Y
b00000000 x
0'
0<
b00000000 ">
b00000000 "]
b00000000 H
0"{
0j
0U
0"I
0#*
0M
b00 "@
b00000000 _
0d
02
0"b
b00000000 "p
0"0
b00000000 "S
0"y
0}
0h
0"\
0"G
0#(
0K
0#=
0"q
b00000000 "8
0"s
0"^
b00000000 8
0"A
0#"
0y
0"m
0"X
0#9
0\
0";
0"&
b00 "2
b00000000 ",
0^
0"R
0#3
0A
0,
0"5
0$
b00000000 .
$end
#0
1"+
1Q
1<
1"A
1"$
1"W
1"u
1J
1h
1#9
1"X
16
1"n
1"Y
17
1M
10
1F
1"6
1"!
12
1"j
1"#
1#/
1"l
1t
1"d
1,
1u
1`
1#1
1"P
1"3
1#2
1"Q
1Y
1#*
1=
1#,
1?
1"w
1U
1#<
1"\
1#(
1"G
1:
1"r
1#)
1#!
1"s
#1
13
1T
1"m
1X
1"c
1k
1'
1";
1"N
1>
1"=
#6
03
b00001010 #@
0"$
0"W
b00001010 5
0h
1K
0";
0"n
1L
0"=
11
02
1z
b00001010 "k
0"N
0t
0"m
0`
0X
0'
b00001010 "-
0#,
0>
0T
0"w
0"c
0k
0#<
0#)
#11
13
1"m
b01 "2
1X
b00001010 .
0#2
1"v
1'
1";
b00001010 a
b00001010 /
1>
1#3
1"=
1"L
1T
b00001010 N
1"c
1k
b00001010 e
1"V
1"N
1#0
#16
03
0T
0"m
0X
0"c
0k
0'
0";
0"N
0>
0"=
#21
13
1"m
1X
b01 4
b00001010 "f
1}
1"%
0"X
1'
1";
b00001010 Z
b00001010 "'
1"Z
1j
1>
1".
1"=
1T
1"c
1k
b00001010 #7
b00001010 O
1"N
#26
03
0T
0"m
0X
0"c
0k
0'
0";
0"N
0>
0"=
#31
13
1"m
1"e
b00001010 ",
1X
1g
1'
1";
1>
1b
1"=
b00001010 #-
1T
1c
b00001010 "E
1"c
1k
b01 #.
1#=
1"N
b00001010 "*
b00001010 "]
0"r
#36
03
0T
0"m
0X
0"c
0k
0'
0";
0"N
0>
0"=
#41
b00001010 ":
13
1"m
1-
1"^
1X
b00001010 C
1"I
b00001010 w
1'
1";
1i
1#:
b00001010 "~
1>
1"=
1T
b01 "/
0F
1"c
1k
b00001010 "F
1"N
#46
03
0T
0"m
0X
0"c
0k
0'
0";
0"N
0>
0"=
#51
13
1"m
1#"
1X
b00001010 &
b01 D
1'
1";
1>
1"=
b00001010 "p
1T
1"b
1y
0"!
1"c
b00001010 #
b00001010 G
1"7
1"U
1k
1"N
b00001010 _
#56
03
0T
0"m
0X
0"c
0k
0'
0";
0"N
0>
0"=
#61
13
1"m
1X
b00001010 S
1'
1";
b00001010 #A
1>
1"a
1"=
1T
b00001010 "S
1d
b00001010 "x
b01 #5
1"0
1k
1"c
b00001010 *
0"\
1"N
1|
1P
#66
03
0T
0"m
0X
0"c
0k
0'
0";
0"N
0>
0"=
#71
13
1f
1"m
b00001010 "t
0#1
1X
1'
1";
1o
b00001010 x
1(
1>
1"=
1T
b00001010 "D
b00001010 s
1"c
1k
b00001010 V
1$
1"N
1"H
b01 "@
#76
03
0T
0"m
0X
0"c
0k
0'
0";
0"N
0>
0"=
#81
13
1B
1"m
1X
0J
b00001010 "C
1'
1";
1"}
1>
b01 q
1"=
1T
1r
1"T
1"c
b00001010 8
1k
b00001010 "1
b00001010 ]
b00001010 {
1"N
1"{
#86
03
0T
0"m
0X
0"c
0k
0'
0";
0"N
0>
0"=
#91
13
1"m
b00001010 "_
1X
b01 %
0"3
b00001010 "g
1'
1";
1~
1"J
1"`
1>
1"=
1T
b00001010 #%
1"i
1"c
1k
b00001010 H
b00001010 "8
1")
1"N
#96
03
0T
0"m
0X
0"c
0k
0'
0";
0"N
0>
0"=
#101
b00001010 #?
13
1"m
1X
b00001010 ##
1'
1";
1E
1>
1"=
1T
b00001010 ">
1"c
b00001010 "(
1"[
1k
b01 "M
1l
1+
1"N
#106
03
0T
0"m
0X
0"c
0k
0'
0";
0"N
0>
0"=
#111
13
1"m
1X
1"3
0Y
0#9
1'
1";
0"J
1#+
1"h
1>
1"=
1T
0"i
1"c
1k
0"j
b10 "M
0+
b00001010 m
1"N
#116
03
0T
0"m
0X
0"c
0k
0'
0";
0"N
0>
0"=
#121
13
0B
1"m
b10 %
1X
1J
1'
1";
0#+
1>
0M
1"=
1T
0?
b00001010 @
1"?
1"c
1k
1""
0#(
1"N
0"{
#126
03
0T
0"m
0X
0"c
0k
0'
0";
0"N
0>
0"=
#131
13
0f
1"m
0<
1#1
1X
b00001010 #8
1'
1";
0(
1[
1>
b10 q
1"=
1T
0"6
0"?
1"c
1k
1"N
1;
0"s
#136
03
0T
0"m
0X
0"c
0k
0'
0";
0"N
0>
0"=
#141
13
1"m
1X
1'
1";
06
0[
b00001010 "o
1>
1"=
1!
1T
0"0
1"c
1k
1#6
1"\
1"N
0#/
0"l
0P
b10 "@
#146
03
0T
0"m
0X
0"c
0k
0'
0";
0"N
0>
0"=
#151
13
1"m
0#"
1X
b00001010 "B
1'
1";
0"Y
1>
1"R
1"=
1T
00
1"q
0U
1"!
b10 #5
1"c
1k
0"7
0#6
1"N
#156
03
0T
0"m
0X
0"c
0k
0'
0";
0"N
0>
0"=
#161
0"^
13
1"m
0-
1X
b00001010 v
b10 D
1'
1";
1"5
0=
1p
1>
1"=
1T
0"q
1F
1"c
1k
1"N
0#!
0"+
#166
03
0T
0"m
0X
0"c
0k
0'
0";
0"N
0>
0"=
#171
13
1"m
1X
b00001010 R
1'
1";
0"5
07
1>
0b
1"=
1T
b10 "/
1"c
1k
19
0#=
0"G
1W
1"N
1"r
0"d
#176
03
0T
0"m
0X
0"c
0k
0'
0";
0"N
0>
0"=
#181
13
1"m
0Q
0"P
1X
0"%
1"X
1'
1";
0j
1#;
1>
b00001010 )
1"=
1T
1#&
1"c
1k
b10 #.
0W
1"N
0,
#186
03
0T
0"m
0X
0"c
0k
0'
0";
0"N
0>
0"=
#191
13
1"m
0u
1X
b10 4
1#2
b00001010 "|
0"v
1'
1";
1>
1"=
1T
0#&
1"c
1k
0"#
0"V
0:
1"N
1A
1"O
#196
03
0T
0"m
0X
0"c
0k
0'
0";
0"N
0>
0"=
#201
13
1"m
b10 "2
0"A
1X
0"Q
0#*
1'
1";
0L
1>
1"=
1T
1"c
1k
1#'
1"N
b00001010 "9
0A
#206
03
0T
0"m
0X
0"c
0k
0'
0";
0"N
0>
0"=
#211
13
1T
1"m
1X
1"c
1k
1'
1";
1"N
1>
1"=
#216
03
0T
0"m
0X
0"c
0k
0'
0";
0"N
0>
0"=
#221
13
1T
1"m
1X
1"c
1k
1'
1";
1"N
1>
1"=
#226
03
0T
0"m
0X
0"c
0k
0'
0";
0"N
0>
0"=
#231
13
1T
1"m
1X
1"c
1k
1'
1";
1"N
1>
1"=
#236
03
0T
0"m
0X
0"c
0k
0'
0";
0"N
0>
0"=
#241
13
1T
1"m
1X
1"c
1k
1'
1";
1"N
1>
1"=
#246
03
0T
0"m
0X
0"c
0k
0'
0";
0"N
0>
0"=
#251
13
1T
1"m
1X
1"c
1k
1'
1";
1"N
1>
1"=
#256
03
0T
0"m
0X
0"c
0k
0'
0";
0"N
0>
0"=
#261
13
1T
1"m
1X
1"c
1k
1'
1";
1"N
1>
1"=
#266
03
0T
0"m
0X
0"c
0k
0'
0";
0"N
0>
0"=
#271
13
1T
1"m
1X
1"c
1k
1'
1";
1"N
1>
1"=
#276
03
0T
0"m
0X
0"c
0k
0'
0";
0"N
0>
0"=
#281
13
1T
1"m
1X
1"c
1k
1'
1";
1"N
1>
1"=
#286
03
0T
0"m
0X
0"c
0k
0'
0";
0"N
0>
0"=
#291
13
1T
1"m
1X
1"c
1k
1'
1";
1"N
1>
1"=
#296
0z
0";
b00000000 "-
