<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: kv_ifu</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_kv_ifu'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_kv_ifu')">kv_ifu</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 63.26</td>
<td class="s9 cl rt"><a href="mod1276.html#Line" > 94.80</a></td>
<td class="s6 cl rt"><a href="mod1276.html#Cond" > 63.64</a></td>
<td class="s4 cl rt"><a href="mod1276.html#Toggle" > 47.91</a></td>
<td class="s3 cl rt"><a href="mod1276.html#FSM" > 37.14</a></td>
<td class="s7 cl rt"><a href="mod1276.html#Branch" > 72.83</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1276.html#inst_tag_74826"  onclick="showContent('inst_tag_74826')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_ifu</a></td>
<td class="s6 cl rt"> 63.26</td>
<td class="s9 cl rt"><a href="mod1276.html#Line" > 94.80</a></td>
<td class="s6 cl rt"><a href="mod1276.html#Cond" > 63.64</a></td>
<td class="s4 cl rt"><a href="mod1276.html#Toggle" > 47.91</a></td>
<td class="s3 cl rt"><a href="mod1276.html#FSM" > 37.14</a></td>
<td class="s7 cl rt"><a href="mod1276.html#Branch" > 72.83</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_kv_ifu'>
<hr>
<a name="inst_tag_74826"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy55.html#tag_urg_inst_74826" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_ifu</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 63.26</td>
<td class="s9 cl rt"><a href="mod1276.html#Line" > 94.80</a></td>
<td class="s6 cl rt"><a href="mod1276.html#Cond" > 63.64</a></td>
<td class="s4 cl rt"><a href="mod1276.html#Toggle" > 47.91</a></td>
<td class="s3 cl rt"><a href="mod1276.html#FSM" > 37.14</a></td>
<td class="s7 cl rt"><a href="mod1276.html#Branch" > 72.83</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 61.01</td>
<td class="s8 cl rt"> 89.86</td>
<td class="s7 cl rt"> 72.33</td>
<td class="s4 cl rt"> 49.63</td>
<td class="s1 cl rt"> 16.88</td>
<td class="s7 cl rt"> 76.35</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 73.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod371.html#inst_tag_16298" >kv_core</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3254.html#inst_tag_246730" id="tag_urg_inst_246730">u_ic_op_sext</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3254.html#inst_tag_246729" id="tag_urg_inst_246729">u_itlb_fill_va_sext</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3351.html#inst_tag_252912" id="tag_urg_inst_252912">u_kv_fq</a></td>
<td class="s9 cl rt"> 97.27</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 89.09</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2896.html#inst_tag_213616" id="tag_urg_inst_213616">u_kv_ic_op</a></td>
<td class="s3 cl rt"> 30.36</td>
<td class="s4 cl rt"> 47.54</td>
<td class="s2 cl rt"> 27.14</td>
<td class="s4 cl rt"> 44.17</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 32.95</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod48.html#inst_tag_1422" id="tag_urg_inst_1422">u_kv_pq</a></td>
<td class="s8 cl rt"> 88.57</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 93.92</td>
<td class="s6 cl rt"> 65.45</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.92</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2273_9.html#inst_tag_173108" id="tag_urg_inst_173108">u_prefetch_dw_offset_zext</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2273_9.html#inst_tag_173109" id="tag_urg_inst_173109">u_prefetch_line_offset_zext</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3254.html#inst_tag_246728" id="tag_urg_inst_246728">u_target_pc_va_extend</a></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_kv_ifu'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1276.html" >kv_ifu</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>250</td><td>237</td><td>94.80</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>59252</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>59267</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>59284</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>59316</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>59418</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>59432</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>59489</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>59500</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>59509</td><td>32</td><td>32</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>59555</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>59580</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>59589</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>59598</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>59615</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>59630</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>59668</td><td>9</td><td>6</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>59681</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>59696</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>59708</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>59725</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>59737</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>59755</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>59769</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>59789</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>59798</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>59813</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>59823</td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>59851</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>59902</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>59911</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>59921</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>59931</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>59940</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>59949</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>60037</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>60051</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>60078</td><td>18</td><td>18</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>60200</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>60241</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>60254</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>60267</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>60279</td><td>7</td><td>7</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
59251                       always @(posedge core_clk or negedge core_reset_n) begin
59252      1/1                  if (!core_reset_n) begin
59253      1/1                      fetch_ex9_last_is_xcpt_reg &lt;= 1'b0;
59254                           end
59255      1/1                  else if (ex9_lookup_valid) begin
59256      <font color = "red">0/1     ==>              fetch_ex9_last_is_xcpt_reg &lt;= fetch_ex9_last_is_xcpt_nx;</font>
59257                           end
                        MISSING_ELSE
59258                       end
59259                   
59260                       assign fetch_ex9_last_is_xcpt = fetch_ex9_last_is_xcpt_reg;
59261                       assign ex9_lookup_resp_done = (|fetch_ex9_resp_valid) | (f2_no_ack &amp; f2_pmp_fault &amp; fetch_ex9);
59262                       assign ex9_lookup_resp_valid_set = ex9_lookup_resp_done &amp; ~fetch_kill &amp; ~ic_op_req_pulse;
59263                       assign ex9_lookup_resp_valid_clr = ex9_lookup_resp_ready | fetch_kill | ic_op_req_pulse;
59264                       assign ex9_lookup_resp_valid_nx = (ex9_lookup_resp_valid &amp; ~ex9_lookup_resp_valid_clr) | ex9_lookup_resp_valid_set;
59265                       assign ex9_lookup_resp_valid_en = ex9_lookup_resp_valid_set | ex9_lookup_resp_valid_clr;
59266                       always @(posedge core_clk or negedge core_reset_n) begin
59267      1/1                  if (!core_reset_n) begin
59268      1/1                      ex9_lookup_resp_valid_reg &lt;= 1'b0;
59269                           end
59270      1/1                  else if (ex9_lookup_resp_valid_en) begin
59271      1/1                      ex9_lookup_resp_valid_reg &lt;= ex9_lookup_resp_valid_nx;
59272                           end
                        MISSING_ELSE
59273                       end
59274                   
59275                       assign ex9_lookup_resp_valid = ex9_lookup_resp_valid_reg;
59276                       assign ex9_lookup_resp_instr_nx = fetch_resp_inst[31:0];
59277                       assign ex9_lookup_resp_fault_nx = fetch_fault;
59278                       assign ex9_lookup_resp_fault_dcause_nx = f2_itlb_ecc_xcpt ? 3'b1 : f2_fetch_data_ecc_xcpt ? 3'd1 : f2_pmp_fault ? 3'd2 : f2_pma_fault ? 3'd4 : 3'd3;
59279                       assign ex9_lookup_resp_page_fault_nx = fetch_page_fault;
59280                       assign ex9_lookup_resp_ecc_corr_nx = fetch_ecc_corr;
59281                       assign ex9_lookup_resp_ecc_code_nx = fetch_ecc_code;
59282                       assign ex9_lookup_resp_ecc_ramid_nx = fetch_ecc_ramid;
59283                       always @(posedge core_clk or negedge core_reset_n) begin
59284      1/1                  if (!core_reset_n) begin
59285      1/1                      ex9_lookup_resp_instr_reg &lt;= 32'b0;
59286      1/1                      ex9_lookup_resp_fault_reg &lt;= 1'b0;
59287      1/1                      ex9_lookup_resp_fault_dcause_reg &lt;= 3'b0;
59288      1/1                      ex9_lookup_resp_page_fault_reg &lt;= 1'b0;
59289      1/1                      ex9_lookup_resp_ecc_corr_reg &lt;= 1'b0;
59290      1/1                      ex9_lookup_resp_ecc_code_reg &lt;= 8'b0;
59291      1/1                      ex9_lookup_resp_ecc_ramid_reg &lt;= 3'b0;
59292                           end
59293      1/1                  else if (ex9_lookup_resp_valid_set) begin
59294      <font color = "red">0/1     ==>              ex9_lookup_resp_instr_reg &lt;= ex9_lookup_resp_instr_nx;</font>
59295      <font color = "red">0/1     ==>              ex9_lookup_resp_fault_reg &lt;= ex9_lookup_resp_fault_nx;</font>
59296      <font color = "red">0/1     ==>              ex9_lookup_resp_fault_dcause_reg &lt;= ex9_lookup_resp_fault_dcause_nx;</font>
59297      <font color = "red">0/1     ==>              ex9_lookup_resp_page_fault_reg &lt;= ex9_lookup_resp_page_fault_nx;</font>
59298      <font color = "red">0/1     ==>              ex9_lookup_resp_ecc_corr_reg &lt;= ex9_lookup_resp_ecc_corr_nx;</font>
59299      <font color = "red">0/1     ==>              ex9_lookup_resp_ecc_code_reg &lt;= ex9_lookup_resp_ecc_code_nx;</font>
59300      <font color = "red">0/1     ==>              ex9_lookup_resp_ecc_ramid_reg &lt;= ex9_lookup_resp_ecc_ramid_nx;</font>
59301                           end
                        MISSING_ELSE
59302                       end
59303                   
59304                       assign ex9_lookup_resp_instr = ex9_lookup_resp_instr_reg;
59305                       assign ex9_lookup_resp_fault = ex9_lookup_resp_fault_reg;
59306                       assign ex9_lookup_resp_fault_dcause = ex9_lookup_resp_fault_dcause_reg;
59307                       assign ex9_lookup_resp_page_fault = ex9_lookup_resp_page_fault_reg;
59308                       assign ex9_lookup_resp_ecc_corr = ex9_lookup_resp_ecc_corr_reg;
59309                       assign ex9_lookup_resp_ecc_code = ex9_lookup_resp_ecc_code_reg;
59310                       assign ex9_lookup_resp_ecc_ramid = ex9_lookup_resp_ecc_ramid_reg;
59311                   endgenerate
59312                   assign vector_fetching_set = f0_valid &amp; f0_vectored &amp; fetch_issue &amp; (pf_req_type == 3'b0);
59313                   assign vector_fetching_clr = fetch_kill;
59314                   assign vector_fetching_nx = (vector_fetching &amp; ~vector_fetching_clr) | vector_fetching_set;
59315                   always @(posedge core_clk or negedge core_reset_n) begin
59316      1/1              if (!core_reset_n) begin
59317      1/1                  vector_fetching &lt;= 1'b0;
59318                       end
59319                       else begin
59320      1/1                  vector_fetching &lt;= vector_fetching_nx;
59321                       end
59322                   end
59323                   
59324                   assign vector_resume = vector_fetching;
59325                   wire tb_stall;
59326                   assign tb_stall = 1'b0;
59327                   assign fetch_stall = ipipe_ifu_stall | fq_full_stall | no_addr_valid_stall | (fetch_req_cs == ST_XCPT_STALL) | f2_stall | tb_stall;
59328                   assign req_valid = (init_ctr_done &amp; ~fetch_stall &amp; fetch_normal) | (redirect &amp; ~ipipe_ifu_stall &amp; ~redirect_for_cti) | (redirect &amp; ~ipipe_ifu_stall &amp; redirect_for_cti &amp; bpu_rd_ready) | (f0_valid &amp; ~init_ctr_done) | (f0_valid &amp; ~fetch_normal &amp; ~redirect &amp; ~(prefetch_valid &amp; fetch_stall) &amp; ~(fetch_ex9 &amp; (ipipe_ifu_stall | f2_stall)));
59329                   kv_sign_ext #(
59330                       .OW(EXTVALEN),
59331                       .IW(VALEN)
59332                   ) u_target_pc_va_extend (
59333                       .out(target_pc_va_extend),
59334                       .in(target_pc)
59335                   );
59336                   assign target_pc_offset = target_pc[OFFSET_MSB:OFFSET_LSB];
59337                   assign req_addr = redirect ? redirect_pc : f0_valid ? f0_pc : target_pc_va_extend;
59338                   assign req_bblk_start = redirect ? redirect_for_cti &amp; btb_support : f0_valid ? f0_bblk_start &amp; btb_support : target_bblk_start &amp; btb_support;
59339                   assign f0_valid_ilm_hit = (f0_pc[EXTVALEN - 1:ILM_AMSB + 1] == ILM_BASE[EXTVALEN - 1:ILM_AMSB + 1]) &amp; ~pf_req_type[2];
59340                   assign target_pc_hit_ilm = target_pc_va_extend[EXTVALEN - 1:ILM_AMSB + 1] == ILM_BASE[EXTVALEN - 1:ILM_AMSB + 1];
59341                   generate
59342                       if ((LM_ENABLE_CTRL_INT == 1)) begin:gen_lm_enable_ctrl
59343                           assign ilm_enable = csr_milmb_ien;
59344                       end
59345                       else begin:gen_lm_alway_on
59346                           wire nds_unused_lm_alway_on = csr_milmb_ien;
59347                           assign ilm_enable = 1'b1;
59348                       end
59349                   endgenerate
59350                   assign req_hit_ilm = ilm_enable &amp; (ILM_SIZE_KB != 0) &amp; (pf_req_type == 3'b0) &amp; (redirect ? redirect_pc_hit_ilm : f0_valid ? f0_valid_ilm_hit : target_pc_hit_ilm);
59351                   assign ifu_icu_req_wdata = {csr_mecc_code[7:0],ic_op_wdata[63:0]} &amp; {72{(fetch_req_cs != ST_ECC_INV) &amp; ~ecc_inv_for_xcpt &amp; ~ic_op_valid_pf[8]}};
59352                   assign ifu_icu_req_addr = req_addr[VALEN - 1:0];
59353                   assign ifu_icu_req_valid = (req_valid &amp; ~req_hit_ilm &amp; (~resp_sel_ilm | no_outstanding_req)) | (req_valid &amp; redirect &amp; ~redirect_pc_hit_ilm) | (req_valid &amp; redirect &amp; ~ilm_enable) | (req_valid &amp; ~req_hit_ilm &amp; pf_req_type[2]);
59354                   assign ifu_icu_req_type = pf_req_type;
59355                   assign ifu_icu_req_wecc = csr_mcache_ctl_ic_rwecc;
59356                   assign ifu_icu_req_nonseq = redirect | f0_valid | (target_bblk_start &amp; target_pred_taken) | ~(|target_pc_offset);
59357                   assign ifu_icu_req_tag = 1'b0;
59358                   assign ifu_icu_kill = fetch_kill;
59359                   assign ifu_icu_req_rd_word[0] = ~ifu_icu_req_addr[2] | (~redirect &amp; ~fetch_normal);
59360                   assign ifu_icu_req_rd_word[1] = ~target_rd_low_word_only | ~fetch_normal | redirect;
59361                   assign ifu_ilm_req_addr = req_addr[VALEN - 1:0];
59362                   assign ifu_ilm_req_valid = (req_valid &amp; (resp_sel_ilm | no_outstanding_req)) | (req_valid &amp; ilm_enable &amp; redirect);
59363                   assign ifu_ilm_req_stall = ~req_hit_ilm | resume | retry &amp; ~redirect;
59364                   assign ifu_ilm_req_tag = 1'b0;
59365                   assign ifu_ilm_kill = fetch_kill | (fetch_recover &amp; resp_sel_ilm) | (fetch_ex9 &amp; f0_valid) | ic_op_req_pulse;
59366                   kv_ic_op #(
59367                       .VALEN(VALEN),
59368                       .ICACHE_WAY(ICACHE_WAY),
59369                       .ICACHE_SIZE_KB(ICACHE_SIZE_KB),
59370                       .ICACHE_TAG_RAM_AW(ICACHE_TAG_RAM_AW),
59371                       .TAG_DW(NO_ECC_TAG_DW)
59372                   ) u_kv_ic_op (
59373                       .core_clk(core_clk),
59374                       .core_reset_n(core_reset_n),
59375                       .icache_disable_init(icache_disable_init),
59376                       .ic_self_reset_on(ic_self_reset_on),
59377                       .ifu_cctl_req(ifu_cctl_req),
59378                       .ifu_cctl_command(ifu_cctl_command),
59379                       .ifu_cctl_waddr(ifu_cctl_waddr),
59380                       .ifu_cctl_wdata(ifu_cctl_wdata),
59381                       .ifu_cctl_ack(ifu_cctl_ack),
59382                       .ifu_cctl_status(ifu_cctl_status),
59383                       .ifu_cctl_ecc_status(ifu_cctl_ecc_status),
59384                       .ifu_cctl_rdata(ifu_cctl_rdata),
59385                       .ifu_cctl_raddr(ifu_cctl_raddr),
59386                       .resume(resume),
59387                       .redirect(redirect),
59388                       .fencei_req(fencei_req),
59389                       .fencei_done(fencei_done),
59390                       .line_op_done(icu_ifu_line_op_req_done),
59391                       .ic_op_req_pulse(ic_op_req_pulse),
59392                       .ic_op_valid(ic_op_valid),
59393                       .ic_op_addr(ic_op_addr),
59394                       .ic_op_wdata(ic_op_wdata),
59395                       .icu_ifu_resp_status(icu_ifu_resp_status),
59396                       .icu_ifu_resp_rdata(icu_ifu_resp_rdata),
59397                       .f2_itlb_miss(f2_itlb_miss),
59398                       .f2_itlb_page_fault(f2_itlb_page_fault),
59399                       .f2_itlb_bus_error(f2_itlb_bus_error),
59400                       .f2_itlb_ecc_xcpt(f2_itlb_ecc_xcpt),
59401                       .f2_itlb_ecc_corr(f2_itlb_ecc_corr),
59402                       .f2_itlb_ecc_ramid(f2_itlb_ecc_ramid),
59403                       .f2_itlb_ecc_code(f2_itlb_ecc_code),
59404                       .f2_pmp_fault(f2_pmp_fault),
59405                       .f2_pma_fault(f2_pma_fault),
59406                       .f2_ecc_replay(f2_ecc_replay),
59407                       .f2_fetch_data_ecc_xcpt(f2_fetch_data_ecc_xcpt),
59408                       .f2_cctl_cacheability(f2_cctl_cacheability),
59409                       .all_mmu_req_done(all_mmu_req_done),
59410                       .icu_ifu_line_aq_done(icu_ifu_line_aq_done),
59411                       .icu_ifu_line_aq_error(icu_ifu_line_aq_error),
59412                       .cache_flush_index(cache_flush_index)
59413                   );
59414                   assign ifu_fence_done = fencei_done | ~ic_en | ime;
59415                   assign ic_op_valid_pf_nx = {9{~resume}} &amp; ic_op_valid;
59416                   assign ic_op_valid_pf_en = resume | (ic_op_valid != ic_op_valid_pf);
59417                   always @(posedge core_clk or negedge core_reset_n) begin
59418      1/1              if (!core_reset_n) begin
59419      1/1                  ic_op_valid_pf &lt;= {9{1'b0}};
59420                       end
59421      1/1              else if (ic_op_valid_pf_en) begin
59422      1/1                  ic_op_valid_pf &lt;= ic_op_valid_pf_nx;
59423                       end
                        MISSING_ELSE
59424                   end
59425                   
59426                   assign ic_self_reset_done = (ICACHE_SIZE_KB == 0) | (ic_self_reset &amp; (&amp;ic_flush_addr)) | icache_disable_init;
59427                   assign ic_self_reset = (ICACHE_SIZE_KB != 0) &amp; ic_self_reset_on &amp; ~icache_disable_init;
59428                   generate
59429                       if (ICACHE_SIZE_KB != 0) begin:gen_icache_flush_yes
59430                           reg ic_self_reset_reg;
59431                           always @(posedge core_clk or negedge core_reset_n) begin
59432      1/1                      if (!core_reset_n) begin
59433      1/1                          ic_self_reset_reg &lt;= 1'b1;
59434                               end
59435      1/1                      else if (ic_self_reset_done) begin
59436      1/1                          ic_self_reset_reg &lt;= 1'b0;
59437                               end
                        MISSING_ELSE
59438                           end
59439                   
59440                           assign ic_self_reset_on = ic_self_reset_reg;
59441                           assign ic_flush_addr = f0_pc[INDEX_MSB:INDEX_LSB];
59442                           assign ic_flush_addr_nx = ic_flush_addr + {{INDEX_WIDTH - 1{1'b0}},1'b1};
59443                           assign ic_flush_addr_nx_ext = {{EXTVALEN - 4 - INDEX_WIDTH{1'b0}},4'b1111,ic_flush_addr_nx} &lt;&lt; (OFFSET_WIDTH + 3);
59444                       end
59445                       else begin:gen_icache_flush_no
59446                           wire nds_unused_icache_flush_no = (|ic_flush_addr_nx);
59447                           assign ic_flush_addr = {ICACHE_TAG_RAM_AW{1'b0}};
59448                           assign ic_flush_addr_nx = {ICACHE_TAG_RAM_AW{1'b0}};
59449                           assign ic_flush_addr_nx_ext = {EXTVALEN{1'b0}};
59450                           assign ic_self_reset_on = 1'b0;
59451                       end
59452                   endgenerate
59453                   assign pf_req_type = ({3{(fetch_req_cs == ST_ECC_INV) &amp; ~redirect}} &amp; 3'd7) | ({3{ecc_inv_for_xcpt &amp; ~redirect}} &amp; 3'd7) | ({3{fetch_normal | redirect | (fetch_ex9 &amp; ~ecc_inv_for_xcpt)}} &amp; 3'd0) | ({3{prefetch_valid &amp; ~redirect &amp; ~ecc_inv_for_xcpt}} &amp; 3'd1) | ({3{ic_op_valid_pf[0]}} &amp; 3'd7) | ({3{ic_op_valid_pf[1]}} &amp; 3'd1) | ({3{ic_op_valid_pf[2]}} &amp; 3'd6) | ({3{ic_op_valid_pf[3]}} &amp; 3'd7) | ({3{ic_op_valid_pf[4]}} &amp; 3'd4) | ({3{ic_op_valid_pf[5]}} &amp; 3'd5);
59454                   wire f1_translate_en;
59455                   assign f1_translate_en = ((MMU_SCHEME_INT != 0)) &amp; ~resp_sel_ilm;
59456                   assign ifu_itlb_req_valid = ~f1_req_type[2] &amp; f1_valid &amp; ~f2_stall &amp; f1_translate_en;
59457                   assign ifu_itlb_va = f1_va;
59458                   generate
59459                       if (VALEN &lt; PALEN) begin:gen_f1_pa_on_pa
59460                           wire [PALEN - 1:0] f1_va_sext;
59461                           kv_sign_ext #(
59462                               .OW(PALEN),
59463                               .IW(VALEN)
59464                           ) u_flush_data_ext (
59465                               .out(f1_va_sext),
59466                               .in(f1_va)
59467                           );
59468                           assign f1_pa = f1_translate_en ? itlb_ifu_pa : f1_va_sext;
59469                       end
59470                       else begin:gen_f1_pa_on_va
59471                           assign f1_pa = f1_translate_en ? itlb_ifu_pa : f1_va[PALEN - 1:0];
59472                       end
59473                   endgenerate
59474                   assign f1_itlb_miss = ~(|itlb_ifu_status[2:1]) &amp; itlb_ifu_status[0] &amp; ifu_itlb_req_valid;
59475                   assign f1_itlb_page_fault = itlb_ifu_status[1] &amp; ifu_itlb_req_valid;
59476                   assign f1_itlb_ecc_xcpt = itlb_ifu_status[2] &amp; (itlb_ifu_status[3 +:3] == 3'd1) &amp; ifu_itlb_req_valid;
59477                   assign f1_itlb_pmp_fault = itlb_ifu_status[2] &amp; (itlb_ifu_status[3 +:3] == 3'd2) &amp; ifu_itlb_req_valid;
59478                   assign f1_itlb_bus_error = itlb_ifu_status[2] &amp; (itlb_ifu_status[3 +:3] == 3'd3) &amp; ifu_itlb_req_valid;
59479                   assign f1_itlb_pma_fault = itlb_ifu_status[2] &amp; (itlb_ifu_status[3 +:3] == 3'd4) &amp; ifu_itlb_req_valid;
59480                   assign ifu_icu_f1_pa = f1_pa;
59481                   assign f1_pa_invalid = f1_itlb_miss | f1_itlb_bus_error | f1_itlb_page_fault | f1_itlb_pmp_fault | f1_itlb_pma_fault;
59482                   assign f1_itlb_ecc_corr = itlb_ifu_status[14];
59483                   assign f1_itlb_ecc_ramid = itlb_ifu_status[15 +:4];
59484                   assign f1_itlb_ecc_code = itlb_ifu_status[6 +:8];
59485                   assign ifu_icu_f2_cacheable = f2_cacheability &amp; ~f2_pma_device &amp; ~f2_pma_uncache;
59486                   assign ifu_icu_f2_cctl_pref = ifu_cctl_req;
59487                   assign f1_cacheability = ~halt_mode &amp; ic_en &amp; ~ime;
59488                   always @(posedge core_clk or negedge core_reset_n) begin
59489      1/1              if (!core_reset_n) begin
59490      1/1                  f1_req_type &lt;= 3'b0;
59491      1/1                  f1_req_start &lt;= 1'b0;
59492                       end
59493      1/1              else if (f1_valid_nx &amp; ~f2_stall) begin
59494      1/1                  f1_req_type &lt;= pf_req_type;
59495      1/1                  f1_req_start &lt;= req_bblk_start;
59496                       end
                        MISSING_ELSE
59497                   end
59498                   
59499                   always @(posedge core_clk or negedge core_reset_n) begin
59500      1/1              if (!core_reset_n) begin
59501      1/1                  f1_va &lt;= {EXTVALEN{1'b0}};
59502                       end
59503      1/1              else if (fetch_issue) begin
59504      1/1                  f1_va &lt;= req_addr;
59505                       end
                        MISSING_ELSE
59506                   end
59507                   
59508                   always @(posedge core_clk or negedge core_reset_n) begin
59509      1/1              if (!core_reset_n) begin
59510      1/1                  f2_req_type &lt;= 3'b0;
59511      1/1                  f2_req_start &lt;= 1'b0;
59512      1/1                  f2_va &lt;= {EXTVALEN{1'b0}};
59513      1/1                  f2_pa &lt;= {PALEN{1'b0}};
59514      1/1                  f2_pa_invalid &lt;= 1'b0;
59515      1/1                  f2_cacheability &lt;= 1'b0;
59516      1/1                  f2_itlb_page_fault &lt;= 1'b0;
59517      1/1                  f2_itlb_pmp_fault &lt;= 1'b0;
59518      1/1                  f2_itlb_pma_fault &lt;= 1'b0;
59519      1/1                  f2_itlb_bus_error &lt;= 1'b0;
59520      1/1                  f2_itlb_ecc_xcpt &lt;= 1'b0;
59521      1/1                  f2_itlb_ecc_corr &lt;= 1'b0;
59522      1/1                  f2_itlb_ecc_ramid &lt;= 3'b0;
59523      1/1                  f2_itlb_ecc_code &lt;= 8'b0;
59524      1/1                  f2_abort &lt;= 1'b0;
59525                       end
59526      1/1              else if (f2_valid_nx &amp; ~f2_stall) begin
59527      1/1                  f2_req_type &lt;= f1_req_type;
59528      1/1                  f2_req_start &lt;= f1_req_start;
59529      1/1                  f2_va &lt;= f1_va;
59530      1/1                  f2_pa &lt;= f1_pa;
59531      1/1                  f2_pa_invalid &lt;= f1_pa_invalid;
59532      1/1                  f2_cacheability &lt;= f1_cacheability;
59533      1/1                  f2_itlb_page_fault &lt;= f1_itlb_page_fault;
59534      1/1                  f2_itlb_pmp_fault &lt;= f1_itlb_pmp_fault;
59535      1/1                  f2_itlb_pma_fault &lt;= f1_itlb_pma_fault;
59536      1/1                  f2_itlb_bus_error &lt;= f1_itlb_bus_error;
59537      1/1                  f2_itlb_ecc_xcpt &lt;= f1_itlb_ecc_xcpt;
59538      1/1                  f2_itlb_ecc_corr &lt;= f1_itlb_ecc_corr;
59539      1/1                  f2_itlb_ecc_ramid &lt;= f1_itlb_ecc_ramid[2:0];
59540      1/1                  f2_itlb_ecc_code &lt;= f1_itlb_ecc_code;
59541      1/1                  f2_abort &lt;= f2_abort_nx;
59542                       end
                        MISSING_ELSE
59543                   end
59544                   
59545                   assign f2_abort_nx = fetch_nxt_seq_kill_needed_f2 | f1_abort;
59546                   assign f2_pma_device = ~f2_pma_mtype[3] &amp; ~f2_pma_mtype[2] &amp; ~f2_pma_mtype[1];
59547                   assign f2_pma_uncache = ~f2_pma_mtype[3] &amp; ~f2_pma_mtype[2] &amp; f2_pma_mtype[1];
59548                   assign f2_pma_alloc = f2_pma_mtype[0];
59549                   assign f2_way_lock = icu_ifu_resp_status[27 +:4] &amp; icu_ifu_resp_status[23 +:4];
59550                   assign f2_all_way_lock = ((ICACHE_WAY == 4) &amp; (&amp;f2_way_lock)) | ((ICACHE_WAY == 2) &amp; (&amp;f2_way_lock[1:0])) | ((ICACHE_WAY == 1) &amp; f2_way_lock[0]);
59551                   assign f2_pa_cacheability = f2_cacheability &amp; ~f2_pma_device &amp; ~f2_pma_uncache &amp; f2_pma_alloc &amp; ~f2_all_way_lock;
59552                   assign f2_cctl_cacheability = ~f2_cctl_hit_ilm &amp; ~f2_pma_device &amp; ~f2_pma_uncache &amp; ~f2_all_way_lock;
59553                   assign f2_cctl_hit_ilm = ifu_cctl_waddr[VALEN - 1:ILM_AMSB + 1] == ILM_BASE[VALEN - 1:ILM_AMSB + 1];
59554                   always @(posedge core_clk or negedge core_reset_n) begin
59555      1/1              if (!core_reset_n) begin
59556      1/1                  f2_itlb_miss &lt;= 1'b0;
59557                       end
59558                       else begin
59559      1/1                  f2_itlb_miss &lt;= f2_valid_nx &amp; ~f1_abort &amp; ~fetch_nxt_seq_kill_needed_f2 &amp; f1_itlb_miss &amp; ~f1_req_type[2];
59560                       end
59561                   end
59562                   
59563                   wire f1_valid_for_fetch_normal_nx;
59564                   wire f1_valid_for_redirect_nx;
59565                   wire f1_valid_for_ex9_fetch_nx;
59566                   wire f1_kill;
59567                   wire f2_kill;
59568                   assign f1_kill = resume | retry | f2_cache_miss | f2_xcpt | f2_fetch_data_ecc_error | f2_itlb_miss | fetch_recover | ic_op_req_pulse | cache_flush_valid | f2_no_ack;
59569                   assign f2_kill = fetch_kill | ic_op_req_pulse | f2_cache_miss | f2_xcpt | f2_fetch_data_ecc_error | f2_itlb_miss | fetch_recover | f2_no_ack;
59570                   assign f1_valid_for_fetch_normal_nx = fetch_issue &amp; ~f1_kill &amp; ~ex9_lookup_valid;
59571                   assign f1_valid_for_redirect_nx = (redirect &amp; ~resume &amp; ~ipipe_ifu_stall &amp; ~redirect_for_cti &amp; req_ready) | (redirect &amp; ~resume &amp; ~ipipe_ifu_stall &amp; redirect_for_cti &amp; bpu_rd_ready &amp; req_ready);
59572                   assign f1_valid_for_ex9_fetch_nx = fetch_issue &amp; fetch_ex9 &amp; ~fetch_kill;
59573                   assign f1_valid_nx = f1_valid_for_fetch_normal_nx | f1_valid_for_redirect_nx | f1_valid_for_ex9_fetch_nx;
59574                   assign f2_valid_nx = f1_valid &amp; ~f2_kill &amp; ~ex9_lookup_valid;
59575                   assign f1_abort_set = f1_valid &amp; fetch_nxt_seq_kill_needed_f2;
59576                   assign f1_abort_clr = ~f2_stall;
59577                   assign f1_abort_nx = (f1_valid | f1_abort_set) &amp; ~f1_abort_clr;
59578                   assign f1_abort_en = f1_abort_set | f1_abort_clr;
59579                   always @(posedge core_clk or negedge core_reset_n) begin
59580      1/1              if (!core_reset_n) begin
59581      1/1                  f1_abort &lt;= 1'b0;
59582                       end
59583      1/1              else if (f1_abort_en) begin
59584      1/1                  f1_abort &lt;= f1_abort_nx;
59585                       end
                   <font color = "red">==>  MISSING_ELSE</font>
59586                   end
59587                   
59588                   always @(posedge core_clk or negedge core_reset_n) begin
59589      1/1              if (!core_reset_n) begin
59590      1/1                  f1_valid &lt;= 1'b0;
59591                       end
59592      1/1              else if (~f2_stall | f1_kill | ex9_lookup_valid) begin
59593      1/1                  f1_valid &lt;= f1_valid_nx;
59594                       end
                   <font color = "red">==>  MISSING_ELSE</font>
59595                   end
59596                   
59597                   always @(posedge core_clk or negedge core_reset_n) begin
59598      1/1              if (!core_reset_n) begin
59599      1/1                  f2_valid &lt;= 1'b0;
59600                       end
59601      1/1              else if (~f2_stall | f2_kill | ex9_lookup_valid) begin
59602      1/1                  f2_valid &lt;= f2_valid_nx;
59603                       end
                   <font color = "red">==>  MISSING_ELSE</font>
59604                   end
59605                   
59606                   assign ifu_pmp_req_pa = f2_pa;
59607                   assign f2_pmp_fault = (pmp_ifu_resp_fault &amp; ~f2_req_type[2] &amp; ~f2_pa_invalid) | f2_itlb_pmp_fault;
59608                   assign ifu_pma_req_pa = f2_pa;
59609                   assign f2_pma_fault = (pma_ifu_resp_fault &amp; ~resp_sel_ilm &amp; ~halt_mode &amp; ~f2_req_type[2] &amp; ~f2_pa_invalid) | f2_itlb_pma_fault;
59610                   assign f2_pma_mtype = halt_mode ? 4'b0000 : (ic_en | (pma_ifu_resp_mtype[3:2] == 2'b0) | ime &amp; ic_en) ? pma_ifu_resp_mtype : 4'b0011;
59611                   assign recover_entry_update = (f2_alive &amp; ~f2_stall &amp; (f2_fetch_data_ecc_error | f2_cache_miss | f2_itlb_miss | f2_no_ack)) &amp; fetch_normal | (ex9_lookup_valid &amp; fetch_normal &amp; ~fetch_kill);
59612                   assign recover_pc_nx = f2_alive ? f2_va : f1_valid ? f1_va : f0_valid ? f0_pc : target_pc_va_extend;
59613                   assign recover_bblk_start_nx = f2_alive ? f2_req_start : f1_valid ? f1_req_start : f0_valid ? f0_bblk_start : target_bblk_start;
59614                   always @(posedge core_clk or negedge core_reset_n) begin
59615      1/1              if (!core_reset_n) begin
59616      1/1                  recover_pc &lt;= {EXTVALEN{1'b0}};
59617      1/1                  recover_bblk_start &lt;= 1'b0;
59618      1/1                  cache_miss_recover &lt;= 1'b0;
59619      1/1                  recover_vector &lt;= 1'b0;
59620                       end
59621      1/1              else if (recover_entry_update) begin
59622      1/1                  recover_pc &lt;= recover_pc_nx;
59623      1/1                  recover_bblk_start &lt;= recover_bblk_start_nx;
59624      1/1                  cache_miss_recover &lt;= f2_cache_miss;
59625      1/1                  recover_vector &lt;= vector_fetching;
59626                       end
                        MISSING_ELSE
59627                   end
59628                   
59629                   always @(posedge core_clk or negedge core_reset_n) begin
59630      1/1              if (!core_reset_n) begin
59631      1/1                  recover_cacheability &lt;= 1'b0;
59632                       end
59633      1/1              else if (recover_cacheability_update) begin
59634      1/1                  recover_cacheability &lt;= recover_cacheability_nx;
59635                       end
                        MISSING_ELSE
59636                   end
59637                   
59638                   assign recover_cacheability_update = (f2_alive &amp; f2_cache_miss &amp; fetch_normal) | (f2_alive &amp; f2_cache_miss &amp; fetch_ex9);
59639                   assign recover_cacheability_nx = f2_pa_cacheability;
59640                   wire tb_f2_ecc_error;
59641                   wire ecc_check_en;
59642                   assign ecc_check_en = csr_mcache_ctl_ic_eccen[1] &amp; (ic_en | halt_mode) &amp; ~ime;
59643                   assign tb_f2_ecc_error = 1'b0;
59644                   assign f2_cache_miss = f2_alive &amp; fetch_icu_valid &amp; icu_ifu_resp_status[22] &amp; ~f2_ic_ecc_error &amp; ~f2_itlb_miss &amp; ~f2_req_type[2];
59645                   assign f2_ic_ecc_error = (f2_alive &amp; fetch_icu_valid &amp; ((|icu_ifu_resp_status[1 +:4]) | tb_f2_ecc_error) &amp; ecc_check_en);
59646                   assign f2_ilm_ecc_error = f2_alive &amp; ~f2_ilm_stall &amp; fetch_ilm_valid &amp; (|ilm_ifu_resp_status[1 +:4]) &amp; csr_milmb_eccen[1];
59647                   assign f2_fetch_data_ecc_error = (f2_ic_ecc_error | f2_ilm_ecc_error) &amp; f2_alive &amp; ~f2_stall;
59648                   assign f2_ic_ecc_corr = icu_ifu_resp_status[15] | tb_f2_ecc_error;
59649                   assign f2_ilm_ecc_corr = ilm_ifu_resp_status[15];
59650                   assign f2_bblk_start = ((fetch_req_cs == ST_FILL_TLB) &amp; recover_bblk_start) | (f2_alive &amp; ~f2_ilm_stall &amp; resp_sel_ilm &amp; f2_req_start &amp; fetch_normal) | (f2_alive &amp; ~resp_sel_ilm &amp; f2_req_start &amp; fetch_normal);
59651                   assign f2_no_ack = (f2_alive &amp; ~f2_ilm_stall &amp; resp_sel_ilm &amp; ~fetch_ilm_valid);
59652                   assign f2_ilm_stall = (f2_valid &amp; resp_sel_ilm &amp; ilm_ifu_resp_status[35]) &amp; ~redirect;
59653                   assign f2_stall = f2_ilm_stall;
59654                   assign f2_ic_ecc_replay = ((csr_mcache_ctl_ic_eccen == 2'b10) &amp; f2_ic_ecc_error &amp; f2_ic_ecc_corr);
59655                   assign f2_ilm_ecc_replay = ((csr_milmb_eccen == 2'b10) &amp; f2_ilm_ecc_error &amp; f2_ilm_ecc_corr);
59656                   assign f2_ecc_replay = f2_ic_ecc_replay | f2_ilm_ecc_replay;
59657                   assign f2_ic_ecc_corr_xcpt = f2_ic_ecc_error &amp; f2_ic_ecc_corr &amp; (csr_mcache_ctl_ic_eccen == 2'b11);
59658                   assign f2_ic_ecc_uncorr_xcpt = f2_ic_ecc_error &amp; ~f2_ic_ecc_corr;
59659                   assign f2_ic_ecc_xcpt = f2_ic_ecc_corr_xcpt | f2_ic_ecc_uncorr_xcpt;
59660                   assign f2_ilm_ecc_corr_xcpt = f2_ilm_ecc_error &amp; f2_ilm_ecc_corr &amp; (csr_milmb_eccen == 2'b11);
59661                   assign f2_ilm_ecc_uncorr_xcpt = f2_ilm_ecc_error &amp; ~f2_ilm_ecc_corr;
59662                   assign f2_ilm_ecc_xcpt = f2_ilm_ecc_corr_xcpt | f2_ilm_ecc_uncorr_xcpt;
59663                   assign f2_fetch_data_ecc_xcpt = f2_ic_ecc_xcpt | f2_ilm_ecc_xcpt;
59664                   assign f2_error = f2_ic_ecc_error | f2_ilm_ecc_error | (fetch_icu_valid &amp; (|icu_ifu_resp_status[0])) | (fetch_ilm_valid &amp; (|ilm_ifu_resp_status[0])) | f2_itlb_bus_error | f2_itlb_page_fault | f2_itlb_ecc_xcpt | f2_pmp_fault | f2_pma_fault;
59665                   assign f2_xcpt = f2_fetch_data_ecc_xcpt | (f2_alive &amp; fetch_icu_valid &amp; (|icu_ifu_resp_status[0])) | (f2_alive &amp; ~f2_ilm_stall &amp; fetch_ilm_valid &amp; (|ilm_ifu_resp_status[0])) | (f2_alive &amp; f2_pmp_fault) | (f2_alive &amp; f2_pma_fault) | (f2_alive &amp; f2_itlb_page_fault) | (f2_alive &amp; f2_itlb_ecc_xcpt) | (f2_alive &amp; f2_itlb_bus_error);
59666                   assign this_mmu_req_is_done = mmu_ifu_resp_valid &amp; ~itlb_fill_wait_valid;
59667                   always @* begin
59668      1/1              case (fetch_req_cs)
59669      1/1                  ST_FETCH: fetch_req_ns = resume ? ST_FETCH : redirect ? ST_FETCH : ic_op_req_pulse ? ST_XCPT_STALL : retry ? ST_FETCH : ex9_lookup_valid ? ST_EX9_FETCH : ((f2_alive) &amp; f2_itlb_miss) ? ST_FILL_TLB : ((f2_alive) &amp; f2_xcpt) ? ST_XCPT_STALL : ((f2_valid) &amp; f2_ilm_stall) ? ST_FETCH : ((f2_alive) &amp; f2_ilm_ecc_replay) ? ST_RECOVER : ((f2_alive) &amp; f2_no_ack) ? ST_RECOVER : ((f2_alive) &amp; f2_ic_ecc_replay) ? ST_ECC_INV : ((f2_alive) &amp; f2_cache_miss) ? ST_MH : ST_FETCH;
59670      1/1                  ST_XCPT_STALL: fetch_req_ns = resume ? ST_FETCH : redirect ? ST_FETCH : ic_op_req_pulse ? ST_XCPT_STALL : retry &amp; ~fencei_req &amp; ~ifu_cctl_req ? ST_FETCH : ex9_lookup_valid ? ST_EX9_FETCH : (cache_miss_recover &amp; icu_ifu_line_aq_done) ? ST_RECOVER : ST_XCPT_STALL;
59671      <font color = "red">0/1     ==>          ST_FILL_TLB: fetch_req_ns = resume ? ST_FETCH : redirect ? ST_FETCH : ic_op_req_pulse ? ST_XCPT_STALL : retry ? ST_FETCH : ex9_lookup_valid ? ST_EX9_FETCH : (this_mmu_req_is_done &amp; ~(|mmu_ifu_status)) ? ST_RECOVER : ST_FILL_TLB;</font>
59672      <font color = "red">0/1     ==>          ST_ECC_INV: fetch_req_ns = resume ? ST_FETCH : redirect ? ST_FETCH : ic_op_req_pulse ? ST_XCPT_STALL : retry ? ST_FETCH : ex9_lookup_valid ? ST_EX9_FETCH : ST_RECOVER;</font>
59673      1/1                  ST_MH: fetch_req_ns = resume ? ST_FETCH : redirect ? ST_FETCH : ic_op_req_pulse ? ST_XCPT_STALL : retry ? ST_FETCH : ex9_lookup_valid ? ST_EX9_FETCH : (icu_ifu_line_aq_done) ? ST_RECOVER : (icu_ifu_bus_req_full &amp; ifu_icu_line_aq) ? ST_XCPT_STALL : ST_MH;
59674      <font color = "red">0/1     ==>          ST_EX9_FETCH: fetch_req_ns = resume ? ST_FETCH : redirect ? ST_FETCH : ic_op_req_pulse ? ST_XCPT_STALL : retry ? ST_FETCH : ex9_lookup_resp_done &amp; fetch_ex9_last_is_xcpt ? ST_XCPT_STALL : ex9_lookup_resp_done ? ST_RECOVER : ST_EX9_FETCH;</font>
59675      1/1                  ST_RECOVER: fetch_req_ns = resume ? ST_FETCH : redirect ? ST_FETCH : ic_op_req_pulse ? ST_XCPT_STALL : retry ? ST_FETCH : ex9_lookup_valid ? ST_EX9_FETCH : ST_FETCH;
59676      1/1                  default: fetch_req_ns = 3'b0;
59677                       endcase
59678                   end
59679                   
59680                   always @(posedge core_clk or negedge core_reset_n) begin
59681      1/1              if (!core_reset_n) begin
59682      1/1                  fetch_req_cs &lt;= 3'b0;
59683                       end
59684                       else begin
59685      1/1                  fetch_req_cs &lt;= fetch_req_ns;
59686                       end
59687                   end
59688                   
59689                   assign itlb_fill_valid_set = (f2_alive &amp; f2_itlb_miss &amp; (~itlb_fill_valid | mmu_ifu_resp_valid) &amp; ~fetch_kill &amp; ~ic_op_req_pulse &amp; ~ifu_cctl_req) | ((~itlb_fill_valid | mmu_ifu_resp_valid) &amp; ~fetch_kill &amp; ic_op_valid[7]) | (itlb_fill_wait_valid &amp; mmu_ifu_resp_valid &amp; ~fetch_kill &amp; ~ic_op_req_pulse);
59690                   assign itlb_fill_valid_clr = mmu_ifu_resp_valid;
59691                   assign itlb_fill_valid_nx = (itlb_fill_valid &amp; ~itlb_fill_valid_clr) | itlb_fill_valid_set;
59692                   assign itlb_fill_wait_valid_set = (f2_alive &amp; f2_itlb_miss &amp; (itlb_fill_valid &amp; ~mmu_ifu_resp_valid) &amp; ~fetch_kill &amp; ~ic_op_req_pulse &amp; ~ifu_cctl_req) | ((itlb_fill_valid &amp; ~mmu_ifu_resp_valid) &amp; ~fetch_kill &amp; ic_op_valid[7]);
59693                   assign itlb_fill_wait_valid_clr = itlb_fill_valid &amp; mmu_ifu_resp_valid &amp; itlb_fill_wait_valid | fetch_kill | ic_op_req_pulse;
59694                   assign itlb_fill_wait_valid_nx = (itlb_fill_wait_valid &amp; ~itlb_fill_wait_valid_clr) | itlb_fill_wait_valid_set;
59695                   always @(posedge core_clk or negedge core_reset_n) begin
59696      1/1              if (!core_reset_n) begin
59697      1/1                  itlb_fill_valid &lt;= 1'b0;
59698      1/1                  itlb_fill_wait_valid &lt;= 1'b0;
59699                       end
59700                       else begin
59701      1/1                  itlb_fill_valid &lt;= itlb_fill_valid_nx;
59702      1/1                  itlb_fill_wait_valid &lt;= itlb_fill_wait_valid_nx;
59703                       end
59704                   end
59705                   
59706                   assign all_mmu_req_done = ~itlb_fill_valid &amp; ~itlb_fill_wait_valid;
59707                   always @(posedge core_clk or negedge core_reset_n) begin
59708      1/1              if (!core_reset_n) begin
59709      1/1                  itlb_fill_va &lt;= {VALEN{1'b0}};
59710                       end
59711      1/1              else if (itlb_fill_valid_set) begin
59712      <font color = "red">0/1     ==>          itlb_fill_va &lt;= itlb_fill_va_nx;</font>
59713                       end
                        MISSING_ELSE
59714                   end
59715                   
59716                   assign itlb_fill_va_nx = itlb_fill_wait_valid &amp; mmu_ifu_resp_valid ? itlb_fill_wait_va : f2_va[VALEN - 1:0];
59717                   kv_sign_ext #(
59718                       .OW(EXTVALEN),
59719                       .IW(VALEN)
59720                   ) u_itlb_fill_va_sext (
59721                       .out(itlb_fill_va_ext),
59722                       .in(itlb_fill_va)
59723                   );
59724                   always @(posedge core_clk or negedge core_reset_n) begin
59725      1/1              if (!core_reset_n) begin
59726      1/1                  itlb_fill_wait_va &lt;= {VALEN{1'b0}};
59727                       end
59728      1/1              else if (itlb_fill_wait_valid_set) begin
59729      <font color = "red">0/1     ==>          itlb_fill_wait_va &lt;= f2_va[VALEN - 1:0];</font>
59730                       end
                        MISSING_ELSE
59731                   end
59732                   
59733                   assign ifu_mmu_req_valid = itlb_fill_valid;
59734                   assign ifu_mmu_va = itlb_fill_va_ext;
59735                   assign ecc_inv_for_xcpt_nx = (fetch_normal &amp; f2_ic_ecc_corr_xcpt &amp; ~fetch_kill &amp; ~ic_op_req_pulse) | (fetch_ex9 &amp; f2_ic_ecc_corr_xcpt &amp; ~fetch_kill &amp; ~ic_op_req_pulse) | (fetch_ex9 &amp; f2_ic_ecc_replay &amp; ~fetch_kill &amp; ~ic_op_req_pulse &amp; ~f2_xcpt);
59736                   always @(posedge core_clk or negedge core_reset_n) begin
59737      1/1              if (!core_reset_n) begin
59738      1/1                  ecc_inv_for_xcpt &lt;= 1'b0;
59739                       end
59740                       else begin
59741      1/1                  ecc_inv_for_xcpt &lt;= ecc_inv_for_xcpt_nx;
59742                       end
59743                   end
59744                   
59745                   reg miss_handle_wait;
59746                   wire miss_handle_wait_set;
59747                   wire miss_handle_wait_clr;
59748                   wire miss_handle_wait_nx;
59749                   wire miss_handle_wait_en;
59750                   assign miss_handle_wait_set = (f2_cache_miss &amp; ~f2_xcpt &amp; fetch_normal &amp; icu_ifu_bus_req_full) | (f2_cache_miss &amp; ~f2_xcpt &amp; fetch_ex9 &amp; icu_ifu_bus_req_full);
59751                   assign miss_handle_wait_clr = fetch_kill | ic_op_req_pulse | ~icu_ifu_bus_req_full | ex9_lookup_valid;
59752                   assign miss_handle_wait_nx = (miss_handle_wait | miss_handle_wait_set) &amp; ~miss_handle_wait_clr;
59753                   assign miss_handle_wait_en = miss_handle_wait_set | miss_handle_wait_clr;
59754                   always @(posedge core_clk or negedge core_reset_n) begin
59755      1/1              if (!core_reset_n) begin
59756      1/1                  miss_handle_wait &lt;= 1'b0;
59757                       end
59758      1/1              else if (miss_handle_wait_en) begin
59759      1/1                  miss_handle_wait &lt;= miss_handle_wait_nx;
59760                       end
                        MISSING_ELSE
59761                   end
59762                   
59763                   assign prefetch_issueable = (f2_cache_miss &amp; ~icu_ifu_bus_req_full &amp; fetch_normal &amp; ~f0_vectored) | (miss_handle_wait &amp; ~icu_ifu_bus_req_full &amp; ~fetch_ex9 &amp; ~f0_vectored);
59764                   assign prefetch_valid_set = prefetch_issueable &amp; ~fetch_kill &amp; ~ic_op_req_pulse &amp; ~ex9_lookup_valid &amp; csr_mcache_ctl_iprefetch_en;
59765                   assign prefetch_valid_clr = fetch_kill | ic_op_req_pulse | icu_ifu_bus_req_full | (f2_itlb_miss &amp; f2_valid) | (f2_error &amp; f2_valid) | (f2_xcpt &amp; f2_valid) | ((recover_cacheability != f2_pa_cacheability) &amp; f2_valid) | (f2_valid &amp; ~f2_cache_miss) | icu_ifu_line_aq_done | (prefetch_valid &amp; f0_valid &amp; ~fetch_normal &amp; ~(fetch_req_cs == ST_MH)) | ex9_lookup_valid;
59766                   assign prefetch_valid_nx = (prefetch_valid &amp; ~prefetch_valid_clr) | prefetch_valid_set;
59767                   assign prefetch_valid_en = prefetch_valid_set | prefetch_valid_clr;
59768                   always @(posedge core_clk or negedge core_reset_n) begin
59769      1/1              if (!core_reset_n) begin
59770      1/1                  prefetch_valid &lt;= 1'b0;
59771                       end
59772      1/1              else if (prefetch_valid_en) begin
59773      1/1                  prefetch_valid &lt;= prefetch_valid_nx;
59774                       end
                        MISSING_ELSE
59775                   end
59776                   
59777                   wire line_op_req_set;
59778                   wire line_op_req_clr;
59779                   wire line_op_req_nx;
59780                   wire line_op_req_en;
59781                   reg line_op_req;
59782                   reg [1:0] ifu_icu_line_op;
59783                   wire [1:0] ifu_icu_line_op_nx;
59784                   assign line_op_req_set = ic_op_req_pulse | (ifu_cctl_req &amp; icu_ifu_line_aq_done) | resume &amp; ~resume_for_replay;
59785                   assign line_op_req_clr = icu_ifu_line_op_req_done;
59786                   assign line_op_req_nx = (line_op_req &amp; ~line_op_req_clr) | line_op_req_set;
59787                   assign line_op_req_en = line_op_req_set | line_op_req_clr;
59788                   always @(posedge core_clk or negedge core_reset_n) begin
59789      1/1              if (!core_reset_n) begin
59790      1/1                  line_op_req &lt;= 1'b0;
59791                       end
59792      1/1              else if (line_op_req_en) begin
59793      1/1                  line_op_req &lt;= line_op_req_nx;
59794                       end
                        MISSING_ELSE
59795                   end
59796                   
59797                   always @(posedge core_clk or negedge core_reset_n) begin
59798      1/1              if (!core_reset_n) begin
59799      1/1                  ifu_icu_line_op &lt;= 2'b0;
59800                       end
59801      1/1              else if (line_op_req_set) begin
59802      1/1                  ifu_icu_line_op &lt;= ifu_icu_line_op_nx;
59803                       end
                        MISSING_ELSE
59804                   end
59805                   
59806                   assign ifu_icu_line_op_req = line_op_req;
59807                   assign ifu_icu_line_op_nx = (fencei_req | resume &amp; ~resume_for_replay) ? 2'd1 : 2'd0;
59808                   assign line_aq_set = (f2_cache_miss &amp; ~f2_xcpt &amp; ~icu_ifu_bus_req_full &amp; ~fetch_kill &amp; fetch_normal &amp; ~ic_op_req_pulse &amp; ~ex9_lookup_valid) | (f2_cache_miss &amp; ~f2_xcpt &amp; ~icu_ifu_bus_req_full &amp; ~fetch_kill &amp; fetch_ex9 &amp; ~ic_op_req_pulse) | (miss_handle_wait &amp; ~icu_ifu_bus_req_full &amp; ~fetch_kill &amp; ~icu_ifu_line_aq_done &amp; ~ic_op_req_pulse &amp; ~ex9_lookup_valid) | (ic_op_valid[6] &amp; ~fetch_kill);
59809                   assign line_aq_clr = fetch_kill | icu_ifu_line_aq_done | ic_op_req_pulse | ex9_lookup_valid | (line_aq &amp; icu_ifu_line_aq_error &amp; ifu_cctl_req);
59810                   assign line_aq_nx = (line_aq &amp; ~line_aq_clr) | line_aq_set;
59811                   assign line_aq_en = line_aq_set | line_aq_clr;
59812                   always @(posedge core_clk or negedge core_reset_n) begin
59813      1/1              if (!core_reset_n) begin
59814      1/1                  line_aq &lt;= 1'b0;
59815                       end
59816      1/1              else if (line_aq_en) begin
59817      1/1                  line_aq &lt;= line_aq_nx;
59818                       end
                        MISSING_ELSE
59819                   end
59820                   
59821                   assign line_aq_attri_update = (f2_cache_miss &amp; ~f2_xcpt &amp; fetch_normal) | (f2_cache_miss &amp; ~f2_xcpt &amp; fetch_ex9) | (prefetch_valid &amp; f2_valid &amp; ~prefetch_valid_clr &amp; f2_cache_miss &amp; ~f2_xcpt) | (ifu_cctl_req &amp; f2_cache_miss &amp; ~f2_xcpt);
59822                   always @(posedge core_clk or negedge core_reset_n) begin
59823      1/1              if (!core_reset_n) begin
59824      1/1                  line_aq_pa &lt;= {PALEN{1'b0}};
59825      1/1                  line_aq_index &lt;= {INDEX_WIDTH{1'b0}};
59826      1/1                  line_aq_valid_way &lt;= 4'b0;
59827      1/1                  line_aq_lock_way &lt;= 4'b0;
59828      1/1                  line_aq_lru &lt;= 3'b0;
59829      1/1                  line_aq_pma_mtype &lt;= 4'b0;
59830                       end
59831      1/1              else if (line_aq_attri_update) begin
59832      1/1                  line_aq_pa &lt;= f2_pa;
59833      1/1                  line_aq_index &lt;= f2_va[INDEX_MSB:INDEX_LSB];
59834      1/1                  line_aq_valid_way &lt;= icu_ifu_resp_status[23 +:4];
59835      1/1                  line_aq_lock_way &lt;= icu_ifu_resp_status[27 +:4];
59836      1/1                  line_aq_lru &lt;= icu_ifu_resp_status[31 +:3];
59837      1/1                  line_aq_pma_mtype &lt;= f2_pma_mtype;
59838                       end
                        MISSING_ELSE
59839                   end
59840                   
59841                   assign ifu_icu_line_aq = line_aq &amp; ~ifu_icu_line_op_req;
59842                   assign ifu_icu_line_aq_addr = line_aq_pa;
59843                   assign ifu_icu_line_aq_index = line_aq_index;
59844                   assign ifu_icu_line_aq_attri[0] = ifu_cctl_req ? 1'b1 : recover_cacheability;
59845                   assign ifu_icu_line_aq_attri[5] = (csr_cur_privilege != PRIVILEGE_USER);
59846                   assign ifu_icu_line_aq_attri[6 +:4] = line_aq_valid_way;
59847                   assign ifu_icu_line_aq_attri[10 +:4] = line_aq_lock_way &amp; line_aq_valid_way;
59848                   assign ifu_icu_line_aq_attri[14 +:3] = line_aq_lru;
59849                   assign ifu_icu_line_aq_attri[1 +:4] = line_aq_pma_mtype;
59850                   always @(posedge core_clk or negedge core_reset_n) begin
59851      1/1              if (!core_reset_n) begin
59852      1/1                  f0_valid &lt;= 1'b0;
59853                       end
59854      1/1              else if (f0_valid_set) begin
59855      1/1                  f0_valid &lt;= 1'b1;
59856                       end
59857      1/1              else if (f0_valid_clr) begin
59858      1/1                  f0_valid &lt;= 1'b0;
59859                       end
                        MISSING_ELSE
59860                   end
59861                   
59862                   wire cctl_ram_rw;
59863                   wire f2_ic_ecc_revise;
59864                   wire ex9_fetch_recover;
59865                   assign ex9_fetch_recover = (icu_ifu_line_aq_done &amp; ~redirect &amp; ~ifu_cctl_req &amp; ~fencei_req) | (f2_valid &amp; ~f2_ilm_stall &amp; f2_no_ack &amp; ~redirect) | (this_mmu_req_is_done &amp; ifu_mmu_req_valid &amp; ~redirect) | (ecc_inv_for_xcpt &amp; ~redirect) | (f2_ilm_ecc_replay &amp; ~ic_op_req_pulse &amp; ~f2_xcpt &amp; ~redirect);
59866                   assign cctl_ram_rw = ic_op_valid[0] | ic_op_valid[1] | ic_op_valid[2] | ic_op_valid[3] | ic_op_valid[4] | ic_op_valid[5];
59867                   assign f2_ic_ecc_revise = (f2_ic_ecc_replay &amp; ~ic_op_req_pulse &amp; ~f2_xcpt) | (f2_ic_ecc_corr_xcpt &amp; ~ic_op_req_pulse);
59868                   assign f0_valid_set = (redirect &amp; (ipipe_ifu_stall | ~req_ready | (~bpu_rd_ready &amp; redirect_for_cti))) | resume | (retry &amp; ~redirect &amp; ~ifu_cctl_req &amp; ~fencei_req) | (ex9_lookup_valid &amp; ~redirect &amp; ~ifu_cctl_req &amp; ~fencei_req) | (fetch_ex9 &amp; ex9_fetch_recover) | (fetch_normal &amp; f2_ic_ecc_revise &amp; ~redirect) | (fetch_ex9 &amp; f2_ic_ecc_revise &amp; ~redirect) | (fetch_recover &amp; ~redirect &amp; ~ic_op_req_pulse) | (prefetch_valid_set &amp; ~redirect &amp; ~ic_op_req_pulse) | (prefetch_valid &amp; fetch_issue &amp; ~prefetch_valid_clr &amp; ~redirect &amp; ~ic_op_req_pulse) | (cctl_ram_rw &amp; ~redirect);
59869                   assign f0_valid_clr = fetch_issue | ic_op_req_pulse | (prefetch_valid &amp; f0_valid &amp; ~fetch_normal);
59870                   assign f0_pc_flush_init_value = {{EXTVALEN - 4{1'b0}},4'b1111} &lt;&lt; (INDEX_WIDTH + OFFSET_WIDTH + 3);
59871                   assign f2_ecc_inv_addr = {{(EXTVALEN - 10 - INDEX_WIDTH){1'b0}},icu_ifu_resp_status[1 +:4],f2_va[INDEX_MSB:INDEX_LSB],6'b0};
59872                   kv_sign_ext #(
59873                       .OW(EXTVALEN),
59874                       .IW(VALEN)
59875                   ) u_ic_op_sext (
59876                       .out(ic_op_addr_ext),
59877                       .in(ic_op_addr)
59878                   );
59879                   kv_zero_ext #(
59880                       .OW(EXTVALEN),
59881                       .IW(4)
59882                   ) u_prefetch_dw_offset_zext (
59883                       .out(prefetch_dw_offset),
59884                       .in(4'b1000)
59885                   );
59886                   kv_zero_ext #(
59887                       .OW(EXTVALEN),
59888                       .IW(7)
59889                   ) u_prefetch_line_offset_zext (
59890                       .out(prefetch_line_offset),
59891                       .in(7'b1000000)
59892                   );
59893                   assign f2_align_addr_base = f2_pa_cacheability ? {f2_va[EXTVALEN - 1:6],6'b0} : {f2_va[EXTVALEN - 1:3],3'b0};
59894                   assign prefetch_addr_base = prefetch_valid_set ? f2_align_addr_base : f0_pc;
59895                   assign prefetch_offset = prefetch_valid_set ? f2_pa_cacheability ? prefetch_line_offset : prefetch_dw_offset : recover_cacheability ? prefetch_line_offset : prefetch_dw_offset;
59896                   assign prefetch_addr = prefetch_addr_base + prefetch_offset;
59897                   assign cache_flush_addr_clr = cache_flush_valid &amp; ~ic_op_valid_pf[0];
59898                   wire f2_ecc_inv = (fetch_ex9 &amp; f2_ic_ecc_error &amp; f2_ic_ecc_corr) | (fetch_normal &amp; f2_ic_ecc_error &amp; f2_ic_ecc_corr);
59899                   assign f0_pc_update = (redirect &amp; (ipipe_ifu_stall | ~req_ready | (~bpu_rd_ready &amp; redirect_for_cti))) | resume | (retry &amp; ~redirect &amp; ~ifu_cctl_req &amp; ~fencei_req) | (ex9_lookup_valid &amp; ~redirect &amp; ~ifu_cctl_req &amp; ~fencei_req) | (fetch_ex9 &amp; ex9_fetch_recover) | (fetch_ex9 &amp; f2_ic_ecc_revise &amp; ~redirect) | (fetch_normal &amp; f2_ic_ecc_revise &amp; ~redirect) | (fetch_recover &amp; ~redirect &amp; ~ic_op_req_pulse) | (prefetch_issueable &amp; ~redirect &amp; ~ic_op_req_pulse) | (prefetch_valid &amp; fetch_issue &amp; ~redirect &amp; ~ic_op_req_pulse) | (cctl_ram_rw &amp; ~redirect);
59900                   assign f0_pc_nx = resume ? resume_pc : redirect ? redirect_pc : cache_flush_addr_clr ? f0_pc_flush_init_value : ic_op_valid_pf[0] ? ic_flush_addr_nx_ext : |ic_op_valid ? ic_op_addr_ext : retry ? retry_pc : ex9_lookup_valid ? ex9_lookup_pc : f2_ecc_inv ? f2_ecc_inv_addr : fetch_ex9 ? seq_pc : fetch_recover ? recover_pc : prefetch_addr;
59901                   always @(posedge core_clk or negedge core_reset_n) begin
59902      1/1              if (!core_reset_n) begin
59903      1/1                  f0_pc &lt;= {EXTVALEN{1'b0}};
59904                       end
59905      1/1              else if (f0_pc_update) begin
59906      1/1                  f0_pc &lt;= f0_pc_nx;
59907                       end
                        MISSING_ELSE
59908                   end
59909                   
59910                   always @(posedge core_clk or negedge core_reset_n) begin
59911      1/1              if (!core_reset_n) begin
59912      1/1                  f0_vectored &lt;= 1'b0;
59913                       end
59914      1/1              else if (fetch_kill | fetch_recover) begin
59915      1/1                  f0_vectored &lt;= f0_vectored_nx;
59916                       end
                        MISSING_ELSE
59917                   end
59918                   
59919                   assign f0_vectored_nx = resume ? resume_vectored : redirect ? 1'b0 : retry ? 1'b0 : recover_vector;
59920                   always @(posedge core_clk or negedge core_reset_n) begin
59921      1/1              if (!core_reset_n) begin
59922      1/1                  f0_bblk_start &lt;= 1'b0;
59923                       end
59924      1/1              else if (f0_valid_set) begin
59925      1/1                  f0_bblk_start &lt;= f0_bblk_start_nx;
59926                       end
                        MISSING_ELSE
59927                   end
59928                   
59929                   assign f0_bblk_start_nx = (redirect_for_cti &amp; ~resume) | (~fetch_kill &amp; fetch_recover &amp; recover_bblk_start);
59930                   always @(posedge core_clk or negedge core_reset_n) begin
59931      1/1              if (!core_reset_n) begin
59932      1/1                  resp_sel_ilm &lt;= 1'b0;
59933                       end
59934      1/1              else if (fetch_issue) begin
59935      1/1                  resp_sel_ilm &lt;= req_hit_ilm;
59936                       end
                        MISSING_ELSE
59937                   end
59938                   
59939                   always @(posedge core_clk or negedge core_reset_n) begin
59940      1/1              if (!core_reset_n) begin
59941      1/1                  init_ctr_cs &lt;= INIT_RESET;
59942                       end
59943      1/1              else if (!init_ctr_done) begin
59944      1/1                  init_ctr_cs &lt;= init_ctr_ns;
59945                       end
                        MISSING_ELSE
59946                   end
59947                   
59948                   always @* begin
59949      1/1              case (init_ctr_cs)
59950      1/1                  INIT_RESET: init_ctr_ns = INIT_LM;
59951      1/1                  INIT_LM: init_ctr_ns = lm_reset_done ? INIT_BTB : INIT_LM;
59952      1/1                  INIT_BTB: init_ctr_ns = btb_init_done ? INIT_CACHE : INIT_BTB;
59953      1/1                  INIT_CACHE: init_ctr_ns = (icache_disable_init | ic_self_reset_done | ~cache_support | ~ic_self_reset) ? INIT_DONE : INIT_CACHE;
59954      1/1                  INIT_DONE: init_ctr_ns = INIT_DONE;
59955      1/1                  default: init_ctr_ns = 3'b0;
59956                       endcase
59957                   end
59958                   
59959                   assign ifu_ipipe_init_done = init_ctr_done;
59960                   assign req_ready = (req_hit_ilm ? ilm_ifu_req_ready : icu_ifu_req_ready) &amp; ((resp_sel_ilm == req_hit_ilm) | no_outstanding_req | redirect);
59961                   assign fetch_issue = req_valid &amp; req_ready;
59962                   kv_pq #(
59963                       .VALEN(VALEN),
59964                       .EXTVALEN(EXTVALEN),
59965                       .BTB_SIZE(BTB_SIZE)
59966                   ) u_kv_pq (
59967                       .core_clk(core_clk),
59968                       .core_reset_n(core_reset_n),
59969                       .resume(resume),
59970                       .resume_pc(resume_pc),
59971                       .retry(retry),
59972                       .retry_pc(retry_pc),
59973                       .redirect(redirect),
59974                       .redirect_pc(redirect_pc),
59975                       .redirect_for_cti(redirect_for_cti),
59976                       .f0_valid(f0_valid),
59977                       .f0_pc(f0_pc),
59978                       .f0_vectored(f0_vectored),
59979                       .f0_bblk_start(f0_bblk_start),
59980                       .fetch_req_valid(req_valid),
59981                       .fetch_req_ready(req_ready),
59982                       .fetch_resp_valid(fetch_resp_valid_no_xcpt),
59983                       .fetch_resp_valid_raw(fetch_resp_valid_raw),
59984                       .fetch_normal(fetch_normal),
59985                       .fetch_recover(fetch_recover),
59986                       .recover_entry_update(recover_entry_update),
59987                       .bpu_rd_ack(bpu_rd_ack),
59988                       .bpu_info_hit(bpu_info_hit),
59989                       .bpu_info_fall_thru_pc(bpu_info_fall_thru_pc),
59990                       .bpu_info_target(bpu_info_target),
59991                       .bpu_info_start_pc(bpu_info_start_pc),
59992                       .bpu_info_offset(bpu_info_offset),
59993                       .bpu_info_way(bpu_info_way),
59994                       .bpu_info_ucond(bpu_info_ucond),
59995                       .bpu_info_ret(bpu_info_ret),
59996                       .bpu_info_pred_taken(bpu_info_pred_taken),
59997                       .bpu_info_pred_cnt(bpu_info_pred_cnt),
59998                       .bpu_rd_ready(bpu_rd_ready),
59999                       .bpu_rd_valid(bpu_rd_valid),
60000                       .target_pc(target_pc),
60001                       .target_bblk_start(target_bblk_start),
60002                       .target_pred_taken(target_pred_taken),
60003                       .target_rd_low_word_only(target_rd_low_word_only),
60004                       .seq_pc(seq_pc[VALEN - 1:0]),
60005                       .ifu_i0_pc(ifu_i0_pc),
60006                       .ifu_i0_pred_valid(ifu_i0_pred_valid),
60007                       .ifu_i0_pred_way(ifu_i0_pred_way),
60008                       .ifu_i0_pred_taken(ifu_i0_pred_taken),
60009                       .ifu_i0_pred_ret(ifu_i0_pred_ret),
60010                       .ifu_i0_pred_cnt(ifu_i0_pred_cnt),
60011                       .ifu_i0_pred_brk(ifu_i0_pred_brk),
60012                       .ifu_i0_pred_npc(ifu_i0_pred_npc_no_tb),
60013                       .ifu_i0_keep_bhr(ifu_i0_keep_bhr),
60014                       .ifu_i0_pred_hit(ifu_i0_pred_hit_no_tb),
60015                       .ifu_i0_bblk_start(i0_bblk_start),
60016                       .ifu_i0_32b(i0_32b),
60017                       .ifu_i0_issue(inst0_issue),
60018                       .ifu_i1_pc(ifu_i1_pc),
60019                       .ifu_i1_pred_valid(ifu_i1_pred_valid),
60020                       .ifu_i1_pred_way(ifu_i1_pred_way),
60021                       .ifu_i1_pred_taken(ifu_i1_pred_taken),
60022                       .ifu_i1_pred_ret(ifu_i1_pred_ret),
60023                       .ifu_i1_pred_cnt(ifu_i1_pred_cnt),
60024                       .ifu_i1_pred_brk(ifu_i1_pred_brk),
60025                       .ifu_i1_pred_npc(ifu_i1_pred_npc_no_tb),
60026                       .ifu_i1_keep_bhr(ifu_i1_keep_bhr),
60027                       .ifu_i1_pred_hit(ifu_i1_pred_hit_no_tb),
60028                       .ifu_i1_bblk_start(i1_bblk_start),
60029                       .ifu_i1_32b(i1_32b),
60030                       .ifu_i1_issue(inst1_issue),
60031                       .no_addr_valid_stall(no_addr_valid_stall),
60032                       .fetch_nxt_seq_kill_needed_f2(fetch_nxt_seq_kill_needed_f2),
60033                       .fetch_end_offset(fetch_end_offset),
60034                       .resp_raw_is_bblk_end_f2(resp_raw_is_bblk_end_f2)
60035                   );
60036                   always @(posedge core_clk or negedge core_reset_n) begin
60037      1/1              if (!core_reset_n) begin
60038      1/1                  seq_pc &lt;= {EXTVALEN{1'b0}};
60039                       end
60040      1/1              else if (seq_pc_update) begin
60041      1/1                  seq_pc &lt;= seq_pc_nx;
60042                       end
                        MISSING_ELSE
60043                   end
60044                   
60045                   assign seq_pc_update = (fetch_issue &amp; (fetch_req_cs == ST_FETCH)) | (fetch_issue &amp; redirect) | (ex9_lookup_valid &amp; ex9_lookup_ready);
60046                   assign seq_pc_nx = (ex9_lookup_valid &amp; ex9_lookup_ready &amp; ~redirect) ? ex9_lookup_pc[EXTVALEN - 1:0] : {req_addr[EXTVALEN - 1:3],3'b0} + {{(EXTVALEN - 4){1'b0}},4'b1000};
60047                   assign fq_wr = (f2_no_ack &amp; f2_pmp_fault &amp; fetch_normal &amp; ~ex9_lookup_valid) | (f2_stall &amp; f2_pmp_fault &amp; fetch_normal &amp; ~ex9_lookup_valid) | (|(fetch_resp_valid));
60048                   assign fq_ncnt_nx = fetch_kill ? {FQ_NCNT_MSB + 1{1'b0}} : fq_ncnt + {{FQ_NCNT_MSB{1'b0}},fq_wr} - {{FQ_NCNT_MSB{1'b0}},fq_rd};
60049                   assign fq_ncnt_update = fetch_kill | fq_wr | fq_rd;
60050                   always @(posedge core_clk or negedge core_reset_n) begin
60051      1/1              if (!core_reset_n) begin
60052      1/1                  fq_ncnt &lt;= {FQ_NCNT_MSB + 1{1'b0}};
60053                       end
60054      1/1              else if (fq_ncnt_update) begin
60055      1/1                  fq_ncnt &lt;= fq_ncnt_nx;
60056                       end
                        MISSING_ELSE
60057                   end
60058                   
60059                   assign fetch_fault = f2_error;
60060                   assign fetch_page_fault = f2_itlb_page_fault;
60061                   assign fetch_pmp_fault = f2_pmp_fault;
60062                   assign fetch_pma_fault = f2_pma_fault;
60063                   assign fetch_ecc_corr = (fetch_ilm_valid &amp; f2_ilm_ecc_corr &amp; ~f2_itlb_ecc_xcpt) | (fetch_icu_valid &amp; f2_ic_ecc_corr &amp; ~f2_itlb_ecc_xcpt) | (f2_itlb_ecc_xcpt &amp; f2_itlb_ecc_corr);
60064                   assign fetch_ecc_xcpt = f2_fetch_data_ecc_xcpt | f2_itlb_ecc_xcpt;
60065                   assign fetch_ecc_code = ({8{fetch_ilm_valid &amp; ~f2_itlb_ecc_xcpt}} &amp; ilm_ifu_resp_status[7 +:8]) | ({8{fetch_icu_valid &amp; ~f2_itlb_ecc_xcpt}} &amp; icu_ifu_resp_status[7 +:8]) | ({8{fetch_icu_valid &amp; f2_itlb_ecc_xcpt}} &amp; f2_itlb_ecc_code);
60066                   assign fetch_ecc_ramid = ({3{fetch_ilm_valid &amp; ~f2_itlb_ecc_xcpt}} &amp; {1'b0,ilm_ifu_resp_status[5 +:2]}) | ({3{fetch_icu_valid &amp; ~f2_itlb_ecc_xcpt}} &amp; {1'b0,icu_ifu_resp_status[5 +:2]}) | ({3{fetch_icu_valid &amp; f2_itlb_ecc_xcpt}} &amp; f2_itlb_ecc_ramid);
60067                   assign fq_fault_nx = fetch_fault &amp; ~fetch_kill;
60068                   assign fq_page_fault_nx = fetch_page_fault &amp; ~fetch_kill;
60069                   assign fq_pmp_fault_nx = fetch_pmp_fault &amp; ~fetch_kill;
60070                   assign fq_pma_fault_nx = fetch_pma_fault &amp; ~fetch_kill;
60071                   assign fq_ecc_corr_nx = fetch_ecc_corr &amp; ~fetch_kill;
60072                   assign fq_ecc_xcpt_nx = fetch_ecc_xcpt &amp; ~fetch_kill;
60073                   assign fq_ecc_code_nx = fetch_ecc_code &amp; {8{~fetch_kill}};
60074                   assign fq_ecc_ramid_nx = fetch_ecc_ramid &amp; {3{~fetch_kill}};
60075                   wire fq_xcpt_info_update;
60076                   assign fq_xcpt_info_update = fetch_kill | (resp_valid &amp; fetch_normal) | (f2_no_ack &amp; f2_pmp_fault &amp; fetch_normal) | (f2_stall &amp; f2_pmp_fault &amp; fetch_normal);
60077                   always @(posedge core_clk or negedge core_reset_n) begin
60078      1/1              if (!core_reset_n) begin
60079      1/1                  fq_fault &lt;= 1'b0;
60080      1/1                  fq_page_fault &lt;= 1'b0;
60081      1/1                  fq_pmp_fault &lt;= 1'b0;
60082      1/1                  fq_pma_fault &lt;= 1'b0;
60083      1/1                  fq_ecc_corr &lt;= 1'b0;
60084      1/1                  fq_ecc_xcpt &lt;= 1'b0;
60085      1/1                  fq_ecc_code &lt;= 8'b0;
60086      1/1                  fq_ecc_ramid &lt;= 3'b0;
60087                       end
60088      1/1              else if (fq_xcpt_info_update) begin
60089      1/1                  fq_fault &lt;= fq_fault_nx;
60090      1/1                  fq_page_fault &lt;= fq_page_fault_nx;
60091      1/1                  fq_pmp_fault &lt;= fq_pmp_fault_nx;
60092      1/1                  fq_pma_fault &lt;= fq_pma_fault_nx;
60093      1/1                  fq_ecc_corr &lt;= fq_ecc_corr_nx;
60094      1/1                  fq_ecc_xcpt &lt;= fq_ecc_xcpt_nx;
60095      1/1                  fq_ecc_code &lt;= fq_ecc_code_nx;
60096      1/1                  fq_ecc_ramid &lt;= fq_ecc_ramid_nx;
60097                       end
                        MISSING_ELSE
60098                   end
60099                   
60100                   wire [63:0] ilm_resp_rdata_mask_xcpt;
60101                   wire [63:0] icu_resp_rdata_mask_xcpt;
60102                   assign ilm_resp_rdata_mask_xcpt = ilm_ifu_resp_rdata &amp; {{16{~fq_wr_xcpt[3]}},{16{~fq_wr_xcpt[2]}},{16{~fq_wr_xcpt[1]}},{16{~fq_wr_xcpt[0]}}};
60103                   assign icu_resp_rdata_mask_xcpt = icu_ifu_resp_rdata &amp; {64{~f2_xcpt}};
60104                   assign fetch_resp_inst[63:0] = ({64{(|ilm_ifu_resp_valid)}} &amp; ilm_resp_rdata_mask_xcpt) | ({64{(|icu_ifu_resp_valid)}} &amp; icu_resp_rdata_mask_xcpt);
60105                   assign fetch_bblk_start = f2_bblk_start;
60106                   assign fetch_bblk_end = resp_raw_is_bblk_end_f2;
60107                   assign fetch_valid = ({4{fetch_end_offset[0]}} &amp; {3'b0,fetch_resp_valid[0]}) | ({4{fetch_end_offset[1]}} &amp; {2'b0,fetch_resp_valid[1:0]}) | ({4{fetch_end_offset[2]}} &amp; {1'b0,fetch_resp_valid[2:0]}) | ({4{fetch_end_offset[3]}} &amp; {fetch_resp_valid[3:0]});
60108                   assign fetch_resp_valid = ((ilm_ifu_resp_valid_with_mask &amp; {4{~f2_ilm_stall}}) | icu_ifu_resp_valid) &amp; {4{f2_alive &amp; fetch_normal &amp; ~ex9_lookup_valid &amp; ((~(fetch_icu_valid &amp; icu_ifu_resp_status[22]) &amp; ~f2_itlb_miss &amp; ~f2_ecc_replay) | (f2_xcpt &amp; ~f2_itlb_miss))}};
60109                   assign fetch_resp_valid_no_xcpt = ((ilm_ifu_resp_valid_with_mask &amp; {4{~f2_ilm_stall}}) | icu_ifu_resp_valid) &amp; {4{f2_alive &amp; fetch_normal &amp; ~ex9_lookup_valid &amp; (~(fetch_icu_valid &amp; icu_ifu_resp_status[22]) &amp; ~f2_itlb_miss &amp; ~f2_ecc_replay)}};
60110                   assign fetch_resp_valid_raw = ((ilm_ifu_resp_valid_with_mask &amp; {4{~f2_ilm_stall}}) | icu_ifu_resp_valid) &amp; {4{f2_alive &amp; fetch_normal &amp; ~ex9_lookup_valid}};
60111                   assign fetch_ex9_resp_valid = ((ilm_ifu_resp_valid_with_mask &amp; {4{~f2_ilm_stall}}) | icu_ifu_resp_valid) &amp; {4{f2_alive &amp; fetch_ex9 &amp; ((~(fetch_icu_valid &amp; icu_ifu_resp_status[22]) &amp; ~f2_itlb_miss &amp; ~f2_ecc_replay) | (f2_xcpt &amp; ~f2_itlb_miss))}};
60112                   assign ost_max_num = {{(FQ_NCNT_MSB - 1){1'b0}},num_outstanding_req} + fq_ncnt;
60113                   assign fq_full_stall = (ost_max_num == FQ_DEPTH_LOGIC) &amp; ~redirect;
60114                   wire [1:0] f2_ilm_ecc_pos_ori;
60115                   wire [3:0] f2_ilm_ecc_pos;
60116                   wire [3:0] f2_ilm_ecc_pos_align;
60117                   assign f2_ilm_ecc_pos_ori = ilm_ifu_resp_status[16 +:2];
60118                   assign f2_ilm_ecc_pos = {{2{f2_ilm_ecc_pos_ori[1]}},{2{f2_ilm_ecc_pos_ori[0]}}};
60119                   assign f2_ilm_ecc_pos_align = (f2_va[2:1] == 2'b00) ? f2_ilm_ecc_pos : (f2_va[2:1] == 2'b01) ? {1'b0,f2_ilm_ecc_pos[3:1]} : (f2_va[2:1] == 2'b10) ? {2'b0,f2_ilm_ecc_pos[3:2]} : {3'b0,f2_ilm_ecc_pos[3]};
60120                   assign inst0_issue = ifu_i0_valid &amp; ifu_i0_ready;
60121                   assign inst1_issue = ifu_i1_valid &amp; ifu_i1_ready;
60122                   assign fq_wr_xcpt = f2_fetch_data_ecc_xcpt &amp; resp_sel_ilm ? f2_ilm_ecc_pos_align : {4{(f2_alive &amp; f2_xcpt &amp; (f2_req_type == 3'b0))}};
60123                   kv_fq #(
60124                       .FQ_DEPTH(FQ_DEPTH)
60125                   ) u_kv_fq (
60126                       .core_clk(core_clk),
60127                       .core_reset_n(core_reset_n),
60128                       .fetch_kill(fetch_kill),
60129                       .fq_wr(fq_wr),
60130                       .fq_rd(fq_rd),
60131                       .fq_wr_valid(fetch_valid),
60132                       .fq_wr_xcpt(fq_wr_xcpt),
60133                       .fq_wr_inst(fetch_resp_inst),
60134                       .fq_wr_bblk_start(fetch_bblk_start),
60135                       .fq_wr_bblk_end(fetch_bblk_end),
60136                       .fq_i0_valid(fq_i0_valid),
60137                       .fq_i0_inst(fq_i0_inst),
60138                       .fq_i0_bblk_start(fq_i0_bblk_start),
60139                       .fq_i0_bblk_end(fq_i0_bblk_end),
60140                       .fq_i0_xcpt(fq_i0_xcpt),
60141                       .fq_i0_xcpt_upper(fq_i0_xcpt_upper),
60142                       .fq_i0_bogus(fq_i0_bogus),
60143                       .fq_i0_ready(ifu_i0_ready),
60144                       .fq_i1_valid(fq_i1_valid),
60145                       .fq_i1_inst(fq_i1_inst),
60146                       .fq_i1_bblk_start(fq_i1_bblk_start),
60147                       .fq_i1_bblk_end(fq_i1_bblk_end),
60148                       .fq_i1_xcpt(fq_i1_xcpt),
60149                       .fq_i1_xcpt_upper(fq_i1_xcpt_upper),
60150                       .fq_i1_bogus(fq_i1_bogus),
60151                       .fq_i1_ready(ifu_i1_ready)
60152                   );
60153                   assign i0_bblk_start = ifu_i0_pred_start;
60154                   assign i1_bblk_start = ifu_i1_pred_start;
60155                   assign i0_32b = (ifu_i0_instr[1:0] == 2'b11) | ~rvc_en;
60156                   assign i1_32b = (ifu_i1_instr[1:0] == 2'b11) | ~rvc_en;
60157                   wire tb_i0_vector_resume;
60158                   assign tb_i0_vector_resume = 1'b0;
60159                   assign ifu_i0_valid = fq_i0_valid;
60160                   assign ifu_i0_instr = (tb_i0_vector_resume) ? ifu_i0_pc[31:0] : fq_i0_inst;
60161                   assign ifu_i0_vector_resume = vector_resume | tb_i0_vector_resume;
60162                   assign ifu_i0_fault = fq_i0_xcpt &amp; fq_fault;
60163                   assign ifu_i0_fault_dcause = fq_ecc_xcpt ? 3'd1 : fq_pmp_fault ? 3'd2 : fq_pma_fault ? 3'd4 : 3'd3;
60164                   assign ifu_i0_page_fault = fq_i0_xcpt &amp; fq_page_fault;
60165                   assign ifu_i0_fault_upper = fq_i0_xcpt_upper;
60166                   assign ifu_i0_ecc_corr = fq_ecc_corr;
60167                   assign ifu_i0_ecc_code = fq_ecc_code;
60168                   assign ifu_i0_ecc_ramid = fq_ecc_ramid;
60169                   assign ifu_i0_instr_16b = ~i0_32b;
60170                   wire tb_i0_pred_npc_drive;
60171                   assign tb_i0_pred_npc_drive = 1'b0;
60172                   assign ifu_i0_pred_npc = (tb_i0_pred_npc_drive) ? {VALEN{1'b0}} : ifu_i0_pred_npc_no_tb;
60173                   wire tb_ifu_i0_pred_hit;
60174                   assign tb_ifu_i0_pred_hit = 1'b0;
60175                   assign ifu_i0_pred_hit_no_tb = fq_i0_bblk_end;
60176                   assign ifu_i0_pred_bogus = fq_i0_bogus;
60177                   assign ifu_i0_pred_hit = ifu_i0_pred_hit_no_tb | tb_ifu_i0_pred_hit;
60178                   assign ifu_i0_pred_start = fq_i0_bblk_start;
60179                   assign ifu_i1_valid = fq_i1_valid;
60180                   assign ifu_i1_instr = fq_i1_inst;
60181                   assign ifu_i1_vector_resume = 1'b0;
60182                   assign ifu_i1_fault = fq_i1_xcpt &amp; fq_fault;
60183                   assign ifu_i1_fault_dcause = fq_ecc_xcpt ? 3'd1 : fq_pmp_fault ? 3'd2 : fq_pma_fault ? 3'd4 : 3'd3;
60184                   assign ifu_i1_page_fault = fq_i1_xcpt &amp; fq_page_fault;
60185                   assign ifu_i1_fault_upper = fq_i1_xcpt_upper;
60186                   assign ifu_i1_ecc_corr = fq_ecc_corr;
60187                   assign ifu_i1_ecc_code = fq_ecc_code;
60188                   assign ifu_i1_ecc_ramid = fq_ecc_ramid;
60189                   assign ifu_i1_instr_16b = ~i1_32b;
60190                   wire tb_i1_pred_npc_drive;
60191                   assign tb_i1_pred_npc_drive = 1'b0;
60192                   assign ifu_i1_pred_npc = (tb_i1_pred_npc_drive) ? {VALEN{1'b0}} : ifu_i1_pred_npc_no_tb;
60193                   wire tb_ifu_i1_pred_hit;
60194                   assign tb_ifu_i1_pred_hit = 1'b0;
60195                   assign ifu_i1_pred_hit_no_tb = fq_i1_bblk_end;
60196                   assign ifu_i1_pred_bogus = fq_i1_bogus;
60197                   assign ifu_i1_pred_hit = ifu_i1_pred_hit_no_tb | tb_ifu_i1_pred_hit;
60198                   assign ifu_i1_pred_start = fq_i1_bblk_start;
60199                   always @(posedge core_clk or negedge core_reset_n) begin
60200      1/1              if (!core_reset_n) begin
60201      1/1                  num_outstanding_req &lt;= 2'd0;
60202                       end
60203      1/1              else if (num_outstanding_req_en) begin
60204      1/1                  num_outstanding_req &lt;= num_outstanding_req_nx;
60205                       end
                        MISSING_ELSE
60206                   end
60207                   
60208                   assign num_outstanding_req_en = fetch_kill | ic_op_req_pulse | ex9_lookup_valid | (fetch_issue &amp; fetch_normal) | (resp_valid &amp; fetch_normal) | fetch_nxt_seq_kill_needed_f2 | fetch_recover;
60209                   assign num_outstanding_req_nx = resume ? 2'd0 : redirect ? {1'b0,fetch_issue} : ic_op_req_pulse ? 2'b0 : retry ? 2'b0 : ex9_lookup_valid ? 2'b0 : fetch_recover ? 2'd0 : num_outstanding_req + {1'b0,fetch_issue &amp; fetch_normal} - {1'b0,resp_valid &amp; fetch_normal} - {1'b0,fetch_nxt_seq_kill_needed_f2 &amp; f1_valid &amp; fetch_normal};
60210                   assign resp_valid = resp_sel_ilm ? (|ilm_ifu_resp_valid_with_mask) &amp; f2_alive &amp; ~f2_ilm_stall : (|icu_ifu_resp_valid) &amp; f2_alive;
60211                   wire no_valid_in_pipe;
60212                   assign no_valid_in_pipe = ~f1_valid &amp; ~f2_valid;
60213                   assign ifu_ipipe_standby_ready = (fq_full_stall &amp; icu_standby_ready &amp; fetch_normal &amp; ~itlb_fill_valid &amp; ~itlb_fill_wait_valid &amp; no_valid_in_pipe) | ((fetch_req_cs == ST_XCPT_STALL) &amp; icu_standby_ready &amp; ~itlb_fill_valid &amp; ~itlb_fill_wait_valid &amp; ~f0_valid);
60214                   wire event_fetch_cache_access_nx;
60215                   wire event_fetch_cache_miss_nx;
60216                   wire event_uncacheable_access_nx;
60217                   wire event_cacheable_miss_wait_cycle_set;
60218                   wire event_cacheable_miss_wait_cycle_clr;
60219                   wire event_cacheable_miss_wait_cycle_nx;
60220                   wire event_cacheable_miss_wait_cycle_en;
60221                   wire event_uncacheable_miss_wait_cycle_set;
60222                   wire event_uncacheable_miss_wait_cycle_clr;
60223                   wire event_uncacheable_miss_wait_cycle_nx;
60224                   wire event_uncacheable_miss_wait_cycle_en;
60225                   wire event_itlb_fill_wait_cycle_set;
60226                   wire event_itlb_fill_wait_cycle_clr;
60227                   wire event_itlb_fill_wait_cycle_nx;
60228                   wire event_itlb_fill_wait_cycle_en;
60229                   reg event_fetch_cache_access;
60230                   reg event_fetch_cache_miss;
60231                   reg event_cacheable_miss_wait_cycle;
60232                   reg event_uncacheable_miss_wait_cycle;
60233                   reg event_uncacheable_access;
60234                   reg event_itlb_fill_wait_cycle;
60235                   wire [5:0] ifu_event;
60236                   assign event_cacheable_miss_wait_cycle_set = (f2_cache_miss &amp; ~f2_xcpt &amp; fetch_normal) &amp; f2_pa_cacheability &amp; ~fetch_kill &amp; ~ic_op_req_pulse &amp; ~ex9_lookup_valid;
60237                   assign event_cacheable_miss_wait_cycle_clr = (f2_valid &amp; fetch_normal) | fetch_kill | ic_op_req_pulse | ex9_lookup_valid;
60238                   assign event_cacheable_miss_wait_cycle_nx = (event_cacheable_miss_wait_cycle &amp; ~event_cacheable_miss_wait_cycle_clr) | event_cacheable_miss_wait_cycle_set;
60239                   assign event_cacheable_miss_wait_cycle_en = event_cacheable_miss_wait_cycle_set | event_cacheable_miss_wait_cycle_clr;
60240                   always @(posedge core_clk or negedge core_reset_n) begin
60241      1/1              if (!core_reset_n) begin
60242      1/1                  event_cacheable_miss_wait_cycle &lt;= 1'b0;
60243                       end
60244      1/1              else if (event_cacheable_miss_wait_cycle_en) begin
60245      1/1                  event_cacheable_miss_wait_cycle &lt;= event_cacheable_miss_wait_cycle_nx;
60246                       end
                        MISSING_ELSE
60247                   end
60248                   
60249                   assign event_uncacheable_miss_wait_cycle_set = (f2_cache_miss &amp; ~f2_xcpt &amp; fetch_normal) &amp; ~f2_pa_cacheability &amp; ~fetch_kill &amp; ~ic_op_req_pulse &amp; ~ex9_lookup_valid;
60250                   assign event_uncacheable_miss_wait_cycle_clr = (f2_valid &amp; fetch_normal) | fetch_kill | ic_op_req_pulse | ex9_lookup_valid;
60251                   assign event_uncacheable_miss_wait_cycle_nx = (event_uncacheable_miss_wait_cycle &amp; ~event_uncacheable_miss_wait_cycle_clr) | event_uncacheable_miss_wait_cycle_set;
60252                   assign event_uncacheable_miss_wait_cycle_en = event_uncacheable_miss_wait_cycle_set | event_uncacheable_miss_wait_cycle_clr;
60253                   always @(posedge core_clk or negedge core_reset_n) begin
60254      1/1              if (!core_reset_n) begin
60255      1/1                  event_uncacheable_miss_wait_cycle &lt;= 1'b0;
60256                       end
60257      1/1              else if (event_uncacheable_miss_wait_cycle_en) begin
60258      1/1                  event_uncacheable_miss_wait_cycle &lt;= event_uncacheable_miss_wait_cycle_nx;
60259                       end
                        MISSING_ELSE
60260                   end
60261                   
60262                   assign event_itlb_fill_wait_cycle_set = f2_alive &amp; f2_itlb_miss &amp; ~fetch_kill &amp; ~ic_op_req_pulse &amp; ~ex9_lookup_valid;
60263                   assign event_itlb_fill_wait_cycle_clr = (f2_valid &amp; fetch_normal) | fetch_kill | ic_op_req_pulse | ex9_lookup_valid;
60264                   assign event_itlb_fill_wait_cycle_nx = (event_itlb_fill_wait_cycle &amp; ~event_itlb_fill_wait_cycle_clr) | event_itlb_fill_wait_cycle_set;
60265                   assign event_itlb_fill_wait_cycle_en = event_itlb_fill_wait_cycle_set | event_itlb_fill_wait_cycle_clr;
60266                   always @(posedge core_clk or negedge core_reset_n) begin
60267      1/1              if (!core_reset_n) begin
60268      1/1                  event_itlb_fill_wait_cycle &lt;= 1'b0;
60269                       end
60270      1/1              else if (event_itlb_fill_wait_cycle_en) begin
60271      1/1                  event_itlb_fill_wait_cycle &lt;= event_itlb_fill_wait_cycle_nx;
60272                       end
                        MISSING_ELSE
60273                   end
60274                   
60275                   assign event_fetch_cache_access_nx = fetch_normal &amp; (|icu_ifu_resp_valid) &amp; f2_alive &amp; f2_pa_cacheability &amp; ~event_cacheable_miss_wait_cycle;
60276                   assign event_fetch_cache_miss_nx = icu_ifu_bus_req_event;
60277                   assign event_uncacheable_access_nx = fetch_normal &amp; (|icu_ifu_resp_valid) &amp; f2_alive &amp; ~f2_pa_cacheability &amp; ~event_uncacheable_miss_wait_cycle;
60278                   always @(posedge core_clk or negedge core_reset_n) begin
60279      1/1              if (!core_reset_n) begin
60280      1/1                  event_fetch_cache_access &lt;= 1'b0;
60281      1/1                  event_fetch_cache_miss &lt;= 1'b0;
60282      1/1                  event_uncacheable_access &lt;= 1'b0;
60283                       end
60284                       else begin
60285      1/1                  event_fetch_cache_access &lt;= event_fetch_cache_access_nx;
60286      1/1                  event_fetch_cache_miss &lt;= event_fetch_cache_miss_nx;
60287      1/1                  event_uncacheable_access &lt;= event_uncacheable_access_nx;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1276.html" >kv_ifu</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>220</td><td>140</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>220</td><td>140</td><td>63.64</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59278
 EXPRESSION (f2_itlb_ecc_xcpt ? 3'b1 : (f2_fetch_data_ecc_xcpt ? 3'b1 : (f2_pmp_fault ? 3'd2 : (f2_pma_fault ? 3'd4 : 3'd3))))
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59278
 SUB-EXPRESSION (f2_fetch_data_ecc_xcpt ? 3'b1 : (f2_pmp_fault ? 3'd2 : (f2_pma_fault ? 3'd4 : 3'd3)))
                 -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59278
 SUB-EXPRESSION (f2_pmp_fault ? 3'd2 : (f2_pma_fault ? 3'd4 : 3'd3))
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59278
 SUB-EXPRESSION (f2_pma_fault ? 3'd4 : 3'd3)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59337
 EXPRESSION (redirect ? redirect_pc : (f0_valid ? f0_pc : target_pc_va_extend))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59337
 SUB-EXPRESSION (f0_valid ? f0_pc : target_pc_va_extend)
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59338
 EXPRESSION (redirect ? ((redirect_for_cti &amp; btb_support)) : (f0_valid ? ((f0_bblk_start &amp; btb_support)) : ((target_bblk_start &amp; btb_support))))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59338
 SUB-EXPRESSION (f0_valid ? ((f0_bblk_start &amp; btb_support)) : ((target_bblk_start &amp; btb_support)))
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59471
 EXPRESSION (f1_translate_en ? itlb_ifu_pa : f1_va[(PALEN - 1):0])
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59610
 EXPRESSION (halt_mode ? 4'b0 : ((((ic_en | (pma_ifu_resp_mtype[3:2] == 2'b0)) | (ime &amp; ic_en))) ? pma_ifu_resp_mtype : 4'b0011))
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59610
 SUB-EXPRESSION ((((ic_en | (pma_ifu_resp_mtype[3:2] == 2'b0)) | (ime &amp; ic_en))) ? pma_ifu_resp_mtype : 4'b0011)
                 -------------------------------1-------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59612
 EXPRESSION (f2_alive ? f2_va : (f1_valid ? f1_va : (f0_valid ? f0_pc : target_pc_va_extend)))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59612
 SUB-EXPRESSION (f1_valid ? f1_va : (f0_valid ? f0_pc : target_pc_va_extend))
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59612
 SUB-EXPRESSION (f0_valid ? f0_pc : target_pc_va_extend)
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59613
 EXPRESSION (f2_alive ? f2_req_start : (f1_valid ? f1_req_start : (f0_valid ? f0_bblk_start : target_bblk_start)))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59613
 SUB-EXPRESSION (f1_valid ? f1_req_start : (f0_valid ? f0_bblk_start : target_bblk_start))
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59613
 SUB-EXPRESSION (f0_valid ? f0_bblk_start : target_bblk_start)
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59669
 EXPRESSION 
 Number  Term
      1  resume ? ST_FETCH : (redirect ? ST_FETCH : (ic_op_req_pulse ? ST_XCPT_STALL : (retry ? ST_FETCH : (ex9_lookup_valid ? ST_EX9_FETCH : (((f2_alive &amp; f2_itlb_miss)) ? ST_FILL_TLB : (((f2_alive &amp; f2_xcpt)) ? ST_XCPT_STALL : (((f2_valid &amp; f2_ilm_stall)) ? ST_FETCH : (((f2_alive &amp; f2_ilm_ecc_replay)) ? ST_RECOVER : (((f2_alive &amp; f2_no_ack)) ? ST_RECOVER : (((f2_alive &amp; f2_ic_ecc_replay)) ? ST_ECC_INV : (((f2_alive &amp; f2_cache_miss)) ? ST_MH : ST_FETCH))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59669
 SUB-EXPRESSION 
 Number  Term
      1  redirect ? ST_FETCH : (ic_op_req_pulse ? ST_XCPT_STALL : (retry ? ST_FETCH : (ex9_lookup_valid ? ST_EX9_FETCH : (((f2_alive &amp; f2_itlb_miss)) ? ST_FILL_TLB : (((f2_alive &amp; f2_xcpt)) ? ST_XCPT_STALL : (((f2_valid &amp; f2_ilm_stall)) ? ST_FETCH : (((f2_alive &amp; f2_ilm_ecc_replay)) ? ST_RECOVER : (((f2_alive &amp; f2_no_ack)) ? ST_RECOVER : (((f2_alive &amp; f2_ic_ecc_replay)) ? ST_ECC_INV : (((f2_alive &amp; f2_cache_miss)) ? ST_MH : ST_FETCH)))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59669
 SUB-EXPRESSION 
 Number  Term
      1  ic_op_req_pulse ? ST_XCPT_STALL : (retry ? ST_FETCH : (ex9_lookup_valid ? ST_EX9_FETCH : (((f2_alive &amp; f2_itlb_miss)) ? ST_FILL_TLB : (((f2_alive &amp; f2_xcpt)) ? ST_XCPT_STALL : (((f2_valid &amp; f2_ilm_stall)) ? ST_FETCH : (((f2_alive &amp; f2_ilm_ecc_replay)) ? ST_RECOVER : (((f2_alive &amp; f2_no_ack)) ? ST_RECOVER : (((f2_alive &amp; f2_ic_ecc_replay)) ? ST_ECC_INV : (((f2_alive &amp; f2_cache_miss)) ? ST_MH : ST_FETCH))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59669
 SUB-EXPRESSION 
 Number  Term
      1  retry ? ST_FETCH : (ex9_lookup_valid ? ST_EX9_FETCH : (((f2_alive &amp; f2_itlb_miss)) ? ST_FILL_TLB : (((f2_alive &amp; f2_xcpt)) ? ST_XCPT_STALL : (((f2_valid &amp; f2_ilm_stall)) ? ST_FETCH : (((f2_alive &amp; f2_ilm_ecc_replay)) ? ST_RECOVER : (((f2_alive &amp; f2_no_ack)) ? ST_RECOVER : (((f2_alive &amp; f2_ic_ecc_replay)) ? ST_ECC_INV : (((f2_alive &amp; f2_cache_miss)) ? ST_MH : ST_FETCH)))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59669
 SUB-EXPRESSION 
 Number  Term
      1  ex9_lookup_valid ? ST_EX9_FETCH : (((f2_alive &amp; f2_itlb_miss)) ? ST_FILL_TLB : (((f2_alive &amp; f2_xcpt)) ? ST_XCPT_STALL : (((f2_valid &amp; f2_ilm_stall)) ? ST_FETCH : (((f2_alive &amp; f2_ilm_ecc_replay)) ? ST_RECOVER : (((f2_alive &amp; f2_no_ack)) ? ST_RECOVER : (((f2_alive &amp; f2_ic_ecc_replay)) ? ST_ECC_INV : (((f2_alive &amp; f2_cache_miss)) ? ST_MH : ST_FETCH))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59669
 SUB-EXPRESSION 
 Number  Term
      1  ((f2_alive &amp; f2_itlb_miss)) ? ST_FILL_TLB : (((f2_alive &amp; f2_xcpt)) ? ST_XCPT_STALL : (((f2_valid &amp; f2_ilm_stall)) ? ST_FETCH : (((f2_alive &amp; f2_ilm_ecc_replay)) ? ST_RECOVER : (((f2_alive &amp; f2_no_ack)) ? ST_RECOVER : (((f2_alive &amp; f2_ic_ecc_replay)) ? ST_ECC_INV : (((f2_alive &amp; f2_cache_miss)) ? ST_MH : ST_FETCH)))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59669
 SUB-EXPRESSION 
 Number  Term
      1  ((f2_alive &amp; f2_xcpt)) ? ST_XCPT_STALL : (((f2_valid &amp; f2_ilm_stall)) ? ST_FETCH : (((f2_alive &amp; f2_ilm_ecc_replay)) ? ST_RECOVER : (((f2_alive &amp; f2_no_ack)) ? ST_RECOVER : (((f2_alive &amp; f2_ic_ecc_replay)) ? ST_ECC_INV : (((f2_alive &amp; f2_cache_miss)) ? ST_MH : ST_FETCH))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59669
 SUB-EXPRESSION 
 Number  Term
      1  ((f2_valid &amp; f2_ilm_stall)) ? ST_FETCH : (((f2_alive &amp; f2_ilm_ecc_replay)) ? ST_RECOVER : (((f2_alive &amp; f2_no_ack)) ? ST_RECOVER : (((f2_alive &amp; f2_ic_ecc_replay)) ? ST_ECC_INV : (((f2_alive &amp; f2_cache_miss)) ? ST_MH : ST_FETCH)))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59669
 SUB-EXPRESSION 
 Number  Term
      1  ((f2_alive &amp; f2_ilm_ecc_replay)) ? ST_RECOVER : (((f2_alive &amp; f2_no_ack)) ? ST_RECOVER : (((f2_alive &amp; f2_ic_ecc_replay)) ? ST_ECC_INV : (((f2_alive &amp; f2_cache_miss)) ? ST_MH : ST_FETCH))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59669
 SUB-EXPRESSION (((f2_alive &amp; f2_no_ack)) ? ST_RECOVER : (((f2_alive &amp; f2_ic_ecc_replay)) ? ST_ECC_INV : (((f2_alive &amp; f2_cache_miss)) ? ST_MH : ST_FETCH)))
                 ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59669
 SUB-EXPRESSION (((f2_alive &amp; f2_ic_ecc_replay)) ? ST_ECC_INV : (((f2_alive &amp; f2_cache_miss)) ? ST_MH : ST_FETCH))
                 ---------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59669
 SUB-EXPRESSION (((f2_alive &amp; f2_cache_miss)) ? ST_MH : ST_FETCH)
                 --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59670
 EXPRESSION 
 Number  Term
      1  resume ? ST_FETCH : (redirect ? ST_FETCH : (ic_op_req_pulse ? ST_XCPT_STALL : ((((retry &amp; (~fencei_req)) &amp; (~ifu_cctl_req))) ? ST_FETCH : (ex9_lookup_valid ? ST_EX9_FETCH : (((cache_miss_recover &amp; icu_ifu_line_aq_done)) ? ST_RECOVER : ST_XCPT_STALL))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59670
 SUB-EXPRESSION 
 Number  Term
      1  redirect ? ST_FETCH : (ic_op_req_pulse ? ST_XCPT_STALL : ((((retry &amp; (~fencei_req)) &amp; (~ifu_cctl_req))) ? ST_FETCH : (ex9_lookup_valid ? ST_EX9_FETCH : (((cache_miss_recover &amp; icu_ifu_line_aq_done)) ? ST_RECOVER : ST_XCPT_STALL)))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59670
 SUB-EXPRESSION 
 Number  Term
      1  ic_op_req_pulse ? ST_XCPT_STALL : ((((retry &amp; (~fencei_req)) &amp; (~ifu_cctl_req))) ? ST_FETCH : (ex9_lookup_valid ? ST_EX9_FETCH : (((cache_miss_recover &amp; icu_ifu_line_aq_done)) ? ST_RECOVER : ST_XCPT_STALL))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59670
 SUB-EXPRESSION 
 Number  Term
      1  (((retry &amp; (~fencei_req)) &amp; (~ifu_cctl_req))) ? ST_FETCH : (ex9_lookup_valid ? ST_EX9_FETCH : (((cache_miss_recover &amp; icu_ifu_line_aq_done)) ? ST_RECOVER : ST_XCPT_STALL)))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59670
 SUB-EXPRESSION (ex9_lookup_valid ? ST_EX9_FETCH : (((cache_miss_recover &amp; icu_ifu_line_aq_done)) ? ST_RECOVER : ST_XCPT_STALL))
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59670
 SUB-EXPRESSION (((cache_miss_recover &amp; icu_ifu_line_aq_done)) ? ST_RECOVER : ST_XCPT_STALL)
                 ----------------------1----------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59671
 EXPRESSION 
 Number  Term
      1  resume ? ST_FETCH : (redirect ? ST_FETCH : (ic_op_req_pulse ? ST_XCPT_STALL : (retry ? ST_FETCH : (ex9_lookup_valid ? ST_EX9_FETCH : (((this_mmu_req_is_done &amp; (~(|mmu_ifu_status)))) ? ST_RECOVER : ST_FILL_TLB))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59671
 SUB-EXPRESSION 
 Number  Term
      1  redirect ? ST_FETCH : (ic_op_req_pulse ? ST_XCPT_STALL : (retry ? ST_FETCH : (ex9_lookup_valid ? ST_EX9_FETCH : (((this_mmu_req_is_done &amp; (~(|mmu_ifu_status)))) ? ST_RECOVER : ST_FILL_TLB)))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59671
 SUB-EXPRESSION 
 Number  Term
      1  ic_op_req_pulse ? ST_XCPT_STALL : (retry ? ST_FETCH : (ex9_lookup_valid ? ST_EX9_FETCH : (((this_mmu_req_is_done &amp; (~(|mmu_ifu_status)))) ? ST_RECOVER : ST_FILL_TLB))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59671
 SUB-EXPRESSION (retry ? ST_FETCH : (ex9_lookup_valid ? ST_EX9_FETCH : (((this_mmu_req_is_done &amp; (~(|mmu_ifu_status)))) ? ST_RECOVER : ST_FILL_TLB)))
                 --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59671
 SUB-EXPRESSION (ex9_lookup_valid ? ST_EX9_FETCH : (((this_mmu_req_is_done &amp; (~(|mmu_ifu_status)))) ? ST_RECOVER : ST_FILL_TLB))
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59671
 SUB-EXPRESSION (((this_mmu_req_is_done &amp; (~(|mmu_ifu_status)))) ? ST_RECOVER : ST_FILL_TLB)
                 -----------------------1-----------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59672
 EXPRESSION (resume ? ST_FETCH : (redirect ? ST_FETCH : (ic_op_req_pulse ? ST_XCPT_STALL : (retry ? ST_FETCH : (ex9_lookup_valid ? ST_EX9_FETCH : ST_RECOVER)))))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59672
 SUB-EXPRESSION (redirect ? ST_FETCH : (ic_op_req_pulse ? ST_XCPT_STALL : (retry ? ST_FETCH : (ex9_lookup_valid ? ST_EX9_FETCH : ST_RECOVER))))
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59672
 SUB-EXPRESSION (ic_op_req_pulse ? ST_XCPT_STALL : (retry ? ST_FETCH : (ex9_lookup_valid ? ST_EX9_FETCH : ST_RECOVER)))
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59672
 SUB-EXPRESSION (retry ? ST_FETCH : (ex9_lookup_valid ? ST_EX9_FETCH : ST_RECOVER))
                 --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59672
 SUB-EXPRESSION (ex9_lookup_valid ? ST_EX9_FETCH : ST_RECOVER)
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59673
 EXPRESSION 
 Number  Term
      1  resume ? ST_FETCH : (redirect ? ST_FETCH : (ic_op_req_pulse ? ST_XCPT_STALL : (retry ? ST_FETCH : (ex9_lookup_valid ? ST_EX9_FETCH : (icu_ifu_line_aq_done ? ST_RECOVER : (((icu_ifu_bus_req_full &amp; ifu_icu_line_aq)) ? ST_XCPT_STALL : ST_MH)))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59673
 SUB-EXPRESSION 
 Number  Term
      1  redirect ? ST_FETCH : (ic_op_req_pulse ? ST_XCPT_STALL : (retry ? ST_FETCH : (ex9_lookup_valid ? ST_EX9_FETCH : (icu_ifu_line_aq_done ? ST_RECOVER : (((icu_ifu_bus_req_full &amp; ifu_icu_line_aq)) ? ST_XCPT_STALL : ST_MH))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59673
 SUB-EXPRESSION 
 Number  Term
      1  ic_op_req_pulse ? ST_XCPT_STALL : (retry ? ST_FETCH : (ex9_lookup_valid ? ST_EX9_FETCH : (icu_ifu_line_aq_done ? ST_RECOVER : (((icu_ifu_bus_req_full &amp; ifu_icu_line_aq)) ? ST_XCPT_STALL : ST_MH)))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59673
 SUB-EXPRESSION 
 Number  Term
      1  retry ? ST_FETCH : (ex9_lookup_valid ? ST_EX9_FETCH : (icu_ifu_line_aq_done ? ST_RECOVER : (((icu_ifu_bus_req_full &amp; ifu_icu_line_aq)) ? ST_XCPT_STALL : ST_MH))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59673
 SUB-EXPRESSION (ex9_lookup_valid ? ST_EX9_FETCH : (icu_ifu_line_aq_done ? ST_RECOVER : (((icu_ifu_bus_req_full &amp; ifu_icu_line_aq)) ? ST_XCPT_STALL : ST_MH)))
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59673
 SUB-EXPRESSION (icu_ifu_line_aq_done ? ST_RECOVER : (((icu_ifu_bus_req_full &amp; ifu_icu_line_aq)) ? ST_XCPT_STALL : ST_MH))
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59673
 SUB-EXPRESSION (((icu_ifu_bus_req_full &amp; ifu_icu_line_aq)) ? ST_XCPT_STALL : ST_MH)
                 ---------------------1--------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59674
 EXPRESSION 
 Number  Term
      1  resume ? ST_FETCH : (redirect ? ST_FETCH : (ic_op_req_pulse ? ST_XCPT_STALL : (retry ? ST_FETCH : (((ex9_lookup_resp_done &amp; fetch_ex9_last_is_xcpt)) ? ST_XCPT_STALL : (ex9_lookup_resp_done ? ST_RECOVER : ST_EX9_FETCH))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59674
 SUB-EXPRESSION 
 Number  Term
      1  redirect ? ST_FETCH : (ic_op_req_pulse ? ST_XCPT_STALL : (retry ? ST_FETCH : (((ex9_lookup_resp_done &amp; fetch_ex9_last_is_xcpt)) ? ST_XCPT_STALL : (ex9_lookup_resp_done ? ST_RECOVER : ST_EX9_FETCH)))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59674
 SUB-EXPRESSION 
 Number  Term
      1  ic_op_req_pulse ? ST_XCPT_STALL : (retry ? ST_FETCH : (((ex9_lookup_resp_done &amp; fetch_ex9_last_is_xcpt)) ? ST_XCPT_STALL : (ex9_lookup_resp_done ? ST_RECOVER : ST_EX9_FETCH))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59674
 SUB-EXPRESSION (retry ? ST_FETCH : (((ex9_lookup_resp_done &amp; fetch_ex9_last_is_xcpt)) ? ST_XCPT_STALL : (ex9_lookup_resp_done ? ST_RECOVER : ST_EX9_FETCH)))
                 --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59674
 SUB-EXPRESSION (((ex9_lookup_resp_done &amp; fetch_ex9_last_is_xcpt)) ? ST_XCPT_STALL : (ex9_lookup_resp_done ? ST_RECOVER : ST_EX9_FETCH))
                 ------------------------1------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59674
 SUB-EXPRESSION (ex9_lookup_resp_done ? ST_RECOVER : ST_EX9_FETCH)
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59675
 EXPRESSION (resume ? ST_FETCH : (redirect ? ST_FETCH : (ic_op_req_pulse ? ST_XCPT_STALL : (retry ? ST_FETCH : (ex9_lookup_valid ? ST_EX9_FETCH : ST_FETCH)))))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59675
 SUB-EXPRESSION (redirect ? ST_FETCH : (ic_op_req_pulse ? ST_XCPT_STALL : (retry ? ST_FETCH : (ex9_lookup_valid ? ST_EX9_FETCH : ST_FETCH))))
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59675
 SUB-EXPRESSION (ic_op_req_pulse ? ST_XCPT_STALL : (retry ? ST_FETCH : (ex9_lookup_valid ? ST_EX9_FETCH : ST_FETCH)))
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59675
 SUB-EXPRESSION (retry ? ST_FETCH : (ex9_lookup_valid ? ST_EX9_FETCH : ST_FETCH))
                 --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59675
 SUB-EXPRESSION (ex9_lookup_valid ? ST_EX9_FETCH : ST_FETCH)
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59716
 EXPRESSION (((itlb_fill_wait_valid &amp; mmu_ifu_resp_valid)) ? itlb_fill_wait_va : f2_va[(VALEN - 1):0])
             ----------------------1----------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59807
 EXPRESSION (((fencei_req | (resume &amp; (~resume_for_replay)))) ? 2'b1 : 2'b0)
             ------------------------1-----------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59844
 EXPRESSION (ifu_cctl_req ? 1'b1 : recover_cacheability)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59893
 EXPRESSION (f2_pa_cacheability ? ({f2_va[(EXTVALEN - 1):6], 6'b0}) : ({f2_va[(EXTVALEN - 1):3], 3'b0}))
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59894
 EXPRESSION (prefetch_valid_set ? f2_align_addr_base : f0_pc)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59895
 EXPRESSION 
 Number  Term
      1  prefetch_valid_set ? (f2_pa_cacheability ? prefetch_line_offset : prefetch_dw_offset) : (recover_cacheability ? prefetch_line_offset : prefetch_dw_offset))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59895
 SUB-EXPRESSION (f2_pa_cacheability ? prefetch_line_offset : prefetch_dw_offset)
                 ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59895
 SUB-EXPRESSION (recover_cacheability ? prefetch_line_offset : prefetch_dw_offset)
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59900
 EXPRESSION 
 Number  Term
      1  resume ? resume_pc : (redirect ? redirect_pc : (cache_flush_addr_clr ? f0_pc_flush_init_value : (ic_op_valid_pf[0] ? ic_flush_addr_nx_ext : (((|ic_op_valid)) ? ic_op_addr_ext : (retry ? retry_pc : (ex9_lookup_valid ? ex9_lookup_pc : (f2_ecc_inv ? f2_ecc_inv_addr : (fetch_ex9 ? seq_pc : (fetch_recover ? recover_pc : prefetch_addr))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59900
 SUB-EXPRESSION 
 Number  Term
      1  redirect ? redirect_pc : (cache_flush_addr_clr ? f0_pc_flush_init_value : (ic_op_valid_pf[0] ? ic_flush_addr_nx_ext : (((|ic_op_valid)) ? ic_op_addr_ext : (retry ? retry_pc : (ex9_lookup_valid ? ex9_lookup_pc : (f2_ecc_inv ? f2_ecc_inv_addr : (fetch_ex9 ? seq_pc : (fetch_recover ? recover_pc : prefetch_addr)))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59900
 SUB-EXPRESSION 
 Number  Term
      1  cache_flush_addr_clr ? f0_pc_flush_init_value : (ic_op_valid_pf[0] ? ic_flush_addr_nx_ext : (((|ic_op_valid)) ? ic_op_addr_ext : (retry ? retry_pc : (ex9_lookup_valid ? ex9_lookup_pc : (f2_ecc_inv ? f2_ecc_inv_addr : (fetch_ex9 ? seq_pc : (fetch_recover ? recover_pc : prefetch_addr))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59900
 SUB-EXPRESSION 
 Number  Term
      1  ic_op_valid_pf[0] ? ic_flush_addr_nx_ext : (((|ic_op_valid)) ? ic_op_addr_ext : (retry ? retry_pc : (ex9_lookup_valid ? ex9_lookup_pc : (f2_ecc_inv ? f2_ecc_inv_addr : (fetch_ex9 ? seq_pc : (fetch_recover ? recover_pc : prefetch_addr)))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59900
 SUB-EXPRESSION 
 Number  Term
      1  ((|ic_op_valid)) ? ic_op_addr_ext : (retry ? retry_pc : (ex9_lookup_valid ? ex9_lookup_pc : (f2_ecc_inv ? f2_ecc_inv_addr : (fetch_ex9 ? seq_pc : (fetch_recover ? recover_pc : prefetch_addr))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59900
 SUB-EXPRESSION 
 Number  Term
      1  retry ? retry_pc : (ex9_lookup_valid ? ex9_lookup_pc : (f2_ecc_inv ? f2_ecc_inv_addr : (fetch_ex9 ? seq_pc : (fetch_recover ? recover_pc : prefetch_addr)))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59900
 SUB-EXPRESSION (ex9_lookup_valid ? ex9_lookup_pc : (f2_ecc_inv ? f2_ecc_inv_addr : (fetch_ex9 ? seq_pc : (fetch_recover ? recover_pc : prefetch_addr))))
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59900
 SUB-EXPRESSION (f2_ecc_inv ? f2_ecc_inv_addr : (fetch_ex9 ? seq_pc : (fetch_recover ? recover_pc : prefetch_addr)))
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59900
 SUB-EXPRESSION (fetch_ex9 ? seq_pc : (fetch_recover ? recover_pc : prefetch_addr))
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59900
 SUB-EXPRESSION (fetch_recover ? recover_pc : prefetch_addr)
                 ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59919
 EXPRESSION (resume ? resume_vectored : (redirect ? 1'b0 : (retry ? 1'b0 : recover_vector)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59919
 SUB-EXPRESSION (redirect ? 1'b0 : (retry ? 1'b0 : recover_vector))
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59919
 SUB-EXPRESSION (retry ? 1'b0 : recover_vector)
                 --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59951
 EXPRESSION (lm_reset_done ? INIT_BTB : INIT_LM)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59952
 EXPRESSION (btb_init_done ? INIT_CACHE : INIT_BTB)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       59953
 EXPRESSION (((((icache_disable_init | ic_self_reset_done) | (~cache_support)) | (~ic_self_reset))) ? INIT_DONE : INIT_CACHE)
             -------------------------------------------1------------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       60046
 EXPRESSION 
 Number  Term
      1  (((ex9_lookup_valid &amp; ex9_lookup_ready) &amp; (~redirect))) ? ex9_lookup_pc[(EXTVALEN - 1):0] : (({req_addr[(EXTVALEN - 1):3], 3'b0} + {{(EXTVALEN - 4) {1'b0}}, 4'b1000})))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       60048
 EXPRESSION (fetch_kill ? ({(FQ_NCNT_MSB + 1) {1'b0}}) : (((fq_ncnt + {{FQ_NCNT_MSB {1'b0}}, fq_wr}) - {{FQ_NCNT_MSB {1'b0}}, fq_rd})))
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       60119
 EXPRESSION 
 Number  Term
      1  (f2_va[2:1] == 2'b0) ? f2_ilm_ecc_pos : ((f2_va[2:1] == 2'b1) ? ({1'b0, f2_ilm_ecc_pos[3:1]}) : ((f2_va[2:1] == 2'b10) ? ({2'b0, f2_ilm_ecc_pos[3:2]}) : ({3'b0, f2_ilm_ecc_pos[3]}))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       60119
 SUB-EXPRESSION ((f2_va[2:1] == 2'b1) ? ({1'b0, f2_ilm_ecc_pos[3:1]}) : ((f2_va[2:1] == 2'b10) ? ({2'b0, f2_ilm_ecc_pos[3:2]}) : ({3'b0, f2_ilm_ecc_pos[3]})))
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       60119
 SUB-EXPRESSION ((f2_va[2:1] == 2'b10) ? ({2'b0, f2_ilm_ecc_pos[3:2]}) : ({3'b0, f2_ilm_ecc_pos[3]}))
                 ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       60122
 EXPRESSION (((f2_fetch_data_ecc_xcpt &amp; resp_sel_ilm)) ? f2_ilm_ecc_pos_align : ({4 {((f2_alive &amp; f2_xcpt) &amp; (f2_req_type == 3'b0))}}))
             --------------------1--------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       60160
 EXPRESSION (tb_i0_vector_resume ? ifu_i0_pc[31:0] : fq_i0_inst)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       60163
 EXPRESSION (fq_ecc_xcpt ? 3'b1 : (fq_pmp_fault ? 3'd2 : (fq_pma_fault ? 3'd4 : 3'd3)))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       60163
 SUB-EXPRESSION (fq_pmp_fault ? 3'd2 : (fq_pma_fault ? 3'd4 : 3'd3))
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       60163
 SUB-EXPRESSION (fq_pma_fault ? 3'd4 : 3'd3)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       60172
 EXPRESSION (tb_i0_pred_npc_drive ? ({VALEN {1'b0}}) : ifu_i0_pred_npc_no_tb)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       60183
 EXPRESSION (fq_ecc_xcpt ? 3'b1 : (fq_pmp_fault ? 3'd2 : (fq_pma_fault ? 3'd4 : 3'd3)))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       60183
 SUB-EXPRESSION (fq_pmp_fault ? 3'd2 : (fq_pma_fault ? 3'd4 : 3'd3))
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       60183
 SUB-EXPRESSION (fq_pma_fault ? 3'd4 : 3'd3)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       60192
 EXPRESSION (tb_i1_pred_npc_drive ? ({VALEN {1'b0}}) : ifu_i1_pred_npc_no_tb)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       60209
 EXPRESSION 
 Number  Term
      1  resume ? 2'b0 : (redirect ? ({1'b0, fetch_issue}) : (ic_op_req_pulse ? 2'b0 : (retry ? 2'b0 : (ex9_lookup_valid ? 2'b0 : (fetch_recover ? 2'b0 : ((((num_outstanding_req + {1'b0, (fetch_issue &amp; fetch_normal)}) - {1'b0, (resp_valid &amp; fetch_normal)}) - {1'b0, ((fetch_nxt_seq_kill_needed_f2 &amp; f1_valid) &amp; fetch_normal)}))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       60209
 SUB-EXPRESSION 
 Number  Term
      1  redirect ? ({1'b0, fetch_issue}) : (ic_op_req_pulse ? 2'b0 : (retry ? 2'b0 : (ex9_lookup_valid ? 2'b0 : (fetch_recover ? 2'b0 : ((((num_outstanding_req + {1'b0, (fetch_issue &amp; fetch_normal)}) - {1'b0, (resp_valid &amp; fetch_normal)}) - {1'b0, ((fetch_nxt_seq_kill_needed_f2 &amp; f1_valid) &amp; fetch_normal)})))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       60209
 SUB-EXPRESSION 
 Number  Term
      1  ic_op_req_pulse ? 2'b0 : (retry ? 2'b0 : (ex9_lookup_valid ? 2'b0 : (fetch_recover ? 2'b0 : ((((num_outstanding_req + {1'b0, (fetch_issue &amp; fetch_normal)}) - {1'b0, (resp_valid &amp; fetch_normal)}) - {1'b0, ((fetch_nxt_seq_kill_needed_f2 &amp; f1_valid) &amp; fetch_normal)}))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       60209
 SUB-EXPRESSION 
 Number  Term
      1  retry ? 2'b0 : (ex9_lookup_valid ? 2'b0 : (fetch_recover ? 2'b0 : ((((num_outstanding_req + {1'b0, (fetch_issue &amp; fetch_normal)}) - {1'b0, (resp_valid &amp; fetch_normal)}) - {1'b0, ((fetch_nxt_seq_kill_needed_f2 &amp; f1_valid) &amp; fetch_normal)})))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       60209
 SUB-EXPRESSION 
 Number  Term
      1  ex9_lookup_valid ? 2'b0 : (fetch_recover ? 2'b0 : ((((num_outstanding_req + {1'b0, (fetch_issue &amp; fetch_normal)}) - {1'b0, (resp_valid &amp; fetch_normal)}) - {1'b0, ((fetch_nxt_seq_kill_needed_f2 &amp; f1_valid) &amp; fetch_normal)}))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       60209
 SUB-EXPRESSION 
 Number  Term
      1  fetch_recover ? 2'b0 : ((((num_outstanding_req + {1'b0, (fetch_issue &amp; fetch_normal)}) - {1'b0, (resp_valid &amp; fetch_normal)}) - {1'b0, ((fetch_nxt_seq_kill_needed_f2 &amp; f1_valid) &amp; fetch_normal)})))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       60210
 EXPRESSION (resp_sel_ilm ? ((((|ilm_ifu_resp_valid_with_mask) &amp; f2_alive) &amp; (~f2_ilm_stall))) : (((|icu_ifu_resp_valid) &amp; f2_alive)))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1276.html" >kv_ifu</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">167</td>
<td class="rt">68</td>
<td class="rt">40.72 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">2874</td>
<td class="rt">1377</td>
<td class="rt">47.91 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1437</td>
<td class="rt">725</td>
<td class="rt">50.45 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1437</td>
<td class="rt">652</td>
<td class="rt">45.37 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">167</td>
<td class="rt">68</td>
<td class="rt">40.72 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">2874</td>
<td class="rt">1377</td>
<td class="rt">47.91 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">1437</td>
<td class="rt">725</td>
<td class="rt">50.45 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">1437</td>
<td class="rt">652</td>
<td class="rt">45.37 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>core_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_reset_done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_disable_init</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>btb_init_done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_fence_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_fence_done</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_event[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_event[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>resume</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resume_for_replay</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>resume_pc[18:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resume_pc[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>resume_pc[20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resume_pc[23:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>resume_pc[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resume_pc[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>resume_pc[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resume_pc[30:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>resume_pc[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resume_vectored</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>retry</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>retry_pc[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>redirect</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>redirect_for_cti</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>redirect_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>redirect_pc[18:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>redirect_pc[30:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>redirect_pc[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>redirect_pc_hit_ilm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>redirect_ras_ptr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ipipe_ifu_stall</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_ipipe_standby_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_ipipe_init_done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ex9_lookup_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ex9_lookup_pc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ex9_lookup_pc[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ex9_lookup_pc[31:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ex9_lookup_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ex9_lookup_resp_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ex9_lookup_resp_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ex9_lookup_resp_instr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ex9_lookup_resp_fault</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ex9_lookup_resp_fault_dcause[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ex9_lookup_resp_page_fault</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ex9_lookup_resp_ecc_corr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ex9_lookup_resp_ecc_code[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ex9_lookup_resp_ecc_ramid[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_ilm_kill</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_ilm_req_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_ilm_req_stall</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_ilm_req_addr[17:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_ilm_req_addr[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_ilm_req_addr[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_ilm_req_addr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_ilm_req_addr[23:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_ilm_req_addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_ilm_req_addr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_ilm_req_addr[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_ilm_req_addr[30:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_ilm_req_addr[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_ilm_req_tag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ilm_ifu_req_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ilm_ifu_resp_valid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ilm_ifu_resp_rdata[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ilm_ifu_resp_tag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ilm_ifu_resp_status[34:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ilm_ifu_resp_status[35]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_kill</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_ifu_bus_req_full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icu_ifu_bus_req_event</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_req_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_req_type[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_req_addr[17:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_req_addr[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_req_addr[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_req_addr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_req_addr[23:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_req_addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_req_addr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_req_addr[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_req_addr[30:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_req_addr[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_req_nonseq</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_req_rd_word[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_req_tag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_f1_pa[17:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_f1_pa[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_f1_pa[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_f1_pa[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_f1_pa[23:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_f1_pa[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_f1_pa[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_f1_pa[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_f1_pa[30:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_f1_pa[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_f2_cacheable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_f2_cctl_pref</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_req_wdata[71:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_req_wecc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_ifu_req_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icu_ifu_resp_valid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icu_ifu_resp_tag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icu_ifu_resp_status[17:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icu_ifu_resp_status[18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icu_ifu_resp_status[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icu_ifu_resp_status[23:20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icu_ifu_resp_status[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icu_ifu_resp_status[26:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icu_ifu_resp_status[30:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icu_ifu_resp_status[33:31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icu_ifu_resp_status[35:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icu_ifu_resp_rdata[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_line_aq</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_line_aq_addr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_line_aq_addr[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_line_aq_addr[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_line_aq_addr[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_line_aq_addr[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_line_aq_addr[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_line_aq_addr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_line_aq_addr[23:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_line_aq_addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_line_aq_addr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_line_aq_addr[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_line_aq_addr[30:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_line_aq_addr[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_line_aq_index[12:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_line_aq_attri[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_line_aq_attri[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_line_aq_attri[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_line_aq_attri[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_line_aq_attri[13:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_line_aq_attri[16:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_ifu_line_aq_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icu_ifu_line_aq_done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_line_op_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_line_op[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_line_op[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_ifu_line_op_req_done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icu_standby_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_itlb_req_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_itlb_va[17:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_itlb_va[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_itlb_va[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_itlb_va[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_itlb_va[23:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_itlb_va[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_itlb_va[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_itlb_va[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_itlb_va[30:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_itlb_va[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>itlb_ifu_pa[17:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>itlb_ifu_pa[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>itlb_ifu_pa[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>itlb_ifu_pa[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>itlb_ifu_pa[23:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>itlb_ifu_pa[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>itlb_ifu_pa[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>itlb_ifu_pa[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>itlb_ifu_pa[30:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>itlb_ifu_pa[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>itlb_ifu_status[18:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_mmu_req_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_mmu_va[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mmu_ifu_resp_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_pmp_req_pa[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_pmp_req_pa[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_pmp_req_pa[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_pmp_req_pa[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_pmp_req_pa[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_pmp_req_pa[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_pmp_req_pa[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_pmp_req_pa[23:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_pmp_req_pa[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_pmp_req_pa[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_pmp_req_pa[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_pmp_req_pa[30:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_pmp_req_pa[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pmp_ifu_resp_fault</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_pma_req_pa[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_pma_req_pa[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_pma_req_pa[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_pma_req_pa[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_pma_req_pa[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_pma_req_pa[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_pma_req_pa[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_pma_req_pa[23:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_pma_req_pa[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_pma_req_pa[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_pma_req_pa[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_pma_req_pa[30:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_pma_req_pa[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pma_ifu_resp_fault</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pma_ifu_resp_mtype[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_milmb_ien</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_milmb_eccen[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mmisc_ctl_brpe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_trap_delegated</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_halt_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mcache_ctl_iprefetch_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mcache_ctl_ic_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mxstatus_ime</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mcache_ctl_ic_eccen[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mcache_ctl_ic_rwecc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mecc_code[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_cur_privilege[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_cur_privilege[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_i0_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pc[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pc[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pc[18:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pc[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pc[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pc[23:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pc[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pc[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pc[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pc[30:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pc[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_instr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_vector_resume</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_instr_16b</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_keep_bhr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pred_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pred_hit</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pred_way[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pred_taken</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pred_ret</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pred_cnt[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pred_npc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pred_npc[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pred_npc[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pred_npc[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pred_npc[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pred_npc[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pred_npc[30:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pred_npc[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pred_start</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pred_brk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pred_bogus</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_fault</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_fault_dcause[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_page_fault</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_fault_upper</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_ecc_corr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_ecc_code[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_ecc_ramid[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_ecc_ramid[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_i1_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pc[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pc[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pc[18:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pc[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pc[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pc[23:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pc[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pc[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pc[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pc[30:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pc[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_instr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_vector_resume</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_instr_16b</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_keep_bhr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pred_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pred_hit</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pred_way[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pred_taken</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pred_ret</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pred_cnt[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pred_npc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pred_npc[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pred_npc[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pred_npc[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pred_npc[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pred_npc[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pred_npc[30:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pred_npc[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pred_start</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pred_brk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pred_bogus</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_fault</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_fault_dcause[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_page_fault</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_fault_upper</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_ecc_corr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_ecc_code[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_ecc_ramid[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_ecc_ramid[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_cctl_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_cctl_command[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_cctl_waddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_cctl_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_cctl_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_cctl_status[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_cctl_rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_cctl_raddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_cctl_ecc_status[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bpu_rd_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bpu_rd_ack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_hit</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_fall_thru_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_fall_thru_pc[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_fall_thru_pc[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_fall_thru_pc[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_fall_thru_pc[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_fall_thru_pc[30:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_fall_thru_pc[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_target[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_target[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_target[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_target[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_target[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_target[30:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_target[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_start_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_start_pc[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_start_pc[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_start_pc[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_start_pc[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_start_pc[30:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_start_pc[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_offset[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_offset[9:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_way[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_ucond</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_ret</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_pred_taken</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_pred_cnt[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_rd_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod1276.html" >kv_ifu</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: init_ctr_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s6">
<td>Transitions</td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: init_ctr_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>INIT_BTB</td>
<td class="rt">59951</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>INIT_CACHE</td>
<td class="rt">59952</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>INIT_DONE</td>
<td class="rt">59953</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>INIT_LM</td>
<td class="rt">59950</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>INIT_RESET</td>
<td class="rt">59941</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>INIT_BTB->INIT_CACHE</td>
<td class="rt">59952</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>INIT_BTB->INIT_RESET</td>
<td class="rt">59941</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>INIT_CACHE->INIT_DONE</td>
<td class="rt">59953</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>INIT_CACHE->INIT_RESET</td>
<td class="rt">59941</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>INIT_DONE->INIT_RESET</td>
<td class="rt">59941</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>INIT_LM->INIT_BTB</td>
<td class="rt">59951</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>INIT_LM->INIT_RESET</td>
<td class="rt">59941</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>INIT_RESET->INIT_LM</td>
<td class="rt">59950</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: fetch_req_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">7</td>
<td class="rt">4</td>
<td class="rt">57.14 </td>
<td>(Not included in score)</td>
</tr><tr class="s2">
<td>Transitions</td>
<td class="rt">27</td>
<td class="rt">8</td>
<td class="rt">29.63 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: fetch_req_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>ST_ECC_INV</td>
<td class="rt">59669</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ST_EX9_FETCH</td>
<td class="rt">59669</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>ST_FETCH</td>
<td class="rt">59669</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>ST_FILL_TLB</td>
<td class="rt">59669</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>ST_MH</td>
<td class="rt">59669</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>ST_RECOVER</td>
<td class="rt">59669</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>ST_XCPT_STALL</td>
<td class="rt">59669</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>ST_ECC_INV->ST_FETCH</td>
<td class="rt">59682</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ST_ECC_INV->ST_EX9_FETCH</td>
<td class="rt">59672</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ST_ECC_INV->ST_RECOVER</td>
<td class="rt">59672</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ST_ECC_INV->ST_XCPT_STALL</td>
<td class="rt">59672</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ST_EX9_FETCH->ST_FETCH</td>
<td class="rt">59682</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ST_EX9_FETCH->ST_RECOVER</td>
<td class="rt">59674</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ST_EX9_FETCH->ST_XCPT_STALL</td>
<td class="rt">59674</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ST_FETCH->ST_ECC_INV</td>
<td class="rt">59669</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ST_FETCH->ST_EX9_FETCH</td>
<td class="rt">59669</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ST_FETCH->ST_FILL_TLB</td>
<td class="rt">59669</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>ST_FETCH->ST_MH</td>
<td class="rt">59669</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>ST_FETCH->ST_RECOVER</td>
<td class="rt">59669</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>ST_FETCH->ST_XCPT_STALL</td>
<td class="rt">59669</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>ST_FILL_TLB->ST_FETCH</td>
<td class="rt">59682</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ST_FILL_TLB->ST_EX9_FETCH</td>
<td class="rt">59671</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ST_FILL_TLB->ST_RECOVER</td>
<td class="rt">59671</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ST_FILL_TLB->ST_XCPT_STALL</td>
<td class="rt">59671</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>ST_MH->ST_FETCH</td>
<td class="rt">59682</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>ST_MH->ST_EX9_FETCH</td>
<td class="rt">59673</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>ST_MH->ST_RECOVER</td>
<td class="rt">59673</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>ST_MH->ST_XCPT_STALL</td>
<td class="rt">59673</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>ST_RECOVER->ST_FETCH</td>
<td class="rt">59682</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>ST_RECOVER->ST_EX9_FETCH</td>
<td class="rt">59675</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ST_RECOVER->ST_XCPT_STALL</td>
<td class="rt">59675</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>ST_XCPT_STALL->ST_FETCH</td>
<td class="rt">59682</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>ST_XCPT_STALL->ST_EX9_FETCH</td>
<td class="rt">59670</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>ST_XCPT_STALL->ST_RECOVER</td>
<td class="rt">59670</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1276.html" >kv_ifu</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">265</td>
<td class="rt">193</td>
<td class="rt">72.83 </td>
</tr><tr class="s2">
<td>TERNARY</td>
<td class="rt">59278</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">59337</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">59338</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">59610</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">59612</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">59613</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">59716</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">59807</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">59844</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">59893</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">59894</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">59895</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">59900</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr><tr class="s7">
<td>TERNARY</td>
<td class="rt">59919</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">60046</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">60048</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">60119</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">60122</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">60160</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>TERNARY</td>
<td class="rt">60163</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">60172</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>TERNARY</td>
<td class="rt">60183</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">60192</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s8">
<td>TERNARY</td>
<td class="rt">60209</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">60210</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">59471</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">59252</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">59267</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">59284</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">59316</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">59418</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">59489</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">59500</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">59509</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">59555</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">59580</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">59589</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">59598</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">59615</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">59630</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">59668</td>
<td class="rt">55</td>
<td class="rt">18</td>
<td class="rt">32.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">59681</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">59696</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">59708</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">59725</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">59737</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">59755</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">59769</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">59789</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">59798</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">59813</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">59823</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">59851</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">59902</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">59911</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">59921</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">59931</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">59940</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">59949</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">60037</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">60051</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">60078</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">60200</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">60241</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">60254</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">60267</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">60279</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">59432</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59278          assign ex9_lookup_resp_fault_dcause_nx = f2_itlb_ecc_xcpt ? 3'b1 : f2_fetch_data_ecc_xcpt ? 3'd1 : f2_pmp_fault ? 3'd2 : f2_pma_fault ? 3'd4 : 3'd3;
                                                                         <font color = "red">-1-</font>                             <font color = "red">-2-</font>                   <font color = "red">-3-</font>                   <font color = "red">-4-</font>         
                                                                         <font color = "red">==></font>                             <font color = "red">==></font>                   <font color = "red">==></font>                   <font color = "red">==></font>         
                                                                                                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59337      assign req_addr = redirect ? redirect_pc : f0_valid ? f0_pc : target_pc_va_extend;
                                      <font color = "green">-1-</font>                      <font color = "green">-2-</font>   
                                      <font color = "green">==></font>                      <font color = "green">==></font>   
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59338      assign req_bblk_start = redirect ? redirect_for_cti & btb_support : f0_valid ? f0_bblk_start & btb_support : target_bblk_start & btb_support;
                                            <font color = "green">-1-</font>                                         <font color = "green">-2-</font>   
                                            <font color = "green">==></font>                                         <font color = "green">==></font>   
                                                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59610      assign f2_pma_mtype = halt_mode ? 4'b0000 : (ic_en | (pma_ifu_resp_mtype[3:2] == 2'b0) | ime & ic_en) ? pma_ifu_resp_mtype : 4'b0011;
                                           <font color = "red">-1-</font>                                                                   <font color = "green">-2-</font>   
                                           <font color = "red">==></font>                                                                   <font color = "green">==></font>   
                                                                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59612      assign recover_pc_nx = f2_alive ? f2_va : f1_valid ? f1_va : f0_valid ? f0_pc : target_pc_va_extend;
                                           <font color = "green">-1-</font>                <font color = "green">-2-</font>                <font color = "green">-3-</font>      
                                           <font color = "green">==></font>                <font color = "green">==></font>                <font color = "green">==></font>      
                                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59613      assign recover_bblk_start_nx = f2_alive ? f2_req_start : f1_valid ? f1_req_start : f0_valid ? f0_bblk_start : target_bblk_start;
                                                   <font color = "green">-1-</font>                       <font color = "green">-2-</font>                       <font color = "green">-3-</font>      
                                                   <font color = "green">==></font>                       <font color = "green">==></font>                       <font color = "green">==></font>      
                                                                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59716      assign itlb_fill_va_nx = itlb_fill_wait_valid & mmu_ifu_resp_valid ? itlb_fill_wait_va : f2_va[VALEN - 1:0];
                                                                              <font color = "red">-1-</font>  
                                                                              <font color = "red">==></font>  
                                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59807      assign ifu_icu_line_op_nx = (fencei_req | resume & ~resume_for_replay) ? 2'd1 : 2'd0;
                                                                                  <font color = "green">-1-</font>  
                                                                                  <font color = "green">==></font>  
                                                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59844      assign ifu_icu_line_aq_attri[0] = ifu_cctl_req ? 1'b1 : recover_cacheability;
                                                          <font color = "red">-1-</font>  
                                                          <font color = "red">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59893      assign f2_align_addr_base = f2_pa_cacheability ? {f2_va[EXTVALEN - 1:6],6'b0} : {f2_va[EXTVALEN - 1:3],3'b0};
                                                          <font color = "green">-1-</font>  
                                                          <font color = "green">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59894      assign prefetch_addr_base = prefetch_valid_set ? f2_align_addr_base : f0_pc;
                                                          <font color = "red">-1-</font>  
                                                          <font color = "red">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59895      assign prefetch_offset = prefetch_valid_set ? f2_pa_cacheability ? prefetch_line_offset : prefetch_dw_offset : recover_cacheability ? prefetch_line_offset : prefetch_dw_offset;
                                                       <font color = "red">-1-</font>                  <font color = "red">-2-</font>                                                                <font color = "green">-3-</font>      
                                                                            <font color = "red">==></font>                                                                <font color = "green">==></font>   
                                                                            <font color = "red">==></font>                                                                <font color = "green">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59900      assign f0_pc_nx = resume ? resume_pc : redirect ? redirect_pc : cache_flush_addr_clr ? f0_pc_flush_init_value : ic_op_valid_pf[0] ? ic_flush_addr_nx_ext : |ic_op_valid ? ic_op_addr_ext : retry ? retry_pc : ex9_lookup_valid ? ex9_lookup_pc : f2_ecc_inv ? f2_ecc_inv_addr : fetch_ex9 ? seq_pc : fetch_recover ? recover_pc : prefetch_addr;
                                    <font color = "green">-1-</font>                    <font color = "green">-2-</font>                                  <font color = "green">-3-</font>                                          <font color = "green">-4-</font>                                   <font color = "red">-5-</font>                      <font color = "red">-6-</font>                           <font color = "green">-7-</font>                          <font color = "red">-8-</font>                           <font color = "red">-9-</font>                      <font color = "green">-10-</font>                           
                                    <font color = "green">==></font>                    <font color = "green">==></font>                                  <font color = "green">==></font>                                          <font color = "green">==></font>                                   <font color = "red">==></font>                      <font color = "red">==></font>                           <font color = "green">==></font>                          <font color = "red">==></font>                           <font color = "red">==></font>                      <font color = "green">==></font>                           
                                                                                                                                                                                                                                                                                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59919      assign f0_vectored_nx = resume ? resume_vectored : redirect ? 1'b0 : retry ? 1'b0 : recover_vector;
                                          <font color = "green">-1-</font>                          <font color = "green">-2-</font>            <font color = "red">-3-</font>      
                                          <font color = "green">==></font>                          <font color = "green">==></font>            <font color = "red">==></font>      
                                                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
60046      assign seq_pc_nx = (ex9_lookup_valid & ex9_lookup_ready & ~redirect) ? ex9_lookup_pc[EXTVALEN - 1:0] : {req_addr[EXTVALEN - 1:3],3'b0} + {{(EXTVALEN - 4){1'b0}},4'b1000};
                                                                                <font color = "green">-1-</font>  
                                                                                <font color = "green">==></font>  
                                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
60048      assign fq_ncnt_nx = fetch_kill ? {FQ_NCNT_MSB + 1{1'b0}} : fq_ncnt + {{FQ_NCNT_MSB{1'b0}},fq_wr} - {{FQ_NCNT_MSB{1'b0}},fq_rd};
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
60119      assign f2_ilm_ecc_pos_align = (f2_va[2:1] == 2'b00) ? f2_ilm_ecc_pos : (f2_va[2:1] == 2'b01) ? {1'b0,f2_ilm_ecc_pos[3:1]} : (f2_va[2:1] == 2'b10) ? {2'b0,f2_ilm_ecc_pos[3:2]} : {3'b0,f2_ilm_ecc_pos[3]};
                                                               <font color = "green">-1-</font>                                      <font color = "green">-2-</font>                                                  <font color = "green">-3-</font>      
                                                               <font color = "green">==></font>                                      <font color = "green">==></font>                                                  <font color = "green">==></font>      
                                                                                                                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
60122      assign fq_wr_xcpt = f2_fetch_data_ecc_xcpt & resp_sel_ilm ? f2_ilm_ecc_pos_align : {4{(f2_alive & f2_xcpt & (f2_req_type == 3'b0))}};
                                                                     <font color = "red">-1-</font>  
                                                                     <font color = "red">==></font>  
                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
60160      assign ifu_i0_instr = (tb_i0_vector_resume) ? ifu_i0_pc[31:0] : fq_i0_inst;
                                                       <font color = "red">-1-</font>  
                                                       <font color = "red">==></font>  
                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
60163      assign ifu_i0_fault_dcause = fq_ecc_xcpt ? 3'd1 : fq_pmp_fault ? 3'd2 : fq_pma_fault ? 3'd4 : 3'd3;
                                                    <font color = "red">-1-</font>                   <font color = "red">-2-</font>                   <font color = "red">-3-</font>      
                                                    <font color = "red">==></font>                   <font color = "red">==></font>                   <font color = "red">==></font>      
                                                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
60172      assign ifu_i0_pred_npc = (tb_i0_pred_npc_drive) ? {VALEN{1'b0}} : ifu_i0_pred_npc_no_tb;
                                                           <font color = "red">-1-</font>  
                                                           <font color = "red">==></font>  
                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
60183      assign ifu_i1_fault_dcause = fq_ecc_xcpt ? 3'd1 : fq_pmp_fault ? 3'd2 : fq_pma_fault ? 3'd4 : 3'd3;
                                                    <font color = "red">-1-</font>                   <font color = "red">-2-</font>                   <font color = "red">-3-</font>      
                                                    <font color = "red">==></font>                   <font color = "red">==></font>                   <font color = "red">==></font>      
                                                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
60192      assign ifu_i1_pred_npc = (tb_i1_pred_npc_drive) ? {VALEN{1'b0}} : ifu_i1_pred_npc_no_tb;
                                                           <font color = "red">-1-</font>  
                                                           <font color = "red">==></font>  
                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
60209      assign num_outstanding_req_nx = resume ? 2'd0 : redirect ? {1'b0,fetch_issue} : ic_op_req_pulse ? 2'b0 : retry ? 2'b0 : ex9_lookup_valid ? 2'b0 : fetch_recover ? 2'd0 : num_outstanding_req + {1'b0,fetch_issue & fetch_normal} - {1'b0,resp_valid & fetch_normal} - {1'b0,fetch_nxt_seq_kill_needed_f2 & f1_valid & fetch_normal};
                                                  <font color = "green">-1-</font>               <font color = "green">-2-</font>                                    <font color = "green">-3-</font>            <font color = "red">-4-</font>                       <font color = "green">-5-</font>                    <font color = "green">-6-</font>               
                                                  <font color = "green">==></font>               <font color = "green">==></font>                                    <font color = "green">==></font>            <font color = "red">==></font>                       <font color = "green">==></font>                    <font color = "green">==></font>               
                                                                                                                                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
60210      assign resp_valid = resp_sel_ilm ? (|ilm_ifu_resp_valid_with_mask) & f2_alive & ~f2_ilm_stall : (|icu_ifu_resp_valid) & f2_alive;
                                            <font color = "green">-1-</font>  
                                            <font color = "green">==></font>  
                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59471              assign f1_pa = f1_translate_en ? itlb_ifu_pa : f1_va[PALEN - 1:0];
                                                  <font color = "green">-1-</font>  
                                                  <font color = "green">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59252              if (!core_reset_n) begin
                   <font color = "green">-1-</font>  
59253                  fetch_ex9_last_is_xcpt_reg <= 1'b0;
           <font color = "green">            ==></font>
59254              end
59255              else if (ex9_lookup_valid) begin
                        <font color = "red">-2-</font>  
59256                  fetch_ex9_last_is_xcpt_reg <= fetch_ex9_last_is_xcpt_nx;
           <font color = "red">            ==></font>
59257              end
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59267              if (!core_reset_n) begin
                   <font color = "green">-1-</font>  
59268                  ex9_lookup_resp_valid_reg <= 1'b0;
           <font color = "green">            ==></font>
59269              end
59270              else if (ex9_lookup_resp_valid_en) begin
                        <font color = "green">-2-</font>  
59271                  ex9_lookup_resp_valid_reg <= ex9_lookup_resp_valid_nx;
           <font color = "green">            ==></font>
59272              end
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59284              if (!core_reset_n) begin
                   <font color = "green">-1-</font>  
59285                  ex9_lookup_resp_instr_reg <= 32'b0;
           <font color = "green">            ==></font>
59286                  ex9_lookup_resp_fault_reg <= 1'b0;
59287                  ex9_lookup_resp_fault_dcause_reg <= 3'b0;
59288                  ex9_lookup_resp_page_fault_reg <= 1'b0;
59289                  ex9_lookup_resp_ecc_corr_reg <= 1'b0;
59290                  ex9_lookup_resp_ecc_code_reg <= 8'b0;
59291                  ex9_lookup_resp_ecc_ramid_reg <= 3'b0;
59292              end
59293              else if (ex9_lookup_resp_valid_set) begin
                        <font color = "red">-2-</font>  
59294                  ex9_lookup_resp_instr_reg <= ex9_lookup_resp_instr_nx;
           <font color = "red">            ==></font>
59295                  ex9_lookup_resp_fault_reg <= ex9_lookup_resp_fault_nx;
59296                  ex9_lookup_resp_fault_dcause_reg <= ex9_lookup_resp_fault_dcause_nx;
59297                  ex9_lookup_resp_page_fault_reg <= ex9_lookup_resp_page_fault_nx;
59298                  ex9_lookup_resp_ecc_corr_reg <= ex9_lookup_resp_ecc_corr_nx;
59299                  ex9_lookup_resp_ecc_code_reg <= ex9_lookup_resp_ecc_code_nx;
59300                  ex9_lookup_resp_ecc_ramid_reg <= ex9_lookup_resp_ecc_ramid_nx;
59301              end
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59316          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
59317              vector_fetching <= 1'b0;
           <font color = "green">        ==></font>
59318          end
59319          else begin
59320              vector_fetching <= vector_fetching_nx;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59418          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
59419              ic_op_valid_pf <= {9{1'b0}};
           <font color = "green">        ==></font>
59420          end
59421          else if (ic_op_valid_pf_en) begin
                    <font color = "green">-2-</font>  
59422              ic_op_valid_pf <= ic_op_valid_pf_nx;
           <font color = "green">        ==></font>
59423          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59489          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
59490              f1_req_type <= 3'b0;
           <font color = "green">        ==></font>
59491              f1_req_start <= 1'b0;
59492          end
59493          else if (f1_valid_nx & ~f2_stall) begin
                    <font color = "green">-2-</font>  
59494              f1_req_type <= pf_req_type;
           <font color = "green">        ==></font>
59495              f1_req_start <= req_bblk_start;
59496          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59500          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
59501              f1_va <= {EXTVALEN{1'b0}};
           <font color = "green">        ==></font>
59502          end
59503          else if (fetch_issue) begin
                    <font color = "green">-2-</font>  
59504              f1_va <= req_addr;
           <font color = "green">        ==></font>
59505          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59509          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
59510              f2_req_type <= 3'b0;
           <font color = "green">        ==></font>
59511              f2_req_start <= 1'b0;
59512              f2_va <= {EXTVALEN{1'b0}};
59513              f2_pa <= {PALEN{1'b0}};
59514              f2_pa_invalid <= 1'b0;
59515              f2_cacheability <= 1'b0;
59516              f2_itlb_page_fault <= 1'b0;
59517              f2_itlb_pmp_fault <= 1'b0;
59518              f2_itlb_pma_fault <= 1'b0;
59519              f2_itlb_bus_error <= 1'b0;
59520              f2_itlb_ecc_xcpt <= 1'b0;
59521              f2_itlb_ecc_corr <= 1'b0;
59522              f2_itlb_ecc_ramid <= 3'b0;
59523              f2_itlb_ecc_code <= 8'b0;
59524              f2_abort <= 1'b0;
59525          end
59526          else if (f2_valid_nx & ~f2_stall) begin
                    <font color = "green">-2-</font>  
59527              f2_req_type <= f1_req_type;
           <font color = "green">        ==></font>
59528              f2_req_start <= f1_req_start;
59529              f2_va <= f1_va;
59530              f2_pa <= f1_pa;
59531              f2_pa_invalid <= f1_pa_invalid;
59532              f2_cacheability <= f1_cacheability;
59533              f2_itlb_page_fault <= f1_itlb_page_fault;
59534              f2_itlb_pmp_fault <= f1_itlb_pmp_fault;
59535              f2_itlb_pma_fault <= f1_itlb_pma_fault;
59536              f2_itlb_bus_error <= f1_itlb_bus_error;
59537              f2_itlb_ecc_xcpt <= f1_itlb_ecc_xcpt;
59538              f2_itlb_ecc_corr <= f1_itlb_ecc_corr;
59539              f2_itlb_ecc_ramid <= f1_itlb_ecc_ramid[2:0];
59540              f2_itlb_ecc_code <= f1_itlb_ecc_code;
59541              f2_abort <= f2_abort_nx;
59542          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59555          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
59556              f2_itlb_miss <= 1'b0;
           <font color = "green">        ==></font>
59557          end
59558          else begin
59559              f2_itlb_miss <= f2_valid_nx & ~f1_abort & ~fetch_nxt_seq_kill_needed_f2 & f1_itlb_miss & ~f1_req_type[2];
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59580          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
59581              f1_abort <= 1'b0;
           <font color = "green">        ==></font>
59582          end
59583          else if (f1_abort_en) begin
                    <font color = "red">-2-</font>  
59584              f1_abort <= f1_abort_nx;
           <font color = "green">        ==></font>
59585          end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59589          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
59590              f1_valid <= 1'b0;
           <font color = "green">        ==></font>
59591          end
59592          else if (~f2_stall | f1_kill | ex9_lookup_valid) begin
                    <font color = "red">-2-</font>  
59593              f1_valid <= f1_valid_nx;
           <font color = "green">        ==></font>
59594          end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59598          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
59599              f2_valid <= 1'b0;
           <font color = "green">        ==></font>
59600          end
59601          else if (~f2_stall | f2_kill | ex9_lookup_valid) begin
                    <font color = "red">-2-</font>  
59602              f2_valid <= f2_valid_nx;
           <font color = "green">        ==></font>
59603          end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59615          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
59616              recover_pc <= {EXTVALEN{1'b0}};
           <font color = "green">        ==></font>
59617              recover_bblk_start <= 1'b0;
59618              cache_miss_recover <= 1'b0;
59619              recover_vector <= 1'b0;
59620          end
59621          else if (recover_entry_update) begin
                    <font color = "green">-2-</font>  
59622              recover_pc <= recover_pc_nx;
           <font color = "green">        ==></font>
59623              recover_bblk_start <= recover_bblk_start_nx;
59624              cache_miss_recover <= f2_cache_miss;
59625              recover_vector <= vector_fetching;
59626          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59630          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
59631              recover_cacheability <= 1'b0;
           <font color = "green">        ==></font>
59632          end
59633          else if (recover_cacheability_update) begin
                    <font color = "green">-2-</font>  
59634              recover_cacheability <= recover_cacheability_nx;
           <font color = "green">        ==></font>
59635          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59668          case (fetch_req_cs)
               <font color = "red">-1-</font>  
59669              ST_FETCH: fetch_req_ns = resume ? ST_FETCH : redirect ? ST_FETCH : ic_op_req_pulse ? ST_XCPT_STALL : retry ? ST_FETCH : ex9_lookup_valid ? ST_EX9_FETCH : ((f2_alive) & f2_itlb_miss) ? ST_FILL_TLB : ((f2_alive) & f2_xcpt) ? ST_XCPT_STALL : ((f2_valid) & f2_ilm_stall) ? ST_FETCH : ((f2_alive) & f2_ilm_ecc_replay) ? ST_RECOVER : ((f2_alive) & f2_no_ack) ? ST_RECOVER : ((f2_alive) & f2_ic_ecc_replay) ? ST_ECC_INV : ((f2_alive) & f2_cache_miss) ? ST_MH : ST_FETCH;
                                                   <font color = "green">-2-</font>                   <font color = "green">-3-</font>                          <font color = "green">-4-</font>                     <font color = "red">-5-</font>                           <font color = "green">-6-</font>                                          <font color = "red">-7-</font>                                    <font color = "red">-8-</font>                                           <font color = "red">-9-</font>                                           <font color = "red">-10-</font>                                     <font color = "green">-11-</font>                                            <font color = "red">-12-</font>                                         <font color = "green">-13-</font>                                 
                                                   <font color = "green">==></font>                   <font color = "green">==></font>                          <font color = "green">==></font>                     <font color = "red">==></font>                           <font color = "green">==></font>                                          <font color = "red">==></font>                                    <font color = "red">==></font>                                           <font color = "red">==></font>                                           <font color = "red">==></font>                                     <font color = "green">==></font>                                            <font color = "red">==></font>                                         <font color = "green">==></font>                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                               <font color = "green">==></font>  
59670              ST_XCPT_STALL: fetch_req_ns = resume ? ST_FETCH : redirect ? ST_FETCH : ic_op_req_pulse ? ST_XCPT_STALL : retry & ~fencei_req & ~ifu_cctl_req ? ST_FETCH : ex9_lookup_valid ? ST_EX9_FETCH : (cache_miss_recover & icu_ifu_line_aq_done) ? ST_RECOVER : ST_XCPT_STALL;
                                                        <font color = "green">-14-</font>                   <font color = "red">-15-</font>                          <font color = "red">-16-</font>                                                   <font color = "red">-17-</font>                           <font color = "red">-18-</font>                                                          <font color = "green">-19-</font>               
                                                        <font color = "green">==></font>                   <font color = "red">==></font>                          <font color = "red">==></font>                                                   <font color = "red">==></font>                           <font color = "red">==></font>                                                          <font color = "green">==></font>               
                                                                                                                                                                                                                                                            <font color = "green">==></font>  
59671              ST_FILL_TLB: fetch_req_ns = resume ? ST_FETCH : redirect ? ST_FETCH : ic_op_req_pulse ? ST_XCPT_STALL : retry ? ST_FETCH : ex9_lookup_valid ? ST_EX9_FETCH : (this_mmu_req_is_done & ~(|mmu_ifu_status)) ? ST_RECOVER : ST_FILL_TLB;
                                                      <font color = "red">-20-</font>                   <font color = "red">-21-</font>                          <font color = "red">-22-</font>                     <font color = "red">-23-</font>                           <font color = "red">-24-</font>                                                          <font color = "red">-25-</font>               
                                                      <font color = "red">==></font>                   <font color = "red">==></font>                          <font color = "red">==></font>                     <font color = "red">==></font>                           <font color = "red">==></font>                                                          <font color = "red">==></font>               
                                                                                                                                                                                                                            <font color = "red">==></font>  
59672              ST_ECC_INV: fetch_req_ns = resume ? ST_FETCH : redirect ? ST_FETCH : ic_op_req_pulse ? ST_XCPT_STALL : retry ? ST_FETCH : ex9_lookup_valid ? ST_EX9_FETCH : ST_RECOVER;
                                                     <font color = "red">-26-</font>                   <font color = "red">-27-</font>                          <font color = "red">-28-</font>                     <font color = "red">-29-</font>                           <font color = "red">-30-</font>            
                                                     <font color = "red">==></font>                   <font color = "red">==></font>                          <font color = "red">==></font>                     <font color = "red">==></font>                           <font color = "red">==></font>            
                                                                                                                                                              <font color = "red">==></font>  
59673              ST_MH: fetch_req_ns = resume ? ST_FETCH : redirect ? ST_FETCH : ic_op_req_pulse ? ST_XCPT_STALL : retry ? ST_FETCH : ex9_lookup_valid ? ST_EX9_FETCH : (icu_ifu_line_aq_done) ? ST_RECOVER : (icu_ifu_bus_req_full & ifu_icu_line_aq) ? ST_XCPT_STALL : ST_MH;
                                                <font color = "green">-31-</font>                   <font color = "green">-32-</font>                          <font color = "red">-33-</font>                     <font color = "red">-34-</font>                           <font color = "red">-35-</font>                                     <font color = "green">-36-</font>                                                     <font color = "green">-37-</font>                  
                                                <font color = "green">==></font>                   <font color = "green">==></font>                          <font color = "red">==></font>                     <font color = "red">==></font>                           <font color = "red">==></font>                                     <font color = "green">==></font>                                                     <font color = "green">==></font>                  
                                                                                                                                                                                                                                                         <font color = "green">==></font>  
59674              ST_EX9_FETCH: fetch_req_ns = resume ? ST_FETCH : redirect ? ST_FETCH : ic_op_req_pulse ? ST_XCPT_STALL : retry ? ST_FETCH : ex9_lookup_resp_done & fetch_ex9_last_is_xcpt ? ST_XCPT_STALL : ex9_lookup_resp_done ? ST_RECOVER : ST_EX9_FETCH;
                                                       <font color = "red">-38-</font>                   <font color = "red">-39-</font>                          <font color = "red">-40-</font>                     <font color = "red">-41-</font>                                                        <font color = "red">-42-</font>                                    <font color = "red">-43-</font>               
                                                       <font color = "red">==></font>                   <font color = "red">==></font>                          <font color = "red">==></font>                     <font color = "red">==></font>                                                        <font color = "red">==></font>                                    <font color = "red">==></font>               
                                                                                                                                                                                                                                    <font color = "red">==></font>  
59675              ST_RECOVER: fetch_req_ns = resume ? ST_FETCH : redirect ? ST_FETCH : ic_op_req_pulse ? ST_XCPT_STALL : retry ? ST_FETCH : ex9_lookup_valid ? ST_EX9_FETCH : ST_FETCH;
                                                     <font color = "red">-44-</font>                   <font color = "green">-45-</font>                          <font color = "red">-46-</font>                     <font color = "red">-47-</font>                           <font color = "red">-48-</font>            
                                                     <font color = "red">==></font>                   <font color = "green">==></font>                          <font color = "red">==></font>                     <font color = "red">==></font>                           <font color = "red">==></font>            
                                                                                                                                                              <font color = "green">==></font>  
59676              default: fetch_req_ns = 3'b0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>-12-</th><th nowrap width=80>-13-</th><th nowrap width=80>-14-</th><th nowrap width=80>-15-</th><th nowrap width=80>-16-</th><th nowrap width=80>-17-</th><th nowrap width=80>-18-</th><th nowrap width=80>-19-</th><th nowrap width=80>-20-</th><th nowrap width=80>-21-</th><th nowrap width=80>-22-</th><th nowrap width=80>-23-</th><th nowrap width=80>-24-</th><th nowrap width=80>-25-</th><th nowrap width=80>-26-</th><th nowrap width=80>-27-</th><th nowrap width=80>-28-</th><th nowrap width=80>-29-</th><th nowrap width=80>-30-</th><th nowrap width=80>-31-</th><th nowrap width=80>-32-</th><th nowrap width=80>-33-</th><th nowrap width=80>-34-</th><th nowrap width=80>-35-</th><th nowrap width=80>-36-</th><th nowrap width=80>-37-</th><th nowrap width=80>-38-</th><th nowrap width=80>-39-</th><th nowrap width=80>-40-</th><th nowrap width=80>-41-</th><th nowrap width=80>-42-</th><th nowrap width=80>-43-</th><th nowrap width=80>-44-</th><th nowrap width=80>-45-</th><th nowrap width=80>-46-</th><th nowrap width=80>-47-</th><th nowrap width=80>-48-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>ST_FETCH </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>ST_FETCH </td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>ST_FETCH </td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>ST_FETCH </td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>ST_FETCH </td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>ST_FETCH </td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ST_FETCH </td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ST_FETCH </td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ST_FETCH </td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>ST_FETCH </td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>ST_FETCH </td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>ST_FETCH </td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>ST_FETCH </td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>ST_XCPT_STALL </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>ST_XCPT_STALL </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ST_XCPT_STALL </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ST_XCPT_STALL </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ST_XCPT_STALL </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>ST_XCPT_STALL </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>ST_XCPT_STALL </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>ST_FILL_TLB </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ST_FILL_TLB </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ST_FILL_TLB </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ST_FILL_TLB </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ST_FILL_TLB </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ST_FILL_TLB </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ST_FILL_TLB </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ST_ECC_INV </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ST_ECC_INV </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ST_ECC_INV </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ST_ECC_INV </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ST_ECC_INV </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ST_ECC_INV </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>ST_MH </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>ST_MH </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>ST_MH </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ST_MH </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ST_MH </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>ST_MH </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>ST_MH </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>ST_MH </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>ST_EX9_FETCH </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ST_EX9_FETCH </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ST_EX9_FETCH </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ST_EX9_FETCH </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ST_EX9_FETCH </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ST_EX9_FETCH </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ST_EX9_FETCH </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ST_RECOVER </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>ST_RECOVER </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>ST_RECOVER </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ST_RECOVER </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ST_RECOVER </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>ST_RECOVER </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59681          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
59682              fetch_req_cs <= 3'b0;
           <font color = "green">        ==></font>
59683          end
59684          else begin
59685              fetch_req_cs <= fetch_req_ns;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59696          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
59697              itlb_fill_valid <= 1'b0;
           <font color = "green">        ==></font>
59698              itlb_fill_wait_valid <= 1'b0;
59699          end
59700          else begin
59701              itlb_fill_valid <= itlb_fill_valid_nx;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59708          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
59709              itlb_fill_va <= {VALEN{1'b0}};
           <font color = "green">        ==></font>
59710          end
59711          else if (itlb_fill_valid_set) begin
                    <font color = "red">-2-</font>  
59712              itlb_fill_va <= itlb_fill_va_nx;
           <font color = "red">        ==></font>
59713          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59725          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
59726              itlb_fill_wait_va <= {VALEN{1'b0}};
           <font color = "green">        ==></font>
59727          end
59728          else if (itlb_fill_wait_valid_set) begin
                    <font color = "red">-2-</font>  
59729              itlb_fill_wait_va <= f2_va[VALEN - 1:0];
           <font color = "red">        ==></font>
59730          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59737          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
59738              ecc_inv_for_xcpt <= 1'b0;
           <font color = "green">        ==></font>
59739          end
59740          else begin
59741              ecc_inv_for_xcpt <= ecc_inv_for_xcpt_nx;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59755          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
59756              miss_handle_wait <= 1'b0;
           <font color = "green">        ==></font>
59757          end
59758          else if (miss_handle_wait_en) begin
                    <font color = "green">-2-</font>  
59759              miss_handle_wait <= miss_handle_wait_nx;
           <font color = "green">        ==></font>
59760          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59769          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
59770              prefetch_valid <= 1'b0;
           <font color = "green">        ==></font>
59771          end
59772          else if (prefetch_valid_en) begin
                    <font color = "green">-2-</font>  
59773              prefetch_valid <= prefetch_valid_nx;
           <font color = "green">        ==></font>
59774          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59789          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
59790              line_op_req <= 1'b0;
           <font color = "green">        ==></font>
59791          end
59792          else if (line_op_req_en) begin
                    <font color = "green">-2-</font>  
59793              line_op_req <= line_op_req_nx;
           <font color = "green">        ==></font>
59794          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59798          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
59799              ifu_icu_line_op <= 2'b0;
           <font color = "green">        ==></font>
59800          end
59801          else if (line_op_req_set) begin
                    <font color = "green">-2-</font>  
59802              ifu_icu_line_op <= ifu_icu_line_op_nx;
           <font color = "green">        ==></font>
59803          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59813          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
59814              line_aq <= 1'b0;
           <font color = "green">        ==></font>
59815          end
59816          else if (line_aq_en) begin
                    <font color = "green">-2-</font>  
59817              line_aq <= line_aq_nx;
           <font color = "green">        ==></font>
59818          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59823          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
59824              line_aq_pa <= {PALEN{1'b0}};
           <font color = "green">        ==></font>
59825              line_aq_index <= {INDEX_WIDTH{1'b0}};
59826              line_aq_valid_way <= 4'b0;
59827              line_aq_lock_way <= 4'b0;
59828              line_aq_lru <= 3'b0;
59829              line_aq_pma_mtype <= 4'b0;
59830          end
59831          else if (line_aq_attri_update) begin
                    <font color = "green">-2-</font>  
59832              line_aq_pa <= f2_pa;
           <font color = "green">        ==></font>
59833              line_aq_index <= f2_va[INDEX_MSB:INDEX_LSB];
59834              line_aq_valid_way <= icu_ifu_resp_status[23 +:4];
59835              line_aq_lock_way <= icu_ifu_resp_status[27 +:4];
59836              line_aq_lru <= icu_ifu_resp_status[31 +:3];
59837              line_aq_pma_mtype <= f2_pma_mtype;
59838          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59851          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
59852              f0_valid <= 1'b0;
           <font color = "green">        ==></font>
59853          end
59854          else if (f0_valid_set) begin
                    <font color = "green">-2-</font>  
59855              f0_valid <= 1'b1;
           <font color = "green">        ==></font>
59856          end
59857          else if (f0_valid_clr) begin
                    <font color = "green">-3-</font>  
59858              f0_valid <= 1'b0;
           <font color = "green">        ==></font>
59859          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59902          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
59903              f0_pc <= {EXTVALEN{1'b0}};
           <font color = "green">        ==></font>
59904          end
59905          else if (f0_pc_update) begin
                    <font color = "green">-2-</font>  
59906              f0_pc <= f0_pc_nx;
           <font color = "green">        ==></font>
59907          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59911          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
59912              f0_vectored <= 1'b0;
           <font color = "green">        ==></font>
59913          end
59914          else if (fetch_kill | fetch_recover) begin
                    <font color = "green">-2-</font>  
59915              f0_vectored <= f0_vectored_nx;
           <font color = "green">        ==></font>
59916          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59921          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
59922              f0_bblk_start <= 1'b0;
           <font color = "green">        ==></font>
59923          end
59924          else if (f0_valid_set) begin
                    <font color = "green">-2-</font>  
59925              f0_bblk_start <= f0_bblk_start_nx;
           <font color = "green">        ==></font>
59926          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59931          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
59932              resp_sel_ilm <= 1'b0;
           <font color = "green">        ==></font>
59933          end
59934          else if (fetch_issue) begin
                    <font color = "green">-2-</font>  
59935              resp_sel_ilm <= req_hit_ilm;
           <font color = "green">        ==></font>
59936          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59940          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
59941              init_ctr_cs <= INIT_RESET;
           <font color = "green">        ==></font>
59942          end
59943          else if (!init_ctr_done) begin
                    <font color = "green">-2-</font>  
59944              init_ctr_cs <= init_ctr_ns;
           <font color = "green">        ==></font>
59945          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59949          case (init_ctr_cs)
               <font color = "green">-1-</font>  
59950              INIT_RESET: init_ctr_ns = INIT_LM;
           <font color = "green">        ==></font>
59951              INIT_LM: init_ctr_ns = lm_reset_done ? INIT_BTB : INIT_LM;
                                                        <font color = "red">-2-</font>  
                                                        <font color = "green">==></font>  
                                                        <font color = "red">==></font>  
59952              INIT_BTB: init_ctr_ns = btb_init_done ? INIT_CACHE : INIT_BTB;
                                                         <font color = "green">-3-</font>  
                                                         <font color = "green">==></font>  
                                                         <font color = "green">==></font>  
59953              INIT_CACHE: init_ctr_ns = (icache_disable_init | ic_self_reset_done | ~cache_support | ~ic_self_reset) ? INIT_DONE : INIT_CACHE;
                                                                                                                          <font color = "red">-4-</font>  
                                                                                                                          <font color = "green">==></font>  
                                                                                                                          <font color = "red">==></font>  
59954              INIT_DONE: init_ctr_ns = INIT_DONE;
           <font color = "green">        ==></font>
59955              default: init_ctr_ns = 3'b0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>INIT_RESET </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>INIT_LM </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>INIT_LM </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>INIT_BTB </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>INIT_BTB </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>INIT_CACHE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>INIT_CACHE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>INIT_DONE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
60037          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
60038              seq_pc <= {EXTVALEN{1'b0}};
           <font color = "green">        ==></font>
60039          end
60040          else if (seq_pc_update) begin
                    <font color = "green">-2-</font>  
60041              seq_pc <= seq_pc_nx;
           <font color = "green">        ==></font>
60042          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
60051          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
60052              fq_ncnt <= {FQ_NCNT_MSB + 1{1'b0}};
           <font color = "green">        ==></font>
60053          end
60054          else if (fq_ncnt_update) begin
                    <font color = "green">-2-</font>  
60055              fq_ncnt <= fq_ncnt_nx;
           <font color = "green">        ==></font>
60056          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
60078          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
60079              fq_fault <= 1'b0;
           <font color = "green">        ==></font>
60080              fq_page_fault <= 1'b0;
60081              fq_pmp_fault <= 1'b0;
60082              fq_pma_fault <= 1'b0;
60083              fq_ecc_corr <= 1'b0;
60084              fq_ecc_xcpt <= 1'b0;
60085              fq_ecc_code <= 8'b0;
60086              fq_ecc_ramid <= 3'b0;
60087          end
60088          else if (fq_xcpt_info_update) begin
                    <font color = "green">-2-</font>  
60089              fq_fault <= fq_fault_nx;
           <font color = "green">        ==></font>
60090              fq_page_fault <= fq_page_fault_nx;
60091              fq_pmp_fault <= fq_pmp_fault_nx;
60092              fq_pma_fault <= fq_pma_fault_nx;
60093              fq_ecc_corr <= fq_ecc_corr_nx;
60094              fq_ecc_xcpt <= fq_ecc_xcpt_nx;
60095              fq_ecc_code <= fq_ecc_code_nx;
60096              fq_ecc_ramid <= fq_ecc_ramid_nx;
60097          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
60200          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
60201              num_outstanding_req <= 2'd0;
           <font color = "green">        ==></font>
60202          end
60203          else if (num_outstanding_req_en) begin
                    <font color = "green">-2-</font>  
60204              num_outstanding_req <= num_outstanding_req_nx;
           <font color = "green">        ==></font>
60205          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
60241          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
60242              event_cacheable_miss_wait_cycle <= 1'b0;
           <font color = "green">        ==></font>
60243          end
60244          else if (event_cacheable_miss_wait_cycle_en) begin
                    <font color = "green">-2-</font>  
60245              event_cacheable_miss_wait_cycle <= event_cacheable_miss_wait_cycle_nx;
           <font color = "green">        ==></font>
60246          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
60254          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
60255              event_uncacheable_miss_wait_cycle <= 1'b0;
           <font color = "green">        ==></font>
60256          end
60257          else if (event_uncacheable_miss_wait_cycle_en) begin
                    <font color = "green">-2-</font>  
60258              event_uncacheable_miss_wait_cycle <= event_uncacheable_miss_wait_cycle_nx;
           <font color = "green">        ==></font>
60259          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
60267          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
60268              event_itlb_fill_wait_cycle <= 1'b0;
           <font color = "green">        ==></font>
60269          end
60270          else if (event_itlb_fill_wait_cycle_en) begin
                    <font color = "green">-2-</font>  
60271              event_itlb_fill_wait_cycle <= event_itlb_fill_wait_cycle_nx;
           <font color = "green">        ==></font>
60272          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
60279          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
60280              event_fetch_cache_access <= 1'b0;
           <font color = "green">        ==></font>
60281              event_fetch_cache_miss <= 1'b0;
60282              event_uncacheable_access <= 1'b0;
60283          end
60284          else begin
60285              event_fetch_cache_access <= event_fetch_cache_access_nx;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59432                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
59433                      ic_self_reset_reg <= 1'b1;
           <font color = "green">                ==></font>
59434                  end
59435                  else if (ic_self_reset_done) begin
                            <font color = "green">-2-</font>  
59436                      ic_self_reset_reg <= 1'b0;
           <font color = "green">                ==></font>
59437                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_74826">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_kv_ifu">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
