[
  {
    "id": 1766736959854,
    "uid": "skew-dashboard-001",
    "title": "Skew - skew_information",
    "tags": [
      "skew",
      "analytics",
      "performance"
    ],
    "timezone": "browser",
    "schemaVersion": 39,
    "version": 3,
    "refresh": "30s",
    "time": {
      "from": "now-6h",
      "to": "now"
    },
    "panels": [
      {
        "id": 1,
        "type": "barchart",
        "title": "Skew Multi Corners",
        "description": "Visualization of skew data across different corners",
        "gridPos": {
          "x": 0,
          "y": 0,
          "w": 12,
          "h": 6
        },
        "datasource": {
          "type": "postgres",
          "uid": "ds-1766647484377"
        },
        "targets": [
          {
            "refId": "A",
            "rawQuery": true,
            "rawSql": "SELECT * FROM skew_info LIMIT 10",
            "format": "table",
            "expr": "SELECT * FROM skew_info LIMIT 10",
            "queryMode": "code",
            "datasource": "ds-1766647484377"
          }
        ],
        "fieldConfig": {
          "defaults": {
            "custom": {
              "lineWidth": 1,
              "fillOpacity": 80,
              "gradientMode": "none",
              "axisPlacement": "auto",
              "axisLabel": "",
              "axisColorMode": "text",
              "axisBorderShow": false,
              "scaleDistribution": {
                "type": "linear"
              },
              "axisCenteredZero": false,
              "hideFrom": {
                "tooltip": false,
                "viz": false,
                "legend": false
              },
              "thresholdsStyle": {
                "mode": "dashed"
              }
            },
            "color": {
              "mode": "palette-classic"
            },
            "thresholds": {
              "mode": "absolute",
              "steps": [
                {
                  "color": "green",
                  "value": null
                },
                {
                  "color": "#EAB839",
                  "value": 0.2
                },
                {
                  "color": "red",
                  "value": 0.5
                }
              ]
            },
            "unit": "short"
          },
          "overrides": []
        },
        "options": {
          "orientation": "auto",
          "xTickLabelRotation": 30,
          "xTickLabelSpacing": 0,
          "showValue": "auto",
          "stacking": "none",
          "groupWidth": 0.7,
          "barWidth": 0.97,
          "barRadius": 0,
          "fullHighlight": false,
          "tooltip": {
            "mode": "single",
            "sort": "none",
            "hideZeros": false
          },
          "legend": {
            "showLegend": true,
            "displayMode": "list",
            "placement": "right",
            "calcs": []
          },
          "queryResult": {
            "columns": [
              "id",
              "skew_group",
              "delay_corner",
              "max_id",
              "min_id",
              "skew",
              "max_pin",
              "min_pin"
            ],
            "rows": [
              [
                1,
                "core_clock_1/func",
                "dc_ss1_corner.setup",
                1.3954,
                1.2443,
                0.1511,
                "ariane_1/ex_stage_i_lsu_i_lsu_bypass_i_mem_q_reg[0]_vaddr[18]/CP",
                "ariane_1/i_cache_subsystem_i_nbdcache_sram_block[0].data_sram_macro_mem[2].i_ram/clk"
              ],
              [
                2,
                "core_clock_2/func",
                "dc_ss1_corner.setup",
                1.0598,
                0.9157,
                0.1441,
                "ariane_2/i_cache_subsystem_i_icache/sram_block[2].data_sram_macro_mem[5].i_ram/clk",
                "ariane_2/issue_stage_i_i_scoreboard/mem_q_reg[3]_sbe_ex_tval[6]/CP"
              ],
              [
                3,
                "core_clock_1/func",
                "dc_ss3_corner.setup",
                1.6123,
                1.3136,
                0.2987,
                "ariane_1/i_cache_subsystem_i_icache/state_q_reg[1]/CP",
                "ariane_1/i_cache_subsystem_i_nbdcache_sram_block[0].tag_sram_macro_mem[0].i_ram/clk"
              ],
              [
                4,
                "core_clock_2/func",
                "dc_ss3_corner.setup",
                1.2054,
                1.0002,
                0.2052,
                "ariane_2/i_frontend/icache_vaddr_q_reg[38]/CP",
                "ariane_2/i_cache_subsystem_i_nbdcache_sram_block[0].data_sram_macro_mem[0].i_ram/clk"
              ],
              [
                5,
                "core_clock_1/func",
                "dc_ff1_corner.hold",
                0.7176,
                0.5759,
                0.1417,
                "ariane_1/issue_stage_i_i_scoreboard/mem_q_reg[1]_sbe_pc[63]/CP",
                "ariane_1/i_cache_subsystem_i_nbdcache_sram_block[0].data_sram_macro_mem[2].i_ram/clk"
              ],
              [
                6,
                "core_clock_2/func",
                "dc_ff1_corner.hold",
                0.539,
                0.4637,
                0.0753,
                "ariane_2/i_frontend/icache_vaddr_q_reg[38]/CP",
                "ariane_2/i_cache_subsystem_i_nbdcache_sram_block[0].data_sram_macro_mem[0].i_ram/clk"
              ],
              [
                7,
                "core_clock_1/func",
                "dc_ff3_corner.hold",
                0.655,
                0.5485,
                0.1065,
                "ariane_1/i_perf_counters/perf_counter_q_reg[6][9]/CP",
                "ariane_1/i_cache_subsystem_i_nbdcache_sram_block[0].data_sram_macro_mem[2].i_ram/clk"
              ],
              [
                8,
                "core_clock_2/func",
                "dc_ff3_corner.hold",
                0.5104,
                0.4252,
                0.0852,
                "ariane_2/i_frontend/icache_vaddr_q_reg[38]/CP",
                "ariane_2/i_cache_subsystem_i_nbdcache_sram_block[0].data_sram_macro_mem[0].i_ram/clk"
              ],
              [
                9,
                "core_clock_1/func",
                "dc_ss1_corner.setup",
                1.3954,
                1.2443,
                0.1511,
                "ariane_1/ex_stage_i_lsu_i_lsu_bypass_i_mem_q_reg[0]_vaddr[18]/CP",
                "ariane_1/i_cache_subsystem_i_nbdcache_sram_block[0].data_sram_macro_mem[2].i_ram/clk"
              ],
              [
                10,
                "core_clock_2/func",
                "dc_ss1_corner.setup",
                1.0598,
                0.9157,
                0.1441,
                "ariane_2/i_cache_subsystem_i_icache/sram_block[2].data_sram_macro_mem[5].i_ram/clk",
                "ariane_2/issue_stage_i_i_scoreboard/mem_q_reg[3]_sbe_ex_tval[6]/CP"
              ]
            ],
            "rowCount": 10
          },
          "layout": "vertical",
          "showValues": "auto"
        }
      },
      {
        "id": 2,
        "type": "table",
        "title": "Skew Data Table",
        "description": "Detailed table view of skew metrics and data points",
        "gridPos": {
          "x": 0,
          "y": 20,
          "w": 12,
          "h": 12
        },
        "datasource": {
          "type": "postgres",
          "uid": "ds-1766647484377"
        },
        "targets": [
          {
            "refId": "B",
            "rawQuery": true,
            "rawSql": "SELECT * FROM skew_info",
            "format": "table",
            "expr": "SELECT * FROM skew_info",
            "queryMode": "code",
            "datasource": "ds-1766647484377"
          }
        ],
        "fieldConfig": {
          "defaults": {
            "custom": {
              "align": "auto",
              "cellOptions": {
                "type": "color-text",
                "wrapText": false
              },
              "inspect": false
            },
            "mappings": [],
            "thresholds": {
              "mode": "absolute",
              "steps": [
                {
                  "color": "green",
                  "value": null
                },
                {
                  "color": "#EAB839",
                  "value": 0.2
                },
                {
                  "color": "red",
                  "value": 0.8
                }
              ]
            },
            "color": {
              "mode": "palette-classic"
            }
          },
          "overrides": []
        },
        "options": {
          "showHeader": true,
          "cellHeight": "sm",
          "footer": {
            "show": true,
            "reducer": [
              "sum"
            ],
            "countRows": false,
            "fields": ""
          },
          "sortBy": [],
          "queryResult": {
            "columns": [
              "id",
              "skew_group",
              "delay_corner",
              "max_id",
              "min_id",
              "skew",
              "max_pin",
              "min_pin"
            ],
            "rows": [
              [
                1,
                "core_clock_1/func",
                "dc_ss1_corner.setup",
                1.3954,
                1.2443,
                0.1511,
                "ariane_1/ex_stage_i_lsu_i_lsu_bypass_i_mem_q_reg[0]_vaddr[18]/CP",
                "ariane_1/i_cache_subsystem_i_nbdcache_sram_block[0].data_sram_macro_mem[2].i_ram/clk"
              ],
              [
                2,
                "core_clock_2/func",
                "dc_ss1_corner.setup",
                1.0598,
                0.9157,
                0.1441,
                "ariane_2/i_cache_subsystem_i_icache/sram_block[2].data_sram_macro_mem[5].i_ram/clk",
                "ariane_2/issue_stage_i_i_scoreboard/mem_q_reg[3]_sbe_ex_tval[6]/CP"
              ],
              [
                3,
                "core_clock_1/func",
                "dc_ss3_corner.setup",
                1.6123,
                1.3136,
                0.2987,
                "ariane_1/i_cache_subsystem_i_icache/state_q_reg[1]/CP",
                "ariane_1/i_cache_subsystem_i_nbdcache_sram_block[0].tag_sram_macro_mem[0].i_ram/clk"
              ],
              [
                4,
                "core_clock_2/func",
                "dc_ss3_corner.setup",
                1.2054,
                1.0002,
                0.2052,
                "ariane_2/i_frontend/icache_vaddr_q_reg[38]/CP",
                "ariane_2/i_cache_subsystem_i_nbdcache_sram_block[0].data_sram_macro_mem[0].i_ram/clk"
              ],
              [
                5,
                "core_clock_1/func",
                "dc_ff1_corner.hold",
                0.7176,
                0.5759,
                0.1417,
                "ariane_1/issue_stage_i_i_scoreboard/mem_q_reg[1]_sbe_pc[63]/CP",
                "ariane_1/i_cache_subsystem_i_nbdcache_sram_block[0].data_sram_macro_mem[2].i_ram/clk"
              ],
              [
                6,
                "core_clock_2/func",
                "dc_ff1_corner.hold",
                0.539,
                0.4637,
                0.0753,
                "ariane_2/i_frontend/icache_vaddr_q_reg[38]/CP",
                "ariane_2/i_cache_subsystem_i_nbdcache_sram_block[0].data_sram_macro_mem[0].i_ram/clk"
              ],
              [
                7,
                "core_clock_1/func",
                "dc_ff3_corner.hold",
                0.655,
                0.5485,
                0.1065,
                "ariane_1/i_perf_counters/perf_counter_q_reg[6][9]/CP",
                "ariane_1/i_cache_subsystem_i_nbdcache_sram_block[0].data_sram_macro_mem[2].i_ram/clk"
              ],
              [
                8,
                "core_clock_2/func",
                "dc_ff3_corner.hold",
                0.5104,
                0.4252,
                0.0852,
                "ariane_2/i_frontend/icache_vaddr_q_reg[38]/CP",
                "ariane_2/i_cache_subsystem_i_nbdcache_sram_block[0].data_sram_macro_mem[0].i_ram/clk"
              ],
              [
                9,
                "core_clock_1/func",
                "dc_ss1_corner.setup",
                1.3954,
                1.2443,
                0.1511,
                "ariane_1/ex_stage_i_lsu_i_lsu_bypass_i_mem_q_reg[0]_vaddr[18]/CP",
                "ariane_1/i_cache_subsystem_i_nbdcache_sram_block[0].data_sram_macro_mem[2].i_ram/clk"
              ],
              [
                10,
                "core_clock_2/func",
                "dc_ss1_corner.setup",
                1.0598,
                0.9157,
                0.1441,
                "ariane_2/i_cache_subsystem_i_icache/sram_block[2].data_sram_macro_mem[5].i_ram/clk",
                "ariane_2/issue_stage_i_i_scoreboard/mem_q_reg[3]_sbe_ex_tval[6]/CP"
              ],
              [
                11,
                "core_clock_1/func",
                "dc_ss3_corner.setup",
                1.6123,
                1.3136,
                0.2987,
                "ariane_1/i_cache_subsystem_i_icache/state_q_reg[1]/CP",
                "ariane_1/i_cache_subsystem_i_nbdcache_sram_block[0].tag_sram_macro_mem[0].i_ram/clk"
              ],
              [
                12,
                "core_clock_2/func",
                "dc_ss3_corner.setup",
                1.2054,
                1.0002,
                0.2052,
                "ariane_2/i_frontend/icache_vaddr_q_reg[38]/CP",
                "ariane_2/i_cache_subsystem_i_nbdcache_sram_block[0].data_sram_macro_mem[0].i_ram/clk"
              ],
              [
                13,
                "core_clock_1/func",
                "dc_ff1_corner.hold",
                0.7176,
                0.5759,
                0.1417,
                "ariane_1/issue_stage_i_i_scoreboard/mem_q_reg[1]_sbe_pc[63]/CP",
                "ariane_1/i_cache_subsystem_i_nbdcache_sram_block[0].data_sram_macro_mem[2].i_ram/clk"
              ],
              [
                14,
                "core_clock_2/func",
                "dc_ff1_corner.hold",
                0.539,
                0.4637,
                0.0753,
                "ariane_2/i_frontend/icache_vaddr_q_reg[38]/CP",
                "ariane_2/i_cache_subsystem_i_nbdcache_sram_block[0].data_sram_macro_mem[0].i_ram/clk"
              ],
              [
                15,
                "core_clock_1/func",
                "dc_ff3_corner.hold",
                0.655,
                0.5485,
                0.1065,
                "ariane_1/i_perf_counters/perf_counter_q_reg[6][9]/CP",
                "ariane_1/i_cache_subsystem_i_nbdcache_sram_block[0].data_sram_macro_mem[2].i_ram/clk"
              ],
              [
                16,
                "core_clock_2/func",
                "dc_ff3_corner.hold",
                0.5104,
                0.4252,
                0.0852,
                "ariane_2/i_frontend/icache_vaddr_q_reg[38]/CP",
                "ariane_2/i_cache_subsystem_i_nbdcache_sram_block[0].data_sram_macro_mem[0].i_ram/clk"
              ]
            ],
            "rowCount": 16
          }
        }
      }
    ],
    "folderId": 0,
    "folderTitle": "General",
    "folderUid": "general",
    "style": "dark",
    "slug": "skew-skew-information",
    "updated": "2025-12-26T08:17:21.448Z",
    "overwrite": true
  }
]