<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Pipeline.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="COMP5.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="COMP5.vf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="COMP5_drc.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="LATCH4.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="LATCH4_drc.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="LATCH5.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="LATCH5_drc.vf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="UC1_drc.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="UC2.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="UC2.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="UC2.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="UC2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="UC2.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="UC2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="UC2.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="UC2.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="UC2.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="UC2.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UC2.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="UC2.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="UC2.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="UC2.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="UC2.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="UC2.xst"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="UC2_drc.vf"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="UC2_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="UC2_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="UC2_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="UC2_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="UC2_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UC2_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UC2_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="UC2_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="UC2_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="UC2_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UC2_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux33.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="mux33.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mux33.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux33.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mux33.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="reg_to_bus_1bit_sel.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="reg_to_bus_1bit_sel.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="reg_to_bus_1bit_sel.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="reg_to_bus_1bit_sel.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="reg_to_bus_1bit_sel.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1590892979" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1590892979">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590892982" xil_pn:in_ck="5135278734579057543" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6715167143437669816" xil_pn:start_ts="1590892979">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="COMP5.vf"/>
      <outfile xil_pn:name="UC2.vf"/>
    </transform>
    <transform xil_pn:end_ts="1590892982" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1737147426169038151" xil_pn:start_ts="1590892982">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590892982" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1590892982">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590892982" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5959335608016689126" xil_pn:start_ts="1590892982">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590892982" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1590892982">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1590892982" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8933782532998874735" xil_pn:start_ts="1590892982">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1590893002" xil_pn:in_ck="-1114553879218082010" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="4560075120306022205" xil_pn:start_ts="1590892982">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="UC2.jhd"/>
      <outfile xil_pn:name="UC2.lso"/>
      <outfile xil_pn:name="UC2.ngc"/>
      <outfile xil_pn:name="UC2.ngr"/>
      <outfile xil_pn:name="UC2.prj"/>
      <outfile xil_pn:name="UC2.stx"/>
      <outfile xil_pn:name="UC2.syr"/>
      <outfile xil_pn:name="UC2.xst"/>
      <outfile xil_pn:name="UC2_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1590893002" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3734212952576684" xil_pn:start_ts="1590893002">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1590893015" xil_pn:in_ck="112457921136" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5148459379144715416" xil_pn:start_ts="1590893002">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="UC2.bld"/>
      <outfile xil_pn:name="UC2.ngd"/>
      <outfile xil_pn:name="UC2_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1590893063" xil_pn:in_ck="112457921137" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1590893015">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="UC2.pcf"/>
      <outfile xil_pn:name="UC2_map.map"/>
      <outfile xil_pn:name="UC2_map.mrp"/>
      <outfile xil_pn:name="UC2_map.ncd"/>
      <outfile xil_pn:name="UC2_map.ngm"/>
      <outfile xil_pn:name="UC2_map.xrpt"/>
      <outfile xil_pn:name="UC2_summary.xml"/>
      <outfile xil_pn:name="UC2_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1590893090" xil_pn:in_ck="133368297086145034" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="2516432636991085863" xil_pn:start_ts="1590893063">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="UC2.ncd"/>
      <outfile xil_pn:name="UC2.par"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
