
Welcome to My GitHub Profile!
Hello! I'm a passionate engineer specializing in design verification and digital design. Here, you can find various projects that showcase my skills in Verilog, SystemVerilog, and digital circuit design.

ğŸŒŸ About Me
I have a strong foundation in hardware design and verification methodologies. I'm particularly interested in:
Digital Circuit Design
Design Verification
FPGA Development
Embedded Systems
I enjoy tackling complex engineering challenges and continually learning new technologies and methodologies.

ğŸš€ Projects
Traffic Light Controller
*Implemented a traffic light controller using Verilog, featuring a state machine that manages the light signals based on timing parameters.
IoT based Smart Electricity Energy Meter
*designed a system which monitors the power consumption and informs to user through Blynk platform
ğŸ› ï¸ Skills
Languages: Verilog, SystemVerilog, VHDL, C/C++, Python
Verification Methodologies: UVM, OVM
Tools: ModelSim, VCS, QuestaSim, Xilinx Vivado

Digital Design: Familiar with designing and verifying digital circuits, including FPGAs and ASICs.
ğŸ“« Connect with Me
Feel free to reach out if you have any questions, suggestions, or collaboration ideas!

juberindikar@gmail.com
https://www.linkedin.com/in/juber-indikar-8b7629249

