<profile>

<section name = "Vivado HLS Report for 'loop_imperfect'" level="0">
<item name = "Date">Sun Jun 25 13:43:46 2023
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">proj_loop_imperfect</item>
<item name = "Solution">solution1</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k160t-fbg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 8.483 ns, 0.50 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">30002, 30002, 0.255 ms, 0.255 ms, 30002, 30002, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">30000, 30000, 30, 30, 1, 1000, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 342, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 21, 1505, 7, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 173, -</column>
<column name="Register">-, -, 116, -, -</column>
<specialColumn name="Available">650, 600, 202800, 101400, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 3, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="loop_imperfect_mubkb_U1">loop_imperfect_mubkb, 0, 3, 215, 1, 0</column>
<column name="loop_imperfect_mubkb_U2">loop_imperfect_mubkb, 0, 3, 215, 1, 0</column>
<column name="loop_imperfect_mubkb_U3">loop_imperfect_mubkb, 0, 3, 215, 1, 0</column>
<column name="loop_imperfect_mubkb_U4">loop_imperfect_mubkb, 0, 3, 215, 1, 0</column>
<column name="loop_imperfect_mubkb_U5">loop_imperfect_mubkb, 0, 3, 215, 1, 0</column>
<column name="loop_imperfect_mubkb_U6">loop_imperfect_mubkb, 0, 3, 215, 1, 0</column>
<column name="loop_imperfect_mubkb_U7">loop_imperfect_mubkb, 0, 3, 215, 1, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="A_d0">+, 0, 0, 39, 32, 7</column>
<column name="grp_fu_123_p1">+, 0, 0, 39, 32, 7</column>
<column name="grp_fu_135_p1">+, 0, 0, 39, 32, 5</column>
<column name="grp_fu_146_p1">+, 0, 0, 39, 32, 6</column>
<column name="grp_fu_157_p1">+, 0, 0, 39, 32, 7</column>
<column name="grp_fu_168_p1">+, 0, 0, 39, 32, 7</column>
<column name="grp_fu_179_p1">+, 0, 0, 39, 32, 2</column>
<column name="grp_fu_190_p1">+, 0, 0, 39, 32, 5</column>
<column name="i_fu_105_p2">+, 0, 0, 17, 10, 1</column>
<column name="icmp_ln96_fu_99_p2">icmp, 0, 0, 13, 10, 6</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_address0">15, 3, 10, 30</column>
<column name="ap_NS_fsm">149, 33, 1, 33</column>
<column name="i_0_reg_88">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">32, 0, 32, 0</column>
<column name="b_load_reg_240">32, 0, 32, 0</column>
<column name="d_reg_224">32, 0, 32, 0</column>
<column name="i_0_reg_88">10, 0, 10, 0</column>
<column name="i_reg_209">10, 0, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, loop_imperfect, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, loop_imperfect, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, loop_imperfect, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, loop_imperfect, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, loop_imperfect, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, loop_imperfect, return value</column>
<column name="A_address0">out, 10, ap_memory, A, array</column>
<column name="A_ce0">out, 1, ap_memory, A, array</column>
<column name="A_we0">out, 1, ap_memory, A, array</column>
<column name="A_d0">out, 32, ap_memory, A, array</column>
<column name="A_q0">in, 32, ap_memory, A, array</column>
<column name="b_address0">out, 10, ap_memory, b, array</column>
<column name="b_ce0">out, 1, ap_memory, b, array</column>
<column name="b_q0">in, 32, ap_memory, b, array</column>
</table>
</item>
</section>
</profile>
