 
****************************************
Report : qor
Design : top
Version: T-2022.03-SP3
Date   : Mon Mar 27 15:30:59 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              49.00
  Critical Path Length:       1292.65
  Critical Path Slack:         694.42
  Critical Path Clk Period:   2000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              25843
  Buf/Inv Cell Count:            9319
  Buf Cell Count:                 328
  Inv Cell Count:                8991
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     24683
  Sequential Cell Count:         1160
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2240.377360
  Noncombinational Area:   338.255987
  Buf/Inv Area:            412.395305
  Total Buffer Area:            19.13
  Total Inverter Area:         393.27
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              2578.633347
  Design Area:            2578.633347


  Design Rules
  -----------------------------------
  Total Number of Nets:         30757
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: tux-143

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.03
  Logic Optimization:                 13.39
  Mapping Optimization:               11.56
  -----------------------------------------
  Overall Compile Time:               28.39
  Overall Compile Wall Clock Time:    14.04

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
