Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Oct 18 11:04:49 2017
| Host         : DESKTOP-MH2MRKQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.569        0.000                      0                  364        0.083        0.000                      0                  364        3.750        0.000                       0                    63  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.569        0.000                      0                  364        0.083        0.000                      0                  364        3.750        0.000                       0                    63  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.569ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 vga/myvgatimer/xy/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/mem_reg_768_1023_0_0/RAMS64E_A/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 1.315ns (35.870%)  route 2.351ns (64.130%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.717     5.319    vga/myvgatimer/xy/CLK
    SLICE_X87Y149        FDRE                                         r  vga/myvgatimer/xy/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y149        FDRE (Prop_fdre_C_Q)         0.456     5.775 r  vga/myvgatimer/xy/y_reg[2]/Q
                         net (fo=12, routed)          1.212     6.987    vga/myvgatimer/xy/y[2]
    SLICE_X86Y147        LUT3 (Prop_lut3_I0_O)        0.124     7.111 r  vga/myvgatimer/xy/screenaddr__1_carry_i_1/O
                         net (fo=1, routed)           0.000     7.111    vga/myvgatimer_n_9
    SLICE_X86Y147        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.512 r  vga/screenaddr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.512    vga/screenaddr__1_carry_n_0
    SLICE_X86Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.846 r  vga/screenaddr__1_carry__0/O[1]
                         net (fo=44, routed)          1.139     8.985    sm/mem_reg_768_1023_0_0/A7
    SLICE_X84Y146        RAMS64E                                      r  sm/mem_reg_768_1023_0_0/RAMS64E_A/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.594    15.016    sm/mem_reg_768_1023_0_0/WCLK
    SLICE_X84Y146        RAMS64E                                      r  sm/mem_reg_768_1023_0_0/RAMS64E_A/CLK
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X84Y146        RAMS64E (Setup_rams64e_CLK_WADR7)
                                                     -0.686    14.554    sm/mem_reg_768_1023_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 vga/myvgatimer/xy/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/mem_reg_768_1023_0_0/RAMS64E_B/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 1.315ns (35.870%)  route 2.351ns (64.130%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.717     5.319    vga/myvgatimer/xy/CLK
    SLICE_X87Y149        FDRE                                         r  vga/myvgatimer/xy/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y149        FDRE (Prop_fdre_C_Q)         0.456     5.775 r  vga/myvgatimer/xy/y_reg[2]/Q
                         net (fo=12, routed)          1.212     6.987    vga/myvgatimer/xy/y[2]
    SLICE_X86Y147        LUT3 (Prop_lut3_I0_O)        0.124     7.111 r  vga/myvgatimer/xy/screenaddr__1_carry_i_1/O
                         net (fo=1, routed)           0.000     7.111    vga/myvgatimer_n_9
    SLICE_X86Y147        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.512 r  vga/screenaddr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.512    vga/screenaddr__1_carry_n_0
    SLICE_X86Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.846 r  vga/screenaddr__1_carry__0/O[1]
                         net (fo=44, routed)          1.139     8.985    sm/mem_reg_768_1023_0_0/A7
    SLICE_X84Y146        RAMS64E                                      r  sm/mem_reg_768_1023_0_0/RAMS64E_B/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.594    15.016    sm/mem_reg_768_1023_0_0/WCLK
    SLICE_X84Y146        RAMS64E                                      r  sm/mem_reg_768_1023_0_0/RAMS64E_B/CLK
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X84Y146        RAMS64E (Setup_rams64e_CLK_WADR7)
                                                     -0.686    14.554    sm/mem_reg_768_1023_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 vga/myvgatimer/xy/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/mem_reg_768_1023_0_0/RAMS64E_C/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 1.315ns (35.870%)  route 2.351ns (64.130%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.717     5.319    vga/myvgatimer/xy/CLK
    SLICE_X87Y149        FDRE                                         r  vga/myvgatimer/xy/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y149        FDRE (Prop_fdre_C_Q)         0.456     5.775 r  vga/myvgatimer/xy/y_reg[2]/Q
                         net (fo=12, routed)          1.212     6.987    vga/myvgatimer/xy/y[2]
    SLICE_X86Y147        LUT3 (Prop_lut3_I0_O)        0.124     7.111 r  vga/myvgatimer/xy/screenaddr__1_carry_i_1/O
                         net (fo=1, routed)           0.000     7.111    vga/myvgatimer_n_9
    SLICE_X86Y147        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.512 r  vga/screenaddr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.512    vga/screenaddr__1_carry_n_0
    SLICE_X86Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.846 r  vga/screenaddr__1_carry__0/O[1]
                         net (fo=44, routed)          1.139     8.985    sm/mem_reg_768_1023_0_0/A7
    SLICE_X84Y146        RAMS64E                                      r  sm/mem_reg_768_1023_0_0/RAMS64E_C/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.594    15.016    sm/mem_reg_768_1023_0_0/WCLK
    SLICE_X84Y146        RAMS64E                                      r  sm/mem_reg_768_1023_0_0/RAMS64E_C/CLK
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X84Y146        RAMS64E (Setup_rams64e_CLK_WADR7)
                                                     -0.686    14.554    sm/mem_reg_768_1023_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 vga/myvgatimer/xy/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/mem_reg_768_1023_0_0/RAMS64E_D/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 1.315ns (35.870%)  route 2.351ns (64.130%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.717     5.319    vga/myvgatimer/xy/CLK
    SLICE_X87Y149        FDRE                                         r  vga/myvgatimer/xy/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y149        FDRE (Prop_fdre_C_Q)         0.456     5.775 r  vga/myvgatimer/xy/y_reg[2]/Q
                         net (fo=12, routed)          1.212     6.987    vga/myvgatimer/xy/y[2]
    SLICE_X86Y147        LUT3 (Prop_lut3_I0_O)        0.124     7.111 r  vga/myvgatimer/xy/screenaddr__1_carry_i_1/O
                         net (fo=1, routed)           0.000     7.111    vga/myvgatimer_n_9
    SLICE_X86Y147        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.512 r  vga/screenaddr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.512    vga/screenaddr__1_carry_n_0
    SLICE_X86Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.846 r  vga/screenaddr__1_carry__0/O[1]
                         net (fo=44, routed)          1.139     8.985    sm/mem_reg_768_1023_0_0/A7
    SLICE_X84Y146        RAMS64E                                      r  sm/mem_reg_768_1023_0_0/RAMS64E_D/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.594    15.016    sm/mem_reg_768_1023_0_0/WCLK
    SLICE_X84Y146        RAMS64E                                      r  sm/mem_reg_768_1023_0_0/RAMS64E_D/CLK
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X84Y146        RAMS64E (Setup_rams64e_CLK_WADR7)
                                                     -0.686    14.554    sm/mem_reg_768_1023_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.732ns  (required time - arrival time)
  Source:                 vga/myvgatimer/xy/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/myvgatimer/xy/y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 1.056ns (27.943%)  route 2.723ns (72.057%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.717     5.319    vga/myvgatimer/xy/CLK
    SLICE_X87Y149        FDRE                                         r  vga/myvgatimer/xy/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y149        FDRE (Prop_fdre_C_Q)         0.456     5.775 r  vga/myvgatimer/xy/y_reg[5]/Q
                         net (fo=11, routed)          0.985     6.761    vga/myvgatimer/xy/y[5]
    SLICE_X89Y148        LUT2 (Prop_lut2_I0_O)        0.150     6.911 r  vga/myvgatimer/xy/y[9]_i_7/O
                         net (fo=1, routed)           0.458     7.369    vga/myvgatimer/xy/y[9]_i_7_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I4_O)        0.326     7.695 r  vga/myvgatimer/xy/y[9]_i_4/O
                         net (fo=1, routed)           0.619     8.313    vga/myvgatimer/xy/y[9]_i_4_n_0
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124     8.437 r  vga/myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.661     9.098    vga/myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X89Y148        FDRE                                         r  vga/myvgatimer/xy/y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.597    15.019    vga/myvgatimer/xy/CLK
    SLICE_X89Y148        FDRE                                         r  vga/myvgatimer/xy/y_reg[6]/C
                         clock pessimism              0.275    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X89Y148        FDRE (Setup_fdre_C_R)       -0.429    14.830    vga/myvgatimer/xy/y_reg[6]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                  5.732    

Slack (MET) :             5.732ns  (required time - arrival time)
  Source:                 vga/myvgatimer/xy/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/myvgatimer/xy/y_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 1.056ns (27.943%)  route 2.723ns (72.057%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.717     5.319    vga/myvgatimer/xy/CLK
    SLICE_X87Y149        FDRE                                         r  vga/myvgatimer/xy/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y149        FDRE (Prop_fdre_C_Q)         0.456     5.775 r  vga/myvgatimer/xy/y_reg[5]/Q
                         net (fo=11, routed)          0.985     6.761    vga/myvgatimer/xy/y[5]
    SLICE_X89Y148        LUT2 (Prop_lut2_I0_O)        0.150     6.911 r  vga/myvgatimer/xy/y[9]_i_7/O
                         net (fo=1, routed)           0.458     7.369    vga/myvgatimer/xy/y[9]_i_7_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I4_O)        0.326     7.695 r  vga/myvgatimer/xy/y[9]_i_4/O
                         net (fo=1, routed)           0.619     8.313    vga/myvgatimer/xy/y[9]_i_4_n_0
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124     8.437 r  vga/myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.661     9.098    vga/myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X89Y148        FDRE                                         r  vga/myvgatimer/xy/y_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.597    15.019    vga/myvgatimer/xy/CLK
    SLICE_X89Y148        FDRE                                         r  vga/myvgatimer/xy/y_reg[9]/C
                         clock pessimism              0.275    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X89Y148        FDRE (Setup_fdre_C_R)       -0.429    14.830    vga/myvgatimer/xy/y_reg[9]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                  5.732    

Slack (MET) :             5.743ns  (required time - arrival time)
  Source:                 vga/myvgatimer/xy/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/myvgatimer/xy/y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.056ns (28.006%)  route 2.715ns (71.994%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.717     5.319    vga/myvgatimer/xy/CLK
    SLICE_X87Y149        FDRE                                         r  vga/myvgatimer/xy/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y149        FDRE (Prop_fdre_C_Q)         0.456     5.775 r  vga/myvgatimer/xy/y_reg[5]/Q
                         net (fo=11, routed)          0.985     6.761    vga/myvgatimer/xy/y[5]
    SLICE_X89Y148        LUT2 (Prop_lut2_I0_O)        0.150     6.911 r  vga/myvgatimer/xy/y[9]_i_7/O
                         net (fo=1, routed)           0.458     7.369    vga/myvgatimer/xy/y[9]_i_7_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I4_O)        0.326     7.695 r  vga/myvgatimer/xy/y[9]_i_4/O
                         net (fo=1, routed)           0.619     8.313    vga/myvgatimer/xy/y[9]_i_4_n_0
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124     8.437 r  vga/myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.653     9.090    vga/myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X86Y149        FDRE                                         r  vga/myvgatimer/xy/y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.597    15.019    vga/myvgatimer/xy/CLK
    SLICE_X86Y149        FDRE                                         r  vga/myvgatimer/xy/y_reg[4]/C
                         clock pessimism              0.278    15.297    
                         clock uncertainty           -0.035    15.262    
    SLICE_X86Y149        FDRE (Setup_fdre_C_R)       -0.429    14.833    vga/myvgatimer/xy/y_reg[4]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  5.743    

Slack (MET) :             5.757ns  (required time - arrival time)
  Source:                 vga/myvgatimer/xy/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/mem_reg_256_511_0_0/RAMS64E_A/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 1.315ns (37.620%)  route 2.180ns (62.380%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.717     5.319    vga/myvgatimer/xy/CLK
    SLICE_X87Y149        FDRE                                         r  vga/myvgatimer/xy/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y149        FDRE (Prop_fdre_C_Q)         0.456     5.775 r  vga/myvgatimer/xy/y_reg[2]/Q
                         net (fo=12, routed)          1.212     6.987    vga/myvgatimer/xy/y[2]
    SLICE_X86Y147        LUT3 (Prop_lut3_I0_O)        0.124     7.111 r  vga/myvgatimer/xy/screenaddr__1_carry_i_1/O
                         net (fo=1, routed)           0.000     7.111    vga/myvgatimer_n_9
    SLICE_X86Y147        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.512 r  vga/screenaddr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.512    vga/screenaddr__1_carry_n_0
    SLICE_X86Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.846 r  vga/screenaddr__1_carry__0/O[1]
                         net (fo=44, routed)          0.969     8.815    sm/mem_reg_256_511_0_0/A7
    SLICE_X88Y144        RAMS64E                                      r  sm/mem_reg_256_511_0_0/RAMS64E_A/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.596    15.018    sm/mem_reg_256_511_0_0/WCLK
    SLICE_X88Y144        RAMS64E                                      r  sm/mem_reg_256_511_0_0/RAMS64E_A/CLK
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X88Y144        RAMS64E (Setup_rams64e_CLK_WADR7)
                                                     -0.686    14.572    sm/mem_reg_256_511_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                          -8.815    
  -------------------------------------------------------------------
                         slack                                  5.757    

Slack (MET) :             5.757ns  (required time - arrival time)
  Source:                 vga/myvgatimer/xy/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/mem_reg_256_511_0_0/RAMS64E_B/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 1.315ns (37.620%)  route 2.180ns (62.380%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.717     5.319    vga/myvgatimer/xy/CLK
    SLICE_X87Y149        FDRE                                         r  vga/myvgatimer/xy/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y149        FDRE (Prop_fdre_C_Q)         0.456     5.775 r  vga/myvgatimer/xy/y_reg[2]/Q
                         net (fo=12, routed)          1.212     6.987    vga/myvgatimer/xy/y[2]
    SLICE_X86Y147        LUT3 (Prop_lut3_I0_O)        0.124     7.111 r  vga/myvgatimer/xy/screenaddr__1_carry_i_1/O
                         net (fo=1, routed)           0.000     7.111    vga/myvgatimer_n_9
    SLICE_X86Y147        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.512 r  vga/screenaddr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.512    vga/screenaddr__1_carry_n_0
    SLICE_X86Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.846 r  vga/screenaddr__1_carry__0/O[1]
                         net (fo=44, routed)          0.969     8.815    sm/mem_reg_256_511_0_0/A7
    SLICE_X88Y144        RAMS64E                                      r  sm/mem_reg_256_511_0_0/RAMS64E_B/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.596    15.018    sm/mem_reg_256_511_0_0/WCLK
    SLICE_X88Y144        RAMS64E                                      r  sm/mem_reg_256_511_0_0/RAMS64E_B/CLK
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X88Y144        RAMS64E (Setup_rams64e_CLK_WADR7)
                                                     -0.686    14.572    sm/mem_reg_256_511_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                          -8.815    
  -------------------------------------------------------------------
                         slack                                  5.757    

Slack (MET) :             5.757ns  (required time - arrival time)
  Source:                 vga/myvgatimer/xy/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/mem_reg_256_511_0_0/RAMS64E_C/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 1.315ns (37.620%)  route 2.180ns (62.380%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.717     5.319    vga/myvgatimer/xy/CLK
    SLICE_X87Y149        FDRE                                         r  vga/myvgatimer/xy/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y149        FDRE (Prop_fdre_C_Q)         0.456     5.775 r  vga/myvgatimer/xy/y_reg[2]/Q
                         net (fo=12, routed)          1.212     6.987    vga/myvgatimer/xy/y[2]
    SLICE_X86Y147        LUT3 (Prop_lut3_I0_O)        0.124     7.111 r  vga/myvgatimer/xy/screenaddr__1_carry_i_1/O
                         net (fo=1, routed)           0.000     7.111    vga/myvgatimer_n_9
    SLICE_X86Y147        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.512 r  vga/screenaddr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.512    vga/screenaddr__1_carry_n_0
    SLICE_X86Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.846 r  vga/screenaddr__1_carry__0/O[1]
                         net (fo=44, routed)          0.969     8.815    sm/mem_reg_256_511_0_0/A7
    SLICE_X88Y144        RAMS64E                                      r  sm/mem_reg_256_511_0_0/RAMS64E_C/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.596    15.018    sm/mem_reg_256_511_0_0/WCLK
    SLICE_X88Y144        RAMS64E                                      r  sm/mem_reg_256_511_0_0/RAMS64E_C/CLK
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X88Y144        RAMS64E (Setup_rams64e_CLK_WADR7)
                                                     -0.686    14.572    sm/mem_reg_256_511_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                          -8.815    
  -------------------------------------------------------------------
                         slack                                  5.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 vga/myvgatimer/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/mem_reg_768_1023_0_0/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.731%)  route 0.265ns (65.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.600     1.519    vga/myvgatimer/xy/CLK
    SLICE_X85Y146        FDRE                                         r  vga/myvgatimer/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  vga/myvgatimer/xy/x_reg[0]/Q
                         net (fo=47, routed)          0.265     1.925    sm/mem_reg_768_1023_0_0/A0
    SLICE_X84Y146        RAMS64E                                      r  sm/mem_reg_768_1023_0_0/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.871     2.037    sm/mem_reg_768_1023_0_0/WCLK
    SLICE_X84Y146        RAMS64E                                      r  sm/mem_reg_768_1023_0_0/RAMS64E_A/CLK
                         clock pessimism             -0.504     1.532    
    SLICE_X84Y146        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.842    sm/mem_reg_768_1023_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 vga/myvgatimer/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/mem_reg_768_1023_0_0/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.731%)  route 0.265ns (65.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.600     1.519    vga/myvgatimer/xy/CLK
    SLICE_X85Y146        FDRE                                         r  vga/myvgatimer/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  vga/myvgatimer/xy/x_reg[0]/Q
                         net (fo=47, routed)          0.265     1.925    sm/mem_reg_768_1023_0_0/A0
    SLICE_X84Y146        RAMS64E                                      r  sm/mem_reg_768_1023_0_0/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.871     2.037    sm/mem_reg_768_1023_0_0/WCLK
    SLICE_X84Y146        RAMS64E                                      r  sm/mem_reg_768_1023_0_0/RAMS64E_B/CLK
                         clock pessimism             -0.504     1.532    
    SLICE_X84Y146        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.842    sm/mem_reg_768_1023_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 vga/myvgatimer/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/mem_reg_768_1023_0_0/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.731%)  route 0.265ns (65.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.600     1.519    vga/myvgatimer/xy/CLK
    SLICE_X85Y146        FDRE                                         r  vga/myvgatimer/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  vga/myvgatimer/xy/x_reg[0]/Q
                         net (fo=47, routed)          0.265     1.925    sm/mem_reg_768_1023_0_0/A0
    SLICE_X84Y146        RAMS64E                                      r  sm/mem_reg_768_1023_0_0/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.871     2.037    sm/mem_reg_768_1023_0_0/WCLK
    SLICE_X84Y146        RAMS64E                                      r  sm/mem_reg_768_1023_0_0/RAMS64E_C/CLK
                         clock pessimism             -0.504     1.532    
    SLICE_X84Y146        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.842    sm/mem_reg_768_1023_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 vga/myvgatimer/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/mem_reg_768_1023_0_0/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.731%)  route 0.265ns (65.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.600     1.519    vga/myvgatimer/xy/CLK
    SLICE_X85Y146        FDRE                                         r  vga/myvgatimer/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  vga/myvgatimer/xy/x_reg[0]/Q
                         net (fo=47, routed)          0.265     1.925    sm/mem_reg_768_1023_0_0/A0
    SLICE_X84Y146        RAMS64E                                      r  sm/mem_reg_768_1023_0_0/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.871     2.037    sm/mem_reg_768_1023_0_0/WCLK
    SLICE_X84Y146        RAMS64E                                      r  sm/mem_reg_768_1023_0_0/RAMS64E_D/CLK
                         clock pessimism             -0.504     1.532    
    SLICE_X84Y146        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.842    sm/mem_reg_768_1023_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 vga/myvgatimer/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/mem_reg_0_127_0_0/HIGH/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.721%)  route 0.333ns (70.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.600     1.519    vga/myvgatimer/xy/CLK
    SLICE_X85Y146        FDRE                                         r  vga/myvgatimer/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  vga/myvgatimer/xy/x_reg[0]/Q
                         net (fo=47, routed)          0.333     1.994    sm/mem_reg_0_127_0_0/A0
    SLICE_X88Y146        RAMS64E                                      r  sm/mem_reg_0_127_0_0/HIGH/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.872     2.038    sm/mem_reg_0_127_0_0/WCLK
    SLICE_X88Y146        RAMS64E                                      r  sm/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism             -0.479     1.558    
    SLICE_X88Y146        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.868    sm/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 vga/myvgatimer/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/mem_reg_0_127_0_0/LOW/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.721%)  route 0.333ns (70.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.600     1.519    vga/myvgatimer/xy/CLK
    SLICE_X85Y146        FDRE                                         r  vga/myvgatimer/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  vga/myvgatimer/xy/x_reg[0]/Q
                         net (fo=47, routed)          0.333     1.994    sm/mem_reg_0_127_0_0/A0
    SLICE_X88Y146        RAMS64E                                      r  sm/mem_reg_0_127_0_0/LOW/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.872     2.038    sm/mem_reg_0_127_0_0/WCLK
    SLICE_X88Y146        RAMS64E                                      r  sm/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism             -0.479     1.558    
    SLICE_X88Y146        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.868    sm/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 vga/myvgatimer/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/mem_reg_0_127_0_0__0/HIGH/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.721%)  route 0.333ns (70.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.600     1.519    vga/myvgatimer/xy/CLK
    SLICE_X85Y146        FDRE                                         r  vga/myvgatimer/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  vga/myvgatimer/xy/x_reg[0]/Q
                         net (fo=47, routed)          0.333     1.994    sm/mem_reg_0_127_0_0__0/A0
    SLICE_X88Y146        RAMS64E                                      r  sm/mem_reg_0_127_0_0__0/HIGH/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.872     2.038    sm/mem_reg_0_127_0_0__0/WCLK
    SLICE_X88Y146        RAMS64E                                      r  sm/mem_reg_0_127_0_0__0/HIGH/CLK
                         clock pessimism             -0.479     1.558    
    SLICE_X88Y146        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.868    sm/mem_reg_0_127_0_0__0/HIGH
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 vga/myvgatimer/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/mem_reg_0_127_0_0__0/LOW/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.721%)  route 0.333ns (70.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.600     1.519    vga/myvgatimer/xy/CLK
    SLICE_X85Y146        FDRE                                         r  vga/myvgatimer/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  vga/myvgatimer/xy/x_reg[0]/Q
                         net (fo=47, routed)          0.333     1.994    sm/mem_reg_0_127_0_0__0/A0
    SLICE_X88Y146        RAMS64E                                      r  sm/mem_reg_0_127_0_0__0/LOW/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.872     2.038    sm/mem_reg_0_127_0_0__0/WCLK
    SLICE_X88Y146        RAMS64E                                      r  sm/mem_reg_0_127_0_0__0/LOW/CLK
                         clock pessimism             -0.479     1.558    
    SLICE_X88Y146        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.868    sm/mem_reg_0_127_0_0__0/LOW
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 vga/myvgatimer/xy/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/mem_reg_768_1023_0_0/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.089%)  route 0.271ns (67.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.600     1.519    vga/myvgatimer/xy/CLK
    SLICE_X85Y146        FDRE                                         r  vga/myvgatimer/xy/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.128     1.647 r  vga/myvgatimer/xy/x_reg[1]/Q
                         net (fo=46, routed)          0.271     1.918    sm/mem_reg_768_1023_0_0/A1
    SLICE_X84Y146        RAMS64E                                      r  sm/mem_reg_768_1023_0_0/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.871     2.037    sm/mem_reg_768_1023_0_0/WCLK
    SLICE_X84Y146        RAMS64E                                      r  sm/mem_reg_768_1023_0_0/RAMS64E_A/CLK
                         clock pessimism             -0.504     1.532    
    SLICE_X84Y146        RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255     1.787    sm/mem_reg_768_1023_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 vga/myvgatimer/xy/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/mem_reg_768_1023_0_0/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.089%)  route 0.271ns (67.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.600     1.519    vga/myvgatimer/xy/CLK
    SLICE_X85Y146        FDRE                                         r  vga/myvgatimer/xy/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.128     1.647 r  vga/myvgatimer/xy/x_reg[1]/Q
                         net (fo=46, routed)          0.271     1.918    sm/mem_reg_768_1023_0_0/A1
    SLICE_X84Y146        RAMS64E                                      r  sm/mem_reg_768_1023_0_0/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.871     2.037    sm/mem_reg_768_1023_0_0/WCLK
    SLICE_X84Y146        RAMS64E                                      r  sm/mem_reg_768_1023_0_0/RAMS64E_B/CLK
                         clock pessimism             -0.504     1.532    
    SLICE_X84Y146        RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255     1.787    sm/mem_reg_768_1023_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X86Y146   vga/myvgatimer/clk_count_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X86Y146   vga/myvgatimer/clk_count_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X85Y146   vga/myvgatimer/xy/x_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X85Y146   vga/myvgatimer/xy/x_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X85Y147   vga/myvgatimer/xy/x_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X85Y147   vga/myvgatimer/xy/x_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X85Y147   vga/myvgatimer/xy/x_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X85Y147   vga/myvgatimer/xy/x_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X85Y148   vga/myvgatimer/xy/x_reg[6]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y146   sm/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y146   sm/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y146   sm/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y146   sm/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y146   sm/mem_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y146   sm/mem_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X84Y145   sm/mem_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X84Y145   sm/mem_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y147   sm/mem_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y147   sm/mem_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X84Y145   sm/mem_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X84Y145   sm/mem_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y147   sm/mem_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y147   sm/mem_reg_0_255_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y147   sm/mem_reg_0_255_1_1/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y147   sm/mem_reg_0_255_1_1/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X84Y144   sm/mem_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X84Y144   sm/mem_reg_0_31_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y148   sm/mem_reg_256_511_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y148   sm/mem_reg_256_511_1_1/RAMS64E_B/CLK



