/*!
 * @brief     SPI Register Definition Header File, automatically generated by
 *            yoda2h v1.1.2 at 1/2/2020 9:13:37 AM.
 *
 * @copyright copyright(c) 2018 - Analog Devices Inc.All Rights Reserved.
 *            This software is proprietary to Analog Devices, Inc. and its
 *            licensor. By using this software you agree to the terms of the
 *            associated analog devices software license agreement.
 */

/*!
 * @addtogroup AD9083_BF
 * @{
 */
#ifndef __ADI_AD9083_BF_SER_PHY_H__
#define __ADI_AD9083_BF_SER_PHY_H__

/*============= I N C L U D E S ============*/
#include "adi_ad9083_config.h"

/*============= D E F I N E S ==============*/
#define REG_PWR_DN_ADDR 0x00000400
#define BF_PD_SER_INFO 0x00000400, 0x00001000

#define REG_JTX_SWING_ADDR 0x00000402
#define BF_DRVSWING_CH0_SER_RC_INFO 0x00000402, 0x00000300
#define BF_DRVSWING_CH1_SER_RC_INFO 0x00000402, 0x00000304

#define REG_JTX_SWING2_ADDR 0x00000403
#define BF_DRVSWING_CH2_SER_RC_INFO 0x00000403, 0x00000300
#define BF_DRVSWING_CH3_SER_RC_INFO 0x00000403, 0x00000304

#define REG_JTX_SWING3_ADDR 0x00000404
#define BF_DRVSWING_CH4_SER_RC_INFO 0x00000404, 0x00000300
#define BF_DRVSWING_CH5_SER_RC_INFO 0x00000404, 0x00000304

#define REG_JTX_SWING4_ADDR 0x00000405
#define BF_DRVSWING_CH6_SER_RC_INFO 0x00000405, 0x00000300
#define BF_DRVSWING_CH7_SER_RC_INFO 0x00000405, 0x00000304

#define REG_JTX_SWING5_ADDR 0x00000406
#define BF_DRVSWING_CH8_SER_RC_INFO 0x00000406, 0x00000300
#define BF_DRVSWING_CH9_SER_RC_INFO 0x00000406, 0x00000304

#define REG_JTX_SWING6_ADDR 0x00000407
#define BF_DRVSWING_CH10_SER_RC_INFO 0x00000407, 0x00000300
#define BF_DRVSWING_CH11_SER_RC_INFO 0x00000407, 0x00000304

#define REG_JTX_SWING7_ADDR 0x00000408
#define BF_DRVSWING_CH12_SER_RC_INFO 0x00000408, 0x00000300
#define BF_DRVSWING_CH13_SER_RC_INFO 0x00000408, 0x00000304

#define REG_JTX_SWING8_ADDR 0x00000409
#define BF_DRVSWING_CH14_SER_RC_INFO 0x00000409, 0x00000300
#define BF_DRVSWING_CH15_SER_RC_INFO 0x00000409, 0x00000304

#define REG_POST_TAP_LEVEL1_ADDR 0x0000040A
#define BF_DRVPOSTEM_CH0_SER_RC_INFO 0x0000040A, 0x00000300
#define BF_DRVPOSTEM_CH1_SER_RC_INFO 0x0000040A, 0x00000304

#define REG_POST_TAP_LEVEL2_ADDR 0x0000040B
#define BF_DRVPOSTEM_CH2_SER_RC_INFO 0x0000040B, 0x00000300
#define BF_DRVPOSTEM_CH3_SER_RC_INFO 0x0000040B, 0x00000304

#define REG_POST_TAP_LEVEL3_ADDR 0x0000040C
#define BF_DRVPOSTEM_CH4_SER_RC_INFO 0x0000040C, 0x00000300
#define BF_DRVPOSTEM_CH5_SER_RC_INFO 0x0000040C, 0x00000304

#define REG_POST_TAP_LEVEL4_ADDR 0x0000040D
#define BF_DRVPOSTEM_CH6_SER_RC_INFO 0x0000040D, 0x00000300
#define BF_DRVPOSTEM_CH7_SER_RC_INFO 0x0000040D, 0x00000304

#define REG_POST_TAP_LEVEL5_ADDR 0x0000040E
#define BF_DRVPOSTEM_CH8_SER_RC_INFO 0x0000040E, 0x00000300
#define BF_DRVPOSTEM_CH9_SER_RC_INFO 0x0000040E, 0x00000304

#define REG_POST_TAP_LEVEL6_ADDR 0x0000040F
#define BF_DRVPOSTEM_CH10_SER_RC_INFO 0x0000040F, 0x00000300
#define BF_DRVPOSTEM_CH11_SER_RC_INFO 0x0000040F, 0x00000304

#define REG_POST_TAP_LEVEL7_ADDR 0x00000410
#define BF_DRVPOSTEM_CH12_SER_RC_INFO 0x00000410, 0x00000300
#define BF_DRVPOSTEM_CH13_SER_RC_INFO 0x00000410, 0x00000304

#define REG_POST_TAP_LEVEL8_ADDR 0x00000411
#define BF_DRVPOSTEM_CH14_SER_RC_INFO 0x00000411, 0x00000300
#define BF_DRVPOSTEM_CH15_SER_RC_INFO 0x00000411, 0x00000304

#define REG_PARDATAMODE_SER_ADDR 0x00000412
#define BF_PARDATAMODE_SER_RC_INFO 0x00000412, 0x00000200
#define BF_C2C_EN_SER_RC_INFO 0x00000412, 0x00000102

#define REG_PRE_TAP_LEVEL_CH0_ADDR 0x00000413
#define BF_DRVPREEM_CH0_SER_RC_INFO 0x00000413, 0x00000800

#define REG_PRE_TAP_LEVEL_CH1_ADDR 0x00000414
#define BF_DRVPREEM_CH1_SER_RC_INFO 0x00000414, 0x00000800

#define REG_PRE_TAP_LEVEL_CH2_ADDR 0x00000415
#define BF_DRVPREEM_CH2_SER_RC_INFO 0x00000415, 0x00000800

#define REG_PRE_TAP_LEVEL_CH3_ADDR 0x00000416
#define BF_DRVPREEM_CH3_SER_RC_INFO 0x00000416, 0x00000800

#define REG_PRE_TAP_LEVEL_CH4_ADDR 0x00000417
#define BF_DRVPREEM_CH4_SER_RC_INFO 0x00000417, 0x00000800

#define REG_PRE_TAP_LEVEL_CH5_ADDR 0x00000418
#define BF_DRVPREEM_CH5_SER_RC_INFO 0x00000418, 0x00000800

#define REG_PRE_TAP_LEVEL_CH6_ADDR 0x00000419
#define BF_DRVPREEM_CH6_SER_RC_INFO 0x00000419, 0x00000800

#define REG_PRE_TAP_LEVEL_CH7_ADDR 0x0000041A
#define BF_DRVPREEM_CH7_SER_RC_INFO 0x0000041A, 0x00000800

#define REG_PRE_TAP_LEVEL_CH8_ADDR 0x0000041B
#define BF_DRVPREEM_CH8_SER_RC_INFO 0x0000041B, 0x00000800

#define REG_PRE_TAP_LEVEL_CH9_ADDR 0x0000041C
#define BF_DRVPREEM_CH9_SER_RC_INFO 0x0000041C, 0x00000800

#define REG_PRE_TAP_LEVEL_CH10_ADDR 0x0000041D
#define BF_DRVPREEM_CH10_SER_RC_INFO 0x0000041D, 0x00000800

#define REG_PRE_TAP_LEVEL_CH11_ADDR 0x0000041E
#define BF_DRVPREEM_CH11_SER_RC_INFO 0x0000041E, 0x00000800

#define REG_PRE_TAP_LEVEL_CH12_ADDR 0x0000041F
#define BF_DRVPREEM_CH12_SER_RC_INFO 0x0000041F, 0x00000800

#define REG_PRE_TAP_LEVEL_CH13_ADDR 0x00000420
#define BF_DRVPREEM_CH13_SER_RC_INFO 0x00000420, 0x00000800

#define REG_PRE_TAP_LEVEL_CH14_ADDR 0x00000421
#define BF_DRVPREEM_CH14_SER_RC_INFO 0x00000421, 0x00000800

#define REG_PRE_TAP_LEVEL_CH15_ADDR 0x00000422
#define BF_DRVPREEM_CH15_SER_RC_INFO 0x00000422, 0x00000800

#define REG_RSTB_ADDR 0x00000423
#define BF_RSTB_SER_INFO 0x00000423, 0x00001000

#define REG_PARITY_ERROR_ADDR 0x00000425
#define BF_PARITY_ERROR_SER_INFO 0x00000425, 0x00001000

#define REG_PARITY_RST_N_ADDR 0x00000427
#define BF_SER_PARITY_RST_N_INFO 0x00000427, 0x00001000

#define REG_CLK_OFFSET1_ADDR 0x00000429
#define BF_CLKOFFSET_CH0_SER_RC_INFO 0x00000429, 0x00000300
#define BF_CLKOFFSET_CH1_SER_RC_INFO 0x00000429, 0x00000304

#define REG_CLK_OFFSET2_ADDR 0x0000042A
#define BF_CLKOFFSET_CH2_SER_RC_INFO 0x0000042A, 0x00000300
#define BF_CLKOFFSET_CH3_SER_RC_INFO 0x0000042A, 0x00000304

#define REG_CLK_OFFSET3_ADDR 0x0000042B
#define BF_CLKOFFSET_CH4_SER_RC_INFO 0x0000042B, 0x00000300
#define BF_CLKOFFSET_CH5_SER_RC_INFO 0x0000042B, 0x00000304

#define REG_CLK_OFFSET4_ADDR 0x0000042C
#define BF_CLKOFFSET_CH6_SER_RC_INFO 0x0000042C, 0x00000300
#define BF_CLKOFFSET_CH7_SER_RC_INFO 0x0000042C, 0x00000304

#define REG_CLK_OFFSET5_ADDR 0x0000042D
#define BF_CLKOFFSET_CH8_SER_RC_INFO 0x0000042D, 0x00000300
#define BF_CLKOFFSET_CH9_SER_RC_INFO 0x0000042D, 0x00000304

#define REG_CLK_OFFSET6_ADDR 0x0000042E
#define BF_CLKOFFSET_CH10_SER_RC_INFO 0x0000042E, 0x00000300
#define BF_CLKOFFSET_CH11_SER_RC_INFO 0x0000042E, 0x00000304

#define REG_CLK_OFFSET7_ADDR 0x0000042F
#define BF_CLKOFFSET_CH12_SER_RC_INFO 0x0000042F, 0x00000300
#define BF_CLKOFFSET_CH13_SER_RC_INFO 0x0000042F, 0x00000304

#define REG_CLK_OFFSET8_ADDR 0x00000430
#define BF_CLKOFFSET_CH14_SER_RC_INFO 0x00000430, 0x00000300
#define BF_CLKOFFSET_CH15_SER_RC_INFO 0x00000430, 0x00000304

#define REG_OTHER_ADDR 0x00000431
#define BF_EN_FBCK_SER_RC_INFO 0x00000431, 0x00000104
#define BF_FBCKINV_SER_RC_INFO 0x00000431, 0x00000105

#define REG_EN_DRVSLICEOFFSET_ADDR 0x00000432
#define BF_EN_DRVSLICEOFFSET_CH01_SER_RC_INFO 0x00000432, 0x00000100
#define BF_EN_DRVSLICEOFFSET_CH23_SER_RC_INFO 0x00000432, 0x00000101
#define BF_EN_DRVSLICEOFFSET_CH45_SER_RC_INFO 0x00000432, 0x00000102
#define BF_EN_DRVSLICEOFFSET_CH67_SER_RC_INFO 0x00000432, 0x00000103
#define BF_EN_DRVSLICEOFFSET_CH89_SER_RC_INFO 0x00000432, 0x00000104
#define BF_EN_DRVSLICEOFFSET_CH1011_SER_RC_INFO 0x00000432, 0x00000105
#define BF_EN_DRVSLICEOFFSET_CH1213_SER_RC_INFO 0x00000432, 0x00000106
#define BF_EN_DRVSLICEOFFSET_CH1415_SER_RC_INFO 0x00000432, 0x00000107

#define REG_PN_SWAP_ADDR 0x00000433
#define BF_DATA_PN_SWAP_CORR_INFO 0x00000433, 0x00001000

#define REG_MAIN_DATA_INV_ADDR 0x00000439
#define BF_OUTPUTDATAINVERT_CH0_SER_RC_INFO 0x00000439, 0x00000100
#define BF_OUTPUTDATAINVERT_CH1_SER_RC_INFO 0x00000439, 0x00000101
#define BF_OUTPUTDATAINVERT_CH2_SER_RC_INFO 0x00000439, 0x00000102
#define BF_OUTPUTDATAINVERT_CH3_SER_RC_INFO 0x00000439, 0x00000103
#define BF_OUTPUTDATAINVERT_CH4_SER_RC_INFO 0x00000439, 0x00000104
#define BF_OUTPUTDATAINVERT_CH5_SER_RC_INFO 0x00000439, 0x00000105
#define BF_OUTPUTDATAINVERT_CH6_SER_RC_INFO 0x00000439, 0x00000106
#define BF_OUTPUTDATAINVERT_CH7_SER_RC_INFO 0x00000439, 0x00000107

#define REG_MAIN_DATA_INV2_ADDR 0x0000043A
#define BF_OUTPUTDATAINVERT_CH8_SER_RC_INFO 0x0000043A, 0x00000100
#define BF_OUTPUTDATAINVERT_CH9_SER_RC_INFO 0x0000043A, 0x00000101
#define BF_OUTPUTDATAINVERT_CH10_SER_RC_INFO 0x0000043A, 0x00000102
#define BF_OUTPUTDATAINVERT_CH11_SER_RC_INFO 0x0000043A, 0x00000103
#define BF_OUTPUTDATAINVERT_CH12_SER_RC_INFO 0x0000043A, 0x00000104
#define BF_OUTPUTDATAINVERT_CH13_SER_RC_INFO 0x0000043A, 0x00000105
#define BF_OUTPUTDATAINVERT_CH14_SER_RC_INFO 0x0000043A, 0x00000106
#define BF_OUTPUTDATAINVERT_CH15_SER_RC_INFO 0x0000043A, 0x00000107

#define REG_POST_TAP_POL_ADDR 0x0000043B
#define BF_POSTTAPPOL_SER_RC_INFO 0x0000043B, 0x00001000

#define REG_PRE_TAP_POL_ADDR 0x0000043D
#define BF_PRETAPPOL_SER_RC_INFO 0x0000043D, 0x00001000

#define REG_POLY_CODE_ADDR 0x0000043F
#define BF_DRVPOLYCODE_SER_RC_INFO 0x0000043F, 0x00000600

#define REG_CBUS_ADDR_JTX_ADDR 0x00000440
#define BF_CBUS_ADDR_SER_INFO 0x00000440, 0x00000800

#define REG_CBUS_WSTROBE_ADDR 0x00000441
#define BF_CBUS_WSTROBE_SER_INFO 0x00000441, 0x00001000

#define REG_CBUS_WDATA_JTX_ADDR 0x00000443
#define BF_CBUS_WDATA_SER_INFO 0x00000443, 0x00000800

#define REG_CBUS_REN_ADDR 0x00000444
#define BF_CBUS_REN_SER_INFO 0x00000444, 0x00001000

#define REG_CBUS_RDATA_JTX_ADDR 0x00000446
#define BF_CBUS_RDATA_SER_INFO 0x00000446, 0x00000800

#define REG_SYNCA_CTRL_ADDR 0x00000447
#define BF_SYNCA_RX_MODE_RC_INFO 0x00000447, 0x00000100
#define BF_SYNCA_RX_ONCHIP_TERM_RC_INFO 0x00000447, 0x00000101
#define BF_SYNCA_RX_PN_INV_RC_INFO 0x00000447, 0x00000102
#define BF_PD_SYNCA_RX_RC_INFO 0x00000447, 0x00000103

#define REG_SYNCB_CTRL_ADDR 0x00000448
#define BF_SYNCB_RX_MODE_RC_INFO 0x00000448, 0x00000100
#define BF_SYNCB_RX_ONCHIP_TERM_RC_INFO 0x00000448, 0x00000101
#define BF_SYNCB_RX_PN_INV_RC_INFO 0x00000448, 0x00000102
#define BF_PD_SYNCB_RX_RC_INFO 0x00000448, 0x00000103

#define REG_JTX_CTRL_ADDR 0x00000449
#define BF_JTAG_EN_SER_TESTMODE_RC_INFO 0x00000449, 0x00000100

#endif /* __ADI_AD9083_BF_SER_PHY_H__ */
       /*! @} */