// Seed: 3978977134
module module_0 (
    input  wand  id_0,
    output tri0  id_1,
    input  tri   id_2,
    input  wire  id_3,
    input  uwire id_4
);
  assign id_1 = id_0;
  assign id_1 = id_2;
  module_2 modCall_1 (id_3);
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    output supply0 id_2,
    input wand id_3
);
  uwire id_5 = -1;
  assign id_2 = (id_5) - id_5;
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    input wire id_0
);
  assign module_0.id_0 = 0;
  logic id_2;
  ;
  wire id_3;
endmodule
