# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do project02_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/rabia/Desktop/templateForProject2_restored {C:/Users/rabia/Desktop/templateForProject2_restored/mips_core.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mips_core
# 
# Top level modules:
# 	mips_core
# vlog -vlog01compat -work work +incdir+C:/Users/rabia/Desktop/templateForProject2_restored {C:/Users/rabia/Desktop/templateForProject2_restored/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# vlog -vlog01compat -work work +incdir+C:/Users/rabia/Desktop/templateForProject2_restored {C:/Users/rabia/Desktop/templateForProject2_restored/mips_registers.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mips_registers
# 
# Top level modules:
# 	mips_registers
# 
vlog -reportprogress 300 -work work C:/Users/rabia/Desktop/templateForProject2_restored/ALU_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU_testbench
# 
# Top level modules:
# 	ALU_testbench
vlog -reportprogress 300 -work work C:/Users/rabia/Desktop/templateForProject2_restored/mips_core_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mips_core_testbench
# 
# Top level modules:
# 	mips_core_testbench
vlog -reportprogress 300 -work work C:/Users/rabia/Desktop/templateForProject2_restored/mips_registers_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mips_registers_testbench
# 
# Top level modules:
# 	mips_registers_testbench
vsim work.mips_core_testbench
# vsim work.mips_core_testbench 
# Loading work.mips_core_testbench
# Loading work.mips_core
# Loading work.mips_registers
# Loading work.ALU
add wave -position insertpoint  \
sim:/mips_core_testbench/instruction_set \
sim:/mips_core_testbench/result
step -current
# Instruction_set= 00000000011001110101000000100001 Result->Binary=00000000000000000000000000000101, Result->Integer=         5
# Instruction_set= 00000000101001000101000000100010 Result->Binary=11111111111111111111111111111111, Result->Integer=4294967295
# Instruction_set= 00000000011001110101000000100100 Result->Binary=00000000000000000000000000000010 , Result->Integer=         2
# Instruction_set= 00000000011001110101000000100101, Result->Binary=00000000000000000000000000000011, Result->Integer=         3
# Instruction_set= 00000000111000010000100001000011, Result->Binary=00000000000000000000000000000000, Result->Integer=         0
# Instruction_set= 00000010111000010101000001000010 Result->Binary=00000000000000000000000000000000, Result->Integer=         0
# Instruction_set= 00000001111000110101000001000000 Result->Binary=00000000000000000000000000010000, Result->Integer=        16
# Instruction_set= 00000001011001110101000000101011 Result->Binary=00000000000000000000000000000001, Result->Integer=         1
# Instruction_set= 00000001011001110101000000101011 Result->Binary=00000000000000000000000000000001, Result=         1
