Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by i7-8700 with POP3-SSL;
  19 Dec 2018 12:54:52 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from fmsmga004.fm.intel.com (fmsmga004.fm.intel.com [10.253.24.48])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 5B9845805CF
	for <like.xu@linux.intel.com>; Tue, 18 Dec 2018 20:49:05 -0800 (PST)
Received: from orsmga103.jf.intel.com ([10.7.208.35])
  by fmsmga004-1.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 18 Dec 2018 20:49:04 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AqRBonhRk1Ir+3I5ZZXejOcO3Odpsv+yvbD5Q0YIu?=
 =?us-ascii?q?jvd0So/mwa6zbBWN2/xhgRfzUJnB7Loc0qyK6/CmATRIyK3CmUhKSIZLWR4BhJ?=
 =?us-ascii?q?detC0bK+nBN3fGKuX3ZTcxBsVIWQwt1Xi6NU9IBJS2PAWK8TW94jEIBxrwKxd+?=
 =?us-ascii?q?KPjrFY7OlcS30P2594HObwlSizexfbB/IA+qoQnNq8IbnZZsJqEtxxXTv3BGYf?=
 =?us-ascii?q?5WxWRmJVKSmxbz+MK994N9/ipTpvws6ddOXb31cKokQ7NYCi8mM30u683wqRbD?=
 =?us-ascii?q?VwqP6WACXWgQjxFFHhLK7BD+Xpf2ryv6qu9w0zSUMMHqUbw5Xymp4rx1QxH0li?=
 =?us-ascii?q?gIKz858HnWisNuiqJbvAmhrAF7z4LNfY2ZKOZycqbbcNgHR2ROQ9xRWjRPDI28?=
 =?us-ascii?q?cYUBDOQBMulEoIbgpVQAsAO+CAuuCu7g1zNFiGP60rMh0+k6DQHKwBYtE84SvH?=
 =?us-ascii?q?jIstn4MroZX+CvzKnPyDXOd/1a1zD86IfUchAuu++DXbZtesTM00UkCh3Ljk6R?=
 =?us-ascii?q?qYz/PDOV1+INv2aG5OdnUOKvkHInphprojex28gsipPGhp4Pxl/Y8iV5xZ84KN?=
 =?us-ascii?q?ulQ0B4ed6pCIVcuz2ZOodsX88uXmJltDwkxrAIuZO3ZjUGxZY/yxLBd/CKd5KE?=
 =?us-ascii?q?7g/tWeqPOzt0mXFodbylixqs8kWtzPD3WNOu31ZQtCVFl8HBtnAT2BzX7ciKUv?=
 =?us-ascii?q?99/ka62TaTzADf8O5EIUYplabBLJ4h2LEwmoISsUTFACD2hF37gLGKekgn4OSk?=
 =?us-ascii?q?9vnrb7b8qpOCOYJ5ihvyPrksl8CnBOQ3KAkOX2yV+eSm073j+FX0QKxUgf0zj6?=
 =?us-ascii?q?nVqY3VKtoFpqGnBw9Zy50s6xGiDzegzNsXg2IHIFVBeBKGjIjmJUvCIf/lDfqn?=
 =?us-ascii?q?h1SskTFrx+3JP7H7A5XNKGTDn6nlfbpn90Fczw8zwMtZ55JTDLEBL/TzWlLruN?=
 =?us-ascii?q?zfFB85PBS4w/z7B9VlyoMeRWWPD7edMKPTsl+H+PgjIuaRZIIOvDb9Kv4l5+Ph?=
 =?us-ascii?q?jHMjmF8de7Wp0oUTaHyiAvtmJECZMjLRhMwcGzIKohYmV76tz1mDSiJIIXC1Wa?=
 =?us-ascii?q?06+3c8Eo3hCI7CQoWkhvuGxDu6GZtNIXlLD03JHXr2eoHXZvEXdSjHJ8ZgliAD?=
 =?us-ascii?q?B6GsTpJk2RywuQu/0bd+M+fP5gUespTs0sUz4Pfcwgov/z55BNjIzmeWUmtvlX?=
 =?us-ascii?q?kJTTJl4KcqkFE1+FeK16cw1+1FU9cV9fNAVAgSMZ/a0vw8CtbuVwaHddCMHgWI?=
 =?us-ascii?q?WNKjVHsUT9kxytIKK307U+m5jwrA3izgS+sQjKCjHpE48qvAmXP2IpAumD79yK?=
 =?us-ascii?q?A9ggx+EYN0Pmq8i/s6rlCLCg=3D=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0ACAABNzRlchxHrdtBkGgEBAQEBAgEBA?=
 =?us-ascii?q?QEHAgEBAQGBUQUBAQEBCwGBMCqCOIwWX40qiRWORxSBWBwYFIFLhVIiNAkNAQM?=
 =?us-ascii?q?BAQEBAQECARMBAQEKCwkIGw4vgjYFAgMaAQaCWwEBAQECAQECJBMMCikDAgEBA?=
 =?us-ascii?q?gYBAQoYIwMIAwEdHBoGEwWDHYFqAw0IAQSnCzOIBw2CHYw/EQaBf4ERgxKCV4I?=
 =?us-ascii?q?ShXcCiSIkgXWFFZAmMAcCAo4tgzECFol2h2CPUIomgUaCDnAVgyeCJgEXEm0BD?=
 =?us-ascii?q?o0tIzEBAYEFHItNgXcBAQ?=
X-IPAS-Result: =?us-ascii?q?A0ACAABNzRlchxHrdtBkGgEBAQEBAgEBAQEHAgEBAQGBUQU?=
 =?us-ascii?q?BAQEBCwGBMCqCOIwWX40qiRWORxSBWBwYFIFLhVIiNAkNAQMBAQEBAQECARMBA?=
 =?us-ascii?q?QEKCwkIGw4vgjYFAgMaAQaCWwEBAQECAQECJBMMCikDAgEBAgYBAQoYIwMIAwE?=
 =?us-ascii?q?dHBoGEwWDHYFqAw0IAQSnCzOIBw2CHYw/EQaBf4ERgxKCV4IShXcCiSIkgXWFF?=
 =?us-ascii?q?ZAmMAcCAo4tgzECFol2h2CPUIomgUaCDnAVgyeCJgEXEm0BDo0tIzEBAYEFHIt?=
 =?us-ascii?q?NgXcBAQ?=
X-IronPort-AV: E=Sophos;i="5.56,371,1539673200"; 
   d="scan'208";a="56941958"
X-Amp-Result: UNSCANNABLE
X-Amp-File-Uploaded: False
Unscannable: 2
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 18 Dec 2018 20:49:03 -0800
Received: from localhost ([::1]:57614 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gZTn5-0000n7-2t
	for like.xu@linux.intel.com; Tue, 18 Dec 2018 23:49:03 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:55623)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <mst@redhat.com>) id 1gZTmf-0000jL-B9
	for qemu-devel@nongnu.org; Tue, 18 Dec 2018 23:48:41 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <mst@redhat.com>) id 1gZTa7-0002fL-48
	for qemu-devel@nongnu.org; Tue, 18 Dec 2018 23:35:42 -0500
Received: from mx1.redhat.com ([209.132.183.28]:51736)
	by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)
	(Exim 4.71) (envelope-from <mst@redhat.com>) id 1gZTa6-0002eg-Pn
	for qemu-devel@nongnu.org; Tue, 18 Dec 2018 23:35:39 -0500
Received: from smtp.corp.redhat.com (int-mx02.intmail.prod.int.phx2.redhat.com
	[10.5.11.12])
	(using TLSv1.2 with cipher AECDH-AES256-SHA (256/256 bits))
	(No client certificate requested)
	by mx1.redhat.com (Postfix) with ESMTPS id EC3FD87620;
	Wed, 19 Dec 2018 04:35:37 +0000 (UTC)
Received: from redhat.com (ovpn-120-67.rdu2.redhat.com [10.10.120.67])
	by smtp.corp.redhat.com (Postfix) with SMTP id D4720662DB;
	Wed, 19 Dec 2018 04:35:34 +0000 (UTC)
Date: Tue, 18 Dec 2018 23:35:34 -0500
From: "Michael S. Tsirkin" <mst@redhat.com>
To: Yu Zhang <yu.c.zhang@linux.intel.com>
Message-ID: <20181218233451-mutt-send-email-mst@kernel.org>
References: <1544619939-18102-1-git-send-email-yu.c.zhang@linux.intel.com>
	<1544619939-18102-3-git-send-email-yu.c.zhang@linux.intel.com>
	<20181217142902.1ee007c1@Igors-MacBook-Pro.local>
	<20181218094713.gzb4i4zizlu2tj4a@linux.intel.com>
	<20181218100116.6wqncwwhxni4o66t@linux.intel.com>
	<20181218074104-mutt-send-email-mst@kernel.org>
	<20181218134540.2q43v6fpvzbsam6h@linux.intel.com>
	<20181218094527-mutt-send-email-mst@kernel.org>
	<20181219034006.d4drqoz5b6r6h3mn@linux.intel.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <20181219034006.d4drqoz5b6r6h3mn@linux.intel.com>
X-Scanned-By: MIMEDefang 2.79 on 10.5.11.12
X-Greylist: Sender IP whitelisted, not delayed by milter-greylist-4.5.16
	(mx1.redhat.com [10.5.110.26]);
	Wed, 19 Dec 2018 04:35:38 +0000 (UTC)
X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]
	[fuzzy]
X-Received-From: 209.132.183.28
Subject: Re: [Qemu-devel] [PATCH v3 2/2] intel-iommu: extend VTD emulation
 to allow 57-bit IOVA address width.
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Eduardo Habkost <ehabkost@redhat.com>, qemu-devel@nongnu.org,
	Peter Xu <peterx@redhat.com>, Igor Mammedov <imammedo@redhat.com>,
	Paolo Bonzini <pbonzini@redhat.com>, Richard Henderson <rth@twiddle.net>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

On Wed, Dec 19, 2018 at 11:40:06AM +0800, Yu Zhang wrote:
> On Tue, Dec 18, 2018 at 09:49:02AM -0500, Michael S. Tsirkin wrote:
> > On Tue, Dec 18, 2018 at 09:45:41PM +0800, Yu Zhang wrote:
> > > On Tue, Dec 18, 2018 at 07:43:28AM -0500, Michael S. Tsirkin wrote:
> > > > On Tue, Dec 18, 2018 at 06:01:16PM +0800, Yu Zhang wrote:
> > > > > On Tue, Dec 18, 2018 at 05:47:14PM +0800, Yu Zhang wrote:
> > > > > > On Mon, Dec 17, 2018 at 02:29:02PM +0100, Igor Mammedov wrote:
> > > > > > > On Wed, 12 Dec 2018 21:05:39 +0800
> > > > > > > Yu Zhang <yu.c.zhang@linux.intel.com> wrote:
> > > > > > > 
> > > > > > > > A 5-level paging capable VM may choose to use 57-bit IOVA address width.
> > > > > > > > E.g. guest applications may prefer to use its VA as IOVA when performing
> > > > > > > > VFIO map/unmap operations, to avoid the burden of managing the IOVA space.
> > > > > > > > 
> > > > > > > > This patch extends the current vIOMMU logic to cover the extended address
> > > > > > > > width. When creating a VM with 5-level paging feature, one can choose to
> > > > > > > > create a virtual VTD with 5-level paging capability, with configurations
> > > > > > > > like "-device intel-iommu,x-aw-bits=57".
> > > > > > > > 
> > > > > > > > Signed-off-by: Yu Zhang <yu.c.zhang@linux.intel.com>
> > > > > > > > Reviewed-by: Peter Xu <peterx@redhat.com>
> > > > > > > > ---
> > > > > > > > Cc: "Michael S. Tsirkin" <mst@redhat.com>
> > > > > > > > Cc: Marcel Apfelbaum <marcel.apfelbaum@gmail.com>
> > > > > > > > Cc: Paolo Bonzini <pbonzini@redhat.com>
> > > > > > > > Cc: Richard Henderson <rth@twiddle.net>
> > > > > > > > Cc: Eduardo Habkost <ehabkost@redhat.com>
> > > > > > > > Cc: Peter Xu <peterx@redhat.com>
> > > > > > > > ---
> > > > > > > >  hw/i386/intel_iommu.c          | 53 ++++++++++++++++++++++++++++++++----------
> > > > > > > >  hw/i386/intel_iommu_internal.h | 10 ++++++--
> > > > > > > >  include/hw/i386/intel_iommu.h  |  1 +
> > > > > > > >  3 files changed, 50 insertions(+), 14 deletions(-)
> > > > > > > > 
> > > > > > > > diff --git a/hw/i386/intel_iommu.c b/hw/i386/intel_iommu.c
> > > > > > > > index 0e88c63..871110c 100644
> > > > > > > > --- a/hw/i386/intel_iommu.c
> > > > > > > > +++ b/hw/i386/intel_iommu.c
> > > > > > > > @@ -664,16 +664,16 @@ static inline bool vtd_iova_range_check(uint64_t iova, VTDContextEntry *ce,
> > > > > > > >  
> > > > > > > >  /*
> > > > > > > >   * Rsvd field masks for spte:
> > > > > > > > - *     Index [1] to [4] 4k pages
> > > > > > > > - *     Index [5] to [8] large pages
> > > > > > > > + *     Index [1] to [5] 4k pages
> > > > > > > > + *     Index [6] to [10] large pages
> > > > > > > >   */
> > > > > > > > -static uint64_t vtd_paging_entry_rsvd_field[9];
> > > > > > > > +static uint64_t vtd_paging_entry_rsvd_field[11];
> > > > > > > >  
> > > > > > > >  static bool vtd_slpte_nonzero_rsvd(uint64_t slpte, uint32_t level)
> > > > > > > >  {
> > > > > > > >      if (slpte & VTD_SL_PT_PAGE_SIZE_MASK) {
> > > > > > > >          /* Maybe large page */
> > > > > > > > -        return slpte & vtd_paging_entry_rsvd_field[level + 4];
> > > > > > > > +        return slpte & vtd_paging_entry_rsvd_field[level + 5];
> > > > > > > >      } else {
> > > > > > > >          return slpte & vtd_paging_entry_rsvd_field[level];
> > > > > > > >      }
> > > > > > > > @@ -3127,6 +3127,8 @@ static void vtd_init(IntelIOMMUState *s)
> > > > > > > >               VTD_CAP_SAGAW_39bit | VTD_CAP_MGAW(s->aw_bits);
> > > > > > > >      if (s->aw_bits == VTD_AW_48BIT) {
> > > > > > > >          s->cap |= VTD_CAP_SAGAW_48bit;
> > > > > > > > +    } else if (s->aw_bits == VTD_AW_57BIT) {
> > > > > > > > +        s->cap |= VTD_CAP_SAGAW_57bit | VTD_CAP_SAGAW_48bit;
> > > > > > > >      }
> > > > > > > >      s->ecap = VTD_ECAP_QI | VTD_ECAP_IRO;
> > > > > > > >      s->haw_bits = cpu->phys_bits;
> > > > > > > > @@ -3139,10 +3141,12 @@ static void vtd_init(IntelIOMMUState *s)
> > > > > > > >      vtd_paging_entry_rsvd_field[2] = VTD_SPTE_PAGE_L2_RSVD_MASK(s->haw_bits);
> > > > > > > >      vtd_paging_entry_rsvd_field[3] = VTD_SPTE_PAGE_L3_RSVD_MASK(s->haw_bits);
> > > > > > > >      vtd_paging_entry_rsvd_field[4] = VTD_SPTE_PAGE_L4_RSVD_MASK(s->haw_bits);
> > > > > > > > -    vtd_paging_entry_rsvd_field[5] = VTD_SPTE_LPAGE_L1_RSVD_MASK(s->haw_bits);
> > > > > > > > -    vtd_paging_entry_rsvd_field[6] = VTD_SPTE_LPAGE_L2_RSVD_MASK(s->haw_bits);
> > > > > > > > -    vtd_paging_entry_rsvd_field[7] = VTD_SPTE_LPAGE_L3_RSVD_MASK(s->haw_bits);
> > > > > > > > -    vtd_paging_entry_rsvd_field[8] = VTD_SPTE_LPAGE_L4_RSVD_MASK(s->haw_bits);
> > > > > > > > +    vtd_paging_entry_rsvd_field[5] = VTD_SPTE_PAGE_L5_RSVD_MASK(s->haw_bits);
> > > > > > > > +    vtd_paging_entry_rsvd_field[6] = VTD_SPTE_LPAGE_L1_RSVD_MASK(s->haw_bits);
> > > > > > > > +    vtd_paging_entry_rsvd_field[7] = VTD_SPTE_LPAGE_L2_RSVD_MASK(s->haw_bits);
> > > > > > > > +    vtd_paging_entry_rsvd_field[8] = VTD_SPTE_LPAGE_L3_RSVD_MASK(s->haw_bits);
> > > > > > > > +    vtd_paging_entry_rsvd_field[9] = VTD_SPTE_LPAGE_L4_RSVD_MASK(s->haw_bits);
> > > > > > > > +    vtd_paging_entry_rsvd_field[10] = VTD_SPTE_LPAGE_L5_RSVD_MASK(s->haw_bits);
> > > > > > > >  
> > > > > > > >      if (x86_iommu->intr_supported) {
> > > > > > > >          s->ecap |= VTD_ECAP_IR | VTD_ECAP_MHMV;
> > > > > > > > @@ -3241,6 +3245,23 @@ static AddressSpace *vtd_host_dma_iommu(PCIBus *bus, void *opaque, int devfn)
> > > > > > > >      return &vtd_as->as;
> > > > > > > >  }
> > > > > > > >  
> > > > > > > > +static bool host_has_la57(void)
> > > > > > > > +{
> > > > > > > > +    uint32_t ecx, unused;
> > > > > > > > +
> > > > > > > > +    host_cpuid(7, 0, &unused, &unused, &ecx, &unused);
> > > > > > > > +    return ecx & CPUID_7_0_ECX_LA57;
> > > > > > > > +}
> > > > > > > > +
> > > > > > > > +static bool guest_has_la57(void)
> > > > > > > > +{
> > > > > > > > +    CPUState *cs = first_cpu;
> > > > > > > > +    X86CPU *cpu = X86_CPU(cs);
> > > > > > > > +    CPUX86State *env = &cpu->env;
> > > > > > > > +
> > > > > > > > +    return env->features[FEAT_7_0_ECX] & CPUID_7_0_ECX_LA57;
> > > > > > > > +}
> > > > > > > another direct access to CPU fields,
> > > > > > > I'd suggest to set this value when iommu is created
> > > > > > > i.e. add 'la57' property and set from iommu owner.
> > > > > > > 
> > > > > > 
> > > > > > Sorry, do you mean "-device intel-iommu,la57"? I think we do not need
> > > > > > that, because a 5-level capable vIOMMU can be created with properties
> > > > > > like "-device intel-iommu,x-aw-bits=57". 
> > > > > > 
> > > > > > The guest CPU fields are checked to make sure the VM has LA57 CPU feature,
> > > > > > because I believe there shall be no 5-level IOMMU on platforms without LA57
> > > > > > CPUs. 
> > > > 
> > > > I don't necessarily see why these need to be connected.
> > > > If yes pls add code to explain.
> > > 
> > > Sorry, do you mean the VM shall be able to see a 5-level IOMMU even it does not
> > > have LA57 feature? I do not see any direct connection when asked to enable a 5-level
> > > vIOMMU at first, but I was told(and checked) that DPDK in the VM may choose a VA
> > > value as an IOVA.
> > 
> > Right but then that doesn't work on all hosts either.
> 
> Oh, the host already has 5-level IOMMU now. So I think DPDK in native shall work with that.
> 
> > 
> > > And if guest has LA57, we should create a 5-level vIOMMU to the VM.
> > > But if the VM even does not have LA57, any specific reason we should give it a 5-level
> > > vIOMMU?
> > 
> > So the example you give is VTD address width < CPU aw. That is known
> > to be problematic for dpdk but not for other software and maybe dpdk
> > will learns how to cope. Given such hosts exist it might be
> > useful to support this at least for debugging.
> > 
> > Are there reasons to worry about VTD > CPU?
> 
> Well, I am not that worried(no usage case is one concern). I am OK to drop the guest check. :)
> 
> > 
> > 
> > > > 
> > > > 
> > > > > > > >  static bool vtd_decide_config(IntelIOMMUState *s, Error **errp)
> > > > > > > >  {
> > > > > > > >      X86IOMMUState *x86_iommu = X86_IOMMU_DEVICE(s);
> > > > > > > > @@ -3267,11 +3288,19 @@ static bool vtd_decide_config(IntelIOMMUState *s, Error **errp)
> > > > > > > >          }
> > > > > > > >      }
> > > > > > > >  
> > > > > > > > -    /* Currently only address widths supported are 39 and 48 bits */
> > > > > > > > +    /* Currently address widths supported are 39, 48, and 57 bits */
> > > > > > > >      if ((s->aw_bits != VTD_AW_39BIT) &&
> > > > > > > > -        (s->aw_bits != VTD_AW_48BIT)) {
> > > > > > > > -        error_setg(errp, "Supported values for x-aw-bits are: %d, %d",
> > > > > > > > -                   VTD_AW_39BIT, VTD_AW_48BIT);
> > > > > > > > +        (s->aw_bits != VTD_AW_48BIT) &&
> > > > > > > > +        (s->aw_bits != VTD_AW_57BIT)) {
> > > > > > > > +        error_setg(errp, "Supported values for x-aw-bits are: %d, %d, %d",
> > > > > > > > +                   VTD_AW_39BIT, VTD_AW_48BIT, VTD_AW_57BIT);
> > > > > > > > +        return false;
> > > > > > > > +    }
> > > > > > > > +
> > > > > > > > +    if ((s->aw_bits == VTD_AW_57BIT) &&
> > > > > > > > +        !(host_has_la57() && guest_has_la57())) {
> > > > > > > Does iommu supposed to work in TCG mode?
> > > > > > > If yes then why it should care about host_has_la57()?
> > > > > > > 
> > > > > > 
> > > > > > Hmm... I did not take TCG mode into consideration. And host_has_la57() is
> > > > > > used to guarantee the host have la57 feature so that iommu shadowing works
> > > > > > for device assignment.
> > > > > > 
> > > > > > I guess iommu shall work in TCG mode(though I am not quite sure about this).
> > > > > > But I do not have any usage case of a 5-level vIOMMU in TCG in mind. So maybe
> > > > > > we can:
> > > > > > 1> check the 'ms->accel' in vtd_decide_config() and do not care about host
> > > > > > capability if it is TCG.
> > > > > 
> > > > > For choice 1, kvm_enabled() might be used instead of ms->accel. Thanks Peter
> > > > > for the remind. :)
> > > > 
> > > > 
> > > > This needs a big comment with an explanation though.
> > > > And probably a TODO to make it work under TCG ...
> > > > 
> > > 
> > > Thanks, Michael. For choice 1, I believe it should work for TCG(will need test
> > > though), and the condition would be sth. like:
> > > 
> > >     if ((s->aw_bits == VTD_AW_57BIT) &&
> > >         kvm_enabled() &&
> > >         !host_has_la57())  {
> > > 
> > > As you can see, though I remove the check of guest_has_la57(), I still kept the
> > > check against host when KVM is enabled. I'm still ready to be convinced for any
> > > requirement why we do not need the guest check. :) 
> > 
> > 
> > okay but then (repeating myself, sorry) pls add a comment that explains
> > what happens if you do not add this limitation.
> 
> How about below comments?
>     /*
>      * For KVM guests, the host capability of LA57 shall be available,

So why is host CPU LA57 necessary for shadowing? Could you explain pls?

> so
>      * that iommu shadowing works for device assignment scenario. But for
>      * TCG mode, we do not need such restriction.
>      */
> 
> BTW, I just tested the TCG mode, it works(with restriction of host capability removed).
> 
> > 
> > 
> > > > > > 2> Or, we can choose to keep as it is, and add the check when 5-level paging
> > > > > > vIOMMU does have usage in TCG?
> > > > > > 
> > > > > > But as to the check of guest capability, I still believe it is necessary. As
> > > > > > said, a VM without LA57 feature shall not see a VT-d with 5-level IOMMU.
> > > > > > 
> > > > > > > > +        error_setg(errp, "Do not support 57-bit DMA address, unless both "
> > > > > > > > +                         "host and guest are capable of 5-level paging");
> > > > > > > >          return false;
> > > > > > > >      }
> > > > > > > >  
> > > > > > > > diff --git a/hw/i386/intel_iommu_internal.h b/hw/i386/intel_iommu_internal.h
> > > > > > > > index d084099..2b29b6f 100644
> > > > > > > > --- a/hw/i386/intel_iommu_internal.h
> > > > > > > > +++ b/hw/i386/intel_iommu_internal.h
> > > > > > > > @@ -114,8 +114,8 @@
> > > > > > > >                                       VTD_INTERRUPT_ADDR_FIRST + 1)
> > > > > > > >  
> > > > > > > >  /* The shift of source_id in the key of IOTLB hash table */
> > > > > > > > -#define VTD_IOTLB_SID_SHIFT         36
> > > > > > > > -#define VTD_IOTLB_LVL_SHIFT         52
> > > > > > > > +#define VTD_IOTLB_SID_SHIFT         45
> > > > > > > > +#define VTD_IOTLB_LVL_SHIFT         61
> > > > > > > >  #define VTD_IOTLB_MAX_SIZE          1024    /* Max size of the hash table */
> > > > > > > >  
> > > > > > > >  /* IOTLB_REG */
> > > > > > > > @@ -212,6 +212,8 @@
> > > > > > > >  #define VTD_CAP_SAGAW_39bit         (0x2ULL << VTD_CAP_SAGAW_SHIFT)
> > > > > > > >   /* 48-bit AGAW, 4-level page-table */
> > > > > > > >  #define VTD_CAP_SAGAW_48bit         (0x4ULL << VTD_CAP_SAGAW_SHIFT)
> > > > > > > > + /* 57-bit AGAW, 5-level page-table */
> > > > > > > > +#define VTD_CAP_SAGAW_57bit         (0x8ULL << VTD_CAP_SAGAW_SHIFT)
> > > > > > > >  
> > > > > > > >  /* IQT_REG */
> > > > > > > >  #define VTD_IQT_QT(val)             (((val) >> 4) & 0x7fffULL)
> > > > > > > > @@ -379,6 +381,8 @@ typedef union VTDInvDesc VTDInvDesc;
> > > > > > > >          (0x800ULL | ~(VTD_HAW_MASK(aw) | VTD_SL_IGN_COM))
> > > > > > > >  #define VTD_SPTE_PAGE_L4_RSVD_MASK(aw) \
> > > > > > > >          (0x880ULL | ~(VTD_HAW_MASK(aw) | VTD_SL_IGN_COM))
> > > > > > > > +#define VTD_SPTE_PAGE_L5_RSVD_MASK(aw) \
> > > > > > > > +        (0x880ULL | ~(VTD_HAW_MASK(aw) | VTD_SL_IGN_COM))
> > > > > > > >  #define VTD_SPTE_LPAGE_L1_RSVD_MASK(aw) \
> > > > > > > >          (0x800ULL | ~(VTD_HAW_MASK(aw) | VTD_SL_IGN_COM))
> > > > > > > >  #define VTD_SPTE_LPAGE_L2_RSVD_MASK(aw) \
> > > > > > > > @@ -387,6 +391,8 @@ typedef union VTDInvDesc VTDInvDesc;
> > > > > > > >          (0x3ffff800ULL | ~(VTD_HAW_MASK(aw) | VTD_SL_IGN_COM))
> > > > > > > >  #define VTD_SPTE_LPAGE_L4_RSVD_MASK(aw) \
> > > > > > > >          (0x880ULL | ~(VTD_HAW_MASK(aw) | VTD_SL_IGN_COM))
> > > > > > > > +#define VTD_SPTE_LPAGE_L5_RSVD_MASK(aw) \
> > > > > > > > +        (0x880ULL | ~(VTD_HAW_MASK(aw) | VTD_SL_IGN_COM))
> > > > > > > >  
> > > > > > > >  /* Information about page-selective IOTLB invalidate */
> > > > > > > >  struct VTDIOTLBPageInvInfo {
> > > > > > > > diff --git a/include/hw/i386/intel_iommu.h b/include/hw/i386/intel_iommu.h
> > > > > > > > index 820451c..7474c4f 100644
> > > > > > > > --- a/include/hw/i386/intel_iommu.h
> > > > > > > > +++ b/include/hw/i386/intel_iommu.h
> > > > > > > > @@ -49,6 +49,7 @@
> > > > > > > >  #define DMAR_REG_SIZE               0x230
> > > > > > > >  #define VTD_AW_39BIT                39
> > > > > > > >  #define VTD_AW_48BIT                48
> > > > > > > > +#define VTD_AW_57BIT                57
> > > > > > > >  #define VTD_ADDRESS_WIDTH           VTD_AW_39BIT
> > > > > > > >  #define VTD_HAW_MASK(aw)            ((1ULL << (aw)) - 1)
> > > > > > > >  
> > > > > > > 
> > > > > > > 
> > > > > > 
> > > > > > B.R.
> > > > > > Yu
> > > > > > 
> > > 
> > > B.R.
> > > Yu
> > 
> 
> B.R.
> Yu

