$date
	Tue Jan 21 15:55:25 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fausingha_tb $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # sum $end
$var wire 1 $ carry $end
$var reg 1 % I1 $end
$var reg 1 & I2 $end
$scope module u1 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 $ carry $end
$var wire 1 # sum $end
$var wire 1 ' w1 $end
$var wire 1 ( w2 $end
$var wire 1 ) w3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
z"
z!
$end
#10
1#
1'
1&
#20
0&
1%
#30
1$
0'
1(
1&
#40
