{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1617912148472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1617912148472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 08 17:02:28 2021 " "Processing started: Thu Apr 08 17:02:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1617912148472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1617912148472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Circuito -c Circuito " "Command: quartus_map --read_settings_files=on --write_settings_files=off Circuito -c Circuito" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1617912148472 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1617912148972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito-comportamento " "Found design unit 1: circuito-comportamento" {  } { { "Circuito.vhd" "" { Text "C:/altera/13.0sp1/Teste/Circuito.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617912149597 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito " "Found entity 1: circuito" {  } { { "Circuito.vhd" "" { Text "C:/altera/13.0sp1/Teste/Circuito.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617912149597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617912149597 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Circuito " "Elaborating entity \"Circuito\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1617912149647 ""}
{ "Warning" "WSGN_SEARCH_FILE" "portanot.vhd 2 1 " "Using design file portanot.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 portaNOT-comportamento " "Found design unit 1: portaNOT-comportamento" {  } { { "portanot.vhd" "" { Text "C:/altera/13.0sp1/Teste/portanot.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617912149809 ""} { "Info" "ISGN_ENTITY_NAME" "1 portaNOT " "Found entity 1: portaNOT" {  } { { "portanot.vhd" "" { Text "C:/altera/13.0sp1/Teste/portanot.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617912149809 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1617912149809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "portaNOT portaNOT:u1 " "Elaborating entity \"portaNOT\" for hierarchy \"portaNOT:u1\"" {  } { { "Circuito.vhd" "u1" { Text "C:/altera/13.0sp1/Teste/Circuito.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617912149824 ""}
{ "Warning" "WSGN_SEARCH_FILE" "portaend3entradas.vhd 2 1 " "Using design file portaend3entradas.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 portaEND3Entradas-comportamento " "Found design unit 1: portaEND3Entradas-comportamento" {  } { { "portaend3entradas.vhd" "" { Text "C:/altera/13.0sp1/Teste/portaend3entradas.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617912149855 ""} { "Info" "ISGN_ENTITY_NAME" "1 portaEND3Entradas " "Found entity 1: portaEND3Entradas" {  } { { "portaend3entradas.vhd" "" { Text "C:/altera/13.0sp1/Teste/portaend3entradas.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617912149855 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1617912149855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "portaEND3Entradas portaEND3Entradas:u4 " "Elaborating entity \"portaEND3Entradas\" for hierarchy \"portaEND3Entradas:u4\"" {  } { { "Circuito.vhd" "u4" { Text "C:/altera/13.0sp1/Teste/Circuito.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617912149855 ""}
{ "Warning" "WSGN_SEARCH_FILE" "portaend5entradas.vhd 2 1 " "Using design file portaend5entradas.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 portaEND5Entradas-comportamento " "Found design unit 1: portaEND5Entradas-comportamento" {  } { { "portaend5entradas.vhd" "" { Text "C:/altera/13.0sp1/Teste/portaend5entradas.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617912149902 ""} { "Info" "ISGN_ENTITY_NAME" "1 portaEND5Entradas " "Found entity 1: portaEND5Entradas" {  } { { "portaend5entradas.vhd" "" { Text "C:/altera/13.0sp1/Teste/portaend5entradas.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617912149902 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1617912149902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "portaEND5Entradas portaEND5Entradas:u5 " "Elaborating entity \"portaEND5Entradas\" for hierarchy \"portaEND5Entradas:u5\"" {  } { { "Circuito.vhd" "u5" { Text "C:/altera/13.0sp1/Teste/Circuito.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617912149902 ""}
{ "Warning" "WSGN_SEARCH_FILE" "portaor2.vhd 2 1 " "Using design file portaor2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PortaOR2-comportamento " "Found design unit 1: PortaOR2-comportamento" {  } { { "portaor2.vhd" "" { Text "C:/altera/13.0sp1/Teste/portaor2.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617912149934 ""} { "Info" "ISGN_ENTITY_NAME" "1 PortaOR2 " "Found entity 1: PortaOR2" {  } { { "portaor2.vhd" "" { Text "C:/altera/13.0sp1/Teste/portaor2.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617912149934 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1617912149934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "portaOR2 portaOR2:u6 " "Elaborating entity \"portaOR2\" for hierarchy \"portaOR2:u6\"" {  } { { "Circuito.vhd" "u6" { Text "C:/altera/13.0sp1/Teste/Circuito.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617912149934 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registrador.vhd 2 1 " "Using design file registrador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-behavior " "Found design unit 1: registrador-behavior" {  } { { "registrador.vhd" "" { Text "C:/altera/13.0sp1/Teste/registrador.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617912149965 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Found entity 1: Registrador" {  } { { "registrador.vhd" "" { Text "C:/altera/13.0sp1/Teste/registrador.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617912149965 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1617912149965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:u12 " "Elaborating entity \"Registrador\" for hierarchy \"Registrador:u12\"" {  } { { "Circuito.vhd" "u12" { Text "C:/altera/13.0sp1/Teste/Circuito.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617912149965 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1617912151090 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617912151090 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1617912151137 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1617912151137 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1617912151137 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1617912151137 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1617912151184 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 08 17:02:31 2021 " "Processing ended: Thu Apr 08 17:02:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1617912151184 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1617912151184 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1617912151184 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1617912151184 ""}
