Daikon version 5.7.2, released November 7, 2018; http://plse.cs.washington.edu/daikon.
Reading declaration files .(read 1 decls file)
Processing trace data; reading 269 dtrace files:

===========================================================================
..tick():::ENTER
trap == pcpi_valid
trap == eoi
trap == trace_valid
trap == irq_delay
trap == irq_active
trap == timer
trap == pcpi_int_wr
trap == pcpi_int_wait
trap == pcpi_int_ready
trap == mem_do_rdata
trap == mem_do_wdata
trap == mem_la_secondword
trap == mem_la_firstword_reg
trap == prefetched_high_word
trap == clear_prefetched_high_word
trap == instr_beq
trap == instr_bne
trap == instr_blt
trap == instr_bge
trap == instr_bltu
trap == instr_bgeu
trap == instr_slti
trap == instr_sltiu
trap == instr_xori
trap == instr_ori
trap == instr_andi
trap == instr_add
trap == instr_sub
trap == instr_sll
trap == instr_slt
trap == instr_sltu
trap == instr_xor
trap == instr_srl
trap == instr_sra
trap == instr_or
trap == instr_and
trap == is_beq_bne_blt_bge_bltu_bgeu
trap == is_compare
trap == irq_state
trap == set_mem_do_rinst
trap == set_mem_do_rdata
trap == set_mem_do_wdata
trap == latched_branch
trap == latched_trace
trap == latched_is_lh
trap == latched_is_lb
trap == pcpi_timeout
trap == do_waitirq
trap == alu_wait
trap == alu_wait_2
trap == clear_prefetched_high_word_q
mem_valid == mem_state
mem_valid == mem_do_rinst
mem_valid == last_mem_valid
mem_la_wdata == reg_op2
pcpi_insn == trace_data
pcpi_insn == reg_sh
pcpi_insn == pcpi_int_rd
pcpi_insn == mem_16bit_buffer
pcpi_insn == current_pc
pcpi_insn == pcpi_timeout_counter
pcpi_insn == alu_out_0
pcpi_insn == alu_out_0_q
pcpi_insn == decoded_rs
next_insn_opcode == mem_rdata_q
dbg_insn_opcode == q_insn_opcode
irq_pending == next_irq_pending
mem_wordsize == instr_lui
mem_wordsize == instr_auipc
mem_wordsize == instr_jalr
mem_wordsize == instr_lb
mem_wordsize == instr_lh
mem_wordsize == instr_lbu
mem_wordsize == instr_lhu
mem_wordsize == instr_sb
mem_wordsize == instr_sh
mem_wordsize == instr_sw
mem_wordsize == instr_slli
mem_wordsize == instr_srli
mem_wordsize == instr_srai
mem_wordsize == instr_rdcycle
mem_wordsize == instr_rdcycleh
mem_wordsize == instr_rdinstr
mem_wordsize == instr_rdinstrh
mem_wordsize == instr_ecall_ebreak
mem_wordsize == instr_getq
mem_wordsize == instr_setq
mem_wordsize == instr_retirq
mem_wordsize == instr_maskirq
mem_wordsize == instr_waitirq
mem_wordsize == instr_timer
mem_wordsize == decoder_trigger_q
mem_wordsize == decoder_pseudo_trigger_q
mem_wordsize == compressed_instr
mem_wordsize == is_slli_srli_srai
mem_wordsize == is_sll_srl_sra
mem_wordsize == is_slti_blt_slt
mem_wordsize == is_sltiu_bltu_sltu
mem_wordsize == is_alu_reg_reg
mem_wordsize == dbg_next
mem_wordsize == latched_compr
mem_do_prefetch == latched_stalu
instr_lw == is_lbu_lhu_lw
decoded_imm == cached_insn_imm
dbg_ascii_instr == q_ascii_instr
dbg_insn_imm == q_insn_imm
dbg_insn_rs1 == q_insn_rs1
dbg_insn_rs2 == q_insn_rs2
dbg_insn_rd == q_insn_rd
dbg_insn_rd == latched_rd
latched_store == cpuregs_write
alu_out == alu_out_q
alu_ltu == alu_lts
trap == 0
mem_valid one of { 0, 1 }
mem_instr one of { -1, 0, 1 }
mem_addr != 0
mem_wstrb one of { -1, 0, 15 }
mem_la_wdata >= -1
mem_la_wstrb one of { -1, 15 }
mem_la_wstrb != 0
pcpi_insn == -1
reg_out != 0
reg_out >= -1
dbg_insn_opcode != 0
irq_mask == 4294967295L
irq_pending one of { -1, 0 }
mem_wordsize one of { -1, 0 }
mem_do_prefetch one of { 0, 1 }
instr_jal one of { -1, 0, 1 }
instr_lw one of { -1, 0, 1 }
instr_addi one of { 0, 1 }
decoded_imm_j != 0
decoder_trigger one of { 0, 1 }
decoder_pseudo_trigger one of { 0, 1 }
is_lui_auipc_jal one of { -1, 0, 1 }
is_lb_lh_lw_lbu_lhu one of { -1, 0, 1 }
is_jalr_addi_slti_sltiu_xori_ori_andi one of { -1, 0, 1 }
is_sb_sh_sw one of { -1, 0, 1 }
is_lui_auipc_jal_jalr_addi_add_sub one of { -1, 0, 1 }
is_alu_reg_imm one of { -1, 0, 1 }
new_ascii_instr >= 0
dbg_ascii_instr != 0
dbg_rs1val >= -1
dbg_rs2val >= -1
dbg_rs1val_valid one of { -1, 0, 1 }
dbg_rs2val_valid one of { -1, 0, 1 }
dbg_valid_insn one of { 0, 1 }
cached_ascii_instr != 0
cpu_state == 64
dbg_ascii_state == 439788790632L
latched_store one of { 0, 1 }
latched_is_lu one of { 0, 1 }
alu_out != 0
alu_out >= -1
alu_add_sub != 0
alu_add_sub >= -1
alu_shl >= -1
alu_shr >= -1
alu_eq one of { -1, 0, 1 }
alu_ltu one of { -1, 0, 1 }
cpuregs_wrdata != 0
cpuregs_wrdata >= -1
cpuregs_rs1 >= -1
cpuregs_rs2 >= -1
trap <= mem_valid
trap != mem_addr
trap != mem_la_wstrb
trap <= count_cycle
trap <= count_instr
trap <= reg_pc
trap <= reg_next_pc
trap != reg_out
trap != dbg_insn_opcode
trap >= irq_pending
trap >= mem_wordsize
trap <= mem_do_prefetch
trap <= instr_addi
trap != decoded_imm_j
trap <= decoder_trigger
trap <= decoder_pseudo_trigger
trap <= new_ascii_instr
trap != dbg_ascii_instr
trap <= dbg_valid_insn
trap != cached_ascii_instr
trap <= latched_store
trap <= latched_is_lu
trap != alu_out
trap != alu_add_sub
trap != cpuregs_wrdata
mem_valid != mem_addr
mem_valid != mem_la_wstrb
mem_valid > pcpi_insn
mem_valid <= count_cycle
mem_valid <= count_instr
mem_valid <= reg_next_pc
mem_valid != reg_out
mem_valid != dbg_insn_opcode
mem_valid != dbg_insn_addr
mem_valid < irq_mask
mem_valid >= irq_pending
mem_valid >= mem_wordsize
mem_valid >= mem_do_prefetch
mem_valid != decoded_rs1
mem_valid != decoded_imm_j
mem_valid <= new_ascii_instr
mem_valid != dbg_ascii_instr
mem_valid != dbg_insn_rs1
mem_valid <= dbg_valid_insn
mem_valid != cached_ascii_instr
mem_valid != cached_insn_rs1
mem_valid < cpu_state
mem_valid < dbg_ascii_state
mem_instr <= mem_addr
mem_instr <= mem_la_wstrb
mem_instr >= pcpi_insn
mem_instr < count_cycle
mem_instr <= count_instr
mem_instr != reg_pc
mem_instr < reg_next_pc
mem_instr <= dbg_insn_opcode
mem_instr < irq_mask
mem_instr != irq_pending
mem_instr >= mem_wordsize
mem_instr <= decoded_imm
mem_instr <= decoded_imm_j
mem_instr != decoder_pseudo_trigger
mem_instr >= is_sb_sh_sw
mem_instr <= is_lui_auipc_jal_jalr_addi_add_sub
mem_instr != new_ascii_instr
mem_instr <= dbg_ascii_instr
mem_instr <= dbg_insn_imm
mem_instr <= dbg_insn_rs2
mem_instr <= dbg_valid_insn
mem_instr <= cached_ascii_instr
mem_instr <= cached_insn_rs2
mem_instr < cpu_state
mem_instr < dbg_ascii_state
mem_instr >= alu_eq
mem_instr >= alu_ltu
mem_addr >= mem_wstrb
mem_addr >= pcpi_insn
mem_addr != count_cycle
mem_addr <= dbg_insn_opcode
mem_addr < irq_mask
mem_addr != irq_pending
mem_addr >= mem_wordsize
mem_wordsize % mem_addr == 0
mem_addr != mem_do_prefetch
mem_addr >= instr_jal
mem_addr >= instr_lw
mem_addr != instr_addi
mem_addr >= decoded_rd
mem_addr <= decoded_imm_j
mem_addr != decoder_trigger
mem_addr != decoder_pseudo_trigger
mem_addr >= is_lui_auipc_jal
mem_addr >= is_lb_lh_lw_lbu_lhu
mem_addr >= is_jalr_addi_slti_sltiu_xori_ori_andi
mem_addr >= is_sb_sh_sw
mem_addr >= is_lui_auipc_jal_jalr_addi_add_sub
mem_addr >= is_alu_reg_imm
mem_addr != new_ascii_instr
mem_addr <= dbg_ascii_instr
mem_addr >= dbg_insn_rd
mem_addr >= dbg_rs2val
mem_addr >= dbg_rs1val_valid
mem_addr >= dbg_rs2val_valid
mem_addr != dbg_valid_insn
mem_addr <= cached_ascii_instr
mem_addr >= cached_insn_rd
mem_addr != cpu_state
mem_addr < dbg_ascii_state
mem_addr != latched_store
mem_addr != latched_is_lu
mem_addr >= alu_eq
mem_addr >= alu_ltu
mem_wdata >= pcpi_insn
mem_wdata < count_cycle
mem_wdata < count_instr
mem_wdata <= reg_op1
mem_wdata <= dbg_insn_opcode
mem_wdata < irq_mask
mem_wdata <= decoded_imm_j
mem_wdata != new_ascii_instr
mem_wdata <= dbg_ascii_instr
mem_wdata >= dbg_rs2val
mem_wdata <= cached_ascii_instr
mem_wdata < cpu_state
mem_wdata < dbg_ascii_state
mem_wstrb % mem_la_wstrb == 0
mem_wstrb <= mem_la_wstrb
mem_wstrb >= pcpi_insn
mem_wstrb <= count_cycle
mem_wstrb != count_instr
mem_wstrb != reg_next_pc
mem_wstrb <= reg_op1
mem_wstrb % reg_out == 0
mem_wstrb <= dbg_insn_opcode
mem_wstrb < irq_mask
mem_wstrb != irq_pending
mem_wstrb >= mem_wordsize
mem_wstrb >= instr_lw
mem_wstrb <= decoded_imm_j
mem_wstrb <= new_ascii_instr
mem_wstrb <= dbg_ascii_instr
mem_wstrb >= dbg_rs2val_valid
mem_wstrb != dbg_valid_insn
mem_wstrb <= cached_ascii_instr
mem_wstrb <= cached_insn_opcode
mem_wstrb < cpu_state
mem_wstrb < dbg_ascii_state
mem_wstrb % cpuregs_wrdata == 0
mem_la_wdata >= pcpi_insn
mem_la_wdata != count_cycle
mem_la_wdata != count_instr
mem_la_wdata <= dbg_insn_opcode
mem_la_wdata < irq_mask
mem_la_wdata <= decoded_imm
mem_la_wdata <= decoded_imm_j
mem_la_wdata != new_ascii_instr
mem_la_wdata <= dbg_ascii_instr
mem_la_wdata >= dbg_rs2val
mem_la_wdata <= cached_ascii_instr
mem_la_wdata != cpu_state
mem_la_wdata < dbg_ascii_state
mem_la_wdata <= alu_add_sub
mem_la_wdata >= alu_eq
mem_la_wdata >= alu_ltu
mem_la_wstrb >= pcpi_insn
mem_la_wstrb != reg_pc
mem_la_wstrb != reg_next_pc
mem_la_wstrb <= dbg_insn_opcode
mem_la_wstrb < irq_mask
mem_la_wstrb != irq_pending
mem_la_wstrb >= mem_wordsize
mem_la_wstrb != mem_do_prefetch
mem_la_wstrb >= instr_jal
mem_la_wstrb >= instr_lw
mem_la_wstrb != instr_addi
mem_la_wstrb >= decoded_rd
mem_la_wstrb <= decoded_imm_j
mem_la_wstrb != decoder_trigger
mem_la_wstrb != decoder_pseudo_trigger
mem_la_wstrb >= is_lui_auipc_jal
mem_la_wstrb >= is_lb_lh_lw_lbu_lhu
mem_la_wstrb >= is_jalr_addi_slti_sltiu_xori_ori_andi
mem_la_wstrb >= is_sb_sh_sw
mem_la_wstrb >= is_lui_auipc_jal_jalr_addi_add_sub
mem_la_wstrb >= is_alu_reg_imm
mem_la_wstrb != new_ascii_instr
mem_la_wstrb <= dbg_ascii_instr
mem_la_wstrb >= dbg_insn_rd
mem_la_wstrb >= dbg_rs1val_valid
mem_la_wstrb >= dbg_rs2val_valid
mem_la_wstrb != dbg_valid_insn
mem_la_wstrb <= cached_ascii_instr
mem_la_wstrb >= cached_insn_rd
mem_la_wstrb < cpu_state
mem_la_wstrb < dbg_ascii_state
mem_la_wstrb != latched_store
mem_la_wstrb != latched_is_lu
mem_la_wstrb >= alu_eq
mem_la_wstrb >= alu_ltu
pcpi_insn < count_cycle
pcpi_insn < count_instr
pcpi_insn < reg_pc
pcpi_insn < reg_next_pc
pcpi_insn <= reg_op1
pcpi_insn <= reg_out
pcpi_insn <= next_insn_opcode
pcpi_insn <= dbg_insn_opcode
pcpi_insn <= dbg_insn_addr
pcpi_insn <= irq_pending
pcpi_insn <= mem_wordsize
pcpi_insn <= mem_rdata_word
pcpi_insn < mem_do_prefetch
pcpi_insn <= instr_jal
pcpi_insn <= instr_lw
pcpi_insn < instr_addi
pcpi_insn <= decoded_rd
pcpi_insn <= decoded_rs1
pcpi_insn <= decoded_rs2
pcpi_insn <= decoded_imm
pcpi_insn <= decoded_imm_j
pcpi_insn < decoder_trigger
pcpi_insn < decoder_pseudo_trigger
pcpi_insn <= is_lui_auipc_jal
pcpi_insn <= is_lb_lh_lw_lbu_lhu
pcpi_insn <= is_jalr_addi_slti_sltiu_xori_ori_andi
pcpi_insn <= is_sb_sh_sw
pcpi_insn <= is_lui_auipc_jal_jalr_addi_add_sub
pcpi_insn <= is_alu_reg_imm
pcpi_insn < new_ascii_instr
pcpi_insn <= dbg_ascii_instr
pcpi_insn <= dbg_insn_imm
pcpi_insn <= dbg_insn_rs1
pcpi_insn <= dbg_insn_rs2
pcpi_insn <= dbg_insn_rd
pcpi_insn <= dbg_rs1val
pcpi_insn <= dbg_rs2val
pcpi_insn <= dbg_rs1val_valid
pcpi_insn <= dbg_rs2val_valid
pcpi_insn < dbg_valid_insn
pcpi_insn <= cached_ascii_instr
pcpi_insn <= cached_insn_opcode
pcpi_insn <= cached_insn_rs1
pcpi_insn <= cached_insn_rs2
pcpi_insn <= cached_insn_rd
pcpi_insn < latched_store
pcpi_insn < latched_is_lu
pcpi_insn <= alu_out
pcpi_insn <= alu_add_sub
pcpi_insn <= alu_shl
pcpi_insn <= alu_shr
pcpi_insn <= alu_eq
pcpi_insn <= alu_ltu
pcpi_insn <= cpuregs_wrdata
pcpi_insn <= cpuregs_rs1
pcpi_insn <= cpuregs_rs2
count_cycle >= count_instr
count_cycle >= reg_pc
count_cycle >= reg_next_pc
count_cycle != reg_op1
count_cycle != reg_out
count_cycle != next_insn_opcode
count_cycle != dbg_insn_opcode
count_cycle > dbg_insn_addr
count_cycle < irq_mask
count_cycle >= irq_pending
count_cycle > mem_wordsize
count_cycle != mem_rdata_word
count_cycle >= mem_do_prefetch
count_cycle > instr_jal
count_cycle > instr_lw
count_cycle >= instr_addi
count_cycle > decoded_rd
count_cycle > decoded_rs1
count_cycle != decoded_rs2
count_cycle != decoded_imm
count_cycle != decoded_imm_j
count_cycle >= decoder_trigger
count_cycle >= decoder_pseudo_trigger
count_cycle > is_lui_auipc_jal
count_cycle > is_lb_lh_lw_lbu_lhu
count_cycle > is_jalr_addi_slti_sltiu_xori_ori_andi
count_cycle > is_sb_sh_sw
count_cycle > is_lui_auipc_jal_jalr_addi_add_sub
count_cycle > is_alu_reg_imm
count_cycle != dbg_ascii_instr
count_cycle != dbg_insn_imm
count_cycle > dbg_insn_rs1
count_cycle != dbg_insn_rs2
count_cycle > dbg_insn_rd
count_cycle != dbg_rs1val
count_cycle > dbg_rs2val
count_cycle > dbg_rs1val_valid
count_cycle > dbg_rs2val_valid
count_cycle >= dbg_valid_insn
count_cycle != cached_ascii_instr
count_cycle != cached_insn_opcode
count_cycle > cached_insn_rs1
count_cycle != cached_insn_rs2
count_cycle > cached_insn_rd
count_cycle != cpu_state
count_cycle < dbg_ascii_state
count_cycle >= latched_store
count_cycle >= latched_is_lu
count_cycle != alu_out
count_cycle != alu_add_sub
count_cycle != alu_shl
count_cycle != alu_shr
count_cycle > alu_eq
count_cycle > alu_ltu
count_cycle != cpuregs_wrdata
count_cycle != cpuregs_rs1
count_cycle != cpuregs_rs2
count_instr != reg_op1
count_instr != reg_out
count_instr != next_insn_opcode
count_instr != dbg_insn_opcode
count_instr < irq_mask
count_instr >= irq_pending
count_instr > mem_wordsize
count_instr != mem_rdata_word
count_instr >= mem_do_prefetch
count_instr > instr_jal
count_instr > instr_lw
count_instr >= instr_addi
count_instr >= decoded_rd
count_instr != decoded_rs1
count_instr != decoded_imm
count_instr != decoded_imm_j
count_instr >= decoder_trigger
count_instr >= decoder_pseudo_trigger
count_instr > is_lui_auipc_jal
count_instr > is_lb_lh_lw_lbu_lhu
count_instr >= is_jalr_addi_slti_sltiu_xori_ori_andi
count_instr > is_sb_sh_sw
count_instr >= is_lui_auipc_jal_jalr_addi_add_sub
count_instr >= is_alu_reg_imm
count_instr != dbg_ascii_instr
count_instr != dbg_insn_imm
count_instr != dbg_insn_rs1
count_instr != dbg_insn_rs2
count_instr >= dbg_insn_rd
count_instr != dbg_rs1val
count_instr > dbg_rs2val
count_instr >= dbg_rs1val_valid
count_instr > dbg_rs2val_valid
count_instr >= dbg_valid_insn
count_instr != cached_ascii_instr
count_instr != cached_insn_opcode
count_instr != cached_insn_rs1
count_instr >= cached_insn_rd
count_instr < dbg_ascii_state
count_instr >= latched_store
count_instr >= latched_is_lu
count_instr != alu_out
count_instr != alu_add_sub
count_instr != alu_shl
count_instr != alu_shr
count_instr > alu_eq
count_instr >= alu_ltu
count_instr != cpuregs_wrdata
count_instr != cpuregs_rs1
count_instr != cpuregs_rs2
reg_pc <= reg_next_pc
reg_pc != dbg_insn_opcode
reg_pc < irq_mask
reg_pc >= irq_pending
reg_pc >= mem_wordsize
reg_pc >= instr_jal
reg_pc >= instr_lw
reg_pc != decoded_rd
reg_pc != decoded_rs2
reg_pc != decoded_imm
reg_pc != decoded_imm_j
reg_pc >= decoder_trigger
reg_pc >= decoder_pseudo_trigger
reg_pc >= is_lui_auipc_jal
reg_pc >= is_lb_lh_lw_lbu_lhu
reg_pc != is_jalr_addi_slti_sltiu_xori_ori_andi
reg_pc >= is_sb_sh_sw
reg_pc != is_lui_auipc_jal_jalr_addi_add_sub
reg_pc != is_alu_reg_imm
reg_pc != dbg_ascii_instr
reg_pc != dbg_insn_imm
reg_pc != dbg_insn_rs2
reg_pc != dbg_insn_rd
reg_pc != dbg_rs1val_valid
reg_pc >= dbg_rs2val_valid
reg_pc != cached_ascii_instr
reg_pc != cached_insn_rs2
reg_pc != cached_insn_rd
reg_pc < cpu_state
reg_pc < dbg_ascii_state
reg_pc >= latched_is_lu
reg_pc >= alu_eq
reg_pc != alu_ltu
reg_next_pc != dbg_insn_opcode
reg_next_pc != dbg_insn_addr
reg_next_pc < irq_mask
reg_next_pc >= irq_pending
reg_next_pc > mem_wordsize
reg_next_pc >= mem_do_prefetch
reg_next_pc > instr_jal
reg_next_pc > instr_lw
reg_next_pc >= instr_addi
reg_next_pc > decoded_rd
reg_next_pc != decoded_rs1
reg_next_pc != decoded_rs2
reg_next_pc != decoded_imm
reg_next_pc != decoded_imm_j
reg_next_pc >= decoder_trigger
reg_next_pc >= decoder_pseudo_trigger
reg_next_pc > is_lui_auipc_jal
reg_next_pc > is_lb_lh_lw_lbu_lhu
reg_next_pc > is_jalr_addi_slti_sltiu_xori_ori_andi
reg_next_pc > is_sb_sh_sw
reg_next_pc > is_lui_auipc_jal_jalr_addi_add_sub
reg_next_pc > is_alu_reg_imm
reg_next_pc != dbg_ascii_instr
reg_next_pc != dbg_insn_imm
reg_next_pc != dbg_insn_rs1
reg_next_pc != dbg_insn_rs2
reg_next_pc > dbg_insn_rd
reg_next_pc > dbg_rs1val_valid
reg_next_pc > dbg_rs2val_valid
reg_next_pc >= dbg_valid_insn
reg_next_pc != cached_ascii_instr
reg_next_pc != cached_insn_rs1
reg_next_pc != cached_insn_rs2
reg_next_pc > cached_insn_rd
reg_next_pc < cpu_state
reg_next_pc < dbg_ascii_state
reg_next_pc >= latched_store
reg_next_pc >= latched_is_lu
reg_next_pc > alu_eq
reg_next_pc > alu_ltu
reg_op1 <= dbg_insn_opcode
reg_op1 < irq_mask
reg_op1 != irq_pending
reg_op1 >= mem_wordsize
reg_op1 >= instr_jal
reg_op1 >= instr_lw
reg_op1 <= decoded_imm_j
reg_op1 >= is_lui_auipc_jal
reg_op1 >= is_lb_lh_lw_lbu_lhu
reg_op1 != new_ascii_instr
reg_op1 <= dbg_ascii_instr
reg_op1 >= dbg_rs1val
reg_op1 >= dbg_rs2val
reg_op1 >= dbg_rs2val_valid
reg_op1 <= cached_ascii_instr
reg_op1 != cpu_state
reg_op1 < dbg_ascii_state
reg_op1 >= alu_shr
reg_op1 >= alu_eq
reg_out <= dbg_insn_opcode
reg_out < irq_mask
mem_wordsize % reg_out == 0
reg_out <= mem_rdata_word
reg_out != mem_do_prefetch
instr_jal % reg_out == 0
instr_lw % reg_out == 0
reg_out <= decoded_imm_j
is_lui_auipc_jal % reg_out == 0
is_lb_lh_lw_lbu_lhu % reg_out == 0
is_sb_sh_sw % reg_out == 0
reg_out < new_ascii_instr
reg_out <= dbg_ascii_instr
dbg_rs2val_valid % reg_out == 0
reg_out <= cached_ascii_instr
reg_out != cpu_state
reg_out < dbg_ascii_state
next_insn_opcode < irq_mask
next_insn_opcode != new_ascii_instr
next_insn_opcode <= dbg_ascii_instr
next_insn_opcode <= cached_ascii_instr
next_insn_opcode != cpu_state
next_insn_opcode < dbg_ascii_state
dbg_insn_opcode >= dbg_insn_addr
dbg_insn_opcode < irq_mask
dbg_insn_opcode != irq_pending
dbg_insn_opcode >= mem_wordsize
mem_wordsize % dbg_insn_opcode == 0
dbg_insn_opcode != mem_do_prefetch
dbg_insn_opcode >= instr_jal
dbg_insn_opcode >= instr_lw
dbg_insn_opcode != instr_addi
dbg_insn_opcode >= decoded_rd
dbg_insn_opcode >= decoded_rs1
dbg_insn_opcode >= decoded_rs2
dbg_insn_opcode != decoder_trigger
dbg_insn_opcode != decoder_pseudo_trigger
dbg_insn_opcode >= is_lui_auipc_jal
dbg_insn_opcode >= is_lb_lh_lw_lbu_lhu
dbg_insn_opcode >= is_jalr_addi_slti_sltiu_xori_ori_andi
dbg_insn_opcode >= is_sb_sh_sw
dbg_insn_opcode >= is_lui_auipc_jal_jalr_addi_add_sub
dbg_insn_opcode >= is_alu_reg_imm
dbg_insn_opcode != new_ascii_instr
dbg_insn_opcode >= dbg_insn_rs1
dbg_insn_opcode >= dbg_insn_rs2
dbg_insn_opcode >= dbg_insn_rd
dbg_insn_opcode >= dbg_rs1val
dbg_insn_opcode >= dbg_rs2val
dbg_insn_opcode >= dbg_rs1val_valid
dbg_insn_opcode >= dbg_rs2val_valid
dbg_insn_opcode != dbg_valid_insn
dbg_insn_opcode >= cached_insn_rs1
dbg_insn_opcode >= cached_insn_rs2
dbg_insn_opcode >= cached_insn_rd
dbg_insn_opcode != cpu_state
dbg_insn_opcode < dbg_ascii_state
dbg_insn_opcode != latched_store
dbg_insn_opcode != latched_is_lu
dbg_insn_opcode >= alu_out
dbg_insn_opcode >= alu_add_sub
dbg_insn_opcode >= alu_shr
dbg_insn_opcode >= alu_eq
dbg_insn_opcode >= alu_ltu
dbg_insn_opcode >= cpuregs_wrdata
dbg_insn_opcode >= cpuregs_rs1
dbg_insn_opcode >= cpuregs_rs2
dbg_insn_addr < irq_mask
dbg_insn_addr != irq_pending
dbg_insn_addr >= mem_wordsize
dbg_insn_addr != mem_do_prefetch
dbg_insn_addr >= instr_jal
dbg_insn_addr >= instr_lw
dbg_insn_addr != instr_addi
dbg_insn_addr <= decoded_imm_j
dbg_insn_addr >= is_lui_auipc_jal
dbg_insn_addr >= is_lb_lh_lw_lbu_lhu
dbg_insn_addr >= is_sb_sh_sw
dbg_insn_addr != new_ascii_instr
dbg_insn_addr <= dbg_ascii_instr
dbg_insn_addr >= dbg_rs2val_valid
dbg_insn_addr != dbg_valid_insn
dbg_insn_addr <= cached_ascii_instr
dbg_insn_addr < cpu_state
dbg_insn_addr < dbg_ascii_state
dbg_insn_addr != latched_store
dbg_insn_addr >= alu_eq
irq_mask > irq_pending
irq_mask > mem_wordsize
irq_mask > mem_rdata_word
irq_mask > mem_do_prefetch
irq_mask > instr_jal
irq_mask > instr_lw
irq_mask > instr_addi
irq_mask > decoded_rd
irq_mask > decoded_rs1
irq_mask > decoded_rs2
irq_mask > decoded_imm
irq_mask > decoded_imm_j
irq_mask > decoder_trigger
irq_mask > decoder_pseudo_trigger
irq_mask > is_lui_auipc_jal
irq_mask > is_lb_lh_lw_lbu_lhu
irq_mask > is_jalr_addi_slti_sltiu_xori_ori_andi
irq_mask > is_sb_sh_sw
irq_mask > is_lui_auipc_jal_jalr_addi_add_sub
irq_mask > is_alu_reg_imm
irq_mask > new_ascii_instr
irq_mask > dbg_ascii_instr
irq_mask > dbg_insn_imm
irq_mask > dbg_insn_rs1
irq_mask > dbg_insn_rs2
irq_mask > dbg_insn_rd
irq_mask > dbg_rs1val
irq_mask > dbg_rs2val
irq_mask > dbg_rs1val_valid
irq_mask > dbg_rs2val_valid
irq_mask > dbg_valid_insn
irq_mask > cached_ascii_instr
irq_mask > cached_insn_opcode
irq_mask > cached_insn_rs1
irq_mask > cached_insn_rs2
irq_mask > cached_insn_rd
irq_mask > latched_store
irq_mask > latched_is_lu
irq_mask > alu_out
irq_mask > alu_add_sub
irq_mask > alu_shl
irq_mask > alu_shr
irq_mask > alu_eq
irq_mask > alu_ltu
irq_mask > cpuregs_wrdata
irq_mask > cpuregs_rs1
irq_mask > cpuregs_rs2
irq_pending != mem_wordsize
irq_pending <= mem_do_prefetch
irq_pending != instr_jal
irq_pending != instr_lw
irq_pending <= instr_addi
irq_pending != decoded_rd
irq_pending != decoded_rs1
irq_pending != decoded_rs2
irq_pending != decoded_imm
irq_pending != decoded_imm_j
irq_pending <= decoder_trigger
irq_pending <= decoder_pseudo_trigger
irq_pending != is_lui_auipc_jal
irq_pending != is_lb_lh_lw_lbu_lhu
irq_pending != is_jalr_addi_slti_sltiu_xori_ori_andi
irq_pending != is_sb_sh_sw
irq_pending != is_lui_auipc_jal_jalr_addi_add_sub
irq_pending != is_alu_reg_imm
irq_pending <= new_ascii_instr
irq_pending != dbg_ascii_instr
irq_pending != dbg_insn_imm
irq_pending != dbg_insn_rs1
irq_pending != dbg_insn_rs2
irq_pending != dbg_insn_rd
irq_pending != dbg_rs1val_valid
irq_pending != dbg_rs2val_valid
irq_pending <= dbg_valid_insn
irq_pending != cached_ascii_instr
irq_pending != cached_insn_opcode
irq_pending != cached_insn_rs1
irq_pending != cached_insn_rs2
irq_pending != cached_insn_rd
irq_pending < cpu_state
irq_pending < dbg_ascii_state
irq_pending <= latched_store
irq_pending <= latched_is_lu
mem_wordsize <= mem_do_prefetch
mem_wordsize <= instr_jal
mem_wordsize <= instr_lw
mem_wordsize <= instr_addi
mem_wordsize <= decoded_rd
mem_wordsize <= decoded_rs1
mem_wordsize <= decoded_rs2
mem_wordsize <= decoded_imm
mem_wordsize % decoded_imm_j == 0
mem_wordsize <= decoded_imm_j
mem_wordsize <= decoder_trigger
mem_wordsize <= decoder_pseudo_trigger
mem_wordsize <= is_lui_auipc_jal
mem_wordsize <= is_lb_lh_lw_lbu_lhu
mem_wordsize <= is_jalr_addi_slti_sltiu_xori_ori_andi
mem_wordsize <= is_sb_sh_sw
mem_wordsize <= is_lui_auipc_jal_jalr_addi_add_sub
mem_wordsize <= is_alu_reg_imm
mem_wordsize <= new_ascii_instr
mem_wordsize % dbg_ascii_instr == 0
mem_wordsize <= dbg_ascii_instr
mem_wordsize <= dbg_insn_imm
mem_wordsize <= dbg_insn_rs1
mem_wordsize <= dbg_insn_rs2
mem_wordsize <= dbg_insn_rd
mem_wordsize <= dbg_rs1val_valid
mem_wordsize <= dbg_rs2val_valid
mem_wordsize < dbg_valid_insn
mem_wordsize % cached_ascii_instr == 0
mem_wordsize <= cached_ascii_instr
mem_wordsize <= cached_insn_opcode
mem_wordsize <= cached_insn_rs1
mem_wordsize <= cached_insn_rs2
mem_wordsize <= cached_insn_rd
mem_wordsize < cpu_state
mem_wordsize < dbg_ascii_state
mem_wordsize <= latched_store
mem_wordsize <= latched_is_lu
mem_wordsize % alu_out == 0
mem_wordsize % alu_add_sub == 0
mem_wordsize % cpuregs_wrdata == 0
mem_rdata_word != new_ascii_instr
mem_rdata_word <= dbg_ascii_instr
mem_rdata_word <= cached_ascii_instr
mem_rdata_word != cpu_state
mem_rdata_word < dbg_ascii_state
mem_rdata_word >= cpuregs_wrdata
mem_do_prefetch <= instr_addi
mem_do_prefetch != decoded_rs1
mem_do_prefetch != decoded_imm_j
mem_do_prefetch <= new_ascii_instr
mem_do_prefetch != dbg_ascii_instr
mem_do_prefetch != dbg_insn_rs1
mem_do_prefetch <= dbg_valid_insn
mem_do_prefetch != cached_ascii_instr
mem_do_prefetch != cached_insn_rs1
mem_do_prefetch < cpu_state
mem_do_prefetch < dbg_ascii_state
mem_do_prefetch <= latched_store
instr_jal <= decoded_rs1
instr_jal <= decoded_rs2
instr_jal <= decoded_imm
instr_jal <= decoded_imm_j
instr_jal <= is_lui_auipc_jal
instr_jal <= is_lui_auipc_jal_jalr_addi_add_sub
instr_jal <= new_ascii_instr
instr_jal <= dbg_ascii_instr
instr_jal <= dbg_insn_rs1
instr_jal <= dbg_insn_rs2
instr_jal <= dbg_valid_insn
instr_jal <= cached_ascii_instr
instr_jal <= cached_insn_rs1
instr_jal <= cached_insn_rs2
instr_jal < cpu_state
instr_jal < dbg_ascii_state
instr_jal % cpuregs_wrdata == 0
instr_lw <= decoded_rd
instr_lw <= decoded_rs1
instr_lw <= decoded_imm_j
instr_lw <= decoder_trigger
instr_lw <= decoder_pseudo_trigger
instr_lw <= is_lb_lh_lw_lbu_lhu
instr_lw <= new_ascii_instr
instr_lw <= dbg_ascii_instr
instr_lw <= dbg_insn_rs1
instr_lw <= dbg_rs1val_valid
instr_lw <= dbg_rs2val_valid
instr_lw <= dbg_valid_insn
instr_lw <= cached_ascii_instr
instr_lw <= cached_insn_opcode
instr_lw <= cached_insn_rs1
instr_lw <= cached_insn_rd
instr_lw < cpu_state
instr_lw < dbg_ascii_state
instr_lw % alu_out == 0
instr_lw % cpuregs_wrdata == 0
instr_addi != decoded_imm_j
instr_addi >= is_jalr_addi_slti_sltiu_xori_ori_andi
instr_addi >= is_sb_sh_sw
instr_addi >= is_alu_reg_imm
instr_addi <= new_ascii_instr
instr_addi != dbg_ascii_instr
instr_addi <= dbg_valid_insn
instr_addi != cached_ascii_instr
instr_addi != cached_insn_rs1
instr_addi < cpu_state
instr_addi < dbg_ascii_state
instr_addi >= latched_store
instr_addi >= latched_is_lu
instr_addi >= alu_eq
instr_addi >= alu_ltu
decoded_rd <= decoded_imm_j
decoded_rd >= is_lb_lh_lw_lbu_lhu
decoded_rd >= is_alu_reg_imm
decoded_rd != new_ascii_instr
decoded_rd <= dbg_ascii_instr
decoded_rd <= cached_ascii_instr
decoded_rd < cpu_state
decoded_rd < dbg_ascii_state
decoded_rs1 <= decoded_imm_j
decoded_rs1 >= is_lui_auipc_jal
decoded_rs1 >= is_lb_lh_lw_lbu_lhu
decoded_rs1 >= is_sb_sh_sw
decoded_rs1 != new_ascii_instr
decoded_rs1 <= dbg_ascii_instr
decoded_rs1 >= dbg_rs2val_valid
decoded_rs1 <= cached_ascii_instr
decoded_rs1 <= cached_insn_rs1
decoded_rs1 < cpu_state
decoded_rs1 < dbg_ascii_state
decoded_rs1 != latched_store
decoded_rs1 >= alu_eq
decoded_rs2 <= decoded_imm_j
decoded_rs2 >= is_jalr_addi_slti_sltiu_xori_ori_andi
decoded_rs2 >= is_sb_sh_sw
decoded_rs2 >= is_alu_reg_imm
decoded_rs2 <= new_ascii_instr
decoded_rs2 <= dbg_ascii_instr
decoded_rs2 <= cached_ascii_instr
decoded_rs2 < cpu_state
decoded_rs2 < dbg_ascii_state
decoded_rs2 >= alu_eq
decoded_rs2 >= alu_ltu
decoded_imm >= is_lui_auipc_jal
decoded_imm >= is_jalr_addi_slti_sltiu_xori_ori_andi
decoded_imm >= is_sb_sh_sw
decoded_imm >= is_lui_auipc_jal_jalr_addi_add_sub
decoded_imm >= is_alu_reg_imm
decoded_imm != new_ascii_instr
decoded_imm >= dbg_insn_imm
decoded_imm >= dbg_insn_rs2
decoded_imm >= dbg_rs2val
decoded_imm >= cached_insn_rs2
decoded_imm != cpu_state
decoded_imm < dbg_ascii_state
decoded_imm >= alu_eq
decoded_imm >= alu_ltu
decoded_imm_j != decoder_trigger
decoded_imm_j != decoder_pseudo_trigger
decoded_imm_j >= is_lui_auipc_jal
decoded_imm_j >= is_lb_lh_lw_lbu_lhu
decoded_imm_j >= is_jalr_addi_slti_sltiu_xori_ori_andi
decoded_imm_j >= is_sb_sh_sw
decoded_imm_j >= is_lui_auipc_jal_jalr_addi_add_sub
decoded_imm_j >= is_alu_reg_imm
decoded_imm_j != new_ascii_instr
decoded_imm_j >= dbg_insn_rs1
decoded_imm_j >= dbg_insn_rs2
decoded_imm_j >= dbg_insn_rd
decoded_imm_j >= dbg_rs1val
decoded_imm_j >= dbg_rs2val
decoded_imm_j >= dbg_rs1val_valid
decoded_imm_j >= dbg_rs2val_valid
decoded_imm_j != dbg_valid_insn
decoded_imm_j >= cached_insn_rs1
decoded_imm_j >= cached_insn_rs2
decoded_imm_j >= cached_insn_rd
decoded_imm_j != cpu_state
decoded_imm_j < dbg_ascii_state
decoded_imm_j != latched_store
decoded_imm_j != latched_is_lu
decoded_imm_j >= alu_out
decoded_imm_j >= alu_add_sub
decoded_imm_j >= alu_shr
decoded_imm_j >= alu_eq
decoded_imm_j >= alu_ltu
decoded_imm_j >= cpuregs_wrdata
decoded_imm_j >= cpuregs_rs1
decoded_imm_j >= cpuregs_rs2
decoder_trigger >= decoder_pseudo_trigger
decoder_trigger >= is_lb_lh_lw_lbu_lhu
decoder_trigger >= is_sb_sh_sw
decoder_trigger != dbg_ascii_instr
decoder_trigger >= dbg_rs2val_valid
decoder_trigger <= dbg_valid_insn
decoder_trigger != cached_ascii_instr
decoder_trigger < cpu_state
decoder_trigger < dbg_ascii_state
decoder_trigger >= latched_is_lu
decoder_pseudo_trigger <= new_ascii_instr
decoder_pseudo_trigger != dbg_ascii_instr
decoder_pseudo_trigger != dbg_insn_imm
decoder_pseudo_trigger != dbg_insn_rs2
decoder_pseudo_trigger >= dbg_rs2val_valid
decoder_pseudo_trigger <= dbg_valid_insn
decoder_pseudo_trigger != cached_ascii_instr
decoder_pseudo_trigger < cpu_state
decoder_pseudo_trigger < dbg_ascii_state
decoder_pseudo_trigger >= latched_is_lu
decoder_pseudo_trigger != alu_out
decoder_pseudo_trigger != alu_add_sub
is_lui_auipc_jal <= is_lui_auipc_jal_jalr_addi_add_sub
is_lui_auipc_jal != new_ascii_instr
is_lui_auipc_jal <= dbg_ascii_instr
is_lui_auipc_jal <= dbg_insn_rs1
is_lui_auipc_jal <= dbg_insn_rs2
is_lui_auipc_jal <= dbg_valid_insn
is_lui_auipc_jal <= cached_ascii_instr
is_lui_auipc_jal <= cached_insn_rs1
is_lui_auipc_jal <= cached_insn_rs2
is_lui_auipc_jal < cpu_state
is_lui_auipc_jal < dbg_ascii_state
is_lui_auipc_jal % cpuregs_wrdata == 0
is_lb_lh_lw_lbu_lhu != new_ascii_instr
is_lb_lh_lw_lbu_lhu <= dbg_ascii_instr
is_lb_lh_lw_lbu_lhu <= dbg_insn_rs1
is_lb_lh_lw_lbu_lhu <= dbg_valid_insn
is_lb_lh_lw_lbu_lhu <= cached_ascii_instr
is_lb_lh_lw_lbu_lhu <= cached_insn_rs1
is_lb_lh_lw_lbu_lhu < cpu_state
is_lb_lh_lw_lbu_lhu < dbg_ascii_state
is_lb_lh_lw_lbu_lhu % cpuregs_wrdata == 0
is_jalr_addi_slti_sltiu_xori_ori_andi >= is_sb_sh_sw
is_jalr_addi_slti_sltiu_xori_ori_andi <= is_lui_auipc_jal_jalr_addi_add_sub
is_jalr_addi_slti_sltiu_xori_ori_andi >= is_alu_reg_imm
is_jalr_addi_slti_sltiu_xori_ori_andi <= new_ascii_instr
is_jalr_addi_slti_sltiu_xori_ori_andi <= dbg_ascii_instr
is_jalr_addi_slti_sltiu_xori_ori_andi <= dbg_insn_rd
is_jalr_addi_slti_sltiu_xori_ori_andi <= dbg_rs1val_valid
is_jalr_addi_slti_sltiu_xori_ori_andi <= dbg_valid_insn
is_jalr_addi_slti_sltiu_xori_ori_andi <= cached_ascii_instr
is_jalr_addi_slti_sltiu_xori_ori_andi <= cached_insn_rs2
is_jalr_addi_slti_sltiu_xori_ori_andi <= cached_insn_rd
is_jalr_addi_slti_sltiu_xori_ori_andi < cpu_state
is_jalr_addi_slti_sltiu_xori_ori_andi < dbg_ascii_state
is_jalr_addi_slti_sltiu_xori_ori_andi >= alu_eq
is_jalr_addi_slti_sltiu_xori_ori_andi >= alu_ltu
is_sb_sh_sw <= is_lui_auipc_jal_jalr_addi_add_sub
is_sb_sh_sw <= new_ascii_instr
is_sb_sh_sw <= dbg_ascii_instr
is_sb_sh_sw <= dbg_insn_imm
is_sb_sh_sw <= dbg_insn_rs1
is_sb_sh_sw <= dbg_insn_rs2
is_sb_sh_sw <= dbg_insn_rd
is_sb_sh_sw <= dbg_rs1val_valid
is_sb_sh_sw <= dbg_valid_insn
is_sb_sh_sw <= cached_ascii_instr
is_sb_sh_sw <= cached_insn_rs1
is_sb_sh_sw <= cached_insn_rs2
is_sb_sh_sw <= cached_insn_rd
is_sb_sh_sw < cpu_state
is_sb_sh_sw < dbg_ascii_state
is_sb_sh_sw % cpuregs_wrdata == 0
is_lui_auipc_jal_jalr_addi_add_sub >= is_alu_reg_imm
is_lui_auipc_jal_jalr_addi_add_sub != new_ascii_instr
is_lui_auipc_jal_jalr_addi_add_sub <= dbg_ascii_instr
is_lui_auipc_jal_jalr_addi_add_sub <= dbg_valid_insn
is_lui_auipc_jal_jalr_addi_add_sub <= cached_ascii_instr
is_lui_auipc_jal_jalr_addi_add_sub <= cached_insn_rs2
is_lui_auipc_jal_jalr_addi_add_sub < cpu_state
is_lui_auipc_jal_jalr_addi_add_sub < dbg_ascii_state
is_lui_auipc_jal_jalr_addi_add_sub >= alu_eq
is_lui_auipc_jal_jalr_addi_add_sub >= alu_ltu
is_alu_reg_imm <= new_ascii_instr
is_alu_reg_imm <= dbg_ascii_instr
is_alu_reg_imm <= dbg_insn_rd
is_alu_reg_imm <= dbg_rs1val_valid
is_alu_reg_imm <= dbg_valid_insn
is_alu_reg_imm <= cached_ascii_instr
is_alu_reg_imm <= cached_insn_rs2
is_alu_reg_imm <= cached_insn_rd
is_alu_reg_imm < cpu_state
is_alu_reg_imm < dbg_ascii_state
is_alu_reg_imm <= latched_store
new_ascii_instr != dbg_insn_imm
new_ascii_instr != dbg_insn_rs1
new_ascii_instr != dbg_insn_rs2
new_ascii_instr >= dbg_insn_rd
new_ascii_instr > dbg_rs1val
new_ascii_instr > dbg_rs2val
new_ascii_instr >= dbg_rs1val_valid
new_ascii_instr >= dbg_rs2val_valid
new_ascii_instr % cached_ascii_instr == 0
new_ascii_instr != cached_insn_rs1
new_ascii_instr != cached_insn_rs2
new_ascii_instr >= cached_insn_rd
new_ascii_instr != cpu_state
new_ascii_instr < dbg_ascii_state
new_ascii_instr >= latched_store
new_ascii_instr >= latched_is_lu
new_ascii_instr != alu_out
new_ascii_instr != alu_add_sub
new_ascii_instr >= alu_eq
new_ascii_instr >= alu_ltu
new_ascii_instr > cpuregs_wrdata
new_ascii_instr != cpuregs_rs1
new_ascii_instr >= cpuregs_rs2
dbg_ascii_instr >= dbg_insn_rs1
dbg_ascii_instr >= dbg_insn_rs2
dbg_ascii_instr >= dbg_insn_rd
dbg_ascii_instr >= dbg_rs1val
dbg_ascii_instr >= dbg_rs2val
dbg_ascii_instr >= dbg_rs1val_valid
dbg_ascii_instr >= dbg_rs2val_valid
dbg_ascii_instr != dbg_valid_insn
dbg_ascii_instr >= cached_insn_rs1
dbg_ascii_instr >= cached_insn_rs2
dbg_ascii_instr >= cached_insn_rd
dbg_ascii_instr != cpu_state
dbg_ascii_instr < dbg_ascii_state
dbg_ascii_instr != latched_store
dbg_ascii_instr != latched_is_lu
dbg_ascii_instr >= alu_out
dbg_ascii_instr >= alu_add_sub
dbg_ascii_instr >= alu_shr
dbg_ascii_instr >= alu_eq
dbg_ascii_instr >= alu_ltu
dbg_ascii_instr >= cpuregs_wrdata
dbg_ascii_instr >= cpuregs_rs1
dbg_ascii_instr >= cpuregs_rs2
dbg_insn_imm != cpu_state
dbg_insn_imm < dbg_ascii_state
dbg_insn_imm >= alu_eq
dbg_insn_imm >= alu_ltu
dbg_insn_rs1 >= dbg_rs2val_valid
dbg_insn_rs1 <= cached_ascii_instr
dbg_insn_rs1 <= cached_insn_rs1
dbg_insn_rs1 < cpu_state
dbg_insn_rs1 < dbg_ascii_state
dbg_insn_rs1 >= alu_eq
dbg_insn_rs2 <= cached_ascii_instr
dbg_insn_rs2 <= cached_insn_rs2
dbg_insn_rs2 < cpu_state
dbg_insn_rs2 < dbg_ascii_state
dbg_insn_rs2 >= alu_eq
dbg_insn_rs2 >= alu_ltu
dbg_insn_rd <= cached_ascii_instr
dbg_insn_rd <= cached_insn_rd
dbg_insn_rd < cpu_state
dbg_insn_rd < dbg_ascii_state
dbg_insn_rd >= alu_eq
dbg_insn_rd >= alu_ltu
dbg_rs1val >= dbg_rs2val
dbg_rs1val <= cached_ascii_instr
dbg_rs1val <= cached_insn_opcode
dbg_rs1val != cpu_state
dbg_rs1val < dbg_ascii_state
dbg_rs2val <= cached_ascii_instr
dbg_rs2val <= cached_insn_opcode
dbg_rs2val < cpu_state
dbg_rs2val < dbg_ascii_state
dbg_rs2val <= alu_add_sub
dbg_rs1val_valid >= dbg_rs2val_valid
dbg_rs1val_valid <= dbg_valid_insn
dbg_rs1val_valid <= cached_ascii_instr
dbg_rs1val_valid < cpu_state
dbg_rs1val_valid < dbg_ascii_state
dbg_rs1val_valid >= alu_eq
dbg_rs1val_valid >= alu_ltu
dbg_rs2val_valid <= dbg_valid_insn
dbg_rs2val_valid <= cached_ascii_instr
dbg_rs2val_valid <= cached_insn_opcode
dbg_rs2val_valid <= cached_insn_rs1
dbg_rs2val_valid < cpu_state
dbg_rs2val_valid < dbg_ascii_state
dbg_rs2val_valid % cpuregs_wrdata == 0
dbg_valid_insn != cached_ascii_instr
dbg_valid_insn < cpu_state
dbg_valid_insn < dbg_ascii_state
dbg_valid_insn >= latched_store
dbg_valid_insn >= latched_is_lu
dbg_valid_insn != alu_shl
dbg_valid_insn >= alu_eq
dbg_valid_insn >= alu_ltu
cached_ascii_instr >= cached_insn_rs1
cached_ascii_instr >= cached_insn_rs2
cached_ascii_instr >= cached_insn_rd
cached_ascii_instr != cpu_state
cached_ascii_instr < dbg_ascii_state
cached_ascii_instr != latched_store
cached_ascii_instr != latched_is_lu
cached_ascii_instr >= alu_out
cached_ascii_instr >= alu_add_sub
cached_ascii_instr >= alu_shr
cached_ascii_instr >= alu_eq
cached_ascii_instr >= alu_ltu
cached_ascii_instr >= cpuregs_wrdata
cached_ascii_instr >= cpuregs_rs1
cached_ascii_instr >= cpuregs_rs2
cached_insn_opcode != cpu_state
cached_insn_opcode < dbg_ascii_state
cached_insn_opcode >= alu_eq
cached_insn_rs1 < cpu_state
cached_insn_rs1 < dbg_ascii_state
cached_insn_rs1 != latched_store
cached_insn_rs1 >= alu_eq
cached_insn_rs2 < cpu_state
cached_insn_rs2 < dbg_ascii_state
cached_insn_rs2 >= alu_eq
cached_insn_rs2 >= alu_ltu
cached_insn_rd < cpu_state
cached_insn_rd < dbg_ascii_state
cached_insn_rd >= alu_eq
cached_insn_rd >= alu_ltu
cpu_state > latched_store
cpu_state > latched_is_lu
cpu_state != alu_out
cpu_state != alu_add_sub
cpu_state != alu_shr
cpu_state > alu_eq
cpu_state > alu_ltu
cpu_state != cpuregs_wrdata
cpu_state != cpuregs_rs1
cpu_state != cpuregs_rs2
dbg_ascii_state > latched_store
dbg_ascii_state > latched_is_lu
dbg_ascii_state > alu_out
dbg_ascii_state > alu_add_sub
dbg_ascii_state > alu_shl
dbg_ascii_state > alu_shr
dbg_ascii_state > alu_eq
dbg_ascii_state > alu_ltu
dbg_ascii_state > cpuregs_wrdata
dbg_ascii_state > cpuregs_rs1
dbg_ascii_state > cpuregs_rs2
latched_store >= latched_is_lu
latched_is_lu != alu_out
latched_is_lu % alu_out == 0
latched_is_lu != alu_add_sub
latched_is_lu % alu_add_sub == 0
alu_add_sub % alu_out == 0
alu_out <= alu_add_sub
alu_add_sub >= alu_shr
alu_add_sub >= alu_eq
alu_add_sub >= alu_ltu
alu_shl >= alu_shr
alu_shl >= alu_eq
4.294967283E9 * mem_la_wstrb + 16 * decoded_imm - 6.8719476544E10 * is_lui_auipc_jal - 6.4424509245E10 == 0
8.589934569E9 * mem_la_wstrb - 16 * dbg_insn_imm - 6.8719476544E10 * dbg_rs1val_valid - 6.0129541991E10 == 0
4.294967283E9 * irq_pending - decoded_imm + 4.294967284E9 * is_lui_auipc_jal + 4.294967283E9 == 0
8.589934569E9 * irq_pending + dbg_insn_imm + 4.294967284E9 * dbg_rs1val_valid + 4.294967285E9 == 0
8.589934569E9 * mem_wordsize - dbg_insn_imm - 4.294967284E9 * dbg_rs1val_valid + 4.294967284E9 == 0
decoded_imm - 4.294967284E9 * is_lui_auipc_jal + 4.294967283E9 * dbg_valid_insn - 4.294967283E9 == 0
dbg_insn_imm + 4.294967284E9 * dbg_rs1val_valid - 8.589934569E9 * dbg_valid_insn + 4.294967285E9 == 0
===========================================================================
..tick():::EXIT
trap == mem_valid
trap == pcpi_valid
trap == eoi
trap == trace_valid
trap == irq_delay
trap == irq_active
trap == timer
trap == pcpi_int_wr
trap == pcpi_int_wait
trap == pcpi_int_ready
trap == mem_state
trap == mem_do_rdata
trap == mem_do_wdata
trap == mem_la_secondword
trap == mem_la_firstword_reg
trap == last_mem_valid
trap == prefetched_high_word
trap == clear_prefetched_high_word
trap == instr_beq
trap == instr_bne
trap == instr_blt
trap == instr_bge
trap == instr_bltu
trap == instr_bgeu
trap == instr_slti
trap == instr_sltiu
trap == instr_xori
trap == instr_ori
trap == instr_andi
trap == instr_add
trap == instr_sub
trap == instr_sll
trap == instr_slt
trap == instr_sltu
trap == instr_xor
trap == instr_srl
trap == instr_sra
trap == instr_or
trap == instr_and
trap == decoder_pseudo_trigger
trap == is_beq_bne_blt_bge_bltu_bgeu
trap == is_compare
trap == irq_state
trap == set_mem_do_rinst
trap == set_mem_do_rdata
trap == set_mem_do_wdata
trap == latched_store
trap == latched_stalu
trap == latched_trace
trap == latched_is_lu
trap == latched_is_lh
trap == latched_is_lb
trap == pcpi_timeout
trap == do_waitirq
trap == alu_wait
trap == alu_wait_2
trap == clear_prefetched_high_word_q
trap == orig(trap)
trap == orig(pcpi_valid)
trap == orig(eoi)
trap == orig(trace_valid)
trap == orig(irq_delay)
trap == orig(irq_active)
trap == orig(timer)
trap == orig(pcpi_int_wr)
trap == orig(pcpi_int_wait)
trap == orig(pcpi_int_ready)
trap == orig(mem_do_rdata)
trap == orig(mem_do_wdata)
trap == orig(mem_la_secondword)
trap == orig(mem_la_firstword_reg)
trap == orig(prefetched_high_word)
trap == orig(clear_prefetched_high_word)
trap == orig(instr_beq)
trap == orig(instr_bne)
trap == orig(instr_blt)
trap == orig(instr_bge)
trap == orig(instr_bltu)
trap == orig(instr_bgeu)
trap == orig(instr_slti)
trap == orig(instr_sltiu)
trap == orig(instr_xori)
trap == orig(instr_ori)
trap == orig(instr_andi)
trap == orig(instr_add)
trap == orig(instr_sub)
trap == orig(instr_sll)
trap == orig(instr_slt)
trap == orig(instr_sltu)
trap == orig(instr_xor)
trap == orig(instr_srl)
trap == orig(instr_sra)
trap == orig(instr_or)
trap == orig(instr_and)
trap == orig(is_beq_bne_blt_bge_bltu_bgeu)
trap == orig(is_compare)
trap == orig(irq_state)
trap == orig(set_mem_do_rinst)
trap == orig(set_mem_do_rdata)
trap == orig(set_mem_do_wdata)
trap == orig(latched_branch)
trap == orig(latched_trace)
trap == orig(latched_is_lh)
trap == orig(latched_is_lb)
trap == orig(pcpi_timeout)
trap == orig(do_waitirq)
trap == orig(alu_wait)
trap == orig(alu_wait_2)
trap == orig(clear_prefetched_high_word_q)
mem_instr == orig(mem_instr)
mem_addr == orig(mem_addr)
mem_wdata == orig(mem_wdata)
mem_wstrb == orig(mem_wstrb)
mem_la_wdata == reg_op2
mem_la_wdata == orig(mem_la_wdata)
mem_la_wdata == orig(reg_op2)
mem_la_wstrb == orig(mem_la_wstrb)
pcpi_insn == trace_data
pcpi_insn == reg_out
pcpi_insn == reg_sh
pcpi_insn == pcpi_int_rd
pcpi_insn == mem_16bit_buffer
pcpi_insn == dbg_rs2val
pcpi_insn == current_pc
pcpi_insn == pcpi_timeout_counter
pcpi_insn == alu_out_0
pcpi_insn == alu_out_0_q
pcpi_insn == decoded_rs
pcpi_insn == orig(pcpi_insn)
pcpi_insn == orig(trace_data)
pcpi_insn == orig(reg_sh)
pcpi_insn == orig(pcpi_int_rd)
pcpi_insn == orig(mem_16bit_buffer)
pcpi_insn == orig(current_pc)
pcpi_insn == orig(pcpi_timeout_counter)
pcpi_insn == orig(alu_out_0)
pcpi_insn == orig(alu_out_0_q)
pcpi_insn == orig(decoded_rs)
reg_pc == orig(reg_next_pc)
reg_op1 == orig(reg_op1)
next_insn_opcode == mem_rdata_word
next_insn_opcode == mem_rdata_q
next_insn_opcode == orig(mem_rdata_word)
irq_mask == orig(irq_mask)
irq_pending == next_irq_pending
irq_pending == orig(irq_pending)
irq_pending == orig(next_irq_pending)
mem_wordsize == instr_lui
mem_wordsize == instr_auipc
mem_wordsize == instr_jalr
mem_wordsize == instr_lb
mem_wordsize == instr_lh
mem_wordsize == instr_lbu
mem_wordsize == instr_lhu
mem_wordsize == instr_sb
mem_wordsize == instr_sh
mem_wordsize == instr_slli
mem_wordsize == instr_srli
mem_wordsize == instr_srai
mem_wordsize == instr_rdcycle
mem_wordsize == instr_rdcycleh
mem_wordsize == instr_rdinstr
mem_wordsize == instr_rdinstrh
mem_wordsize == instr_ecall_ebreak
mem_wordsize == instr_getq
mem_wordsize == instr_setq
mem_wordsize == instr_retirq
mem_wordsize == instr_maskirq
mem_wordsize == instr_waitirq
mem_wordsize == instr_timer
mem_wordsize == compressed_instr
mem_wordsize == is_slli_srli_srai
mem_wordsize == is_sll_srl_sra
mem_wordsize == is_slti_blt_slt
mem_wordsize == is_sltiu_bltu_sltu
mem_wordsize == is_alu_reg_reg
mem_wordsize == dbg_rs2val_valid
mem_wordsize == latched_compr
mem_wordsize == orig(mem_wordsize)
mem_wordsize == orig(instr_lui)
mem_wordsize == orig(instr_auipc)
mem_wordsize == orig(instr_jalr)
mem_wordsize == orig(instr_lb)
mem_wordsize == orig(instr_lh)
mem_wordsize == orig(instr_lbu)
mem_wordsize == orig(instr_lhu)
mem_wordsize == orig(instr_sb)
mem_wordsize == orig(instr_sh)
mem_wordsize == orig(instr_sw)
mem_wordsize == orig(instr_slli)
mem_wordsize == orig(instr_srli)
mem_wordsize == orig(instr_srai)
mem_wordsize == orig(instr_rdcycle)
mem_wordsize == orig(instr_rdcycleh)
mem_wordsize == orig(instr_rdinstr)
mem_wordsize == orig(instr_rdinstrh)
mem_wordsize == orig(instr_ecall_ebreak)
mem_wordsize == orig(instr_getq)
mem_wordsize == orig(instr_setq)
mem_wordsize == orig(instr_retirq)
mem_wordsize == orig(instr_maskirq)
mem_wordsize == orig(instr_waitirq)
mem_wordsize == orig(instr_timer)
mem_wordsize == orig(decoder_trigger_q)
mem_wordsize == orig(decoder_pseudo_trigger_q)
mem_wordsize == orig(compressed_instr)
mem_wordsize == orig(is_slli_srli_srai)
mem_wordsize == orig(is_sll_srl_sra)
mem_wordsize == orig(is_slti_blt_slt)
mem_wordsize == orig(is_sltiu_bltu_sltu)
mem_wordsize == orig(is_alu_reg_reg)
mem_wordsize == orig(dbg_next)
mem_wordsize == orig(latched_compr)
mem_do_rinst == latched_branch
mem_do_rinst == cpuregs_write
instr_lw == orig(is_lb_lh_lw_lbu_lhu)
instr_sw == orig(is_sb_sh_sw)
instr_addi == orig(latched_store)
instr_addi == orig(cpuregs_write)
decoded_imm == dbg_insn_imm
decoder_trigger == orig(mem_valid)
decoder_trigger == orig(mem_state)
decoder_trigger == orig(mem_do_rinst)
decoder_trigger == orig(last_mem_valid)
decoder_trigger_q == dbg_next
is_lui_auipc_jal == orig(instr_jal)
is_jalr_addi_slti_sltiu_xori_ori_andi == orig(is_alu_reg_imm)
is_lbu_lhu_lw == orig(instr_lw)
is_lbu_lhu_lw == orig(is_lbu_lhu_lw)
dbg_insn_rs1 == orig(decoded_rs1)
dbg_insn_rs2 == orig(decoded_rs2)
dbg_insn_rd == latched_rd
dbg_insn_rd == orig(decoded_rd)
q_ascii_instr == orig(dbg_ascii_instr)
q_ascii_instr == orig(q_ascii_instr)
q_insn_imm == orig(dbg_insn_imm)
q_insn_imm == orig(q_insn_imm)
q_insn_opcode == orig(dbg_insn_opcode)
q_insn_opcode == orig(q_insn_opcode)
q_insn_rs1 == orig(dbg_insn_rs1)
q_insn_rs1 == orig(q_insn_rs1)
q_insn_rs2 == orig(dbg_insn_rs2)
q_insn_rs2 == orig(q_insn_rs2)
q_insn_rd == orig(dbg_insn_rd)
q_insn_rd == orig(q_insn_rd)
q_insn_rd == orig(latched_rd)
dbg_valid_insn == orig(dbg_valid_insn)
cached_ascii_instr == orig(cached_ascii_instr)
cached_insn_imm == orig(decoded_imm)
cached_insn_imm == orig(cached_insn_imm)
cached_insn_opcode == orig(cached_insn_opcode)
cached_insn_rs1 == orig(cached_insn_rs1)
cached_insn_rs2 == orig(cached_insn_rs2)
cached_insn_rd == orig(cached_insn_rd)
alu_out_q == orig(alu_out)
alu_out_q == orig(alu_out_q)
alu_add_sub == orig(alu_add_sub)
alu_shl == orig(alu_shl)
alu_shr == orig(alu_shr)
alu_eq == orig(alu_eq)
alu_ltu == alu_lts
alu_ltu == orig(alu_ltu)
alu_ltu == orig(alu_lts)
trap == 0
mem_instr one of { -1, 0, 1 }
mem_addr != 0
mem_wstrb one of { -1, 0, 15 }
mem_la_wdata >= -1
mem_la_wstrb one of { -1, 15 }
mem_la_wstrb != 0
pcpi_insn == -1
dbg_insn_opcode != 0
irq_mask == 4294967295L
irq_pending one of { -1, 0 }
mem_wordsize one of { -1, 0 }
mem_do_prefetch one of { 0, 1 }
mem_do_rinst one of { 0, 1 }
instr_jal one of { -1, 0, 1 }
instr_lw one of { -1, 0, 1 }
instr_sw one of { -1, 0, 1 }
instr_addi one of { 0, 1 }
decoded_rd one of { -1, 0, 2 }
decoded_rs1 != 0
decoded_imm_j != 0
decoder_trigger one of { 0, 1 }
decoder_trigger_q one of { -1, 0, 1 }
decoder_pseudo_trigger_q one of { -1, 0, 1 }
is_lui_auipc_jal one of { -1, 0, 1 }
is_lb_lh_lw_lbu_lhu one of { -1, 0, 1 }
is_jalr_addi_slti_sltiu_xori_ori_andi one of { -1, 0, 1 }
is_sb_sh_sw one of { -1, 0, 1 }
is_lui_auipc_jal_jalr_addi_add_sub one of { -1, 0, 1 }
is_lbu_lhu_lw one of { -1, 0, 1 }
is_alu_reg_imm one of { -1, 0, 1 }
new_ascii_instr >= 0
dbg_ascii_instr != 0
dbg_rs1val >= -1
dbg_rs1val_valid one of { -1, 0, 1 }
q_ascii_instr != 0
q_insn_opcode != 0
dbg_valid_insn one of { 0, 1 }
cached_ascii_instr != 0
cpu_state one of { 32, 64 }
dbg_ascii_state one of { 439788790632L, 119178353865521L }
alu_out != 0
alu_out >= -1
alu_out_q != 0
alu_out_q >= -1
alu_add_sub != 0
alu_add_sub >= -1
alu_shl >= -1
alu_shr >= -1
alu_eq one of { -1, 0, 1 }
alu_ltu one of { -1, 0, 1 }
cpuregs_wrdata one of { -1, 24 }
cpuregs_wrdata != 0
cpuregs_rs1 != 0
cpuregs_rs1 >= -1
cpuregs_rs2 >= -1
trap != mem_addr
trap != mem_la_wstrb
trap <= count_cycle
trap <= count_instr
trap <= reg_pc
trap <= reg_next_pc
trap != dbg_insn_opcode
trap >= irq_pending
trap >= mem_wordsize
trap <= mem_do_prefetch
trap <= mem_do_rinst
trap <= instr_addi
trap != decoded_rs1
trap != decoded_imm_j
trap <= decoder_trigger
trap <= new_ascii_instr
trap != dbg_ascii_instr
trap != q_ascii_instr
trap != q_insn_opcode
trap <= dbg_valid_insn
trap != cached_ascii_instr
trap < cpu_state
trap < dbg_ascii_state
trap != alu_out
trap != alu_out_q
trap != alu_add_sub
trap != cpuregs_wrdata
trap != cpuregs_rs1
trap <= orig(count_cycle)
trap <= orig(count_instr)
trap <= orig(reg_pc)
trap != orig(reg_out)
trap <= orig(mem_do_prefetch)
trap <= orig(instr_addi)
trap != orig(decoded_imm_j)
trap <= orig(decoder_trigger)
trap <= orig(decoder_pseudo_trigger)
trap <= orig(new_ascii_instr)
trap <= orig(latched_is_lu)
trap != orig(cpuregs_wrdata)
mem_instr <= mem_addr
mem_instr <= mem_la_wstrb
mem_instr >= pcpi_insn
mem_instr < count_cycle
mem_instr <= count_instr
mem_instr < reg_pc
mem_instr < reg_next_pc
mem_instr <= dbg_insn_opcode
mem_instr < irq_mask
mem_instr != irq_pending
mem_instr >= mem_wordsize
mem_instr >= instr_sw
mem_instr % decoded_rs1 == 0
mem_instr <= decoded_rs1
mem_instr <= decoded_imm_j
mem_instr >= is_sb_sh_sw
mem_instr != new_ascii_instr
mem_instr <= dbg_ascii_instr
mem_instr >= dbg_rs1val_valid
mem_instr <= q_ascii_instr
mem_instr <= q_insn_imm
mem_instr <= q_insn_opcode
mem_instr <= q_insn_rs2
mem_instr <= dbg_valid_insn
mem_instr <= cached_ascii_instr
mem_instr <= cached_insn_imm
mem_instr <= cached_insn_rs2
mem_instr < cpu_state
mem_instr < dbg_ascii_state
mem_instr >= alu_eq
mem_instr >= alu_ltu
mem_instr % cpuregs_wrdata == 0
mem_instr < orig(count_cycle)
mem_instr <= orig(count_instr)
mem_instr != orig(reg_pc)
mem_instr <= orig(decoded_imm_j)
mem_instr != orig(decoder_pseudo_trigger)
mem_instr <= orig(is_lui_auipc_jal_jalr_addi_add_sub)
mem_instr != orig(new_ascii_instr)
mem_instr < orig(cpu_state)
mem_instr < orig(dbg_ascii_state)
mem_addr >= mem_wstrb
mem_addr >= pcpi_insn
mem_addr != count_cycle
mem_addr <= dbg_insn_opcode
mem_addr < irq_mask
mem_addr != irq_pending
mem_addr >= mem_wordsize
mem_wordsize % mem_addr == 0
mem_addr != mem_do_prefetch
mem_addr != mem_do_rinst
mem_addr >= instr_jal
mem_addr >= instr_lw
mem_addr >= instr_sw
mem_addr != instr_addi
mem_addr >= decoded_rd
mem_addr >= decoded_rs1
mem_addr >= decoded_rs2
mem_addr <= decoded_imm_j
mem_addr != decoder_trigger
mem_addr >= decoder_trigger_q
mem_addr >= decoder_pseudo_trigger_q
mem_addr >= is_lui_auipc_jal
mem_addr >= is_lb_lh_lw_lbu_lhu
mem_addr >= is_jalr_addi_slti_sltiu_xori_ori_andi
mem_addr >= is_sb_sh_sw
mem_addr >= is_lui_auipc_jal_jalr_addi_add_sub
mem_addr >= is_lbu_lhu_lw
mem_addr >= is_alu_reg_imm
mem_addr != new_ascii_instr
mem_addr <= dbg_ascii_instr
mem_addr >= dbg_insn_rd
mem_addr >= dbg_rs1val_valid
mem_addr <= q_ascii_instr
mem_addr <= q_insn_opcode
mem_addr >= q_insn_rd
mem_addr != dbg_valid_insn
mem_addr <= cached_ascii_instr
mem_addr >= cached_insn_rd
mem_addr != cpu_state
mem_addr < dbg_ascii_state
mem_addr >= alu_eq
mem_addr >= alu_ltu
mem_addr >= cpuregs_wrdata
mem_addr != orig(count_cycle)
mem_addr != orig(mem_do_prefetch)
mem_addr != orig(instr_addi)
mem_addr <= orig(decoded_imm_j)
mem_addr != orig(decoder_trigger)
mem_addr != orig(decoder_pseudo_trigger)
mem_addr >= orig(is_lui_auipc_jal)
mem_addr >= orig(is_jalr_addi_slti_sltiu_xori_ori_andi)
mem_addr >= orig(is_lui_auipc_jal_jalr_addi_add_sub)
mem_addr != orig(new_ascii_instr)
mem_addr >= orig(dbg_rs2val)
mem_addr >= orig(dbg_rs1val_valid)
mem_addr >= orig(dbg_rs2val_valid)
mem_addr != orig(cpu_state)
mem_addr < orig(dbg_ascii_state)
mem_addr != orig(latched_is_lu)
mem_wdata >= pcpi_insn
mem_wdata < count_cycle
mem_wdata < count_instr
mem_wdata <= reg_op1
mem_wdata <= dbg_insn_opcode
mem_wdata < irq_mask
mem_wdata <= decoded_imm_j
mem_wdata != new_ascii_instr
mem_wdata <= dbg_ascii_instr
mem_wdata <= q_ascii_instr
mem_wdata <= q_insn_opcode
mem_wdata <= cached_ascii_instr
mem_wdata < dbg_ascii_state
mem_wdata < orig(count_cycle)
mem_wdata < orig(count_instr)
mem_wdata <= orig(decoded_imm_j)
mem_wdata != orig(new_ascii_instr)
mem_wdata >= orig(dbg_rs2val)
mem_wdata < orig(cpu_state)
mem_wdata < orig(dbg_ascii_state)
mem_wstrb % mem_la_wstrb == 0
mem_wstrb <= mem_la_wstrb
mem_wstrb >= pcpi_insn
mem_wstrb < count_cycle
mem_wstrb != count_instr
mem_wstrb != reg_pc
mem_wstrb != reg_next_pc
mem_wstrb <= reg_op1
mem_wstrb <= dbg_insn_opcode
mem_wstrb < irq_mask
mem_wstrb != irq_pending
mem_wstrb >= mem_wordsize
mem_wstrb >= instr_jal
mem_wstrb <= decoded_imm_j
mem_wstrb >= is_lbu_lhu_lw
mem_wstrb <= new_ascii_instr
mem_wstrb <= dbg_ascii_instr
mem_wstrb <= q_ascii_instr
mem_wstrb <= q_insn_opcode
mem_wstrb != dbg_valid_insn
mem_wstrb <= cached_ascii_instr
mem_wstrb <= cached_insn_opcode
mem_wstrb < cpu_state
mem_wstrb < dbg_ascii_state
mem_wstrb <= orig(count_cycle)
mem_wstrb != orig(count_instr)
mem_wstrb % orig(reg_out) == 0
mem_wstrb <= orig(decoded_imm_j)
mem_wstrb <= orig(new_ascii_instr)
mem_wstrb >= orig(dbg_rs2val_valid)
mem_wstrb < orig(cpu_state)
mem_wstrb < orig(dbg_ascii_state)
mem_wstrb % orig(cpuregs_wrdata) == 0
mem_la_wdata >= pcpi_insn
mem_la_wdata != count_cycle
mem_la_wdata != count_instr
mem_la_wdata <= dbg_insn_opcode
mem_la_wdata < irq_mask
mem_la_wdata <= decoded_imm_j
mem_la_wdata != new_ascii_instr
mem_la_wdata <= dbg_ascii_instr
mem_la_wdata <= q_ascii_instr
mem_la_wdata <= q_insn_opcode
mem_la_wdata <= cached_ascii_instr
mem_la_wdata <= cached_insn_imm
mem_la_wdata < dbg_ascii_state
mem_la_wdata <= alu_add_sub
mem_la_wdata >= alu_eq
mem_la_wdata >= alu_ltu
mem_la_wdata != orig(count_cycle)
mem_la_wdata != orig(count_instr)
mem_la_wdata <= orig(decoded_imm_j)
mem_la_wdata != orig(new_ascii_instr)
mem_la_wdata >= orig(dbg_rs2val)
mem_la_wdata != orig(cpu_state)
mem_la_wdata < orig(dbg_ascii_state)
mem_la_wstrb >= pcpi_insn
mem_la_wstrb != count_cycle
mem_la_wstrb != reg_pc
mem_la_wstrb != reg_next_pc
mem_la_wstrb <= dbg_insn_opcode
mem_la_wstrb < irq_mask
mem_la_wstrb != irq_pending
mem_la_wstrb >= mem_wordsize
mem_la_wstrb != mem_do_prefetch
mem_la_wstrb != mem_do_rinst
mem_la_wstrb >= instr_jal
mem_la_wstrb >= instr_lw
mem_la_wstrb >= instr_sw
mem_la_wstrb != instr_addi
mem_la_wstrb >= decoded_rd
mem_la_wstrb <= decoded_imm_j
mem_la_wstrb != decoder_trigger
mem_la_wstrb >= decoder_trigger_q
mem_la_wstrb >= decoder_pseudo_trigger_q
mem_la_wstrb >= is_lui_auipc_jal
mem_la_wstrb >= is_lb_lh_lw_lbu_lhu
mem_la_wstrb >= is_jalr_addi_slti_sltiu_xori_ori_andi
mem_la_wstrb >= is_sb_sh_sw
mem_la_wstrb >= is_lui_auipc_jal_jalr_addi_add_sub
mem_la_wstrb >= is_lbu_lhu_lw
mem_la_wstrb >= is_alu_reg_imm
mem_la_wstrb != new_ascii_instr
mem_la_wstrb <= dbg_ascii_instr
mem_la_wstrb >= dbg_insn_rd
mem_la_wstrb >= dbg_rs1val_valid
mem_la_wstrb <= q_ascii_instr
mem_la_wstrb <= q_insn_opcode
mem_la_wstrb >= q_insn_rd
mem_la_wstrb != dbg_valid_insn
mem_la_wstrb <= cached_ascii_instr
mem_la_wstrb >= cached_insn_rd
mem_la_wstrb < cpu_state
mem_la_wstrb < dbg_ascii_state
mem_la_wstrb >= alu_eq
mem_la_wstrb >= alu_ltu
mem_la_wstrb != orig(reg_pc)
mem_la_wstrb != orig(mem_do_prefetch)
mem_la_wstrb != orig(instr_addi)
mem_la_wstrb <= orig(decoded_imm_j)
mem_la_wstrb != orig(decoder_trigger)
mem_la_wstrb != orig(decoder_pseudo_trigger)
mem_la_wstrb >= orig(is_lui_auipc_jal)
mem_la_wstrb >= orig(is_jalr_addi_slti_sltiu_xori_ori_andi)
mem_la_wstrb >= orig(is_lui_auipc_jal_jalr_addi_add_sub)
mem_la_wstrb != orig(new_ascii_instr)
mem_la_wstrb >= orig(dbg_rs1val_valid)
mem_la_wstrb >= orig(dbg_rs2val_valid)
mem_la_wstrb < orig(cpu_state)
mem_la_wstrb < orig(dbg_ascii_state)
mem_la_wstrb != orig(latched_is_lu)
pcpi_insn < count_cycle
pcpi_insn < count_instr
pcpi_insn < reg_pc
pcpi_insn < reg_next_pc
pcpi_insn <= reg_op1
pcpi_insn <= next_insn_opcode
pcpi_insn <= dbg_insn_opcode
pcpi_insn <= dbg_insn_addr
pcpi_insn <= irq_pending
pcpi_insn <= mem_wordsize
pcpi_insn < mem_do_prefetch
pcpi_insn < mem_do_rinst
pcpi_insn <= instr_jal
pcpi_insn <= instr_lw
pcpi_insn <= instr_sw
pcpi_insn < instr_addi
pcpi_insn <= decoded_rd
pcpi_insn <= decoded_rs1
pcpi_insn <= decoded_rs2
pcpi_insn <= decoded_imm
pcpi_insn <= decoded_imm_j
pcpi_insn < decoder_trigger
pcpi_insn <= decoder_trigger_q
pcpi_insn <= decoder_pseudo_trigger_q
pcpi_insn <= is_lui_auipc_jal
pcpi_insn <= is_lb_lh_lw_lbu_lhu
pcpi_insn <= is_jalr_addi_slti_sltiu_xori_ori_andi
pcpi_insn <= is_sb_sh_sw
pcpi_insn <= is_lui_auipc_jal_jalr_addi_add_sub
pcpi_insn <= is_lbu_lhu_lw
pcpi_insn <= is_alu_reg_imm
pcpi_insn < new_ascii_instr
pcpi_insn <= dbg_ascii_instr
pcpi_insn <= dbg_insn_rs1
pcpi_insn <= dbg_insn_rs2
pcpi_insn <= dbg_insn_rd
pcpi_insn <= dbg_rs1val
pcpi_insn <= dbg_rs1val_valid
pcpi_insn <= q_ascii_instr
pcpi_insn <= q_insn_imm
pcpi_insn <= q_insn_opcode
pcpi_insn <= q_insn_rs1
pcpi_insn <= q_insn_rs2
pcpi_insn <= q_insn_rd
pcpi_insn < dbg_valid_insn
pcpi_insn <= cached_ascii_instr
pcpi_insn <= cached_insn_imm
pcpi_insn <= cached_insn_opcode
pcpi_insn <= cached_insn_rs1
pcpi_insn <= cached_insn_rs2
pcpi_insn <= cached_insn_rd
pcpi_insn < cpu_state
pcpi_insn < dbg_ascii_state
pcpi_insn <= alu_out
pcpi_insn <= alu_out_q
pcpi_insn <= alu_add_sub
pcpi_insn <= alu_shl
pcpi_insn <= alu_shr
pcpi_insn <= alu_eq
pcpi_insn <= alu_ltu
pcpi_insn <= cpuregs_wrdata
pcpi_insn <= cpuregs_rs1
pcpi_insn <= cpuregs_rs2
pcpi_insn < orig(count_cycle)
pcpi_insn < orig(count_instr)
pcpi_insn < orig(reg_pc)
pcpi_insn <= orig(reg_out)
pcpi_insn <= orig(next_insn_opcode)
pcpi_insn <= orig(dbg_insn_addr)
pcpi_insn < orig(mem_do_prefetch)
pcpi_insn < orig(instr_addi)
pcpi_insn <= orig(decoded_imm_j)
pcpi_insn < orig(decoder_trigger)
pcpi_insn < orig(decoder_pseudo_trigger)
pcpi_insn <= orig(is_lui_auipc_jal)
pcpi_insn <= orig(is_jalr_addi_slti_sltiu_xori_ori_andi)
pcpi_insn <= orig(is_lui_auipc_jal_jalr_addi_add_sub)
pcpi_insn < orig(new_ascii_instr)
pcpi_insn <= orig(dbg_rs1val)
pcpi_insn <= orig(dbg_rs2val)
pcpi_insn <= orig(dbg_rs1val_valid)
pcpi_insn <= orig(dbg_rs2val_valid)
pcpi_insn < orig(latched_is_lu)
pcpi_insn <= orig(cpuregs_wrdata)
pcpi_insn <= orig(cpuregs_rs1)
pcpi_insn <= orig(cpuregs_rs2)
count_cycle >= count_instr
count_cycle >= reg_pc
count_cycle >= reg_next_pc
count_cycle != reg_op1
count_cycle != next_insn_opcode
count_cycle != dbg_insn_opcode
count_cycle > dbg_insn_addr
count_cycle < irq_mask
count_cycle >= irq_pending
count_cycle > mem_wordsize
count_cycle >= mem_do_prefetch
count_cycle >= mem_do_rinst
count_cycle > instr_jal
count_cycle > instr_lw
count_cycle > instr_sw
count_cycle >= instr_addi
count_cycle > decoded_rd
count_cycle > decoded_rs1
count_cycle > decoded_rs2
count_cycle != decoded_imm
count_cycle != decoded_imm_j
count_cycle >= decoder_trigger
count_cycle > decoder_trigger_q
count_cycle > decoder_pseudo_trigger_q
count_cycle > is_lui_auipc_jal
count_cycle > is_lb_lh_lw_lbu_lhu
count_cycle > is_jalr_addi_slti_sltiu_xori_ori_andi
count_cycle > is_sb_sh_sw
count_cycle > is_lui_auipc_jal_jalr_addi_add_sub
count_cycle > is_lbu_lhu_lw
count_cycle > is_alu_reg_imm
count_cycle != dbg_ascii_instr
count_cycle > dbg_insn_rs1
count_cycle != dbg_insn_rs2
count_cycle > dbg_insn_rd
count_cycle > dbg_rs1val
count_cycle > dbg_rs1val_valid
count_cycle != q_ascii_instr
count_cycle != q_insn_imm
count_cycle != q_insn_opcode
count_cycle > q_insn_rs1
count_cycle != q_insn_rs2
count_cycle > q_insn_rd
count_cycle >= dbg_valid_insn
count_cycle != cached_ascii_instr
count_cycle != cached_insn_imm
count_cycle != cached_insn_opcode
count_cycle > cached_insn_rs1
count_cycle != cached_insn_rs2
count_cycle > cached_insn_rd
count_cycle != cpu_state
count_cycle < dbg_ascii_state
count_cycle != alu_out
count_cycle != alu_out_q
count_cycle != alu_add_sub
count_cycle != alu_shl
count_cycle != alu_shr
count_cycle > alu_eq
count_cycle > alu_ltu
count_cycle > cpuregs_wrdata
count_cycle != cpuregs_rs1
count_cycle != cpuregs_rs2
count_cycle >= orig(count_cycle)
count_cycle >= orig(count_instr)
count_cycle >= orig(reg_pc)
count_cycle != orig(reg_out)
count_cycle != orig(next_insn_opcode)
count_cycle > orig(dbg_insn_addr)
count_cycle >= orig(mem_do_prefetch)
count_cycle >= orig(instr_addi)
count_cycle != orig(decoded_imm_j)
count_cycle >= orig(decoder_trigger)
count_cycle >= orig(decoder_pseudo_trigger)
count_cycle > orig(is_lui_auipc_jal)
count_cycle > orig(is_jalr_addi_slti_sltiu_xori_ori_andi)
count_cycle > orig(is_lui_auipc_jal_jalr_addi_add_sub)
count_cycle != orig(dbg_rs1val)
count_cycle > orig(dbg_rs2val)
count_cycle > orig(dbg_rs1val_valid)
count_cycle > orig(dbg_rs2val_valid)
count_cycle != orig(cpu_state)
count_cycle < orig(dbg_ascii_state)
count_cycle >= orig(latched_is_lu)
count_cycle != orig(cpuregs_wrdata)
count_cycle != orig(cpuregs_rs1)
count_cycle != orig(cpuregs_rs2)
count_instr != reg_op1
count_instr != next_insn_opcode
count_instr != dbg_insn_opcode
count_instr < irq_mask
count_instr >= irq_pending
count_instr > mem_wordsize
count_instr >= mem_do_prefetch
count_instr >= mem_do_rinst
count_instr > instr_jal
count_instr > instr_lw
count_instr > instr_sw
count_instr >= instr_addi
count_instr > decoded_rd
count_instr != decoded_rs2
count_instr != decoded_imm
count_instr != decoded_imm_j
count_instr >= decoder_trigger
count_instr > decoder_trigger_q
count_instr > decoder_pseudo_trigger_q
count_instr > is_lui_auipc_jal
count_instr > is_lb_lh_lw_lbu_lhu
count_instr >= is_jalr_addi_slti_sltiu_xori_ori_andi
count_instr >= is_sb_sh_sw
count_instr >= is_lui_auipc_jal_jalr_addi_add_sub
count_instr > is_lbu_lhu_lw
count_instr > is_alu_reg_imm
count_instr != dbg_ascii_instr
count_instr != dbg_insn_rs1
count_instr != dbg_insn_rs2
count_instr >= dbg_insn_rd
count_instr > dbg_rs1val
count_instr >= dbg_rs1val_valid
count_instr != q_ascii_instr
count_instr != q_insn_imm
count_instr != q_insn_opcode
count_instr != q_insn_rs2
count_instr >= q_insn_rd
count_instr >= dbg_valid_insn
count_instr != cached_ascii_instr
count_instr != cached_insn_imm
count_instr != cached_insn_opcode
count_instr != cached_insn_rs2
count_instr >= cached_insn_rd
count_instr < dbg_ascii_state
count_instr != alu_out
count_instr != alu_out_q
count_instr != alu_add_sub
count_instr != alu_shl
count_instr != alu_shr
count_instr > alu_eq
count_instr >= alu_ltu
count_instr != cpuregs_wrdata
count_instr != cpuregs_rs1
count_instr != cpuregs_rs2
count_instr <= orig(count_cycle)
count_instr >= orig(count_instr)
count_instr != orig(reg_out)
count_instr != orig(next_insn_opcode)
count_instr >= orig(mem_do_prefetch)
count_instr >= orig(instr_addi)
count_instr != orig(decoded_imm_j)
count_instr >= orig(decoder_trigger)
count_instr >= orig(decoder_pseudo_trigger)
count_instr > orig(is_lui_auipc_jal)
count_instr >= orig(is_jalr_addi_slti_sltiu_xori_ori_andi)
count_instr >= orig(is_lui_auipc_jal_jalr_addi_add_sub)
count_instr != orig(dbg_rs1val)
count_instr > orig(dbg_rs2val)
count_instr >= orig(dbg_rs1val_valid)
count_instr > orig(dbg_rs2val_valid)
count_instr < orig(dbg_ascii_state)
count_instr >= orig(latched_is_lu)
count_instr != orig(cpuregs_wrdata)
count_instr != orig(cpuregs_rs1)
count_instr != orig(cpuregs_rs2)
reg_pc != dbg_insn_opcode
reg_pc < irq_mask
reg_pc >= irq_pending
reg_pc > mem_wordsize
reg_pc >= mem_do_prefetch
reg_pc >= mem_do_rinst
reg_pc > instr_jal
reg_pc > instr_lw
reg_pc > instr_sw
reg_pc >= instr_addi
reg_pc > decoded_rd
reg_pc != decoded_rs1
reg_pc != decoded_rs2
reg_pc != decoded_imm
reg_pc != decoded_imm_j
reg_pc >= decoder_trigger
reg_pc > decoder_trigger_q
reg_pc > decoder_pseudo_trigger_q
reg_pc > is_lui_auipc_jal
reg_pc > is_lb_lh_lw_lbu_lhu
reg_pc > is_jalr_addi_slti_sltiu_xori_ori_andi
reg_pc > is_sb_sh_sw
reg_pc > is_lui_auipc_jal_jalr_addi_add_sub
reg_pc > is_lbu_lhu_lw
reg_pc > is_alu_reg_imm
reg_pc != dbg_ascii_instr
reg_pc != dbg_insn_rs1
reg_pc != dbg_insn_rs2
reg_pc > dbg_insn_rd
reg_pc > dbg_rs1val_valid
reg_pc != q_ascii_instr
reg_pc != q_insn_imm
reg_pc != q_insn_opcode
reg_pc != q_insn_rs1
reg_pc != q_insn_rs2
reg_pc > q_insn_rd
reg_pc >= dbg_valid_insn
reg_pc != cached_ascii_instr
reg_pc != cached_insn_imm
reg_pc != cached_insn_rs1
reg_pc != cached_insn_rs2
reg_pc > cached_insn_rd
reg_pc < cpu_state
reg_pc < dbg_ascii_state
reg_pc > alu_eq
reg_pc > alu_ltu
reg_pc != cpuregs_wrdata
reg_pc <= orig(count_cycle)
reg_pc >= orig(reg_pc)
reg_pc != orig(dbg_insn_addr)
reg_pc >= orig(mem_do_prefetch)
reg_pc >= orig(instr_addi)
reg_pc != orig(decoded_imm_j)
reg_pc >= orig(decoder_trigger)
reg_pc >= orig(decoder_pseudo_trigger)
reg_pc > orig(is_lui_auipc_jal)
reg_pc > orig(is_jalr_addi_slti_sltiu_xori_ori_andi)
reg_pc > orig(is_lui_auipc_jal_jalr_addi_add_sub)
reg_pc > orig(dbg_rs1val_valid)
reg_pc > orig(dbg_rs2val_valid)
reg_pc < orig(cpu_state)
reg_pc < orig(dbg_ascii_state)
reg_pc >= orig(latched_is_lu)
reg_next_pc != dbg_insn_opcode
reg_next_pc != dbg_insn_addr
reg_next_pc < irq_mask
reg_next_pc >= irq_pending
reg_next_pc > mem_wordsize
reg_next_pc >= mem_do_prefetch
reg_next_pc >= mem_do_rinst
reg_next_pc > instr_jal
reg_next_pc > instr_lw
reg_next_pc > instr_sw
reg_next_pc >= instr_addi
reg_next_pc > decoded_rd
reg_next_pc != decoded_rs1
reg_next_pc != decoded_rs2
reg_next_pc != decoded_imm
reg_next_pc != decoded_imm_j
reg_next_pc >= decoder_trigger
reg_next_pc > decoder_trigger_q
reg_next_pc > decoder_pseudo_trigger_q
reg_next_pc > is_lui_auipc_jal
reg_next_pc > is_lb_lh_lw_lbu_lhu
reg_next_pc > is_jalr_addi_slti_sltiu_xori_ori_andi
reg_next_pc > is_sb_sh_sw
reg_next_pc > is_lui_auipc_jal_jalr_addi_add_sub
reg_next_pc > is_lbu_lhu_lw
reg_next_pc > is_alu_reg_imm
reg_next_pc != dbg_ascii_instr
reg_next_pc != dbg_insn_rs1
reg_next_pc != dbg_insn_rs2
reg_next_pc > dbg_insn_rd
reg_next_pc > dbg_rs1val_valid
reg_next_pc != q_ascii_instr
reg_next_pc != q_insn_imm
reg_next_pc != q_insn_opcode
reg_next_pc != q_insn_rs1
reg_next_pc != q_insn_rs2
reg_next_pc > q_insn_rd
reg_next_pc >= dbg_valid_insn
reg_next_pc != cached_ascii_instr
reg_next_pc != cached_insn_imm
reg_next_pc != cached_insn_rs1
reg_next_pc != cached_insn_rs2
reg_next_pc > cached_insn_rd
reg_next_pc < cpu_state
reg_next_pc < dbg_ascii_state
reg_next_pc > alu_eq
reg_next_pc > alu_ltu
reg_next_pc != cpuregs_wrdata
reg_next_pc <= orig(count_cycle)
reg_next_pc != orig(dbg_insn_addr)
reg_next_pc >= orig(mem_do_prefetch)
reg_next_pc >= orig(instr_addi)
reg_next_pc != orig(decoded_imm_j)
reg_next_pc >= orig(decoder_trigger)
reg_next_pc >= orig(decoder_pseudo_trigger)
reg_next_pc > orig(is_lui_auipc_jal)
reg_next_pc > orig(is_jalr_addi_slti_sltiu_xori_ori_andi)
reg_next_pc > orig(is_lui_auipc_jal_jalr_addi_add_sub)
reg_next_pc > orig(dbg_rs1val_valid)
reg_next_pc > orig(dbg_rs2val_valid)
reg_next_pc < orig(cpu_state)
reg_next_pc < orig(dbg_ascii_state)
reg_next_pc >= orig(latched_is_lu)
reg_op1 <= dbg_insn_opcode
reg_op1 < irq_mask
reg_op1 != irq_pending
reg_op1 >= mem_wordsize
reg_op1 >= instr_jal
reg_op1 >= instr_lw
reg_op1 >= decoded_rd
reg_op1 <= decoded_imm_j
reg_op1 >= decoder_pseudo_trigger_q
reg_op1 >= is_lui_auipc_jal
reg_op1 >= is_lb_lh_lw_lbu_lhu
reg_op1 >= is_lbu_lhu_lw
reg_op1 >= is_alu_reg_imm
reg_op1 != new_ascii_instr
reg_op1 <= dbg_ascii_instr
reg_op1 >= dbg_rs1val
reg_op1 <= q_ascii_instr
reg_op1 <= q_insn_opcode
reg_op1 <= cached_ascii_instr
reg_op1 < dbg_ascii_state
reg_op1 >= alu_shr
reg_op1 >= alu_eq
reg_op1 >= cpuregs_wrdata
reg_op1 != orig(count_cycle)
reg_op1 != orig(count_instr)
reg_op1 <= orig(decoded_imm_j)
reg_op1 >= orig(is_lui_auipc_jal)
reg_op1 != orig(new_ascii_instr)
reg_op1 >= orig(dbg_rs1val)
reg_op1 >= orig(dbg_rs2val)
reg_op1 >= orig(dbg_rs2val_valid)
reg_op1 != orig(cpu_state)
reg_op1 < orig(dbg_ascii_state)
next_insn_opcode < irq_mask
next_insn_opcode != new_ascii_instr
next_insn_opcode >= dbg_rs1val
next_insn_opcode <= q_ascii_instr
next_insn_opcode <= cached_ascii_instr
next_insn_opcode < dbg_ascii_state
next_insn_opcode != orig(count_cycle)
next_insn_opcode != orig(count_instr)
next_insn_opcode >= orig(reg_out)
next_insn_opcode != orig(new_ascii_instr)
next_insn_opcode != orig(cpu_state)
next_insn_opcode < orig(dbg_ascii_state)
next_insn_opcode >= orig(cpuregs_wrdata)
dbg_insn_opcode >= dbg_insn_addr
dbg_insn_opcode < irq_mask
dbg_insn_opcode != irq_pending
dbg_insn_opcode >= mem_wordsize
mem_wordsize % dbg_insn_opcode == 0
dbg_insn_opcode != mem_do_prefetch
dbg_insn_opcode != mem_do_rinst
dbg_insn_opcode >= instr_jal
dbg_insn_opcode >= instr_lw
dbg_insn_opcode >= instr_sw
dbg_insn_opcode != instr_addi
dbg_insn_opcode >= decoded_rd
dbg_insn_opcode >= decoded_rs1
dbg_insn_opcode >= decoded_rs2
dbg_insn_opcode != decoder_trigger
dbg_insn_opcode >= decoder_trigger_q
dbg_insn_opcode >= decoder_pseudo_trigger_q
dbg_insn_opcode >= is_lui_auipc_jal
dbg_insn_opcode >= is_lb_lh_lw_lbu_lhu
dbg_insn_opcode >= is_jalr_addi_slti_sltiu_xori_ori_andi
dbg_insn_opcode >= is_sb_sh_sw
dbg_insn_opcode >= is_lui_auipc_jal_jalr_addi_add_sub
dbg_insn_opcode >= is_lbu_lhu_lw
dbg_insn_opcode >= is_alu_reg_imm
dbg_insn_opcode != new_ascii_instr
dbg_insn_opcode >= dbg_insn_rs1
dbg_insn_opcode >= dbg_insn_rs2
dbg_insn_opcode >= dbg_insn_rd
dbg_insn_opcode >= dbg_rs1val
dbg_insn_opcode >= dbg_rs1val_valid
dbg_insn_opcode >= q_insn_rs1
dbg_insn_opcode >= q_insn_rs2
dbg_insn_opcode >= q_insn_rd
dbg_insn_opcode != dbg_valid_insn
dbg_insn_opcode >= cached_insn_opcode
dbg_insn_opcode >= cached_insn_rs1
dbg_insn_opcode >= cached_insn_rs2
dbg_insn_opcode >= cached_insn_rd
dbg_insn_opcode != cpu_state
dbg_insn_opcode < dbg_ascii_state
dbg_insn_opcode >= alu_out
dbg_insn_opcode >= alu_out_q
dbg_insn_opcode >= alu_add_sub
dbg_insn_opcode >= alu_shr
dbg_insn_opcode >= alu_eq
dbg_insn_opcode >= alu_ltu
dbg_insn_opcode >= cpuregs_wrdata
dbg_insn_opcode >= cpuregs_rs1
dbg_insn_opcode >= cpuregs_rs2
dbg_insn_opcode != orig(count_cycle)
dbg_insn_opcode != orig(count_instr)
dbg_insn_opcode != orig(reg_pc)
dbg_insn_opcode >= orig(reg_out)
dbg_insn_opcode >= orig(next_insn_opcode)
dbg_insn_opcode >= orig(dbg_insn_addr)
dbg_insn_opcode != orig(mem_do_prefetch)
dbg_insn_opcode != orig(instr_addi)
dbg_insn_opcode != orig(decoder_trigger)
dbg_insn_opcode != orig(decoder_pseudo_trigger)
dbg_insn_opcode >= orig(is_lui_auipc_jal)
dbg_insn_opcode >= orig(is_jalr_addi_slti_sltiu_xori_ori_andi)
dbg_insn_opcode >= orig(is_lui_auipc_jal_jalr_addi_add_sub)
dbg_insn_opcode != orig(new_ascii_instr)
dbg_insn_opcode >= orig(dbg_rs1val)
dbg_insn_opcode >= orig(dbg_rs2val)
dbg_insn_opcode >= orig(dbg_rs1val_valid)
dbg_insn_opcode >= orig(dbg_rs2val_valid)
dbg_insn_opcode != orig(cpu_state)
dbg_insn_opcode < orig(dbg_ascii_state)
dbg_insn_opcode != orig(latched_is_lu)
dbg_insn_opcode >= orig(cpuregs_wrdata)
dbg_insn_opcode >= orig(cpuregs_rs1)
dbg_insn_opcode >= orig(cpuregs_rs2)
dbg_insn_addr < irq_mask
dbg_insn_addr != irq_pending
dbg_insn_addr >= mem_wordsize
dbg_insn_addr >= instr_jal
dbg_insn_addr >= instr_lw
dbg_insn_addr >= instr_sw
dbg_insn_addr != instr_addi
dbg_insn_addr >= decoded_rd
dbg_insn_addr <= decoded_imm_j
dbg_insn_addr != decoder_trigger
dbg_insn_addr >= decoder_trigger_q
dbg_insn_addr >= decoder_pseudo_trigger_q
dbg_insn_addr >= is_lui_auipc_jal
dbg_insn_addr >= is_lb_lh_lw_lbu_lhu
dbg_insn_addr >= is_lbu_lhu_lw
dbg_insn_addr >= is_alu_reg_imm
dbg_insn_addr != new_ascii_instr
dbg_insn_addr <= dbg_ascii_instr
dbg_insn_addr <= q_ascii_instr
dbg_insn_addr <= q_insn_opcode
dbg_insn_addr != dbg_valid_insn
dbg_insn_addr <= cached_ascii_instr
dbg_insn_addr < cpu_state
dbg_insn_addr < dbg_ascii_state
dbg_insn_addr >= alu_eq
dbg_insn_addr < orig(count_cycle)
dbg_insn_addr != orig(mem_do_prefetch)
dbg_insn_addr != orig(instr_addi)
dbg_insn_addr <= orig(decoded_imm_j)
dbg_insn_addr >= orig(is_lui_auipc_jal)
dbg_insn_addr != orig(new_ascii_instr)
dbg_insn_addr >= orig(dbg_rs2val_valid)
dbg_insn_addr < orig(cpu_state)
dbg_insn_addr < orig(dbg_ascii_state)
irq_mask > irq_pending
irq_mask > mem_wordsize
irq_mask > mem_do_prefetch
irq_mask > mem_do_rinst
irq_mask > instr_jal
irq_mask > instr_lw
irq_mask > instr_sw
irq_mask > instr_addi
irq_mask > decoded_rd
irq_mask > decoded_rs1
irq_mask > decoded_rs2
irq_mask > decoded_imm
irq_mask > decoded_imm_j
irq_mask > decoder_trigger
irq_mask > decoder_trigger_q
irq_mask > decoder_pseudo_trigger_q
irq_mask > is_lui_auipc_jal
irq_mask > is_lb_lh_lw_lbu_lhu
irq_mask > is_jalr_addi_slti_sltiu_xori_ori_andi
irq_mask > is_sb_sh_sw
irq_mask > is_lui_auipc_jal_jalr_addi_add_sub
irq_mask > is_lbu_lhu_lw
irq_mask > is_alu_reg_imm
irq_mask > new_ascii_instr
irq_mask > dbg_ascii_instr
irq_mask > dbg_insn_rs1
irq_mask > dbg_insn_rs2
irq_mask > dbg_insn_rd
irq_mask > dbg_rs1val
irq_mask > dbg_rs1val_valid
irq_mask > q_ascii_instr
irq_mask > q_insn_imm
irq_mask > q_insn_opcode
irq_mask > q_insn_rs1
irq_mask > q_insn_rs2
irq_mask > q_insn_rd
irq_mask > dbg_valid_insn
irq_mask > cached_ascii_instr
irq_mask > cached_insn_imm
irq_mask > cached_insn_opcode
irq_mask > cached_insn_rs1
irq_mask > cached_insn_rs2
irq_mask > cached_insn_rd
irq_mask > cpu_state
irq_mask < dbg_ascii_state
irq_mask > alu_out
irq_mask > alu_out_q
irq_mask > alu_add_sub
irq_mask > alu_shl
irq_mask > alu_shr
irq_mask > alu_eq
irq_mask > alu_ltu
irq_mask > cpuregs_wrdata
irq_mask > cpuregs_rs1
irq_mask > cpuregs_rs2
irq_mask > orig(count_cycle)
irq_mask > orig(count_instr)
irq_mask > orig(reg_pc)
irq_mask > orig(reg_out)
irq_mask > orig(next_insn_opcode)
irq_mask > orig(dbg_insn_addr)
irq_mask > orig(mem_do_prefetch)
irq_mask > orig(instr_addi)
irq_mask > orig(decoded_imm_j)
irq_mask > orig(decoder_trigger)
irq_mask > orig(decoder_pseudo_trigger)
irq_mask > orig(is_lui_auipc_jal)
irq_mask > orig(is_jalr_addi_slti_sltiu_xori_ori_andi)
irq_mask > orig(is_lui_auipc_jal_jalr_addi_add_sub)
irq_mask > orig(new_ascii_instr)
irq_mask > orig(dbg_rs1val)
irq_mask > orig(dbg_rs2val)
irq_mask > orig(dbg_rs1val_valid)
irq_mask > orig(dbg_rs2val_valid)
irq_mask > orig(latched_is_lu)
irq_mask > orig(cpuregs_wrdata)
irq_mask > orig(cpuregs_rs1)
irq_mask > orig(cpuregs_rs2)
irq_pending != mem_wordsize
irq_pending <= mem_do_prefetch
irq_pending <= mem_do_rinst
irq_pending != instr_jal
irq_pending != instr_lw
irq_pending != instr_sw
irq_pending <= instr_addi
irq_pending != decoded_rd
irq_pending != decoded_rs1
irq_pending != decoded_rs2
irq_pending != decoded_imm
irq_pending != decoded_imm_j
irq_pending <= decoder_trigger
irq_pending != decoder_trigger_q
irq_pending != decoder_pseudo_trigger_q
irq_pending != is_lui_auipc_jal
irq_pending != is_lb_lh_lw_lbu_lhu
irq_pending != is_jalr_addi_slti_sltiu_xori_ori_andi
irq_pending != is_sb_sh_sw
irq_pending != is_lui_auipc_jal_jalr_addi_add_sub
irq_pending != is_lbu_lhu_lw
irq_pending != is_alu_reg_imm
irq_pending <= new_ascii_instr
irq_pending != dbg_ascii_instr
irq_pending != dbg_insn_rs1
irq_pending != dbg_insn_rs2
irq_pending != dbg_insn_rd
irq_pending != dbg_rs1val_valid
irq_pending != q_ascii_instr
irq_pending != q_insn_imm
irq_pending != q_insn_opcode
irq_pending != q_insn_rs1
irq_pending != q_insn_rs2
irq_pending != q_insn_rd
irq_pending <= dbg_valid_insn
irq_pending != cached_ascii_instr
irq_pending != cached_insn_imm
irq_pending != cached_insn_opcode
irq_pending != cached_insn_rs1
irq_pending != cached_insn_rs2
irq_pending != cached_insn_rd
irq_pending < cpu_state
irq_pending < dbg_ascii_state
irq_pending <= orig(count_cycle)
irq_pending <= orig(count_instr)
irq_pending <= orig(reg_pc)
irq_pending != orig(dbg_insn_addr)
irq_pending <= orig(mem_do_prefetch)
irq_pending <= orig(instr_addi)
irq_pending != orig(decoded_imm_j)
irq_pending <= orig(decoder_trigger)
irq_pending <= orig(decoder_pseudo_trigger)
irq_pending != orig(is_lui_auipc_jal)
irq_pending != orig(is_jalr_addi_slti_sltiu_xori_ori_andi)
irq_pending != orig(is_lui_auipc_jal_jalr_addi_add_sub)
irq_pending <= orig(new_ascii_instr)
irq_pending != orig(dbg_rs1val_valid)
irq_pending != orig(dbg_rs2val_valid)
irq_pending < orig(cpu_state)
irq_pending < orig(dbg_ascii_state)
irq_pending <= orig(latched_is_lu)
mem_wordsize <= mem_do_prefetch
mem_wordsize <= mem_do_rinst
mem_wordsize <= instr_jal
mem_wordsize <= instr_lw
mem_wordsize <= instr_sw
mem_wordsize <= instr_addi
mem_wordsize <= decoded_rd
mem_wordsize % decoded_rs1 == 0
mem_wordsize <= decoded_rs1
mem_wordsize <= decoded_rs2
mem_wordsize <= decoded_imm
mem_wordsize % decoded_imm_j == 0
mem_wordsize <= decoded_imm_j
mem_wordsize <= decoder_trigger
mem_wordsize <= decoder_trigger_q
mem_wordsize <= decoder_pseudo_trigger_q
mem_wordsize <= is_lui_auipc_jal
mem_wordsize <= is_lb_lh_lw_lbu_lhu
mem_wordsize <= is_jalr_addi_slti_sltiu_xori_ori_andi
mem_wordsize <= is_sb_sh_sw
mem_wordsize <= is_lui_auipc_jal_jalr_addi_add_sub
mem_wordsize <= is_lbu_lhu_lw
mem_wordsize <= is_alu_reg_imm
mem_wordsize <= new_ascii_instr
mem_wordsize % dbg_ascii_instr == 0
mem_wordsize <= dbg_ascii_instr
mem_wordsize <= dbg_insn_rs1
mem_wordsize <= dbg_insn_rs2
mem_wordsize <= dbg_insn_rd
mem_wordsize <= dbg_rs1val_valid
mem_wordsize % q_ascii_instr == 0
mem_wordsize <= q_ascii_instr
mem_wordsize <= q_insn_imm
mem_wordsize % q_insn_opcode == 0
mem_wordsize <= q_insn_opcode
mem_wordsize <= q_insn_rs1
mem_wordsize <= q_insn_rs2
mem_wordsize <= q_insn_rd
mem_wordsize < dbg_valid_insn
mem_wordsize % cached_ascii_instr == 0
mem_wordsize <= cached_ascii_instr
mem_wordsize <= cached_insn_imm
mem_wordsize <= cached_insn_opcode
mem_wordsize <= cached_insn_rs1
mem_wordsize <= cached_insn_rs2
mem_wordsize <= cached_insn_rd
mem_wordsize < cpu_state
mem_wordsize < dbg_ascii_state
mem_wordsize % alu_out == 0
mem_wordsize % alu_out_q == 0
mem_wordsize % alu_add_sub == 0
mem_wordsize % cpuregs_rs1 == 0
mem_wordsize < orig(count_cycle)
mem_wordsize < orig(count_instr)
mem_wordsize <= orig(reg_pc)
mem_wordsize % orig(reg_out) == 0
mem_wordsize <= orig(dbg_insn_addr)
mem_wordsize <= orig(mem_do_prefetch)
mem_wordsize <= orig(instr_addi)
mem_wordsize % orig(decoded_imm_j) == 0
mem_wordsize <= orig(decoded_imm_j)
mem_wordsize <= orig(decoder_trigger)
mem_wordsize <= orig(decoder_pseudo_trigger)
mem_wordsize <= orig(is_lui_auipc_jal)
mem_wordsize <= orig(is_jalr_addi_slti_sltiu_xori_ori_andi)
mem_wordsize <= orig(is_lui_auipc_jal_jalr_addi_add_sub)
mem_wordsize <= orig(new_ascii_instr)
mem_wordsize <= orig(dbg_rs1val_valid)
mem_wordsize <= orig(dbg_rs2val_valid)
mem_wordsize < orig(cpu_state)
mem_wordsize < orig(dbg_ascii_state)
mem_wordsize <= orig(latched_is_lu)
mem_wordsize % orig(cpuregs_wrdata) == 0
mem_do_prefetch >= instr_lw
mem_do_prefetch >= instr_sw
mem_do_prefetch != decoded_imm_j
mem_do_prefetch >= is_lbu_lhu_lw
mem_do_prefetch >= is_alu_reg_imm
mem_do_prefetch <= new_ascii_instr
mem_do_prefetch != dbg_ascii_instr
mem_do_prefetch != q_ascii_instr
mem_do_prefetch != q_insn_opcode
mem_do_prefetch <= dbg_valid_insn
mem_do_prefetch != cached_ascii_instr
mem_do_prefetch < cpu_state
mem_do_prefetch < dbg_ascii_state
mem_do_prefetch != alu_out
mem_do_prefetch % alu_out == 0
mem_do_prefetch != cpuregs_wrdata
mem_do_prefetch <= orig(count_cycle)
mem_do_prefetch <= orig(count_instr)
mem_do_prefetch <= orig(reg_pc)
mem_do_prefetch != orig(decoded_imm_j)
mem_do_prefetch <= orig(decoder_trigger)
mem_do_prefetch != orig(dbg_rs2val)
mem_do_prefetch < orig(cpu_state)
mem_do_prefetch < orig(dbg_ascii_state)
mem_do_prefetch >= orig(latched_is_lu)
mem_do_rinst >= instr_jal
mem_do_rinst != decoded_rs1
mem_do_rinst != decoded_imm_j
mem_do_rinst <= new_ascii_instr
mem_do_rinst != dbg_ascii_instr
mem_do_rinst != q_ascii_instr
mem_do_rinst != q_insn_opcode
mem_do_rinst <= dbg_valid_insn
mem_do_rinst != cached_ascii_instr
mem_do_rinst < cpu_state
mem_do_rinst < dbg_ascii_state
mem_do_rinst != alu_out
mem_do_rinst != alu_out_q
mem_do_rinst != alu_add_sub
mem_do_rinst != cpuregs_wrdata
mem_do_rinst != cpuregs_rs1
mem_do_rinst % cpuregs_rs1 == 0
mem_do_rinst <= orig(count_cycle)
mem_do_rinst <= orig(count_instr)
mem_do_rinst <= orig(reg_pc)
mem_do_rinst != orig(reg_out)
mem_do_rinst % orig(reg_out) == 0
mem_do_rinst != orig(decoded_imm_j)
mem_do_rinst <= orig(decoder_trigger)
mem_do_rinst <= orig(decoder_pseudo_trigger)
mem_do_rinst <= orig(new_ascii_instr)
mem_do_rinst < orig(cpu_state)
mem_do_rinst < orig(dbg_ascii_state)
mem_do_rinst != orig(cpuregs_wrdata)
mem_do_rinst % orig(cpuregs_wrdata) == 0
instr_jal <= decoded_rs1
instr_jal <= decoded_rs2
instr_jal <= decoded_imm
instr_jal <= decoded_imm_j
instr_jal <= decoder_trigger_q
instr_jal <= decoder_pseudo_trigger_q
instr_jal <= is_lui_auipc_jal
instr_jal <= is_lui_auipc_jal_jalr_addi_add_sub
instr_jal <= new_ascii_instr
instr_jal <= dbg_ascii_instr
instr_jal <= dbg_insn_rs1
instr_jal <= dbg_insn_rs2
instr_jal <= q_ascii_instr
instr_jal <= q_insn_opcode
instr_jal <= q_insn_rs1
instr_jal <= q_insn_rs2
instr_jal <= dbg_valid_insn
instr_jal <= cached_ascii_instr
instr_jal <= cached_insn_imm
instr_jal <= cached_insn_opcode
instr_jal <= cached_insn_rs1
instr_jal <= cached_insn_rs2
instr_jal < cpu_state
instr_jal < dbg_ascii_state
instr_jal % cpuregs_rs1 == 0
instr_jal < orig(count_cycle)
instr_jal < orig(count_instr)
instr_jal <= orig(reg_pc)
instr_jal % orig(reg_out) == 0
instr_jal <= orig(dbg_insn_addr)
instr_jal <= orig(decoded_imm_j)
instr_jal <= orig(decoder_trigger)
instr_jal <= orig(decoder_pseudo_trigger)
instr_jal <= orig(is_lui_auipc_jal)
instr_jal <= orig(is_lui_auipc_jal_jalr_addi_add_sub)
instr_jal <= orig(new_ascii_instr)
instr_jal <= orig(dbg_rs1val_valid)
instr_jal <= orig(dbg_rs2val_valid)
instr_jal < orig(cpu_state)
instr_jal < orig(dbg_ascii_state)
instr_jal % orig(cpuregs_wrdata) == 0
instr_lw <= decoded_rd
instr_lw % decoded_rs1 == 0
instr_lw <= decoded_rs1
instr_lw <= decoded_imm_j
instr_lw <= decoder_trigger_q
instr_lw <= is_lb_lh_lw_lbu_lhu
instr_lw >= is_lbu_lhu_lw
instr_lw <= new_ascii_instr
instr_lw <= dbg_ascii_instr
instr_lw <= dbg_insn_rs1
instr_lw <= dbg_insn_rd
instr_lw <= q_ascii_instr
instr_lw <= q_insn_opcode
instr_lw <= q_insn_rs1
instr_lw <= dbg_valid_insn
instr_lw <= cached_ascii_instr
instr_lw <= cached_insn_rs1
instr_lw < cpu_state
instr_lw < dbg_ascii_state
instr_lw % alu_out == 0
instr_lw % cpuregs_wrdata == 0
instr_lw < orig(count_cycle)
instr_lw < orig(count_instr)
instr_lw <= orig(reg_pc)
instr_lw % orig(reg_out) == 0
instr_lw <= orig(dbg_insn_addr)
instr_lw <= orig(decoded_imm_j)
instr_lw <= orig(decoder_trigger)
instr_lw != orig(new_ascii_instr)
instr_lw < orig(cpu_state)
instr_lw < orig(dbg_ascii_state)
instr_lw % orig(cpuregs_wrdata) == 0
instr_sw % decoded_rs1 == 0
instr_sw <= decoded_rs1
instr_sw <= decoded_rs2
instr_sw <= decoded_imm_j
instr_sw <= decoder_trigger_q
instr_sw <= is_sb_sh_sw
instr_sw <= new_ascii_instr
instr_sw <= dbg_ascii_instr
instr_sw <= dbg_insn_rs1
instr_sw <= dbg_insn_rs2
instr_sw <= q_ascii_instr
instr_sw <= q_insn_imm
instr_sw <= q_insn_opcode
instr_sw <= q_insn_rs1
instr_sw <= q_insn_rs2
instr_sw <= q_insn_rd
instr_sw <= dbg_valid_insn
instr_sw <= cached_ascii_instr
instr_sw <= cached_insn_imm
instr_sw <= cached_insn_rs1
instr_sw <= cached_insn_rs2
instr_sw <= cached_insn_rd
instr_sw < cpu_state
instr_sw < dbg_ascii_state
instr_sw % alu_out == 0
instr_sw % cpuregs_wrdata == 0
instr_sw < orig(count_cycle)
instr_sw < orig(count_instr)
instr_sw <= orig(reg_pc)
instr_sw % orig(reg_out) == 0
instr_sw <= orig(dbg_insn_addr)
instr_sw <= orig(instr_addi)
instr_sw <= orig(decoded_imm_j)
instr_sw <= orig(decoder_trigger)
instr_sw <= orig(is_jalr_addi_slti_sltiu_xori_ori_andi)
instr_sw <= orig(is_lui_auipc_jal_jalr_addi_add_sub)
instr_sw <= orig(new_ascii_instr)
instr_sw <= orig(dbg_rs1val_valid)
instr_sw < orig(cpu_state)
instr_sw < orig(dbg_ascii_state)
instr_sw % orig(cpuregs_wrdata) == 0
instr_addi != decoded_imm_j
instr_addi >= is_jalr_addi_slti_sltiu_xori_ori_andi
instr_addi >= is_alu_reg_imm
instr_addi <= new_ascii_instr
instr_addi != dbg_ascii_instr
instr_addi != dbg_insn_rs1
instr_addi >= dbg_rs1val_valid
instr_addi != q_ascii_instr
instr_addi != q_insn_opcode
instr_addi <= dbg_valid_insn
instr_addi != cached_ascii_instr
instr_addi != cached_insn_rs1
instr_addi < cpu_state
instr_addi < dbg_ascii_state
instr_addi != cpuregs_wrdata
instr_addi <= orig(count_cycle)
instr_addi <= orig(count_instr)
instr_addi != orig(dbg_insn_addr)
instr_addi >= orig(mem_do_prefetch)
instr_addi <= orig(instr_addi)
instr_addi != orig(decoded_imm_j)
instr_addi <= orig(new_ascii_instr)
instr_addi < orig(cpu_state)
instr_addi < orig(dbg_ascii_state)
instr_addi >= orig(latched_is_lu)
decoded_rd % decoded_rs1 == 0
decoded_rd <= decoded_imm_j
decoded_rd >= is_lb_lh_lw_lbu_lhu
decoded_rd >= is_lbu_lhu_lw
decoded_rd >= is_alu_reg_imm
decoded_rd != new_ascii_instr
decoded_rd <= dbg_ascii_instr
decoded_rd <= q_ascii_instr
decoded_rd <= q_insn_opcode
decoded_rd != dbg_valid_insn
decoded_rd <= cached_ascii_instr
decoded_rd < cpu_state
decoded_rd < dbg_ascii_state
decoded_rd % cpuregs_wrdata == 0
decoded_rd < orig(count_cycle)
decoded_rd <= orig(count_instr)
decoded_rd <= orig(reg_pc)
decoded_rd <= orig(dbg_insn_addr)
decoded_rd <= orig(decoded_imm_j)
decoded_rd != orig(new_ascii_instr)
decoded_rd < orig(cpu_state)
decoded_rd < orig(dbg_ascii_state)
decoded_rs1 <= decoded_imm_j
decoder_trigger % decoded_rs1 == 0
decoded_rs1 >= decoder_trigger_q
decoded_rs1 >= decoder_pseudo_trigger_q
decoded_rs1 >= is_lui_auipc_jal
decoded_rs1 >= is_lb_lh_lw_lbu_lhu
is_lb_lh_lw_lbu_lhu % decoded_rs1 == 0
decoded_rs1 >= is_jalr_addi_slti_sltiu_xori_ori_andi
decoded_rs1 >= is_sb_sh_sw
is_sb_sh_sw % decoded_rs1 == 0
decoded_rs1 >= is_lui_auipc_jal_jalr_addi_add_sub
decoded_rs1 >= is_lbu_lhu_lw
is_lbu_lhu_lw % decoded_rs1 == 0
decoded_rs1 >= is_alu_reg_imm
decoded_rs1 != new_ascii_instr
decoded_rs1 <= dbg_ascii_instr
dbg_insn_rs1 % decoded_rs1 == 0
dbg_insn_rd % decoded_rs1 == 0
dbg_rs1val_valid % decoded_rs1 == 0
decoded_rs1 >= dbg_rs1val_valid
decoded_rs1 <= q_ascii_instr
q_insn_imm % decoded_rs1 == 0
decoded_rs1 <= q_insn_opcode
q_insn_rd % decoded_rs1 == 0
decoded_rs1 <= cached_ascii_instr
cached_insn_rs1 % decoded_rs1 == 0
cached_insn_rd % decoded_rs1 == 0
decoded_rs1 < cpu_state
decoded_rs1 < dbg_ascii_state
decoded_rs1 >= alu_eq
decoded_rs1 >= alu_ltu
decoded_rs1 >= cpuregs_wrdata
decoded_rs1 < orig(count_cycle)
decoded_rs1 != orig(reg_pc)
orig(mem_do_prefetch) % decoded_rs1 == 0
decoded_rs1 <= orig(decoded_imm_j)
decoded_rs1 >= orig(is_lui_auipc_jal)
decoded_rs1 >= orig(is_jalr_addi_slti_sltiu_xori_ori_andi)
decoded_rs1 >= orig(is_lui_auipc_jal_jalr_addi_add_sub)
decoded_rs1 != orig(new_ascii_instr)
decoded_rs1 >= orig(dbg_rs1val_valid)
decoded_rs1 >= orig(dbg_rs2val_valid)
decoded_rs1 < orig(cpu_state)
decoded_rs1 < orig(dbg_ascii_state)
decoded_rs1 != orig(latched_is_lu)
decoded_rs2 <= decoded_imm_j
decoded_rs2 >= is_alu_reg_imm
decoded_rs2 <= new_ascii_instr
decoded_rs2 <= dbg_ascii_instr
decoded_rs2 <= q_ascii_instr
decoded_rs2 <= q_insn_opcode
decoded_rs2 <= cached_ascii_instr
decoded_rs2 <= cached_insn_rs1
decoded_rs2 < cpu_state
decoded_rs2 < dbg_ascii_state
decoded_rs2 >= alu_eq
decoded_rs2 < orig(count_cycle)
decoded_rs2 <= orig(decoded_imm_j)
decoded_rs2 <= orig(new_ascii_instr)
decoded_rs2 < orig(cpu_state)
decoded_rs2 < orig(dbg_ascii_state)
decoded_imm >= is_lui_auipc_jal
decoded_imm >= is_jalr_addi_slti_sltiu_xori_ori_andi
decoded_imm >= is_lui_auipc_jal_jalr_addi_add_sub
decoded_imm >= is_alu_reg_imm
decoded_imm != new_ascii_instr
decoded_imm >= dbg_rs1val_valid
decoded_imm <= cached_insn_imm
decoded_imm != cpu_state
decoded_imm < dbg_ascii_state
decoded_imm >= cpuregs_wrdata
decoded_imm != orig(count_cycle)
decoded_imm != orig(count_instr)
decoded_imm != orig(reg_pc)
decoded_imm <= orig(decoded_imm_j)
decoded_imm >= orig(dbg_rs2val)
decoded_imm != orig(cpu_state)
decoded_imm < orig(dbg_ascii_state)
decoded_imm_j != decoder_trigger
decoded_imm_j >= decoder_trigger_q
decoded_imm_j >= decoder_pseudo_trigger_q
decoded_imm_j >= is_lui_auipc_jal
decoded_imm_j >= is_lb_lh_lw_lbu_lhu
decoded_imm_j >= is_jalr_addi_slti_sltiu_xori_ori_andi
decoded_imm_j >= is_sb_sh_sw
decoded_imm_j >= is_lui_auipc_jal_jalr_addi_add_sub
decoded_imm_j >= is_lbu_lhu_lw
decoded_imm_j >= is_alu_reg_imm
decoded_imm_j != new_ascii_instr
decoded_imm_j >= dbg_insn_rs1
decoded_imm_j >= dbg_insn_rs2
decoded_imm_j >= dbg_insn_rd
decoded_imm_j >= dbg_rs1val
decoded_imm_j >= dbg_rs1val_valid
decoded_imm_j >= q_insn_rs1
decoded_imm_j >= q_insn_rs2
decoded_imm_j >= q_insn_rd
decoded_imm_j != dbg_valid_insn
decoded_imm_j >= cached_insn_rs1
decoded_imm_j >= cached_insn_rs2
decoded_imm_j >= cached_insn_rd
decoded_imm_j != cpu_state
decoded_imm_j < dbg_ascii_state
decoded_imm_j >= alu_out
decoded_imm_j >= alu_out_q
decoded_imm_j >= alu_add_sub
decoded_imm_j >= alu_shr
decoded_imm_j >= alu_eq
decoded_imm_j >= alu_ltu
decoded_imm_j >= cpuregs_wrdata
decoded_imm_j >= cpuregs_rs1
decoded_imm_j >= cpuregs_rs2
decoded_imm_j != orig(count_cycle)
decoded_imm_j != orig(count_instr)
decoded_imm_j != orig(reg_pc)
decoded_imm_j >= orig(reg_out)
decoded_imm_j >= orig(dbg_insn_addr)
decoded_imm_j != orig(mem_do_prefetch)
decoded_imm_j != orig(instr_addi)
decoded_imm_j != orig(decoder_trigger)
decoded_imm_j != orig(decoder_pseudo_trigger)
decoded_imm_j >= orig(is_lui_auipc_jal)
decoded_imm_j >= orig(is_jalr_addi_slti_sltiu_xori_ori_andi)
decoded_imm_j >= orig(is_lui_auipc_jal_jalr_addi_add_sub)
decoded_imm_j != orig(new_ascii_instr)
decoded_imm_j >= orig(dbg_rs1val)
decoded_imm_j >= orig(dbg_rs2val)
decoded_imm_j >= orig(dbg_rs1val_valid)
decoded_imm_j >= orig(dbg_rs2val_valid)
decoded_imm_j != orig(cpu_state)
decoded_imm_j < orig(dbg_ascii_state)
decoded_imm_j != orig(latched_is_lu)
decoded_imm_j >= orig(cpuregs_wrdata)
decoded_imm_j >= orig(cpuregs_rs1)
decoded_imm_j >= orig(cpuregs_rs2)
decoder_trigger != decoder_trigger_q
decoder_trigger != dbg_ascii_instr
decoder_trigger != dbg_insn_rs1
decoder_trigger >= dbg_rs1val_valid
decoder_trigger != q_ascii_instr
decoder_trigger != q_insn_opcode
decoder_trigger != q_insn_rs1
decoder_trigger <= dbg_valid_insn
decoder_trigger != cached_ascii_instr
decoder_trigger != cached_insn_rs1
decoder_trigger < cpu_state
decoder_trigger < dbg_ascii_state
decoder_trigger != cpuregs_wrdata
decoder_trigger != cpuregs_rs1
decoder_trigger <= orig(count_cycle)
decoder_trigger <= orig(count_instr)
decoder_trigger != orig(reg_out)
decoder_trigger != orig(dbg_insn_addr)
decoder_trigger >= orig(mem_do_prefetch)
decoder_trigger != orig(decoded_imm_j)
decoder_trigger <= orig(new_ascii_instr)
decoder_trigger < orig(cpu_state)
decoder_trigger < orig(dbg_ascii_state)
decoder_trigger_q >= decoder_pseudo_trigger_q
decoder_trigger_q >= is_lbu_lhu_lw
decoder_trigger_q >= is_alu_reg_imm
decoder_trigger_q <= new_ascii_instr
decoder_trigger_q <= dbg_ascii_instr
decoder_trigger_q <= dbg_insn_rs1
decoder_trigger_q <= q_ascii_instr
decoder_trigger_q <= q_insn_opcode
decoder_trigger_q <= q_insn_rs1
decoder_trigger_q <= dbg_valid_insn
decoder_trigger_q <= cached_ascii_instr
decoder_trigger_q <= cached_insn_rs1
decoder_trigger_q < cpu_state
decoder_trigger_q < dbg_ascii_state
decoder_trigger_q < orig(count_cycle)
decoder_trigger_q < orig(count_instr)
decoder_trigger_q <= orig(reg_pc)
decoder_trigger_q <= orig(dbg_insn_addr)
decoder_trigger_q <= orig(decoded_imm_j)
decoder_trigger_q <= orig(decoder_trigger)
decoder_trigger_q != orig(new_ascii_instr)
decoder_trigger_q >= orig(dbg_rs2val_valid)
decoder_trigger_q < orig(cpu_state)
decoder_trigger_q < orig(dbg_ascii_state)
decoder_pseudo_trigger_q >= is_lbu_lhu_lw
decoder_pseudo_trigger_q >= is_alu_reg_imm
decoder_pseudo_trigger_q <= new_ascii_instr
decoder_pseudo_trigger_q <= dbg_ascii_instr
decoder_pseudo_trigger_q <= dbg_insn_rs1
decoder_pseudo_trigger_q <= q_ascii_instr
decoder_pseudo_trigger_q <= q_insn_opcode
decoder_pseudo_trigger_q <= q_insn_rs1
decoder_pseudo_trigger_q <= dbg_valid_insn
decoder_pseudo_trigger_q <= cached_ascii_instr
decoder_pseudo_trigger_q <= cached_insn_opcode
decoder_pseudo_trigger_q <= cached_insn_rs1
decoder_pseudo_trigger_q < cpu_state
decoder_pseudo_trigger_q < dbg_ascii_state
decoder_pseudo_trigger_q < orig(count_cycle)
decoder_pseudo_trigger_q < orig(count_instr)
decoder_pseudo_trigger_q <= orig(reg_pc)
decoder_pseudo_trigger_q <= orig(dbg_insn_addr)
decoder_pseudo_trigger_q <= orig(decoded_imm_j)
decoder_pseudo_trigger_q <= orig(decoder_trigger)
decoder_pseudo_trigger_q <= orig(decoder_pseudo_trigger)
decoder_pseudo_trigger_q <= orig(new_ascii_instr)
decoder_pseudo_trigger_q <= orig(dbg_rs1val_valid)
decoder_pseudo_trigger_q >= orig(dbg_rs2val_valid)
decoder_pseudo_trigger_q < orig(cpu_state)
decoder_pseudo_trigger_q < orig(dbg_ascii_state)
is_lui_auipc_jal <= is_lui_auipc_jal_jalr_addi_add_sub
is_lui_auipc_jal != new_ascii_instr
is_lui_auipc_jal <= dbg_ascii_instr
is_lui_auipc_jal <= dbg_insn_rs1
is_lui_auipc_jal <= dbg_insn_rs2
is_lui_auipc_jal <= q_ascii_instr
is_lui_auipc_jal <= q_insn_opcode
is_lui_auipc_jal <= q_insn_rs1
is_lui_auipc_jal <= q_insn_rs2
is_lui_auipc_jal <= dbg_valid_insn
is_lui_auipc_jal <= cached_ascii_instr
is_lui_auipc_jal <= cached_insn_imm
is_lui_auipc_jal <= cached_insn_rs1
is_lui_auipc_jal <= cached_insn_rs2
is_lui_auipc_jal < cpu_state
is_lui_auipc_jal < dbg_ascii_state
is_lui_auipc_jal < orig(count_cycle)
is_lui_auipc_jal < orig(count_instr)
is_lui_auipc_jal <= orig(reg_pc)
is_lui_auipc_jal % orig(reg_out) == 0
is_lui_auipc_jal <= orig(dbg_insn_addr)
is_lui_auipc_jal <= orig(decoded_imm_j)
is_lui_auipc_jal <= orig(is_lui_auipc_jal)
is_lui_auipc_jal <= orig(is_lui_auipc_jal_jalr_addi_add_sub)
is_lui_auipc_jal <= orig(new_ascii_instr)
is_lui_auipc_jal < orig(cpu_state)
is_lui_auipc_jal < orig(dbg_ascii_state)
is_lui_auipc_jal % orig(cpuregs_wrdata) == 0
is_lb_lh_lw_lbu_lhu >= is_lbu_lhu_lw
is_lb_lh_lw_lbu_lhu != new_ascii_instr
is_lb_lh_lw_lbu_lhu <= dbg_ascii_instr
is_lb_lh_lw_lbu_lhu <= dbg_insn_rs1
is_lb_lh_lw_lbu_lhu <= q_ascii_instr
is_lb_lh_lw_lbu_lhu <= q_insn_opcode
is_lb_lh_lw_lbu_lhu <= q_insn_rs1
is_lb_lh_lw_lbu_lhu <= dbg_valid_insn
is_lb_lh_lw_lbu_lhu <= cached_ascii_instr
is_lb_lh_lw_lbu_lhu <= cached_insn_rs1
is_lb_lh_lw_lbu_lhu < cpu_state
is_lb_lh_lw_lbu_lhu < dbg_ascii_state
is_lb_lh_lw_lbu_lhu % cpuregs_wrdata == 0
is_lb_lh_lw_lbu_lhu < orig(count_cycle)
is_lb_lh_lw_lbu_lhu < orig(count_instr)
is_lb_lh_lw_lbu_lhu <= orig(reg_pc)
is_lb_lh_lw_lbu_lhu % orig(reg_out) == 0
is_lb_lh_lw_lbu_lhu <= orig(dbg_insn_addr)
is_lb_lh_lw_lbu_lhu <= orig(decoded_imm_j)
is_lb_lh_lw_lbu_lhu != orig(new_ascii_instr)
is_lb_lh_lw_lbu_lhu < orig(cpu_state)
is_lb_lh_lw_lbu_lhu < orig(dbg_ascii_state)
is_lb_lh_lw_lbu_lhu % orig(cpuregs_wrdata) == 0
is_jalr_addi_slti_sltiu_xori_ori_andi <= is_lui_auipc_jal_jalr_addi_add_sub
is_jalr_addi_slti_sltiu_xori_ori_andi >= is_alu_reg_imm
is_jalr_addi_slti_sltiu_xori_ori_andi <= new_ascii_instr
is_jalr_addi_slti_sltiu_xori_ori_andi <= dbg_ascii_instr
is_jalr_addi_slti_sltiu_xori_ori_andi <= dbg_insn_rs2
is_jalr_addi_slti_sltiu_xori_ori_andi <= dbg_insn_rd
is_jalr_addi_slti_sltiu_xori_ori_andi >= dbg_rs1val_valid
is_jalr_addi_slti_sltiu_xori_ori_andi <= q_ascii_instr
is_jalr_addi_slti_sltiu_xori_ori_andi <= q_insn_opcode
is_jalr_addi_slti_sltiu_xori_ori_andi <= q_insn_rd
is_jalr_addi_slti_sltiu_xori_ori_andi <= dbg_valid_insn
is_jalr_addi_slti_sltiu_xori_ori_andi <= cached_ascii_instr
is_jalr_addi_slti_sltiu_xori_ori_andi <= cached_insn_imm
is_jalr_addi_slti_sltiu_xori_ori_andi <= cached_insn_rs2
is_jalr_addi_slti_sltiu_xori_ori_andi <= cached_insn_rd
is_jalr_addi_slti_sltiu_xori_ori_andi < cpu_state
is_jalr_addi_slti_sltiu_xori_ori_andi < dbg_ascii_state
is_jalr_addi_slti_sltiu_xori_ori_andi % cpuregs_wrdata == 0
is_jalr_addi_slti_sltiu_xori_ori_andi < orig(count_cycle)
is_jalr_addi_slti_sltiu_xori_ori_andi <= orig(count_instr)
is_jalr_addi_slti_sltiu_xori_ori_andi != orig(reg_pc)
is_jalr_addi_slti_sltiu_xori_ori_andi <= orig(instr_addi)
is_jalr_addi_slti_sltiu_xori_ori_andi <= orig(decoded_imm_j)
is_jalr_addi_slti_sltiu_xori_ori_andi <= orig(is_jalr_addi_slti_sltiu_xori_ori_andi)
is_jalr_addi_slti_sltiu_xori_ori_andi <= orig(is_lui_auipc_jal_jalr_addi_add_sub)
is_jalr_addi_slti_sltiu_xori_ori_andi <= orig(new_ascii_instr)
is_jalr_addi_slti_sltiu_xori_ori_andi <= orig(dbg_rs1val_valid)
is_jalr_addi_slti_sltiu_xori_ori_andi < orig(cpu_state)
is_jalr_addi_slti_sltiu_xori_ori_andi < orig(dbg_ascii_state)
is_sb_sh_sw <= new_ascii_instr
is_sb_sh_sw <= dbg_ascii_instr
is_sb_sh_sw <= dbg_insn_rs2
is_sb_sh_sw >= dbg_rs1val_valid
is_sb_sh_sw <= q_ascii_instr
is_sb_sh_sw <= q_insn_imm
is_sb_sh_sw <= q_insn_opcode
is_sb_sh_sw <= q_insn_rs2
is_sb_sh_sw <= q_insn_rd
is_sb_sh_sw <= dbg_valid_insn
is_sb_sh_sw <= cached_ascii_instr
is_sb_sh_sw <= cached_insn_imm
is_sb_sh_sw <= cached_insn_rs2
is_sb_sh_sw <= cached_insn_rd
is_sb_sh_sw < cpu_state
is_sb_sh_sw < dbg_ascii_state
is_sb_sh_sw >= alu_eq
is_sb_sh_sw >= alu_ltu
is_sb_sh_sw % cpuregs_wrdata == 0
is_sb_sh_sw < orig(count_cycle)
is_sb_sh_sw <= orig(count_instr)
is_sb_sh_sw != orig(reg_pc)
is_sb_sh_sw <= orig(instr_addi)
is_sb_sh_sw <= orig(decoded_imm_j)
is_sb_sh_sw <= orig(is_jalr_addi_slti_sltiu_xori_ori_andi)
is_sb_sh_sw <= orig(is_lui_auipc_jal_jalr_addi_add_sub)
is_sb_sh_sw <= orig(new_ascii_instr)
is_sb_sh_sw <= orig(dbg_rs1val_valid)
is_sb_sh_sw < orig(cpu_state)
is_sb_sh_sw < orig(dbg_ascii_state)
is_lui_auipc_jal_jalr_addi_add_sub >= is_alu_reg_imm
is_lui_auipc_jal_jalr_addi_add_sub != new_ascii_instr
is_lui_auipc_jal_jalr_addi_add_sub <= dbg_ascii_instr
is_lui_auipc_jal_jalr_addi_add_sub <= dbg_insn_rs2
is_lui_auipc_jal_jalr_addi_add_sub >= dbg_rs1val_valid
is_lui_auipc_jal_jalr_addi_add_sub <= q_ascii_instr
is_lui_auipc_jal_jalr_addi_add_sub <= q_insn_opcode
is_lui_auipc_jal_jalr_addi_add_sub <= dbg_valid_insn
is_lui_auipc_jal_jalr_addi_add_sub <= cached_ascii_instr
is_lui_auipc_jal_jalr_addi_add_sub <= cached_insn_imm
is_lui_auipc_jal_jalr_addi_add_sub <= cached_insn_rs2
is_lui_auipc_jal_jalr_addi_add_sub < cpu_state
is_lui_auipc_jal_jalr_addi_add_sub < dbg_ascii_state
is_lui_auipc_jal_jalr_addi_add_sub < orig(count_cycle)
is_lui_auipc_jal_jalr_addi_add_sub <= orig(count_instr)
is_lui_auipc_jal_jalr_addi_add_sub != orig(reg_pc)
is_lui_auipc_jal_jalr_addi_add_sub <= orig(decoded_imm_j)
is_lui_auipc_jal_jalr_addi_add_sub <= orig(is_lui_auipc_jal_jalr_addi_add_sub)
is_lui_auipc_jal_jalr_addi_add_sub <= orig(new_ascii_instr)
is_lui_auipc_jal_jalr_addi_add_sub < orig(cpu_state)
is_lui_auipc_jal_jalr_addi_add_sub < orig(dbg_ascii_state)
is_lbu_lhu_lw <= new_ascii_instr
is_lbu_lhu_lw <= dbg_ascii_instr
is_lbu_lhu_lw <= dbg_insn_rs1
is_lbu_lhu_lw <= dbg_insn_rd
is_lbu_lhu_lw <= q_ascii_instr
is_lbu_lhu_lw <= q_insn_opcode
is_lbu_lhu_lw <= q_insn_rs1
is_lbu_lhu_lw <= dbg_valid_insn
is_lbu_lhu_lw <= cached_ascii_instr
is_lbu_lhu_lw <= cached_insn_opcode
is_lbu_lhu_lw <= cached_insn_rs1
is_lbu_lhu_lw <= cached_insn_rd
is_lbu_lhu_lw < cpu_state
is_lbu_lhu_lw < dbg_ascii_state
is_lbu_lhu_lw % alu_out == 0
is_lbu_lhu_lw % alu_out_q == 0
is_lbu_lhu_lw % cpuregs_wrdata == 0
is_lbu_lhu_lw < orig(count_cycle)
is_lbu_lhu_lw < orig(count_instr)
is_lbu_lhu_lw <= orig(reg_pc)
is_lbu_lhu_lw % orig(reg_out) == 0
is_lbu_lhu_lw <= orig(dbg_insn_addr)
is_lbu_lhu_lw <= orig(decoded_imm_j)
is_lbu_lhu_lw <= orig(decoder_trigger)
is_lbu_lhu_lw <= orig(decoder_pseudo_trigger)
is_lbu_lhu_lw <= orig(new_ascii_instr)
is_lbu_lhu_lw <= orig(dbg_rs1val_valid)
is_lbu_lhu_lw <= orig(dbg_rs2val_valid)
is_lbu_lhu_lw < orig(cpu_state)
is_lbu_lhu_lw < orig(dbg_ascii_state)
is_lbu_lhu_lw % orig(cpuregs_wrdata) == 0
is_alu_reg_imm <= new_ascii_instr
is_alu_reg_imm <= dbg_ascii_instr
is_alu_reg_imm <= dbg_insn_rs1
is_alu_reg_imm <= dbg_insn_rs2
is_alu_reg_imm <= dbg_insn_rd
is_alu_reg_imm <= q_ascii_instr
is_alu_reg_imm <= q_insn_opcode
is_alu_reg_imm <= q_insn_rs1
is_alu_reg_imm <= q_insn_rd
is_alu_reg_imm <= dbg_valid_insn
is_alu_reg_imm <= cached_ascii_instr
is_alu_reg_imm <= cached_insn_imm
is_alu_reg_imm <= cached_insn_opcode
is_alu_reg_imm <= cached_insn_rs1
is_alu_reg_imm <= cached_insn_rs2
is_alu_reg_imm <= cached_insn_rd
is_alu_reg_imm < cpu_state
is_alu_reg_imm < dbg_ascii_state
is_alu_reg_imm % alu_out == 0
is_alu_reg_imm % alu_out_q == 0
is_alu_reg_imm % alu_add_sub == 0
is_alu_reg_imm % cpuregs_wrdata == 0
is_alu_reg_imm < orig(count_cycle)
is_alu_reg_imm < orig(count_instr)
is_alu_reg_imm <= orig(reg_pc)
is_alu_reg_imm <= orig(dbg_insn_addr)
is_alu_reg_imm <= orig(instr_addi)
is_alu_reg_imm <= orig(decoded_imm_j)
is_alu_reg_imm <= orig(decoder_trigger)
is_alu_reg_imm <= orig(decoder_pseudo_trigger)
is_alu_reg_imm <= orig(is_jalr_addi_slti_sltiu_xori_ori_andi)
is_alu_reg_imm <= orig(is_lui_auipc_jal_jalr_addi_add_sub)
is_alu_reg_imm <= orig(new_ascii_instr)
is_alu_reg_imm <= orig(dbg_rs1val_valid)
is_alu_reg_imm < orig(cpu_state)
is_alu_reg_imm < orig(dbg_ascii_state)
is_alu_reg_imm <= orig(latched_is_lu)
new_ascii_instr % dbg_ascii_instr == 0
new_ascii_instr != dbg_insn_rs1
new_ascii_instr != dbg_insn_rs2
new_ascii_instr >= dbg_insn_rd
new_ascii_instr > dbg_rs1val
new_ascii_instr >= dbg_rs1val_valid
new_ascii_instr != q_insn_imm
new_ascii_instr != q_insn_opcode
new_ascii_instr != q_insn_rs1
new_ascii_instr != q_insn_rs2
new_ascii_instr >= q_insn_rd
new_ascii_instr != cached_insn_imm
new_ascii_instr != cached_insn_rs1
new_ascii_instr != cached_insn_rs2
new_ascii_instr >= cached_insn_rd
new_ascii_instr != cpu_state
new_ascii_instr < dbg_ascii_state
new_ascii_instr != alu_out
new_ascii_instr != alu_out_q
new_ascii_instr != alu_add_sub
new_ascii_instr >= alu_eq
new_ascii_instr >= alu_ltu
new_ascii_instr > cpuregs_wrdata
new_ascii_instr != cpuregs_rs1
new_ascii_instr >= cpuregs_rs2
new_ascii_instr > orig(reg_out)
new_ascii_instr != orig(dbg_insn_addr)
new_ascii_instr >= orig(mem_do_prefetch)
new_ascii_instr >= orig(instr_addi)
new_ascii_instr != orig(decoded_imm_j)
new_ascii_instr >= orig(decoder_trigger)
new_ascii_instr >= orig(decoder_pseudo_trigger)
new_ascii_instr != orig(is_lui_auipc_jal)
new_ascii_instr >= orig(is_jalr_addi_slti_sltiu_xori_ori_andi)
new_ascii_instr != orig(is_lui_auipc_jal_jalr_addi_add_sub)
new_ascii_instr > orig(dbg_rs1val)
new_ascii_instr > orig(dbg_rs2val)
new_ascii_instr >= orig(dbg_rs1val_valid)
new_ascii_instr >= orig(dbg_rs2val_valid)
new_ascii_instr != orig(cpu_state)
new_ascii_instr < orig(dbg_ascii_state)
new_ascii_instr >= orig(latched_is_lu)
new_ascii_instr > orig(cpuregs_wrdata)
new_ascii_instr > orig(cpuregs_rs1)
new_ascii_instr > orig(cpuregs_rs2)
dbg_ascii_instr >= dbg_insn_rs1
dbg_ascii_instr >= dbg_insn_rs2
dbg_ascii_instr >= dbg_insn_rd
dbg_ascii_instr >= dbg_rs1val
dbg_ascii_instr >= dbg_rs1val_valid
dbg_ascii_instr >= q_insn_rs1
dbg_ascii_instr >= q_insn_rs2
dbg_ascii_instr >= q_insn_rd
dbg_ascii_instr != dbg_valid_insn
dbg_ascii_instr <= cached_ascii_instr
dbg_ascii_instr >= cached_insn_rs1
dbg_ascii_instr >= cached_insn_rs2
dbg_ascii_instr >= cached_insn_rd
dbg_ascii_instr != cpu_state
dbg_ascii_instr < dbg_ascii_state
dbg_ascii_instr >= alu_out
dbg_ascii_instr >= alu_out_q
dbg_ascii_instr >= alu_add_sub
dbg_ascii_instr >= alu_shr
dbg_ascii_instr >= alu_eq
dbg_ascii_instr >= alu_ltu
dbg_ascii_instr >= cpuregs_wrdata
dbg_ascii_instr >= cpuregs_rs1
dbg_ascii_instr >= cpuregs_rs2
dbg_ascii_instr != orig(count_cycle)
dbg_ascii_instr != orig(count_instr)
dbg_ascii_instr != orig(reg_pc)
dbg_ascii_instr >= orig(reg_out)
dbg_ascii_instr >= orig(dbg_insn_addr)
dbg_ascii_instr != orig(mem_do_prefetch)
dbg_ascii_instr != orig(instr_addi)
dbg_ascii_instr != orig(decoder_trigger)
dbg_ascii_instr != orig(decoder_pseudo_trigger)
dbg_ascii_instr >= orig(is_lui_auipc_jal)
dbg_ascii_instr >= orig(is_jalr_addi_slti_sltiu_xori_ori_andi)
dbg_ascii_instr >= orig(is_lui_auipc_jal_jalr_addi_add_sub)
dbg_ascii_instr >= orig(dbg_rs1val)
dbg_ascii_instr >= orig(dbg_rs2val)
dbg_ascii_instr >= orig(dbg_rs1val_valid)
dbg_ascii_instr >= orig(dbg_rs2val_valid)
dbg_ascii_instr != orig(cpu_state)
dbg_ascii_instr < orig(dbg_ascii_state)
dbg_ascii_instr != orig(latched_is_lu)
dbg_ascii_instr >= orig(cpuregs_wrdata)
dbg_ascii_instr >= orig(cpuregs_rs1)
dbg_ascii_instr >= orig(cpuregs_rs2)
dbg_insn_rs1 <= q_ascii_instr
dbg_insn_rs1 <= q_insn_opcode
dbg_insn_rs1 <= cached_ascii_instr
dbg_insn_rs1 <= cached_insn_rs1
dbg_insn_rs1 < cpu_state
dbg_insn_rs1 < dbg_ascii_state
dbg_insn_rs1 >= alu_eq
dbg_insn_rs1 >= cpuregs_wrdata
dbg_insn_rs1 < orig(count_cycle)
dbg_insn_rs1 != orig(count_instr)
dbg_insn_rs1 != orig(mem_do_prefetch)
dbg_insn_rs1 <= orig(decoded_imm_j)
dbg_insn_rs1 >= orig(is_lui_auipc_jal)
dbg_insn_rs1 != orig(new_ascii_instr)
dbg_insn_rs1 >= orig(dbg_rs2val_valid)
dbg_insn_rs1 < orig(cpu_state)
dbg_insn_rs1 < orig(dbg_ascii_state)
dbg_insn_rs2 >= dbg_rs1val_valid
dbg_insn_rs2 <= q_ascii_instr
dbg_insn_rs2 <= q_insn_opcode
dbg_insn_rs2 <= cached_ascii_instr
dbg_insn_rs2 < cpu_state
dbg_insn_rs2 < dbg_ascii_state
dbg_insn_rs2 >= alu_eq
dbg_insn_rs2 >= alu_ltu
dbg_insn_rs2 != orig(count_cycle)
dbg_insn_rs2 != orig(reg_pc)
dbg_insn_rs2 <= orig(decoded_imm_j)
dbg_insn_rs2 >= orig(is_jalr_addi_slti_sltiu_xori_ori_andi)
dbg_insn_rs2 <= orig(new_ascii_instr)
dbg_insn_rs2 < orig(cpu_state)
dbg_insn_rs2 < orig(dbg_ascii_state)
dbg_insn_rd >= dbg_rs1val_valid
dbg_insn_rd <= q_ascii_instr
dbg_insn_rd <= q_insn_opcode
dbg_insn_rd <= cached_ascii_instr
dbg_insn_rd < cpu_state
dbg_insn_rd < dbg_ascii_state
dbg_insn_rd % cpuregs_wrdata == 0
dbg_insn_rd < orig(count_cycle)
dbg_insn_rd <= orig(count_instr)
dbg_insn_rd != orig(reg_pc)
dbg_insn_rd <= orig(decoded_imm_j)
dbg_insn_rd != orig(new_ascii_instr)
dbg_insn_rd < orig(cpu_state)
dbg_insn_rd < orig(dbg_ascii_state)
dbg_rs1val <= q_ascii_instr
dbg_rs1val <= q_insn_opcode
dbg_rs1val <= cached_ascii_instr
dbg_rs1val <= cached_insn_opcode
dbg_rs1val < cpu_state
dbg_rs1val < dbg_ascii_state
dbg_rs1val <= alu_out
dbg_rs1val <= alu_out_q
dbg_rs1val <= alu_add_sub
dbg_rs1val <= alu_shl
dbg_rs1val <= cpuregs_rs1
dbg_rs1val <= cpuregs_rs2
dbg_rs1val < orig(count_cycle)
dbg_rs1val < orig(count_instr)
dbg_rs1val <= orig(next_insn_opcode)
dbg_rs1val <= orig(decoded_imm_j)
dbg_rs1val < orig(new_ascii_instr)
dbg_rs1val <= orig(dbg_rs1val)
dbg_rs1val < orig(cpu_state)
dbg_rs1val < orig(dbg_ascii_state)
dbg_rs1val <= orig(cpuregs_wrdata)
dbg_rs1val <= orig(cpuregs_rs1)
dbg_rs1val_valid <= q_ascii_instr
dbg_rs1val_valid <= q_insn_imm
dbg_rs1val_valid <= q_insn_opcode
dbg_rs1val_valid <= q_insn_rs2
dbg_rs1val_valid <= q_insn_rd
dbg_rs1val_valid <= dbg_valid_insn
dbg_rs1val_valid <= cached_ascii_instr
dbg_rs1val_valid <= cached_insn_imm
dbg_rs1val_valid <= cached_insn_rs2
dbg_rs1val_valid <= cached_insn_rd
dbg_rs1val_valid < cpu_state
dbg_rs1val_valid < dbg_ascii_state
dbg_rs1val_valid % cpuregs_wrdata == 0
dbg_rs1val_valid < orig(count_cycle)
dbg_rs1val_valid <= orig(count_instr)
dbg_rs1val_valid != orig(reg_pc)
dbg_rs1val_valid <= orig(mem_do_prefetch)
dbg_rs1val_valid <= orig(instr_addi)
dbg_rs1val_valid <= orig(decoded_imm_j)
dbg_rs1val_valid <= orig(is_jalr_addi_slti_sltiu_xori_ori_andi)
dbg_rs1val_valid <= orig(is_lui_auipc_jal_jalr_addi_add_sub)
dbg_rs1val_valid <= orig(new_ascii_instr)
dbg_rs1val_valid <= orig(dbg_rs1val_valid)
dbg_rs1val_valid < orig(cpu_state)
dbg_rs1val_valid < orig(dbg_ascii_state)
q_ascii_instr >= q_insn_rs1
q_ascii_instr >= q_insn_rs2
q_ascii_instr >= q_insn_rd
q_ascii_instr != dbg_valid_insn
q_ascii_instr >= cached_insn_rs1
q_ascii_instr >= cached_insn_rs2
q_ascii_instr >= cached_insn_rd
q_ascii_instr != cpu_state
q_ascii_instr < dbg_ascii_state
q_ascii_instr >= alu_out
q_ascii_instr >= alu_out_q
q_ascii_instr >= alu_add_sub
q_ascii_instr >= alu_shr
q_ascii_instr >= alu_eq
q_ascii_instr >= alu_ltu
q_ascii_instr >= cpuregs_wrdata
q_ascii_instr >= cpuregs_rs1
q_ascii_instr >= cpuregs_rs2
q_ascii_instr != orig(count_cycle)
q_ascii_instr != orig(count_instr)
q_ascii_instr != orig(reg_pc)
q_ascii_instr >= orig(reg_out)
q_ascii_instr >= orig(next_insn_opcode)
q_ascii_instr >= orig(dbg_insn_addr)
q_ascii_instr != orig(mem_do_prefetch)
q_ascii_instr != orig(instr_addi)
q_ascii_instr != orig(decoder_trigger)
q_ascii_instr != orig(decoder_pseudo_trigger)
q_ascii_instr >= orig(is_lui_auipc_jal)
q_ascii_instr >= orig(is_jalr_addi_slti_sltiu_xori_ori_andi)
q_ascii_instr >= orig(is_lui_auipc_jal_jalr_addi_add_sub)
q_ascii_instr >= orig(dbg_rs1val)
q_ascii_instr >= orig(dbg_rs2val)
q_ascii_instr >= orig(dbg_rs1val_valid)
q_ascii_instr >= orig(dbg_rs2val_valid)
q_ascii_instr != orig(cpu_state)
q_ascii_instr < orig(dbg_ascii_state)
q_ascii_instr != orig(latched_is_lu)
q_ascii_instr >= orig(cpuregs_wrdata)
q_ascii_instr >= orig(cpuregs_rs1)
q_ascii_instr >= orig(cpuregs_rs2)
q_insn_imm <= cached_insn_imm
q_insn_imm != cpu_state
q_insn_imm < dbg_ascii_state
q_insn_imm >= alu_eq
q_insn_imm >= alu_ltu
q_insn_imm % cpuregs_wrdata == 0
q_insn_imm != orig(count_cycle)
q_insn_imm != orig(count_instr)
q_insn_imm != orig(reg_pc)
q_insn_imm != orig(decoder_pseudo_trigger)
q_insn_imm != orig(new_ascii_instr)
q_insn_imm != orig(cpu_state)
q_insn_imm < orig(dbg_ascii_state)
q_insn_opcode >= q_insn_rs1
q_insn_opcode >= q_insn_rs2
q_insn_opcode >= q_insn_rd
q_insn_opcode != dbg_valid_insn
q_insn_opcode >= cached_insn_rs1
q_insn_opcode >= cached_insn_rs2
q_insn_opcode >= cached_insn_rd
q_insn_opcode != cpu_state
q_insn_opcode < dbg_ascii_state
q_insn_opcode >= alu_out
q_insn_opcode >= alu_out_q
q_insn_opcode >= alu_add_sub
q_insn_opcode >= alu_shr
q_insn_opcode >= alu_eq
q_insn_opcode >= alu_ltu
q_insn_opcode >= cpuregs_wrdata
q_insn_opcode >= cpuregs_rs1
q_insn_opcode >= cpuregs_rs2
q_insn_opcode != orig(count_cycle)
q_insn_opcode != orig(count_instr)
q_insn_opcode != orig(reg_pc)
q_insn_opcode >= orig(reg_out)
q_insn_opcode >= orig(dbg_insn_addr)
q_insn_opcode != orig(mem_do_prefetch)
q_insn_opcode != orig(instr_addi)
q_insn_opcode != orig(decoder_trigger)
q_insn_opcode != orig(decoder_pseudo_trigger)
q_insn_opcode >= orig(is_lui_auipc_jal)
q_insn_opcode >= orig(is_jalr_addi_slti_sltiu_xori_ori_andi)
q_insn_opcode >= orig(is_lui_auipc_jal_jalr_addi_add_sub)
q_insn_opcode != orig(new_ascii_instr)
q_insn_opcode >= orig(dbg_rs1val)
q_insn_opcode >= orig(dbg_rs2val)
q_insn_opcode >= orig(dbg_rs1val_valid)
q_insn_opcode >= orig(dbg_rs2val_valid)
q_insn_opcode != orig(cpu_state)
q_insn_opcode < orig(dbg_ascii_state)
q_insn_opcode != orig(latched_is_lu)
q_insn_opcode >= orig(cpuregs_wrdata)
q_insn_opcode >= orig(cpuregs_rs1)
q_insn_opcode >= orig(cpuregs_rs2)
q_insn_rs1 <= cached_ascii_instr
q_insn_rs1 <= cached_insn_rs1
q_insn_rs1 < cpu_state
q_insn_rs1 < dbg_ascii_state
q_insn_rs1 >= alu_eq
q_insn_rs1 < orig(count_cycle)
q_insn_rs1 != orig(count_instr)
q_insn_rs1 != orig(mem_do_prefetch)
q_insn_rs1 <= orig(decoded_imm_j)
q_insn_rs1 >= orig(is_lui_auipc_jal)
q_insn_rs1 != orig(new_ascii_instr)
q_insn_rs1 >= orig(dbg_rs2val_valid)
q_insn_rs1 < orig(cpu_state)
q_insn_rs1 < orig(dbg_ascii_state)
q_insn_rs2 <= cached_ascii_instr
q_insn_rs2 <= cached_insn_imm
q_insn_rs2 <= cached_insn_rs2
q_insn_rs2 < cpu_state
q_insn_rs2 < dbg_ascii_state
q_insn_rs2 >= alu_eq
q_insn_rs2 >= alu_ltu
q_insn_rs2 != orig(count_cycle)
q_insn_rs2 != orig(count_instr)
q_insn_rs2 != orig(reg_pc)
q_insn_rs2 <= orig(decoded_imm_j)
q_insn_rs2 != orig(decoder_pseudo_trigger)
q_insn_rs2 >= orig(is_lui_auipc_jal)
q_insn_rs2 != orig(new_ascii_instr)
q_insn_rs2 < orig(cpu_state)
q_insn_rs2 < orig(dbg_ascii_state)
q_insn_rd <= cached_ascii_instr
q_insn_rd <= cached_insn_rd
q_insn_rd < cpu_state
q_insn_rd < dbg_ascii_state
q_insn_rd >= alu_eq
q_insn_rd >= alu_ltu
q_insn_rd % cpuregs_wrdata == 0
q_insn_rd < orig(count_cycle)
q_insn_rd <= orig(count_instr)
q_insn_rd != orig(reg_pc)
q_insn_rd <= orig(decoded_imm_j)
q_insn_rd >= orig(is_jalr_addi_slti_sltiu_xori_ori_andi)
q_insn_rd <= orig(new_ascii_instr)
q_insn_rd < orig(cpu_state)
q_insn_rd < orig(dbg_ascii_state)
dbg_valid_insn != cached_ascii_instr
dbg_valid_insn < cpu_state
dbg_valid_insn < dbg_ascii_state
dbg_valid_insn != alu_shl
dbg_valid_insn >= alu_eq
dbg_valid_insn >= alu_ltu
dbg_valid_insn != cpuregs_wrdata
dbg_valid_insn <= orig(count_cycle)
dbg_valid_insn <= orig(count_instr)
dbg_valid_insn != orig(dbg_insn_addr)
dbg_valid_insn >= orig(mem_do_prefetch)
dbg_valid_insn >= orig(instr_addi)
dbg_valid_insn != orig(decoded_imm_j)
dbg_valid_insn >= orig(decoder_trigger)
dbg_valid_insn >= orig(decoder_pseudo_trigger)
dbg_valid_insn >= orig(is_lui_auipc_jal)
dbg_valid_insn >= orig(is_jalr_addi_slti_sltiu_xori_ori_andi)
dbg_valid_insn >= orig(is_lui_auipc_jal_jalr_addi_add_sub)
dbg_valid_insn >= orig(dbg_rs1val_valid)
dbg_valid_insn >= orig(dbg_rs2val_valid)
dbg_valid_insn < orig(cpu_state)
dbg_valid_insn < orig(dbg_ascii_state)
dbg_valid_insn >= orig(latched_is_lu)
cached_ascii_instr >= cached_insn_rs1
cached_ascii_instr >= cached_insn_rs2
cached_ascii_instr >= cached_insn_rd
cached_ascii_instr != cpu_state
cached_ascii_instr < dbg_ascii_state
cached_ascii_instr >= alu_out
cached_ascii_instr >= alu_out_q
cached_ascii_instr >= alu_add_sub
cached_ascii_instr >= alu_shr
cached_ascii_instr >= alu_eq
cached_ascii_instr >= alu_ltu
cached_ascii_instr >= cpuregs_wrdata
cached_ascii_instr >= cpuregs_rs1
cached_ascii_instr >= cpuregs_rs2
cached_ascii_instr != orig(count_cycle)
cached_ascii_instr != orig(count_instr)
cached_ascii_instr != orig(reg_pc)
cached_ascii_instr >= orig(reg_out)
cached_ascii_instr >= orig(next_insn_opcode)
cached_ascii_instr >= orig(dbg_insn_addr)
cached_ascii_instr != orig(mem_do_prefetch)
cached_ascii_instr != orig(instr_addi)
cached_ascii_instr != orig(decoder_trigger)
cached_ascii_instr != orig(decoder_pseudo_trigger)
cached_ascii_instr >= orig(is_lui_auipc_jal)
cached_ascii_instr >= orig(is_jalr_addi_slti_sltiu_xori_ori_andi)
cached_ascii_instr >= orig(is_lui_auipc_jal_jalr_addi_add_sub)
orig(new_ascii_instr) % cached_ascii_instr == 0
cached_ascii_instr >= orig(dbg_rs1val)
cached_ascii_instr >= orig(dbg_rs2val)
cached_ascii_instr >= orig(dbg_rs1val_valid)
cached_ascii_instr >= orig(dbg_rs2val_valid)
cached_ascii_instr != orig(cpu_state)
cached_ascii_instr < orig(dbg_ascii_state)
cached_ascii_instr != orig(latched_is_lu)
cached_ascii_instr >= orig(cpuregs_wrdata)
cached_ascii_instr >= orig(cpuregs_rs1)
cached_ascii_instr >= orig(cpuregs_rs2)
cached_insn_imm >= cached_insn_rs2
cached_insn_imm != cpu_state
cached_insn_imm < dbg_ascii_state
cached_insn_imm >= alu_eq
cached_insn_imm >= alu_ltu
cached_insn_imm >= cpuregs_wrdata
cached_insn_imm != orig(count_cycle)
cached_insn_imm != orig(count_instr)
cached_insn_imm != orig(reg_pc)
cached_insn_imm >= orig(is_lui_auipc_jal)
cached_insn_imm >= orig(is_jalr_addi_slti_sltiu_xori_ori_andi)
cached_insn_imm >= orig(is_lui_auipc_jal_jalr_addi_add_sub)
cached_insn_imm != orig(new_ascii_instr)
cached_insn_imm >= orig(dbg_rs2val)
cached_insn_imm != orig(cpu_state)
cached_insn_imm < orig(dbg_ascii_state)
cached_insn_opcode < dbg_ascii_state
cached_insn_opcode >= alu_eq
cached_insn_opcode >= cpuregs_wrdata
cached_insn_opcode != orig(count_cycle)
cached_insn_opcode != orig(count_instr)
cached_insn_opcode >= orig(dbg_rs1val)
cached_insn_opcode >= orig(dbg_rs2val)
cached_insn_opcode >= orig(dbg_rs2val_valid)
cached_insn_opcode != orig(cpu_state)
cached_insn_opcode < orig(dbg_ascii_state)
cached_insn_rs1 < cpu_state
cached_insn_rs1 < dbg_ascii_state
cached_insn_rs1 >= alu_eq
cached_insn_rs1 >= cpuregs_wrdata
cached_insn_rs1 < orig(count_cycle)
cached_insn_rs1 != orig(count_instr)
cached_insn_rs1 != orig(mem_do_prefetch)
cached_insn_rs1 != orig(instr_addi)
cached_insn_rs1 <= orig(decoded_imm_j)
cached_insn_rs1 >= orig(is_lui_auipc_jal)
cached_insn_rs1 != orig(new_ascii_instr)
cached_insn_rs1 >= orig(dbg_rs2val_valid)
cached_insn_rs1 < orig(cpu_state)
cached_insn_rs1 < orig(dbg_ascii_state)
cached_insn_rs2 < cpu_state
cached_insn_rs2 < dbg_ascii_state
cached_insn_rs2 >= alu_eq
cached_insn_rs2 >= alu_ltu
cached_insn_rs2 != orig(count_cycle)
cached_insn_rs2 != orig(reg_pc)
cached_insn_rs2 <= orig(decoded_imm_j)
cached_insn_rs2 >= orig(is_lui_auipc_jal)
cached_insn_rs2 >= orig(is_jalr_addi_slti_sltiu_xori_ori_andi)
cached_insn_rs2 >= orig(is_lui_auipc_jal_jalr_addi_add_sub)
cached_insn_rs2 != orig(new_ascii_instr)
cached_insn_rs2 < orig(cpu_state)
cached_insn_rs2 < orig(dbg_ascii_state)
cached_insn_rd < cpu_state
cached_insn_rd < dbg_ascii_state
cached_insn_rd >= alu_eq
cached_insn_rd >= alu_ltu
cached_insn_rd % cpuregs_wrdata == 0
cached_insn_rd < orig(count_cycle)
cached_insn_rd <= orig(count_instr)
cached_insn_rd != orig(reg_pc)
cached_insn_rd <= orig(decoded_imm_j)
cached_insn_rd >= orig(is_jalr_addi_slti_sltiu_xori_ori_andi)
cached_insn_rd <= orig(new_ascii_instr)
cached_insn_rd < orig(cpu_state)
cached_insn_rd < orig(dbg_ascii_state)
cpu_state < dbg_ascii_state
cpu_state != alu_out
cpu_state != alu_shr
cpu_state > alu_eq
cpu_state > alu_ltu
cpu_state > cpuregs_wrdata
cpu_state != orig(count_cycle)
cpu_state > orig(reg_pc)
cpu_state > orig(dbg_insn_addr)
cpu_state > orig(mem_do_prefetch)
cpu_state > orig(instr_addi)
cpu_state != orig(decoded_imm_j)
cpu_state > orig(decoder_trigger)
cpu_state > orig(decoder_pseudo_trigger)
cpu_state > orig(is_lui_auipc_jal)
cpu_state > orig(is_jalr_addi_slti_sltiu_xori_ori_andi)
cpu_state > orig(is_lui_auipc_jal_jalr_addi_add_sub)
cpu_state != orig(new_ascii_instr)
cpu_state > orig(dbg_rs2val)
cpu_state > orig(dbg_rs1val_valid)
cpu_state > orig(dbg_rs2val_valid)
cpu_state <= orig(cpu_state)
cpu_state < orig(dbg_ascii_state)
cpu_state > orig(latched_is_lu)
dbg_ascii_state > alu_out
dbg_ascii_state > alu_out_q
dbg_ascii_state > alu_add_sub
dbg_ascii_state > alu_shl
dbg_ascii_state > alu_shr
dbg_ascii_state > alu_eq
dbg_ascii_state > alu_ltu
dbg_ascii_state > cpuregs_wrdata
dbg_ascii_state > cpuregs_rs1
dbg_ascii_state > cpuregs_rs2
dbg_ascii_state > orig(count_cycle)
dbg_ascii_state > orig(count_instr)
dbg_ascii_state > orig(reg_pc)
dbg_ascii_state > orig(reg_out)
dbg_ascii_state > orig(next_insn_opcode)
dbg_ascii_state > orig(dbg_insn_addr)
dbg_ascii_state > orig(mem_do_prefetch)
dbg_ascii_state > orig(instr_addi)
dbg_ascii_state > orig(decoded_imm_j)
dbg_ascii_state > orig(decoder_trigger)
dbg_ascii_state > orig(decoder_pseudo_trigger)
dbg_ascii_state > orig(is_lui_auipc_jal)
dbg_ascii_state > orig(is_jalr_addi_slti_sltiu_xori_ori_andi)
dbg_ascii_state > orig(is_lui_auipc_jal_jalr_addi_add_sub)
dbg_ascii_state > orig(new_ascii_instr)
dbg_ascii_state > orig(dbg_rs1val)
dbg_ascii_state > orig(dbg_rs2val)
dbg_ascii_state > orig(dbg_rs1val_valid)
dbg_ascii_state > orig(dbg_rs2val_valid)
dbg_ascii_state > orig(cpu_state)
dbg_ascii_state >= orig(dbg_ascii_state)
dbg_ascii_state > orig(latched_is_lu)
dbg_ascii_state > orig(cpuregs_wrdata)
dbg_ascii_state > orig(cpuregs_rs1)
dbg_ascii_state > orig(cpuregs_rs2)
alu_out <= alu_out_q
alu_out_q % alu_out == 0
alu_add_sub % alu_out == 0
alu_out <= alu_add_sub
alu_out >= cpuregs_wrdata
alu_out != orig(count_cycle)
alu_out != orig(count_instr)
alu_out <= orig(decoded_imm_j)
alu_out != orig(decoder_trigger)
alu_out != orig(decoder_pseudo_trigger)
alu_out < orig(new_ascii_instr)
alu_out != orig(cpu_state)
alu_out < orig(dbg_ascii_state)
alu_out != orig(latched_is_lu)
orig(latched_is_lu) % alu_out == 0
alu_add_sub % alu_out_q == 0
alu_out_q <= alu_add_sub
alu_out_q >= cpuregs_wrdata
alu_out_q != orig(count_cycle)
alu_out_q != orig(count_instr)
alu_out_q <= orig(decoded_imm_j)
alu_out_q != orig(decoder_pseudo_trigger)
alu_out_q != orig(new_ascii_instr)
alu_out_q != orig(cpu_state)
alu_out_q < orig(dbg_ascii_state)
alu_out_q != orig(latched_is_lu)
orig(latched_is_lu) % alu_out_q == 0
alu_add_sub >= alu_shr
alu_add_sub >= alu_eq
alu_add_sub >= alu_ltu
alu_add_sub >= cpuregs_wrdata
alu_add_sub != orig(count_cycle)
alu_add_sub != orig(count_instr)
alu_add_sub <= orig(decoded_imm_j)
alu_add_sub != orig(decoder_pseudo_trigger)
alu_add_sub != orig(new_ascii_instr)
alu_add_sub >= orig(dbg_rs2val)
alu_add_sub != orig(cpu_state)
alu_add_sub < orig(dbg_ascii_state)
alu_add_sub != orig(latched_is_lu)
orig(latched_is_lu) % alu_add_sub == 0
alu_shl >= alu_shr
alu_shl >= alu_eq
alu_shl != orig(count_cycle)
alu_shl != orig(count_instr)
alu_shl < orig(dbg_ascii_state)
alu_shr != orig(count_cycle)
alu_shr != orig(count_instr)
alu_shr <= orig(decoded_imm_j)
alu_shr != orig(cpu_state)
alu_shr < orig(dbg_ascii_state)
alu_eq % cpuregs_wrdata == 0
alu_eq < orig(count_cycle)
alu_eq < orig(count_instr)
alu_eq <= orig(reg_pc)
alu_eq <= orig(dbg_insn_addr)
alu_eq <= orig(instr_addi)
alu_eq <= orig(decoded_imm_j)
alu_eq <= orig(is_jalr_addi_slti_sltiu_xori_ori_andi)
alu_eq <= orig(is_lui_auipc_jal_jalr_addi_add_sub)
alu_eq <= orig(new_ascii_instr)
alu_eq <= orig(dbg_rs1val_valid)
alu_eq < orig(cpu_state)
alu_eq < orig(dbg_ascii_state)
alu_ltu % cpuregs_wrdata == 0
alu_ltu < orig(count_cycle)
alu_ltu <= orig(count_instr)
alu_ltu != orig(reg_pc)
alu_ltu <= orig(instr_addi)
alu_ltu <= orig(decoded_imm_j)
alu_ltu <= orig(is_jalr_addi_slti_sltiu_xori_ori_andi)
alu_ltu <= orig(is_lui_auipc_jal_jalr_addi_add_sub)
alu_ltu <= orig(new_ascii_instr)
alu_ltu <= orig(dbg_rs1val_valid)
alu_ltu < orig(cpu_state)
alu_ltu < orig(dbg_ascii_state)
cpuregs_wrdata < orig(count_cycle)
cpuregs_wrdata != orig(count_instr)
cpuregs_wrdata != orig(reg_pc)
cpuregs_wrdata != orig(mem_do_prefetch)
cpuregs_wrdata != orig(instr_addi)
cpuregs_wrdata <= orig(decoded_imm_j)
cpuregs_wrdata != orig(decoder_trigger)
cpuregs_wrdata != orig(decoder_pseudo_trigger)
orig(is_jalr_addi_slti_sltiu_xori_ori_andi) % cpuregs_wrdata == 0
cpuregs_wrdata < orig(new_ascii_instr)
cpuregs_wrdata <= orig(dbg_rs1val)
cpuregs_wrdata < orig(cpu_state)
cpuregs_wrdata < orig(dbg_ascii_state)
cpuregs_wrdata != orig(latched_is_lu)
cpuregs_rs1 != orig(count_cycle)
cpuregs_rs1 != orig(count_instr)
cpuregs_rs1 >= orig(reg_out)
cpuregs_rs1 != orig(mem_do_prefetch)
cpuregs_rs1 <= orig(decoded_imm_j)
cpuregs_rs1 != orig(new_ascii_instr)
cpuregs_rs1 != orig(cpu_state)
cpuregs_rs1 < orig(dbg_ascii_state)
cpuregs_rs1 >= orig(cpuregs_wrdata)
cpuregs_rs1 >= orig(cpuregs_rs1)
cpuregs_rs2 != orig(count_cycle)
cpuregs_rs2 != orig(count_instr)
cpuregs_rs2 <= orig(decoded_imm_j)
cpuregs_rs2 <= orig(new_ascii_instr)
cpuregs_rs2 != orig(cpu_state)
cpuregs_rs2 < orig(dbg_ascii_state)
mem_la_wstrb - 16 * count_cycle + 16 * orig(count_cycle) + 1 == 0
4.294885363E9 * mem_la_wstrb - 6.8718821184E10 * instr_jal + 16 * decoded_imm_j - 6.4423935805E10 == 0
4.294967283E9 * mem_la_wstrb + 16 * decoded_imm - 6.8719476544E10 * is_lui_auipc_jal - 6.4424509245E10 == 0
8.589934569E9 * mem_la_wstrb - 16 * q_insn_imm - 6.8719476544E10 * orig(dbg_rs1val_valid) - 6.0129541991E10 == 0
4.294967283E9 * mem_la_wstrb + 16 * cached_insn_imm - 6.8719476544E10 * orig(is_lui_auipc_jal) - 6.4424509245E10 == 0
count_cycle + irq_pending - orig(count_cycle) == 0
count_cycle - mem_wordsize - orig(count_cycle) - 1 == 0
count_cycle - dbg_valid_insn - orig(count_cycle) == 0
count_instr - orig(count_instr) - orig(decoder_trigger) == 0
4.294885363E9 * irq_pending + 4.294926324E9 * instr_jal - decoded_imm_j + 4.294926323E9 == 0
4.294967283E9 * irq_pending - decoded_imm + 4.294967284E9 * is_lui_auipc_jal + 4.294967283E9 == 0
8.589934569E9 * irq_pending + q_insn_imm + 4.294967284E9 * orig(dbg_rs1val_valid) + 4.294967285E9 == 0
4.294967283E9 * irq_pending - cached_insn_imm + 4.294967284E9 * orig(is_lui_auipc_jal) + 4.294967283E9 == 0
8.589934569E9 * mem_wordsize - q_insn_imm - 4.294967284E9 * orig(dbg_rs1val_valid) + 4.294967284E9 == 0
4.294926324E9 * instr_jal - decoded_imm_j - 4.294885363E9 * dbg_valid_insn + 4.294926323E9 == 0
337925 * decoded_rs1 - 15 * decoded_imm_j + 2.576547827E9 * cpuregs_wrdata + 2.576885737E9 == 0
decoded_imm - 4.294967284E9 * is_lui_auipc_jal + 4.294967283E9 * dbg_valid_insn - 4.294967283E9 == 0
10 * decoded_imm_j - 337925 * is_alu_reg_imm - 1717973397 * cpuregs_wrdata - 1718311312 == 0
q_insn_imm - 8.589934569E9 * dbg_valid_insn + 4.294967284E9 * orig(dbg_rs1val_valid) + 4.294967285E9 == 0
25 * q_insn_imm - 25 * cached_insn_imm + 4.294967284E9 * cpuregs_wrdata + 4.294967284E9 == 0
4.294967283E9 * dbg_valid_insn + cached_insn_imm - 4.294967284E9 * orig(is_lui_auipc_jal) - 4.294967283E9 == 0
Exiting Daikon.
