

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    1 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              3072:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      owf # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_reg_sharing_approach                    4 # Approach used register sharing (default=3)
-gpgpu_reg_share_thersh_hold                  0.1 # Thresh hold factor used for sharing (default=0.5)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                    0 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  114 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat             5000000:0 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 575.0:575.0:575.0:750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    0 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    1 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 575000000.000000:575000000.000000:575000000.000000:750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000173913043478:0.00000000173913043478:0.00000000173913043478:0.00000000133333333333
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
ab3778937a18a2a07ea2542ed27222a6  /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=laplace3d.cu
self exe links to: /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS
Running md5sum using "md5sum /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS > _cuobjdump_complete_output_kf5lXX"
Parsing file _cuobjdump_complete_output_kf5lXX
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: laplace3d.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: laplace3d.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: laplace3d.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: laplace3d.cu
Done parsing!!!
GPGPU-Sim: WARNING: Capability >= 20 are not supported in PTXPlus
	Setting forced_max_capability to 19
GPGPU-Sim PTX: __cudaRegisterFunction _Z13GPU_laplace3diiiiPfS_ : hostFun 0x0x403b00, fat_cubin_handle = 1
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant1_Z13GPU_laplace3diiiiPfS_" from 0x100 to 0x114 (global memory space) 1
GPGPU-Sim PTX: PTX uses two scalar type intruction with literal operand.
GPGPU-Sim PTX: instruction assembly for function '_Z13GPU_laplace3diiiiPfS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z13GPU_laplace3diiiiPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x058 (_1.ptx:63) @$p0.eq bra l0x00000178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190 (_1.ptx:103) l0x00000190: and.u16 $r2.lo, $r2.hi, constant1_Z13GPU_laplace3diiiiPfS_[0x0000];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x078 (_1.ptx:67) @$p0.ne bra l0x000000a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0f0 (_1.ptx:82) l0x000000f0: shl.u32 $r5, $r5, 0x00000005;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x098 (_1.ptx:71) bra l0x000000f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0f0 (_1.ptx:82) l0x000000f0: shl.u32 $r5, $r5, 0x00000005;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (_1.ptx:99) bra l0x00000190;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190 (_1.ptx:103) l0x00000190: and.u16 $r2.lo, $r2.hi, constant1_Z13GPU_laplace3diiiiPfS_[0x0000];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:114) @$p0.eq bra l0x00000220;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x220 (_1.ptx:122) l0x00000220: set.ne.s32.s32 $p1/$r4, $r8, $r124;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2a8 (_1.ptx:139) @$p1.ne bra l0x00000318;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x318 (_1.ptx:154) l0x00000318: nop;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x328 (_1.ptx:156) @$p0.eq bra l0x000003a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a0 (_1.ptx:172) l0x000003a0: nop;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3c0 (_1.ptx:176) @$p1.ne bra l0x000004b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b0 (_1.ptx:207) l0x000004b0: nop;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3d8 (_1.ptx:179) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3e8 (_1.ptx:181) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3f8 (_1.ptx:183) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x408 (_1.ptx:185) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x418 (_1.ptx:187) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x428 (_1.ptx:189) @$p1.ne bra l0x00000448;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x440 (_1.ptx:192) bra l0x00000498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x4d0 (_1.ptx:211) @$p1.ne bra l0x00000298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d8 (_1.ptx:212) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13GPU_laplace3diiiiPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13GPU_laplace3diiiiPfS_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_5HVJL3"
Running: cat _ptx_5HVJL3 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_JZC8z9
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_JZC8z9 --output-file  /dev/null 2> _ptx_5HVJL3info"
GPGPU-Sim PTX: Kernel '_Z13GPU_laplace3diiiiPfS_' : regs=17, lmem=0, smem=4080, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_5HVJL3 _ptx2_JZC8z9 _ptx_5HVJL3info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.

Grid dimensions: 256 x 256 x 100
GPGPU-Sim PTX: cudaMallocPitch (width = 1024)
GPGPU-Sim PTX: cudaMallocPitch (width = 1024)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

Copy u1 to device: 406.235992 (ms) 

 dimGrid  = 8 32 1 
 dimBlock = 32 8 1 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403b00 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13GPU_laplace3diiiiPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
kernel '_Z13GPU_laplace3diiiiPfS_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
GPGPU-Sim uArch: CTA/core = 10, limited by: regs
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 9 initialized @(10,0)
GPGPU-Sim PTX: WARNING (_1.ptx:87) ** reading undefined register '$r124' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim uArch: Shader 6 finished CTA #2 (170905,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(170906,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (170956,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(170957,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (171107,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(171108,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (171473,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(171474,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (171574,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(171575,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (172097,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(172098,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (174018,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(174019,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (174843,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(174844,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (175651,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(175652,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (175872,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(175873,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (177052,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(177053,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (177224,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(177225,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (177472,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(177473,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (178254,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(178255,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (179939,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(179940,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (180481,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(180482,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (180609,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(180610,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (181849,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(181850,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (183174,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(183175,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (183616,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(183617,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (183708,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(183709,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (184082,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(184083,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (185603,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(185604,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (187666,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(187667,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (188755,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(188756,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (189316,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(189317,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (189952,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(189953,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (191783,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(191784,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (191979,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(191980,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (192506,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(192507,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (193008,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(193009,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (193729,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(193730,0)
GPGPU-Sim uArch: Shader 7 finished CTA #8 (204319,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 8 initialized @(204320,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (204356,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(204357,0)
GPGPU-Sim uArch: Shader 5 finished CTA #8 (204853,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 8 initialized @(204854,0)
GPGPU-Sim uArch: Shader 6 finished CTA #8 (204864,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 8 initialized @(204865,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (206398,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(206399,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (211269,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(211270,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (211976,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(211977,0)
GPGPU-Sim uArch: Shader 2 finished CTA #8 (213302,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 8 initialized @(213303,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (214030,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(214031,0)
GPGPU-Sim uArch: Shader 3 finished CTA #8 (215667,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 8 initialized @(215668,0)
GPGPU-Sim uArch: Shader 12 finished CTA #8 (217329,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 8 initialized @(217330,0)
GPGPU-Sim uArch: Shader 13 finished CTA #8 (217659,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 8 initialized @(217660,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (224206,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(224207,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (224492,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(224493,0)
GPGPU-Sim uArch: Shader 11 finished CTA #8 (232646,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 8 initialized @(232647,0)
GPGPU-Sim uArch: Shader 3 finished CTA #9 (236191,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 9 initialized @(236192,0)
GPGPU-Sim uArch: Shader 6 finished CTA #9 (236384,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 9 initialized @(236385,0)
GPGPU-Sim uArch: Shader 5 finished CTA #9 (236519,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 9 initialized @(236520,0)
GPGPU-Sim uArch: Shader 4 finished CTA #9 (237117,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 9 initialized @(237118,0)
GPGPU-Sim uArch: Shader 7 finished CTA #9 (238669,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 9 initialized @(238670,0)
GPGPU-Sim uArch: Shader 8 finished CTA #9 (238736,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 9 initialized @(238737,0)
GPGPU-Sim uArch: Shader 12 finished CTA #9 (240764,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 9 initialized @(240765,0)
GPGPU-Sim uArch: Shader 13 finished CTA #9 (241552,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 9 initialized @(241553,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (243978,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(243979,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (297525,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(297526,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (297816,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(297817,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (298585,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(298586,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (299682,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(299683,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (299780,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(299781,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (301587,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(301588,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (304905,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(304906,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (308088,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(308089,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (308895,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(308896,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (309150,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(309151,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (310571,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(310572,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (311413,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(311414,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (313574,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(313575,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (354804,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(354805,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (355231,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(355232,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (355676,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(355677,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (355813,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(355814,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (356525,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(356526,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (357990,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(357991,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (358507,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(358508,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (363062,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(363063,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (363182,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(363183,0)
GPGPU-Sim uArch: Shader 9 finished CTA #8 (371589,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 8 initialized @(371590,0)
GPGPU-Sim uArch: Shader 10 finished CTA #8 (371931,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 8 initialized @(371932,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (374776,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(374777,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (374905,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(374906,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (375527,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(375528,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (375927,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(375928,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (376282,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(376283,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (376700,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(376701,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (376711,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(376712,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (378239,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(378240,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (384381,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(384382,0)
GPGPU-Sim uArch: Shader 1 finished CTA #8 (384596,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 8 initialized @(384597,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (385027,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(385028,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (385428,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(385429,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (385676,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(385677,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (386789,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(386790,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (386978,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(386979,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (395465,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(395466,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (396771,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(396772,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (398549,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(398550,0)
GPGPU-Sim uArch: Shader 2 finished CTA #9 (398714,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 9 initialized @(398715,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (398769,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(398770,0)
GPGPU-Sim uArch: Shader 1 finished CTA #9 (399117,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 9 initialized @(399118,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (399777,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(399778,0)
GPGPU-Sim uArch: Shader 0 finished CTA #8 (400955,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 8 initialized @(400956,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (401129,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(401130,0)
GPGPU-Sim uArch: Shader 10 finished CTA #9 (401737,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 9 initialized @(401738,0)
GPGPU-Sim uArch: Shader 9 finished CTA #9 (401832,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 9 initialized @(401833,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (402391,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(402392,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (405934,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(405935,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (408271,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(408272,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (409485,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(409486,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (411650,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(411651,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (412402,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(412403,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (413365,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(413366,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (414922,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(414923,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (415243,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(415244,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (415958,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(415959,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (416877,0), 9 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (418925,0), 9 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (419121,0), 9 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (419580,0), 9 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (419756,0), 9 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (419865,0), 9 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (420301,0), 8 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (420306,0), 9 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (421208,0), 9 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (423450,0), 9 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #9 (423921,0), 9 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (428310,0), 8 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #8 (430918,0), 8 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (432529,0), 9 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (435377,0), 8 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (441928,0), 8 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (442116,0), 9 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #9 (446979,0), 8 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #8 (448152,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (449911,0), 8 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (451828,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (452449,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (462849,0), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (464529,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (544368,0), 8 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (544581,0), 8 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (546284,0), 9 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (547323,0), 8 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (548369,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (550178,0), 8 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (550401,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (556241,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (556562,0), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (556783,0), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (557850,0), 8 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (560907,0), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (571856,0), 9 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (572746,0), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (572793,0), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (573403,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (575591,0), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (575827,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (576476,0), 8 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (577749,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (583577,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (583883,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (583989,0), 8 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (584338,0), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (587428,0), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #8 (589667,0), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #8 (590452,0), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (593068,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (596563,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (598639,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #8 (599064,0), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (599204,0), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (605683,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (607548,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (611007,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (617037,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #8 (619046,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #8 (619112,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #8 (619202,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (621705,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (624041,0), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #9 (631711,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #9 (632193,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (632201,0), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #9 (632251,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #9 (632268,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (635434,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (637239,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (643006,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (643932,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (645153,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (646092,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (647120,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #9 (647192,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #9 (647331,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #8 (647842,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (648219,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #9 (648450,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (648778,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (654250,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #8 (654469,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (654540,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (654960,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #9 (655050,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (663911,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (667978,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (684222,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (693875,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (703915,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (704925,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (710843,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (714104,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (716668,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (717891,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (717996,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (718149,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (718428,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (718664,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (718728,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (719507,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #8 (724056,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #8 (724169,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (724598,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (726225,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (726358,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 6 finished CTA #6 (729769,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (729924,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (730007,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (731621,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (735144,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (740517,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (742061,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (744066,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (747112,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (747948,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (750077,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #8 (750078,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (750411,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (751756,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (751843,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (751937,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #8 (758670,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (759556,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (760199,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 2 finished CTA #9 (762700,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #9 (763194,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #9 (766964,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (768932,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (776492,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (786223,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #9 (787834,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (788420,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (790002,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (791185,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (798814,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (800246,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: GPU detected kernel '_Z13GPU_laplace3diiiiPfS_' finished on shader 2.
kernel_name = _Z13GPU_laplace3diiiiPfS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 800247
gpu_sim_insn = 356907776
gpu_ipc =     445.9970
gpu_tot_sim_cycle = 800247
gpu_tot_sim_insn = 356907776
gpu_tot_ipc =     445.9970
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 665146
gpu_stall_icnt2sh    = 4157189
gpu_total_sim_rate=465937

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6993716
	L1I_total_cache_misses = 3014
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4789
L1D_cache:
	L1D_cache_core[0]: Access = 62600, Miss = 62600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 295671
	L1D_cache_core[1]: Access = 70800, Miss = 70599, Miss_rate = 0.997, Pending_hits = 78, Reservation_fails = 270542
	L1D_cache_core[2]: Access = 68600, Miss = 68584, Miss_rate = 1.000, Pending_hits = 2, Reservation_fails = 268179
	L1D_cache_core[3]: Access = 63800, Miss = 63800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 264588
	L1D_cache_core[4]: Access = 60300, Miss = 60300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 265377
	L1D_cache_core[5]: Access = 66900, Miss = 66900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 234248
	L1D_cache_core[6]: Access = 64900, Miss = 64878, Miss_rate = 1.000, Pending_hits = 7, Reservation_fails = 236470
	L1D_cache_core[7]: Access = 66600, Miss = 66600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 253579
	L1D_cache_core[8]: Access = 60900, Miss = 60891, Miss_rate = 1.000, Pending_hits = 3, Reservation_fails = 237039
	L1D_cache_core[9]: Access = 71700, Miss = 71678, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 272399
	L1D_cache_core[10]: Access = 65900, Miss = 65900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 256351
	L1D_cache_core[11]: Access = 59400, Miss = 59400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 240051
	L1D_cache_core[12]: Access = 62600, Miss = 62600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 241772
	L1D_cache_core[13]: Access = 59400, Miss = 59400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 233852
	L1D_total_cache_accesses = 904400
	L1D_total_cache_misses = 904130
	L1D_total_cache_miss_rate = 0.9997
	L1D_total_cache_pending_hits = 90
	L1D_total_cache_reservation_fails = 3570118
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.066
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 699330
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3500258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 204800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 69860
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6990702
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3014
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 
distro:
14512, 14512, 14530, 11466, 11466, 11466, 11466, 11466, 7256, 7256, 7265, 5733, 5733, 5733, 5733, 5733, 14512, 14512, 14530, 11466, 11466, 11466, 11466, 11466, 7556, 7556, 7565, 6033, 6033, 6033, 6033, 6033, 14512, 14512, 14530, 11466, 11466, 11466, 11466, 11466, 14512, 14512, 14530, 11466, 11466, 11466, 11466, 11466, 14512, 14512, 14530, 11466, 11466, 11466, 11466, 11466, 14812, 14812, 14830, 11766, 11766, 11766, 11766, 11766, 14512, 14512, 14530, 11466, 11466, 11466, 11466, 11466, 7256, 7256, 7265, 5733, 5733, 5733, 5733, 5733, 
gpgpu_n_tot_thrd_icount = 416711680
gpgpu_n_tot_w_icount = 13022240
gpgpu_n_stall_shd_mem = 3989718
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 699330
gpgpu_n_mem_write_global = 204800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8586000
gpgpu_n_store_insn = 6553600
gpgpu_n_shmem_insn = 58069600
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3989718
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6578809	W0_Idle:97055	W0_Scoreboard:1646444	W1:153600	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:6000	W10:90000	W11:0	W12:768	W13:0	W14:0	W15:0	W16:0	W17:0	W18:18000	W19:0	W20:278192	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1009656	W32:11466024
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5594640 {8:699330,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27852800 {136:204800,}
traffic_breakdown_coretomem[INST_ACC_R] = 1120 {8:140,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95108880 {136:699330,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1638400 {8:204800,}
traffic_breakdown_memtocore[INST_ACC_R] = 19040 {136:140,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1043800 n_nop=673814 n_act=43891 n_pre=43875 n_req=141110 n_rd=213952 n_write=68268 bw_util=0.5408
n_activity=994513 dram_eff=0.5676
bk0: 12320a 779453i bk1: 13496a 755734i bk2: 13060a 764531i bk3: 13488a 756246i bk4: 12198a 787027i bk5: 13544a 762102i bk6: 13320a 742040i bk7: 14674a 714945i bk8: 13226a 773888i bk9: 13942a 774973i bk10: 12250a 778652i bk11: 13306a 762531i bk12: 13244a 756903i bk13: 14638a 733017i bk14: 13414a 764135i bk15: 13832a 769215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.85131
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1043800 n_nop=675470 n_act=43799 n_pre=43783 n_req=140374 n_rd=212480 n_write=68268 bw_util=0.5379
n_activity=992488 dram_eff=0.5657
bk0: 13292a 762532i bk1: 12790a 772919i bk2: 14416a 739820i bk3: 11802a 783828i bk4: 13464a 775503i bk5: 12304a 776507i bk6: 14746a 714135i bk7: 13514a 737081i bk8: 14038a 758679i bk9: 11778a 802493i bk10: 13598a 762093i bk11: 12906a 775052i bk12: 14480a 734469i bk13: 12084a 768698i bk14: 14634a 749712i bk15: 12634a 779021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.86479
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1043800 n_nop=670464 n_act=45527 n_pre=45511 n_req=141149 n_rd=214030 n_write=68268 bw_util=0.5409
n_activity=995668 dram_eff=0.5671
bk0: 13460a 758695i bk1: 12296a 768656i bk2: 13888a 750191i bk3: 13136a 757706i bk4: 13600a 761502i bk5: 12476a 776042i bk6: 14284a 722182i bk7: 13282a 732612i bk8: 13814a 773223i bk9: 12986a 771099i bk10: 13322a 756587i bk11: 12660a 772160i bk12: 14512a 729912i bk13: 13262a 750924i bk14: 14076a 766358i bk15: 12976a 768918i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.79816
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0x831ff900, atomic=0 1 entries : 0x7feb3f393020 :  mf: uid=11677823, sid02:w38, part=3, addr=0x831ff900, load , size=128, unknown  status = IN_PARTITION_DRAM (800244), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1043800 n_nop=674132 n_act=44450 n_pre=44434 n_req=140392 n_rd=212516 n_write=68268 bw_util=0.538
n_activity=993158 dram_eff=0.5654
bk0: 12450a 779444i bk1: 13268a 758428i bk2: 11758a 784314i bk3: 14304a 737285i bk4: 12684a 775821i bk5: 13556a 766543i bk6: 13076a 746289i bk7: 14954a 707950i bk8: 11896a 801698i bk9: 13768a 760625i bk10: 13086a 769453i bk11: 13838a 754970i bk12: 12334a 768825i bk13: 14690a 726913i bk14: 12516a 781457i bk15: 14338a 753223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.81431
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1043800 n_nop=673784 n_act=43921 n_pre=43905 n_req=141095 n_rd=213926 n_write=68264 bw_util=0.5407
n_activity=994800 dram_eff=0.5673
bk0: 12342a 779553i bk1: 13850a 745752i bk2: 13052a 763095i bk3: 13648a 748755i bk4: 12058a 789930i bk5: 13542a 759345i bk6: 13250a 744215i bk7: 14806a 713549i bk8: 13308a 778071i bk9: 13710a 777012i bk10: 12634a 779820i bk11: 13354a 758376i bk12: 13260a 764107i bk13: 14266a 727059i bk14: 13066a 776308i bk15: 13780a 769635i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.85732
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1043800 n_nop=676626 n_act=43263 n_pre=43247 n_req=140332 n_rd=212400 n_write=68264 bw_util=0.5378
n_activity=991994 dram_eff=0.5659
bk0: 13184a 768588i bk1: 13212a 766208i bk2: 14504a 743541i bk3: 11690a 782683i bk4: 13198a 780889i bk5: 12106a 774858i bk6: 14840a 721552i bk7: 13242a 738140i bk8: 13834a 769856i bk9: 11926a 796558i bk10: 13934a 761501i bk11: 13232a 767794i bk12: 14582a 745303i bk13: 12116a 767055i bk14: 14558a 758147i bk15: 12242a 781433i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.80787

========= L2 cache stats =========
L2_cache_bank[0]: Access = 70026, Miss = 51516, Miss_rate = 0.736, Pending_hits = 1374, Reservation_fails = 3194
L2_cache_bank[1]: Access = 80662, Miss = 55460, Miss_rate = 0.688, Pending_hits = 2475, Reservation_fails = 7657
L2_cache_bank[2]: Access = 80696, Miss = 56334, Miss_rate = 0.698, Pending_hits = 2288, Reservation_fails = 12000
L2_cache_bank[3]: Access = 70051, Miss = 49906, Miss_rate = 0.712, Pending_hits = 1714, Reservation_fails = 2717
L2_cache_bank[4]: Access = 80693, Miss = 55478, Miss_rate = 0.688, Pending_hits = 2488, Reservation_fails = 6947
L2_cache_bank[5]: Access = 70000, Miss = 51537, Miss_rate = 0.736, Pending_hits = 1390, Reservation_fails = 4419
L2_cache_bank[6]: Access = 70078, Miss = 49900, Miss_rate = 0.712, Pending_hits = 1719, Reservation_fails = 2693
L2_cache_bank[7]: Access = 80666, Miss = 56358, Miss_rate = 0.699, Pending_hits = 2360, Reservation_fails = 10664
L2_cache_bank[8]: Access = 70020, Miss = 51485, Miss_rate = 0.735, Pending_hits = 1418, Reservation_fails = 5864
L2_cache_bank[9]: Access = 80662, Miss = 55478, Miss_rate = 0.688, Pending_hits = 2557, Reservation_fails = 7655
L2_cache_bank[10]: Access = 80666, Miss = 56317, Miss_rate = 0.698, Pending_hits = 2296, Reservation_fails = 9398
L2_cache_bank[11]: Access = 70050, Miss = 49883, Miss_rate = 0.712, Pending_hits = 1710, Reservation_fails = 3035
L2_total_cache_accesses = 904270
L2_total_cache_misses = 639652
L2_total_cache_miss_rate = 0.7074
L2_total_cache_pending_hits = 23789
L2_total_cache_reservation_fails = 76243
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 240720
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23768
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 434842
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 56227
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 204800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 19542
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 109
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 474
L2_cache_data_port_util = 0.100
L2_cache_fill_port_util = 0.266

icnt_total_pkts_mem_to_simt=3702150
icnt_total_pkts_simt_to_mem=1723470
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.8044
	minimum = 6
	maximum = 436
Network latency average = 18.9121
	minimum = 6
	maximum = 412
Slowest packet = 612565
Flit latency average = 15.5408
	minimum = 6
	maximum = 412
Slowest flit = 1837273
Fragmentation average = 0.057725
	minimum = 0
	maximum = 373
Injected packet rate average = 0.0869222
	minimum = 0.0742396 (at node 11)
	maximum = 0.100839 (at node 16)
Accepted packet rate average = 0.0869222
	minimum = 0.0742396 (at node 11)
	maximum = 0.100839 (at node 16)
Injected flit rate average = 0.260767
	minimum = 0.142219 (at node 11)
	maximum = 0.418881 (at node 16)
Accepted flit rate average= 0.260767
	minimum = 0.172777 (at node 19)
	maximum = 0.367936 (at node 9)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.8044 (1 samples)
	minimum = 6 (1 samples)
	maximum = 436 (1 samples)
Network latency average = 18.9121 (1 samples)
	minimum = 6 (1 samples)
	maximum = 412 (1 samples)
Flit latency average = 15.5408 (1 samples)
	minimum = 6 (1 samples)
	maximum = 412 (1 samples)
Fragmentation average = 0.057725 (1 samples)
	minimum = 0 (1 samples)
	maximum = 373 (1 samples)
Injected packet rate average = 0.0869222 (1 samples)
	minimum = 0.0742396 (1 samples)
	maximum = 0.100839 (1 samples)
Accepted packet rate average = 0.0869222 (1 samples)
	minimum = 0.0742396 (1 samples)
	maximum = 0.100839 (1 samples)
Injected flit rate average = 0.260767 (1 samples)
	minimum = 0.142219 (1 samples)
	maximum = 0.418881 (1 samples)
Accepted flit rate average = 0.260767 (1 samples)
	minimum = 0.172777 (1 samples)
	maximum = 0.367936 (1 samples)
Injected packet size average = 3 (1 samples)
Accepted packet size average = 3 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 12 min, 46 sec (766 sec)
gpgpu_simulation_rate = 465937 (inst/sec)
gpgpu_simulation_rate = 1044 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

1x GPU_laplace3d: 765201.000000 (ms) 

Copy u2 to host: 366.450012 (ms) 

1x Gold_laplace3d: 13.255000 (ms) 
 

 rms error = 0.000000 
CUDA_SAFE_CALL( cudaFree(d_u1) );
CUDA_SAFE_CALL( cudaFree(d_u2) );
free(h_u1);
free(h_u2);
free(h_u3);

Press ENTER to exit...
