// Seed: 2819927116
module module_0 (
    output supply1 id_0,
    output tri1 id_1,
    input uwire id_2
);
  wire id_4;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_2,
      id_1
  );
endmodule
module module_1 (
    input tri id_0,
    output supply0 id_1
);
  reg id_3 = 1'h0;
  always @(negedge id_3) begin : LABEL_0
    id_3 <= -1;
  end
  logic id_4 = id_4 == 1'b0;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0
  );
endmodule
module module_2 (
    input wand id_0,
    input wire id_1,
    output tri1 id_2,
    input tri0 id_3,
    output supply1 id_4
    , id_6
);
  assign id_2 = -1 * -1 - id_6;
  assign module_0.id_2 = 0;
  assign id_6 = id_6;
endmodule
