{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529609037822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529609037826 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 21 16:23:57 2018 " "Processing started: Thu Jun 21 16:23:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529609037826 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1529609037826 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1529609037827 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1529609038739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32bitsRegister/reg32bits_TB.v 1 1 " "Found 1 design units, including 1 entities, in source file 32bitsRegister/reg32bits_TB.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32bits_TB " "Found entity 1: reg32bits_TB" {  } { { "32bitsRegister/reg32bits_TB.v" "" { Text "/home/pedro/odilon/mips/32bitsRegister/reg32bits_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529609038884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529609038884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32bitsRegister/reg32bits.v 1 1 " "Found 1 design units, including 1 entities, in source file 32bitsRegister/reg32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32bits " "Found entity 1: reg32bits" {  } { { "32bitsRegister/reg32bits.v" "" { Text "/home/pedro/odilon/mips/32bitsRegister/reg32bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529609038886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529609038886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterFile/registerfile_TB.v 1 1 " "Found 1 design units, including 1 entities, in source file RegisterFile/registerfile_TB.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile_TB " "Found entity 1: registerfile_TB" {  } { { "RegisterFile/registerfile_TB.v" "" { Text "/home/pedro/odilon/mips/RegisterFile/registerfile_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529609038888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529609038888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterFile/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file RegisterFile/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "RegisterFile/registerfile.v" "" { Text "/home/pedro/odilon/mips/RegisterFile/registerfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529609038889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529609038889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC/pc_TB.v 1 1 " "Found 1 design units, including 1 entities, in source file PC/pc_TB.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_TB " "Found entity 1: pc_TB" {  } { { "PC/pc_TB.v" "" { Text "/home/pedro/odilon/mips/PC/pc_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529609038890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529609038890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file PC/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "PC/pc.v" "" { Text "/home/pedro/odilon/mips/PC/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529609038891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529609038891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX/mux_TB.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX/mux_TB.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_TB " "Found entity 1: mux_TB" {  } { { "MUX/mux_TB.v" "" { Text "/home/pedro/odilon/mips/MUX/mux_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529609038893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529609038893 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux MUX/mux.v " "Entity \"mux\" obtained from \"MUX/mux.v\" instead of from Quartus II megafunction library" {  } { { "MUX/mux.v" "" { Text "/home/pedro/odilon/mips/MUX/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1529609038894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "MUX/mux.v" "" { Text "/home/pedro/odilon/mips/MUX/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529609038894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529609038894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMemory/instructionmemory_TB.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionMemory/instructionmemory_TB.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionmemory_TB " "Found entity 1: instructionmemory_TB" {  } { { "InstructionMemory/instructionmemory_TB.v" "" { Text "/home/pedro/odilon/mips/InstructionMemory/instructionmemory_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529609038895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529609038895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMemory/instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionMemory/instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionmemory " "Found entity 1: instructionmemory" {  } { { "InstructionMemory/instructionmemory.v" "" { Text "/home/pedro/odilon/mips/InstructionMemory/instructionmemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529609038897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529609038897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Extend/extend_TB.v 1 1 " "Found 1 design units, including 1 entities, in source file Extend/extend_TB.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend_TB " "Found entity 1: extend_TB" {  } { { "Extend/extend_TB.v" "" { Text "/home/pedro/odilon/mips/Extend/extend_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529609038909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529609038909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Extend/extend.v 1 1 " "Found 1 design units, including 1 entities, in source file Extend/extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "Extend/extend.v" "" { Text "/home/pedro/odilon/mips/Extend/extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529609038911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529609038911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMemory/datamemory_TB.v 1 1 " "Found 1 design units, including 1 entities, in source file DataMemory/datamemory_TB.v" { { "Info" "ISGN_ENTITY_NAME" "1 datamemory_TB " "Found entity 1: datamemory_TB" {  } { { "DataMemory/datamemory_TB.v" "" { Text "/home/pedro/odilon/mips/DataMemory/datamemory_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529609038913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529609038913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMemory/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file DataMemory/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 datamemory " "Found entity 1: datamemory" {  } { { "DataMemory/datamemory.v" "" { Text "/home/pedro/odilon/mips/DataMemory/datamemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529609038915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529609038915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Control/control_TB.v 1 1 " "Found 1 design units, including 1 entities, in source file Control/control_TB.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_TB " "Found entity 1: control_TB" {  } { { "Control/control_TB.v" "" { Text "/home/pedro/odilon/mips/Control/control_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529609038917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529609038917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Control/control.v 1 1 " "Found 1 design units, including 1 entities, in source file Control/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529609038918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529609038918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/alu_TB.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU/alu_TB.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_TB " "Found entity 1: alu_TB" {  } { { "ALU/alu_TB.v" "" { Text "/home/pedro/odilon/mips/ALU/alu_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529609038920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529609038920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU/alu.v" "" { Text "/home/pedro/odilon/mips/ALU/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529609038921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529609038921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "/home/pedro/odilon/mips/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529609038923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529609038923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_TB.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_TB.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_TB " "Found entity 1: cpu_TB" {  } { { "cpu_TB.v" "" { Text "/home/pedro/odilon/mips/cpu_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529609038925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529609038925 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1529609039044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:PC " "Elaborating entity \"pc\" for hierarchy \"pc:PC\"" {  } { { "cpu.v" "PC" { Text "/home/pedro/odilon/mips/cpu.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609039056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionmemory instructionmemory:InstructionMemory " "Elaborating entity \"instructionmemory\" for hierarchy \"instructionmemory:InstructionMemory\"" {  } { { "cpu.v" "InstructionMemory" { Text "/home/pedro/odilon/mips/cpu.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609039060 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionMem.data_a 0 instructionmemory.v(7) " "Net \"instructionMem.data_a\" at instructionmemory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory/instructionmemory.v" "" { Text "/home/pedro/odilon/mips/InstructionMemory/instructionmemory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1529609039077 "|cpu|instructionmemory:InstructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionMem.waddr_a 0 instructionmemory.v(7) " "Net \"instructionMem.waddr_a\" at instructionmemory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory/instructionmemory.v" "" { Text "/home/pedro/odilon/mips/InstructionMemory/instructionmemory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1529609039078 "|cpu|instructionmemory:InstructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionMem.we_a 0 instructionmemory.v(7) " "Net \"instructionMem.we_a\" at instructionmemory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory/instructionmemory.v" "" { Text "/home/pedro/odilon/mips/InstructionMemory/instructionmemory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1529609039078 "|cpu|instructionmemory:InstructionMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:Control " "Elaborating entity \"control\" for hierarchy \"control:Control\"" {  } { { "cpu.v" "Control" { Text "/home/pedro/odilon/mips/cpu.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609039102 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 control.v(35) " "Verilog HDL assignment warning at control.v(35): truncated value with size 5 to match size of target (4)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529609039104 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 control.v(36) " "Verilog HDL assignment warning at control.v(36): truncated value with size 5 to match size of target (4)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529609039104 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 control.v(37) " "Verilog HDL assignment warning at control.v(37): truncated value with size 5 to match size of target (4)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529609039104 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 control.v(42) " "Verilog HDL assignment warning at control.v(42): truncated value with size 5 to match size of target (4)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529609039104 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 control.v(43) " "Verilog HDL assignment warning at control.v(43): truncated value with size 5 to match size of target (4)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529609039105 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 control.v(44) " "Verilog HDL assignment warning at control.v(44): truncated value with size 5 to match size of target (4)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529609039105 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 control.v(49) " "Verilog HDL assignment warning at control.v(49): truncated value with size 5 to match size of target (4)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529609039105 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 control.v(50) " "Verilog HDL assignment warning at control.v(50): truncated value with size 5 to match size of target (4)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529609039105 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 control.v(51) " "Verilog HDL assignment warning at control.v(51): truncated value with size 5 to match size of target (4)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529609039105 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 control.v(56) " "Verilog HDL assignment warning at control.v(56): truncated value with size 5 to match size of target (4)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529609039105 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 control.v(57) " "Verilog HDL assignment warning at control.v(57): truncated value with size 5 to match size of target (4)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529609039105 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 control.v(58) " "Verilog HDL assignment warning at control.v(58): truncated value with size 5 to match size of target (4)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529609039105 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 control.v(63) " "Verilog HDL assignment warning at control.v(63): truncated value with size 5 to match size of target (4)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529609039105 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 control.v(64) " "Verilog HDL assignment warning at control.v(64): truncated value with size 5 to match size of target (4)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529609039105 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 control.v(65) " "Verilog HDL assignment warning at control.v(65): truncated value with size 5 to match size of target (4)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529609039105 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 control.v(70) " "Verilog HDL assignment warning at control.v(70): truncated value with size 5 to match size of target (4)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529609039105 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 control.v(71) " "Verilog HDL assignment warning at control.v(71): truncated value with size 5 to match size of target (4)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529609039106 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 control.v(72) " "Verilog HDL assignment warning at control.v(72): truncated value with size 5 to match size of target (4)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529609039106 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 control.v(77) " "Verilog HDL assignment warning at control.v(77): truncated value with size 5 to match size of target (4)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529609039106 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 control.v(78) " "Verilog HDL assignment warning at control.v(78): truncated value with size 5 to match size of target (4)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529609039106 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 control.v(79) " "Verilog HDL assignment warning at control.v(79): truncated value with size 5 to match size of target (4)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529609039106 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 control.v(92) " "Verilog HDL assignment warning at control.v(92): truncated value with size 5 to match size of target (4)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529609039106 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 control.v(94) " "Verilog HDL assignment warning at control.v(94): truncated value with size 5 to match size of target (4)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529609039106 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 control.v(98) " "Verilog HDL assignment warning at control.v(98): truncated value with size 5 to match size of target (4)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529609039106 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 control.v(99) " "Verilog HDL assignment warning at control.v(99): truncated value with size 5 to match size of target (4)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529609039106 "|control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regSrc1 control.v(23) " "Verilog HDL Always Construct warning at control.v(23): inferring latch(es) for variable \"regSrc1\", which holds its previous value in one or more paths through the always construct" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1529609039106 "|control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regSrc2 control.v(23) " "Verilog HDL Always Construct warning at control.v(23): inferring latch(es) for variable \"regSrc2\", which holds its previous value in one or more paths through the always construct" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1529609039106 "|control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regDest control.v(23) " "Verilog HDL Always Construct warning at control.v(23): inferring latch(es) for variable \"regDest\", which holds its previous value in one or more paths through the always construct" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1529609039106 "|control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controlSignal control.v(23) " "Verilog HDL Always Construct warning at control.v(23): inferring latch(es) for variable \"controlSignal\", which holds its previous value in one or more paths through the always construct" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1529609039107 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlSignal\[0\] control.v(91) " "Inferred latch for \"controlSignal\[0\]\" at control.v(91)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529609039107 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlSignal\[1\] control.v(91) " "Inferred latch for \"controlSignal\[1\]\" at control.v(91)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529609039107 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlSignal\[2\] control.v(91) " "Inferred latch for \"controlSignal\[2\]\" at control.v(91)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529609039107 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlSignal\[3\] control.v(91) " "Inferred latch for \"controlSignal\[3\]\" at control.v(91)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529609039107 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlSignal\[4\] control.v(91) " "Inferred latch for \"controlSignal\[4\]\" at control.v(91)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529609039107 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlSignal\[5\] control.v(91) " "Inferred latch for \"controlSignal\[5\]\" at control.v(91)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529609039107 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlSignal\[6\] control.v(91) " "Inferred latch for \"controlSignal\[6\]\" at control.v(91)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529609039107 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlSignal\[7\] control.v(91) " "Inferred latch for \"controlSignal\[7\]\" at control.v(91)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529609039107 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlSignal\[8\] control.v(91) " "Inferred latch for \"controlSignal\[8\]\" at control.v(91)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529609039107 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlSignal\[9\] control.v(91) " "Inferred latch for \"controlSignal\[9\]\" at control.v(91)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529609039107 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlSignal\[10\] control.v(91) " "Inferred latch for \"controlSignal\[10\]\" at control.v(91)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529609039107 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlSignal\[11\] control.v(91) " "Inferred latch for \"controlSignal\[11\]\" at control.v(91)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529609039108 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlSignal\[12\] control.v(91) " "Inferred latch for \"controlSignal\[12\]\" at control.v(91)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529609039108 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlSignal\[13\] control.v(91) " "Inferred latch for \"controlSignal\[13\]\" at control.v(91)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529609039108 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlSignal\[14\] control.v(91) " "Inferred latch for \"controlSignal\[14\]\" at control.v(91)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529609039108 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlSignal\[15\] control.v(91) " "Inferred latch for \"controlSignal\[15\]\" at control.v(91)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529609039108 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlSignal\[16\] control.v(91) " "Inferred latch for \"controlSignal\[16\]\" at control.v(91)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529609039108 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlSignal\[17\] control.v(91) " "Inferred latch for \"controlSignal\[17\]\" at control.v(91)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529609039108 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlSignal\[18\] control.v(91) " "Inferred latch for \"controlSignal\[18\]\" at control.v(91)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529609039108 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlSignal\[19\] control.v(91) " "Inferred latch for \"controlSignal\[19\]\" at control.v(91)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529609039108 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlSignal\[20\] control.v(91) " "Inferred latch for \"controlSignal\[20\]\" at control.v(91)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529609039108 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlSignal\[21\] control.v(91) " "Inferred latch for \"controlSignal\[21\]\" at control.v(91)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529609039108 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlSignal\[22\] control.v(91) " "Inferred latch for \"controlSignal\[22\]\" at control.v(91)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529609039108 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlSignal\[23\] control.v(91) " "Inferred latch for \"controlSignal\[23\]\" at control.v(91)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529609039109 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlSignal\[24\] control.v(91) " "Inferred latch for \"controlSignal\[24\]\" at control.v(91)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529609039109 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlSignal\[25\] control.v(91) " "Inferred latch for \"controlSignal\[25\]\" at control.v(91)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529609039109 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlSignal\[26\] control.v(91) " "Inferred latch for \"controlSignal\[26\]\" at control.v(91)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529609039109 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlSignal\[27\] control.v(91) " "Inferred latch for \"controlSignal\[27\]\" at control.v(91)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529609039109 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlSignal\[28\] control.v(91) " "Inferred latch for \"controlSignal\[28\]\" at control.v(91)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529609039109 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlSignal\[29\] control.v(91) " "Inferred latch for \"controlSignal\[29\]\" at control.v(91)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529609039109 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlSignal\[30\] control.v(91) " "Inferred latch for \"controlSignal\[30\]\" at control.v(91)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529609039109 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlSignal\[31\] control.v(91) " "Inferred latch for \"controlSignal\[31\]\" at control.v(91)" {  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529609039109 "|control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend extend:Extend " "Elaborating entity \"extend\" for hierarchy \"extend:Extend\"" {  } { { "cpu.v" "Extend" { Text "/home/pedro/odilon/mips/cpu.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609039111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile registerfile:RegisterFile " "Elaborating entity \"registerfile\" for hierarchy \"registerfile:RegisterFile\"" {  } { { "cpu.v" "RegisterFile" { Text "/home/pedro/odilon/mips/cpu.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609039114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:MUX1 " "Elaborating entity \"mux\" for hierarchy \"mux:MUX1\"" {  } { { "cpu.v" "MUX1" { Text "/home/pedro/odilon/mips/cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609039125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU " "Elaborating entity \"alu\" for hierarchy \"alu:ALU\"" {  } { { "cpu.v" "ALU" { Text "/home/pedro/odilon/mips/cpu.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609039128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamemory datamemory:DataMemory " "Elaborating entity \"datamemory\" for hierarchy \"datamemory:DataMemory\"" {  } { { "cpu.v" "DataMemory" { Text "/home/pedro/odilon/mips/cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609039131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32bits reg32bits:RegCtrl0 " "Elaborating entity \"reg32bits\" for hierarchy \"reg32bits:RegCtrl0\"" {  } { { "cpu.v" "RegCtrl0" { Text "/home/pedro/odilon/mips/cpu.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609039136 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1025 /home/pedro/odilon/mips/db/CPU.ram0_datamemory_1d545f57.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1025) in the Memory Initialization File \"/home/pedro/odilon/mips/db/CPU.ram0_datamemory_1d545f57.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1529609039894 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/pedro/odilon/mips/db/CPU.ram0_datamemory_1d545f57.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/pedro/odilon/mips/db/CPU.ram0_datamemory_1d545f57.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1529609039924 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "datamemory:DataMemory\|mem_rtl_0 " "Inferred RAM node \"datamemory:DataMemory\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1529609039924 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "instructionmemory:InstructionMemory\|instructionMem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"instructionmemory:InstructionMemory\|instructionMem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1529609040604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1529609040604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1529609040604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1529609040604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1529609040604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1529609040604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1529609040604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1529609040604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1529609040604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/CPU.ram0_instructionmemory_56655cf4.hdl.mif " "Parameter INIT_FILE set to db/CPU.ram0_instructionmemory_56655cf4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1529609040604 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1529609040604 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datamemory:DataMemory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"datamemory:DataMemory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1529609040604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1529609040604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1529609040604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1025 " "Parameter NUMWORDS_A set to 1025" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1529609040604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1529609040604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1529609040604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1025 " "Parameter NUMWORDS_B set to 1025" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1529609040604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1529609040604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1529609040604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1529609040604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1529609040604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1529609040604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1529609040604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1529609040604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/CPU.ram0_datamemory_1d545f57.hdl.mif " "Parameter INIT_FILE set to db/CPU.ram0_datamemory_1d545f57.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1529609040604 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1529609040604 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1529609040604 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1529609040604 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:ALU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:ALU\|Div0\"" {  } { { "ALU/alu.v" "Div0" { Text "/home/pedro/odilon/mips/ALU/alu.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529609040608 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "alu:ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"alu:ALU\|Mult0\"" {  } { { "ALU/alu.v" "Mult0" { Text "/home/pedro/odilon/mips/ALU/alu.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529609040608 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1529609040608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionmemory:InstructionMemory\|altsyncram:instructionMem_rtl_0 " "Elaborated megafunction instantiation \"instructionmemory:InstructionMemory\|altsyncram:instructionMem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529609040793 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionmemory:InstructionMemory\|altsyncram:instructionMem_rtl_0 " "Instantiated megafunction \"instructionmemory:InstructionMemory\|altsyncram:instructionMem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609040793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609040793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609040793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609040793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609040793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609040793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609040793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609040793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609040793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/CPU.ram0_instructionmemory_56655cf4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/CPU.ram0_instructionmemory_56655cf4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609040793 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529609040793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cg71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cg71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cg71 " "Found entity 1: altsyncram_cg71" {  } { { "db/altsyncram_cg71.tdf" "" { Text "/home/pedro/odilon/mips/db/altsyncram_cg71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529609040874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529609040874 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/pedro/odilon/mips/db/CPU.ram0_instructionmemory_56655cf4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/pedro/odilon/mips/db/CPU.ram0_instructionmemory_56655cf4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/pedro/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1529609040890 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/pedro/odilon/mips/db/CPU.ram0_instructionmemory_56655cf4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/pedro/odilon/mips/db/CPU.ram0_instructionmemory_56655cf4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/pedro/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1529609040893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datamemory:DataMemory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"datamemory:DataMemory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529609040952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datamemory:DataMemory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"datamemory:DataMemory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609040952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609040952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609040952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1025 " "Parameter \"NUMWORDS_A\" = \"1025\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609040952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609040952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609040952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1025 " "Parameter \"NUMWORDS_B\" = \"1025\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609040952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609040952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609040952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609040952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609040952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609040952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609040952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609040952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/CPU.ram0_datamemory_1d545f57.hdl.mif " "Parameter \"INIT_FILE\" = \"db/CPU.ram0_datamemory_1d545f57.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609040952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609040952 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529609040952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hgl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hgl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hgl1 " "Found entity 1: altsyncram_hgl1" {  } { { "db/altsyncram_hgl1.tdf" "" { Text "/home/pedro/odilon/mips/db/altsyncram_hgl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529609041029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529609041029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:ALU\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"alu:ALU\|lpm_divide:Div0\"" {  } { { "ALU/alu.v" "" { Text "/home/pedro/odilon/mips/ALU/alu.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529609041059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:ALU\|lpm_divide:Div0 " "Instantiated megafunction \"alu:ALU\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609041059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609041059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609041059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609041059 ""}  } { { "ALU/alu.v" "" { Text "/home/pedro/odilon/mips/ALU/alu.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529609041059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vfm " "Found entity 1: lpm_divide_vfm" {  } { { "db/lpm_divide_vfm.tdf" "" { Text "/home/pedro/odilon/mips/db/lpm_divide_vfm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529609041125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529609041125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home/pedro/odilon/mips/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529609041132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529609041132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "/home/pedro/odilon/mips/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529609041252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529609041252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "/home/pedro/odilon/mips/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529609041356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529609041356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "/home/pedro/odilon/mips/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529609041422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529609041422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"alu:ALU\|lpm_mult:Mult0\"" {  } { { "ALU/alu.v" "" { Text "/home/pedro/odilon/mips/ALU/alu.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529609041454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:ALU\|lpm_mult:Mult0 " "Instantiated megafunction \"alu:ALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609041454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609041454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609041454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609041454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609041454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609041454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609041454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609041454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529609041454 ""}  } { { "ALU/alu.v" "" { Text "/home/pedro/odilon/mips/ALU/alu.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529609041454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "/home/pedro/odilon/mips/db/mult_l8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529609041523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529609041523 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionmemory:InstructionMemory\|altsyncram:instructionMem_rtl_0\|altsyncram_cg71:auto_generated\|ram_block1a20 " "Synthesized away node \"instructionmemory:InstructionMemory\|altsyncram:instructionMem_rtl_0\|altsyncram_cg71:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_cg71.tdf" "" { Text "/home/pedro/odilon/mips/db/altsyncram_cg71.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "/home/pedro/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "/home/pedro/odilon/mips/cpu.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529609041818 "|cpu|instructionmemory:InstructionMemory|altsyncram:instructionMem_rtl_0|altsyncram_cg71:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionmemory:InstructionMemory\|altsyncram:instructionMem_rtl_0\|altsyncram_cg71:auto_generated\|ram_block1a25 " "Synthesized away node \"instructionmemory:InstructionMemory\|altsyncram:instructionMem_rtl_0\|altsyncram_cg71:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_cg71.tdf" "" { Text "/home/pedro/odilon/mips/db/altsyncram_cg71.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "/home/pedro/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "/home/pedro/odilon/mips/cpu.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529609041818 "|cpu|instructionmemory:InstructionMemory|altsyncram:instructionMem_rtl_0|altsyncram_cg71:auto_generated|ram_block1a25"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1529609041818 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1529609041818 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:ALU\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult7 " "Synthesized away node \"alu:ALU\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult7\"" {  } { { "db/mult_l8t.tdf" "" { Text "/home/pedro/odilon/mips/db/mult_l8t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "/home/pedro/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "ALU/alu.v" "" { Text "/home/pedro/odilon/mips/ALU/alu.v" 18 -1 0 } } { "cpu.v" "" { Text "/home/pedro/odilon/mips/cpu.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529609041842 "|cpu|alu:ALU|lpm_mult:Mult0|mult_l8t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:ALU\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_out8 " "Synthesized away node \"alu:ALU\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_out8\"" {  } { { "db/mult_l8t.tdf" "" { Text "/home/pedro/odilon/mips/db/mult_l8t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "/home/pedro/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "ALU/alu.v" "" { Text "/home/pedro/odilon/mips/ALU/alu.v" 18 -1 0 } } { "cpu.v" "" { Text "/home/pedro/odilon/mips/cpu.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529609041842 "|cpu|alu:ALU|lpm_mult:Mult0|mult_l8t:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1529609041842 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1529609041842 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1529609042401 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1529609042474 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1529609042474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:Control\|controlSignal\[13\] " "Latch control:Control\|controlSignal\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmemory:InstructionMemory\|altsyncram:instructionMem_rtl_0\|altsyncram_cg71:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal instructionmemory:InstructionMemory\|altsyncram:instructionMem_rtl_0\|altsyncram_cg71:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_cg71.tdf" "" { Text "/home/pedro/odilon/mips/db/altsyncram_cg71.tdf" 554 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529609042571 ""}  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529609042571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:Control\|controlSignal\[16\] " "Latch control:Control\|controlSignal\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmemory:InstructionMemory\|altsyncram:instructionMem_rtl_0\|altsyncram_cg71:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal instructionmemory:InstructionMemory\|altsyncram:instructionMem_rtl_0\|altsyncram_cg71:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_cg71.tdf" "" { Text "/home/pedro/odilon/mips/db/altsyncram_cg71.tdf" 554 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529609042571 ""}  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529609042571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:Control\|controlSignal\[17\] " "Latch control:Control\|controlSignal\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmemory:InstructionMemory\|altsyncram:instructionMem_rtl_0\|altsyncram_cg71:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal instructionmemory:InstructionMemory\|altsyncram:instructionMem_rtl_0\|altsyncram_cg71:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_cg71.tdf" "" { Text "/home/pedro/odilon/mips/db/altsyncram_cg71.tdf" 554 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529609042571 ""}  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529609042571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:Control\|controlSignal\[18\] " "Latch control:Control\|controlSignal\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmemory:InstructionMemory\|altsyncram:instructionMem_rtl_0\|altsyncram_cg71:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal instructionmemory:InstructionMemory\|altsyncram:instructionMem_rtl_0\|altsyncram_cg71:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_cg71.tdf" "" { Text "/home/pedro/odilon/mips/db/altsyncram_cg71.tdf" 554 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529609042572 ""}  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529609042572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:Control\|controlSignal\[20\] " "Latch control:Control\|controlSignal\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmemory:InstructionMemory\|altsyncram:instructionMem_rtl_0\|altsyncram_cg71:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal instructionmemory:InstructionMemory\|altsyncram:instructionMem_rtl_0\|altsyncram_cg71:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_cg71.tdf" "" { Text "/home/pedro/odilon/mips/db/altsyncram_cg71.tdf" 554 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529609042572 ""}  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529609042572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:Control\|controlSignal\[21\] " "Latch control:Control\|controlSignal\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmemory:InstructionMemory\|altsyncram:instructionMem_rtl_0\|altsyncram_cg71:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal instructionmemory:InstructionMemory\|altsyncram:instructionMem_rtl_0\|altsyncram_cg71:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_cg71.tdf" "" { Text "/home/pedro/odilon/mips/db/altsyncram_cg71.tdf" 554 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529609042572 ""}  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529609042572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:Control\|controlSignal\[22\] " "Latch control:Control\|controlSignal\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmemory:InstructionMemory\|altsyncram:instructionMem_rtl_0\|altsyncram_cg71:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal instructionmemory:InstructionMemory\|altsyncram:instructionMem_rtl_0\|altsyncram_cg71:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_cg71.tdf" "" { Text "/home/pedro/odilon/mips/db/altsyncram_cg71.tdf" 554 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529609042572 ""}  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529609042572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:Control\|controlSignal\[23\] " "Latch control:Control\|controlSignal\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmemory:InstructionMemory\|altsyncram:instructionMem_rtl_0\|altsyncram_cg71:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal instructionmemory:InstructionMemory\|altsyncram:instructionMem_rtl_0\|altsyncram_cg71:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_cg71.tdf" "" { Text "/home/pedro/odilon/mips/db/altsyncram_cg71.tdf" 554 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529609042572 ""}  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529609042572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:Control\|controlSignal\[24\] " "Latch control:Control\|controlSignal\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmemory:InstructionMemory\|altsyncram:instructionMem_rtl_0\|altsyncram_cg71:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal instructionmemory:InstructionMemory\|altsyncram:instructionMem_rtl_0\|altsyncram_cg71:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_cg71.tdf" "" { Text "/home/pedro/odilon/mips/db/altsyncram_cg71.tdf" 554 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529609042573 ""}  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529609042573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:Control\|controlSignal\[25\] " "Latch control:Control\|controlSignal\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmemory:InstructionMemory\|altsyncram:instructionMem_rtl_0\|altsyncram_cg71:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal instructionmemory:InstructionMemory\|altsyncram:instructionMem_rtl_0\|altsyncram_cg71:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_cg71.tdf" "" { Text "/home/pedro/odilon/mips/db/altsyncram_cg71.tdf" 554 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529609042573 ""}  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529609042573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:Control\|controlSignal\[26\] " "Latch control:Control\|controlSignal\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmemory:InstructionMemory\|altsyncram:instructionMem_rtl_0\|altsyncram_cg71:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal instructionmemory:InstructionMemory\|altsyncram:instructionMem_rtl_0\|altsyncram_cg71:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_cg71.tdf" "" { Text "/home/pedro/odilon/mips/db/altsyncram_cg71.tdf" 554 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529609042573 ""}  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529609042573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:Control\|controlSignal\[27\] " "Latch control:Control\|controlSignal\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmemory:InstructionMemory\|altsyncram:instructionMem_rtl_0\|altsyncram_cg71:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal instructionmemory:InstructionMemory\|altsyncram:instructionMem_rtl_0\|altsyncram_cg71:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_cg71.tdf" "" { Text "/home/pedro/odilon/mips/db/altsyncram_cg71.tdf" 554 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529609042573 ""}  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529609042573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:Control\|controlSignal\[28\] " "Latch control:Control\|controlSignal\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmemory:InstructionMemory\|altsyncram:instructionMem_rtl_0\|altsyncram_cg71:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal instructionmemory:InstructionMemory\|altsyncram:instructionMem_rtl_0\|altsyncram_cg71:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_cg71.tdf" "" { Text "/home/pedro/odilon/mips/db/altsyncram_cg71.tdf" 554 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529609042573 ""}  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529609042573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:Control\|controlSignal\[29\] " "Latch control:Control\|controlSignal\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmemory:InstructionMemory\|altsyncram:instructionMem_rtl_0\|altsyncram_cg71:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal instructionmemory:InstructionMemory\|altsyncram:instructionMem_rtl_0\|altsyncram_cg71:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_cg71.tdf" "" { Text "/home/pedro/odilon/mips/db/altsyncram_cg71.tdf" 554 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529609042573 ""}  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529609042573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:Control\|controlSignal\[30\] " "Latch control:Control\|controlSignal\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmemory:InstructionMemory\|altsyncram:instructionMem_rtl_0\|altsyncram_cg71:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal instructionmemory:InstructionMemory\|altsyncram:instructionMem_rtl_0\|altsyncram_cg71:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_cg71.tdf" "" { Text "/home/pedro/odilon/mips/db/altsyncram_cg71.tdf" 554 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529609042574 ""}  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529609042574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:Control\|controlSignal\[31\] " "Latch control:Control\|controlSignal\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmemory:InstructionMemory\|altsyncram:instructionMem_rtl_0\|altsyncram_cg71:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal instructionmemory:InstructionMemory\|altsyncram:instructionMem_rtl_0\|altsyncram_cg71:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_cg71.tdf" "" { Text "/home/pedro/odilon/mips/db/altsyncram_cg71.tdf" 554 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529609042574 ""}  } { { "Control/control.v" "" { Text "/home/pedro/odilon/mips/Control/control.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529609042574 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[0\] GND " "Pin \"out1\[0\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "/home/pedro/odilon/mips/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529609044185 "|cpu|out1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[1\] GND " "Pin \"out1\[1\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "/home/pedro/odilon/mips/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529609044185 "|cpu|out1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[2\] GND " "Pin \"out1\[2\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "/home/pedro/odilon/mips/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529609044185 "|cpu|out1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[3\] GND " "Pin \"out1\[3\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "/home/pedro/odilon/mips/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529609044185 "|cpu|out1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[4\] GND " "Pin \"out1\[4\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "/home/pedro/odilon/mips/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529609044185 "|cpu|out1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[5\] GND " "Pin \"out1\[5\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "/home/pedro/odilon/mips/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529609044185 "|cpu|out1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[6\] GND " "Pin \"out1\[6\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "/home/pedro/odilon/mips/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529609044185 "|cpu|out1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[7\] GND " "Pin \"out1\[7\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "/home/pedro/odilon/mips/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529609044185 "|cpu|out1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[8\] GND " "Pin \"out1\[8\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "/home/pedro/odilon/mips/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529609044185 "|cpu|out1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[9\] GND " "Pin \"out1\[9\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "/home/pedro/odilon/mips/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529609044185 "|cpu|out1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[10\] GND " "Pin \"out1\[10\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "/home/pedro/odilon/mips/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529609044185 "|cpu|out1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[11\] GND " "Pin \"out1\[11\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "/home/pedro/odilon/mips/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529609044185 "|cpu|out1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[12\] GND " "Pin \"out1\[12\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "/home/pedro/odilon/mips/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529609044185 "|cpu|out1[12]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1529609044185 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1529609046200 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "datamemory:DataMemory\|altsyncram:mem_rtl_0\|altsyncram_hgl1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"datamemory:DataMemory\|altsyncram:mem_rtl_0\|altsyncram_hgl1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_hgl1.tdf" "" { Text "/home/pedro/odilon/mips/db/altsyncram_hgl1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/pedro/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "/home/pedro/odilon/mips/cpu.v" 61 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529609046240 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1529609046817 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529609046817 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3123 " "Implemented 3123 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1529609047263 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1529609047263 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2925 " "Implemented 2925 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1529609047263 ""} { "Info" "ICUT_CUT_TM_RAMS" "62 " "Implemented 62 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1529609047263 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1529609047263 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1529609047263 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 94 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "680 " "Peak virtual memory: 680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529609047297 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 21 16:24:07 2018 " "Processing ended: Thu Jun 21 16:24:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529609047297 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529609047297 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529609047297 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529609047297 ""}
