m255
K3
13
cModel Technology
Z0 dZ:\workspace\mestrado\sistemasVLSI\projeto_final\MonocycleMIPS
Ebregmips
Z1 w1363745604
Z2 DPx4 work 17 project_constants 0 22 SYHD4[7^@OWAikDRe:d^d3
Z3 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
Z4 DPx4 ieee 18 std_logic_unsigned 0 22 RYmj;=TK`k=k>D@Cz`zoB3
Z5 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z6 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z7 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z8 dZ:\workspace\mestrado\sistemasVLSI\projeto_final\MonocycleMIPS
Z9 8Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/bregMIPS.vhd
Z10 FZ:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/bregMIPS.vhd
l0
L11
Vm@P1^7B?_>6n@0]YYWOl91
Z11 OV;C;10.1b;51
31
Z12 !s108 1366205352.766000
Z13 !s90 -reportprogress|300|-93|-work|work|Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/bregMIPS.vhd|
Z14 !s107 Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/bregMIPS.vhd|
Z15 o-93 -work work -O0
Z16 tExplicit 1
!s100 PaRdKh;?Y8SJI0obHm;Rk2
!i10b 1
Amain
R2
R3
R4
R5
R6
R7
Z17 DEx4 work 8 bregmips 0 22 m@P1^7B?_>6n@0]YYWOl91
l41
L30
VCikRdDzY>AhW19O@BaMTf1
R11
31
R12
R13
R14
R15
R16
!s100 7ka36?GSDe7[m6caH3BoP1
!i10b 1
Econtrol_unit
Z18 w1363753232
R2
R6
R7
R8
Z19 8Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/control_unit.vhd
Z20 FZ:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/control_unit.vhd
l0
L5
V=2[6MXz6>O9@?:EV@E^e_3
R11
31
Z21 !s108 1366205353.375000
Z22 !s90 -reportprogress|300|-93|-work|work|Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/control_unit.vhd|
Z23 !s107 Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/control_unit.vhd|
R15
R16
!s100 bTe]4VLEg3fE:Q_g1@Vdk1
!i10b 1
Amain
R2
R6
R7
Z24 DEx4 work 12 control_unit 0 22 =2[6MXz6>O9@?:EV@E^e_3
l21
L20
V92F7C1@?=b;01RzLEY<=A1
R11
31
R21
R22
R23
R15
R16
!s100 =^IKg;a>gAc0@mVoVN8Le3
!i10b 1
Egeneric_32_bit_mux
Z25 w1363714249
R6
R7
R8
Z26 8Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/generic_32_bit_mux.vhd
Z27 FZ:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/generic_32_bit_mux.vhd
l0
L6
V3A>ma<FeoS8LnBT@i0Bkg2
R11
31
Z28 !s108 1366205354.078000
Z29 !s90 -reportprogress|300|-93|-work|work|Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/generic_32_bit_mux.vhd|
Z30 !s107 Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/generic_32_bit_mux.vhd|
R15
R16
!s100 TOkOQNmj[>I0@XPQK@JQQ1
!i10b 1
Amain
R6
R7
Z31 DEx4 work 18 generic_32_bit_mux 0 22 3A>ma<FeoS8LnBT@i0Bkg2
l21
L19
VgQgKVKI6m;M:RkM>1DH7n3
R11
31
R28
R29
R30
R15
R16
!s100 bg3E<=zY?OTkV:;ZBmB5D1
!i10b 1
Egeneric_5_bit_mux
Z32 w1363714260
R2
R6
R7
R8
Z33 8Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/generic_5_bit_mux.vhd
Z34 FZ:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/generic_5_bit_mux.vhd
l0
L8
VS8Gb;?kX0_MamNI@iT26c2
R11
31
Z35 !s108 1366205353.766000
Z36 !s90 -reportprogress|300|-93|-work|work|Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/generic_5_bit_mux.vhd|
Z37 !s107 Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/generic_5_bit_mux.vhd|
R15
R16
!s100 en:SQec;Y_^Z5:2:bMf4k3
!i10b 1
Amain
R2
R6
R7
Z38 DEx4 work 17 generic_5_bit_mux 0 22 S8Gb;?kX0_MamNI@iT26c2
l22
L21
VgKg3LBOTTHZ<Q9Od3@ZEV0
R11
31
R35
R36
R37
R15
R16
!s100 1oeM>=R=6AR[3nRf7U:0D1
!i10b 1
Einstruction_memory
Z39 w1363749612
R2
R5
R6
R7
R8
Z40 8Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/instruction_memory.vhd
Z41 FZ:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/instruction_memory.vhd
l0
L13
VUJCWPD@=W>D]_VBS034ca1
R11
31
Z42 !s108 1366205352.469000
Z43 !s90 -reportprogress|300|-93|-work|work|Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/instruction_memory.vhd|
Z44 !s107 Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/instruction_memory.vhd|
R15
R16
!s100 mOHY4=Xji[20A9EP`]oUg3
!i10b 1
Amain
R2
R5
R6
R7
Z45 DEx4 work 18 instruction_memory 0 22 UJCWPD@=W>D]_VBS034ca1
l87
L24
VPOiSA4XSMj@<jhjWbTWWL0
R11
31
R42
R43
R44
R15
R16
!s100 ^;4o_?P413Xdd?Df0WRzD2
!i10b 1
Emips_unicycle
Z46 w1366204869
R2
R4
R5
R3
R6
R7
R8
Z47 8Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/mips_unicycle.vhd
Z48 FZ:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/mips_unicycle.vhd
l0
L9
V8oLa6Gj13A?aU0TeYP40o2
R11
31
Z49 !s108 1366205354.313000
Z50 !s90 -reportprogress|300|-93|-work|work|Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/mips_unicycle.vhd|
Z51 !s107 Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/mips_unicycle.vhd|
R15
R16
!s100 P@ibkM3obQKboc@`gf<193
!i10b 1
Amain
Z52 DEx4 work 10 simple_ram 0 22 eT`=m@H[Q`NL@I1Z7kM<`2
Z53 DEx4 work 11 ula_control 0 22 2g6QCK?QJXFgCiKGd0n7[2
R31
R17
R38
R24
R45
Z54 DEx4 work 15 program_counter 0 22 <YHmYCdF?Vc7i<ikl39U31
Z55 DPx4 ieee 16 std_logic_signed 0 22 E>OLoMaBGQ?hbGgOoNXM^1
Z56 DEx4 work 8 ula_mips 0 22 TeLXZDC6V3[TM31h;CcHL1
R2
R4
R5
R3
R6
R7
DEx4 work 13 mips_unicycle 0 22 8oLa6Gj13A?aU0TeYP40o2
l86
L21
VoHablak=TF@S3g>_0Z`VQ1
R11
31
R49
R50
R51
R15
R16
!s100 5eWkcLBO;S8m?hKP_n;zR1
!i10b 1
Eprogram_counter
Z57 w1363731427
R2
R6
R7
R8
Z58 8Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/program_counter.vhd
Z59 FZ:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/program_counter.vhd
l0
L8
V<YHmYCdF?Vc7i<ikl39U31
R11
31
Z60 !s108 1366205351.594000
Z61 !s90 -reportprogress|300|-93|-work|work|Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/program_counter.vhd|
Z62 !s107 Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/program_counter.vhd|
R15
R16
!s100 zHWg_hP7NDz>dc2HL?ljc1
!i10b 1
Amain
R2
R6
R7
R54
l17
L16
V8VeIZjM]TL70h`i2mLJRQ0
R11
31
R60
R61
R62
R15
R16
!s100 9?PljWkLIQfo7Tgmb55Q70
!i10b 1
Pproject_constants
R6
R7
w1363735967
R8
8Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/project_constants.vhd
FZ:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/project_constants.vhd
l0
L8
VSYHD4[7^@OWAikDRe:d^d3
R11
31
R15
R16
!s100 G2;bf83j47Qh5WCe]5Qb_1
!i10b 1
!s108 1366205351.407000
!s90 -reportprogress|300|-93|-work|work|Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/project_constants.vhd|
!s107 Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/project_constants.vhd|
Esimple_ram
Z63 w1363751816
R6
R7
R8
Z64 8Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/simple_ram.vhd
Z65 FZ:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/simple_ram.vhd
l0
L7
VeT`=m@H[Q`NL@I1Z7kM<`2
R11
31
Z66 !s108 1366205353.094000
Z67 !s90 -reportprogress|300|-93|-work|work|Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/simple_ram.vhd|
Z68 !s107 Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/simple_ram.vhd|
R15
R16
!s100 kg>=C^kF=20^4>h`33WnE0
!i10b 1
Amain
R6
R7
R52
l38
L26
VLTGd3i]Whab6mmNWEn57D3
R11
31
R66
R67
R68
R15
R16
!s100 ]m8`<TWaP_5<UWA^Q31Nc0
!i10b 1
Etop_tb
Z69 w1363747045
R6
R7
R8
Z70 8Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/testbenches/top_tb.vhd
Z71 FZ:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/testbenches/top_tb.vhd
l0
L4
VIZTNl2155Y_88a0E[Rd@]1
!s100 NQaI?Oaj>FGFghX]h^Lcl0
R11
31
!i10b 1
Z72 !s108 1366205354.610000
Z73 !s90 -reportprogress|300|-93|-work|work|Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/testbenches/top_tb.vhd|
Z74 !s107 Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/testbenches/top_tb.vhd|
R15
R16
Abehaviour
R6
R7
DEx4 work 6 top_tb 0 22 IZTNl2155Y_88a0E[Rd@]1
l17
L7
V;STjU9en?B7D?oa4MXdkP0
!s100 l=le_hognNlm=bkGIzaFA3
R11
31
!i10b 1
R72
R73
R74
R15
R16
Eula_control
Z75 w1366205319
R6
R7
R8
Z76 8Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/ula_control.vhd
Z77 FZ:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/ula_control.vhd
l0
L6
V2g6QCK?QJXFgCiKGd0n7[2
R11
31
Z78 !s108 1366205352.219000
Z79 !s90 -reportprogress|300|-93|-work|work|Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/ula_control.vhd|
Z80 !s107 Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/ula_control.vhd|
R15
R16
!s100 Ua0eh^VJU5[Hk;9N77eEd2
!i10b 1
Amain
R6
R7
R53
l17
L14
V=>ac:]K_g5<ZVoa?Na5<;3
R11
31
R78
R79
R80
R15
R16
!s100 ^o?<C<kPN3RgdLNAcWWRk1
!i10b 1
Eula_mips
Z81 w1363732819
R2
R3
R55
R5
R6
R7
R8
Z82 8Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/ula_mips.vhd
Z83 FZ:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/ula_mips.vhd
l0
L8
VTeLXZDC6V3[TM31h;CcHL1
R11
31
Z84 !s108 1366205351.907000
Z85 !s90 -reportprogress|300|-93|-work|work|Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/ula_mips.vhd|
Z86 !s107 Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/ula_mips.vhd|
R15
R16
!s100 4X@`<00]=jn5e<lXAAflU2
!i10b 1
Amain
R2
R3
R55
R5
R6
R7
R56
l21
L18
V2bdY07N;o=leXNLbDWdDF3
R11
31
R84
R85
R86
R15
R16
!s100 GSIZgf;_dmL7mBJZMCg>10
!i10b 1
