
Modifying /tp/xph3app/xph3app606/RISC-V-Core-32-bits/config/modelsim.ini
Model Technology ModelSim SE-64 vcom 10.2c Compiler 2013.07 Jul 18 2013
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Compiling package RISCV_CORE_CONFIG
Model Technology ModelSim SE-64 vcom 10.2c Compiler 2013.07 Jul 18 2013
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package CONV_PACK_pipeline
-- Loading package CONV_PACK_pipeline
-- Compiling entity alu_DW01_cmp2_73
-- Compiling architecture SYN_rpl of alu_DW01_cmp2_73
-- Compiling entity alu_DW01_cmp2_72
-- Compiling architecture SYN_rpl of alu_DW01_cmp2_72
-- Compiling entity alu_DW01_sub_5
-- Compiling architecture SYN_cla of alu_DW01_sub_5
-- Compiling entity execute_DW01_cmp2_7
-- Compiling architecture SYN_rpl of execute_DW01_cmp2_7
-- Compiling entity execute_DW01_cmp2_6
-- Compiling architecture SYN_rpl of execute_DW01_cmp2_6
-- Compiling entity execute_DW01_cmp2_5
-- Compiling architecture SYN_rpl of execute_DW01_cmp2_5
-- Compiling entity execute_DW01_cmp2_4
-- Compiling architecture SYN_rpl of execute_DW01_cmp2_4
-- Compiling entity counter_calculation_DW01_add_1
-- Compiling architecture SYN_cla of counter_calculation_DW01_add_1
-- Compiling entity execute_DW01_add_1
-- Compiling architecture SYN_cla of execute_DW01_add_1
-- Compiling entity alu_DW01_add_1
-- Compiling architecture SYN_cla of alu_DW01_add_1
-- Compiling entity execute_DW01_cmp6_1
-- Compiling architecture SYN_rpl of execute_DW01_cmp6_1
-- Compiling entity execute_DW01_cmp6_0
-- Compiling architecture SYN_rpl of execute_DW01_cmp6_0
-- Compiling entity cache_controller_1
-- Compiling architecture SYN_cache_controller_arch of cache_controller_1
-- Compiling entity alu
-- Compiling architecture SYN_alu_arch of alu
-- Compiling entity cache_controller_0
-- Compiling architecture SYN_cache_controller_arch of cache_controller_0
-- Compiling entity writeback
-- Compiling architecture SYN_writeback_arch of writeback
-- Compiling entity memory_access
-- Compiling architecture SYN_memory_access_arch of memory_access
-- Compiling entity execute
-- Compiling architecture SYN_execute_arch of execute
-- Compiling entity decode
-- Compiling architecture SYN_decode_arch of decode
-- Compiling entity reg_integer
-- Compiling architecture SYN_reg_integer_arch of reg_integer
-- Compiling entity fetch
-- Compiling architecture SYN_fetch_arch of fetch
-- Compiling entity counter_calculation
-- Compiling architecture SYN_counter_calculation_arch of counter_calculation
-- Compiling entity pipeline
-- Compiling architecture SYN_pipeline_arch of pipeline
Modifying /tp/xph3app/xph3app606/RISC-V-Core-32-bits/config/modelsim.ini
Model Technology ModelSim SE-64 vcom 10.2c Compiler 2013.07 Jul 18 2013
-- Loading package STANDARD
-- Compiling package RISCV_CORE_CONFIG_BENCH
Model Technology ModelSim SE-64 vcom 10.2c Compiler 2013.07 Jul 18 2013
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Loading package std_logic_textio
-- Loading package RISCV_CORE_CONFIG
-- Loading package RISCV_CORE_CONFIG_BENCH
-- Compiling entity tb_pipeline
-- Compiling architecture bench_arch of tb_pipeline

Total Errors :	0
Total Warnings :	0
