{"Source Block": ["hdl/library/common/ad_upack.v@80:90@HdlIdDef", "localparam LATENCY = 1; // Minimum input latency from iready to ivalid \n\ninteger i;\n\nreg [SH_W*UNIT_W-1:0] idata_sh;\nreg [SH_W*UNIT_W-1:0] idata_d = 'h0;\nreg [SH_W*UNIT_W-1:0] idata_d_nx;\nreg [SH_W-1:0] in_use = 'h0;\nreg [SH_W-1:0] inmask;\n\nwire [SH_W-1:0] out_mask = {O_W{1'b1}};\n"], "Clone Blocks": [["hdl/library/common/ad_pack.v@79:89", "reg [O_W*UNIT_W-1:0] idata_packed;\nreg [SH_W*UNIT_W-1:0] idata_d = 'h0;\nreg ivalid_d  = 'h0;\nreg [SH_W*UNIT_W-1:0] idata_dd = 'h0;\nreg [SH_W-1:0] in_use = 'b0;\nreg [SH_W-1:0] out_mask;\n\nwire [SH_W*UNIT_W-1:0] idata_dd_nx;\nwire [SH_W-1:0] in_use_nx;\nwire pack_wr;\n\n"], ["hdl/library/common/ad_pack.v@75:85", "// Width of shift reg is integer multiple of input data width\nlocalparam SH_W = ((O_W/I_W)+|(O_W % I_W))*I_W;\nlocalparam STEP = O_W % I_W;\n\nreg [O_W*UNIT_W-1:0] idata_packed;\nreg [SH_W*UNIT_W-1:0] idata_d = 'h0;\nreg ivalid_d  = 'h0;\nreg [SH_W*UNIT_W-1:0] idata_dd = 'h0;\nreg [SH_W-1:0] in_use = 'b0;\nreg [SH_W-1:0] out_mask;\n\n"], ["hdl/library/common/ad_upack.v@79:89", "\nlocalparam LATENCY = 1; // Minimum input latency from iready to ivalid \n\ninteger i;\n\nreg [SH_W*UNIT_W-1:0] idata_sh;\nreg [SH_W*UNIT_W-1:0] idata_d = 'h0;\nreg [SH_W*UNIT_W-1:0] idata_d_nx;\nreg [SH_W-1:0] in_use = 'h0;\nreg [SH_W-1:0] inmask;\n\n"], ["hdl/library/common/ad_pack.v@76:86", "localparam SH_W = ((O_W/I_W)+|(O_W % I_W))*I_W;\nlocalparam STEP = O_W % I_W;\n\nreg [O_W*UNIT_W-1:0] idata_packed;\nreg [SH_W*UNIT_W-1:0] idata_d = 'h0;\nreg ivalid_d  = 'h0;\nreg [SH_W*UNIT_W-1:0] idata_dd = 'h0;\nreg [SH_W-1:0] in_use = 'b0;\nreg [SH_W-1:0] out_mask;\n\nwire [SH_W*UNIT_W-1:0] idata_dd_nx;\n"], ["hdl/library/common/ad_pack.v@78:88", "\nreg [O_W*UNIT_W-1:0] idata_packed;\nreg [SH_W*UNIT_W-1:0] idata_d = 'h0;\nreg ivalid_d  = 'h0;\nreg [SH_W*UNIT_W-1:0] idata_dd = 'h0;\nreg [SH_W-1:0] in_use = 'b0;\nreg [SH_W-1:0] out_mask;\n\nwire [SH_W*UNIT_W-1:0] idata_dd_nx;\nwire [SH_W-1:0] in_use_nx;\nwire pack_wr;\n"], ["hdl/library/common/ad_upack.v@82:92", "integer i;\n\nreg [SH_W*UNIT_W-1:0] idata_sh;\nreg [SH_W*UNIT_W-1:0] idata_d = 'h0;\nreg [SH_W*UNIT_W-1:0] idata_d_nx;\nreg [SH_W-1:0] in_use = 'h0;\nreg [SH_W-1:0] inmask;\n\nwire [SH_W-1:0] out_mask = {O_W{1'b1}};\nwire [SH_W-1:0] in_use_nx;\nwire [SH_W-1:0] unit_valid;\n"], ["hdl/library/common/ad_pack.v@74:84", "\n// Width of shift reg is integer multiple of input data width\nlocalparam SH_W = ((O_W/I_W)+|(O_W % I_W))*I_W;\nlocalparam STEP = O_W % I_W;\n\nreg [O_W*UNIT_W-1:0] idata_packed;\nreg [SH_W*UNIT_W-1:0] idata_d = 'h0;\nreg ivalid_d  = 'h0;\nreg [SH_W*UNIT_W-1:0] idata_dd = 'h0;\nreg [SH_W-1:0] in_use = 'b0;\nreg [SH_W-1:0] out_mask;\n"], ["hdl/library/common/ad_upack.v@81:91", "\ninteger i;\n\nreg [SH_W*UNIT_W-1:0] idata_sh;\nreg [SH_W*UNIT_W-1:0] idata_d = 'h0;\nreg [SH_W*UNIT_W-1:0] idata_d_nx;\nreg [SH_W-1:0] in_use = 'h0;\nreg [SH_W-1:0] inmask;\n\nwire [SH_W-1:0] out_mask = {O_W{1'b1}};\nwire [SH_W-1:0] in_use_nx;\n"], ["hdl/library/common/ad_pack.v@77:87", "localparam STEP = O_W % I_W;\n\nreg [O_W*UNIT_W-1:0] idata_packed;\nreg [SH_W*UNIT_W-1:0] idata_d = 'h0;\nreg ivalid_d  = 'h0;\nreg [SH_W*UNIT_W-1:0] idata_dd = 'h0;\nreg [SH_W-1:0] in_use = 'b0;\nreg [SH_W-1:0] out_mask;\n\nwire [SH_W*UNIT_W-1:0] idata_dd_nx;\nwire [SH_W-1:0] in_use_nx;\n"], ["hdl/library/common/ad_pack.v@81:91", "reg ivalid_d  = 'h0;\nreg [SH_W*UNIT_W-1:0] idata_dd = 'h0;\nreg [SH_W-1:0] in_use = 'b0;\nreg [SH_W-1:0] out_mask;\n\nwire [SH_W*UNIT_W-1:0] idata_dd_nx;\nwire [SH_W-1:0] in_use_nx;\nwire pack_wr;\n\ngenerate\n  if (I_REG) begin : i_reg\n"], ["hdl/library/common/ad_upack.v@77:87", "localparam SH_W = ((I_W/O_W)+1)*O_W;\nlocalparam STEP = I_W % O_W;\n\nlocalparam LATENCY = 1; // Minimum input latency from iready to ivalid \n\ninteger i;\n\nreg [SH_W*UNIT_W-1:0] idata_sh;\nreg [SH_W*UNIT_W-1:0] idata_d = 'h0;\nreg [SH_W*UNIT_W-1:0] idata_d_nx;\nreg [SH_W-1:0] in_use = 'h0;\n"]], "Diff Content": {"Delete": [[85, "reg [SH_W*UNIT_W-1:0] idata_d = 'h0;\n"]], "Add": []}}