5 18 181 10 *
8 /home/bryce3/trevorw/stable/covered/diags/verilog 2 -t (main) 2 -vcd (generate18.vcd) 2 -o (generate18.cdd) 2 -v (generate18.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 generate18.v 8 44 1
2 1 3d 39 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 clock 1 10 1070004 1 0 0 0 1 17 0 1 0 1 1 0
1 b 2 11 7000a 1 0 1 0 2 17 0 3 0 0 1 0
4 1 39 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 generate18.v 0 37 1
3 1 main.$u1 "main.$u1" 0 generate18.v 0 42 1
2 2 0 40 9000c 1 21004 0 0 1 16 0 0
2 3 1 40 10005 0 1410 0 0 1 1 clock
2 4 37 40 1000c 1 16 2 3
2 5 68 41 10007 1 1002 0 0 1 18 0 1 0 0 0 0
2 6 0 41 b000b 1 1008 0 0 32 48 2 0
2 7 2c 41 9000c 11 900a 6 0 32 18 0 ffffffff 0 0 0 0
2 8 1 41 17001b 8 101c 0 0 1 1 clock
2 9 1b 41 160016 8 102c 8 0 1 18 0 1 1 1 0 0
2 10 1 41 e0012 0 1410 0 0 1 1 clock
2 11 37 41 e001b 8 3e 9 10
4 4 40 1 11 5 5 4
4 5 41 1 0 0 7 4
4 7 41 9 0 11 0 4
4 11 41 14 6 7 7 4
3 1 main.u[0] "main.u[0]" 0 generate18.v 15 24 1
2 12 1 17 150019 9 100c 0 0 1 1 clock
2 13 27 17 d0019 d 100a 12 0 1 18 0 1 0 0 0 0
2 17 1 18 d000d 7 100e 0 0 2 1 b
2 15 0 19 8000c 1 21008 0 0 2 16 1 0
2 16 2e 19 0 4 128e 15 17 1 18 0 1 1 1 0 0
2 18 0 20 8000c 1 21008 0 0 2 16 2 0
2 19 2e 20 0 3 1086 18 17 1 18 0 1 1 0 0 0
2 20 30 21 0 3 100a 0 0 1 18 0 1 0 1 0 0
2 21 1 21 120012 0 1410 0 0 1 1 a
2 22 1 21 170017 1 1008 0 0 1 1 a
2 23 38 21 120017 3 a 22 21
2 24 1 20 120012 0 1410 0 0 1 1 a
2 25 0 20 17001a 0 21010 0 0 1 16 0 0
2 26 38 20 12001a 0 32 25 24
2 27 1 19 120012 0 1410 0 0 1 1 a
2 28 0 19 17001a 1 21008 0 0 1 16 1 0
2 29 38 19 12001a 1 1a 28 27
2 30 1 23 90009 0 1410 0 0 1 1 c
2 31 1 23 e000e 1 1008 0 0 1 1 a
2 32 1b 23 d000d 1 1004 31 0 1 18 0 1 1 0 0 0
2 33 36 23 9000e 2 6 32 30
1 i 6 14 30c0009 1 0 31 0 32 17 0 0 0 0 0 0
1 a 4 16 70009 1 0 0 0 1 17 0 1 0 0 0 0
1 c 5 23 60009 1 0 0 0 1 17 1 1 0 0 0 0
4 13 17 13 1 16 0 13
4 16 19 0 0 29 19 0
4 29 19 18 6 13 13 0
4 19 20 0 0 26 20 0
4 26 20 18 6 13 13 0
4 20 21 0 4 23 13 0
4 23 21 18 6 13 13 0
4 33 23 9 f 33 33 33
3 1 main.u[1] "main.u[1]" 0 generate18.v 15 24 1
2 34 1 17 150019 9 100c 0 0 1 1 clock
2 35 27 17 d0019 d 100a 34 0 1 18 0 1 0 0 0 0
2 39 1 18 d000d 7 100e 0 0 2 1 b
2 37 0 19 8000c 1 21008 0 0 2 16 1 0
2 38 2e 19 0 4 128e 37 39 1 18 0 1 1 1 0 0
2 40 0 20 8000c 1 21008 0 0 2 16 2 0
2 41 2e 20 0 3 1086 40 39 1 18 0 1 1 0 0 0
2 42 30 21 0 3 100a 0 0 1 18 0 1 0 1 0 0
2 43 1 21 120012 0 1410 0 0 1 1 a
2 44 1 21 170017 1 1008 0 0 1 1 a
2 45 38 21 120017 3 a 44 43
2 46 1 20 120012 0 1410 0 0 1 1 a
2 47 0 20 17001a 0 21010 0 0 1 16 0 0
2 48 38 20 12001a 0 32 47 46
2 49 1 19 120012 0 1410 0 0 1 1 a
2 50 0 19 17001a 1 21008 0 0 1 16 1 0
2 51 38 19 12001a 1 1a 50 49
2 52 1 23 90009 0 1410 0 0 1 1 c
2 53 1 23 e000e 1 1008 0 0 1 1 a
2 54 1b 23 d000d 1 1004 53 0 1 18 0 1 1 0 0 0
2 55 36 23 9000e 2 6 54 52
1 i 9 14 30c0009 1 0 31 0 32 17 1 0 0 1 0 0
1 a 7 16 70009 1 0 0 0 1 17 0 1 0 0 0 0
1 c 8 23 60009 1 0 0 0 1 17 1 1 0 0 0 0
4 35 17 13 1 38 0 35
4 38 19 0 0 51 41 0
4 51 19 18 6 35 35 0
4 41 20 0 0 48 42 0
4 48 20 18 6 35 35 0
4 42 21 0 4 45 35 0
4 45 21 18 6 35 35 0
4 55 23 9 f 55 55 55
