

================================================================
== Vitis HLS Report for 'QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_281_3'
================================================================
* Date:           Tue Aug 24 17:35:56 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        QuantumMonteCarloU50
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1028|     1028|  3.426 us|  3.426 us|  1028|  1028|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WRITE_TROTTERS_VITIS_LOOP_281_3  |     1026|     1026|         4|          1|          1|  1024|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.07>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phi_ln283 = alloca i32 1"   --->   Operation 7 'alloca' 'phi_ln283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%packOfst = alloca i32 1"   --->   Operation 8 'alloca' 'packOfst' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%t = alloca i32 1"   --->   Operation 9 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten7 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln194_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln194"   --->   Operation 11 'read' 'sext_ln194_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln194_cast = sext i58 %sext_ln194_read"   --->   Operation 12 'sext' 'sext_ln194_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_3, i32 0, i32 0, void @empty_4, i32 64, i32 0, void @empty_5, void @empty_6, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten7"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %t"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %packOfst"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i496 0, i496 %phi_ln283"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten7_load = load i11 %indvar_flatten7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 19 'load' 'indvar_flatten7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.61ns)   --->   "%icmp_ln280 = icmp_eq  i11 %indvar_flatten7_load, i11 1024" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 20 'icmp' 'icmp_ln280' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.73ns)   --->   "%add_ln280 = add i11 %indvar_flatten7_load, i11 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 21 'add' 'add_ln280' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln280 = br i1 %icmp_ln280, void %.split4, void %.exitStub" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 22 'br' 'br_ln280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%packOfst_load = load i9 %packOfst" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:281]   --->   Operation 23 'load' 'packOfst_load' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.59ns)   --->   "%icmp_ln281 = icmp_eq  i9 %packOfst_load, i9 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:281]   --->   Operation 24 'icmp' 'icmp_ln281' <Predicate = (!icmp_ln280)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.30ns)   --->   "%select_ln280 = select i1 %icmp_ln281, i9 0, i9 %packOfst_load" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 25 'select' 'select_ln280' <Predicate = (!icmp_ln280)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln281 = zext i9 %select_ln280" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:281]   --->   Operation 26 'zext' 'zext_ln281' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln281 = trunc i9 %select_ln280" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:281]   --->   Operation 27 'trunc' 'trunc_ln281' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_addr = getelementptr i16 %trottersLocal_V_0, i64 0, i64 %zext_ln281" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:283]   --->   Operation 28 'getelementptr' 'trottersLocal_V_0_addr' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.17ns)   --->   "%trottersLocal_V_0_load = load i8 %trottersLocal_V_0_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:283]   --->   Operation 29 'load' 'trottersLocal_V_0_load' <Predicate = (!icmp_ln280)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_addr = getelementptr i16 %trottersLocal_V_1, i64 0, i64 %zext_ln281" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:283]   --->   Operation 30 'getelementptr' 'trottersLocal_V_1_addr' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.17ns)   --->   "%trottersLocal_V_1_load = load i8 %trottersLocal_V_1_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:283]   --->   Operation 31 'load' 'trottersLocal_V_1_load' <Predicate = (!icmp_ln280)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_addr = getelementptr i16 %trottersLocal_V_2, i64 0, i64 %zext_ln281" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:283]   --->   Operation 32 'getelementptr' 'trottersLocal_V_2_addr' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (1.17ns)   --->   "%trottersLocal_V_2_load = load i8 %trottersLocal_V_2_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:283]   --->   Operation 33 'load' 'trottersLocal_V_2_load' <Predicate = (!icmp_ln280)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_addr = getelementptr i16 %trottersLocal_V_3, i64 0, i64 %zext_ln281" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:283]   --->   Operation 34 'getelementptr' 'trottersLocal_V_3_addr' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (1.17ns)   --->   "%trottersLocal_V_3_load = load i8 %trottersLocal_V_3_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:283]   --->   Operation 35 'load' 'trottersLocal_V_3_load' <Predicate = (!icmp_ln280)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 36 [1/1] (0.63ns)   --->   "%icmp_ln283 = icmp_eq  i5 %trunc_ln281, i5 31" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:283]   --->   Operation 36 'icmp' 'icmp_ln283' <Predicate = (!icmp_ln280)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln283 = br i1 %icmp_ln283, void %.split._crit_edge, void" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:283]   --->   Operation 37 'br' 'br_ln283' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.71ns)   --->   "%add_ln281 = add i9 %select_ln280, i9 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:281]   --->   Operation 38 'add' 'add_ln281' <Predicate = (!icmp_ln280)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln280 = store i11 %add_ln280, i11 %indvar_flatten7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 39 'store' 'store_ln280' <Predicate = (!icmp_ln280)> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln281 = store i9 %add_ln281, i9 %packOfst" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:281]   --->   Operation 40 'store' 'store_ln281' <Predicate = (!icmp_ln280)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.62>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%t_load = load i3 %t" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 41 'load' 't_load' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.57ns)   --->   "%add_ln280_1 = add i3 %t_load, i3 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 42 'add' 'add_ln280_1' <Predicate = (!icmp_ln280 & icmp_ln281)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.27ns)   --->   "%select_ln280_2 = select i1 %icmp_ln281, i3 %add_ln280_1, i3 %t_load" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 43 'select' 'select_ln280_2' <Predicate = (!icmp_ln280)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln280 = trunc i3 %select_ln280_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 44 'trunc' 'trunc_ln280' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_2 : Operation 45 [1/2] (1.17ns)   --->   "%trottersLocal_V_0_load = load i8 %trottersLocal_V_0_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:283]   --->   Operation 45 'load' 'trottersLocal_V_0_load' <Predicate = (!icmp_ln280)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 46 [1/2] (1.17ns)   --->   "%trottersLocal_V_1_load = load i8 %trottersLocal_V_1_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:283]   --->   Operation 46 'load' 'trottersLocal_V_1_load' <Predicate = (!icmp_ln280)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 47 [1/2] (1.17ns)   --->   "%trottersLocal_V_2_load = load i8 %trottersLocal_V_2_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:283]   --->   Operation 47 'load' 'trottersLocal_V_2_load' <Predicate = (!icmp_ln280)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 48 [1/2] (1.17ns)   --->   "%trottersLocal_V_3_load = load i8 %trottersLocal_V_3_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:283]   --->   Operation 48 'load' 'trottersLocal_V_3_load' <Predicate = (!icmp_ln280)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 49 [1/1] (0.45ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %trottersLocal_V_0_load, i16 %trottersLocal_V_1_load, i16 %trottersLocal_V_2_load, i16 %trottersLocal_V_3_load, i2 %trunc_ln280" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:283]   --->   Operation 49 'mux' 'tmp' <Predicate = (!icmp_ln280)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln280 = store i3 %select_ln280_2, i3 %t" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 50 'store' 'store_ln280' <Predicate = (!icmp_ln280)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.50>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i512 %gmem0, i64 %sext_ln194_cast" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:194]   --->   Operation 51 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%phi_ln283_load = load i496 %phi_ln283" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 52 'load' 'phi_ln283_load' <Predicate = (!icmp_ln280 & !icmp_ln281)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WRITE_TROTTERS_VITIS_LOOP_281_3_str"   --->   Operation 53 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 54 'speclooptripcount' 'empty' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.55ns)   --->   "%select_ln280_1 = select i1 %icmp_ln281, i496 0, i496 %phi_ln283_load" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 55 'select' 'select_ln280_1' <Predicate = (!icmp_ln280)> <Delay = 0.55> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln281 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:281]   --->   Operation 56 'specpipeline' 'specpipeline_ln281' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln281 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:281]   --->   Operation 57 'specloopname' 'specloopname_ln281' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i16.i496, i16 %tmp, i496 %select_ln280_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:283]   --->   Operation 58 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i480 @_ssdm_op_PartSelect.i480.i496.i32.i32, i496 %select_ln280_1, i32 16, i32 495" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 59 'partselect' 'tmp_6' <Predicate = (!icmp_ln280 & !icmp_ln283)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i496 @_ssdm_op_BitConcatenate.i496.i16.i480, i16 %tmp, i480 %tmp_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:283]   --->   Operation 60 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln280 & !icmp_ln283)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.55ns)   --->   "%select_ln283 = select i1 %icmp_ln283, i496 0, i496 %tmp_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:283]   --->   Operation 61 'select' 'select_ln283' <Predicate = (!icmp_ln280)> <Delay = 0.55> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.38ns)   --->   "%store_ln283 = store i496 %select_ln283, i496 %phi_ln283" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:283]   --->   Operation 62 'store' 'store_ln283' <Predicate = (!icmp_ln280)> <Delay = 0.38>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 63 'br' 'br_ln0' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (icmp_ln280)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 64 [1/1] (2.43ns)   --->   "%write_ln283 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem0_addr, i512 %or_ln, i64 18446744073709551615" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:283]   --->   Operation 64 'write' 'write_ln283' <Predicate = (icmp_ln283)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln283 = br void %.split._crit_edge" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:283]   --->   Operation 65 'br' 'br_ln283' <Predicate = (icmp_ln283)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 2.07ns
The critical path consists of the following:
	'alloca' operation ('packOfst') [8]  (0 ns)
	'load' operation ('packOfst_load', /home/edci/workspace/SQA_kernels/src/qmc.cpp:281) on local variable 'packOfst' [27]  (0 ns)
	'icmp' operation ('icmp_ln281', /home/edci/workspace/SQA_kernels/src/qmc.cpp:281) [31]  (0.593 ns)
	'select' operation ('select_ln280', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [32]  (0.303 ns)
	'getelementptr' operation ('trottersLocal_V_0_addr', /home/edci/workspace/SQA_kernels/src/qmc.cpp:283) [41]  (0 ns)
	'load' operation ('trottersLocal_V_0_load', /home/edci/workspace/SQA_kernels/src/qmc.cpp:283) on array 'trottersLocal_V_0' [42]  (1.18 ns)

 <State 2>: 1.63ns
The critical path consists of the following:
	'load' operation ('trottersLocal_V_0_load', /home/edci/workspace/SQA_kernels/src/qmc.cpp:283) on array 'trottersLocal_V_0' [42]  (1.18 ns)
	'mux' operation ('tmp', /home/edci/workspace/SQA_kernels/src/qmc.cpp:283) [49]  (0.453 ns)

 <State 3>: 1.5ns
The critical path consists of the following:
	'load' operation ('phi_ln283_load', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on local variable 'phi_ln283' [26]  (0 ns)
	'select' operation ('select_ln280_1', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [33]  (0.558 ns)
	'select' operation ('select_ln283', /home/edci/workspace/SQA_kernels/src/qmc.cpp:283) [60]  (0.558 ns)
	'store' operation ('store_ln283', /home/edci/workspace/SQA_kernels/src/qmc.cpp:283) of variable 'select_ln283', /home/edci/workspace/SQA_kernels/src/qmc.cpp:283 on local variable 'phi_ln283' [64]  (0.387 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	bus write operation ('write_ln283', /home/edci/workspace/SQA_kernels/src/qmc.cpp:283) on port 'gmem0' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:283) [54]  (2.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
