T_1 *
F_1 ( void )
{
T_1 * V_1 , * V_2 , * V_3 , * V_4 ;
T_1 * V_5 , * V_6 , * V_7 ;
const T_2 * V_8 [] = {
L_1 ,
L_2 ,
L_3 ,
L_4 ,
L_5 ,
L_6 ,
L_7 ,
L_8
} ;
int V_9 = sizeof( V_8 ) / sizeof ( T_2 * ) ;
T_3 * V_10 ;
T_4 V_11 ;
T_5 * V_12 = F_2 () ;
T_6 * V_13 = F_3 ( L_9 ) ;
int V_14 ;
#define F_4 0
#define F_5 1
#define F_6 3
V_15 = FALSE ;
F_7 ( & V_16 [ V_17 ] , & V_18 . V_19 ) ;
F_7 ( & V_16 [ V_20 ] , & V_18 . V_21 ) ;
F_7 ( & V_16 [ V_22 ] , & V_18 . V_23 ) ;
F_7 ( & V_16 [ V_24 ] , & V_18 . V_25 ) ;
F_7 ( & V_16 [ V_26 ] , & V_18 . V_27 ) ;
F_7 ( & V_16 [ V_28 ] , & V_18 . V_29 ) ;
F_7 ( & V_16 [ V_30 ] , & V_18 . V_31 ) ;
F_7 ( & V_16 [ V_32 ] , & V_18 . V_33 ) ;
#if ! F_8 ( 3 , 4 , 0 )
for ( V_14 = 0 ; V_14 < V_34 ; V_14 ++ ) {
V_35 [ V_14 ] = V_16 [ V_14 ] ;
}
#endif
V_36 = & V_16 [ V_26 ] ;
V_1 = F_9 ( V_37 , 5 , FALSE ) ;
F_10 ( F_11 ( V_1 ) , 5 ) ;
V_2 = F_12 () ;
F_13 ( F_14 ( V_1 ) , V_2 , FALSE , FALSE , 0 ) ;
F_15 ( F_16 ( V_2 ) , 40 ) ;
F_17 ( F_16 ( V_2 ) , 15 ) ;
F_18 ( V_2 ) ;
V_3 = F_19 ( L_10 ) ;
F_20 ( F_21 ( V_3 ) , 1.0f , 0.5f ) ;
F_22 ( F_16 ( V_2 ) , V_3 ,
0 , F_4 , 1 , 1 ,
( V_38 ) ( V_39 | V_40 ) , ( V_38 ) 0 , 0 , 0 ) ;
F_18 ( V_3 ) ;
V_41 = F_23 ( V_18 . V_42 ) ;
F_24 ( F_25 ( V_41 ) , L_11 ) ;
F_26 ( F_16 ( V_2 ) , V_41 ,
1 , F_4 , 1 , 1 ) ;
F_18 ( V_41 ) ;
F_27 ( V_13 , L_12 ,
V_43 [ F_28 ( V_12 , 0 , V_44 ) ] ) ;
V_5 = F_29 () ;
F_30 ( F_31 ( V_5 ) , FALSE ) ;
V_10 = F_32 ( F_31 ( V_5 ) ) ;
F_33 ( V_10 , & V_11 ) ;
srand ( ( unsigned int ) time ( NULL ) ) ;
F_34 ( V_10 , & V_11 , V_13 -> V_45 , - 1 ) ;
F_22 ( F_16 ( V_2 ) , V_5 ,
2 , F_4 , 1 , 1 ,
( V_38 ) ( V_39 | V_40 ) , ( V_38 ) 0 , 0 , 0 ) ;
F_35 ( V_41 , L_13 , F_36 ( V_46 ) , NULL ) ;
F_18 ( V_5 ) ;
F_37 ( V_13 , TRUE ) ;
F_38 ( F_39 ( V_41 ) , V_47 , V_5 ) ;
V_3 = F_19 ( L_14 ) ;
F_20 ( F_21 ( V_3 ) , 1.0f , 0.5f ) ;
F_22 ( F_16 ( V_2 ) , V_3 ,
0 , F_5 , 1 , 1 ,
( V_38 ) ( V_39 | V_40 ) , ( V_38 ) 0 , 0 , 0 ) ;
F_18 ( V_3 ) ;
#if F_8 ( 3 , 4 , 0 )
#endif
V_7 = F_40 () ;
V_4 = F_41 () ;
for ( V_14 = 0 ; V_14 < V_9 ; V_14 ++ ) {
F_42 ( F_43 ( V_4 ) , V_8 [ V_14 ] ) ;
}
F_44 ( F_45 ( V_4 ) , V_26 ) ;
F_35 ( V_4 , L_15 , F_36 ( V_48 ) , V_7 ) ;
F_26 ( F_16 ( V_2 ) , V_4 ,
1 , F_5 , 1 , 1 ) ;
F_18 ( V_4 ) ;
V_6 = F_29 () ;
F_46 ( F_47 () , V_5 , V_6 ) ;
F_30 ( F_31 ( V_6 ) , FALSE ) ;
V_10 = F_32 ( F_31 ( V_6 ) ) ;
F_33 ( V_10 , & V_11 ) ;
F_48 ( V_10 , L_16 ,
V_49 , & V_16 [ V_17 ] ,
V_50 , & V_16 [ V_20 ] ,
NULL ) ;
F_48 ( V_10 , L_17 ,
V_49 , & V_16 [ V_22 ] ,
V_50 , & V_16 [ V_24 ] ,
NULL ) ;
F_48 ( V_10 , L_18 ,
V_49 , & V_16 [ V_26 ] ,
V_50 , & V_16 [ V_28 ] ,
NULL ) ;
F_48 ( V_10 , L_19 ,
V_49 , & V_16 [ V_30 ] ,
V_50 , & V_16 [ V_32 ] ,
NULL ) ;
F_49 ( V_10 , & V_11 , V_51 , - 1 ,
L_16 , NULL ) ;
F_49 ( V_10 , & V_11 , V_52 , - 1 ,
L_17 , NULL ) ;
F_49 ( V_10 , & V_11 , V_53 , - 1 ,
L_18 , NULL ) ;
F_49 ( V_10 , & V_11 , V_54 , - 1 ,
L_19 , NULL ) ;
F_22 ( F_16 ( V_2 ) , V_6 ,
2 , F_5 , 1 , 2 ,
( V_38 ) ( V_39 | V_40 ) , ( V_38 ) 0 , 0 , 0 ) ;
F_18 ( V_6 ) ;
F_50 ( F_51 ( V_7 ) , V_36 ) ;
F_22 ( F_16 ( V_2 ) , V_7 ,
1 , F_6 , 2 , 1 ,
( V_38 ) ( V_40 | V_39 ) , ( V_38 ) 0 , 0 , 0 ) ;
F_38 ( F_39 ( V_4 ) , V_55 , V_6 ) ;
F_38 ( F_39 ( V_7 ) , V_55 , V_6 ) ;
F_35 ( V_7 , V_56 , F_36 ( V_57 ) , NULL ) ;
F_18 ( V_7 ) ;
F_52 ( V_12 ) ;
F_18 ( V_1 ) ;
return V_1 ;
}
static void
F_46 ( T_7 * V_58 , T_1 * V_5 V_59 , T_1 * V_6 V_59 ) {
if ( ! V_5 || ! V_6 )
return;
#if F_8 ( 3 , 0 , 0 )
F_53 ( V_5 , V_58 ) ;
F_53 ( V_6 , V_58 ) ;
#else
F_54 ( V_5 , V_58 ) ;
F_54 ( V_6 , V_58 ) ;
#endif
}
static T_8
F_55 ( void )
{
T_2 * V_60 ;
if ( ! V_41 )
return FALSE ;
V_60 = F_56 ( F_57 (
F_25 ( V_41 ) ) ) ;
if ( V_60 == NULL ) {
F_58 ( V_61 , V_62 ,
L_20 ) ;
return FALSE ;
}
if ( ! F_59 ( V_60 ) ) {
F_60 ( V_60 ) ;
return FALSE ;
}
V_63 = V_60 ;
return TRUE ;
}
static void
V_46 ( T_1 * V_64 , T_9 T_10 V_59 )
{
T_1 * V_5 = ( T_1 * ) F_61 ( F_39 ( V_64 ) , V_47 ) ;
T_1 * V_6 = ( T_1 * ) F_61 ( F_39 ( V_64 ) , V_55 ) ;
const T_2 * V_60 ;
if ( ! V_5 || ! V_6 )
return;
V_60 = F_57 ( F_25 ( V_64 ) ) ;
if ( V_60 ) {
T_7 * V_58 = F_62 ( V_60 ) ;
F_46 ( V_58 , V_5 , V_6 ) ;
}
}
static void
V_57 ( T_11 * V_65 , T_12 * T_13 V_59 , T_9 T_10 V_59 ) {
T_14 * V_66 = ( T_14 * ) F_61 ( F_39 ( V_65 ) , V_55 ) ;
T_3 * V_10 ;
T_15 * V_67 ;
F_63 ( F_51 ( V_65 ) , V_36 ) ;
V_10 = F_32 ( V_66 ) ;
V_67 = F_64 ( F_65 ( V_10 ) , L_16 ) ;
F_66 ( V_67 ,
V_49 , & V_16 [ V_17 ] ,
V_50 , & V_16 [ V_20 ] ,
NULL ) ;
V_67 = F_64 ( F_65 ( V_10 ) , L_17 ) ;
F_66 ( V_67 ,
V_49 , & V_16 [ V_22 ] ,
V_50 , & V_16 [ V_24 ] ,
NULL ) ;
V_67 = F_64 ( F_65 ( V_10 ) , L_18 ) ;
F_66 ( V_67 ,
V_49 , & V_16 [ V_26 ] ,
V_50 , & V_16 [ V_28 ] ,
NULL ) ;
V_67 = F_64 ( F_65 ( V_10 ) , L_19 ) ;
F_66 ( V_67 ,
V_49 , & V_16 [ V_30 ] ,
V_50 , & V_16 [ V_32 ] ,
NULL ) ;
}
static void
V_48 ( T_1 * V_4 , T_9 T_10 )
{
T_1 * V_7 = ( T_1 * ) T_10 ;
T_14 * V_6 = ( T_14 * ) F_61 ( F_39 ( V_4 ) , V_55 ) ;
int V_14 ;
T_4 V_11 ;
V_14 = F_67 ( F_45 ( V_4 ) ) ;
V_36 = & V_16 [ V_14 ] ;
#if ! F_8 ( 3 , 4 , 0 )
F_68 ( F_69 ( V_7 ) , & V_35 [ V_14 ] ) ;
#endif
F_50 ( F_51 ( V_7 ) , V_36 ) ;
F_33 ( F_32 ( V_6 ) , & V_11 ) ;
F_70 ( & V_11 , V_14 / 2 ) ;
F_71 ( V_6 , & V_11 , 0.0 , FALSE , 0 , 0 ) ;
}
void
F_72 ( T_1 * V_64 V_59 )
{
F_73 ( & V_18 . V_19 , & V_16 [ V_17 ] ) ;
F_73 ( & V_18 . V_21 , & V_16 [ V_20 ] ) ;
F_73 ( & V_18 . V_23 , & V_16 [ V_22 ] ) ;
F_73 ( & V_18 . V_25 , & V_16 [ V_24 ] ) ;
F_73 ( & V_18 . V_27 , & V_16 [ V_26 ] ) ;
F_73 ( & V_18 . V_29 , & V_16 [ V_28 ] ) ;
F_73 ( & V_18 . V_31 , & V_16 [ V_30 ] ) ;
F_73 ( & V_18 . V_33 , & V_16 [ V_32 ] ) ;
if ( F_55 () ) {
if ( strcmp ( V_63 , V_18 . V_42 ) != 0 ) {
V_15 = TRUE ;
F_60 ( V_18 . V_42 ) ;
V_18 . V_42 = F_56 ( V_63 ) ;
}
}
}
void
F_74 ( T_1 * V_64 V_59 , T_8 V_68 )
{
if ( V_15 ) {
switch ( F_75 () ) {
case V_69 :
break;
case V_70 :
V_71 . V_72 = 0 ;
break;
case V_73 :
F_58 ( V_61 , V_62 ,
L_21
L_22 ) ;
V_71 . V_72 = 0 ;
break;
}
} else if ( ! V_68 ) {
F_76 () ;
}
F_77 () ;
}
void
F_78 ( T_1 * V_64 V_59 )
{
if ( V_63 != NULL ) {
F_60 ( V_63 ) ;
V_63 = NULL ;
}
V_41 = NULL ;
}
