// Seed: 1248066017
module module_0;
  assign id_1 = id_1 - id_1 === 1;
  always @(1 ^ id_1 or posedge 1) begin : LABEL_0
    @(1) begin : LABEL_0
      id_1 <= id_1;
    end
  end
  reg id_2;
  string id_3;
  id_4(
      .id_0(1),
      .id_1(1),
      .id_2(id_5),
      .id_3(1'b0 + 1),
      .id_4(id_3),
      .id_5(1),
      .id_6(id_1),
      .id_7(id_2),
      .id_8(1),
      .id_9(id_1),
      .id_10(this),
      .id_11(1),
      .id_12(1),
      .id_13(id_5)
  ); id_6 :
  assert property (@(posedge id_6) 1) id_2 <= id_1 & id_2;
  assign id_3 = "";
  assign id_6 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wor id_12 = 1 * "";
  module_0 modCall_1 ();
endmodule
