<stg><name>kernel8</name>


<trans_list>

<trans id="33" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="34" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %array_r) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %multiplier) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %offset) nounwind, !map !19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @kernel8_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %offset) nounwind

]]></Node>
<StgValue><ssdm name="offset_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %multiplier_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %multiplier) nounwind

]]></Node>
<StgValue><ssdm name="multiplier_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sub_ln5 = sub nsw i32 1023, %offset_read

]]></Node>
<StgValue><ssdm name="sub_ln5"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i31 [ 6, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="31">
<![CDATA[
:1  %zext_ln5 = zext i31 %i_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln5"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln5 = icmp slt i32 %zext_ln5, %sub_ln5

]]></Node>
<StgValue><ssdm name="icmp_ln5"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln5, label %2, label %3

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1  %add_ln7 = add i31 %i_0, -6

]]></Node>
<StgValue><ssdm name="add_ln7"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="31">
<![CDATA[
:2  %zext_ln7_1 = zext i31 %add_ln7 to i32

]]></Node>
<StgValue><ssdm name="zext_ln7_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln7_1 = add i32 %zext_ln7_1, %offset_read

]]></Node>
<StgValue><ssdm name="add_ln7_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="32">
<![CDATA[
:4  %sext_ln7 = sext i32 %add_ln7_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln7"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %array_addr = getelementptr [1024 x i32]* %array_r, i64 0, i64 %sext_ln7

]]></Node>
<StgValue><ssdm name="array_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="10">
<![CDATA[
:6  %array_load = load i32* %array_addr, align 4

]]></Node>
<StgValue><ssdm name="array_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln9"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="10">
<![CDATA[
:6  %array_load = load i32* %array_addr, align 4

]]></Node>
<StgValue><ssdm name="array_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="26" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %mul_ln7 = mul nsw i32 %array_load, %multiplier_read

]]></Node>
<StgValue><ssdm name="mul_ln7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="27" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln6"/></StgValue>
</operation>

<operation id="28" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="31">
<![CDATA[
:8  %zext_ln7 = zext i31 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln7"/></StgValue>
</operation>

<operation id="29" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %array_addr_1 = getelementptr [1024 x i32]* %array_r, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="array_addr_1"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="32">
<![CDATA[
:10  store i32 %mul_ln7, i32* %array_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:11  %i = add i31 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %1

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="39" name="array_r" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="array_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="40" name="multiplier" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="multiplier"/></StgValue>
</port>
<port id="41" name="offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="offset"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="43" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="42" toId="6">
</dataflow>
<dataflow id="44" from="array_r" to="specbitsmap_ln0" fromId="39" toId="6">
</dataflow>
<dataflow id="45" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="42" toId="7">
</dataflow>
<dataflow id="46" from="multiplier" to="specbitsmap_ln0" fromId="40" toId="7">
</dataflow>
<dataflow id="47" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="42" toId="8">
</dataflow>
<dataflow id="48" from="offset" to="specbitsmap_ln0" fromId="41" toId="8">
</dataflow>
<dataflow id="50" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="49" toId="9">
</dataflow>
<dataflow id="52" from="kernel8_str" to="spectopmodule_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="54" from="_ssdm_op_Read.ap_auto.i32" to="offset_read" fromId="53" toId="10">
</dataflow>
<dataflow id="55" from="offset" to="offset_read" fromId="41" toId="10">
</dataflow>
<dataflow id="56" from="_ssdm_op_Read.ap_auto.i32" to="multiplier_read" fromId="53" toId="11">
</dataflow>
<dataflow id="57" from="multiplier" to="multiplier_read" fromId="40" toId="11">
</dataflow>
<dataflow id="59" from="StgValue_58" to="sub_ln5" fromId="58" toId="12">
</dataflow>
<dataflow id="60" from="offset_read" to="sub_ln5" fromId="10" toId="12">
</dataflow>
<dataflow id="62" from="StgValue_61" to="i_0" fromId="61" toId="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="63" from="br_ln5" to="i_0" fromId="13" toId="14">
</dataflow>
<dataflow id="64" from="i" to="i_0" fromId="31" toId="14">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="65" from="br_ln5" to="i_0" fromId="32" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="66" from="i_0" to="zext_ln5" fromId="14" toId="15">
</dataflow>
<dataflow id="67" from="zext_ln5" to="icmp_ln5" fromId="15" toId="16">
</dataflow>
<dataflow id="68" from="sub_ln5" to="icmp_ln5" fromId="12" toId="16">
</dataflow>
<dataflow id="69" from="icmp_ln5" to="br_ln5" fromId="16" toId="17">
</dataflow>
<dataflow id="70" from="i_0" to="add_ln7" fromId="14" toId="18">
</dataflow>
<dataflow id="72" from="StgValue_71" to="add_ln7" fromId="71" toId="18">
</dataflow>
<dataflow id="73" from="add_ln7" to="zext_ln7_1" fromId="18" toId="19">
</dataflow>
<dataflow id="74" from="zext_ln7_1" to="add_ln7_1" fromId="19" toId="20">
</dataflow>
<dataflow id="75" from="offset_read" to="add_ln7_1" fromId="10" toId="20">
</dataflow>
<dataflow id="76" from="add_ln7_1" to="sext_ln7" fromId="20" toId="21">
</dataflow>
<dataflow id="77" from="array_r" to="array_addr" fromId="39" toId="22">
</dataflow>
<dataflow id="79" from="StgValue_78" to="array_addr" fromId="78" toId="22">
</dataflow>
<dataflow id="80" from="sext_ln7" to="array_addr" fromId="21" toId="22">
</dataflow>
<dataflow id="81" from="array_addr" to="array_load" fromId="22" toId="23">
</dataflow>
<dataflow id="82" from="array_addr" to="array_load" fromId="22" toId="25">
</dataflow>
<dataflow id="83" from="array_load" to="mul_ln7" fromId="25" toId="26">
</dataflow>
<dataflow id="84" from="multiplier_read" to="mul_ln7" fromId="11" toId="26">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecLoopName" to="specloopname_ln6" fromId="85" toId="27">
</dataflow>
<dataflow id="88" from="p_str" to="specloopname_ln6" fromId="87" toId="27">
</dataflow>
<dataflow id="89" from="i_0" to="zext_ln7" fromId="14" toId="28">
</dataflow>
<dataflow id="90" from="array_r" to="array_addr_1" fromId="39" toId="29">
</dataflow>
<dataflow id="91" from="StgValue_78" to="array_addr_1" fromId="78" toId="29">
</dataflow>
<dataflow id="92" from="zext_ln7" to="array_addr_1" fromId="28" toId="29">
</dataflow>
<dataflow id="93" from="mul_ln7" to="store_ln7" fromId="26" toId="30">
</dataflow>
<dataflow id="94" from="array_addr_1" to="store_ln7" fromId="29" toId="30">
</dataflow>
<dataflow id="95" from="i_0" to="i" fromId="14" toId="31">
</dataflow>
<dataflow id="97" from="StgValue_96" to="i" fromId="96" toId="31">
</dataflow>
<dataflow id="98" from="icmp_ln5" to="StgValue_2" fromId="16" toId="2">
</dataflow>
</dataflows>


</stg>
