Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date              : Fri Mar 20 19:43:38 2020
| Host              : nechi running 64-bit Ubuntu 18.04.4 LTS
| Command           : report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports/ariane.timing_WORST_100.rpt
| Design            : ariane_xilinx
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.26 08-13-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.859ns (26.423%)  route 2.392ns (73.577%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=3 LUT5=1 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.166     8.398    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT3 (Prop_LUT3_I0_O)        0.112     8.510 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.770    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.952 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.098    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.136 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.369    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.439 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.667    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.705 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.902    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.143    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.181 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.391    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.429 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.598    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.698 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.853    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.943 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.165    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.203 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.406    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.859ns (26.423%)  route 2.392ns (73.577%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=3 LUT5=1 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.166     8.398    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT3 (Prop_LUT3_I0_O)        0.112     8.510 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.770    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.952 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.098    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.136 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.369    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.439 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.667    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.705 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.902    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.143    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.181 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.391    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.429 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.598    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.698 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.853    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.943 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.165    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.203 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.406    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.859ns (26.423%)  route 2.392ns (73.577%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=3 LUT5=1 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.166     8.398    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT3 (Prop_LUT3_I0_O)        0.112     8.510 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.770    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.952 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.098    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.136 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.369    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.439 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.667    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.705 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.902    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.143    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.181 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.391    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.429 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.598    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.698 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.853    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.943 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.165    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.203 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.406    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.859ns (26.423%)  route 2.392ns (73.577%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=3 LUT5=1 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.166     8.398    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT3 (Prop_LUT3_I0_O)        0.112     8.510 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.770    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.952 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.098    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.136 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.369    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.439 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.667    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.705 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.902    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.143    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.181 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.391    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.429 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.598    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.698 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.853    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.943 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.165    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.203 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.406    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.859ns (26.423%)  route 2.392ns (73.577%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=3 LUT5=1 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.166     8.398    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT3 (Prop_LUT3_I0_O)        0.112     8.510 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.770    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.952 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.098    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.136 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.369    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.439 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.667    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.705 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.902    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.143    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.181 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.391    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.429 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.598    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.698 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.853    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.943 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.165    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.203 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.406    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.859ns (26.423%)  route 2.392ns (73.577%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=3 LUT5=1 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.166     8.398    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT3 (Prop_LUT3_I0_O)        0.112     8.510 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.770    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.952 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.098    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.136 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.369    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.439 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.667    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.705 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.902    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.143    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.181 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.391    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.429 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.598    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.698 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.853    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.943 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.165    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.203 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.406    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.859ns (26.423%)  route 2.392ns (73.577%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=3 LUT5=1 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.166     8.398    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT3 (Prop_LUT3_I0_O)        0.112     8.510 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.770    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.952 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.098    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.136 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.369    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.439 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.667    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.705 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.902    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.143    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.181 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.391    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.429 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.598    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.698 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.853    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.943 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.165    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.203 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.406    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.859ns (26.423%)  route 2.392ns (73.577%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=3 LUT5=1 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.166     8.398    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT3 (Prop_LUT3_I0_O)        0.112     8.510 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.770    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.952 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.098    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.136 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.369    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.439 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.667    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.705 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.902    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.143    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.181 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.391    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.429 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.598    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.698 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.853    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.943 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.165    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.203 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.406    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.859ns (26.423%)  route 2.392ns (73.577%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=3 LUT5=1 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.166     8.398    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT3 (Prop_LUT3_I0_O)        0.112     8.510 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.770    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.952 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.098    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.136 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.369    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.439 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.667    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.705 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.902    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.143    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.181 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.391    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.429 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.598    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.698 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.853    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.943 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.165    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.203 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.406    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.859ns (26.423%)  route 2.392ns (73.577%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=3 LUT5=1 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.166     8.398    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT3 (Prop_LUT3_I0_O)        0.112     8.510 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.770    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.952 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.098    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.136 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.369    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.439 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.667    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.705 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.902    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.143    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.181 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.391    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.429 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.598    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.698 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.853    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.943 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.165    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.203 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.406    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.859ns (26.423%)  route 2.392ns (73.577%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=3 LUT5=1 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.166     8.398    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT3 (Prop_LUT3_I0_O)        0.112     8.510 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.770    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.952 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.098    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.136 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.369    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.439 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.667    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.705 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.902    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.143    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.181 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.391    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.429 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.598    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.698 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.853    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.943 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.165    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.203 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.406    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.859ns (26.423%)  route 2.392ns (73.577%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=3 LUT5=1 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.166     8.398    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT3 (Prop_LUT3_I0_O)        0.112     8.510 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.770    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.952 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.098    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.136 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.369    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.439 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.667    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.705 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.902    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.143    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.181 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.391    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.429 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.598    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.698 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.853    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.943 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.165    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.203 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.406    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.859ns (26.423%)  route 2.392ns (73.577%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=3 LUT5=1 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.166     8.398    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT3 (Prop_LUT3_I0_O)        0.112     8.510 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.770    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.952 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.098    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.136 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.369    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.439 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.667    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.705 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.902    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.143    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.181 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.391    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.429 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.598    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.698 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.853    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.943 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.165    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.203 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.406    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.859ns (26.423%)  route 2.392ns (73.577%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=3 LUT5=1 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.166     8.398    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT3 (Prop_LUT3_I0_O)        0.112     8.510 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.770    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.952 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.098    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.136 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.369    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.439 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.667    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.705 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.902    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.143    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.181 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.391    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.429 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.598    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.698 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.853    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.943 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.165    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.203 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.406    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.859ns (26.423%)  route 2.392ns (73.577%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=3 LUT5=1 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.166     8.398    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT3 (Prop_LUT3_I0_O)        0.112     8.510 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.770    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.952 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.098    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.136 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.369    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.439 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.667    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.705 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.902    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.143    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.181 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.391    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.429 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.598    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.698 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.853    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.943 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.165    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.203 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.406    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.859ns (26.423%)  route 2.392ns (73.577%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=3 LUT5=1 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.166     8.398    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT3 (Prop_LUT3_I0_O)        0.112     8.510 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.770    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.952 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.098    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.136 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.369    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.439 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.667    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.705 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.902    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.143    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.181 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.391    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.429 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.598    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.698 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.853    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.943 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.165    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.203 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.406    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.858ns (26.490%)  route 2.381ns (73.510%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/Q
                         net (fo=41, unplaced)        0.173     8.405    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[0]
                         LUT5 (Prop_LUT5_I0_O)        0.159     8.564 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.806    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.417 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.586    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.686 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.841    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.931 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.153    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.191 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.394    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.858ns (26.490%)  route 2.381ns (73.510%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/Q
                         net (fo=41, unplaced)        0.173     8.405    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[0]
                         LUT5 (Prop_LUT5_I0_O)        0.159     8.564 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.806    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.417 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.586    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.686 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.841    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.931 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.153    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.191 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.394    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.858ns (26.490%)  route 2.381ns (73.510%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/Q
                         net (fo=41, unplaced)        0.173     8.405    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[0]
                         LUT5 (Prop_LUT5_I0_O)        0.159     8.564 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.806    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.417 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.586    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.686 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.841    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.931 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.153    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.191 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.394    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.858ns (26.490%)  route 2.381ns (73.510%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/Q
                         net (fo=41, unplaced)        0.173     8.405    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[0]
                         LUT5 (Prop_LUT5_I0_O)        0.159     8.564 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.806    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.417 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.586    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.686 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.841    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.931 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.153    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.191 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.394    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.858ns (26.490%)  route 2.381ns (73.510%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/Q
                         net (fo=41, unplaced)        0.173     8.405    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[0]
                         LUT5 (Prop_LUT5_I0_O)        0.159     8.564 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.806    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.417 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.586    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.686 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.841    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.931 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.153    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.191 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.394    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.858ns (26.490%)  route 2.381ns (73.510%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/Q
                         net (fo=41, unplaced)        0.173     8.405    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[0]
                         LUT5 (Prop_LUT5_I0_O)        0.159     8.564 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.806    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.417 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.586    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.686 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.841    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.931 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.153    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.191 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.394    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.858ns (26.490%)  route 2.381ns (73.510%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/Q
                         net (fo=41, unplaced)        0.173     8.405    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[0]
                         LUT5 (Prop_LUT5_I0_O)        0.159     8.564 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.806    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.417 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.586    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.686 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.841    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.931 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.153    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.191 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.394    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.858ns (26.490%)  route 2.381ns (73.510%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/Q
                         net (fo=41, unplaced)        0.173     8.405    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[0]
                         LUT5 (Prop_LUT5_I0_O)        0.159     8.564 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.806    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.417 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.586    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.686 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.841    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.931 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.153    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.191 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.394    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.858ns (26.490%)  route 2.381ns (73.510%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/Q
                         net (fo=41, unplaced)        0.173     8.405    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[0]
                         LUT5 (Prop_LUT5_I0_O)        0.159     8.564 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.806    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.417 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.586    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.686 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.841    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.931 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.153    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.191 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.394    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.858ns (26.490%)  route 2.381ns (73.510%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/Q
                         net (fo=41, unplaced)        0.173     8.405    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[0]
                         LUT5 (Prop_LUT5_I0_O)        0.159     8.564 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.806    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.417 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.586    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.686 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.841    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.931 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.153    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.191 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.394    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.858ns (26.490%)  route 2.381ns (73.510%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/Q
                         net (fo=41, unplaced)        0.173     8.405    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[0]
                         LUT5 (Prop_LUT5_I0_O)        0.159     8.564 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.806    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.417 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.586    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.686 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.841    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.931 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.153    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.191 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.394    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.858ns (26.490%)  route 2.381ns (73.510%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/Q
                         net (fo=41, unplaced)        0.173     8.405    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[0]
                         LUT5 (Prop_LUT5_I0_O)        0.159     8.564 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.806    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.417 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.586    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.686 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.841    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.931 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.153    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.191 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.394    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.858ns (26.490%)  route 2.381ns (73.510%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/Q
                         net (fo=41, unplaced)        0.173     8.405    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[0]
                         LUT5 (Prop_LUT5_I0_O)        0.159     8.564 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.806    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.417 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.586    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.686 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.841    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.931 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.153    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.191 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.394    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.858ns (26.490%)  route 2.381ns (73.510%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/Q
                         net (fo=41, unplaced)        0.173     8.405    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[0]
                         LUT5 (Prop_LUT5_I0_O)        0.159     8.564 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.806    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.417 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.586    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.686 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.841    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.931 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.153    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.191 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.394    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.858ns (26.490%)  route 2.381ns (73.510%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/Q
                         net (fo=41, unplaced)        0.173     8.405    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[0]
                         LUT5 (Prop_LUT5_I0_O)        0.159     8.564 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.806    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.417 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.586    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.686 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.841    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.931 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.153    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.191 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.394    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.858ns (26.490%)  route 2.381ns (73.510%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/Q
                         net (fo=41, unplaced)        0.173     8.405    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[0]
                         LUT5 (Prop_LUT5_I0_O)        0.159     8.564 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.806    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.417 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.586    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.686 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.841    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.931 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.153    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.191 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.394    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.817ns (25.224%)  route 2.422ns (74.776%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=3 LUT5=1 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=18, unplaced)        0.196     8.428    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_axi_awlen_ii[0]
                         LUT3 (Prop_LUT3_I2_O)        0.070     8.498 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.758    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.417 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.586    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.686 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.841    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.931 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.153    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.191 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.394    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.817ns (25.224%)  route 2.422ns (74.776%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=3 LUT5=1 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=18, unplaced)        0.196     8.428    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_axi_awlen_ii[0]
                         LUT3 (Prop_LUT3_I2_O)        0.070     8.498 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.758    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.417 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.586    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.686 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.841    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.931 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.153    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.191 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.394    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.817ns (25.224%)  route 2.422ns (74.776%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=3 LUT5=1 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=18, unplaced)        0.196     8.428    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_axi_awlen_ii[0]
                         LUT3 (Prop_LUT3_I2_O)        0.070     8.498 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.758    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.417 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.586    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.686 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.841    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.931 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.153    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.191 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.394    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.817ns (25.224%)  route 2.422ns (74.776%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=3 LUT5=1 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=18, unplaced)        0.196     8.428    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_axi_awlen_ii[0]
                         LUT3 (Prop_LUT3_I2_O)        0.070     8.498 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.758    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.417 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.586    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.686 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.841    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.931 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.153    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.191 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.394    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.817ns (25.224%)  route 2.422ns (74.776%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=3 LUT5=1 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=18, unplaced)        0.196     8.428    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_axi_awlen_ii[0]
                         LUT3 (Prop_LUT3_I2_O)        0.070     8.498 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.758    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.417 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.586    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.686 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.841    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.931 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.153    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.191 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.394    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.817ns (25.224%)  route 2.422ns (74.776%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=3 LUT5=1 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=18, unplaced)        0.196     8.428    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_axi_awlen_ii[0]
                         LUT3 (Prop_LUT3_I2_O)        0.070     8.498 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.758    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.417 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.586    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.686 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.841    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.931 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.153    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.191 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.394    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.817ns (25.224%)  route 2.422ns (74.776%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=3 LUT5=1 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=18, unplaced)        0.196     8.428    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_axi_awlen_ii[0]
                         LUT3 (Prop_LUT3_I2_O)        0.070     8.498 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.758    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.417 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.586    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.686 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.841    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.931 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.153    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.191 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.394    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.817ns (25.224%)  route 2.422ns (74.776%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=3 LUT5=1 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=18, unplaced)        0.196     8.428    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_axi_awlen_ii[0]
                         LUT3 (Prop_LUT3_I2_O)        0.070     8.498 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.758    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.417 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.586    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.686 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.841    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.931 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.153    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.191 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.394    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.817ns (25.224%)  route 2.422ns (74.776%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=3 LUT5=1 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=18, unplaced)        0.196     8.428    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_axi_awlen_ii[0]
                         LUT3 (Prop_LUT3_I2_O)        0.070     8.498 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.758    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.417 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.586    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.686 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.841    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.931 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.153    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.191 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.394    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.817ns (25.224%)  route 2.422ns (74.776%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=3 LUT5=1 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=18, unplaced)        0.196     8.428    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_axi_awlen_ii[0]
                         LUT3 (Prop_LUT3_I2_O)        0.070     8.498 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.758    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.417 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.586    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.686 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.841    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.931 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.153    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.191 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.394    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.817ns (25.224%)  route 2.422ns (74.776%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=3 LUT5=1 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=18, unplaced)        0.196     8.428    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_axi_awlen_ii[0]
                         LUT3 (Prop_LUT3_I2_O)        0.070     8.498 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.758    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.417 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.586    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.686 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.841    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.931 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.153    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.191 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.394    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.817ns (25.224%)  route 2.422ns (74.776%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=3 LUT5=1 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=18, unplaced)        0.196     8.428    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_axi_awlen_ii[0]
                         LUT3 (Prop_LUT3_I2_O)        0.070     8.498 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.758    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.417 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.586    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.686 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.841    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.931 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.153    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.191 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.394    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.817ns (25.224%)  route 2.422ns (74.776%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=3 LUT5=1 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=18, unplaced)        0.196     8.428    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_axi_awlen_ii[0]
                         LUT3 (Prop_LUT3_I2_O)        0.070     8.498 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.758    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.417 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.586    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.686 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.841    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.931 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.153    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.191 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.394    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.817ns (25.224%)  route 2.422ns (74.776%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=3 LUT5=1 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=18, unplaced)        0.196     8.428    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_axi_awlen_ii[0]
                         LUT3 (Prop_LUT3_I2_O)        0.070     8.498 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.758    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.417 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.586    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.686 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.841    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.931 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.153    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.191 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.394    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.817ns (25.224%)  route 2.422ns (74.776%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=3 LUT5=1 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=18, unplaced)        0.196     8.428    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_axi_awlen_ii[0]
                         LUT3 (Prop_LUT3_I2_O)        0.070     8.498 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.758    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.417 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.586    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.686 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.841    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.931 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.153    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.191 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.394    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.817ns (25.224%)  route 2.422ns (74.776%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=3 LUT5=1 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=18, unplaced)        0.196     8.428    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_axi_awlen_ii[0]
                         LUT3 (Prop_LUT3_I2_O)        0.070     8.498 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.758    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.417 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.586    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.686 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.841    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.931 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.153    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.191 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.394    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.745ns (23.137%)  route 2.475ns (76.863%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.166     8.398    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT3 (Prop_LUT3_I0_O)        0.112     8.510 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.770    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.952 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.098    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.136 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.369    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.439 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.667    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.705 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.902    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.143    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.181 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.391    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/c0_ddr4_s_axi_awlen[2]
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.429 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6/O
                         net (fo=1, unplaced)         0.197    10.626    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    10.664 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_2/O
                         net (fo=4, unplaced)         0.210    10.874    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.038    10.912 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.134    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.172 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.375    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.745ns (23.137%)  route 2.475ns (76.863%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.166     8.398    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT3 (Prop_LUT3_I0_O)        0.112     8.510 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.770    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.952 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.098    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.136 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.369    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.439 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.667    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.705 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.902    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.143    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.181 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.391    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/c0_ddr4_s_axi_awlen[2]
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.429 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6/O
                         net (fo=1, unplaced)         0.197    10.626    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    10.664 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_2/O
                         net (fo=4, unplaced)         0.210    10.874    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.038    10.912 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.134    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.172 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.375    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.745ns (23.137%)  route 2.475ns (76.863%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.166     8.398    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT3 (Prop_LUT3_I0_O)        0.112     8.510 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.770    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.952 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.098    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.136 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.369    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.439 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.667    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.705 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.902    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.143    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.181 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.391    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/c0_ddr4_s_axi_awlen[2]
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.429 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6/O
                         net (fo=1, unplaced)         0.197    10.626    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    10.664 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_2/O
                         net (fo=4, unplaced)         0.210    10.874    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.038    10.912 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.134    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.172 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.375    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.745ns (23.137%)  route 2.475ns (76.863%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.166     8.398    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT3 (Prop_LUT3_I0_O)        0.112     8.510 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.770    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.952 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.098    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.136 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.369    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.439 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.667    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.705 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.902    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.143    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.181 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.391    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/c0_ddr4_s_axi_awlen[2]
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.429 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6/O
                         net (fo=1, unplaced)         0.197    10.626    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    10.664 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_2/O
                         net (fo=4, unplaced)         0.210    10.874    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.038    10.912 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.134    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.172 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.375    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.745ns (23.137%)  route 2.475ns (76.863%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.166     8.398    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT3 (Prop_LUT3_I0_O)        0.112     8.510 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.770    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.952 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.098    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.136 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.369    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.439 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.667    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.705 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.902    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.143    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.181 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.391    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/c0_ddr4_s_axi_awlen[2]
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.429 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6/O
                         net (fo=1, unplaced)         0.197    10.626    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    10.664 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_2/O
                         net (fo=4, unplaced)         0.210    10.874    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.038    10.912 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.134    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.172 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.375    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.745ns (23.137%)  route 2.475ns (76.863%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.166     8.398    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT3 (Prop_LUT3_I0_O)        0.112     8.510 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.770    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.952 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.098    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.136 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.369    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.439 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.667    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.705 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.902    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.143    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.181 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.391    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/c0_ddr4_s_axi_awlen[2]
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.429 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6/O
                         net (fo=1, unplaced)         0.197    10.626    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    10.664 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_2/O
                         net (fo=4, unplaced)         0.210    10.874    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.038    10.912 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.134    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.172 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.375    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.745ns (23.137%)  route 2.475ns (76.863%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.166     8.398    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT3 (Prop_LUT3_I0_O)        0.112     8.510 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.770    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.952 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.098    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.136 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.369    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.439 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.667    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.705 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.902    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.143    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.181 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.391    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/c0_ddr4_s_axi_awlen[2]
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.429 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6/O
                         net (fo=1, unplaced)         0.197    10.626    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    10.664 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_2/O
                         net (fo=4, unplaced)         0.210    10.874    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.038    10.912 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.134    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.172 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.375    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.745ns (23.137%)  route 2.475ns (76.863%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.166     8.398    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT3 (Prop_LUT3_I0_O)        0.112     8.510 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.770    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.952 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.098    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.136 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.369    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.439 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.667    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.705 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.902    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.143    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.181 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.391    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/c0_ddr4_s_axi_awlen[2]
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.429 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6/O
                         net (fo=1, unplaced)         0.197    10.626    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    10.664 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_2/O
                         net (fo=4, unplaced)         0.210    10.874    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.038    10.912 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.134    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.172 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.375    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.745ns (23.137%)  route 2.475ns (76.863%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.166     8.398    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT3 (Prop_LUT3_I0_O)        0.112     8.510 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.770    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.952 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.098    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.136 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.369    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.439 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.667    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.705 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.902    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.143    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.181 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.391    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/c0_ddr4_s_axi_awlen[2]
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.429 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6/O
                         net (fo=1, unplaced)         0.197    10.626    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    10.664 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_2/O
                         net (fo=4, unplaced)         0.210    10.874    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.038    10.912 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.134    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.172 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.375    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.745ns (23.137%)  route 2.475ns (76.863%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.166     8.398    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT3 (Prop_LUT3_I0_O)        0.112     8.510 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.770    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.952 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.098    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.136 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.369    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.439 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.667    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.705 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.902    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.143    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.181 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.391    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/c0_ddr4_s_axi_awlen[2]
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.429 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6/O
                         net (fo=1, unplaced)         0.197    10.626    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    10.664 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_2/O
                         net (fo=4, unplaced)         0.210    10.874    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.038    10.912 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.134    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.172 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.375    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.745ns (23.137%)  route 2.475ns (76.863%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.166     8.398    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT3 (Prop_LUT3_I0_O)        0.112     8.510 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.770    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.952 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.098    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.136 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.369    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.439 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.667    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.705 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.902    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.143    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.181 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.391    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/c0_ddr4_s_axi_awlen[2]
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.429 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6/O
                         net (fo=1, unplaced)         0.197    10.626    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    10.664 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_2/O
                         net (fo=4, unplaced)         0.210    10.874    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.038    10.912 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.134    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.172 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.375    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.745ns (23.137%)  route 2.475ns (76.863%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.166     8.398    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT3 (Prop_LUT3_I0_O)        0.112     8.510 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.770    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.952 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.098    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.136 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.369    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.439 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.667    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.705 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.902    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.143    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.181 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.391    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/c0_ddr4_s_axi_awlen[2]
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.429 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6/O
                         net (fo=1, unplaced)         0.197    10.626    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    10.664 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_2/O
                         net (fo=4, unplaced)         0.210    10.874    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.038    10.912 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.134    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.172 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.375    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.745ns (23.137%)  route 2.475ns (76.863%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.166     8.398    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT3 (Prop_LUT3_I0_O)        0.112     8.510 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.770    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.952 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.098    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.136 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.369    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.439 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.667    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.705 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.902    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.143    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.181 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.391    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/c0_ddr4_s_axi_awlen[2]
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.429 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6/O
                         net (fo=1, unplaced)         0.197    10.626    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    10.664 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_2/O
                         net (fo=4, unplaced)         0.210    10.874    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.038    10.912 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.134    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.172 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.375    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.745ns (23.137%)  route 2.475ns (76.863%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.166     8.398    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT3 (Prop_LUT3_I0_O)        0.112     8.510 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.770    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.952 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.098    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.136 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.369    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.439 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.667    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.705 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.902    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.143    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.181 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.391    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/c0_ddr4_s_axi_awlen[2]
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.429 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6/O
                         net (fo=1, unplaced)         0.197    10.626    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    10.664 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_2/O
                         net (fo=4, unplaced)         0.210    10.874    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.038    10.912 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.134    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.172 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.375    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.745ns (23.137%)  route 2.475ns (76.863%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.166     8.398    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT3 (Prop_LUT3_I0_O)        0.112     8.510 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.770    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.952 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.098    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.136 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.369    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.439 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.667    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.705 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.902    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.143    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.181 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.391    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/c0_ddr4_s_axi_awlen[2]
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.429 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6/O
                         net (fo=1, unplaced)         0.197    10.626    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    10.664 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_2/O
                         net (fo=4, unplaced)         0.210    10.874    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.038    10.912 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.134    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.172 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.375    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.745ns (23.137%)  route 2.475ns (76.863%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.166     8.398    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT3 (Prop_LUT3_I0_O)        0.112     8.510 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.770    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.952 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.098    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.136 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.369    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.439 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.667    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.705 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.902    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.143    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.181 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.391    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/c0_ddr4_s_axi_awlen[2]
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.429 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6/O
                         net (fo=1, unplaced)         0.197    10.626    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    10.664 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_2/O
                         net (fo=4, unplaced)         0.210    10.874    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.038    10.912 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.134    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.172 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.375    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.836ns (26.036%)  route 2.375ns (73.965%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.167     8.399    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT5 (Prop_LUT5_I1_O)        0.137     8.536 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.778    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.912 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.058    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.096 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.329    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.399 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.627    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.665 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.862    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.900 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.103    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.141 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.351    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.389 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.558    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.658 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.813    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.903 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.125    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.163 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.366    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.366    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.836ns (26.036%)  route 2.375ns (73.965%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.167     8.399    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT5 (Prop_LUT5_I1_O)        0.137     8.536 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.778    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.912 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.058    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.096 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.329    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.399 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.627    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.665 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.862    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.900 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.103    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.141 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.351    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.389 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.558    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.658 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.813    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.903 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.125    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.163 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.366    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.366    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.836ns (26.036%)  route 2.375ns (73.965%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.167     8.399    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT5 (Prop_LUT5_I1_O)        0.137     8.536 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.778    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.912 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.058    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.096 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.329    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.399 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.627    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.665 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.862    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.900 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.103    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.141 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.351    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.389 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.558    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.658 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.813    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.903 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.125    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.163 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.366    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.366    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.836ns (26.036%)  route 2.375ns (73.965%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.167     8.399    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT5 (Prop_LUT5_I1_O)        0.137     8.536 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.778    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.912 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.058    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.096 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.329    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.399 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.627    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.665 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.862    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.900 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.103    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.141 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.351    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.389 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.558    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.658 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.813    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.903 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.125    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.163 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.366    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.366    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.836ns (26.036%)  route 2.375ns (73.965%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.167     8.399    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT5 (Prop_LUT5_I1_O)        0.137     8.536 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.778    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.912 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.058    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.096 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.329    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.399 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.627    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.665 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.862    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.900 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.103    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.141 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.351    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.389 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.558    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.658 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.813    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.903 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.125    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.163 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.366    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.366    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.836ns (26.036%)  route 2.375ns (73.965%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.167     8.399    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT5 (Prop_LUT5_I1_O)        0.137     8.536 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.778    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.912 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.058    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.096 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.329    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.399 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.627    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.665 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.862    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.900 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.103    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.141 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.351    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.389 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.558    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.658 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.813    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.903 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.125    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.163 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.366    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.366    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.836ns (26.036%)  route 2.375ns (73.965%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.167     8.399    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT5 (Prop_LUT5_I1_O)        0.137     8.536 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.778    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.912 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.058    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.096 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.329    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.399 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.627    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.665 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.862    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.900 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.103    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.141 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.351    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.389 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.558    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.658 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.813    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.903 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.125    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.163 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.366    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.366    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.836ns (26.036%)  route 2.375ns (73.965%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.167     8.399    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT5 (Prop_LUT5_I1_O)        0.137     8.536 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.778    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.912 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.058    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.096 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.329    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.399 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.627    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.665 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.862    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.900 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.103    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.141 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.351    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.389 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.558    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.658 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.813    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.903 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.125    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.163 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.366    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.366    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.836ns (26.036%)  route 2.375ns (73.965%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.167     8.399    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT5 (Prop_LUT5_I1_O)        0.137     8.536 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.778    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.912 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.058    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.096 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.329    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.399 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.627    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.665 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.862    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.900 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.103    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.141 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.351    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.389 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.558    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.658 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.813    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.903 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.125    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.163 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.366    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.366    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.836ns (26.036%)  route 2.375ns (73.965%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.167     8.399    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT5 (Prop_LUT5_I1_O)        0.137     8.536 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.778    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.912 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.058    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.096 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.329    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.399 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.627    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.665 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.862    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.900 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.103    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.141 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.351    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.389 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.558    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.658 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.813    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.903 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.125    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.163 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.366    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.366    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.836ns (26.036%)  route 2.375ns (73.965%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.167     8.399    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT5 (Prop_LUT5_I1_O)        0.137     8.536 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.778    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.912 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.058    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.096 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.329    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.399 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.627    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.665 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.862    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.900 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.103    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.141 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.351    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.389 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.558    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.658 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.813    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.903 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.125    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.163 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.366    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.366    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.836ns (26.036%)  route 2.375ns (73.965%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.167     8.399    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT5 (Prop_LUT5_I1_O)        0.137     8.536 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.778    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.912 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.058    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.096 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.329    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.399 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.627    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.665 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.862    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.900 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.103    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.141 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.351    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.389 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.558    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.658 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.813    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.903 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.125    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.163 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.366    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.366    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.836ns (26.036%)  route 2.375ns (73.965%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.167     8.399    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT5 (Prop_LUT5_I1_O)        0.137     8.536 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.778    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.912 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.058    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.096 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.329    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.399 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.627    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.665 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.862    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.900 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.103    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.141 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.351    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.389 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.558    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.658 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.813    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.903 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.125    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.163 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.366    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.366    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.836ns (26.036%)  route 2.375ns (73.965%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.167     8.399    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT5 (Prop_LUT5_I1_O)        0.137     8.536 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.778    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.912 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.058    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.096 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.329    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.399 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.627    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.665 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.862    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.900 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.103    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.141 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.351    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.389 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.558    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.658 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.813    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.903 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.125    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.163 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.366    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.366    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.836ns (26.036%)  route 2.375ns (73.965%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.167     8.399    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT5 (Prop_LUT5_I1_O)        0.137     8.536 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.778    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.912 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.058    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.096 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.329    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.399 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.627    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.665 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.862    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.900 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.103    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.141 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.351    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.389 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.558    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.658 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.813    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.903 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.125    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.163 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.366    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.366    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.836ns (26.036%)  route 2.375ns (73.965%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=40, unplaced)        0.167     8.399    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
                         LUT5 (Prop_LUT5_I1_O)        0.137     8.536 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.778    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.912 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.058    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.096 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.329    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.399 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.627    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.665 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.862    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.900 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.103    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.141 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.351    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awlen[3]
                         LUT3 (Prop_LUT3_I0_O)        0.038    10.389 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axlen[3]_i_1/O
                         net (fo=4, unplaced)         0.169    10.558    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/D[2]
                         LUT6 (Prop_LUT6_I0_O)        0.100    10.658 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_3/O
                         net (fo=1, unplaced)         0.155    10.813    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg
                         LUT6 (Prop_LUT6_I0_O)        0.090    10.903 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.125    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.163 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.366    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.366    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.744ns (23.192%)  route 2.464ns (76.808%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/Q
                         net (fo=41, unplaced)        0.173     8.405    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[0]
                         LUT5 (Prop_LUT5_I0_O)        0.159     8.564 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.806    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/c0_ddr4_s_axi_awlen[2]
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.417 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6/O
                         net (fo=1, unplaced)         0.197    10.614    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    10.652 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_2/O
                         net (fo=4, unplaced)         0.210    10.862    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.038    10.900 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.122    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.160 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.363    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.744ns (23.192%)  route 2.464ns (76.808%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/Q
                         net (fo=41, unplaced)        0.173     8.405    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[0]
                         LUT5 (Prop_LUT5_I0_O)        0.159     8.564 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.806    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/c0_ddr4_s_axi_awlen[2]
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.417 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6/O
                         net (fo=1, unplaced)         0.197    10.614    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    10.652 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_2/O
                         net (fo=4, unplaced)         0.210    10.862    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.038    10.900 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.122    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.160 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.363    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.744ns (23.192%)  route 2.464ns (76.808%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/Q
                         net (fo=41, unplaced)        0.173     8.405    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[0]
                         LUT5 (Prop_LUT5_I0_O)        0.159     8.564 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.806    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/c0_ddr4_s_axi_awlen[2]
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.417 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6/O
                         net (fo=1, unplaced)         0.197    10.614    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    10.652 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_2/O
                         net (fo=4, unplaced)         0.210    10.862    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.038    10.900 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.122    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.160 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.363    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.744ns (23.192%)  route 2.464ns (76.808%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/Q
                         net (fo=41, unplaced)        0.173     8.405    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[0]
                         LUT5 (Prop_LUT5_I0_O)        0.159     8.564 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.806    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/c0_ddr4_s_axi_awlen[2]
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.417 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6/O
                         net (fo=1, unplaced)         0.197    10.614    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    10.652 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_2/O
                         net (fo=4, unplaced)         0.210    10.862    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.038    10.900 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.122    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.160 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.363    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.744ns (23.192%)  route 2.464ns (76.808%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/Q
                         net (fo=41, unplaced)        0.173     8.405    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[0]
                         LUT5 (Prop_LUT5_I0_O)        0.159     8.564 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.806    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/c0_ddr4_s_axi_awlen[2]
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.417 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6/O
                         net (fo=1, unplaced)         0.197    10.614    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    10.652 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_2/O
                         net (fo=4, unplaced)         0.210    10.862    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.038    10.900 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.122    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.160 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.363    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.744ns (23.192%)  route 2.464ns (76.808%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/Q
                         net (fo=41, unplaced)        0.173     8.405    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[0]
                         LUT5 (Prop_LUT5_I0_O)        0.159     8.564 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.806    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/c0_ddr4_s_axi_awlen[2]
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.417 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6/O
                         net (fo=1, unplaced)         0.197    10.614    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    10.652 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_2/O
                         net (fo=4, unplaced)         0.210    10.862    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.038    10.900 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.122    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.160 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.363    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.744ns (23.192%)  route 2.464ns (76.808%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/Q
                         net (fo=41, unplaced)        0.173     8.405    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[0]
                         LUT5 (Prop_LUT5_I0_O)        0.159     8.564 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.806    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/c0_ddr4_s_axi_awlen[2]
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.417 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6/O
                         net (fo=1, unplaced)         0.197    10.614    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    10.652 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_2/O
                         net (fo=4, unplaced)         0.210    10.862    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.038    10.900 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.122    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.160 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.363    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.744ns (23.192%)  route 2.464ns (76.808%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/Q
                         net (fo=41, unplaced)        0.173     8.405    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[0]
                         LUT5 (Prop_LUT5_I0_O)        0.159     8.564 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.806    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/c0_ddr4_s_axi_awlen[2]
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.417 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6/O
                         net (fo=1, unplaced)         0.197    10.614    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    10.652 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_2/O
                         net (fo=4, unplaced)         0.210    10.862    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.038    10.900 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.122    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.160 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.363    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.744ns (23.192%)  route 2.464ns (76.808%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/Q
                         net (fo=41, unplaced)        0.173     8.405    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[0]
                         LUT5 (Prop_LUT5_I0_O)        0.159     8.564 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.806    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/c0_ddr4_s_axi_awlen[2]
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.417 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6/O
                         net (fo=1, unplaced)         0.197    10.614    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    10.652 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_2/O
                         net (fo=4, unplaced)         0.210    10.862    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.038    10.900 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.122    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.160 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.363    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.744ns (23.192%)  route 2.464ns (76.808%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/Q
                         net (fo=41, unplaced)        0.173     8.405    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[0]
                         LUT5 (Prop_LUT5_I0_O)        0.159     8.564 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.242     8.806    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     8.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/c0_ddr4_s_axi_awlen[2]
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.417 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6/O
                         net (fo=1, unplaced)         0.197    10.614    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    10.652 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_2/O
                         net (fo=4, unplaced)         0.210    10.862    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.038    10.900 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.122    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.160 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.363    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.703ns (21.914%)  route 2.505ns (78.086%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=18, unplaced)        0.196     8.428    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_axi_awlen_ii[0]
                         LUT3 (Prop_LUT3_I2_O)        0.070     8.498 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.758    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/c0_ddr4_s_axi_awlen[2]
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.417 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6/O
                         net (fo=1, unplaced)         0.197    10.614    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    10.652 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_2/O
                         net (fo=4, unplaced)         0.210    10.862    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.038    10.900 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.122    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.160 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.363    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.703ns (21.914%)  route 2.505ns (78.086%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=18, unplaced)        0.196     8.428    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_axi_awlen_ii[0]
                         LUT3 (Prop_LUT3_I2_O)        0.070     8.498 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.758    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/c0_ddr4_s_axi_awlen[2]
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.417 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6/O
                         net (fo=1, unplaced)         0.197    10.614    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    10.652 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_2/O
                         net (fo=4, unplaced)         0.210    10.862    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.038    10.900 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.122    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.160 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.363    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.703ns (21.914%)  route 2.505ns (78.086%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=18, unplaced)        0.196     8.428    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_axi_awlen_ii[0]
                         LUT3 (Prop_LUT3_I2_O)        0.070     8.498 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.758    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/c0_ddr4_s_axi_awlen[2]
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.417 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6/O
                         net (fo=1, unplaced)         0.197    10.614    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    10.652 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_2/O
                         net (fo=4, unplaced)         0.210    10.862    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.038    10.900 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.122    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.160 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.363    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.703ns (21.914%)  route 2.505ns (78.086%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=18, unplaced)        0.196     8.428    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_axi_awlen_ii[0]
                         LUT3 (Prop_LUT3_I2_O)        0.070     8.498 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.758    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/c0_ddr4_s_axi_awlen[2]
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.417 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6/O
                         net (fo=1, unplaced)         0.197    10.614    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    10.652 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_2/O
                         net (fo=4, unplaced)         0.210    10.862    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.038    10.900 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.122    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.160 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.363    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.703ns (21.914%)  route 2.505ns (78.086%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=18, unplaced)        0.196     8.428    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_axi_awlen_ii[0]
                         LUT3 (Prop_LUT3_I2_O)        0.070     8.498 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.758    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/c0_ddr4_s_axi_awlen[2]
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.417 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6/O
                         net (fo=1, unplaced)         0.197    10.614    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    10.652 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_2/O
                         net (fo=4, unplaced)         0.210    10.862    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.038    10.900 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.122    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.160 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.363    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.703ns (21.914%)  route 2.505ns (78.086%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=18, unplaced)        0.196     8.428    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_axi_awlen_ii[0]
                         LUT3 (Prop_LUT3_I2_O)        0.070     8.498 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.758    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/c0_ddr4_s_axi_awlen[2]
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.417 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6/O
                         net (fo=1, unplaced)         0.197    10.614    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    10.652 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_2/O
                         net (fo=4, unplaced)         0.210    10.862    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.038    10.900 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.122    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.160 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.363    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.703ns (21.914%)  route 2.505ns (78.086%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=18, unplaced)        0.196     8.428    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_axi_awlen_ii[0]
                         LUT3 (Prop_LUT3_I2_O)        0.070     8.498 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.758    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/c0_ddr4_s_axi_awlen[2]
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.417 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6/O
                         net (fo=1, unplaced)         0.197    10.614    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    10.652 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_2/O
                         net (fo=4, unplaced)         0.210    10.862    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.038    10.900 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.122    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.160 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.363    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.703ns (21.914%)  route 2.505ns (78.086%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=18, unplaced)        0.196     8.428    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_axi_awlen_ii[0]
                         LUT3 (Prop_LUT3_I2_O)        0.070     8.498 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.758    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/c0_ddr4_s_axi_awlen[2]
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.417 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6/O
                         net (fo=1, unplaced)         0.197    10.614    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    10.652 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_2/O
                         net (fo=4, unplaced)         0.210    10.862    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.038    10.900 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.122    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.160 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.363    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       f  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.703ns (21.914%)  route 2.505ns (78.086%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=18, unplaced)        0.196     8.428    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_axi_awlen_ii[0]
                         LUT3 (Prop_LUT3_I2_O)        0.070     8.498 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.758    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.940 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/c0_ddr4_s_axi_awlen[2]
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.417 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6/O
                         net (fo=1, unplaced)         0.197    10.614    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    10.652 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_2/O
                         net (fo=4, unplaced)         0.210    10.862    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.038    10.900 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.122    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.160 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.363    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.703ns (21.914%)  route 2.505ns (78.086%))
  Logic Levels:           11  (CARRY8=1 LUT1=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 11.776 - 3.333 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.001    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.029 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.613    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.486 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.684    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.712 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.444     8.155    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]_0
                         FDRE                                         r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.232 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=18, unplaced)        0.196     8.428    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_axi_awlen_ii[0]
                         LUT3 (Prop_LUT3_I2_O)        0.070     8.498 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.260     8.758    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_10_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.182     8.940 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_6/CO[3]
                         net (fo=13, unplaced)        0.146     9.086    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
                         LUT3 (Prop_LUT3_I0_O)        0.038     9.124 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.233     9.357    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[0]_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.070     9.427 r  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.228     9.655    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[17]
                         LUT6 (Prop_LUT6_I2_O)        0.038     9.693 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.197     9.890    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.928 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.203    10.131    i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038    10.169 f  i_axi_dwidth_converter_512_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=4, unplaced)         0.210    10.379    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/c0_ddr4_s_axi_awlen[2]
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.417 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6/O
                         net (fo=1, unplaced)         0.197    10.614    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_6_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    10.652 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[4]_i_2/O
                         net (fo=4, unplaced)         0.210    10.862    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.038    10.900 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=7, unplaced)         0.222    11.122    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[3]_0
                         LUT1 (Prop_LUT1_I0_O)        0.038    11.160 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=4, unplaced)         0.203    11.363    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  SYSCLK1_300_P (IN)
                         net (fo=0)                   0.000     3.333    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     3.898 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.938    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.938 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     4.185    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.209 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.648    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.278 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     7.454    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.478 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22326, unplaced)     4.299    11.776    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[3]_1
                         SRL16E                                       r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8/CLK
                         clock pessimism              0.158    11.935    
                         clock uncertainty           -0.052    11.883    
                         SRL16E (Setup_SRL16E_CLK_CE)
                                                     -0.180    11.703    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  0.339    




