
final_assignment_acc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006eac  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000638  08007040  08007040  00017040  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007678  08007678  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  08007678  08007678  00017678  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007680  08007680  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007680  08007680  00017680  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007684  08007684  00017684  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08007688  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000740  200001e4  0800786c  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000924  0800786c  00020924  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000128e7  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b99  00000000  00000000  00032afb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    0000631d  00000000  00000000  00036694  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000810  00000000  00000000  0003c9b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000a50  00000000  00000000  0003d1c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024a79  00000000  00000000  0003dc18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f6ae  00000000  00000000  00062691  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d5391  00000000  00000000  00071d3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  001470d0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000025e0  00000000  00000000  00147124  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007024 	.word	0x08007024

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	08007024 	.word	0x08007024

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b96e 	b.w	8000f3c <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	468c      	mov	ip, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	f040 8083 	bne.w	8000d8e <__udivmoddi4+0x116>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d947      	bls.n	8000d1e <__udivmoddi4+0xa6>
 8000c8e:	fab2 f282 	clz	r2, r2
 8000c92:	b142      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c94:	f1c2 0020 	rsb	r0, r2, #32
 8000c98:	fa24 f000 	lsr.w	r0, r4, r0
 8000c9c:	4091      	lsls	r1, r2
 8000c9e:	4097      	lsls	r7, r2
 8000ca0:	ea40 0c01 	orr.w	ip, r0, r1
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbbc f6f8 	udiv	r6, ip, r8
 8000cb0:	fa1f fe87 	uxth.w	lr, r7
 8000cb4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cb8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbc:	fb06 f10e 	mul.w	r1, r6, lr
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18fb      	adds	r3, r7, r3
 8000cc6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cca:	f080 8119 	bcs.w	8000f00 <__udivmoddi4+0x288>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8116 	bls.w	8000f00 <__udivmoddi4+0x288>
 8000cd4:	3e02      	subs	r6, #2
 8000cd6:	443b      	add	r3, r7
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cec:	45a6      	cmp	lr, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	193c      	adds	r4, r7, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cf6:	f080 8105 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cfa:	45a6      	cmp	lr, r4
 8000cfc:	f240 8102 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000d00:	3802      	subs	r0, #2
 8000d02:	443c      	add	r4, r7
 8000d04:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d08:	eba4 040e 	sub.w	r4, r4, lr
 8000d0c:	2600      	movs	r6, #0
 8000d0e:	b11d      	cbz	r5, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c5 4300 	strd	r4, r3, [r5]
 8000d18:	4631      	mov	r1, r6
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	b902      	cbnz	r2, 8000d22 <__udivmoddi4+0xaa>
 8000d20:	deff      	udf	#255	; 0xff
 8000d22:	fab2 f282 	clz	r2, r2
 8000d26:	2a00      	cmp	r2, #0
 8000d28:	d150      	bne.n	8000dcc <__udivmoddi4+0x154>
 8000d2a:	1bcb      	subs	r3, r1, r7
 8000d2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d30:	fa1f f887 	uxth.w	r8, r7
 8000d34:	2601      	movs	r6, #1
 8000d36:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d3a:	0c21      	lsrs	r1, r4, #16
 8000d3c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d40:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d44:	fb08 f30c 	mul.w	r3, r8, ip
 8000d48:	428b      	cmp	r3, r1
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000d4c:	1879      	adds	r1, r7, r1
 8000d4e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0xe2>
 8000d54:	428b      	cmp	r3, r1
 8000d56:	f200 80e9 	bhi.w	8000f2c <__udivmoddi4+0x2b4>
 8000d5a:	4684      	mov	ip, r0
 8000d5c:	1ac9      	subs	r1, r1, r3
 8000d5e:	b2a3      	uxth	r3, r4
 8000d60:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d64:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d68:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d6c:	fb08 f800 	mul.w	r8, r8, r0
 8000d70:	45a0      	cmp	r8, r4
 8000d72:	d907      	bls.n	8000d84 <__udivmoddi4+0x10c>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d7a:	d202      	bcs.n	8000d82 <__udivmoddi4+0x10a>
 8000d7c:	45a0      	cmp	r8, r4
 8000d7e:	f200 80d9 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d82:	4618      	mov	r0, r3
 8000d84:	eba4 0408 	sub.w	r4, r4, r8
 8000d88:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d8c:	e7bf      	b.n	8000d0e <__udivmoddi4+0x96>
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x12e>
 8000d92:	2d00      	cmp	r5, #0
 8000d94:	f000 80b1 	beq.w	8000efa <__udivmoddi4+0x282>
 8000d98:	2600      	movs	r6, #0
 8000d9a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d9e:	4630      	mov	r0, r6
 8000da0:	4631      	mov	r1, r6
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f683 	clz	r6, r3
 8000daa:	2e00      	cmp	r6, #0
 8000dac:	d14a      	bne.n	8000e44 <__udivmoddi4+0x1cc>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0x140>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80b8 	bhi.w	8000f28 <__udivmoddi4+0x2b0>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0103 	sbc.w	r1, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	468c      	mov	ip, r1
 8000dc2:	2d00      	cmp	r5, #0
 8000dc4:	d0a8      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000dc6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dca:	e7a5      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000dcc:	f1c2 0320 	rsb	r3, r2, #32
 8000dd0:	fa20 f603 	lsr.w	r6, r0, r3
 8000dd4:	4097      	lsls	r7, r2
 8000dd6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dda:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dde:	40d9      	lsrs	r1, r3
 8000de0:	4330      	orrs	r0, r6
 8000de2:	0c03      	lsrs	r3, r0, #16
 8000de4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000de8:	fa1f f887 	uxth.w	r8, r7
 8000dec:	fb0e 1116 	mls	r1, lr, r6, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb06 f108 	mul.w	r1, r6, r8
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	fa04 f402 	lsl.w	r4, r4, r2
 8000dfe:	d909      	bls.n	8000e14 <__udivmoddi4+0x19c>
 8000e00:	18fb      	adds	r3, r7, r3
 8000e02:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e06:	f080 808d 	bcs.w	8000f24 <__udivmoddi4+0x2ac>
 8000e0a:	4299      	cmp	r1, r3
 8000e0c:	f240 808a 	bls.w	8000f24 <__udivmoddi4+0x2ac>
 8000e10:	3e02      	subs	r6, #2
 8000e12:	443b      	add	r3, r7
 8000e14:	1a5b      	subs	r3, r3, r1
 8000e16:	b281      	uxth	r1, r0
 8000e18:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e1c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e20:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e24:	fb00 f308 	mul.w	r3, r0, r8
 8000e28:	428b      	cmp	r3, r1
 8000e2a:	d907      	bls.n	8000e3c <__udivmoddi4+0x1c4>
 8000e2c:	1879      	adds	r1, r7, r1
 8000e2e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e32:	d273      	bcs.n	8000f1c <__udivmoddi4+0x2a4>
 8000e34:	428b      	cmp	r3, r1
 8000e36:	d971      	bls.n	8000f1c <__udivmoddi4+0x2a4>
 8000e38:	3802      	subs	r0, #2
 8000e3a:	4439      	add	r1, r7
 8000e3c:	1acb      	subs	r3, r1, r3
 8000e3e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e42:	e778      	b.n	8000d36 <__udivmoddi4+0xbe>
 8000e44:	f1c6 0c20 	rsb	ip, r6, #32
 8000e48:	fa03 f406 	lsl.w	r4, r3, r6
 8000e4c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e50:	431c      	orrs	r4, r3
 8000e52:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e56:	fa01 f306 	lsl.w	r3, r1, r6
 8000e5a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e5e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e62:	431f      	orrs	r7, r3
 8000e64:	0c3b      	lsrs	r3, r7, #16
 8000e66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e6a:	fa1f f884 	uxth.w	r8, r4
 8000e6e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e72:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e76:	fb09 fa08 	mul.w	sl, r9, r8
 8000e7a:	458a      	cmp	sl, r1
 8000e7c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e80:	fa00 f306 	lsl.w	r3, r0, r6
 8000e84:	d908      	bls.n	8000e98 <__udivmoddi4+0x220>
 8000e86:	1861      	adds	r1, r4, r1
 8000e88:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e8c:	d248      	bcs.n	8000f20 <__udivmoddi4+0x2a8>
 8000e8e:	458a      	cmp	sl, r1
 8000e90:	d946      	bls.n	8000f20 <__udivmoddi4+0x2a8>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4421      	add	r1, r4
 8000e98:	eba1 010a 	sub.w	r1, r1, sl
 8000e9c:	b2bf      	uxth	r7, r7
 8000e9e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ea2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ea6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eaa:	fb00 f808 	mul.w	r8, r0, r8
 8000eae:	45b8      	cmp	r8, r7
 8000eb0:	d907      	bls.n	8000ec2 <__udivmoddi4+0x24a>
 8000eb2:	19e7      	adds	r7, r4, r7
 8000eb4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000eb8:	d22e      	bcs.n	8000f18 <__udivmoddi4+0x2a0>
 8000eba:	45b8      	cmp	r8, r7
 8000ebc:	d92c      	bls.n	8000f18 <__udivmoddi4+0x2a0>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4427      	add	r7, r4
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	eba7 0708 	sub.w	r7, r7, r8
 8000eca:	fba0 8902 	umull	r8, r9, r0, r2
 8000ece:	454f      	cmp	r7, r9
 8000ed0:	46c6      	mov	lr, r8
 8000ed2:	4649      	mov	r1, r9
 8000ed4:	d31a      	bcc.n	8000f0c <__udivmoddi4+0x294>
 8000ed6:	d017      	beq.n	8000f08 <__udivmoddi4+0x290>
 8000ed8:	b15d      	cbz	r5, 8000ef2 <__udivmoddi4+0x27a>
 8000eda:	ebb3 020e 	subs.w	r2, r3, lr
 8000ede:	eb67 0701 	sbc.w	r7, r7, r1
 8000ee2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ee6:	40f2      	lsrs	r2, r6
 8000ee8:	ea4c 0202 	orr.w	r2, ip, r2
 8000eec:	40f7      	lsrs	r7, r6
 8000eee:	e9c5 2700 	strd	r2, r7, [r5]
 8000ef2:	2600      	movs	r6, #0
 8000ef4:	4631      	mov	r1, r6
 8000ef6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000efa:	462e      	mov	r6, r5
 8000efc:	4628      	mov	r0, r5
 8000efe:	e70b      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f00:	4606      	mov	r6, r0
 8000f02:	e6e9      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f04:	4618      	mov	r0, r3
 8000f06:	e6fd      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f08:	4543      	cmp	r3, r8
 8000f0a:	d2e5      	bcs.n	8000ed8 <__udivmoddi4+0x260>
 8000f0c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f10:	eb69 0104 	sbc.w	r1, r9, r4
 8000f14:	3801      	subs	r0, #1
 8000f16:	e7df      	b.n	8000ed8 <__udivmoddi4+0x260>
 8000f18:	4608      	mov	r0, r1
 8000f1a:	e7d2      	b.n	8000ec2 <__udivmoddi4+0x24a>
 8000f1c:	4660      	mov	r0, ip
 8000f1e:	e78d      	b.n	8000e3c <__udivmoddi4+0x1c4>
 8000f20:	4681      	mov	r9, r0
 8000f22:	e7b9      	b.n	8000e98 <__udivmoddi4+0x220>
 8000f24:	4666      	mov	r6, ip
 8000f26:	e775      	b.n	8000e14 <__udivmoddi4+0x19c>
 8000f28:	4630      	mov	r0, r6
 8000f2a:	e74a      	b.n	8000dc2 <__udivmoddi4+0x14a>
 8000f2c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f30:	4439      	add	r1, r7
 8000f32:	e713      	b.n	8000d5c <__udivmoddi4+0xe4>
 8000f34:	3802      	subs	r0, #2
 8000f36:	443c      	add	r4, r7
 8000f38:	e724      	b.n	8000d84 <__udivmoddi4+0x10c>
 8000f3a:	bf00      	nop

08000f3c <__aeabi_idiv0>:
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop

08000f40 <arm_fir_f32>:
void arm_fir_f32(
const arm_fir_instance_f32 * S,
float32_t * pSrc,
float32_t * pDst,
uint32_t blockSize)
{
 8000f40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000f44:	ed2d 8b0a 	vpush	{d8-d12}
   float32_t *pState = S->pState;                 /* State pointer */
 8000f48:	6847      	ldr	r7, [r0, #4]
   float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
 8000f4a:	f8d0 9008 	ldr.w	r9, [r0, #8]
   float32_t *pStateCurnt;                        /* Points to the current sample of the state */
   float32_t *px, *pb;                            /* Temporary pointers for state and coefficient buffers */
   float32_t acc0, acc1, acc2, acc3, acc4, acc5, acc6, acc7;     /* Accumulators */
   float32_t x0, x1, x2, x3, x4, x5, x6, x7, c0;  /* Temporary variables to hold state and coefficient values */
   uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
 8000f4e:	f8b0 e000 	ldrh.w	lr, [r0]
 8000f52:	46f2      	mov	sl, lr
   uint32_t i, tapCnt, blkCnt;                    /* Loop counters */
   float32_t p0,p1,p2,p3,p4,p5,p6,p7;             /* Temporary product values */

   /* S->pState points to state array which contains previous frame (numTaps - 1) samples */
   /* pStateCurnt points to the location where the new input data should be written */
   pStateCurnt = &(S->pState[(numTaps - 1u)]);
 8000f54:	f10e 4c80 	add.w	ip, lr, #1073741824	; 0x40000000
 8000f58:	f10c 3cff 	add.w	ip, ip, #4294967295
 8000f5c:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
    *    acc0 =  b[numTaps-1] * x[n-numTaps-1] + b[numTaps-2] * x[n-numTaps-2] + b[numTaps-3] * x[n-numTaps-3] +...+ b[0] * x[0]  
    *    acc1 =  b[numTaps-1] * x[n-numTaps] +   b[numTaps-2] * x[n-numTaps-1] + b[numTaps-3] * x[n-numTaps-2] +...+ b[0] * x[1]  
    *    acc2 =  b[numTaps-1] * x[n-numTaps+1] + b[numTaps-2] * x[n-numTaps] +   b[numTaps-3] * x[n-numTaps-1] +...+ b[0] * x[2]  
    *    acc3 =  b[numTaps-1] * x[n-numTaps+2] + b[numTaps-2] * x[n-numTaps+1] + b[numTaps-3] * x[n-numTaps]   +...+ b[0] * x[3]  
    */
   blkCnt = blockSize >> 3;
 8000f60:	08de      	lsrs	r6, r3, #3

   /* First part of the processing with loop unrolling.  Compute 8 outputs at a time.  
   ** a second loop below computes the remaining 1 to 7 samples. */
   while(blkCnt > 0u)
 8000f62:	e171      	b.n	8001248 <arm_fir_f32+0x308>
      /* Loop over the number of taps.  Unroll by a factor of 8.  
       ** Repeat until we've computed numTaps-8 coefficients. */
      while(tapCnt > 0u)
      {
         /* Read the b[numTaps-1] coefficient */
         c0 = *(pb++);
 8000f64:	edd4 5a00 	vldr	s11, [r4]

         /* Read x[n-numTaps-3] sample */
         x7 = *(px++);
 8000f68:	ed91 7a00 	vldr	s14, [r1]

         /* acc0 +=  b[numTaps-1] * x[n-numTaps] */
         p0 = x0 * c0;
 8000f6c:	ee21 ca25 	vmul.f32	s24, s2, s11

         /* acc1 +=  b[numTaps-1] * x[n-numTaps-1] */
         p1 = x1 * c0;
 8000f70:	ee64 ba25 	vmul.f32	s23, s8, s11

         /* acc2 +=  b[numTaps-1] * x[n-numTaps-2] */
         p2 = x2 * c0;
 8000f74:	ee23 baa5 	vmul.f32	s22, s7, s11

         /* acc3 +=  b[numTaps-1] * x[n-numTaps-3] */
         p3 = x3 * c0;
 8000f78:	ee63 aa25 	vmul.f32	s21, s6, s11

         /* acc4 +=  b[numTaps-1] * x[n-numTaps-4] */
         p4 = x4 * c0;
 8000f7c:	ee22 aaa5 	vmul.f32	s20, s5, s11

         /* acc1 +=  b[numTaps-1] * x[n-numTaps-5] */
         p5 = x5 * c0;
 8000f80:	ee22 5a25 	vmul.f32	s10, s4, s11

         /* acc2 +=  b[numTaps-1] * x[n-numTaps-6] */
         p6 = x6 * c0;
 8000f84:	ee61 7aa5 	vmul.f32	s15, s3, s11

         /* acc3 +=  b[numTaps-1] * x[n-numTaps-7] */
         p7 = x7 * c0;
 8000f88:	ee65 5a87 	vmul.f32	s11, s11, s14
         
         /* Read the b[numTaps-2] coefficient */
         c0 = *(pb++);
 8000f8c:	ed94 6a01 	vldr	s12, [r4, #4]

         /* Read x[n-numTaps-4] sample */
         x0 = *(px++);
 8000f90:	ed91 1a01 	vldr	s2, [r1, #4]
         
         acc0 += p0;
 8000f94:	ee79 9a8c 	vadd.f32	s19, s19, s24
         acc1 += p1;
 8000f98:	ee39 9a2b 	vadd.f32	s18, s18, s23
         acc2 += p2;
 8000f9c:	ee78 8a8b 	vadd.f32	s17, s17, s22
         acc3 += p3;
 8000fa0:	ee38 8a2a 	vadd.f32	s16, s16, s21
         acc4 += p4;
 8000fa4:	ee30 0a0a 	vadd.f32	s0, s0, s20
         acc5 += p5;
 8000fa8:	ee70 0a85 	vadd.f32	s1, s1, s10
         acc6 += p6;
 8000fac:	ee74 7aa7 	vadd.f32	s15, s9, s15
         acc7 += p7;
 8000fb0:	ee36 5aa5 	vadd.f32	s10, s13, s11


         /* Perform the multiply-accumulate */
         p0 = x1 * c0;
 8000fb4:	ee24 ca06 	vmul.f32	s24, s8, s12
         p1 = x2 * c0;   
 8000fb8:	ee63 ba86 	vmul.f32	s23, s7, s12
         p2 = x3 * c0;   
 8000fbc:	ee23 ba06 	vmul.f32	s22, s6, s12
         p3 = x4 * c0;   
 8000fc0:	ee62 aa86 	vmul.f32	s21, s5, s12
         p4 = x5 * c0;   
 8000fc4:	ee22 aa06 	vmul.f32	s20, s4, s12
         p5 = x6 * c0;   
 8000fc8:	ee61 5a86 	vmul.f32	s11, s3, s12
         p6 = x7 * c0;   
 8000fcc:	ee67 6a06 	vmul.f32	s13, s14, s12
         p7 = x0 * c0;   
 8000fd0:	ee26 6a01 	vmul.f32	s12, s12, s2
         
         /* Read the b[numTaps-3] coefficient */
         c0 = *(pb++);
 8000fd4:	edd4 4a02 	vldr	s9, [r4, #8]

         /* Read x[n-numTaps-5] sample */
         x1 = *(px++);
 8000fd8:	ed91 4a02 	vldr	s8, [r1, #8]
         
         acc0 += p0;
 8000fdc:	ee79 9a8c 	vadd.f32	s19, s19, s24
         acc1 += p1;
 8000fe0:	ee39 9a2b 	vadd.f32	s18, s18, s23
         acc2 += p2;
 8000fe4:	ee78 8a8b 	vadd.f32	s17, s17, s22
         acc3 += p3;
 8000fe8:	ee38 8a2a 	vadd.f32	s16, s16, s21
         acc4 += p4;
 8000fec:	ee30 0a0a 	vadd.f32	s0, s0, s20
         acc5 += p5;
 8000ff0:	ee70 0aa5 	vadd.f32	s1, s1, s11
         acc6 += p6;
 8000ff4:	ee77 7aa6 	vadd.f32	s15, s15, s13
         acc7 += p7;
 8000ff8:	ee35 6a06 	vadd.f32	s12, s10, s12

         /* Perform the multiply-accumulates */      
         p0 = x2 * c0;
 8000ffc:	ee23 caa4 	vmul.f32	s24, s7, s9
         p1 = x3 * c0;   
 8001000:	ee63 ba24 	vmul.f32	s23, s6, s9
         p2 = x4 * c0;   
 8001004:	ee22 baa4 	vmul.f32	s22, s5, s9
         p3 = x5 * c0;   
 8001008:	ee62 aa24 	vmul.f32	s21, s4, s9
         p4 = x6 * c0;   
 800100c:	ee21 aaa4 	vmul.f32	s20, s3, s9
         p5 = x7 * c0;   
 8001010:	ee67 5a24 	vmul.f32	s11, s14, s9
         p6 = x0 * c0;   
 8001014:	ee61 6a24 	vmul.f32	s13, s2, s9
         p7 = x1 * c0;   
 8001018:	ee64 4a84 	vmul.f32	s9, s9, s8

         /* Read the b[numTaps-4] coefficient */
         c0 = *(pb++);
 800101c:	ed94 5a03 	vldr	s10, [r4, #12]

         /* Read x[n-numTaps-6] sample */
         x2 = *(px++);
 8001020:	edd1 3a03 	vldr	s7, [r1, #12]
         
         acc0 += p0;
 8001024:	ee79 9a8c 	vadd.f32	s19, s19, s24
         acc1 += p1;
 8001028:	ee39 9a2b 	vadd.f32	s18, s18, s23
         acc2 += p2;
 800102c:	ee78 8a8b 	vadd.f32	s17, s17, s22
         acc3 += p3;
 8001030:	ee38 8a2a 	vadd.f32	s16, s16, s21
         acc4 += p4;
 8001034:	ee30 0a0a 	vadd.f32	s0, s0, s20
         acc5 += p5;
 8001038:	ee70 0aa5 	vadd.f32	s1, s1, s11
         acc6 += p6;
 800103c:	ee77 7aa6 	vadd.f32	s15, s15, s13
         acc7 += p7;
 8001040:	ee76 4a24 	vadd.f32	s9, s12, s9

         /* Perform the multiply-accumulates */      
         p0 = x3 * c0;
 8001044:	ee23 ca05 	vmul.f32	s24, s6, s10
         p1 = x4 * c0;   
 8001048:	ee62 ba85 	vmul.f32	s23, s5, s10
         p2 = x5 * c0;   
 800104c:	ee22 ba05 	vmul.f32	s22, s4, s10
         p3 = x6 * c0;   
 8001050:	ee61 aa85 	vmul.f32	s21, s3, s10
         p4 = x7 * c0;   
 8001054:	ee27 aa05 	vmul.f32	s20, s14, s10
         p5 = x0 * c0;   
 8001058:	ee21 6a05 	vmul.f32	s12, s2, s10
         p6 = x1 * c0;   
 800105c:	ee64 6a05 	vmul.f32	s13, s8, s10
         p7 = x2 * c0;   
 8001060:	ee25 5a23 	vmul.f32	s10, s10, s7

         /* Read the b[numTaps-4] coefficient */
         c0 = *(pb++);
 8001064:	edd4 5a04 	vldr	s11, [r4, #16]

         /* Read x[n-numTaps-6] sample */
         x3 = *(px++);
 8001068:	ed91 3a04 	vldr	s6, [r1, #16]
         
         acc0 += p0;
 800106c:	ee79 9a8c 	vadd.f32	s19, s19, s24
         acc1 += p1;
 8001070:	ee39 9a2b 	vadd.f32	s18, s18, s23
         acc2 += p2;
 8001074:	ee78 8a8b 	vadd.f32	s17, s17, s22
         acc3 += p3;
 8001078:	ee38 8a2a 	vadd.f32	s16, s16, s21
         acc4 += p4;
 800107c:	ee30 0a0a 	vadd.f32	s0, s0, s20
         acc5 += p5;
 8001080:	ee70 0a86 	vadd.f32	s1, s1, s12
         acc6 += p6;
 8001084:	ee77 7aa6 	vadd.f32	s15, s15, s13
         acc7 += p7;
 8001088:	ee34 5a85 	vadd.f32	s10, s9, s10

         /* Perform the multiply-accumulates */      
         p0 = x4 * c0;
 800108c:	ee22 caa5 	vmul.f32	s24, s5, s11
         p1 = x5 * c0;   
 8001090:	ee62 ba25 	vmul.f32	s23, s4, s11
         p2 = x6 * c0;   
 8001094:	ee21 baa5 	vmul.f32	s22, s3, s11
         p3 = x7 * c0;   
 8001098:	ee67 aa25 	vmul.f32	s21, s14, s11
         p4 = x0 * c0;   
 800109c:	ee21 aa25 	vmul.f32	s20, s2, s11
         p5 = x1 * c0;   
 80010a0:	ee64 6a25 	vmul.f32	s13, s8, s11
         p6 = x2 * c0;   
 80010a4:	ee63 4aa5 	vmul.f32	s9, s7, s11
         p7 = x3 * c0;   
 80010a8:	ee65 5a83 	vmul.f32	s11, s11, s6

         /* Read the b[numTaps-4] coefficient */
         c0 = *(pb++);
 80010ac:	ed94 6a05 	vldr	s12, [r4, #20]

         /* Read x[n-numTaps-6] sample */
         x4 = *(px++);
 80010b0:	edd1 2a05 	vldr	s5, [r1, #20]
         
         acc0 += p0;
 80010b4:	ee79 9a8c 	vadd.f32	s19, s19, s24
         acc1 += p1;
 80010b8:	ee39 9a2b 	vadd.f32	s18, s18, s23
         acc2 += p2;
 80010bc:	ee78 8a8b 	vadd.f32	s17, s17, s22
         acc3 += p3;
 80010c0:	ee38 8a2a 	vadd.f32	s16, s16, s21
         acc4 += p4;
 80010c4:	ee30 0a0a 	vadd.f32	s0, s0, s20
         acc5 += p5;
 80010c8:	ee70 0aa6 	vadd.f32	s1, s1, s13
         acc6 += p6;
 80010cc:	ee77 4aa4 	vadd.f32	s9, s15, s9
         acc7 += p7;
 80010d0:	ee75 5a25 	vadd.f32	s11, s10, s11

         /* Perform the multiply-accumulates */      
         p0 = x5 * c0;
 80010d4:	ee22 ca06 	vmul.f32	s24, s4, s12
         p1 = x6 * c0;   
 80010d8:	ee61 ba86 	vmul.f32	s23, s3, s12
         p2 = x7 * c0;   
 80010dc:	ee27 ba06 	vmul.f32	s22, s14, s12
         p3 = x0 * c0;   
 80010e0:	ee61 aa06 	vmul.f32	s21, s2, s12
         p4 = x1 * c0;   
 80010e4:	ee24 aa06 	vmul.f32	s20, s8, s12
         p5 = x2 * c0;   
 80010e8:	ee23 5a86 	vmul.f32	s10, s7, s12
         p6 = x3 * c0;   
 80010ec:	ee63 7a06 	vmul.f32	s15, s6, s12
         p7 = x4 * c0;   
 80010f0:	ee26 6a22 	vmul.f32	s12, s12, s5

         /* Read the b[numTaps-4] coefficient */
         c0 = *(pb++);
 80010f4:	edd4 6a06 	vldr	s13, [r4, #24]

         /* Read x[n-numTaps-6] sample */
         x5 = *(px++);
 80010f8:	ed91 2a06 	vldr	s4, [r1, #24]
         
         acc0 += p0;
 80010fc:	ee79 9a8c 	vadd.f32	s19, s19, s24
         acc1 += p1;
 8001100:	ee39 9a2b 	vadd.f32	s18, s18, s23
         acc2 += p2;
 8001104:	ee78 8a8b 	vadd.f32	s17, s17, s22
         acc3 += p3;
 8001108:	ee38 8a2a 	vadd.f32	s16, s16, s21
         acc4 += p4;
 800110c:	ee30 0a0a 	vadd.f32	s0, s0, s20
         acc5 += p5;
 8001110:	ee30 5a85 	vadd.f32	s10, s1, s10
         acc6 += p6;
 8001114:	ee74 4aa7 	vadd.f32	s9, s9, s15
         acc7 += p7;
 8001118:	ee75 5a86 	vadd.f32	s11, s11, s12

         /* Perform the multiply-accumulates */      
         p0 = x6 * c0;
 800111c:	ee21 caa6 	vmul.f32	s24, s3, s13
         p1 = x7 * c0;   
 8001120:	ee67 ba26 	vmul.f32	s23, s14, s13
         p2 = x0 * c0;   
 8001124:	ee21 ba26 	vmul.f32	s22, s2, s13
         p3 = x1 * c0;   
 8001128:	ee64 aa26 	vmul.f32	s21, s8, s13
         p4 = x2 * c0;   
 800112c:	ee23 aaa6 	vmul.f32	s20, s7, s13
         p5 = x3 * c0;   
 8001130:	ee23 6a26 	vmul.f32	s12, s6, s13
         p6 = x4 * c0;   
 8001134:	ee62 0aa6 	vmul.f32	s1, s5, s13
         p7 = x5 * c0;   
 8001138:	ee66 6a82 	vmul.f32	s13, s13, s4

         /* Read the b[numTaps-4] coefficient */
         c0 = *(pb++);
 800113c:	edd4 7a07 	vldr	s15, [r4, #28]

         /* Read x[n-numTaps-6] sample */
         x6 = *(px++);
 8001140:	edd1 1a07 	vldr	s3, [r1, #28]
         
         acc0 += p0;
 8001144:	ee79 9a8c 	vadd.f32	s19, s19, s24
         acc1 += p1;
 8001148:	ee39 9a2b 	vadd.f32	s18, s18, s23
         acc2 += p2;
 800114c:	ee78 8a8b 	vadd.f32	s17, s17, s22
         acc3 += p3;
 8001150:	ee38 8a2a 	vadd.f32	s16, s16, s21
         acc4 += p4;
 8001154:	ee30 0a0a 	vadd.f32	s0, s0, s20
         acc5 += p5;
 8001158:	ee35 6a06 	vadd.f32	s12, s10, s12
         acc6 += p6;
 800115c:	ee74 4aa0 	vadd.f32	s9, s9, s1
         acc7 += p7;
 8001160:	ee75 6aa6 	vadd.f32	s13, s11, s13

         /* Perform the multiply-accumulates */      
         p0 = x7 * c0;
 8001164:	ee27 7a27 	vmul.f32	s14, s14, s15
         p1 = x0 * c0;   
 8001168:	ee21 ba27 	vmul.f32	s22, s2, s15
         p2 = x1 * c0;   
 800116c:	ee64 aa27 	vmul.f32	s21, s8, s15
         p3 = x2 * c0;   
 8001170:	ee23 aaa7 	vmul.f32	s20, s7, s15
         p4 = x3 * c0;   
 8001174:	ee23 5a27 	vmul.f32	s10, s6, s15
         p5 = x4 * c0;   
 8001178:	ee62 0aa7 	vmul.f32	s1, s5, s15
         p6 = x5 * c0;   
 800117c:	ee62 5a27 	vmul.f32	s11, s4, s15
         p7 = x6 * c0;   
 8001180:	ee67 7aa1 	vmul.f32	s15, s15, s3

         tapCnt--;
 8001184:	3d01      	subs	r5, #1
         
         acc0 += p0;
 8001186:	ee79 9a87 	vadd.f32	s19, s19, s14
         acc1 += p1;
 800118a:	ee39 9a0b 	vadd.f32	s18, s18, s22
         acc2 += p2;
 800118e:	ee78 8aaa 	vadd.f32	s17, s17, s21
         acc3 += p3;
 8001192:	ee38 8a0a 	vadd.f32	s16, s16, s20
         acc4 += p4;
 8001196:	ee30 0a05 	vadd.f32	s0, s0, s10
         acc5 += p5;
 800119a:	ee76 0a20 	vadd.f32	s1, s12, s1
         acc6 += p6;
 800119e:	ee74 4aa5 	vadd.f32	s9, s9, s11
         acc7 += p7;
 80011a2:	ee76 6aa7 	vadd.f32	s13, s13, s15
         c0 = *(pb++);
 80011a6:	3420      	adds	r4, #32
         x6 = *(px++);
 80011a8:	3120      	adds	r1, #32
      while(tapCnt > 0u)
 80011aa:	2d00      	cmp	r5, #0
 80011ac:	f47f aeda 	bne.w	8000f64 <arm_fir_f32+0x24>
      }

      /* If the filter length is not a multiple of 8, compute the remaining filter taps */
      tapCnt = numTaps % 0x8u;
 80011b0:	f00e 0507 	and.w	r5, lr, #7

      while(tapCnt > 0u)
 80011b4:	b39d      	cbz	r5, 800121e <arm_fir_f32+0x2de>
      {
         /* Read coefficients */
         c0 = *(pb++);
 80011b6:	ecf4 7a01 	vldmia	r4!, {s15}

         /* Fetch 1 state variable */
         x7 = *(px++);
 80011ba:	ecb1 7a01 	vldmia	r1!, {s14}

         /* Perform the multiply-accumulates */      
         p0 = x0 * c0;
 80011be:	ee21 1a27 	vmul.f32	s2, s2, s15
         p1 = x1 * c0;   
 80011c2:	ee24 ba27 	vmul.f32	s22, s8, s15
         p2 = x2 * c0;   
 80011c6:	ee63 aaa7 	vmul.f32	s21, s7, s15
         p3 = x3 * c0;   
 80011ca:	ee23 aa27 	vmul.f32	s20, s6, s15
         p4 = x4 * c0;   
 80011ce:	ee22 5aa7 	vmul.f32	s10, s5, s15
         p5 = x5 * c0;   
 80011d2:	ee62 5a27 	vmul.f32	s11, s4, s15
         p6 = x6 * c0;   
 80011d6:	ee21 6aa7 	vmul.f32	s12, s3, s15
         p7 = x7 * c0;   
 80011da:	ee67 7a87 	vmul.f32	s15, s15, s14
         x3 = x4;
         x4 = x5;
         x5 = x6;
         x6 = x7;
         
         acc0 += p0;
 80011de:	ee79 9a81 	vadd.f32	s19, s19, s2
         acc1 += p1;
 80011e2:	ee39 9a0b 	vadd.f32	s18, s18, s22
         acc2 += p2;
 80011e6:	ee78 8aaa 	vadd.f32	s17, s17, s21
         acc3 += p3;
 80011ea:	ee38 8a0a 	vadd.f32	s16, s16, s20
         acc4 += p4;
 80011ee:	ee30 0a05 	vadd.f32	s0, s0, s10
         acc5 += p5;
 80011f2:	ee70 0aa5 	vadd.f32	s1, s1, s11
         acc6 += p6;
 80011f6:	ee74 4a86 	vadd.f32	s9, s9, s12
         acc7 += p7;
 80011fa:	ee76 6aa7 	vadd.f32	s13, s13, s15

         /* Decrement the loop counter */
         tapCnt--;
 80011fe:	3d01      	subs	r5, #1
         x0 = x1;
 8001200:	eeb0 1a44 	vmov.f32	s2, s8
         x1 = x2;
 8001204:	eeb0 4a63 	vmov.f32	s8, s7
         x2 = x3;
 8001208:	eef0 3a43 	vmov.f32	s7, s6
         x3 = x4;
 800120c:	eeb0 3a62 	vmov.f32	s6, s5
         x4 = x5;
 8001210:	eef0 2a42 	vmov.f32	s5, s4
         x5 = x6;
 8001214:	eeb0 2a61 	vmov.f32	s4, s3
         x6 = x7;
 8001218:	eef0 1a47 	vmov.f32	s3, s14
 800121c:	e7ca      	b.n	80011b4 <arm_fir_f32+0x274>
      }

      /* Advance the state pointer by 8 to process the next group of 8 samples */
      pState = pState + 8;
 800121e:	3720      	adds	r7, #32

      /* The results in the 8 accumulators, store in the destination buffer. */
      *pDst++ = acc0;
 8001220:	edc2 9a00 	vstr	s19, [r2]
      *pDst++ = acc1;
 8001224:	ed82 9a01 	vstr	s18, [r2, #4]
      *pDst++ = acc2;
 8001228:	edc2 8a02 	vstr	s17, [r2, #8]
      *pDst++ = acc3;
 800122c:	ed82 8a03 	vstr	s16, [r2, #12]
      *pDst++ = acc4;
 8001230:	ed82 0a04 	vstr	s0, [r2, #16]
      *pDst++ = acc5;
 8001234:	edc2 0a05 	vstr	s1, [r2, #20]
      *pDst++ = acc6;
 8001238:	edc2 4a06 	vstr	s9, [r2, #24]
      *pDst++ = acc7;
 800123c:	edc2 6a07 	vstr	s13, [r2, #28]

      blkCnt--;
 8001240:	3e01      	subs	r6, #1
      *pStateCurnt++ = *pSrc++;
 8001242:	46c4      	mov	ip, r8
      *pDst++ = acc7;
 8001244:	3220      	adds	r2, #32
      *pStateCurnt++ = *pSrc++;
 8001246:	4659      	mov	r1, fp
   while(blkCnt > 0u)
 8001248:	2e00      	cmp	r6, #0
 800124a:	d03f      	beq.n	80012cc <arm_fir_f32+0x38c>
      *pStateCurnt++ = *pSrc++;
 800124c:	680c      	ldr	r4, [r1, #0]
 800124e:	f8cc 4000 	str.w	r4, [ip]
      *pStateCurnt++ = *pSrc++;
 8001252:	684c      	ldr	r4, [r1, #4]
 8001254:	f8cc 4004 	str.w	r4, [ip, #4]
      *pStateCurnt++ = *pSrc++;
 8001258:	688c      	ldr	r4, [r1, #8]
 800125a:	f8cc 4008 	str.w	r4, [ip, #8]
      *pStateCurnt++ = *pSrc++;
 800125e:	68cc      	ldr	r4, [r1, #12]
 8001260:	f8cc 400c 	str.w	r4, [ip, #12]
      *pStateCurnt++ = *pSrc++;
 8001264:	690c      	ldr	r4, [r1, #16]
 8001266:	f8cc 4010 	str.w	r4, [ip, #16]
      *pStateCurnt++ = *pSrc++;
 800126a:	694c      	ldr	r4, [r1, #20]
 800126c:	f8cc 4014 	str.w	r4, [ip, #20]
      *pStateCurnt++ = *pSrc++;
 8001270:	698c      	ldr	r4, [r1, #24]
 8001272:	f8cc 4018 	str.w	r4, [ip, #24]
      *pStateCurnt++ = *pSrc++;
 8001276:	f101 0b20 	add.w	fp, r1, #32
 800127a:	f10c 0820 	add.w	r8, ip, #32
 800127e:	69c9      	ldr	r1, [r1, #28]
 8001280:	f8cc 101c 	str.w	r1, [ip, #28]
      x0 = *px++;
 8001284:	ed97 1a00 	vldr	s2, [r7]
      x1 = *px++;
 8001288:	ed97 4a01 	vldr	s8, [r7, #4]
      x2 = *px++;
 800128c:	edd7 3a02 	vldr	s7, [r7, #8]
      x3 = *px++;
 8001290:	ed97 3a03 	vldr	s6, [r7, #12]
      x4 = *px++;
 8001294:	edd7 2a04 	vldr	s5, [r7, #16]
      x5 = *px++;
 8001298:	ed97 2a05 	vldr	s4, [r7, #20]
      x6 = *px++;
 800129c:	f107 011c 	add.w	r1, r7, #28
 80012a0:	edd7 1a06 	vldr	s3, [r7, #24]
      tapCnt = numTaps >> 3u;
 80012a4:	ea4f 05da 	mov.w	r5, sl, lsr #3
      pb = (pCoeffs);		
 80012a8:	464c      	mov	r4, r9
      acc7 = 0.0f;		
 80012aa:	eddf 6a28 	vldr	s13, [pc, #160]	; 800134c <arm_fir_f32+0x40c>
      acc6 = 0.0f;
 80012ae:	eef0 4a66 	vmov.f32	s9, s13
      acc5 = 0.0f;
 80012b2:	eef0 0a66 	vmov.f32	s1, s13
      acc4 = 0.0f;
 80012b6:	eeb0 0a66 	vmov.f32	s0, s13
      acc3 = 0.0f;
 80012ba:	eeb0 8a66 	vmov.f32	s16, s13
      acc2 = 0.0f;
 80012be:	eef0 8a66 	vmov.f32	s17, s13
      acc1 = 0.0f;
 80012c2:	eeb0 9a66 	vmov.f32	s18, s13
      acc0 = 0.0f;
 80012c6:	eef0 9a66 	vmov.f32	s19, s13
      while(tapCnt > 0u)
 80012ca:	e76e      	b.n	80011aa <arm_fir_f32+0x26a>
   }

   /* If the blockSize is not a multiple of 8, compute any remaining output samples here.  
   ** No loop unrolling is used. */
   blkCnt = blockSize % 0x8u;
 80012cc:	f003 0807 	and.w	r8, r3, #7

   while(blkCnt > 0u)
 80012d0:	e019      	b.n	8001306 <arm_fir_f32+0x3c6>
   {
      /* Copy one sample at a time into state buffer */
      *pStateCurnt++ = *pSrc++;
 80012d2:	f851 3b04 	ldr.w	r3, [r1], #4
 80012d6:	f84c 3b04 	str.w	r3, [ip], #4
      px = pState;

      /* Initialize Coefficient pointer */
      pb = (pCoeffs);

      i = numTaps;
 80012da:	4656      	mov	r6, sl
      pb = (pCoeffs);
 80012dc:	464d      	mov	r5, r9
      px = pState;
 80012de:	463c      	mov	r4, r7
      acc0 = 0.0f;
 80012e0:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800134c <arm_fir_f32+0x40c>

      /* Perform the multiply-accumulates */
      do
      {
         acc0 += *px++ * *pb++;
 80012e4:	edd4 7a00 	vldr	s15, [r4]
 80012e8:	3404      	adds	r4, #4
 80012ea:	edd5 6a00 	vldr	s13, [r5]
 80012ee:	3504      	adds	r5, #4
 80012f0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80012f4:	ee37 7a27 	vadd.f32	s14, s14, s15
         i--;

      } while(i > 0u);
 80012f8:	3e01      	subs	r6, #1
 80012fa:	d1f3      	bne.n	80012e4 <arm_fir_f32+0x3a4>

      /* The result is store in the destination buffer. */
      *pDst++ = acc0;
 80012fc:	eca2 7a01 	vstmia	r2!, {s14}

      /* Advance state pointer by 1 for the next sample */
      pState = pState + 1;
 8001300:	3704      	adds	r7, #4

      blkCnt--;
 8001302:	f108 38ff 	add.w	r8, r8, #4294967295
   while(blkCnt > 0u)
 8001306:	f1b8 0f00 	cmp.w	r8, #0
 800130a:	d1e2      	bne.n	80012d2 <arm_fir_f32+0x392>
   /* Processing is complete.  
   ** Now copy the last numTaps - 1 samples to the start of the state buffer.  
   ** This prepares the state buffer for the next function call. */

   /* Points to the start of the state buffer */
   pStateCurnt = S->pState;
 800130c:	6843      	ldr	r3, [r0, #4]

   tapCnt = (numTaps - 1u) >> 2u;
 800130e:	f10e 32ff 	add.w	r2, lr, #4294967295
 8001312:	0891      	lsrs	r1, r2, #2

   /* copy data */
   while(tapCnt > 0u)
 8001314:	e00a      	b.n	800132c <arm_fir_f32+0x3ec>
   {
      *pStateCurnt++ = *pState++;
 8001316:	6838      	ldr	r0, [r7, #0]
 8001318:	6018      	str	r0, [r3, #0]
      *pStateCurnt++ = *pState++;
 800131a:	6878      	ldr	r0, [r7, #4]
 800131c:	6058      	str	r0, [r3, #4]
      *pStateCurnt++ = *pState++;
 800131e:	68b8      	ldr	r0, [r7, #8]
 8001320:	6098      	str	r0, [r3, #8]
      *pStateCurnt++ = *pState++;
 8001322:	68f8      	ldr	r0, [r7, #12]
 8001324:	60d8      	str	r0, [r3, #12]

      /* Decrement the loop counter */
      tapCnt--;
 8001326:	3901      	subs	r1, #1
      *pStateCurnt++ = *pState++;
 8001328:	3310      	adds	r3, #16
 800132a:	3710      	adds	r7, #16
   while(tapCnt > 0u)
 800132c:	2900      	cmp	r1, #0
 800132e:	d1f2      	bne.n	8001316 <arm_fir_f32+0x3d6>
   }

   /* Calculate remaining number of copies */
   tapCnt = (numTaps - 1u) % 0x4u;
 8001330:	f002 0203 	and.w	r2, r2, #3

   /* Copy the remaining q31_t data */
   while(tapCnt > 0u)
 8001334:	e004      	b.n	8001340 <arm_fir_f32+0x400>
   {
      *pStateCurnt++ = *pState++;
 8001336:	f857 1b04 	ldr.w	r1, [r7], #4
 800133a:	f843 1b04 	str.w	r1, [r3], #4

      /* Decrement the loop counter */
      tapCnt--;
 800133e:	3a01      	subs	r2, #1
   while(tapCnt > 0u)
 8001340:	2a00      	cmp	r2, #0
 8001342:	d1f8      	bne.n	8001336 <arm_fir_f32+0x3f6>
   }
}
 8001344:	ecbd 8b0a 	vpop	{d8-d12}
 8001348:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800134c:	00000000 	.word	0x00000000

08001350 <arm_fir_init_f32>:
  arm_fir_instance_f32 * S,
  uint16_t numTaps,
  float32_t * pCoeffs,
  float32_t * pState,
  uint32_t blockSize)
{
 8001350:	b538      	push	{r3, r4, r5, lr}
 8001352:	4604      	mov	r4, r0
 8001354:	461d      	mov	r5, r3
  /* Assign filter taps */
  S->numTaps = numTaps;
 8001356:	8001      	strh	r1, [r0, #0]

  /* Assign coefficient pointer */
  S->pCoeffs = pCoeffs;
 8001358:	6082      	str	r2, [r0, #8]

  /* Clear state buffer and the size of state buffer is (blockSize + numTaps - 1) */
  memset(pState, 0, (numTaps + (blockSize - 1u)) * sizeof(float32_t));
 800135a:	9a04      	ldr	r2, [sp, #16]
 800135c:	4411      	add	r1, r2
 800135e:	1e4a      	subs	r2, r1, #1
 8001360:	0092      	lsls	r2, r2, #2
 8001362:	2100      	movs	r1, #0
 8001364:	4618      	mov	r0, r3
 8001366:	f001 fe9f 	bl	80030a8 <memset>

  /* Assign state pointer */
  S->pState = pState;
 800136a:	6065      	str	r5, [r4, #4]

}
 800136c:	bd38      	pop	{r3, r4, r5, pc}

0800136e <arm_float_to_q15>:

void arm_float_to_q15(
  float32_t * pSrc,
  q15_t * pDst,
  uint32_t blockSize)
{
 800136e:	b410      	push	{r4}
#ifndef ARM_MATH_CM0_FAMILY

  /* Run the below code for Cortex-M4 and Cortex-M3 */

  /*loop Unrolling */
  blkCnt = blockSize >> 2u;
 8001370:	0894      	lsrs	r4, r2, #2

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8001372:	b33c      	cbz	r4, 80013c4 <arm_float_to_q15+0x56>

#else

    /* C = A * 32768 */
    /* convert from float to q15 and then store the results in the destination buffer */
    *pDst++ = (q15_t) __SSAT((q31_t) (*pIn++ * 32768.0f), 16);
 8001374:	edd0 7a00 	vldr	s15, [r0]
 8001378:	eefe 7ae8 	vcvt.s32.f32	s15, s15, #15
 800137c:	ee17 3a90 	vmov	r3, s15
 8001380:	f303 030f 	ssat	r3, #16, r3
 8001384:	800b      	strh	r3, [r1, #0]
    *pDst++ = (q15_t) __SSAT((q31_t) (*pIn++ * 32768.0f), 16);
 8001386:	edd0 7a01 	vldr	s15, [r0, #4]
 800138a:	eefe 7ae8 	vcvt.s32.f32	s15, s15, #15
 800138e:	ee17 3a90 	vmov	r3, s15
 8001392:	f303 030f 	ssat	r3, #16, r3
 8001396:	804b      	strh	r3, [r1, #2]
    *pDst++ = (q15_t) __SSAT((q31_t) (*pIn++ * 32768.0f), 16);
 8001398:	edd0 7a02 	vldr	s15, [r0, #8]
 800139c:	eefe 7ae8 	vcvt.s32.f32	s15, s15, #15
 80013a0:	ee17 3a90 	vmov	r3, s15
 80013a4:	f303 030f 	ssat	r3, #16, r3
 80013a8:	808b      	strh	r3, [r1, #4]
    *pDst++ = (q15_t) __SSAT((q31_t) (*pIn++ * 32768.0f), 16);
 80013aa:	edd0 7a03 	vldr	s15, [r0, #12]
 80013ae:	eefe 7ae8 	vcvt.s32.f32	s15, s15, #15
 80013b2:	ee17 3a90 	vmov	r3, s15
 80013b6:	f303 030f 	ssat	r3, #16, r3
 80013ba:	80cb      	strh	r3, [r1, #6]

#endif /*      #ifdef ARM_MATH_ROUNDING        */

    /* Decrement the loop counter */
    blkCnt--;
 80013bc:	3c01      	subs	r4, #1
    *pDst++ = (q15_t) __SSAT((q31_t) (*pIn++ * 32768.0f), 16);
 80013be:	3010      	adds	r0, #16
 80013c0:	3108      	adds	r1, #8
 80013c2:	e7d6      	b.n	8001372 <arm_float_to_q15+0x4>
  }

  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
   ** No loop unrolling is used. */
  blkCnt = blockSize % 0x4u;
 80013c4:	f002 0203 	and.w	r2, r2, #3

  while(blkCnt > 0u)
 80013c8:	e00a      	b.n	80013e0 <arm_float_to_q15+0x72>

#else

    /* C = A * 32768 */
    /* convert from float to q15 and then store the results in the destination buffer */
    *pDst++ = (q15_t) __SSAT((q31_t) (*pIn++ * 32768.0f), 16);
 80013ca:	ecf0 7a01 	vldmia	r0!, {s15}
 80013ce:	eefe 7ae8 	vcvt.s32.f32	s15, s15, #15
 80013d2:	ee17 3a90 	vmov	r3, s15
 80013d6:	f303 030f 	ssat	r3, #16, r3
 80013da:	f821 3b02 	strh.w	r3, [r1], #2

#endif /*      #ifdef ARM_MATH_ROUNDING        */

    /* Decrement the loop counter */
    blkCnt--;
 80013de:	3a01      	subs	r2, #1
  while(blkCnt > 0u)
 80013e0:	2a00      	cmp	r2, #0
 80013e2:	d1f2      	bne.n	80013ca <arm_float_to_q15+0x5c>
    blkCnt--;
  }

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

}
 80013e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80013e8:	4770      	bx	lr
	...

080013ec <init_fir_3_axes>:
/**
 * @brief init 3 FIRs, one each axis of the accelerometer
 * @return 	none.
 *
 */
void init_fir_3_axes() {
 80013ec:	b530      	push	{r4, r5, lr}
 80013ee:	b083      	sub	sp, #12
	 * firCoeffs32: pointer to filter coefficient array
	 * firStateF32: pointer to state buffer
	 * block_size: number of samples to be processed each call
	*/
	// initialize 3 fir instances, one each axis
	arm_fir_init_f32(&S_x, NUM_TAPS, (float32_t*) &firCoeff[0], &firStateF32_x[0], BLOCK_SIZE);
 80013f0:	4d0c      	ldr	r5, [pc, #48]	; (8001424 <init_fir_3_axes+0x38>)
 80013f2:	2419      	movs	r4, #25
 80013f4:	9400      	str	r4, [sp, #0]
 80013f6:	4b0c      	ldr	r3, [pc, #48]	; (8001428 <init_fir_3_axes+0x3c>)
 80013f8:	462a      	mov	r2, r5
 80013fa:	4621      	mov	r1, r4
 80013fc:	480b      	ldr	r0, [pc, #44]	; (800142c <init_fir_3_axes+0x40>)
 80013fe:	f7ff ffa7 	bl	8001350 <arm_fir_init_f32>
	arm_fir_init_f32(&S_y, NUM_TAPS, (float32_t*) &firCoeff[0], &firStateF32_y[0], BLOCK_SIZE);
 8001402:	9400      	str	r4, [sp, #0]
 8001404:	4b0a      	ldr	r3, [pc, #40]	; (8001430 <init_fir_3_axes+0x44>)
 8001406:	462a      	mov	r2, r5
 8001408:	4621      	mov	r1, r4
 800140a:	480a      	ldr	r0, [pc, #40]	; (8001434 <init_fir_3_axes+0x48>)
 800140c:	f7ff ffa0 	bl	8001350 <arm_fir_init_f32>
	arm_fir_init_f32(&S_z, NUM_TAPS, (float32_t*) &firCoeff[0], &firStateF32_z[0], BLOCK_SIZE);
 8001410:	9400      	str	r4, [sp, #0]
 8001412:	4b09      	ldr	r3, [pc, #36]	; (8001438 <init_fir_3_axes+0x4c>)
 8001414:	462a      	mov	r2, r5
 8001416:	4621      	mov	r1, r4
 8001418:	4808      	ldr	r0, [pc, #32]	; (800143c <init_fir_3_axes+0x50>)
 800141a:	f7ff ff99 	bl	8001350 <arm_fir_init_f32>
	return;
}
 800141e:	b003      	add	sp, #12
 8001420:	bd30      	pop	{r4, r5, pc}
 8001422:	bf00      	nop
 8001424:	08007040 	.word	0x08007040
 8001428:	2000027c 	.word	0x2000027c
 800142c:	20000480 	.word	0x20000480
 8001430:	200003bc 	.word	0x200003bc
 8001434:	200003b0 	.word	0x200003b0
 8001438:	2000048c 	.word	0x2000048c
 800143c:	200003a4 	.word	0x200003a4

08001440 <lpf_fir>:
 * @param[input_samples]       *input buffer. Array of size block_size
 * @param[output_samples]      *output buffer. Array of size block_size
 * @param[S]      			   	current fir instance
 * @return 						none.
 */
void lpf_fir(float32_t *input_samples, float32_t *output_samples, arm_fir_instance_f32 S) {
 8001440:	b082      	sub	sp, #8
 8001442:	b508      	push	{r3, lr}
 8001444:	f10d 0c08 	add.w	ip, sp, #8
 8001448:	e88c 000c 	stmia.w	ip, {r2, r3}
	// apply fir
	arm_fir_f32(&S, input_samples, output_samples, BLOCK_SIZE);
 800144c:	2319      	movs	r3, #25
 800144e:	460a      	mov	r2, r1
 8001450:	4601      	mov	r1, r0
 8001452:	4660      	mov	r0, ip
 8001454:	f7ff fd74 	bl	8000f40 <arm_fir_f32>
	return;
}
 8001458:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800145c:	b002      	add	sp, #8
 800145e:	4770      	bx	lr

08001460 <splice_column>:
 * @param[out] 		output array - float values
 * @param[col] 		column to keep
 * @return 			none
 */
void splice_column(int16_t in[BLOCK_SIZE][3], float32_t *out, unsigned int col) {
	for (int i = 0; i < BLOCK_SIZE; i++) {
 8001460:	2300      	movs	r3, #0
 8001462:	2b18      	cmp	r3, #24
 8001464:	dc14      	bgt.n	8001490 <splice_column+0x30>
void splice_column(int16_t in[BLOCK_SIZE][3], float32_t *out, unsigned int col) {
 8001466:	b410      	push	{r4}
		out[i] = (float32_t) in[i][col];
 8001468:	eb03 0443 	add.w	r4, r3, r3, lsl #1
 800146c:	eb00 0444 	add.w	r4, r0, r4, lsl #1
 8001470:	f934 4012 	ldrsh.w	r4, [r4, r2, lsl #1]
 8001474:	ee07 4a90 	vmov	s15, r4
 8001478:	eb01 0483 	add.w	r4, r1, r3, lsl #2
 800147c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001480:	edc4 7a00 	vstr	s15, [r4]
	for (int i = 0; i < BLOCK_SIZE; i++) {
 8001484:	3301      	adds	r3, #1
 8001486:	2b18      	cmp	r3, #24
 8001488:	ddee      	ble.n	8001468 <splice_column+0x8>
	}
	return;
}
 800148a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800148e:	4770      	bx	lr
 8001490:	4770      	bx	lr
	...

08001494 <fir_3_axes>:
void fir_3_axes(int16_t acc_data[BLOCK_SIZE][3], float32_t *output_samples_x, float32_t *output_samples_y, float32_t *output_samples_z) {
 8001494:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001498:	b082      	sub	sp, #8
 800149a:	4604      	mov	r4, r0
 800149c:	460f      	mov	r7, r1
 800149e:	4616      	mov	r6, r2
 80014a0:	461d      	mov	r5, r3
	splice_column(acc_data, fir_in_x, 0);
 80014a2:	f8df a068 	ldr.w	sl, [pc, #104]	; 800150c <fir_3_axes+0x78>
 80014a6:	2200      	movs	r2, #0
 80014a8:	4651      	mov	r1, sl
 80014aa:	f7ff ffd9 	bl	8001460 <splice_column>
	splice_column(acc_data, fir_in_y, 1);
 80014ae:	f8df 9060 	ldr.w	r9, [pc, #96]	; 8001510 <fir_3_axes+0x7c>
 80014b2:	2201      	movs	r2, #1
 80014b4:	4649      	mov	r1, r9
 80014b6:	4620      	mov	r0, r4
 80014b8:	f7ff ffd2 	bl	8001460 <splice_column>
	splice_column(acc_data, fir_in_z, 2);
 80014bc:	f8df 8054 	ldr.w	r8, [pc, #84]	; 8001514 <fir_3_axes+0x80>
 80014c0:	2202      	movs	r2, #2
 80014c2:	4641      	mov	r1, r8
 80014c4:	4620      	mov	r0, r4
 80014c6:	f7ff ffcb 	bl	8001460 <splice_column>
	lpf_fir(fir_in_x, output_samples_x, S_x);
 80014ca:	4b0d      	ldr	r3, [pc, #52]	; (8001500 <fir_3_axes+0x6c>)
 80014cc:	689a      	ldr	r2, [r3, #8]
 80014ce:	9200      	str	r2, [sp, #0]
 80014d0:	cb0c      	ldmia	r3, {r2, r3}
 80014d2:	4639      	mov	r1, r7
 80014d4:	4650      	mov	r0, sl
 80014d6:	f7ff ffb3 	bl	8001440 <lpf_fir>
	lpf_fir(fir_in_y, output_samples_y, S_y);
 80014da:	4b0a      	ldr	r3, [pc, #40]	; (8001504 <fir_3_axes+0x70>)
 80014dc:	689a      	ldr	r2, [r3, #8]
 80014de:	9200      	str	r2, [sp, #0]
 80014e0:	cb0c      	ldmia	r3, {r2, r3}
 80014e2:	4631      	mov	r1, r6
 80014e4:	4648      	mov	r0, r9
 80014e6:	f7ff ffab 	bl	8001440 <lpf_fir>
	lpf_fir(fir_in_z, output_samples_z, S_z);
 80014ea:	4b07      	ldr	r3, [pc, #28]	; (8001508 <fir_3_axes+0x74>)
 80014ec:	689a      	ldr	r2, [r3, #8]
 80014ee:	9200      	str	r2, [sp, #0]
 80014f0:	cb0c      	ldmia	r3, {r2, r3}
 80014f2:	4629      	mov	r1, r5
 80014f4:	4640      	mov	r0, r8
 80014f6:	f7ff ffa3 	bl	8001440 <lpf_fir>
}
 80014fa:	b002      	add	sp, #8
 80014fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001500:	20000480 	.word	0x20000480
 8001504:	200003b0 	.word	0x200003b0
 8001508:	200003a4 	.word	0x200003a4
 800150c:	20000218 	.word	0x20000218
 8001510:	20000550 	.word	0x20000550
 8001514:	20000340 	.word	0x20000340

08001518 <cal_roll>:
 * @param[in]       a_z acceleration along z axis
 * @param[in]       a_z acceleration along z axis
 * @return 			roll value - rotation along x axis.
 *
 */
float cal_roll(float a_x, float a_y, float a_z) {
 8001518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800151a:	ed2d 8b02 	vpush	{d8}
 800151e:	ee10 0a10 	vmov	r0, s0
 8001522:	ee10 4a90 	vmov	r4, s1
 8001526:	ee11 5a10 	vmov	r5, s2
	return atan2(a_y, sqrt(pow(a_x, 2) + pow(a_z, 2))) * 180.0 / M_PI;
 800152a:	ed9f 8b23 	vldr	d8, [pc, #140]	; 80015b8 <cal_roll+0xa0>
 800152e:	f7ff f80b 	bl	8000548 <__aeabi_f2d>
 8001532:	eeb0 1a48 	vmov.f32	s2, s16
 8001536:	eef0 1a68 	vmov.f32	s3, s17
 800153a:	ec41 0b10 	vmov	d0, r0, r1
 800153e:	f004 fb1b 	bl	8005b78 <pow>
 8001542:	ec57 6b10 	vmov	r6, r7, d0
 8001546:	4628      	mov	r0, r5
 8001548:	f7fe fffe 	bl	8000548 <__aeabi_f2d>
 800154c:	eeb0 1a48 	vmov.f32	s2, s16
 8001550:	eef0 1a68 	vmov.f32	s3, s17
 8001554:	ec41 0b10 	vmov	d0, r0, r1
 8001558:	f004 fb0e 	bl	8005b78 <pow>
 800155c:	ec53 2b10 	vmov	r2, r3, d0
 8001560:	4630      	mov	r0, r6
 8001562:	4639      	mov	r1, r7
 8001564:	f7fe fe92 	bl	800028c <__adddf3>
 8001568:	ec41 0b10 	vmov	d0, r0, r1
 800156c:	f004 fbb2 	bl	8005cd4 <sqrt>
 8001570:	eeb0 8a40 	vmov.f32	s16, s0
 8001574:	eef0 8a60 	vmov.f32	s17, s1
 8001578:	4620      	mov	r0, r4
 800157a:	f7fe ffe5 	bl	8000548 <__aeabi_f2d>
 800157e:	eeb0 1a48 	vmov.f32	s2, s16
 8001582:	eef0 1a68 	vmov.f32	s3, s17
 8001586:	ec41 0b10 	vmov	d0, r0, r1
 800158a:	f004 faf3 	bl	8005b74 <atan2>
 800158e:	ec51 0b10 	vmov	r0, r1, d0
 8001592:	2200      	movs	r2, #0
 8001594:	4b0c      	ldr	r3, [pc, #48]	; (80015c8 <cal_roll+0xb0>)
 8001596:	f7ff f82f 	bl	80005f8 <__aeabi_dmul>
 800159a:	a309      	add	r3, pc, #36	; (adr r3, 80015c0 <cal_roll+0xa8>)
 800159c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015a0:	f7ff f954 	bl	800084c <__aeabi_ddiv>
 80015a4:	f7ff fb00 	bl	8000ba8 <__aeabi_d2f>
}
 80015a8:	ee00 0a10 	vmov	s0, r0
 80015ac:	ecbd 8b02 	vpop	{d8}
 80015b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80015b2:	bf00      	nop
 80015b4:	f3af 8000 	nop.w
 80015b8:	00000000 	.word	0x00000000
 80015bc:	40000000 	.word	0x40000000
 80015c0:	54442d18 	.word	0x54442d18
 80015c4:	400921fb 	.word	0x400921fb
 80015c8:	40668000 	.word	0x40668000
 80015cc:	00000000 	.word	0x00000000

080015d0 <cal_pitch>:
 * @param[in]       a_y acceleration along y axis
 * @param[in]       a_z acceleration along z axis
 * @return 			pitch value - rotation along y axis.
 *
 */
float cal_pitch(float a_x, float a_y, float a_z) {
 80015d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015d2:	ed2d 8b02 	vpush	{d8}
 80015d6:	ee10 0a90 	vmov	r0, s1
 80015da:	ee11 5a10 	vmov	r5, s2
	return atan2(-a_x, sqrt(pow(a_y, 2) + pow(a_z, 2))) * 180.0 / M_PI;
 80015de:	eef1 7a40 	vneg.f32	s15, s0
 80015e2:	ee17 4a90 	vmov	r4, s15
 80015e6:	ed9f 8b22 	vldr	d8, [pc, #136]	; 8001670 <cal_pitch+0xa0>
 80015ea:	f7fe ffad 	bl	8000548 <__aeabi_f2d>
 80015ee:	eeb0 1a48 	vmov.f32	s2, s16
 80015f2:	eef0 1a68 	vmov.f32	s3, s17
 80015f6:	ec41 0b10 	vmov	d0, r0, r1
 80015fa:	f004 fabd 	bl	8005b78 <pow>
 80015fe:	ec57 6b10 	vmov	r6, r7, d0
 8001602:	4628      	mov	r0, r5
 8001604:	f7fe ffa0 	bl	8000548 <__aeabi_f2d>
 8001608:	eeb0 1a48 	vmov.f32	s2, s16
 800160c:	eef0 1a68 	vmov.f32	s3, s17
 8001610:	ec41 0b10 	vmov	d0, r0, r1
 8001614:	f004 fab0 	bl	8005b78 <pow>
 8001618:	ec53 2b10 	vmov	r2, r3, d0
 800161c:	4630      	mov	r0, r6
 800161e:	4639      	mov	r1, r7
 8001620:	f7fe fe34 	bl	800028c <__adddf3>
 8001624:	ec41 0b10 	vmov	d0, r0, r1
 8001628:	f004 fb54 	bl	8005cd4 <sqrt>
 800162c:	eeb0 8a40 	vmov.f32	s16, s0
 8001630:	eef0 8a60 	vmov.f32	s17, s1
 8001634:	4620      	mov	r0, r4
 8001636:	f7fe ff87 	bl	8000548 <__aeabi_f2d>
 800163a:	eeb0 1a48 	vmov.f32	s2, s16
 800163e:	eef0 1a68 	vmov.f32	s3, s17
 8001642:	ec41 0b10 	vmov	d0, r0, r1
 8001646:	f004 fa95 	bl	8005b74 <atan2>
 800164a:	ec51 0b10 	vmov	r0, r1, d0
 800164e:	2200      	movs	r2, #0
 8001650:	4b0b      	ldr	r3, [pc, #44]	; (8001680 <cal_pitch+0xb0>)
 8001652:	f7fe ffd1 	bl	80005f8 <__aeabi_dmul>
 8001656:	a308      	add	r3, pc, #32	; (adr r3, 8001678 <cal_pitch+0xa8>)
 8001658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800165c:	f7ff f8f6 	bl	800084c <__aeabi_ddiv>
 8001660:	f7ff faa2 	bl	8000ba8 <__aeabi_d2f>
}
 8001664:	ee00 0a10 	vmov	s0, r0
 8001668:	ecbd 8b02 	vpop	{d8}
 800166c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800166e:	bf00      	nop
 8001670:	00000000 	.word	0x00000000
 8001674:	40000000 	.word	0x40000000
 8001678:	54442d18 	.word	0x54442d18
 800167c:	400921fb 	.word	0x400921fb
 8001680:	40668000 	.word	0x40668000

08001684 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001684:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001686:	b08f      	sub	sp, #60	; 0x3c

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8001688:	2500      	movs	r5, #0
 800168a:	950c      	str	r5, [sp, #48]	; 0x30
 800168c:	950d      	str	r5, [sp, #52]	; 0x34
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800168e:	950b      	str	r5, [sp, #44]	; 0x2c
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001690:	4b43      	ldr	r3, [pc, #268]	; (80017a0 <MX_GPIO_Init+0x11c>)
 8001692:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001694:	f042 0210 	orr.w	r2, r2, #16
 8001698:	631a      	str	r2, [r3, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800169a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800169c:	f002 0210 	and.w	r2, r2, #16
 80016a0:	9205      	str	r2, [sp, #20]
  (void)tmpreg;
 80016a2:	9a05      	ldr	r2, [sp, #20]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80016a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016a6:	f042 0204 	orr.w	r2, r2, #4
 80016aa:	631a      	str	r2, [r3, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80016ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016ae:	f002 0204 	and.w	r2, r2, #4
 80016b2:	9204      	str	r2, [sp, #16]
  (void)tmpreg;
 80016b4:	9a04      	ldr	r2, [sp, #16]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80016b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016b8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80016bc:	631a      	str	r2, [r3, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80016be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016c0:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80016c4:	9203      	str	r2, [sp, #12]
  (void)tmpreg;
 80016c6:	9a03      	ldr	r2, [sp, #12]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80016c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016ca:	f042 0201 	orr.w	r2, r2, #1
 80016ce:	631a      	str	r2, [r3, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80016d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016d2:	f002 0201 	and.w	r2, r2, #1
 80016d6:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 80016d8:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80016da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016dc:	f042 0208 	orr.w	r2, r2, #8
 80016e0:	631a      	str	r2, [r3, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80016e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016e4:	f003 0308 	and.w	r3, r3, #8
 80016e8:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 80016ea:	9b01      	ldr	r3, [sp, #4]
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BSRR, PinMask);
 80016ec:	4f2d      	ldr	r7, [pc, #180]	; (80017a4 <MX_GPIO_Init+0x120>)
 80016ee:	2308      	movs	r3, #8
 80016f0:	61bb      	str	r3, [r7, #24]
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80016f2:	4e2d      	ldr	r6, [pc, #180]	; (80017a8 <MX_GPIO_Init+0x124>)
 80016f4:	f04f 4270 	mov.w	r2, #4026531840	; 0xf0000000
 80016f8:	61b2      	str	r2, [r6, #24]

  /**/
  LL_GPIO_ResetOutputPin(GPIOD, GREEN_LED_Pin|ORANGE_LED_Pin|RED_LED_Pin|BLUE_LED_Pin);

  /**/
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 80016fa:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80016fc:	2401      	movs	r4, #1
 80016fe:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_MEDIUM;
 8001700:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001702:	9509      	str	r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001704:	950a      	str	r5, [sp, #40]	; 0x28
  LL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 8001706:	a906      	add	r1, sp, #24
 8001708:	4638      	mov	r0, r7
 800170a:	f001 f945 	bl	8002998 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = GREEN_LED_Pin|ORANGE_LED_Pin|RED_LED_Pin|BLUE_LED_Pin;
 800170e:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8001712:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001714:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001716:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001718:	9509      	str	r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800171a:	950a      	str	r5, [sp, #40]	; 0x28
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800171c:	a906      	add	r1, sp, #24
 800171e:	4630      	mov	r0, r6
 8001720:	f001 f93a 	bl	8002998 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = INT_1_Pin|INT_2_Pin;
 8001724:	2603      	movs	r6, #3
 8001726:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001728:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800172a:	950a      	str	r5, [sp, #40]	; 0x28
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800172c:	a906      	add	r1, sp, #24
 800172e:	4638      	mov	r0, r7
 8001730:	f001 f932 	bl	8002998 <LL_GPIO_Init>
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 8001734:	4a1d      	ldr	r2, [pc, #116]	; (80017ac <MX_GPIO_Init+0x128>)
 8001736:	6893      	ldr	r3, [r2, #8]
 8001738:	f023 030f 	bic.w	r3, r3, #15
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800173c:	210f      	movs	r1, #15
 800173e:	fa91 f1a1 	rbit	r1, r1
 8001742:	6093      	str	r3, [r2, #8]

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTA, LL_SYSCFG_EXTI_LINE0);

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 8001744:	940c      	str	r4, [sp, #48]	; 0x30
  EXTI_InitStruct.LineCommand = ENABLE;
 8001746:	f88d 4034 	strb.w	r4, [sp, #52]	; 0x34
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 800174a:	f88d 5035 	strb.w	r5, [sp, #53]	; 0x35
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 800174e:	f88d 4036 	strb.w	r4, [sp, #54]	; 0x36
  LL_EXTI_Init(&EXTI_InitStruct);
 8001752:	a80c      	add	r0, sp, #48	; 0x30
 8001754:	f001 f8b4 	bl	80028c0 <LL_EXTI_Init>
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001758:	4a15      	ldr	r2, [pc, #84]	; (80017b0 <MX_GPIO_Init+0x12c>)
 800175a:	68d1      	ldr	r1, [r2, #12]
 800175c:	fa94 f3a4 	rbit	r3, r4
 8001760:	fab3 f383 	clz	r3, r3
 8001764:	40a3      	lsls	r3, r4
 8001766:	fa06 f303 	lsl.w	r3, r6, r3
 800176a:	ea21 0303 	bic.w	r3, r1, r3
 800176e:	fa94 f1a4 	rbit	r1, r4
 8001772:	fab1 f181 	clz	r1, r1
 8001776:	40a1      	lsls	r1, r4
 8001778:	2002      	movs	r0, #2
 800177a:	fa00 f101 	lsl.w	r1, r0, r1
 800177e:	430b      	orrs	r3, r1
 8001780:	60d3      	str	r3, [r2, #12]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001782:	6811      	ldr	r1, [r2, #0]
 8001784:	fa94 f3a4 	rbit	r3, r4
 8001788:	fab3 f383 	clz	r3, r3
 800178c:	40a3      	lsls	r3, r4
 800178e:	409e      	lsls	r6, r3
 8001790:	ea21 0606 	bic.w	r6, r1, r6
 8001794:	fa94 f4a4 	rbit	r4, r4
 8001798:	6016      	str	r6, [r2, #0]
  LL_GPIO_SetPinPull(BUTTON_BLUE_GPIO_Port, BUTTON_BLUE_Pin, LL_GPIO_PULL_DOWN);

  /**/
  LL_GPIO_SetPinMode(BUTTON_BLUE_GPIO_Port, BUTTON_BLUE_Pin, LL_GPIO_MODE_INPUT);

}
 800179a:	b00f      	add	sp, #60	; 0x3c
 800179c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800179e:	bf00      	nop
 80017a0:	40023800 	.word	0x40023800
 80017a4:	40021000 	.word	0x40021000
 80017a8:	40020c00 	.word	0x40020c00
 80017ac:	40013800 	.word	0x40013800
 80017b0:	40020000 	.word	0x40020000

080017b4 <led_off>:
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80017b4:	4b06      	ldr	r3, [pc, #24]	; (80017d0 <led_off+0x1c>)
 80017b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80017ba:	619a      	str	r2, [r3, #24]
 80017bc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80017c0:	619a      	str	r2, [r3, #24]
 80017c2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80017c6:	619a      	str	r2, [r3, #24]
 80017c8:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80017cc:	619a      	str	r2, [r3, #24]
	// reset all leds
	LL_GPIO_ResetOutputPin(GPIOD, GPIO_PIN_12);
	LL_GPIO_ResetOutputPin(GPIOD, GPIO_PIN_13);
	LL_GPIO_ResetOutputPin(GPIOD, GPIO_PIN_14);
	LL_GPIO_ResetOutputPin(GPIOD, GPIO_PIN_15);
}
 80017ce:	4770      	bx	lr
 80017d0:	40020c00 	.word	0x40020c00

080017d4 <led_orientation>:
 * @brief 			turn on lowest led based on roll and pitch
 * @param[roll]		pitch angle
 * @param[pitch] 	roll angle
 * @return 			none
 */
void led_orientation(float32_t roll, float32_t pitch) {
 80017d4:	b508      	push	{r3, lr}
 80017d6:	ed2d 8b02 	vpush	{d8}
 80017da:	eeb0 8a40 	vmov.f32	s16, s0
 80017de:	eef0 8a60 	vmov.f32	s17, s1
	// reset all leds
	led_off();
 80017e2:	f7ff ffe7 	bl	80017b4 <led_off>
	unsigned int to_turn_on = -1;
	// introduce tolerance - dead zone
	if(roll > ACC_TOL) {
 80017e6:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 80017ea:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80017ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017f2:	dc0b      	bgt.n	800180c <led_orientation+0x38>
		// front
		to_turn_on = GPIO_PIN_13; //orange
	} else if (roll < -ACC_TOL){
 80017f4:	eef8 7a00 	vmov.f32	s15, #128	; 0xc0000000 -2.0
 80017f8:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80017fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001800:	d51a      	bpl.n	8001838 <led_orientation+0x64>
		//back
		to_turn_on = GPIO_PIN_15; // blue
		roll = -roll;
 8001802:	eeb1 8a48 	vneg.f32	s16, s16
		to_turn_on = GPIO_PIN_15; // blue
 8001806:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800180a:	e001      	b.n	8001810 <led_orientation+0x3c>
		to_turn_on = GPIO_PIN_13; //orange
 800180c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	}
	if(pitch > ACC_TOL) {
 8001810:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8001814:	eef4 8ae7 	vcmpe.f32	s17, s15
 8001818:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800181c:	dd0f      	ble.n	800183e <led_orientation+0x6a>
		// may be sx
		if(pitch > roll) {
 800181e:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8001822:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001826:	d41b      	bmi.n	8001860 <led_orientation+0x8c>
			to_turn_on = GPIO_PIN_14; //red
		}
	}

	// if pitch == 0 and roll == 0 no led turns on
	if (to_turn_on != -1) {
 8001828:	f1b3 3fff 	cmp.w	r3, #4294967295
 800182c:	d001      	beq.n	8001832 <led_orientation+0x5e>
  WRITE_REG(GPIOx->BSRR, PinMask);
 800182e:	4a0e      	ldr	r2, [pc, #56]	; (8001868 <led_orientation+0x94>)
 8001830:	6193      	str	r3, [r2, #24]
		// then set only the chosen one
		LL_GPIO_SetOutputPin(GPIOD, to_turn_on);
	}
}
 8001832:	ecbd 8b02 	vpop	{d8}
 8001836:	bd08      	pop	{r3, pc}
	unsigned int to_turn_on = -1;
 8001838:	f04f 33ff 	mov.w	r3, #4294967295
 800183c:	e7e8      	b.n	8001810 <led_orientation+0x3c>
	} else if (pitch < -ACC_TOL) {
 800183e:	eef8 7a00 	vmov.f32	s15, #128	; 0xc0000000 -2.0
 8001842:	eef4 8ae7 	vcmpe.f32	s17, s15
 8001846:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800184a:	d5ed      	bpl.n	8001828 <led_orientation+0x54>
		if(-pitch > roll) {
 800184c:	eef1 8a68 	vneg.f32	s17, s17
 8001850:	eef4 8ac8 	vcmpe.f32	s17, s16
 8001854:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001858:	dde6      	ble.n	8001828 <led_orientation+0x54>
			to_turn_on = GPIO_PIN_14; //red
 800185a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800185e:	e7e6      	b.n	800182e <led_orientation+0x5a>
			to_turn_on = GPIO_PIN_12; //green
 8001860:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001864:	e7e3      	b.n	800182e <led_orientation+0x5a>
 8001866:	bf00      	nop
 8001868:	40020c00 	.word	0x40020c00

0800186c <__io_putchar>:
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
  USARTx->DR = Value;
 800186c:	b2c2      	uxtb	r2, r0
 800186e:	4b04      	ldr	r3, [pc, #16]	; (8001880 <__io_putchar+0x14>)
 8001870:	605a      	str	r2, [r3, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TC) == (USART_SR_TC));
 8001872:	4b03      	ldr	r3, [pc, #12]	; (8001880 <__io_putchar+0x14>)
 8001874:	681b      	ldr	r3, [r3, #0]
/* Place your implementation of fputc here */
/* e.g. write a character to the USART */
LL_USART_TransmitData8(USART2, (uint8_t) ch);

/* Loop until the end of transmission */
while (LL_USART_IsActiveFlag_TC(USART2) == 0) {
 8001876:	f013 0f40 	tst.w	r3, #64	; 0x40
 800187a:	d0fa      	beq.n	8001872 <__io_putchar+0x6>
}

return ch;
}
 800187c:	4770      	bx	lr
 800187e:	bf00      	nop
 8001880:	40004400 	.word	0x40004400

08001884 <Acc_Config>:

void Acc_Config(void) {
 8001884:	b500      	push	{lr}
 8001886:	b083      	sub	sp, #12
LIS3DSH_InitTypeDef AccInitStruct;

AccInitStruct.Output_DataRate = LIS3DSH_DATARATE_25;
 8001888:	2340      	movs	r3, #64	; 0x40
 800188a:	f88d 3000 	strb.w	r3, [sp]
AccInitStruct.Axes_Enable = LIS3DSH_XYZ_ENABLE;
 800188e:	2307      	movs	r3, #7
 8001890:	f88d 3001 	strb.w	r3, [sp, #1]
AccInitStruct.SPI_Wire = LIS3DSH_SERIALINTERFACE_4WIRE;
 8001894:	2300      	movs	r3, #0
 8001896:	f88d 3002 	strb.w	r3, [sp, #2]
AccInitStruct.Self_Test = LIS3DSH_SELFTEST_NORMAL;
 800189a:	f88d 3003 	strb.w	r3, [sp, #3]
AccInitStruct.Full_Scale = LIS3DSH_FULLSCALE_2;
 800189e:	f88d 3004 	strb.w	r3, [sp, #4]
AccInitStruct.Filter_BW = LIS3DSH_FILTER_BW_800;
 80018a2:	f88d 3005 	strb.w	r3, [sp, #5]

LIS3DSH_Init(&AccInitStruct);
 80018a6:	4668      	mov	r0, sp
 80018a8:	f000 fa04 	bl	8001cb4 <LIS3DSH_Init>
}
 80018ac:	b003      	add	sp, #12
 80018ae:	f85d fb04 	ldr.w	pc, [sp], #4

080018b2 <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 80018b2:	b672      	cpsid	i
 */
void Error_Handler(void) {
/* USER CODE BEGIN Error_Handler_Debug */
/* User can add his own implementation to report the HAL error return state */
__disable_irq();
while (1) {
 80018b4:	e7fe      	b.n	80018b4 <Error_Handler+0x2>
	...

080018b8 <SystemClock_Config>:
void SystemClock_Config(void) {
 80018b8:	b500      	push	{lr}
 80018ba:	b095      	sub	sp, #84	; 0x54
RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80018bc:	2230      	movs	r2, #48	; 0x30
 80018be:	2100      	movs	r1, #0
 80018c0:	a808      	add	r0, sp, #32
 80018c2:	f001 fbf1 	bl	80030a8 <memset>
RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80018c6:	2300      	movs	r3, #0
 80018c8:	9303      	str	r3, [sp, #12]
 80018ca:	9304      	str	r3, [sp, #16]
 80018cc:	9305      	str	r3, [sp, #20]
 80018ce:	9306      	str	r3, [sp, #24]
 80018d0:	9307      	str	r3, [sp, #28]
__HAL_RCC_PWR_CLK_ENABLE();
 80018d2:	9301      	str	r3, [sp, #4]
 80018d4:	4a21      	ldr	r2, [pc, #132]	; (800195c <SystemClock_Config+0xa4>)
 80018d6:	6c11      	ldr	r1, [r2, #64]	; 0x40
 80018d8:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 80018dc:	6411      	str	r1, [r2, #64]	; 0x40
 80018de:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80018e0:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 80018e4:	9201      	str	r2, [sp, #4]
 80018e6:	9a01      	ldr	r2, [sp, #4]
__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018e8:	9302      	str	r3, [sp, #8]
 80018ea:	4b1d      	ldr	r3, [pc, #116]	; (8001960 <SystemClock_Config+0xa8>)
 80018ec:	681a      	ldr	r2, [r3, #0]
 80018ee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80018f2:	601a      	str	r2, [r3, #0]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018fa:	9302      	str	r3, [sp, #8]
 80018fc:	9b02      	ldr	r3, [sp, #8]
RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018fe:	2301      	movs	r3, #1
 8001900:	9308      	str	r3, [sp, #32]
RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001902:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001906:	9309      	str	r3, [sp, #36]	; 0x24
RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001908:	2302      	movs	r3, #2
 800190a:	930e      	str	r3, [sp, #56]	; 0x38
RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800190c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001910:	920f      	str	r2, [sp, #60]	; 0x3c
RCC_OscInitStruct.PLL.PLLM = 8;
 8001912:	2208      	movs	r2, #8
 8001914:	9210      	str	r2, [sp, #64]	; 0x40
RCC_OscInitStruct.PLL.PLLN = 336;
 8001916:	f44f 72a8 	mov.w	r2, #336	; 0x150
 800191a:	9211      	str	r2, [sp, #68]	; 0x44
RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800191c:	9312      	str	r3, [sp, #72]	; 0x48
RCC_OscInitStruct.PLL.PLLQ = 4;
 800191e:	2304      	movs	r3, #4
 8001920:	9313      	str	r3, [sp, #76]	; 0x4c
if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001922:	a808      	add	r0, sp, #32
 8001924:	f000 fcba 	bl	800229c <HAL_RCC_OscConfig>
 8001928:	b998      	cbnz	r0, 8001952 <SystemClock_Config+0x9a>
RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800192a:	230f      	movs	r3, #15
 800192c:	9303      	str	r3, [sp, #12]
RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800192e:	2302      	movs	r3, #2
 8001930:	9304      	str	r3, [sp, #16]
RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001932:	2300      	movs	r3, #0
 8001934:	9305      	str	r3, [sp, #20]
RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001936:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800193a:	9306      	str	r3, [sp, #24]
RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800193c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001940:	9307      	str	r3, [sp, #28]
if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8001942:	2105      	movs	r1, #5
 8001944:	a803      	add	r0, sp, #12
 8001946:	f000 ff0b 	bl	8002760 <HAL_RCC_ClockConfig>
 800194a:	b920      	cbnz	r0, 8001956 <SystemClock_Config+0x9e>
}
 800194c:	b015      	add	sp, #84	; 0x54
 800194e:	f85d fb04 	ldr.w	pc, [sp], #4
	Error_Handler();
 8001952:	f7ff ffae 	bl	80018b2 <Error_Handler>
	Error_Handler();
 8001956:	f7ff ffac 	bl	80018b2 <Error_Handler>
 800195a:	bf00      	nop
 800195c:	40023800 	.word	0x40023800
 8001960:	40007000 	.word	0x40007000

08001964 <main>:
int main(void) {
 8001964:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001966:	b085      	sub	sp, #20
	arm_float_to_q15((float32_t*) &FFT_Input_Q15_f[0], (q15_t*) &aFFT_Input_Q15[0], FFT_Length * 2);
 8001968:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800196c:	496c      	ldr	r1, [pc, #432]	; (8001b20 <main+0x1bc>)
 800196e:	486d      	ldr	r0, [pc, #436]	; (8001b24 <main+0x1c0>)
 8001970:	f7ff fcfd 	bl	800136e <arm_float_to_q15>
	HAL_Init();
 8001974:	f000 fc0a 	bl	800218c <HAL_Init>
	SystemClock_Config();
 8001978:	f7ff ff9e 	bl	80018b8 <SystemClock_Config>
	MX_GPIO_Init();
 800197c:	f7ff fe82 	bl	8001684 <MX_GPIO_Init>
	MX_TIM3_Init();
 8001980:	f000 fb10 	bl	8001fa4 <MX_TIM3_Init>
	MX_USART2_UART_Init();
 8001984:	f000 fb58 	bl	8002038 <MX_USART2_UART_Init>
	MX_SPI1_Init();
 8001988:	f000 f900 	bl	8001b8c <MX_SPI1_Init>
	if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U) {
 800198c:	4b66      	ldr	r3, [pc, #408]	; (8001b28 <main+0x1c4>)
 800198e:	781a      	ldrb	r2, [r3, #0]
 8001990:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001994:	fbb3 f3f2 	udiv	r3, r3, r2
 8001998:	4a64      	ldr	r2, [pc, #400]	; (8001b2c <main+0x1c8>)
 800199a:	6810      	ldr	r0, [r2, #0]
 800199c:	fbb0 f0f3 	udiv	r0, r0, r3
 80019a0:	f000 fc66 	bl	8002270 <HAL_SYSTICK_Config>
 80019a4:	b110      	cbz	r0, 80019ac <main+0x48>
}
 80019a6:	2001      	movs	r0, #1
 80019a8:	b005      	add	sp, #20
 80019aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 80019ac:	4b60      	ldr	r3, [pc, #384]	; (8001b30 <main+0x1cc>)
 80019ae:	68da      	ldr	r2, [r3, #12]
 80019b0:	f042 0220 	orr.w	r2, r2, #32
 80019b4:	60da      	str	r2, [r3, #12]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80019b6:	68da      	ldr	r2, [r3, #12]
 80019b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80019bc:	60da      	str	r2, [r3, #12]
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 80019be:	4a5d      	ldr	r2, [pc, #372]	; (8001b34 <main+0x1d0>)
 80019c0:	6813      	ldr	r3, [r2, #0]
 80019c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80019c6:	6013      	str	r3, [r2, #0]
	Acc_Config();
 80019c8:	f7ff ff5c 	bl	8001884 <Acc_Config>
	init_fir_3_axes();
 80019cc:	f7ff fd0e 	bl	80013ec <init_fir_3_axes>
	led_off();
 80019d0:	f7ff fef0 	bl	80017b4 <led_off>
	printf("Type s to start/stop streaming and d to toggle streaming mode...\r\n");
 80019d4:	4858      	ldr	r0, [pc, #352]	; (8001b38 <main+0x1d4>)
 80019d6:	f002 f85f 	bl	8003a98 <puts>
	stream_active = 1;
 80019da:	4b58      	ldr	r3, [pc, #352]	; (8001b3c <main+0x1d8>)
 80019dc:	2201      	movs	r2, #1
 80019de:	701a      	strb	r2, [r3, #0]
 80019e0:	e030      	b.n	8001a44 <main+0xe0>
				stream_active = 1 - stream_active;
 80019e2:	4a56      	ldr	r2, [pc, #344]	; (8001b3c <main+0x1d8>)
 80019e4:	7813      	ldrb	r3, [r2, #0]
 80019e6:	f1c3 0301 	rsb	r3, r3, #1
 80019ea:	b2db      	uxtb	r3, r3
 80019ec:	7013      	strb	r3, [r2, #0]
				if (stream_active == 1) {
 80019ee:	2b01      	cmp	r3, #1
 80019f0:	d003      	beq.n	80019fa <main+0x96>
					printf("Stream OFF\r\n");
 80019f2:	4853      	ldr	r0, [pc, #332]	; (8001b40 <main+0x1dc>)
 80019f4:	f002 f850 	bl	8003a98 <puts>
 80019f8:	e00a      	b.n	8001a10 <main+0xac>
					printf("Stream ON\r\n");
 80019fa:	4852      	ldr	r0, [pc, #328]	; (8001b44 <main+0x1e0>)
 80019fc:	f002 f84c 	bl	8003a98 <puts>
 8001a00:	e006      	b.n	8001a10 <main+0xac>
					printf("Now streaming (roll, pitch) \r\n");
 8001a02:	4851      	ldr	r0, [pc, #324]	; (8001b48 <main+0x1e4>)
 8001a04:	f002 f848 	bl	8003a98 <puts>
 8001a08:	e002      	b.n	8001a10 <main+0xac>
				printf("Wrong command\r\n");
 8001a0a:	4850      	ldr	r0, [pc, #320]	; (8001b4c <main+0x1e8>)
 8001a0c:	f002 f844 	bl	8003a98 <puts>
			dataReceived = 0;
 8001a10:	4b4f      	ldr	r3, [pc, #316]	; (8001b50 <main+0x1ec>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	701a      	strb	r2, [r3, #0]
		if (stream_active) {
 8001a16:	4b49      	ldr	r3, [pc, #292]	; (8001b3c <main+0x1d8>)
 8001a18:	781b      	ldrb	r3, [r3, #0]
 8001a1a:	b19b      	cbz	r3, 8001a44 <main+0xe0>
			if (dataReady) {
 8001a1c:	4b4d      	ldr	r3, [pc, #308]	; (8001b54 <main+0x1f0>)
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	b183      	cbz	r3, 8001a44 <main+0xe0>
				LIS3DSH_ReadACC(accData[idx++]);
 8001a22:	4c4d      	ldr	r4, [pc, #308]	; (8001b58 <main+0x1f4>)
 8001a24:	8820      	ldrh	r0, [r4, #0]
 8001a26:	1c43      	adds	r3, r0, #1
 8001a28:	8023      	strh	r3, [r4, #0]
 8001a2a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8001a2e:	4b4b      	ldr	r3, [pc, #300]	; (8001b5c <main+0x1f8>)
 8001a30:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 8001a34:	f000 f97e 	bl	8001d34 <LIS3DSH_ReadACC>
				dataReady = 0;
 8001a38:	4b46      	ldr	r3, [pc, #280]	; (8001b54 <main+0x1f0>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	701a      	strb	r2, [r3, #0]
				if (idx == SIZE) {
 8001a3e:	8823      	ldrh	r3, [r4, #0]
 8001a40:	2b19      	cmp	r3, #25
 8001a42:	d015      	beq.n	8001a70 <main+0x10c>
		if (dataReceived) {
 8001a44:	4b42      	ldr	r3, [pc, #264]	; (8001b50 <main+0x1ec>)
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d0e4      	beq.n	8001a16 <main+0xb2>
			if (chRX == 's') {
 8001a4c:	4b44      	ldr	r3, [pc, #272]	; (8001b60 <main+0x1fc>)
 8001a4e:	781b      	ldrb	r3, [r3, #0]
 8001a50:	2b73      	cmp	r3, #115	; 0x73
 8001a52:	d0c6      	beq.n	80019e2 <main+0x7e>
			} else if (chRX == 'd') {
 8001a54:	2b64      	cmp	r3, #100	; 0x64
 8001a56:	d1d8      	bne.n	8001a0a <main+0xa6>
				stream_mode = 1 - stream_mode;
 8001a58:	4a42      	ldr	r2, [pc, #264]	; (8001b64 <main+0x200>)
 8001a5a:	7813      	ldrb	r3, [r2, #0]
 8001a5c:	f1c3 0301 	rsb	r3, r3, #1
 8001a60:	b2db      	uxtb	r3, r3
 8001a62:	7013      	strb	r3, [r2, #0]
				if (stream_mode == 1) {
 8001a64:	2b01      	cmp	r3, #1
 8001a66:	d0cc      	beq.n	8001a02 <main+0x9e>
					printf("Now streaming (x, y, z)\r\n");
 8001a68:	483f      	ldr	r0, [pc, #252]	; (8001b68 <main+0x204>)
 8001a6a:	f002 f815 	bl	8003a98 <puts>
 8001a6e:	e7cf      	b.n	8001a10 <main+0xac>
					fir_3_axes(accData, &fir_out_x[0], &fir_out_y[0], &fir_out_z[0]);
 8001a70:	4e3e      	ldr	r6, [pc, #248]	; (8001b6c <main+0x208>)
 8001a72:	4d3f      	ldr	r5, [pc, #252]	; (8001b70 <main+0x20c>)
 8001a74:	4c3f      	ldr	r4, [pc, #252]	; (8001b74 <main+0x210>)
 8001a76:	4633      	mov	r3, r6
 8001a78:	462a      	mov	r2, r5
 8001a7a:	4621      	mov	r1, r4
 8001a7c:	4837      	ldr	r0, [pc, #220]	; (8001b5c <main+0x1f8>)
 8001a7e:	f7ff fd09 	bl	8001494 <fir_3_axes>
					roll = cal_roll(fir_out_x[SIZE - 1], fir_out_y[SIZE - 1], fir_out_z[SIZE - 1]);
 8001a82:	ed96 1a18 	vldr	s2, [r6, #96]	; 0x60
 8001a86:	edd5 0a18 	vldr	s1, [r5, #96]	; 0x60
 8001a8a:	ed94 0a18 	vldr	s0, [r4, #96]	; 0x60
 8001a8e:	f7ff fd43 	bl	8001518 <cal_roll>
 8001a92:	4f39      	ldr	r7, [pc, #228]	; (8001b78 <main+0x214>)
 8001a94:	ed87 0a00 	vstr	s0, [r7]
					pitch = cal_pitch(fir_out_x[SIZE - 1], fir_out_y[SIZE - 1], fir_out_z[SIZE - 1]);
 8001a98:	ed96 1a18 	vldr	s2, [r6, #96]	; 0x60
 8001a9c:	edd5 0a18 	vldr	s1, [r5, #96]	; 0x60
 8001aa0:	ed94 0a18 	vldr	s0, [r4, #96]	; 0x60
 8001aa4:	f7ff fd94 	bl	80015d0 <cal_pitch>
 8001aa8:	eef0 0a40 	vmov.f32	s1, s0
 8001aac:	4b33      	ldr	r3, [pc, #204]	; (8001b7c <main+0x218>)
 8001aae:	ed83 0a00 	vstr	s0, [r3]
					led_orientation(roll, pitch);
 8001ab2:	ed97 0a00 	vldr	s0, [r7]
 8001ab6:	f7ff fe8d 	bl	80017d4 <led_orientation>
					if (stream_mode == 0) {
 8001aba:	4b2a      	ldr	r3, [pc, #168]	; (8001b64 <main+0x200>)
 8001abc:	781b      	ldrb	r3, [r3, #0]
 8001abe:	b9eb      	cbnz	r3, 8001afc <main+0x198>
						printf("X: %-9.4f\tY: %-9.4f\tZ: %-9.4f\r\n", fir_out_x[SIZE - 1], fir_out_y[SIZE - 1], fir_out_z[SIZE - 1]);
 8001ac0:	6e2e      	ldr	r6, [r5, #96]	; 0x60
 8001ac2:	4b2a      	ldr	r3, [pc, #168]	; (8001b6c <main+0x208>)
 8001ac4:	6e1f      	ldr	r7, [r3, #96]	; 0x60
 8001ac6:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8001ac8:	f7fe fd3e 	bl	8000548 <__aeabi_f2d>
 8001acc:	4604      	mov	r4, r0
 8001ace:	460d      	mov	r5, r1
 8001ad0:	4638      	mov	r0, r7
 8001ad2:	f7fe fd39 	bl	8000548 <__aeabi_f2d>
 8001ad6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001ada:	4630      	mov	r0, r6
 8001adc:	f7fe fd34 	bl	8000548 <__aeabi_f2d>
 8001ae0:	e9cd 0100 	strd	r0, r1, [sp]
 8001ae4:	4622      	mov	r2, r4
 8001ae6:	462b      	mov	r3, r5
 8001ae8:	4825      	ldr	r0, [pc, #148]	; (8001b80 <main+0x21c>)
 8001aea:	f001 ff4f 	bl	800398c <iprintf>
					printf("------------------------------------------------------------\r\n");
 8001aee:	4825      	ldr	r0, [pc, #148]	; (8001b84 <main+0x220>)
 8001af0:	f001 ffd2 	bl	8003a98 <puts>
					idx = 0;
 8001af4:	4b18      	ldr	r3, [pc, #96]	; (8001b58 <main+0x1f4>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	801a      	strh	r2, [r3, #0]
 8001afa:	e7a3      	b.n	8001a44 <main+0xe0>
						printf("ROLL: %-9.3f\t\tPITCH: %-9.3f\r\n", roll, pitch);
 8001afc:	4b1e      	ldr	r3, [pc, #120]	; (8001b78 <main+0x214>)
 8001afe:	6818      	ldr	r0, [r3, #0]
 8001b00:	f7fe fd22 	bl	8000548 <__aeabi_f2d>
 8001b04:	4604      	mov	r4, r0
 8001b06:	460d      	mov	r5, r1
 8001b08:	4b1c      	ldr	r3, [pc, #112]	; (8001b7c <main+0x218>)
 8001b0a:	6818      	ldr	r0, [r3, #0]
 8001b0c:	f7fe fd1c 	bl	8000548 <__aeabi_f2d>
 8001b10:	e9cd 0100 	strd	r0, r1, [sp]
 8001b14:	4622      	mov	r2, r4
 8001b16:	462b      	mov	r3, r5
 8001b18:	481b      	ldr	r0, [pc, #108]	; (8001b88 <main+0x224>)
 8001b1a:	f001 ff37 	bl	800398c <iprintf>
 8001b1e:	e7e6      	b.n	8001aee <main+0x18a>
 8001b20:	2000067c 	.word	0x2000067c
 8001b24:	200007a8 	.word	0x200007a8
 8001b28:	20000008 	.word	0x20000008
 8001b2c:	20000004 	.word	0x20000004
 8001b30:	40004400 	.word	0x40004400
 8001b34:	40013000 	.word	0x40013000
 8001b38:	080070a4 	.word	0x080070a4
 8001b3c:	20000206 	.word	0x20000206
 8001b40:	080070f4 	.word	0x080070f4
 8001b44:	080070e8 	.word	0x080070e8
 8001b48:	08007100 	.word	0x08007100
 8001b4c:	0800713c 	.word	0x0800713c
 8001b50:	20000202 	.word	0x20000202
 8001b54:	20000201 	.word	0x20000201
 8001b58:	20000204 	.word	0x20000204
 8001b5c:	20000878 	.word	0x20000878
 8001b60:	20000200 	.word	0x20000200
 8001b64:	20000207 	.word	0x20000207
 8001b68:	08007120 	.word	0x08007120
 8001b6c:	200005b4 	.word	0x200005b4
 8001b70:	20000618 	.word	0x20000618
 8001b74:	20000744 	.word	0x20000744
 8001b78:	20000874 	.word	0x20000874
 8001b7c:	20000870 	.word	0x20000870
 8001b80:	0800714c 	.word	0x0800714c
 8001b84:	0800718c 	.word	0x0800718c
 8001b88:	0800716c 	.word	0x0800716c

08001b8c <MX_SPI1_Init>:

/* USER CODE END 0 */

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001b8c:	b510      	push	{r4, lr}
 8001b8e:	b092      	sub	sp, #72	; 0x48

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001b90:	2228      	movs	r2, #40	; 0x28
 8001b92:	2100      	movs	r1, #0
 8001b94:	a808      	add	r0, sp, #32
 8001b96:	f001 fa87 	bl	80030a8 <memset>
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001b9a:	4b1f      	ldr	r3, [pc, #124]	; (8001c18 <MX_SPI1_Init+0x8c>)
 8001b9c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001b9e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001ba2:	645a      	str	r2, [r3, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001ba4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001ba6:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8001baa:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 8001bac:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001bae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001bb0:	f042 0201 	orr.w	r2, r2, #1
 8001bb4:	631a      	str	r2, [r3, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001bb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bb8:	f003 0301 	and.w	r3, r3, #1
 8001bbc:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8001bbe:	9b00      	ldr	r3, [sp, #0]
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8001bc0:	23e0      	movs	r3, #224	; 0xe0
 8001bc2:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001bc4:	2302      	movs	r3, #2
 8001bc6:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001bc8:	2303      	movs	r3, #3
 8001bca:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001bcc:	2400      	movs	r4, #0
 8001bce:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001bd0:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001bd2:	2305      	movs	r3, #5
 8001bd4:	9307      	str	r3, [sp, #28]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bd6:	a902      	add	r1, sp, #8
 8001bd8:	4810      	ldr	r0, [pc, #64]	; (8001c1c <MX_SPI1_Init+0x90>)
 8001bda:	f000 fedd 	bl	8002998 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001bde:	9408      	str	r4, [sp, #32]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001be0:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001be4:	9309      	str	r3, [sp, #36]	; 0x24
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001be6:	940a      	str	r4, [sp, #40]	; 0x28
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 8001be8:	940b      	str	r4, [sp, #44]	; 0x2c
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 8001bea:	940c      	str	r4, [sp, #48]	; 0x30
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001bec:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001bf0:	930d      	str	r3, [sp, #52]	; 0x34
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV4;
 8001bf2:	2308      	movs	r3, #8
 8001bf4:	930e      	str	r3, [sp, #56]	; 0x38
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8001bf6:	940f      	str	r4, [sp, #60]	; 0x3c
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_ENABLE;
 8001bf8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001bfc:	9310      	str	r3, [sp, #64]	; 0x40
  SPI_InitStruct.CRCPoly = 10;
 8001bfe:	230a      	movs	r3, #10
 8001c00:	9311      	str	r3, [sp, #68]	; 0x44
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8001c02:	4c07      	ldr	r4, [pc, #28]	; (8001c20 <MX_SPI1_Init+0x94>)
 8001c04:	a908      	add	r1, sp, #32
 8001c06:	4620      	mov	r0, r4
 8001c08:	f000 ffce 	bl	8002ba8 <LL_SPI_Init>
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8001c0c:	6863      	ldr	r3, [r4, #4]
 8001c0e:	f023 0310 	bic.w	r3, r3, #16
 8001c12:	6063      	str	r3, [r4, #4]
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001c14:	b012      	add	sp, #72	; 0x48
 8001c16:	bd10      	pop	{r4, pc}
 8001c18:	40023800 	.word	0x40023800
 8001c1c:	40020000 	.word	0x40020000
 8001c20:	40013000 	.word	0x40013000

08001c24 <LIS3DSH_SendByte>:
  * @retval The received byte value
  */
static uint8_t LIS3DSH_SendByte(uint8_t byte)
{
	/* Loop while DR register in not emplty */
	LIS3DSHTimeout = LIS3DSH_FLAG_TIMEOUT;
 8001c24:	4b13      	ldr	r3, [pc, #76]	; (8001c74 <LIS3DSH_SendByte+0x50>)
 8001c26:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001c2a:	601a      	str	r2, [r3, #0]
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8001c2c:	4b12      	ldr	r3, [pc, #72]	; (8001c78 <LIS3DSH_SendByte+0x54>)
 8001c2e:	689b      	ldr	r3, [r3, #8]
 8001c30:	f013 0f02 	tst.w	r3, #2
 8001c34:	d012      	beq.n	8001c5c <LIS3DSH_SendByte+0x38>
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
  *spidr = TxData;
 8001c36:	4b10      	ldr	r3, [pc, #64]	; (8001c78 <LIS3DSH_SendByte+0x54>)
 8001c38:	7318      	strb	r0, [r3, #12]

	/* Send a Byte through the SPI peripheral */
	LL_SPI_TransmitData8(LIS3DSH_SPI, byte);

	/* Wait to receive a Byte */
	LIS3DSHTimeout = LIS3DSH_FLAG_TIMEOUT;
 8001c3a:	4b0e      	ldr	r3, [pc, #56]	; (8001c74 <LIS3DSH_SendByte+0x50>)
 8001c3c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001c40:	601a      	str	r2, [r3, #0]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8001c42:	4b0d      	ldr	r3, [pc, #52]	; (8001c78 <LIS3DSH_SendByte+0x54>)
 8001c44:	689b      	ldr	r3, [r3, #8]
 8001c46:	f013 0f01 	tst.w	r3, #1
 8001c4a:	d10f      	bne.n	8001c6c <LIS3DSH_SendByte+0x48>
	while (LL_SPI_IsActiveFlag_RXNE(LIS3DSH_SPI) == RESET)
	{
	if((LIS3DSHTimeout--) == 0) return 0;
 8001c4c:	4a09      	ldr	r2, [pc, #36]	; (8001c74 <LIS3DSH_SendByte+0x50>)
 8001c4e:	6813      	ldr	r3, [r2, #0]
 8001c50:	1e59      	subs	r1, r3, #1
 8001c52:	6011      	str	r1, [r2, #0]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d1f4      	bne.n	8001c42 <LIS3DSH_SendByte+0x1e>
 8001c58:	2000      	movs	r0, #0
	}

	/* Return the Byte read from the SPI bus */
	return (uint8_t)LL_SPI_ReceiveData8(LIS3DSH_SPI);
}
 8001c5a:	4770      	bx	lr
	if((LIS3DSHTimeout--) == 0) return 0;
 8001c5c:	4a05      	ldr	r2, [pc, #20]	; (8001c74 <LIS3DSH_SendByte+0x50>)
 8001c5e:	6813      	ldr	r3, [r2, #0]
 8001c60:	1e59      	subs	r1, r3, #1
 8001c62:	6011      	str	r1, [r2, #0]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d1e1      	bne.n	8001c2c <LIS3DSH_SendByte+0x8>
 8001c68:	2000      	movs	r0, #0
 8001c6a:	4770      	bx	lr
  return (uint8_t)(READ_REG(SPIx->DR));
 8001c6c:	4b02      	ldr	r3, [pc, #8]	; (8001c78 <LIS3DSH_SendByte+0x54>)
 8001c6e:	68d8      	ldr	r0, [r3, #12]
 8001c70:	b2c0      	uxtb	r0, r0
	return (uint8_t)LL_SPI_ReceiveData8(LIS3DSH_SPI);
 8001c72:	4770      	bx	lr
 8001c74:	20000000 	.word	0x20000000
 8001c78:	40013000 	.word	0x40013000

08001c7c <LIS3DSH_Write>:
{
 8001c7c:	b538      	push	{r3, r4, r5, lr}
 8001c7e:	4605      	mov	r5, r0
 8001c80:	4608      	mov	r0, r1
 8001c82:	4614      	mov	r4, r2
  if(NumByteToWrite > 0x01)
 8001c84:	2a01      	cmp	r2, #1
 8001c86:	d901      	bls.n	8001c8c <LIS3DSH_Write+0x10>
    WriteAddr |= (uint8_t)MULTIPLEBYTE_CMD;
 8001c88:	f041 0040 	orr.w	r0, r1, #64	; 0x40
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8001c8c:	4b08      	ldr	r3, [pc, #32]	; (8001cb0 <LIS3DSH_Write+0x34>)
 8001c8e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001c92:	619a      	str	r2, [r3, #24]
  LIS3DSH_SendByte(WriteAddr);
 8001c94:	f7ff ffc6 	bl	8001c24 <LIS3DSH_SendByte>
  while(NumByteToWrite >= 0x01)
 8001c98:	b134      	cbz	r4, 8001ca8 <LIS3DSH_Write+0x2c>
	  LIS3DSH_SendByte(*pBuffer);
 8001c9a:	f815 0b01 	ldrb.w	r0, [r5], #1
 8001c9e:	f7ff ffc1 	bl	8001c24 <LIS3DSH_SendByte>
    NumByteToWrite--;
 8001ca2:	3c01      	subs	r4, #1
 8001ca4:	b2a4      	uxth	r4, r4
    pBuffer++;
 8001ca6:	e7f7      	b.n	8001c98 <LIS3DSH_Write+0x1c>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001ca8:	4b01      	ldr	r3, [pc, #4]	; (8001cb0 <LIS3DSH_Write+0x34>)
 8001caa:	2208      	movs	r2, #8
 8001cac:	619a      	str	r2, [r3, #24]
}
 8001cae:	bd38      	pop	{r3, r4, r5, pc}
 8001cb0:	40021000 	.word	0x40021000

08001cb4 <LIS3DSH_Init>:
{
 8001cb4:	b510      	push	{r4, lr}
 8001cb6:	b082      	sub	sp, #8
 8001cb8:	4604      	mov	r4, r0
  ctrl = (uint8_t) (InitStruct->Output_DataRate | InitStruct->Axes_Enable);
 8001cba:	7803      	ldrb	r3, [r0, #0]
 8001cbc:	7842      	ldrb	r2, [r0, #1]
 8001cbe:	4313      	orrs	r3, r2
 8001cc0:	f88d 3007 	strb.w	r3, [sp, #7]
  LIS3DSH_Write(&ctrl, LIS3DSH_CTRL_REG4_ADDR, 1);
 8001cc4:	2201      	movs	r2, #1
 8001cc6:	2120      	movs	r1, #32
 8001cc8:	f10d 0007 	add.w	r0, sp, #7
 8001ccc:	f7ff ffd6 	bl	8001c7c <LIS3DSH_Write>
  ctrl = (uint8_t) (InitStruct->SPI_Wire | InitStruct->Self_Test | InitStruct->Full_Scale | InitStruct->Filter_BW);
 8001cd0:	78a1      	ldrb	r1, [r4, #2]
 8001cd2:	78e0      	ldrb	r0, [r4, #3]
 8001cd4:	7922      	ldrb	r2, [r4, #4]
 8001cd6:	7963      	ldrb	r3, [r4, #5]
 8001cd8:	4301      	orrs	r1, r0
 8001cda:	430a      	orrs	r2, r1
 8001cdc:	4313      	orrs	r3, r2
 8001cde:	f88d 3007 	strb.w	r3, [sp, #7]
  LIS3DSH_Write(&ctrl, LIS3DSH_CTRL_REG5_ADDR, 1);
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	2124      	movs	r1, #36	; 0x24
 8001ce6:	f10d 0007 	add.w	r0, sp, #7
 8001cea:	f7ff ffc7 	bl	8001c7c <LIS3DSH_Write>
}
 8001cee:	b002      	add	sp, #8
 8001cf0:	bd10      	pop	{r4, pc}
	...

08001cf4 <LIS3DSH_Read>:
{
 8001cf4:	b538      	push	{r3, r4, r5, lr}
 8001cf6:	4605      	mov	r5, r0
 8001cf8:	4614      	mov	r4, r2
  if(NumByteToRead > 0x01)
 8001cfa:	2a01      	cmp	r2, #1
 8001cfc:	d910      	bls.n	8001d20 <LIS3DSH_Read+0x2c>
    ReadAddr |= (uint8_t)(READWRITE_CMD | MULTIPLEBYTE_CMD);
 8001cfe:	f041 00c0 	orr.w	r0, r1, #192	; 0xc0
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8001d02:	4b0b      	ldr	r3, [pc, #44]	; (8001d30 <LIS3DSH_Read+0x3c>)
 8001d04:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001d08:	619a      	str	r2, [r3, #24]
  LIS3DSH_SendByte(ReadAddr);
 8001d0a:	f7ff ff8b 	bl	8001c24 <LIS3DSH_SendByte>
  while(NumByteToRead > 0x00)
 8001d0e:	b154      	cbz	r4, 8001d26 <LIS3DSH_Read+0x32>
    *pBuffer = LIS3DSH_SendByte(DUMMY_BYTE);
 8001d10:	2000      	movs	r0, #0
 8001d12:	f7ff ff87 	bl	8001c24 <LIS3DSH_SendByte>
 8001d16:	f805 0b01 	strb.w	r0, [r5], #1
    NumByteToRead--;
 8001d1a:	3c01      	subs	r4, #1
 8001d1c:	b2a4      	uxth	r4, r4
    pBuffer++;
 8001d1e:	e7f6      	b.n	8001d0e <LIS3DSH_Read+0x1a>
    ReadAddr |= (uint8_t)READWRITE_CMD;
 8001d20:	f041 0080 	orr.w	r0, r1, #128	; 0x80
 8001d24:	e7ed      	b.n	8001d02 <LIS3DSH_Read+0xe>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001d26:	4b02      	ldr	r3, [pc, #8]	; (8001d30 <LIS3DSH_Read+0x3c>)
 8001d28:	2208      	movs	r2, #8
 8001d2a:	619a      	str	r2, [r3, #24]
}
 8001d2c:	bd38      	pop	{r3, r4, r5, pc}
 8001d2e:	bf00      	nop
 8001d30:	40021000 	.word	0x40021000

08001d34 <LIS3DSH_ReadACC>:
{
 8001d34:	b510      	push	{r4, lr}
 8001d36:	b084      	sub	sp, #16
 8001d38:	4604      	mov	r4, r0
  LIS3DSH_Read(&crtl, LIS3DSH_CTRL_REG5_ADDR, 1);
 8001d3a:	2201      	movs	r2, #1
 8001d3c:	2124      	movs	r1, #36	; 0x24
 8001d3e:	f10d 0007 	add.w	r0, sp, #7
 8001d42:	f7ff ffd7 	bl	8001cf4 <LIS3DSH_Read>
  LIS3DSH_Read((uint8_t*)&buffer[0], LIS3DSH_OUT_X_L_ADDR, 1);
 8001d46:	2201      	movs	r2, #1
 8001d48:	2128      	movs	r1, #40	; 0x28
 8001d4a:	a802      	add	r0, sp, #8
 8001d4c:	f7ff ffd2 	bl	8001cf4 <LIS3DSH_Read>
  LIS3DSH_Read((uint8_t*)&buffer[1], LIS3DSH_OUT_X_H_ADDR, 1);
 8001d50:	2201      	movs	r2, #1
 8001d52:	2129      	movs	r1, #41	; 0x29
 8001d54:	f10d 0009 	add.w	r0, sp, #9
 8001d58:	f7ff ffcc 	bl	8001cf4 <LIS3DSH_Read>
  LIS3DSH_Read((uint8_t*)&buffer[2], LIS3DSH_OUT_Y_L_ADDR, 1);
 8001d5c:	2201      	movs	r2, #1
 8001d5e:	212a      	movs	r1, #42	; 0x2a
 8001d60:	f10d 000a 	add.w	r0, sp, #10
 8001d64:	f7ff ffc6 	bl	8001cf4 <LIS3DSH_Read>
  LIS3DSH_Read((uint8_t*)&buffer[3], LIS3DSH_OUT_Y_H_ADDR, 1);
 8001d68:	2201      	movs	r2, #1
 8001d6a:	212b      	movs	r1, #43	; 0x2b
 8001d6c:	f10d 000b 	add.w	r0, sp, #11
 8001d70:	f7ff ffc0 	bl	8001cf4 <LIS3DSH_Read>
  LIS3DSH_Read((uint8_t*)&buffer[4], LIS3DSH_OUT_Z_L_ADDR, 1);
 8001d74:	2201      	movs	r2, #1
 8001d76:	212c      	movs	r1, #44	; 0x2c
 8001d78:	a803      	add	r0, sp, #12
 8001d7a:	f7ff ffbb 	bl	8001cf4 <LIS3DSH_Read>
  LIS3DSH_Read((uint8_t*)&buffer[5], LIS3DSH_OUT_Z_H_ADDR, 1);
 8001d7e:	2201      	movs	r2, #1
 8001d80:	212d      	movs	r1, #45	; 0x2d
 8001d82:	f10d 000d 	add.w	r0, sp, #13
 8001d86:	f7ff ffb5 	bl	8001cf4 <LIS3DSH_Read>
  switch(crtl & LIS3DSH__FULLSCALE_SELECTION) 
 8001d8a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001d8e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001d92:	3b08      	subs	r3, #8
 8001d94:	2b18      	cmp	r3, #24
 8001d96:	d80e      	bhi.n	8001db6 <LIS3DSH_ReadACC+0x82>
 8001d98:	e8df f003 	tbb	[pc, r3]
 8001d9c:	0d0d0d1a 	.word	0x0d0d0d1a
 8001da0:	0d0d0d0d 	.word	0x0d0d0d0d
 8001da4:	0d0d0d11 	.word	0x0d0d0d11
 8001da8:	0d0d0d0d 	.word	0x0d0d0d0d
 8001dac:	0d0d0d14 	.word	0x0d0d0d14
 8001db0:	0d0d0d0d 	.word	0x0d0d0d0d
 8001db4:	17          	.byte	0x17
 8001db5:	00          	.byte	0x00
 8001db6:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8001e14 <LIS3DSH_ReadACC+0xe0>
  for(i=0; i<3; i++)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	e025      	b.n	8001e0a <LIS3DSH_ReadACC+0xd6>
    sensitivity = LIS3DSH_SENSITIVITY_0_18G;
 8001dbe:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8001e18 <LIS3DSH_ReadACC+0xe4>
    break;
 8001dc2:	e7fa      	b.n	8001dba <LIS3DSH_ReadACC+0x86>
    sensitivity = LIS3DSH_SENSITIVITY_0_24G;
 8001dc4:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8001e1c <LIS3DSH_ReadACC+0xe8>
    break;
 8001dc8:	e7f7      	b.n	8001dba <LIS3DSH_ReadACC+0x86>
    sensitivity = LIS3DSH_SENSITIVITY_0_73G;
 8001dca:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8001e20 <LIS3DSH_ReadACC+0xec>
    break;
 8001dce:	e7f4      	b.n	8001dba <LIS3DSH_ReadACC+0x86>
    sensitivity = LIS3DSH_SENSITIVITY_0_12G;
 8001dd0:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8001e24 <LIS3DSH_ReadACC+0xf0>
 8001dd4:	e7f1      	b.n	8001dba <LIS3DSH_ReadACC+0x86>
    valueinfloat = ((buffer[2*i+1] << 8) + buffer[2*i]) * sensitivity;
 8001dd6:	0051      	lsls	r1, r2, #1
 8001dd8:	1c4b      	adds	r3, r1, #1
 8001dda:	a804      	add	r0, sp, #16
 8001ddc:	4403      	add	r3, r0
 8001dde:	f913 0c08 	ldrsb.w	r0, [r3, #-8]
 8001de2:	ab04      	add	r3, sp, #16
 8001de4:	4419      	add	r1, r3
 8001de6:	f911 3c08 	ldrsb.w	r3, [r1, #-8]
 8001dea:	eb03 2300 	add.w	r3, r3, r0, lsl #8
 8001dee:	ee07 3a90 	vmov	s15, r3
 8001df2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001df6:	ee67 7a87 	vmul.f32	s15, s15, s14
    pData[i] = (int16_t)valueinfloat;
 8001dfa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001dfe:	ee17 3a90 	vmov	r3, s15
 8001e02:	f824 3012 	strh.w	r3, [r4, r2, lsl #1]
  for(i=0; i<3; i++)
 8001e06:	3201      	adds	r2, #1
 8001e08:	b2d2      	uxtb	r2, r2
 8001e0a:	2a02      	cmp	r2, #2
 8001e0c:	d9e3      	bls.n	8001dd6 <LIS3DSH_ReadACC+0xa2>
}
 8001e0e:	b004      	add	sp, #16
 8001e10:	bd10      	pop	{r4, pc}
 8001e12:	bf00      	nop
 8001e14:	3d75c28f 	.word	0x3d75c28f
 8001e18:	3e3851ec 	.word	0x3e3851ec
 8001e1c:	3e75c28f 	.word	0x3e75c28f
 8001e20:	3f3ae148 	.word	0x3f3ae148
 8001e24:	3df5c28f 	.word	0x3df5c28f

08001e28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e28:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e2a:	2100      	movs	r1, #0
 8001e2c:	9100      	str	r1, [sp, #0]
 8001e2e:	4b0b      	ldr	r3, [pc, #44]	; (8001e5c <HAL_MspInit+0x34>)
 8001e30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001e32:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001e36:	645a      	str	r2, [r3, #68]	; 0x44
 8001e38:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001e3a:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001e3e:	9200      	str	r2, [sp, #0]
 8001e40:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e42:	9101      	str	r1, [sp, #4]
 8001e44:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e46:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001e4a:	641a      	str	r2, [r3, #64]	; 0x40
 8001e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e52:	9301      	str	r3, [sp, #4]
 8001e54:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e56:	b002      	add	sp, #8
 8001e58:	4770      	bx	lr
 8001e5a:	bf00      	nop
 8001e5c:	40023800 	.word	0x40023800

08001e60 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e60:	e7fe      	b.n	8001e60 <NMI_Handler>

08001e62 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e62:	e7fe      	b.n	8001e62 <HardFault_Handler>

08001e64 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e64:	e7fe      	b.n	8001e64 <MemManage_Handler>

08001e66 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e66:	e7fe      	b.n	8001e66 <BusFault_Handler>

08001e68 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e68:	e7fe      	b.n	8001e68 <UsageFault_Handler>

08001e6a <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e6a:	4770      	bx	lr

08001e6c <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e6c:	4770      	bx	lr

08001e6e <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e6e:	4770      	bx	lr

08001e70 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e70:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

	static uint16_t counterRead_ms = 0;

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e72:	f000 f9a5 	bl	80021c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

    if (stream_active)
 8001e76:	4b08      	ldr	r3, [pc, #32]	; (8001e98 <SysTick_Handler+0x28>)
 8001e78:	781b      	ldrb	r3, [r3, #0]
 8001e7a:	b15b      	cbz	r3, 8001e94 <SysTick_Handler+0x24>
    {
  		if (counterRead_ms++ >= READ_PERIOD_MS)
 8001e7c:	4a07      	ldr	r2, [pc, #28]	; (8001e9c <SysTick_Handler+0x2c>)
 8001e7e:	8813      	ldrh	r3, [r2, #0]
 8001e80:	1c59      	adds	r1, r3, #1
 8001e82:	8011      	strh	r1, [r2, #0]
 8001e84:	2b09      	cmp	r3, #9
 8001e86:	d905      	bls.n	8001e94 <SysTick_Handler+0x24>
  		{
  			dataReady = 1;
 8001e88:	4b05      	ldr	r3, [pc, #20]	; (8001ea0 <SysTick_Handler+0x30>)
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	701a      	strb	r2, [r3, #0]
  			counterRead_ms = 0;
 8001e8e:	4b03      	ldr	r3, [pc, #12]	; (8001e9c <SysTick_Handler+0x2c>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	801a      	strh	r2, [r3, #0]
  		}
  	}

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e94:	bd08      	pop	{r3, pc}
 8001e96:	bf00      	nop
 8001e98:	20000206 	.word	0x20000206
 8001e9c:	20000208 	.word	0x20000208
 8001ea0:	20000201 	.word	0x20000201

08001ea4 <USART2_IRQHandler>:
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8001ea4:	4b06      	ldr	r3, [pc, #24]	; (8001ec0 <USART2_IRQHandler+0x1c>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
{
  /* USER CODE BEGIN USART2_IRQn 0 */


	/* RX interrupt */
	if (LL_USART_IsActiveFlag_RXNE(USART2) != RESET)
 8001ea8:	f013 0f20 	tst.w	r3, #32
 8001eac:	d006      	beq.n	8001ebc <USART2_IRQHandler+0x18>
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8001eae:	4b04      	ldr	r3, [pc, #16]	; (8001ec0 <USART2_IRQHandler+0x1c>)
 8001eb0:	685a      	ldr	r2, [r3, #4]
	{
		chRX = LL_USART_ReceiveData8(USART2);
 8001eb2:	4b04      	ldr	r3, [pc, #16]	; (8001ec4 <USART2_IRQHandler+0x20>)
 8001eb4:	701a      	strb	r2, [r3, #0]
		dataReceived = 1;
 8001eb6:	4b04      	ldr	r3, [pc, #16]	; (8001ec8 <USART2_IRQHandler+0x24>)
 8001eb8:	2201      	movs	r2, #1
 8001eba:	701a      	strb	r2, [r3, #0]

  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001ebc:	4770      	bx	lr
 8001ebe:	bf00      	nop
 8001ec0:	40004400 	.word	0x40004400
 8001ec4:	20000200 	.word	0x20000200
 8001ec8:	20000202 	.word	0x20000202

08001ecc <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8001ecc:	2001      	movs	r0, #1
 8001ece:	4770      	bx	lr

08001ed0 <_kill>:

int _kill(int pid, int sig)
{
 8001ed0:	b508      	push	{r3, lr}
	errno = EINVAL;
 8001ed2:	f001 f8bf 	bl	8003054 <__errno>
 8001ed6:	2316      	movs	r3, #22
 8001ed8:	6003      	str	r3, [r0, #0]
	return -1;
}
 8001eda:	f04f 30ff 	mov.w	r0, #4294967295
 8001ede:	bd08      	pop	{r3, pc}

08001ee0 <_exit>:

void _exit (int status)
{
 8001ee0:	b508      	push	{r3, lr}
	_kill(status, -1);
 8001ee2:	f04f 31ff 	mov.w	r1, #4294967295
 8001ee6:	f7ff fff3 	bl	8001ed0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001eea:	e7fe      	b.n	8001eea <_exit+0xa>

08001eec <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001eec:	b570      	push	{r4, r5, r6, lr}
 8001eee:	460c      	mov	r4, r1
 8001ef0:	4616      	mov	r6, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ef2:	2500      	movs	r5, #0
 8001ef4:	42b5      	cmp	r5, r6
 8001ef6:	da07      	bge.n	8001f08 <_read+0x1c>
	{
		*ptr++ = __io_getchar();
 8001ef8:	f3af 8000 	nop.w
 8001efc:	4621      	mov	r1, r4
 8001efe:	f801 0b01 	strb.w	r0, [r1], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f02:	3501      	adds	r5, #1
		*ptr++ = __io_getchar();
 8001f04:	460c      	mov	r4, r1
 8001f06:	e7f5      	b.n	8001ef4 <_read+0x8>
	}

return len;
}
 8001f08:	4630      	mov	r0, r6
 8001f0a:	bd70      	pop	{r4, r5, r6, pc}

08001f0c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f0c:	b570      	push	{r4, r5, r6, lr}
 8001f0e:	460c      	mov	r4, r1
 8001f10:	4616      	mov	r6, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f12:	2500      	movs	r5, #0
 8001f14:	42b5      	cmp	r5, r6
 8001f16:	da05      	bge.n	8001f24 <_write+0x18>
	{
		__io_putchar(*ptr++);
 8001f18:	f814 0b01 	ldrb.w	r0, [r4], #1
 8001f1c:	f7ff fca6 	bl	800186c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f20:	3501      	adds	r5, #1
 8001f22:	e7f7      	b.n	8001f14 <_write+0x8>
	}
	return len;
}
 8001f24:	4630      	mov	r0, r6
 8001f26:	bd70      	pop	{r4, r5, r6, pc}

08001f28 <_close>:

int _close(int file)
{
	return -1;
}
 8001f28:	f04f 30ff 	mov.w	r0, #4294967295
 8001f2c:	4770      	bx	lr

08001f2e <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8001f2e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f32:	604b      	str	r3, [r1, #4]
	return 0;
}
 8001f34:	2000      	movs	r0, #0
 8001f36:	4770      	bx	lr

08001f38 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8001f38:	2001      	movs	r0, #1
 8001f3a:	4770      	bx	lr

08001f3c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8001f3c:	2000      	movs	r0, #0
 8001f3e:	4770      	bx	lr

08001f40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f40:	b510      	push	{r4, lr}
 8001f42:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f44:	4a0c      	ldr	r2, [pc, #48]	; (8001f78 <_sbrk+0x38>)
 8001f46:	490d      	ldr	r1, [pc, #52]	; (8001f7c <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f48:	480d      	ldr	r0, [pc, #52]	; (8001f80 <_sbrk+0x40>)
 8001f4a:	6800      	ldr	r0, [r0, #0]
 8001f4c:	b140      	cbz	r0, 8001f60 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f4e:	480c      	ldr	r0, [pc, #48]	; (8001f80 <_sbrk+0x40>)
 8001f50:	6800      	ldr	r0, [r0, #0]
 8001f52:	4403      	add	r3, r0
 8001f54:	1a52      	subs	r2, r2, r1
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d806      	bhi.n	8001f68 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8001f5a:	4a09      	ldr	r2, [pc, #36]	; (8001f80 <_sbrk+0x40>)
 8001f5c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8001f5e:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8001f60:	4807      	ldr	r0, [pc, #28]	; (8001f80 <_sbrk+0x40>)
 8001f62:	4c08      	ldr	r4, [pc, #32]	; (8001f84 <_sbrk+0x44>)
 8001f64:	6004      	str	r4, [r0, #0]
 8001f66:	e7f2      	b.n	8001f4e <_sbrk+0xe>
    errno = ENOMEM;
 8001f68:	f001 f874 	bl	8003054 <__errno>
 8001f6c:	230c      	movs	r3, #12
 8001f6e:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8001f70:	f04f 30ff 	mov.w	r0, #4294967295
 8001f74:	e7f3      	b.n	8001f5e <_sbrk+0x1e>
 8001f76:	bf00      	nop
 8001f78:	20020000 	.word	0x20020000
 8001f7c:	00000400 	.word	0x00000400
 8001f80:	2000020c 	.word	0x2000020c
 8001f84:	20000928 	.word	0x20000928

08001f88 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f88:	4b05      	ldr	r3, [pc, #20]	; (8001fa0 <SystemInit+0x18>)
 8001f8a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001f8e:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8001f92:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001f96:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001f9a:	609a      	str	r2, [r3, #8]
#endif
}
 8001f9c:	4770      	bx	lr
 8001f9e:	bf00      	nop
 8001fa0:	e000ed00 	.word	0xe000ed00

08001fa4 <MX_TIM3_Init>:

/* USER CODE END 0 */

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001fa4:	b530      	push	{r4, r5, lr}
 8001fa6:	b08f      	sub	sp, #60	; 0x3c

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001fa8:	2400      	movs	r4, #0
 8001faa:	9409      	str	r4, [sp, #36]	; 0x24
 8001fac:	940a      	str	r4, [sp, #40]	; 0x28
 8001fae:	940b      	str	r4, [sp, #44]	; 0x2c
 8001fb0:	940c      	str	r4, [sp, #48]	; 0x30
 8001fb2:	940d      	str	r4, [sp, #52]	; 0x34
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8001fb4:	2220      	movs	r2, #32
 8001fb6:	4621      	mov	r1, r4
 8001fb8:	a801      	add	r0, sp, #4
 8001fba:	f001 f875 	bl	80030a8 <memset>
  SET_BIT(RCC->APB1ENR, Periphs);
 8001fbe:	4b1c      	ldr	r3, [pc, #112]	; (8002030 <MX_TIM3_Init+0x8c>)
 8001fc0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001fc2:	f042 0202 	orr.w	r2, r2, #2
 8001fc6:	641a      	str	r2, [r3, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fca:	f003 0302 	and.w	r3, r3, #2
 8001fce:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8001fd0:	9b00      	ldr	r3, [sp, #0]
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  TIM_InitStruct.Prescaler = 1679;
 8001fd2:	f240 638f 	movw	r3, #1679	; 0x68f
 8001fd6:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001fda:	940a      	str	r4, [sp, #40]	; 0x28
  TIM_InitStruct.Autoreload = 65535;
 8001fdc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fe0:	930b      	str	r3, [sp, #44]	; 0x2c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001fe2:	940c      	str	r4, [sp, #48]	; 0x30
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8001fe4:	4d13      	ldr	r5, [pc, #76]	; (8002034 <MX_TIM3_Init+0x90>)
 8001fe6:	a909      	add	r1, sp, #36	; 0x24
 8001fe8:	4628      	mov	r0, r5
 8001fea:	f000 fef5 	bl	8002dd8 <LL_TIM_Init>
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8001fee:	682b      	ldr	r3, [r5, #0]
 8001ff0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001ff4:	602b      	str	r3, [r5, #0]
  LL_TIM_DisableARRPreload(TIM3);
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_FROZEN;
 8001ff6:	9401      	str	r4, [sp, #4]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8001ff8:	9402      	str	r4, [sp, #8]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8001ffa:	9403      	str	r4, [sp, #12]
  TIM_OC_InitStruct.CompareValue = 50000;
 8001ffc:	f24c 3350 	movw	r3, #50000	; 0xc350
 8002000:	9304      	str	r3, [sp, #16]
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8002002:	9405      	str	r4, [sp, #20]
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8002004:	aa01      	add	r2, sp, #4
 8002006:	2101      	movs	r1, #1
 8002008:	4628      	mov	r0, r5
 800200a:	f000 ff49 	bl	8002ea0 <LL_TIM_OC_Init>
  */
__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 800200e:	69ab      	ldr	r3, [r5, #24]
 8002010:	f023 0304 	bic.w	r3, r3, #4
 8002014:	61ab      	str	r3, [r5, #24]
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8002016:	686b      	ldr	r3, [r5, #4]
 8002018:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800201c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002020:	606b      	str	r3, [r5, #4]
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8002022:	68ab      	ldr	r3, [r5, #8]
 8002024:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002028:	60ab      	str	r3, [r5, #8]
  LL_TIM_DisableMasterSlaveMode(TIM3);
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800202a:	b00f      	add	sp, #60	; 0x3c
 800202c:	bd30      	pop	{r4, r5, pc}
 800202e:	bf00      	nop
 8002030:	40023800 	.word	0x40023800
 8002034:	40000400 	.word	0x40000400

08002038 <MX_USART2_UART_Init>:
/* USER CODE END 0 */

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002038:	b530      	push	{r4, r5, lr}
 800203a:	b091      	sub	sp, #68	; 0x44

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 800203c:	2400      	movs	r4, #0
 800203e:	9409      	str	r4, [sp, #36]	; 0x24
 8002040:	940a      	str	r4, [sp, #40]	; 0x28
 8002042:	940b      	str	r4, [sp, #44]	; 0x2c
 8002044:	940c      	str	r4, [sp, #48]	; 0x30
 8002046:	940d      	str	r4, [sp, #52]	; 0x34
 8002048:	940e      	str	r4, [sp, #56]	; 0x38
 800204a:	940f      	str	r4, [sp, #60]	; 0x3c
  SET_BIT(RCC->APB1ENR, Periphs);
 800204c:	4b22      	ldr	r3, [pc, #136]	; (80020d8 <MX_USART2_UART_Init+0xa0>)
 800204e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002050:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002054:	641a      	str	r2, [r3, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002056:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002058:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 800205c:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 800205e:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002060:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002062:	f042 0201 	orr.w	r2, r2, #1
 8002066:	631a      	str	r2, [r3, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800206a:	f003 0301 	and.w	r3, r3, #1
 800206e:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8002070:	9b01      	ldr	r3, [sp, #4]
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 8002072:	250c      	movs	r5, #12
 8002074:	9503      	str	r5, [sp, #12]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002076:	2302      	movs	r3, #2
 8002078:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_MEDIUM;
 800207a:	2301      	movs	r3, #1
 800207c:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800207e:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002080:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8002082:	2307      	movs	r3, #7
 8002084:	9308      	str	r3, [sp, #32]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002086:	eb0d 0105 	add.w	r1, sp, r5
 800208a:	4814      	ldr	r0, [pc, #80]	; (80020dc <MX_USART2_UART_Init+0xa4>)
 800208c:	f000 fc84 	bl	8002998 <LL_GPIO_Init>
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002090:	4b13      	ldr	r3, [pc, #76]	; (80020e0 <MX_USART2_UART_Init+0xa8>)
 8002092:	68db      	ldr	r3, [r3, #12]
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002094:	4b13      	ldr	r3, [pc, #76]	; (80020e4 <MX_USART2_UART_Init+0xac>)
 8002096:	f883 4326 	strb.w	r4, [r3, #806]	; 0x326
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800209a:	2240      	movs	r2, #64	; 0x40
 800209c:	605a      	str	r2, [r3, #4]
  NVIC_EnableIRQ(USART2_IRQn);

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 800209e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80020a2:	9309      	str	r3, [sp, #36]	; 0x24
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80020a4:	940a      	str	r4, [sp, #40]	; 0x28
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80020a6:	940b      	str	r4, [sp, #44]	; 0x2c
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80020a8:	940c      	str	r4, [sp, #48]	; 0x30
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80020aa:	950d      	str	r5, [sp, #52]	; 0x34
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80020ac:	940e      	str	r4, [sp, #56]	; 0x38
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80020ae:	940f      	str	r4, [sp, #60]	; 0x3c
  LL_USART_Init(USART2, &USART_InitStruct);
 80020b0:	4c0d      	ldr	r4, [pc, #52]	; (80020e8 <MX_USART2_UART_Init+0xb0>)
 80020b2:	a909      	add	r1, sp, #36	; 0x24
 80020b4:	4620      	mov	r0, r4
 80020b6:	f000 ff11 	bl	8002edc <LL_USART_Init>
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80020ba:	6923      	ldr	r3, [r4, #16]
 80020bc:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 80020c0:	6123      	str	r3, [r4, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80020c2:	6963      	ldr	r3, [r4, #20]
 80020c4:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 80020c8:	6163      	str	r3, [r4, #20]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80020ca:	68e3      	ldr	r3, [r4, #12]
 80020cc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80020d0:	60e3      	str	r3, [r4, #12]
  LL_USART_Enable(USART2);
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80020d2:	b011      	add	sp, #68	; 0x44
 80020d4:	bd30      	pop	{r4, r5, pc}
 80020d6:	bf00      	nop
 80020d8:	40023800 	.word	0x40023800
 80020dc:	40020000 	.word	0x40020000
 80020e0:	e000ed00 	.word	0xe000ed00
 80020e4:	e000e100 	.word	0xe000e100
 80020e8:	40004400 	.word	0x40004400

080020ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80020ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002124 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80020f0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80020f2:	e003      	b.n	80020fc <LoopCopyDataInit>

080020f4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80020f4:	4b0c      	ldr	r3, [pc, #48]	; (8002128 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80020f6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80020f8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80020fa:	3104      	adds	r1, #4

080020fc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80020fc:	480b      	ldr	r0, [pc, #44]	; (800212c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80020fe:	4b0c      	ldr	r3, [pc, #48]	; (8002130 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002100:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002102:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002104:	d3f6      	bcc.n	80020f4 <CopyDataInit>
  ldr  r2, =_sbss
 8002106:	4a0b      	ldr	r2, [pc, #44]	; (8002134 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002108:	e002      	b.n	8002110 <LoopFillZerobss>

0800210a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800210a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800210c:	f842 3b04 	str.w	r3, [r2], #4

08002110 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002110:	4b09      	ldr	r3, [pc, #36]	; (8002138 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002112:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002114:	d3f9      	bcc.n	800210a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002116:	f7ff ff37 	bl	8001f88 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800211a:	f000 ffa1 	bl	8003060 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800211e:	f7ff fc21 	bl	8001964 <main>
  bx  lr    
 8002122:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002124:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002128:	08007688 	.word	0x08007688
  ldr  r0, =_sdata
 800212c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002130:	200001e4 	.word	0x200001e4
  ldr  r2, =_sbss
 8002134:	200001e4 	.word	0x200001e4
  ldr  r3, = _ebss
 8002138:	20000924 	.word	0x20000924

0800213c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800213c:	e7fe      	b.n	800213c <ADC_IRQHandler>
	...

08002140 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002140:	b510      	push	{r4, lr}
 8002142:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002144:	4b0e      	ldr	r3, [pc, #56]	; (8002180 <HAL_InitTick+0x40>)
 8002146:	7818      	ldrb	r0, [r3, #0]
 8002148:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800214c:	fbb3 f3f0 	udiv	r3, r3, r0
 8002150:	4a0c      	ldr	r2, [pc, #48]	; (8002184 <HAL_InitTick+0x44>)
 8002152:	6810      	ldr	r0, [r2, #0]
 8002154:	fbb0 f0f3 	udiv	r0, r0, r3
 8002158:	f000 f88a 	bl	8002270 <HAL_SYSTICK_Config>
 800215c:	b968      	cbnz	r0, 800217a <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800215e:	2c0f      	cmp	r4, #15
 8002160:	d901      	bls.n	8002166 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8002162:	2001      	movs	r0, #1
 8002164:	e00a      	b.n	800217c <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002166:	2200      	movs	r2, #0
 8002168:	4621      	mov	r1, r4
 800216a:	f04f 30ff 	mov.w	r0, #4294967295
 800216e:	f000 f84b 	bl	8002208 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002172:	4b05      	ldr	r3, [pc, #20]	; (8002188 <HAL_InitTick+0x48>)
 8002174:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002176:	2000      	movs	r0, #0
 8002178:	e000      	b.n	800217c <HAL_InitTick+0x3c>
    return HAL_ERROR;
 800217a:	2001      	movs	r0, #1
}
 800217c:	bd10      	pop	{r4, pc}
 800217e:	bf00      	nop
 8002180:	20000008 	.word	0x20000008
 8002184:	20000004 	.word	0x20000004
 8002188:	2000000c 	.word	0x2000000c

0800218c <HAL_Init>:
{
 800218c:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800218e:	4b0b      	ldr	r3, [pc, #44]	; (80021bc <HAL_Init+0x30>)
 8002190:	681a      	ldr	r2, [r3, #0]
 8002192:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002196:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002198:	681a      	ldr	r2, [r3, #0]
 800219a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800219e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80021a6:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021a8:	2003      	movs	r0, #3
 80021aa:	f000 f81b 	bl	80021e4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80021ae:	2000      	movs	r0, #0
 80021b0:	f7ff ffc6 	bl	8002140 <HAL_InitTick>
  HAL_MspInit();
 80021b4:	f7ff fe38 	bl	8001e28 <HAL_MspInit>
}
 80021b8:	2000      	movs	r0, #0
 80021ba:	bd08      	pop	{r3, pc}
 80021bc:	40023c00 	.word	0x40023c00

080021c0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80021c0:	4a03      	ldr	r2, [pc, #12]	; (80021d0 <HAL_IncTick+0x10>)
 80021c2:	6811      	ldr	r1, [r2, #0]
 80021c4:	4b03      	ldr	r3, [pc, #12]	; (80021d4 <HAL_IncTick+0x14>)
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	440b      	add	r3, r1
 80021ca:	6013      	str	r3, [r2, #0]
}
 80021cc:	4770      	bx	lr
 80021ce:	bf00      	nop
 80021d0:	20000910 	.word	0x20000910
 80021d4:	20000008 	.word	0x20000008

080021d8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80021d8:	4b01      	ldr	r3, [pc, #4]	; (80021e0 <HAL_GetTick+0x8>)
 80021da:	6818      	ldr	r0, [r3, #0]
}
 80021dc:	4770      	bx	lr
 80021de:	bf00      	nop
 80021e0:	20000910 	.word	0x20000910

080021e4 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021e4:	4a07      	ldr	r2, [pc, #28]	; (8002204 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80021e6:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021e8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80021ec:	041b      	lsls	r3, r3, #16
 80021ee:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021f0:	0200      	lsls	r0, r0, #8
 80021f2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021f6:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 80021f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80021fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8002200:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8002202:	4770      	bx	lr
 8002204:	e000ed00 	.word	0xe000ed00

08002208 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002208:	b430      	push	{r4, r5}
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800220a:	4b17      	ldr	r3, [pc, #92]	; (8002268 <HAL_NVIC_SetPriority+0x60>)
 800220c:	68db      	ldr	r3, [r3, #12]
 800220e:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002212:	f1c3 0407 	rsb	r4, r3, #7
 8002216:	2c04      	cmp	r4, #4
 8002218:	bf28      	it	cs
 800221a:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800221c:	1d1d      	adds	r5, r3, #4
 800221e:	2d06      	cmp	r5, #6
 8002220:	d918      	bls.n	8002254 <HAL_NVIC_SetPriority+0x4c>
 8002222:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002224:	f04f 35ff 	mov.w	r5, #4294967295
 8002228:	fa05 f404 	lsl.w	r4, r5, r4
 800222c:	ea21 0104 	bic.w	r1, r1, r4
 8002230:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002232:	fa05 f303 	lsl.w	r3, r5, r3
 8002236:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800223a:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 800223c:	2800      	cmp	r0, #0
 800223e:	db0b      	blt.n	8002258 <HAL_NVIC_SetPriority+0x50>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002240:	0109      	lsls	r1, r1, #4
 8002242:	b2c9      	uxtb	r1, r1
 8002244:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8002248:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 800224c:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002250:	bc30      	pop	{r4, r5}
 8002252:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002254:	2300      	movs	r3, #0
 8002256:	e7e5      	b.n	8002224 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002258:	f000 000f 	and.w	r0, r0, #15
 800225c:	0109      	lsls	r1, r1, #4
 800225e:	b2c9      	uxtb	r1, r1
 8002260:	4b02      	ldr	r3, [pc, #8]	; (800226c <HAL_NVIC_SetPriority+0x64>)
 8002262:	5419      	strb	r1, [r3, r0]
 8002264:	e7f4      	b.n	8002250 <HAL_NVIC_SetPriority+0x48>
 8002266:	bf00      	nop
 8002268:	e000ed00 	.word	0xe000ed00
 800226c:	e000ed14 	.word	0xe000ed14

08002270 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002270:	3801      	subs	r0, #1
 8002272:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8002276:	d20a      	bcs.n	800228e <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002278:	4b06      	ldr	r3, [pc, #24]	; (8002294 <HAL_SYSTICK_Config+0x24>)
 800227a:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800227c:	4a06      	ldr	r2, [pc, #24]	; (8002298 <HAL_SYSTICK_Config+0x28>)
 800227e:	21f0      	movs	r1, #240	; 0xf0
 8002280:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002284:	2000      	movs	r0, #0
 8002286:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002288:	2207      	movs	r2, #7
 800228a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800228c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800228e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002290:	4770      	bx	lr
 8002292:	bf00      	nop
 8002294:	e000e010 	.word	0xe000e010
 8002298:	e000ed00 	.word	0xe000ed00

0800229c <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800229c:	2800      	cmp	r0, #0
 800229e:	f000 81df 	beq.w	8002660 <HAL_RCC_OscConfig+0x3c4>
{
 80022a2:	b570      	push	{r4, r5, r6, lr}
 80022a4:	b082      	sub	sp, #8
 80022a6:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022a8:	6803      	ldr	r3, [r0, #0]
 80022aa:	f013 0f01 	tst.w	r3, #1
 80022ae:	d03b      	beq.n	8002328 <HAL_RCC_OscConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80022b0:	4ba6      	ldr	r3, [pc, #664]	; (800254c <HAL_RCC_OscConfig+0x2b0>)
 80022b2:	689b      	ldr	r3, [r3, #8]
 80022b4:	f003 030c 	and.w	r3, r3, #12
 80022b8:	2b04      	cmp	r3, #4
 80022ba:	d02c      	beq.n	8002316 <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80022bc:	4ba3      	ldr	r3, [pc, #652]	; (800254c <HAL_RCC_OscConfig+0x2b0>)
 80022be:	689b      	ldr	r3, [r3, #8]
 80022c0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80022c4:	2b08      	cmp	r3, #8
 80022c6:	d021      	beq.n	800230c <HAL_RCC_OscConfig+0x70>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022c8:	6863      	ldr	r3, [r4, #4]
 80022ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022ce:	d04f      	beq.n	8002370 <HAL_RCC_OscConfig+0xd4>
 80022d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80022d4:	d052      	beq.n	800237c <HAL_RCC_OscConfig+0xe0>
 80022d6:	4b9d      	ldr	r3, [pc, #628]	; (800254c <HAL_RCC_OscConfig+0x2b0>)
 80022d8:	681a      	ldr	r2, [r3, #0]
 80022da:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80022de:	601a      	str	r2, [r3, #0]
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80022e6:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80022e8:	6863      	ldr	r3, [r4, #4]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d050      	beq.n	8002390 <HAL_RCC_OscConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022ee:	f7ff ff73 	bl	80021d8 <HAL_GetTick>
 80022f2:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022f4:	4b95      	ldr	r3, [pc, #596]	; (800254c <HAL_RCC_OscConfig+0x2b0>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80022fc:	d114      	bne.n	8002328 <HAL_RCC_OscConfig+0x8c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80022fe:	f7ff ff6b 	bl	80021d8 <HAL_GetTick>
 8002302:	1b40      	subs	r0, r0, r5
 8002304:	2864      	cmp	r0, #100	; 0x64
 8002306:	d9f5      	bls.n	80022f4 <HAL_RCC_OscConfig+0x58>
          {
            return HAL_TIMEOUT;
 8002308:	2003      	movs	r0, #3
 800230a:	e1b0      	b.n	800266e <HAL_RCC_OscConfig+0x3d2>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800230c:	4b8f      	ldr	r3, [pc, #572]	; (800254c <HAL_RCC_OscConfig+0x2b0>)
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8002314:	d0d8      	beq.n	80022c8 <HAL_RCC_OscConfig+0x2c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002316:	4b8d      	ldr	r3, [pc, #564]	; (800254c <HAL_RCC_OscConfig+0x2b0>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800231e:	d003      	beq.n	8002328 <HAL_RCC_OscConfig+0x8c>
 8002320:	6863      	ldr	r3, [r4, #4]
 8002322:	2b00      	cmp	r3, #0
 8002324:	f000 819e 	beq.w	8002664 <HAL_RCC_OscConfig+0x3c8>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002328:	6823      	ldr	r3, [r4, #0]
 800232a:	f013 0f02 	tst.w	r3, #2
 800232e:	d054      	beq.n	80023da <HAL_RCC_OscConfig+0x13e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002330:	4b86      	ldr	r3, [pc, #536]	; (800254c <HAL_RCC_OscConfig+0x2b0>)
 8002332:	689b      	ldr	r3, [r3, #8]
 8002334:	f013 0f0c 	tst.w	r3, #12
 8002338:	d03e      	beq.n	80023b8 <HAL_RCC_OscConfig+0x11c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800233a:	4b84      	ldr	r3, [pc, #528]	; (800254c <HAL_RCC_OscConfig+0x2b0>)
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002342:	2b08      	cmp	r3, #8
 8002344:	d033      	beq.n	80023ae <HAL_RCC_OscConfig+0x112>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002346:	68e3      	ldr	r3, [r4, #12]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d067      	beq.n	800241c <HAL_RCC_OscConfig+0x180>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800234c:	4b80      	ldr	r3, [pc, #512]	; (8002550 <HAL_RCC_OscConfig+0x2b4>)
 800234e:	2201      	movs	r2, #1
 8002350:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002352:	f7ff ff41 	bl	80021d8 <HAL_GetTick>
 8002356:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002358:	4b7c      	ldr	r3, [pc, #496]	; (800254c <HAL_RCC_OscConfig+0x2b0>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f013 0f02 	tst.w	r3, #2
 8002360:	d153      	bne.n	800240a <HAL_RCC_OscConfig+0x16e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002362:	f7ff ff39 	bl	80021d8 <HAL_GetTick>
 8002366:	1b40      	subs	r0, r0, r5
 8002368:	2802      	cmp	r0, #2
 800236a:	d9f5      	bls.n	8002358 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 800236c:	2003      	movs	r0, #3
 800236e:	e17e      	b.n	800266e <HAL_RCC_OscConfig+0x3d2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002370:	4a76      	ldr	r2, [pc, #472]	; (800254c <HAL_RCC_OscConfig+0x2b0>)
 8002372:	6813      	ldr	r3, [r2, #0]
 8002374:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002378:	6013      	str	r3, [r2, #0]
 800237a:	e7b5      	b.n	80022e8 <HAL_RCC_OscConfig+0x4c>
 800237c:	4b73      	ldr	r3, [pc, #460]	; (800254c <HAL_RCC_OscConfig+0x2b0>)
 800237e:	681a      	ldr	r2, [r3, #0]
 8002380:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002384:	601a      	str	r2, [r3, #0]
 8002386:	681a      	ldr	r2, [r3, #0]
 8002388:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800238c:	601a      	str	r2, [r3, #0]
 800238e:	e7ab      	b.n	80022e8 <HAL_RCC_OscConfig+0x4c>
        tickstart = HAL_GetTick();
 8002390:	f7ff ff22 	bl	80021d8 <HAL_GetTick>
 8002394:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002396:	4b6d      	ldr	r3, [pc, #436]	; (800254c <HAL_RCC_OscConfig+0x2b0>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800239e:	d0c3      	beq.n	8002328 <HAL_RCC_OscConfig+0x8c>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80023a0:	f7ff ff1a 	bl	80021d8 <HAL_GetTick>
 80023a4:	1b40      	subs	r0, r0, r5
 80023a6:	2864      	cmp	r0, #100	; 0x64
 80023a8:	d9f5      	bls.n	8002396 <HAL_RCC_OscConfig+0xfa>
            return HAL_TIMEOUT;
 80023aa:	2003      	movs	r0, #3
 80023ac:	e15f      	b.n	800266e <HAL_RCC_OscConfig+0x3d2>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80023ae:	4b67      	ldr	r3, [pc, #412]	; (800254c <HAL_RCC_OscConfig+0x2b0>)
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80023b6:	d1c6      	bne.n	8002346 <HAL_RCC_OscConfig+0xaa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023b8:	4b64      	ldr	r3, [pc, #400]	; (800254c <HAL_RCC_OscConfig+0x2b0>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f013 0f02 	tst.w	r3, #2
 80023c0:	d003      	beq.n	80023ca <HAL_RCC_OscConfig+0x12e>
 80023c2:	68e3      	ldr	r3, [r4, #12]
 80023c4:	2b01      	cmp	r3, #1
 80023c6:	f040 814f 	bne.w	8002668 <HAL_RCC_OscConfig+0x3cc>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023ca:	4a60      	ldr	r2, [pc, #384]	; (800254c <HAL_RCC_OscConfig+0x2b0>)
 80023cc:	6813      	ldr	r3, [r2, #0]
 80023ce:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80023d2:	6921      	ldr	r1, [r4, #16]
 80023d4:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80023d8:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023da:	6823      	ldr	r3, [r4, #0]
 80023dc:	f013 0f08 	tst.w	r3, #8
 80023e0:	d040      	beq.n	8002464 <HAL_RCC_OscConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80023e2:	6963      	ldr	r3, [r4, #20]
 80023e4:	b363      	cbz	r3, 8002440 <HAL_RCC_OscConfig+0x1a4>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023e6:	4b5b      	ldr	r3, [pc, #364]	; (8002554 <HAL_RCC_OscConfig+0x2b8>)
 80023e8:	2201      	movs	r2, #1
 80023ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023ec:	f7ff fef4 	bl	80021d8 <HAL_GetTick>
 80023f0:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023f2:	4b56      	ldr	r3, [pc, #344]	; (800254c <HAL_RCC_OscConfig+0x2b0>)
 80023f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80023f6:	f013 0f02 	tst.w	r3, #2
 80023fa:	d133      	bne.n	8002464 <HAL_RCC_OscConfig+0x1c8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80023fc:	f7ff feec 	bl	80021d8 <HAL_GetTick>
 8002400:	1b40      	subs	r0, r0, r5
 8002402:	2802      	cmp	r0, #2
 8002404:	d9f5      	bls.n	80023f2 <HAL_RCC_OscConfig+0x156>
        {
          return HAL_TIMEOUT;
 8002406:	2003      	movs	r0, #3
 8002408:	e131      	b.n	800266e <HAL_RCC_OscConfig+0x3d2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800240a:	4a50      	ldr	r2, [pc, #320]	; (800254c <HAL_RCC_OscConfig+0x2b0>)
 800240c:	6813      	ldr	r3, [r2, #0]
 800240e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002412:	6921      	ldr	r1, [r4, #16]
 8002414:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002418:	6013      	str	r3, [r2, #0]
 800241a:	e7de      	b.n	80023da <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_HSI_DISABLE();
 800241c:	4b4c      	ldr	r3, [pc, #304]	; (8002550 <HAL_RCC_OscConfig+0x2b4>)
 800241e:	2200      	movs	r2, #0
 8002420:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002422:	f7ff fed9 	bl	80021d8 <HAL_GetTick>
 8002426:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002428:	4b48      	ldr	r3, [pc, #288]	; (800254c <HAL_RCC_OscConfig+0x2b0>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f013 0f02 	tst.w	r3, #2
 8002430:	d0d3      	beq.n	80023da <HAL_RCC_OscConfig+0x13e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002432:	f7ff fed1 	bl	80021d8 <HAL_GetTick>
 8002436:	1b40      	subs	r0, r0, r5
 8002438:	2802      	cmp	r0, #2
 800243a:	d9f5      	bls.n	8002428 <HAL_RCC_OscConfig+0x18c>
            return HAL_TIMEOUT;
 800243c:	2003      	movs	r0, #3
 800243e:	e116      	b.n	800266e <HAL_RCC_OscConfig+0x3d2>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002440:	4b44      	ldr	r3, [pc, #272]	; (8002554 <HAL_RCC_OscConfig+0x2b8>)
 8002442:	2200      	movs	r2, #0
 8002444:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002446:	f7ff fec7 	bl	80021d8 <HAL_GetTick>
 800244a:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800244c:	4b3f      	ldr	r3, [pc, #252]	; (800254c <HAL_RCC_OscConfig+0x2b0>)
 800244e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002450:	f013 0f02 	tst.w	r3, #2
 8002454:	d006      	beq.n	8002464 <HAL_RCC_OscConfig+0x1c8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002456:	f7ff febf 	bl	80021d8 <HAL_GetTick>
 800245a:	1b40      	subs	r0, r0, r5
 800245c:	2802      	cmp	r0, #2
 800245e:	d9f5      	bls.n	800244c <HAL_RCC_OscConfig+0x1b0>
        {
          return HAL_TIMEOUT;
 8002460:	2003      	movs	r0, #3
 8002462:	e104      	b.n	800266e <HAL_RCC_OscConfig+0x3d2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002464:	6823      	ldr	r3, [r4, #0]
 8002466:	f013 0f04 	tst.w	r3, #4
 800246a:	d078      	beq.n	800255e <HAL_RCC_OscConfig+0x2c2>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800246c:	4b37      	ldr	r3, [pc, #220]	; (800254c <HAL_RCC_OscConfig+0x2b0>)
 800246e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002470:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8002474:	d10d      	bne.n	8002492 <HAL_RCC_OscConfig+0x1f6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002476:	2300      	movs	r3, #0
 8002478:	9301      	str	r3, [sp, #4]
 800247a:	4b34      	ldr	r3, [pc, #208]	; (800254c <HAL_RCC_OscConfig+0x2b0>)
 800247c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800247e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002482:	641a      	str	r2, [r3, #64]	; 0x40
 8002484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002486:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800248a:	9301      	str	r3, [sp, #4]
 800248c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800248e:	2501      	movs	r5, #1
 8002490:	e000      	b.n	8002494 <HAL_RCC_OscConfig+0x1f8>
    FlagStatus       pwrclkchanged = RESET;
 8002492:	2500      	movs	r5, #0
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002494:	4b30      	ldr	r3, [pc, #192]	; (8002558 <HAL_RCC_OscConfig+0x2bc>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f413 7f80 	tst.w	r3, #256	; 0x100
 800249c:	d021      	beq.n	80024e2 <HAL_RCC_OscConfig+0x246>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800249e:	68a3      	ldr	r3, [r4, #8]
 80024a0:	2b01      	cmp	r3, #1
 80024a2:	d032      	beq.n	800250a <HAL_RCC_OscConfig+0x26e>
 80024a4:	2b05      	cmp	r3, #5
 80024a6:	d036      	beq.n	8002516 <HAL_RCC_OscConfig+0x27a>
 80024a8:	4b28      	ldr	r3, [pc, #160]	; (800254c <HAL_RCC_OscConfig+0x2b0>)
 80024aa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80024ac:	f022 0201 	bic.w	r2, r2, #1
 80024b0:	671a      	str	r2, [r3, #112]	; 0x70
 80024b2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80024b4:	f022 0204 	bic.w	r2, r2, #4
 80024b8:	671a      	str	r2, [r3, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80024ba:	68a3      	ldr	r3, [r4, #8]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d034      	beq.n	800252a <HAL_RCC_OscConfig+0x28e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024c0:	f7ff fe8a 	bl	80021d8 <HAL_GetTick>
 80024c4:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024c6:	4b21      	ldr	r3, [pc, #132]	; (800254c <HAL_RCC_OscConfig+0x2b0>)
 80024c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024ca:	f013 0f02 	tst.w	r3, #2
 80024ce:	d145      	bne.n	800255c <HAL_RCC_OscConfig+0x2c0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024d0:	f7ff fe82 	bl	80021d8 <HAL_GetTick>
 80024d4:	1b80      	subs	r0, r0, r6
 80024d6:	f241 3388 	movw	r3, #5000	; 0x1388
 80024da:	4298      	cmp	r0, r3
 80024dc:	d9f3      	bls.n	80024c6 <HAL_RCC_OscConfig+0x22a>
        {
          return HAL_TIMEOUT;
 80024de:	2003      	movs	r0, #3
 80024e0:	e0c5      	b.n	800266e <HAL_RCC_OscConfig+0x3d2>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024e2:	4a1d      	ldr	r2, [pc, #116]	; (8002558 <HAL_RCC_OscConfig+0x2bc>)
 80024e4:	6813      	ldr	r3, [r2, #0]
 80024e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024ea:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80024ec:	f7ff fe74 	bl	80021d8 <HAL_GetTick>
 80024f0:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024f2:	4b19      	ldr	r3, [pc, #100]	; (8002558 <HAL_RCC_OscConfig+0x2bc>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f413 7f80 	tst.w	r3, #256	; 0x100
 80024fa:	d1d0      	bne.n	800249e <HAL_RCC_OscConfig+0x202>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024fc:	f7ff fe6c 	bl	80021d8 <HAL_GetTick>
 8002500:	1b80      	subs	r0, r0, r6
 8002502:	2802      	cmp	r0, #2
 8002504:	d9f5      	bls.n	80024f2 <HAL_RCC_OscConfig+0x256>
          return HAL_TIMEOUT;
 8002506:	2003      	movs	r0, #3
 8002508:	e0b1      	b.n	800266e <HAL_RCC_OscConfig+0x3d2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800250a:	4a10      	ldr	r2, [pc, #64]	; (800254c <HAL_RCC_OscConfig+0x2b0>)
 800250c:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800250e:	f043 0301 	orr.w	r3, r3, #1
 8002512:	6713      	str	r3, [r2, #112]	; 0x70
 8002514:	e7d1      	b.n	80024ba <HAL_RCC_OscConfig+0x21e>
 8002516:	4b0d      	ldr	r3, [pc, #52]	; (800254c <HAL_RCC_OscConfig+0x2b0>)
 8002518:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800251a:	f042 0204 	orr.w	r2, r2, #4
 800251e:	671a      	str	r2, [r3, #112]	; 0x70
 8002520:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002522:	f042 0201 	orr.w	r2, r2, #1
 8002526:	671a      	str	r2, [r3, #112]	; 0x70
 8002528:	e7c7      	b.n	80024ba <HAL_RCC_OscConfig+0x21e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800252a:	f7ff fe55 	bl	80021d8 <HAL_GetTick>
 800252e:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002530:	4b06      	ldr	r3, [pc, #24]	; (800254c <HAL_RCC_OscConfig+0x2b0>)
 8002532:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002534:	f013 0f02 	tst.w	r3, #2
 8002538:	d010      	beq.n	800255c <HAL_RCC_OscConfig+0x2c0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800253a:	f7ff fe4d 	bl	80021d8 <HAL_GetTick>
 800253e:	1b80      	subs	r0, r0, r6
 8002540:	f241 3388 	movw	r3, #5000	; 0x1388
 8002544:	4298      	cmp	r0, r3
 8002546:	d9f3      	bls.n	8002530 <HAL_RCC_OscConfig+0x294>
        {
          return HAL_TIMEOUT;
 8002548:	2003      	movs	r0, #3
 800254a:	e090      	b.n	800266e <HAL_RCC_OscConfig+0x3d2>
 800254c:	40023800 	.word	0x40023800
 8002550:	42470000 	.word	0x42470000
 8002554:	42470e80 	.word	0x42470e80
 8002558:	40007000 	.word	0x40007000
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800255c:	b9ed      	cbnz	r5, 800259a <HAL_RCC_OscConfig+0x2fe>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800255e:	69a3      	ldr	r3, [r4, #24]
 8002560:	2b00      	cmp	r3, #0
 8002562:	f000 8083 	beq.w	800266c <HAL_RCC_OscConfig+0x3d0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002566:	4a49      	ldr	r2, [pc, #292]	; (800268c <HAL_RCC_OscConfig+0x3f0>)
 8002568:	6892      	ldr	r2, [r2, #8]
 800256a:	f002 020c 	and.w	r2, r2, #12
 800256e:	2a08      	cmp	r2, #8
 8002570:	d051      	beq.n	8002616 <HAL_RCC_OscConfig+0x37a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002572:	2b02      	cmp	r3, #2
 8002574:	d017      	beq.n	80025a6 <HAL_RCC_OscConfig+0x30a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002576:	4b46      	ldr	r3, [pc, #280]	; (8002690 <HAL_RCC_OscConfig+0x3f4>)
 8002578:	2200      	movs	r2, #0
 800257a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800257c:	f7ff fe2c 	bl	80021d8 <HAL_GetTick>
 8002580:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002582:	4b42      	ldr	r3, [pc, #264]	; (800268c <HAL_RCC_OscConfig+0x3f0>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800258a:	d042      	beq.n	8002612 <HAL_RCC_OscConfig+0x376>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800258c:	f7ff fe24 	bl	80021d8 <HAL_GetTick>
 8002590:	1b00      	subs	r0, r0, r4
 8002592:	2802      	cmp	r0, #2
 8002594:	d9f5      	bls.n	8002582 <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 8002596:	2003      	movs	r0, #3
 8002598:	e069      	b.n	800266e <HAL_RCC_OscConfig+0x3d2>
      __HAL_RCC_PWR_CLK_DISABLE();
 800259a:	4a3c      	ldr	r2, [pc, #240]	; (800268c <HAL_RCC_OscConfig+0x3f0>)
 800259c:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800259e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80025a2:	6413      	str	r3, [r2, #64]	; 0x40
 80025a4:	e7db      	b.n	800255e <HAL_RCC_OscConfig+0x2c2>
        __HAL_RCC_PLL_DISABLE();
 80025a6:	4b3a      	ldr	r3, [pc, #232]	; (8002690 <HAL_RCC_OscConfig+0x3f4>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80025ac:	f7ff fe14 	bl	80021d8 <HAL_GetTick>
 80025b0:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025b2:	4b36      	ldr	r3, [pc, #216]	; (800268c <HAL_RCC_OscConfig+0x3f0>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80025ba:	d006      	beq.n	80025ca <HAL_RCC_OscConfig+0x32e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025bc:	f7ff fe0c 	bl	80021d8 <HAL_GetTick>
 80025c0:	1b40      	subs	r0, r0, r5
 80025c2:	2802      	cmp	r0, #2
 80025c4:	d9f5      	bls.n	80025b2 <HAL_RCC_OscConfig+0x316>
            return HAL_TIMEOUT;
 80025c6:	2003      	movs	r0, #3
 80025c8:	e051      	b.n	800266e <HAL_RCC_OscConfig+0x3d2>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80025ca:	69e3      	ldr	r3, [r4, #28]
 80025cc:	6a22      	ldr	r2, [r4, #32]
 80025ce:	4313      	orrs	r3, r2
 80025d0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80025d2:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80025d6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80025d8:	0852      	lsrs	r2, r2, #1
 80025da:	3a01      	subs	r2, #1
 80025dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80025e0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80025e2:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80025e6:	4a29      	ldr	r2, [pc, #164]	; (800268c <HAL_RCC_OscConfig+0x3f0>)
 80025e8:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 80025ea:	4b29      	ldr	r3, [pc, #164]	; (8002690 <HAL_RCC_OscConfig+0x3f4>)
 80025ec:	2201      	movs	r2, #1
 80025ee:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80025f0:	f7ff fdf2 	bl	80021d8 <HAL_GetTick>
 80025f4:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025f6:	4b25      	ldr	r3, [pc, #148]	; (800268c <HAL_RCC_OscConfig+0x3f0>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80025fe:	d106      	bne.n	800260e <HAL_RCC_OscConfig+0x372>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002600:	f7ff fdea 	bl	80021d8 <HAL_GetTick>
 8002604:	1b00      	subs	r0, r0, r4
 8002606:	2802      	cmp	r0, #2
 8002608:	d9f5      	bls.n	80025f6 <HAL_RCC_OscConfig+0x35a>
            return HAL_TIMEOUT;
 800260a:	2003      	movs	r0, #3
 800260c:	e02f      	b.n	800266e <HAL_RCC_OscConfig+0x3d2>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 800260e:	2000      	movs	r0, #0
 8002610:	e02d      	b.n	800266e <HAL_RCC_OscConfig+0x3d2>
 8002612:	2000      	movs	r0, #0
 8002614:	e02b      	b.n	800266e <HAL_RCC_OscConfig+0x3d2>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002616:	2b01      	cmp	r3, #1
 8002618:	d02b      	beq.n	8002672 <HAL_RCC_OscConfig+0x3d6>
        pll_config = RCC->PLLCFGR;
 800261a:	4b1c      	ldr	r3, [pc, #112]	; (800268c <HAL_RCC_OscConfig+0x3f0>)
 800261c:	685b      	ldr	r3, [r3, #4]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800261e:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
 8002622:	69e2      	ldr	r2, [r4, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002624:	4291      	cmp	r1, r2
 8002626:	d126      	bne.n	8002676 <HAL_RCC_OscConfig+0x3da>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002628:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800262c:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800262e:	428a      	cmp	r2, r1
 8002630:	d123      	bne.n	800267a <HAL_RCC_OscConfig+0x3de>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002632:	6a61      	ldr	r1, [r4, #36]	; 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002634:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8002638:	401a      	ands	r2, r3
 800263a:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 800263e:	d11e      	bne.n	800267e <HAL_RCC_OscConfig+0x3e2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002640:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 8002644:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002646:	0852      	lsrs	r2, r2, #1
 8002648:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800264a:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 800264e:	d118      	bne.n	8002682 <HAL_RCC_OscConfig+0x3e6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002650:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8002654:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002656:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 800265a:	d114      	bne.n	8002686 <HAL_RCC_OscConfig+0x3ea>
  return HAL_OK;
 800265c:	2000      	movs	r0, #0
 800265e:	e006      	b.n	800266e <HAL_RCC_OscConfig+0x3d2>
    return HAL_ERROR;
 8002660:	2001      	movs	r0, #1
}
 8002662:	4770      	bx	lr
        return HAL_ERROR;
 8002664:	2001      	movs	r0, #1
 8002666:	e002      	b.n	800266e <HAL_RCC_OscConfig+0x3d2>
        return HAL_ERROR;
 8002668:	2001      	movs	r0, #1
 800266a:	e000      	b.n	800266e <HAL_RCC_OscConfig+0x3d2>
  return HAL_OK;
 800266c:	2000      	movs	r0, #0
}
 800266e:	b002      	add	sp, #8
 8002670:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8002672:	2001      	movs	r0, #1
 8002674:	e7fb      	b.n	800266e <HAL_RCC_OscConfig+0x3d2>
          return HAL_ERROR;
 8002676:	2001      	movs	r0, #1
 8002678:	e7f9      	b.n	800266e <HAL_RCC_OscConfig+0x3d2>
 800267a:	2001      	movs	r0, #1
 800267c:	e7f7      	b.n	800266e <HAL_RCC_OscConfig+0x3d2>
 800267e:	2001      	movs	r0, #1
 8002680:	e7f5      	b.n	800266e <HAL_RCC_OscConfig+0x3d2>
 8002682:	2001      	movs	r0, #1
 8002684:	e7f3      	b.n	800266e <HAL_RCC_OscConfig+0x3d2>
 8002686:	2001      	movs	r0, #1
 8002688:	e7f1      	b.n	800266e <HAL_RCC_OscConfig+0x3d2>
 800268a:	bf00      	nop
 800268c:	40023800 	.word	0x40023800
 8002690:	42470060 	.word	0x42470060

08002694 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002694:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002696:	4b2f      	ldr	r3, [pc, #188]	; (8002754 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002698:	689b      	ldr	r3, [r3, #8]
 800269a:	f003 030c 	and.w	r3, r3, #12
 800269e:	2b04      	cmp	r3, #4
 80026a0:	d053      	beq.n	800274a <HAL_RCC_GetSysClockFreq+0xb6>
 80026a2:	2b08      	cmp	r3, #8
 80026a4:	d153      	bne.n	800274e <HAL_RCC_GetSysClockFreq+0xba>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80026a6:	4b2b      	ldr	r3, [pc, #172]	; (8002754 <HAL_RCC_GetSysClockFreq+0xc0>)
 80026a8:	685a      	ldr	r2, [r3, #4]
 80026aa:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80026b4:	d028      	beq.n	8002708 <HAL_RCC_GetSysClockFreq+0x74>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026b6:	4b27      	ldr	r3, [pc, #156]	; (8002754 <HAL_RCC_GetSysClockFreq+0xc0>)
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	f3c3 1388 	ubfx	r3, r3, #6, #9
 80026be:	0158      	lsls	r0, r3, #5
 80026c0:	2100      	movs	r1, #0
 80026c2:	1ac0      	subs	r0, r0, r3
 80026c4:	f161 0100 	sbc.w	r1, r1, #0
 80026c8:	018e      	lsls	r6, r1, #6
 80026ca:	ea46 6690 	orr.w	r6, r6, r0, lsr #26
 80026ce:	0187      	lsls	r7, r0, #6
 80026d0:	1a3c      	subs	r4, r7, r0
 80026d2:	eb66 0501 	sbc.w	r5, r6, r1
 80026d6:	00e9      	lsls	r1, r5, #3
 80026d8:	ea41 7154 	orr.w	r1, r1, r4, lsr #29
 80026dc:	00e0      	lsls	r0, r4, #3
 80026de:	18c0      	adds	r0, r0, r3
 80026e0:	f141 0100 	adc.w	r1, r1, #0
 80026e4:	024b      	lsls	r3, r1, #9
 80026e6:	ea43 53d0 	orr.w	r3, r3, r0, lsr #23
 80026ea:	0244      	lsls	r4, r0, #9
 80026ec:	4620      	mov	r0, r4
 80026ee:	4619      	mov	r1, r3
 80026f0:	2300      	movs	r3, #0
 80026f2:	f7fe faa9 	bl	8000c48 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80026f6:	4b17      	ldr	r3, [pc, #92]	; (8002754 <HAL_RCC_GetSysClockFreq+0xc0>)
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80026fe:	3301      	adds	r3, #1
 8002700:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8002702:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8002706:	e023      	b.n	8002750 <HAL_RCC_GetSysClockFreq+0xbc>
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002708:	4b12      	ldr	r3, [pc, #72]	; (8002754 <HAL_RCC_GetSysClockFreq+0xc0>)
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8002710:	015c      	lsls	r4, r3, #5
 8002712:	2500      	movs	r5, #0
 8002714:	1ae4      	subs	r4, r4, r3
 8002716:	f165 0500 	sbc.w	r5, r5, #0
 800271a:	01ae      	lsls	r6, r5, #6
 800271c:	ea46 6694 	orr.w	r6, r6, r4, lsr #26
 8002720:	01a7      	lsls	r7, r4, #6
 8002722:	1b38      	subs	r0, r7, r4
 8002724:	eb66 0105 	sbc.w	r1, r6, r5
 8002728:	00cc      	lsls	r4, r1, #3
 800272a:	ea44 7450 	orr.w	r4, r4, r0, lsr #29
 800272e:	00c5      	lsls	r5, r0, #3
 8002730:	18e8      	adds	r0, r5, r3
 8002732:	f144 0100 	adc.w	r1, r4, #0
 8002736:	028b      	lsls	r3, r1, #10
 8002738:	ea43 5390 	orr.w	r3, r3, r0, lsr #22
 800273c:	0284      	lsls	r4, r0, #10
 800273e:	4620      	mov	r0, r4
 8002740:	4619      	mov	r1, r3
 8002742:	2300      	movs	r3, #0
 8002744:	f7fe fa80 	bl	8000c48 <__aeabi_uldivmod>
 8002748:	e7d5      	b.n	80026f6 <HAL_RCC_GetSysClockFreq+0x62>
      sysclockfreq = HSE_VALUE;
 800274a:	4803      	ldr	r0, [pc, #12]	; (8002758 <HAL_RCC_GetSysClockFreq+0xc4>)
 800274c:	e000      	b.n	8002750 <HAL_RCC_GetSysClockFreq+0xbc>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800274e:	4803      	ldr	r0, [pc, #12]	; (800275c <HAL_RCC_GetSysClockFreq+0xc8>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002750:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002752:	bf00      	nop
 8002754:	40023800 	.word	0x40023800
 8002758:	007a1200 	.word	0x007a1200
 800275c:	00f42400 	.word	0x00f42400

08002760 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8002760:	2800      	cmp	r0, #0
 8002762:	f000 809b 	beq.w	800289c <HAL_RCC_ClockConfig+0x13c>
{
 8002766:	b570      	push	{r4, r5, r6, lr}
 8002768:	460d      	mov	r5, r1
 800276a:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800276c:	4b4f      	ldr	r3, [pc, #316]	; (80028ac <HAL_RCC_ClockConfig+0x14c>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f003 0307 	and.w	r3, r3, #7
 8002774:	428b      	cmp	r3, r1
 8002776:	d208      	bcs.n	800278a <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002778:	b2cb      	uxtb	r3, r1
 800277a:	4a4c      	ldr	r2, [pc, #304]	; (80028ac <HAL_RCC_ClockConfig+0x14c>)
 800277c:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800277e:	6813      	ldr	r3, [r2, #0]
 8002780:	f003 0307 	and.w	r3, r3, #7
 8002784:	428b      	cmp	r3, r1
 8002786:	f040 808b 	bne.w	80028a0 <HAL_RCC_ClockConfig+0x140>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800278a:	6823      	ldr	r3, [r4, #0]
 800278c:	f013 0f02 	tst.w	r3, #2
 8002790:	d017      	beq.n	80027c2 <HAL_RCC_ClockConfig+0x62>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002792:	f013 0f04 	tst.w	r3, #4
 8002796:	d004      	beq.n	80027a2 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002798:	4a45      	ldr	r2, [pc, #276]	; (80028b0 <HAL_RCC_ClockConfig+0x150>)
 800279a:	6893      	ldr	r3, [r2, #8]
 800279c:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80027a0:	6093      	str	r3, [r2, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027a2:	6823      	ldr	r3, [r4, #0]
 80027a4:	f013 0f08 	tst.w	r3, #8
 80027a8:	d004      	beq.n	80027b4 <HAL_RCC_ClockConfig+0x54>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80027aa:	4a41      	ldr	r2, [pc, #260]	; (80028b0 <HAL_RCC_ClockConfig+0x150>)
 80027ac:	6893      	ldr	r3, [r2, #8]
 80027ae:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80027b2:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027b4:	4a3e      	ldr	r2, [pc, #248]	; (80028b0 <HAL_RCC_ClockConfig+0x150>)
 80027b6:	6893      	ldr	r3, [r2, #8]
 80027b8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80027bc:	68a1      	ldr	r1, [r4, #8]
 80027be:	430b      	orrs	r3, r1
 80027c0:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027c2:	6823      	ldr	r3, [r4, #0]
 80027c4:	f013 0f01 	tst.w	r3, #1
 80027c8:	d032      	beq.n	8002830 <HAL_RCC_ClockConfig+0xd0>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027ca:	6863      	ldr	r3, [r4, #4]
 80027cc:	2b01      	cmp	r3, #1
 80027ce:	d021      	beq.n	8002814 <HAL_RCC_ClockConfig+0xb4>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80027d0:	1e9a      	subs	r2, r3, #2
 80027d2:	2a01      	cmp	r2, #1
 80027d4:	d925      	bls.n	8002822 <HAL_RCC_ClockConfig+0xc2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027d6:	4a36      	ldr	r2, [pc, #216]	; (80028b0 <HAL_RCC_ClockConfig+0x150>)
 80027d8:	6812      	ldr	r2, [r2, #0]
 80027da:	f012 0f02 	tst.w	r2, #2
 80027de:	d061      	beq.n	80028a4 <HAL_RCC_ClockConfig+0x144>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027e0:	4933      	ldr	r1, [pc, #204]	; (80028b0 <HAL_RCC_ClockConfig+0x150>)
 80027e2:	688a      	ldr	r2, [r1, #8]
 80027e4:	f022 0203 	bic.w	r2, r2, #3
 80027e8:	4313      	orrs	r3, r2
 80027ea:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 80027ec:	f7ff fcf4 	bl	80021d8 <HAL_GetTick>
 80027f0:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027f2:	4b2f      	ldr	r3, [pc, #188]	; (80028b0 <HAL_RCC_ClockConfig+0x150>)
 80027f4:	689b      	ldr	r3, [r3, #8]
 80027f6:	f003 030c 	and.w	r3, r3, #12
 80027fa:	6862      	ldr	r2, [r4, #4]
 80027fc:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002800:	d016      	beq.n	8002830 <HAL_RCC_ClockConfig+0xd0>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002802:	f7ff fce9 	bl	80021d8 <HAL_GetTick>
 8002806:	1b80      	subs	r0, r0, r6
 8002808:	f241 3388 	movw	r3, #5000	; 0x1388
 800280c:	4298      	cmp	r0, r3
 800280e:	d9f0      	bls.n	80027f2 <HAL_RCC_ClockConfig+0x92>
        return HAL_TIMEOUT;
 8002810:	2003      	movs	r0, #3
 8002812:	e042      	b.n	800289a <HAL_RCC_ClockConfig+0x13a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002814:	4a26      	ldr	r2, [pc, #152]	; (80028b0 <HAL_RCC_ClockConfig+0x150>)
 8002816:	6812      	ldr	r2, [r2, #0]
 8002818:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 800281c:	d1e0      	bne.n	80027e0 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 800281e:	2001      	movs	r0, #1
 8002820:	e03b      	b.n	800289a <HAL_RCC_ClockConfig+0x13a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002822:	4a23      	ldr	r2, [pc, #140]	; (80028b0 <HAL_RCC_ClockConfig+0x150>)
 8002824:	6812      	ldr	r2, [r2, #0]
 8002826:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 800282a:	d1d9      	bne.n	80027e0 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 800282c:	2001      	movs	r0, #1
 800282e:	e034      	b.n	800289a <HAL_RCC_ClockConfig+0x13a>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002830:	4b1e      	ldr	r3, [pc, #120]	; (80028ac <HAL_RCC_ClockConfig+0x14c>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f003 0307 	and.w	r3, r3, #7
 8002838:	42ab      	cmp	r3, r5
 800283a:	d907      	bls.n	800284c <HAL_RCC_ClockConfig+0xec>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800283c:	b2ea      	uxtb	r2, r5
 800283e:	4b1b      	ldr	r3, [pc, #108]	; (80028ac <HAL_RCC_ClockConfig+0x14c>)
 8002840:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f003 0307 	and.w	r3, r3, #7
 8002848:	42ab      	cmp	r3, r5
 800284a:	d12d      	bne.n	80028a8 <HAL_RCC_ClockConfig+0x148>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800284c:	6823      	ldr	r3, [r4, #0]
 800284e:	f013 0f04 	tst.w	r3, #4
 8002852:	d006      	beq.n	8002862 <HAL_RCC_ClockConfig+0x102>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002854:	4a16      	ldr	r2, [pc, #88]	; (80028b0 <HAL_RCC_ClockConfig+0x150>)
 8002856:	6893      	ldr	r3, [r2, #8]
 8002858:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 800285c:	68e1      	ldr	r1, [r4, #12]
 800285e:	430b      	orrs	r3, r1
 8002860:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002862:	6823      	ldr	r3, [r4, #0]
 8002864:	f013 0f08 	tst.w	r3, #8
 8002868:	d007      	beq.n	800287a <HAL_RCC_ClockConfig+0x11a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800286a:	4a11      	ldr	r2, [pc, #68]	; (80028b0 <HAL_RCC_ClockConfig+0x150>)
 800286c:	6893      	ldr	r3, [r2, #8]
 800286e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002872:	6921      	ldr	r1, [r4, #16]
 8002874:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002878:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800287a:	f7ff ff0b 	bl	8002694 <HAL_RCC_GetSysClockFreq>
 800287e:	4b0c      	ldr	r3, [pc, #48]	; (80028b0 <HAL_RCC_ClockConfig+0x150>)
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002886:	4a0b      	ldr	r2, [pc, #44]	; (80028b4 <HAL_RCC_ClockConfig+0x154>)
 8002888:	5cd3      	ldrb	r3, [r2, r3]
 800288a:	40d8      	lsrs	r0, r3
 800288c:	4b0a      	ldr	r3, [pc, #40]	; (80028b8 <HAL_RCC_ClockConfig+0x158>)
 800288e:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 8002890:	4b0a      	ldr	r3, [pc, #40]	; (80028bc <HAL_RCC_ClockConfig+0x15c>)
 8002892:	6818      	ldr	r0, [r3, #0]
 8002894:	f7ff fc54 	bl	8002140 <HAL_InitTick>
  return HAL_OK;
 8002898:	2000      	movs	r0, #0
}
 800289a:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800289c:	2001      	movs	r0, #1
}
 800289e:	4770      	bx	lr
      return HAL_ERROR;
 80028a0:	2001      	movs	r0, #1
 80028a2:	e7fa      	b.n	800289a <HAL_RCC_ClockConfig+0x13a>
        return HAL_ERROR;
 80028a4:	2001      	movs	r0, #1
 80028a6:	e7f8      	b.n	800289a <HAL_RCC_ClockConfig+0x13a>
      return HAL_ERROR;
 80028a8:	2001      	movs	r0, #1
 80028aa:	e7f6      	b.n	800289a <HAL_RCC_ClockConfig+0x13a>
 80028ac:	40023c00 	.word	0x40023c00
 80028b0:	40023800 	.word	0x40023800
 80028b4:	080071cc 	.word	0x080071cc
 80028b8:	20000004 	.word	0x20000004
 80028bc:	2000000c 	.word	0x2000000c

080028c0 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 80028c0:	b410      	push	{r4}
 80028c2:	4603      	mov	r3, r0
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 80028c4:	7900      	ldrb	r0, [r0, #4]
 80028c6:	2800      	cmp	r0, #0
 80028c8:	d053      	beq.n	8002972 <LL_EXTI_Init+0xb2>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 80028ca:	681a      	ldr	r2, [r3, #0]
 80028cc:	2a00      	cmp	r2, #0
 80028ce:	d05e      	beq.n	800298e <LL_EXTI_Init+0xce>
    {
      switch (EXTI_InitStruct->Mode)
 80028d0:	7958      	ldrb	r0, [r3, #5]
 80028d2:	2801      	cmp	r0, #1
 80028d4:	d018      	beq.n	8002908 <LL_EXTI_Init+0x48>
 80028d6:	2802      	cmp	r0, #2
 80028d8:	d021      	beq.n	800291e <LL_EXTI_Init+0x5e>
 80028da:	b158      	cbz	r0, 80028f4 <LL_EXTI_Init+0x34>
 80028dc:	2001      	movs	r0, #1
          break;
        default:
          status = ERROR;
          break;
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 80028de:	799a      	ldrb	r2, [r3, #6]
 80028e0:	2a00      	cmp	r2, #0
 80028e2:	d051      	beq.n	8002988 <LL_EXTI_Init+0xc8>
      {
        switch (EXTI_InitStruct->Trigger)
 80028e4:	2a02      	cmp	r2, #2
 80028e6:	d02f      	beq.n	8002948 <LL_EXTI_Init+0x88>
 80028e8:	2a03      	cmp	r2, #3
 80028ea:	d038      	beq.n	800295e <LL_EXTI_Init+0x9e>
 80028ec:	2a01      	cmp	r2, #1
 80028ee:	d020      	beq.n	8002932 <LL_EXTI_Init+0x72>
 80028f0:	2001      	movs	r0, #1
 80028f2:	e049      	b.n	8002988 <LL_EXTI_Init+0xc8>
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 80028f4:	4927      	ldr	r1, [pc, #156]	; (8002994 <LL_EXTI_Init+0xd4>)
 80028f6:	684c      	ldr	r4, [r1, #4]
 80028f8:	ea24 0202 	bic.w	r2, r4, r2
 80028fc:	604a      	str	r2, [r1, #4]
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80028fe:	681a      	ldr	r2, [r3, #0]
  SET_BIT(EXTI->IMR, ExtiLine);
 8002900:	680c      	ldr	r4, [r1, #0]
 8002902:	4322      	orrs	r2, r4
 8002904:	600a      	str	r2, [r1, #0]
}
 8002906:	e7ea      	b.n	80028de <LL_EXTI_Init+0x1e>
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8002908:	4922      	ldr	r1, [pc, #136]	; (8002994 <LL_EXTI_Init+0xd4>)
 800290a:	6808      	ldr	r0, [r1, #0]
 800290c:	ea20 0202 	bic.w	r2, r0, r2
 8002910:	600a      	str	r2, [r1, #0]
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002912:	681a      	ldr	r2, [r3, #0]
  SET_BIT(EXTI->EMR, ExtiLine);
 8002914:	6848      	ldr	r0, [r1, #4]
 8002916:	4302      	orrs	r2, r0
 8002918:	604a      	str	r2, [r1, #4]
  ErrorStatus status = SUCCESS;
 800291a:	2000      	movs	r0, #0
}
 800291c:	e7df      	b.n	80028de <LL_EXTI_Init+0x1e>
  SET_BIT(EXTI->IMR, ExtiLine);
 800291e:	491d      	ldr	r1, [pc, #116]	; (8002994 <LL_EXTI_Init+0xd4>)
 8002920:	6808      	ldr	r0, [r1, #0]
 8002922:	4302      	orrs	r2, r0
 8002924:	600a      	str	r2, [r1, #0]
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002926:	681a      	ldr	r2, [r3, #0]
  SET_BIT(EXTI->EMR, ExtiLine);
 8002928:	6848      	ldr	r0, [r1, #4]
 800292a:	4302      	orrs	r2, r0
 800292c:	604a      	str	r2, [r1, #4]
  ErrorStatus status = SUCCESS;
 800292e:	2000      	movs	r0, #0
}
 8002930:	e7d5      	b.n	80028de <LL_EXTI_Init+0x1e>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002932:	681c      	ldr	r4, [r3, #0]
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8002934:	4a17      	ldr	r2, [pc, #92]	; (8002994 <LL_EXTI_Init+0xd4>)
 8002936:	68d1      	ldr	r1, [r2, #12]
 8002938:	ea21 0104 	bic.w	r1, r1, r4
 800293c:	60d1      	str	r1, [r2, #12]
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800293e:	681b      	ldr	r3, [r3, #0]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8002940:	6891      	ldr	r1, [r2, #8]
 8002942:	430b      	orrs	r3, r1
 8002944:	6093      	str	r3, [r2, #8]
}
 8002946:	e01f      	b.n	8002988 <LL_EXTI_Init+0xc8>
            break;
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002948:	681c      	ldr	r4, [r3, #0]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 800294a:	4a12      	ldr	r2, [pc, #72]	; (8002994 <LL_EXTI_Init+0xd4>)
 800294c:	6891      	ldr	r1, [r2, #8]
 800294e:	ea21 0104 	bic.w	r1, r1, r4
 8002952:	6091      	str	r1, [r2, #8]
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002954:	681b      	ldr	r3, [r3, #0]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8002956:	68d1      	ldr	r1, [r2, #12]
 8002958:	430b      	orrs	r3, r1
 800295a:	60d3      	str	r3, [r2, #12]
}
 800295c:	e014      	b.n	8002988 <LL_EXTI_Init+0xc8>
            break;
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800295e:	6819      	ldr	r1, [r3, #0]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8002960:	4a0c      	ldr	r2, [pc, #48]	; (8002994 <LL_EXTI_Init+0xd4>)
 8002962:	6894      	ldr	r4, [r2, #8]
 8002964:	4321      	orrs	r1, r4
 8002966:	6091      	str	r1, [r2, #8]
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002968:	681b      	ldr	r3, [r3, #0]
  SET_BIT(EXTI->FTSR, ExtiLine);
 800296a:	68d1      	ldr	r1, [r2, #12]
 800296c:	430b      	orrs	r3, r1
 800296e:	60d3      	str	r3, [r2, #12]
}
 8002970:	e00a      	b.n	8002988 <LL_EXTI_Init+0xc8>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002972:	681c      	ldr	r4, [r3, #0]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8002974:	4a07      	ldr	r2, [pc, #28]	; (8002994 <LL_EXTI_Init+0xd4>)
 8002976:	6811      	ldr	r1, [r2, #0]
 8002978:	ea21 0104 	bic.w	r1, r1, r4
 800297c:	6011      	str	r1, [r2, #0]
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800297e:	6819      	ldr	r1, [r3, #0]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8002980:	6853      	ldr	r3, [r2, #4]
 8002982:	ea23 0301 	bic.w	r3, r3, r1
 8002986:	6053      	str	r3, [r2, #4]
  }
  return status;
}
 8002988:	f85d 4b04 	ldr.w	r4, [sp], #4
 800298c:	4770      	bx	lr
  ErrorStatus status = SUCCESS;
 800298e:	2000      	movs	r0, #0
 8002990:	e7fa      	b.n	8002988 <LL_EXTI_Init+0xc8>
 8002992:	bf00      	nop
 8002994:	40013c00 	.word	0x40013c00

08002998 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8002998:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800299a:	680c      	ldr	r4, [r1, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800299c:	fa94 f4a4 	rbit	r4, r4
 80029a0:	fab4 f484 	clz	r4, r4
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80029a4:	e04a      	b.n	8002a3c <LL_GPIO_Init+0xa4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80029a6:	688e      	ldr	r6, [r1, #8]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 80029a8:	6882      	ldr	r2, [r0, #8]
 80029aa:	fa93 f5a3 	rbit	r5, r3
 80029ae:	fab5 f585 	clz	r5, r5
 80029b2:	006d      	lsls	r5, r5, #1
 80029b4:	2703      	movs	r7, #3
 80029b6:	fa07 f505 	lsl.w	r5, r7, r5
 80029ba:	ea22 0205 	bic.w	r2, r2, r5
 80029be:	fa93 f5a3 	rbit	r5, r3
 80029c2:	fab5 f585 	clz	r5, r5
 80029c6:	006d      	lsls	r5, r5, #1
 80029c8:	fa06 f505 	lsl.w	r5, r6, r5
 80029cc:	432a      	orrs	r2, r5
 80029ce:	6082      	str	r2, [r0, #8]
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80029d0:	68cd      	ldr	r5, [r1, #12]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80029d2:	6842      	ldr	r2, [r0, #4]
 80029d4:	ea22 0203 	bic.w	r2, r2, r3
 80029d8:	fb03 f505 	mul.w	r5, r3, r5
 80029dc:	432a      	orrs	r2, r5
 80029de:	6042      	str	r2, [r0, #4]
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80029e0:	690e      	ldr	r6, [r1, #16]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80029e2:	68c2      	ldr	r2, [r0, #12]
 80029e4:	fa93 f5a3 	rbit	r5, r3
 80029e8:	fab5 f585 	clz	r5, r5
 80029ec:	006d      	lsls	r5, r5, #1
 80029ee:	2703      	movs	r7, #3
 80029f0:	fa07 f505 	lsl.w	r5, r7, r5
 80029f4:	ea22 0205 	bic.w	r2, r2, r5
 80029f8:	fa93 f5a3 	rbit	r5, r3
 80029fc:	fab5 f585 	clz	r5, r5
 8002a00:	006d      	lsls	r5, r5, #1
 8002a02:	fa06 f505 	lsl.w	r5, r6, r5
 8002a06:	432a      	orrs	r2, r5
 8002a08:	60c2      	str	r2, [r0, #12]
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8002a0a:	684a      	ldr	r2, [r1, #4]
 8002a0c:	2a02      	cmp	r2, #2
 8002a0e:	d022      	beq.n	8002a56 <LL_GPIO_Init+0xbe>
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8002a10:	684a      	ldr	r2, [r1, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8002a12:	6805      	ldr	r5, [r0, #0]
 8002a14:	fa93 f6a3 	rbit	r6, r3
 8002a18:	fab6 f686 	clz	r6, r6
 8002a1c:	0076      	lsls	r6, r6, #1
 8002a1e:	2703      	movs	r7, #3
 8002a20:	fa07 f606 	lsl.w	r6, r7, r6
 8002a24:	ea25 0506 	bic.w	r5, r5, r6
 8002a28:	fa93 f3a3 	rbit	r3, r3
 8002a2c:	fab3 f383 	clz	r3, r3
 8002a30:	005b      	lsls	r3, r3, #1
 8002a32:	fa02 f303 	lsl.w	r3, r2, r3
 8002a36:	432b      	orrs	r3, r5
 8002a38:	6003      	str	r3, [r0, #0]
    }
    pinpos++;
 8002a3a:	3401      	adds	r4, #1
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002a3c:	680b      	ldr	r3, [r1, #0]
 8002a3e:	fa33 f204 	lsrs.w	r2, r3, r4
 8002a42:	d03c      	beq.n	8002abe <LL_GPIO_Init+0x126>
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8002a44:	2201      	movs	r2, #1
 8002a46:	40a2      	lsls	r2, r4
    if (currentpin)
 8002a48:	4013      	ands	r3, r2
 8002a4a:	d0f6      	beq.n	8002a3a <LL_GPIO_Init+0xa2>
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002a4c:	684a      	ldr	r2, [r1, #4]
 8002a4e:	3a01      	subs	r2, #1
 8002a50:	2a01      	cmp	r2, #1
 8002a52:	d8c5      	bhi.n	80029e0 <LL_GPIO_Init+0x48>
 8002a54:	e7a7      	b.n	80029a6 <LL_GPIO_Init+0xe>
 8002a56:	fa93 f2a3 	rbit	r2, r3
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8002a5a:	fab2 f282 	clz	r2, r2
 8002a5e:	2a07      	cmp	r2, #7
 8002a60:	d815      	bhi.n	8002a8e <LL_GPIO_Init+0xf6>
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002a62:	694e      	ldr	r6, [r1, #20]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8002a64:	6a02      	ldr	r2, [r0, #32]
 8002a66:	fa93 f5a3 	rbit	r5, r3
 8002a6a:	fab5 f585 	clz	r5, r5
 8002a6e:	00ad      	lsls	r5, r5, #2
 8002a70:	270f      	movs	r7, #15
 8002a72:	fa07 f505 	lsl.w	r5, r7, r5
 8002a76:	ea22 0205 	bic.w	r2, r2, r5
 8002a7a:	fa93 f5a3 	rbit	r5, r3
 8002a7e:	fab5 f585 	clz	r5, r5
 8002a82:	00ad      	lsls	r5, r5, #2
 8002a84:	fa06 f505 	lsl.w	r5, r6, r5
 8002a88:	432a      	orrs	r2, r5
 8002a8a:	6202      	str	r2, [r0, #32]
}
 8002a8c:	e7c0      	b.n	8002a10 <LL_GPIO_Init+0x78>
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002a8e:	694d      	ldr	r5, [r1, #20]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8002a90:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8002a92:	0a1a      	lsrs	r2, r3, #8
 8002a94:	fa92 f7a2 	rbit	r7, r2
 8002a98:	fab7 f787 	clz	r7, r7
 8002a9c:	00bf      	lsls	r7, r7, #2
 8002a9e:	f04f 0c0f 	mov.w	ip, #15
 8002aa2:	fa0c f707 	lsl.w	r7, ip, r7
 8002aa6:	ea26 0607 	bic.w	r6, r6, r7
 8002aaa:	fa92 f2a2 	rbit	r2, r2
 8002aae:	fab2 f282 	clz	r2, r2
 8002ab2:	0092      	lsls	r2, r2, #2
 8002ab4:	fa05 f202 	lsl.w	r2, r5, r2
 8002ab8:	4332      	orrs	r2, r6
 8002aba:	6242      	str	r2, [r0, #36]	; 0x24
}
 8002abc:	e7a8      	b.n	8002a10 <LL_GPIO_Init+0x78>
  }

  return (SUCCESS);
}
 8002abe:	2000      	movs	r0, #0
 8002ac0:	bcf0      	pop	{r4, r5, r6, r7}
 8002ac2:	4770      	bx	lr

08002ac4 <RCC_GetHCLKClockFreq>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002ac4:	4b03      	ldr	r3, [pc, #12]	; (8002ad4 <RCC_GetHCLKClockFreq+0x10>)
 8002ac6:	689b      	ldr	r3, [r3, #8]
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8002ac8:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002acc:	4a02      	ldr	r2, [pc, #8]	; (8002ad8 <RCC_GetHCLKClockFreq+0x14>)
 8002ace:	5cd3      	ldrb	r3, [r2, r3]
}
 8002ad0:	40d8      	lsrs	r0, r3
 8002ad2:	4770      	bx	lr
 8002ad4:	40023800 	.word	0x40023800
 8002ad8:	080071cc 	.word	0x080071cc

08002adc <RCC_GetPCLK1ClockFreq>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002adc:	4b03      	ldr	r3, [pc, #12]	; (8002aec <RCC_GetPCLK1ClockFreq+0x10>)
 8002ade:	689b      	ldr	r3, [r3, #8]
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8002ae0:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8002ae4:	4a02      	ldr	r2, [pc, #8]	; (8002af0 <RCC_GetPCLK1ClockFreq+0x14>)
 8002ae6:	5cd3      	ldrb	r3, [r2, r3]
}
 8002ae8:	40d8      	lsrs	r0, r3
 8002aea:	4770      	bx	lr
 8002aec:	40023800 	.word	0x40023800
 8002af0:	080071dc 	.word	0x080071dc

08002af4 <RCC_GetPCLK2ClockFreq>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002af4:	4b03      	ldr	r3, [pc, #12]	; (8002b04 <RCC_GetPCLK2ClockFreq+0x10>)
 8002af6:	689b      	ldr	r3, [r3, #8]
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8002af8:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8002afc:	4a02      	ldr	r2, [pc, #8]	; (8002b08 <RCC_GetPCLK2ClockFreq+0x14>)
 8002afe:	5cd3      	ldrb	r3, [r2, r3]
}
 8002b00:	40d8      	lsrs	r0, r3
 8002b02:	4770      	bx	lr
 8002b04:	40023800 	.word	0x40023800
 8002b08:	080071dc 	.word	0x080071dc

08002b0c <RCC_PLL_GetFreqDomain_SYS>:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002b0c:	4b0f      	ldr	r3, [pc, #60]	; (8002b4c <RCC_PLL_GetFreqDomain_SYS+0x40>)
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();

  switch (pllsource)
 8002b14:	b923      	cbnz	r3, 8002b20 <RCC_PLL_GetFreqDomain_SYS+0x14>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8002b16:	4b0e      	ldr	r3, [pc, #56]	; (8002b50 <RCC_PLL_GetFreqDomain_SYS+0x44>)
    default:
      pllinputfreq = HSI_VALUE;
      break;
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8002b18:	2808      	cmp	r0, #8
 8002b1a:	d003      	beq.n	8002b24 <RCC_PLL_GetFreqDomain_SYS+0x18>
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 8002b1c:	2000      	movs	r0, #0
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
}
 8002b1e:	4770      	bx	lr
      pllinputfreq = HSE_VALUE;
 8002b20:	4b0c      	ldr	r3, [pc, #48]	; (8002b54 <RCC_PLL_GetFreqDomain_SYS+0x48>)
 8002b22:	e7f9      	b.n	8002b18 <RCC_PLL_GetFreqDomain_SYS+0xc>
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002b24:	4a09      	ldr	r2, [pc, #36]	; (8002b4c <RCC_PLL_GetFreqDomain_SYS+0x40>)
 8002b26:	6850      	ldr	r0, [r2, #4]
 8002b28:	f000 003f 	and.w	r0, r0, #63	; 0x3f
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8002b2c:	fbb3 f3f0 	udiv	r3, r3, r0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8002b30:	6850      	ldr	r0, [r2, #4]
 8002b32:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8002b36:	fb00 f003 	mul.w	r0, r0, r3
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8002b3a:	6853      	ldr	r3, [r2, #4]
 8002b3c:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8002b40:	3301      	adds	r3, #1
 8002b42:	005b      	lsls	r3, r3, #1
 8002b44:	fbb0 f0f3 	udiv	r0, r0, r3
 8002b48:	4770      	bx	lr
 8002b4a:	bf00      	nop
 8002b4c:	40023800 	.word	0x40023800
 8002b50:	00f42400 	.word	0x00f42400
 8002b54:	007a1200 	.word	0x007a1200

08002b58 <RCC_GetSystemClockFreq>:
{
 8002b58:	b508      	push	{r3, lr}
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002b5a:	4b08      	ldr	r3, [pc, #32]	; (8002b7c <RCC_GetSystemClockFreq+0x24>)
 8002b5c:	689b      	ldr	r3, [r3, #8]
 8002b5e:	f003 030c 	and.w	r3, r3, #12
  switch (LL_RCC_GetSysClkSource())
 8002b62:	2b04      	cmp	r3, #4
 8002b64:	d005      	beq.n	8002b72 <RCC_GetSystemClockFreq+0x1a>
 8002b66:	2b08      	cmp	r3, #8
 8002b68:	d105      	bne.n	8002b76 <RCC_GetSystemClockFreq+0x1e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8002b6a:	2008      	movs	r0, #8
 8002b6c:	f7ff ffce 	bl	8002b0c <RCC_PLL_GetFreqDomain_SYS>
      break;
 8002b70:	e002      	b.n	8002b78 <RCC_GetSystemClockFreq+0x20>
      frequency = HSE_VALUE;
 8002b72:	4803      	ldr	r0, [pc, #12]	; (8002b80 <RCC_GetSystemClockFreq+0x28>)
 8002b74:	e000      	b.n	8002b78 <RCC_GetSystemClockFreq+0x20>
  switch (LL_RCC_GetSysClkSource())
 8002b76:	4803      	ldr	r0, [pc, #12]	; (8002b84 <RCC_GetSystemClockFreq+0x2c>)
}
 8002b78:	bd08      	pop	{r3, pc}
 8002b7a:	bf00      	nop
 8002b7c:	40023800 	.word	0x40023800
 8002b80:	007a1200 	.word	0x007a1200
 8002b84:	00f42400 	.word	0x00f42400

08002b88 <LL_RCC_GetSystemClocksFreq>:
{
 8002b88:	b510      	push	{r4, lr}
 8002b8a:	4604      	mov	r4, r0
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8002b8c:	f7ff ffe4 	bl	8002b58 <RCC_GetSystemClockFreq>
 8002b90:	6020      	str	r0, [r4, #0]
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8002b92:	f7ff ff97 	bl	8002ac4 <RCC_GetHCLKClockFreq>
 8002b96:	6060      	str	r0, [r4, #4]
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002b98:	f7ff ffa0 	bl	8002adc <RCC_GetPCLK1ClockFreq>
 8002b9c:	60a0      	str	r0, [r4, #8]
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002b9e:	6860      	ldr	r0, [r4, #4]
 8002ba0:	f7ff ffa8 	bl	8002af4 <RCC_GetPCLK2ClockFreq>
 8002ba4:	60e0      	str	r0, [r4, #12]
}
 8002ba6:	bd10      	pop	{r4, pc}

08002ba8 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8002ba8:	4602      	mov	r2, r0
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8002baa:	6803      	ldr	r3, [r0, #0]
 8002bac:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002bb0:	d12e      	bne.n	8002c10 <LL_SPI_Init+0x68>
 8002bb2:	b410      	push	{r4}
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8002bb4:	6800      	ldr	r0, [r0, #0]
 8002bb6:	f420 407f 	bic.w	r0, r0, #65280	; 0xff00
 8002bba:	f020 00bf 	bic.w	r0, r0, #191	; 0xbf
 8002bbe:	680b      	ldr	r3, [r1, #0]
 8002bc0:	684c      	ldr	r4, [r1, #4]
 8002bc2:	4323      	orrs	r3, r4
 8002bc4:	688c      	ldr	r4, [r1, #8]
 8002bc6:	4323      	orrs	r3, r4
 8002bc8:	68cc      	ldr	r4, [r1, #12]
 8002bca:	4323      	orrs	r3, r4
 8002bcc:	690c      	ldr	r4, [r1, #16]
 8002bce:	4323      	orrs	r3, r4
 8002bd0:	694c      	ldr	r4, [r1, #20]
 8002bd2:	4323      	orrs	r3, r4
 8002bd4:	698c      	ldr	r4, [r1, #24]
 8002bd6:	4323      	orrs	r3, r4
 8002bd8:	69cc      	ldr	r4, [r1, #28]
 8002bda:	4323      	orrs	r3, r4
 8002bdc:	6a0c      	ldr	r4, [r1, #32]
 8002bde:	4323      	orrs	r3, r4
 8002be0:	4303      	orrs	r3, r0
 8002be2:	6013      	str	r3, [r2, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 8002be4:	6853      	ldr	r3, [r2, #4]
 8002be6:	f023 0304 	bic.w	r3, r3, #4
 8002bea:	8ac8      	ldrh	r0, [r1, #22]
 8002bec:	4303      	orrs	r3, r0
 8002bee:	6053      	str	r3, [r2, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8002bf0:	6a0b      	ldr	r3, [r1, #32]
 8002bf2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002bf6:	d007      	beq.n	8002c08 <LL_SPI_Init+0x60>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
    }
    status = SUCCESS;
 8002bf8:	2000      	movs	r0, #0
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002bfa:	69d3      	ldr	r3, [r2, #28]
 8002bfc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002c00:	61d3      	str	r3, [r2, #28]
  return status;
}
 8002c02:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002c06:	4770      	bx	lr
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8002c08:	8c8b      	ldrh	r3, [r1, #36]	; 0x24
 8002c0a:	6113      	str	r3, [r2, #16]
    status = SUCCESS;
 8002c0c:	2000      	movs	r0, #0
}
 8002c0e:	e7f4      	b.n	8002bfa <LL_SPI_Init+0x52>
  ErrorStatus status = ERROR;
 8002c10:	2001      	movs	r0, #1
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002c12:	69d3      	ldr	r3, [r2, #28]
 8002c14:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002c18:	61d3      	str	r3, [r2, #28]
}
 8002c1a:	4770      	bx	lr

08002c1c <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8002c1c:	b430      	push	{r4, r5}
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8002c1e:	6a03      	ldr	r3, [r0, #32]
 8002c20:	f023 0301 	bic.w	r3, r3, #1
 8002c24:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8002c26:	6a03      	ldr	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8002c28:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8002c2a:	6984      	ldr	r4, [r0, #24]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8002c2c:	f024 0473 	bic.w	r4, r4, #115	; 0x73
 8002c30:	680d      	ldr	r5, [r1, #0]
 8002c32:	432c      	orrs	r4, r5

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8002c34:	f023 0302 	bic.w	r3, r3, #2
 8002c38:	690d      	ldr	r5, [r1, #16]
 8002c3a:	432b      	orrs	r3, r5

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8002c3c:	f023 0301 	bic.w	r3, r3, #1
 8002c40:	684d      	ldr	r5, [r1, #4]
 8002c42:	432b      	orrs	r3, r5

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c44:	4d10      	ldr	r5, [pc, #64]	; (8002c88 <OC1Config+0x6c>)
 8002c46:	42a8      	cmp	r0, r5
 8002c48:	d003      	beq.n	8002c52 <OC1Config+0x36>
 8002c4a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002c4e:	42a8      	cmp	r0, r5
 8002c50:	d112      	bne.n	8002c78 <OC1Config+0x5c>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8002c52:	f023 0308 	bic.w	r3, r3, #8
 8002c56:	694d      	ldr	r5, [r1, #20]
 8002c58:	ea43 0385 	orr.w	r3, r3, r5, lsl #2

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8002c5c:	f023 0304 	bic.w	r3, r3, #4
 8002c60:	688d      	ldr	r5, [r1, #8]
 8002c62:	ea43 0385 	orr.w	r3, r3, r5, lsl #2

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8002c66:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002c6a:	698d      	ldr	r5, [r1, #24]
 8002c6c:	432a      	orrs	r2, r5

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8002c6e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002c72:	69cd      	ldr	r5, [r1, #28]
 8002c74:	ea42 0245 	orr.w	r2, r2, r5, lsl #1
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8002c78:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8002c7a:	6184      	str	r4, [r0, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8002c7c:	68ca      	ldr	r2, [r1, #12]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8002c7e:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8002c80:	6203      	str	r3, [r0, #32]

  return SUCCESS;
}
 8002c82:	2000      	movs	r0, #0
 8002c84:	bc30      	pop	{r4, r5}
 8002c86:	4770      	bx	lr
 8002c88:	40010000 	.word	0x40010000

08002c8c <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8002c8c:	b430      	push	{r4, r5}
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8002c8e:	6a03      	ldr	r3, [r0, #32]
 8002c90:	f023 0310 	bic.w	r3, r3, #16
 8002c94:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8002c96:	6a03      	ldr	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8002c98:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8002c9a:	6984      	ldr	r4, [r0, #24]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8002c9c:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
 8002ca0:	680d      	ldr	r5, [r1, #0]
 8002ca2:	ea44 2405 	orr.w	r4, r4, r5, lsl #8

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8002ca6:	f023 0320 	bic.w	r3, r3, #32
 8002caa:	690d      	ldr	r5, [r1, #16]
 8002cac:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8002cb0:	f023 0310 	bic.w	r3, r3, #16
 8002cb4:	684d      	ldr	r5, [r1, #4]
 8002cb6:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002cba:	4d11      	ldr	r5, [pc, #68]	; (8002d00 <OC2Config+0x74>)
 8002cbc:	42a8      	cmp	r0, r5
 8002cbe:	d003      	beq.n	8002cc8 <OC2Config+0x3c>
 8002cc0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002cc4:	42a8      	cmp	r0, r5
 8002cc6:	d113      	bne.n	8002cf0 <OC2Config+0x64>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8002cc8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002ccc:	694d      	ldr	r5, [r1, #20]
 8002cce:	ea43 1385 	orr.w	r3, r3, r5, lsl #6

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8002cd2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002cd6:	688d      	ldr	r5, [r1, #8]
 8002cd8:	ea43 1385 	orr.w	r3, r3, r5, lsl #6

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8002cdc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ce0:	698d      	ldr	r5, [r1, #24]
 8002ce2:	ea42 0285 	orr.w	r2, r2, r5, lsl #2

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8002ce6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002cea:	69cd      	ldr	r5, [r1, #28]
 8002cec:	ea42 02c5 	orr.w	r2, r2, r5, lsl #3
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8002cf0:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8002cf2:	6184      	str	r4, [r0, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8002cf4:	68ca      	ldr	r2, [r1, #12]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8002cf6:	6382      	str	r2, [r0, #56]	; 0x38

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8002cf8:	6203      	str	r3, [r0, #32]

  return SUCCESS;
}
 8002cfa:	2000      	movs	r0, #0
 8002cfc:	bc30      	pop	{r4, r5}
 8002cfe:	4770      	bx	lr
 8002d00:	40010000 	.word	0x40010000

08002d04 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8002d04:	b430      	push	{r4, r5}
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8002d06:	6a03      	ldr	r3, [r0, #32]
 8002d08:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002d0c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8002d0e:	6a03      	ldr	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8002d10:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8002d12:	69c4      	ldr	r4, [r0, #28]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8002d14:	f024 0473 	bic.w	r4, r4, #115	; 0x73
 8002d18:	680d      	ldr	r5, [r1, #0]
 8002d1a:	432c      	orrs	r4, r5

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8002d1c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002d20:	690d      	ldr	r5, [r1, #16]
 8002d22:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8002d26:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002d2a:	684d      	ldr	r5, [r1, #4]
 8002d2c:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d30:	4d11      	ldr	r5, [pc, #68]	; (8002d78 <OC3Config+0x74>)
 8002d32:	42a8      	cmp	r0, r5
 8002d34:	d003      	beq.n	8002d3e <OC3Config+0x3a>
 8002d36:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002d3a:	42a8      	cmp	r0, r5
 8002d3c:	d113      	bne.n	8002d66 <OC3Config+0x62>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8002d3e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002d42:	694d      	ldr	r5, [r1, #20]
 8002d44:	ea43 2385 	orr.w	r3, r3, r5, lsl #10

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8002d48:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002d4c:	688d      	ldr	r5, [r1, #8]
 8002d4e:	ea43 2385 	orr.w	r3, r3, r5, lsl #10

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8002d52:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002d56:	698d      	ldr	r5, [r1, #24]
 8002d58:	ea42 1205 	orr.w	r2, r2, r5, lsl #4

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8002d5c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002d60:	69cd      	ldr	r5, [r1, #28]
 8002d62:	ea42 1245 	orr.w	r2, r2, r5, lsl #5
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8002d66:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8002d68:	61c4      	str	r4, [r0, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8002d6a:	68ca      	ldr	r2, [r1, #12]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8002d6c:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8002d6e:	6203      	str	r3, [r0, #32]

  return SUCCESS;
}
 8002d70:	2000      	movs	r0, #0
 8002d72:	bc30      	pop	{r4, r5}
 8002d74:	4770      	bx	lr
 8002d76:	bf00      	nop
 8002d78:	40010000 	.word	0x40010000

08002d7c <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8002d7c:	b430      	push	{r4, r5}
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8002d7e:	6a03      	ldr	r3, [r0, #32]
 8002d80:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002d84:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8002d86:	6a03      	ldr	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8002d88:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8002d8a:	69c2      	ldr	r2, [r0, #28]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8002d8c:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 8002d90:	680d      	ldr	r5, [r1, #0]
 8002d92:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8002d96:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002d9a:	690d      	ldr	r5, [r1, #16]
 8002d9c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8002da0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002da4:	684d      	ldr	r5, [r1, #4]
 8002da6:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002daa:	4d0a      	ldr	r5, [pc, #40]	; (8002dd4 <OC4Config+0x58>)
 8002dac:	42a8      	cmp	r0, r5
 8002dae:	d003      	beq.n	8002db8 <OC4Config+0x3c>
 8002db0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002db4:	42a8      	cmp	r0, r5
 8002db6:	d104      	bne.n	8002dc2 <OC4Config+0x46>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8002db8:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
 8002dbc:	698d      	ldr	r5, [r1, #24]
 8002dbe:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8002dc2:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8002dc4:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8002dc6:	68ca      	ldr	r2, [r1, #12]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8002dc8:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8002dca:	6203      	str	r3, [r0, #32]

  return SUCCESS;
}
 8002dcc:	2000      	movs	r0, #0
 8002dce:	bc30      	pop	{r4, r5}
 8002dd0:	4770      	bx	lr
 8002dd2:	bf00      	nop
 8002dd4:	40010000 	.word	0x40010000

08002dd8 <LL_TIM_Init>:
  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8002dd8:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002dda:	4a30      	ldr	r2, [pc, #192]	; (8002e9c <LL_TIM_Init+0xc4>)
 8002ddc:	4290      	cmp	r0, r2
 8002dde:	d012      	beq.n	8002e06 <LL_TIM_Init+0x2e>
 8002de0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002de4:	d00f      	beq.n	8002e06 <LL_TIM_Init+0x2e>
 8002de6:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002dea:	4290      	cmp	r0, r2
 8002dec:	d00b      	beq.n	8002e06 <LL_TIM_Init+0x2e>
 8002dee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002df2:	4290      	cmp	r0, r2
 8002df4:	d007      	beq.n	8002e06 <LL_TIM_Init+0x2e>
 8002df6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002dfa:	4290      	cmp	r0, r2
 8002dfc:	d003      	beq.n	8002e06 <LL_TIM_Init+0x2e>
 8002dfe:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8002e02:	4290      	cmp	r0, r2
 8002e04:	d103      	bne.n	8002e0e <LL_TIM_Init+0x36>
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8002e06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e0a:	684a      	ldr	r2, [r1, #4]
 8002e0c:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002e0e:	4a23      	ldr	r2, [pc, #140]	; (8002e9c <LL_TIM_Init+0xc4>)
 8002e10:	4290      	cmp	r0, r2
 8002e12:	d02a      	beq.n	8002e6a <LL_TIM_Init+0x92>
 8002e14:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002e18:	d027      	beq.n	8002e6a <LL_TIM_Init+0x92>
 8002e1a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002e1e:	4290      	cmp	r0, r2
 8002e20:	d023      	beq.n	8002e6a <LL_TIM_Init+0x92>
 8002e22:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002e26:	4290      	cmp	r0, r2
 8002e28:	d01f      	beq.n	8002e6a <LL_TIM_Init+0x92>
 8002e2a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002e2e:	4290      	cmp	r0, r2
 8002e30:	d01b      	beq.n	8002e6a <LL_TIM_Init+0x92>
 8002e32:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8002e36:	4290      	cmp	r0, r2
 8002e38:	d017      	beq.n	8002e6a <LL_TIM_Init+0x92>
 8002e3a:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8002e3e:	4290      	cmp	r0, r2
 8002e40:	d013      	beq.n	8002e6a <LL_TIM_Init+0x92>
 8002e42:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002e46:	4290      	cmp	r0, r2
 8002e48:	d00f      	beq.n	8002e6a <LL_TIM_Init+0x92>
 8002e4a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002e4e:	4290      	cmp	r0, r2
 8002e50:	d00b      	beq.n	8002e6a <LL_TIM_Init+0x92>
 8002e52:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8002e56:	4290      	cmp	r0, r2
 8002e58:	d007      	beq.n	8002e6a <LL_TIM_Init+0x92>
 8002e5a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002e5e:	4290      	cmp	r0, r2
 8002e60:	d003      	beq.n	8002e6a <LL_TIM_Init+0x92>
 8002e62:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002e66:	4290      	cmp	r0, r2
 8002e68:	d103      	bne.n	8002e72 <LL_TIM_Init+0x9a>
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8002e6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e6e:	68ca      	ldr	r2, [r1, #12]
 8002e70:	4313      	orrs	r3, r2
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8002e72:	6003      	str	r3, [r0, #0]
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8002e74:	688b      	ldr	r3, [r1, #8]
  WRITE_REG(TIMx->ARR, AutoReload);
 8002e76:	62c3      	str	r3, [r0, #44]	; 0x2c
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8002e78:	880b      	ldrh	r3, [r1, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8002e7a:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e7c:	4b07      	ldr	r3, [pc, #28]	; (8002e9c <LL_TIM_Init+0xc4>)
 8002e7e:	4298      	cmp	r0, r3
 8002e80:	d003      	beq.n	8002e8a <LL_TIM_Init+0xb2>
 8002e82:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002e86:	4298      	cmp	r0, r3
 8002e88:	d101      	bne.n	8002e8e <LL_TIM_Init+0xb6>
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8002e8a:	690b      	ldr	r3, [r1, #16]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8002e8c:	6303      	str	r3, [r0, #48]	; 0x30
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8002e8e:	6943      	ldr	r3, [r0, #20]
 8002e90:	f043 0301 	orr.w	r3, r3, #1
 8002e94:	6143      	str	r3, [r0, #20]
}
 8002e96:	2000      	movs	r0, #0
 8002e98:	4770      	bx	lr
 8002e9a:	bf00      	nop
 8002e9c:	40010000 	.word	0x40010000

08002ea0 <LL_TIM_OC_Init>:
{
 8002ea0:	b508      	push	{r3, lr}
 8002ea2:	460b      	mov	r3, r1
 8002ea4:	4611      	mov	r1, r2
  switch (Channel)
 8002ea6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002eaa:	d014      	beq.n	8002ed6 <LL_TIM_OC_Init+0x36>
 8002eac:	d808      	bhi.n	8002ec0 <LL_TIM_OC_Init+0x20>
 8002eae:	2b01      	cmp	r3, #1
 8002eb0:	d00e      	beq.n	8002ed0 <LL_TIM_OC_Init+0x30>
 8002eb2:	2b10      	cmp	r3, #16
 8002eb4:	d102      	bne.n	8002ebc <LL_TIM_OC_Init+0x1c>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8002eb6:	f7ff fee9 	bl	8002c8c <OC2Config>
      break;
 8002eba:	e008      	b.n	8002ece <LL_TIM_OC_Init+0x2e>
  switch (Channel)
 8002ebc:	2001      	movs	r0, #1
 8002ebe:	e006      	b.n	8002ece <LL_TIM_OC_Init+0x2e>
 8002ec0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ec4:	d102      	bne.n	8002ecc <LL_TIM_OC_Init+0x2c>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8002ec6:	f7ff ff59 	bl	8002d7c <OC4Config>
      break;
 8002eca:	e000      	b.n	8002ece <LL_TIM_OC_Init+0x2e>
  switch (Channel)
 8002ecc:	2001      	movs	r0, #1
}
 8002ece:	bd08      	pop	{r3, pc}
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8002ed0:	f7ff fea4 	bl	8002c1c <OC1Config>
      break;
 8002ed4:	e7fb      	b.n	8002ece <LL_TIM_OC_Init+0x2e>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8002ed6:	f7ff ff15 	bl	8002d04 <OC3Config>
      break;
 8002eda:	e7f8      	b.n	8002ece <LL_TIM_OC_Init+0x2e>

08002edc <LL_USART_Init>:
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8002edc:	68c3      	ldr	r3, [r0, #12]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8002ede:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8002ee2:	d001      	beq.n	8002ee8 <LL_USART_Init+0xc>
  ErrorStatus status = ERROR;
 8002ee4:	2001      	movs	r0, #1
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
}
 8002ee6:	4770      	bx	lr
{
 8002ee8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002eea:	b085      	sub	sp, #20
 8002eec:	4604      	mov	r4, r0
 8002eee:	460d      	mov	r5, r1
    MODIFY_REG(USARTx->CR1,
 8002ef0:	68c3      	ldr	r3, [r0, #12]
 8002ef2:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002ef6:	f023 030c 	bic.w	r3, r3, #12
 8002efa:	684a      	ldr	r2, [r1, #4]
 8002efc:	68c9      	ldr	r1, [r1, #12]
 8002efe:	430a      	orrs	r2, r1
 8002f00:	6929      	ldr	r1, [r5, #16]
 8002f02:	430a      	orrs	r2, r1
 8002f04:	69a9      	ldr	r1, [r5, #24]
 8002f06:	430a      	orrs	r2, r1
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	60c3      	str	r3, [r0, #12]
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8002f0c:	68ab      	ldr	r3, [r5, #8]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8002f0e:	6902      	ldr	r2, [r0, #16]
 8002f10:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002f14:	4313      	orrs	r3, r2
 8002f16:	6103      	str	r3, [r0, #16]
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8002f18:	696b      	ldr	r3, [r5, #20]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8002f1a:	6942      	ldr	r2, [r0, #20]
 8002f1c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002f20:	4313      	orrs	r3, r2
 8002f22:	6143      	str	r3, [r0, #20]
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8002f24:	4668      	mov	r0, sp
 8002f26:	f7ff fe2f 	bl	8002b88 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8002f2a:	4b43      	ldr	r3, [pc, #268]	; (8003038 <LL_USART_Init+0x15c>)
 8002f2c:	429c      	cmp	r4, r3
 8002f2e:	d010      	beq.n	8002f52 <LL_USART_Init+0x76>
    else if (USARTx == USART2)
 8002f30:	4b42      	ldr	r3, [pc, #264]	; (800303c <LL_USART_Init+0x160>)
 8002f32:	429c      	cmp	r4, r3
 8002f34:	d014      	beq.n	8002f60 <LL_USART_Init+0x84>
    else if (USARTx == USART3)
 8002f36:	4b42      	ldr	r3, [pc, #264]	; (8003040 <LL_USART_Init+0x164>)
 8002f38:	429c      	cmp	r4, r3
 8002f3a:	d013      	beq.n	8002f64 <LL_USART_Init+0x88>
    else if (USARTx == USART6)
 8002f3c:	4b41      	ldr	r3, [pc, #260]	; (8003044 <LL_USART_Init+0x168>)
 8002f3e:	429c      	cmp	r4, r3
 8002f40:	d012      	beq.n	8002f68 <LL_USART_Init+0x8c>
    else if (USARTx == UART4)
 8002f42:	4b41      	ldr	r3, [pc, #260]	; (8003048 <LL_USART_Init+0x16c>)
 8002f44:	429c      	cmp	r4, r3
 8002f46:	d011      	beq.n	8002f6c <LL_USART_Init+0x90>
    else if (USARTx == UART5)
 8002f48:	4b40      	ldr	r3, [pc, #256]	; (800304c <LL_USART_Init+0x170>)
 8002f4a:	429c      	cmp	r4, r3
 8002f4c:	d010      	beq.n	8002f70 <LL_USART_Init+0x94>
  ErrorStatus status = ERROR;
 8002f4e:	2001      	movs	r0, #1
 8002f50:	e070      	b.n	8003034 <LL_USART_Init+0x158>
      periphclk = rcc_clocks.PCLK2_Frequency;
 8002f52:	9803      	ldr	r0, [sp, #12]
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8002f54:	2800      	cmp	r0, #0
 8002f56:	d06c      	beq.n	8003032 <LL_USART_Init+0x156>
        && (USART_InitStruct->BaudRate != 0U))
 8002f58:	682b      	ldr	r3, [r5, #0]
 8002f5a:	b95b      	cbnz	r3, 8002f74 <LL_USART_Init+0x98>
  ErrorStatus status = ERROR;
 8002f5c:	2001      	movs	r0, #1
 8002f5e:	e069      	b.n	8003034 <LL_USART_Init+0x158>
      periphclk = rcc_clocks.PCLK1_Frequency;
 8002f60:	9802      	ldr	r0, [sp, #8]
 8002f62:	e7f7      	b.n	8002f54 <LL_USART_Init+0x78>
      periphclk = rcc_clocks.PCLK1_Frequency;
 8002f64:	9802      	ldr	r0, [sp, #8]
 8002f66:	e7f5      	b.n	8002f54 <LL_USART_Init+0x78>
      periphclk = rcc_clocks.PCLK2_Frequency;
 8002f68:	9803      	ldr	r0, [sp, #12]
 8002f6a:	e7f3      	b.n	8002f54 <LL_USART_Init+0x78>
      periphclk = rcc_clocks.PCLK1_Frequency;
 8002f6c:	9802      	ldr	r0, [sp, #8]
 8002f6e:	e7f1      	b.n	8002f54 <LL_USART_Init+0x78>
      periphclk = rcc_clocks.PCLK1_Frequency;
 8002f70:	9802      	ldr	r0, [sp, #8]
 8002f72:	e7ef      	b.n	8002f54 <LL_USART_Init+0x78>
      LL_USART_SetBaudRate(USARTx,
 8002f74:	69aa      	ldr	r2, [r5, #24]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8002f76:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8002f7a:	d02c      	beq.n	8002fd6 <LL_USART_Init+0xfa>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8002f7c:	2600      	movs	r6, #0
 8002f7e:	1805      	adds	r5, r0, r0
 8002f80:	eb46 0106 	adc.w	r1, r6, r6
 8002f84:	182d      	adds	r5, r5, r0
 8002f86:	eb46 0101 	adc.w	r1, r6, r1
 8002f8a:	00ca      	lsls	r2, r1, #3
 8002f8c:	ea42 7255 	orr.w	r2, r2, r5, lsr #29
 8002f90:	00ef      	lsls	r7, r5, #3
 8002f92:	4611      	mov	r1, r2
 8002f94:	009a      	lsls	r2, r3, #2
 8002f96:	0f9b      	lsrs	r3, r3, #30
 8002f98:	1838      	adds	r0, r7, r0
 8002f9a:	eb46 0101 	adc.w	r1, r6, r1
 8002f9e:	f7fd fe53 	bl	8000c48 <__aeabi_uldivmod>
 8002fa2:	492b      	ldr	r1, [pc, #172]	; (8003050 <LL_USART_Init+0x174>)
 8002fa4:	fba1 3200 	umull	r3, r2, r1, r0
 8002fa8:	0953      	lsrs	r3, r2, #5
 8002faa:	011a      	lsls	r2, r3, #4
 8002fac:	b292      	uxth	r2, r2
 8002fae:	2564      	movs	r5, #100	; 0x64
 8002fb0:	fb05 0313 	mls	r3, r5, r3, r0
 8002fb4:	011b      	lsls	r3, r3, #4
 8002fb6:	3332      	adds	r3, #50	; 0x32
 8002fb8:	fba1 1303 	umull	r1, r3, r1, r3
 8002fbc:	f3c3 134f 	ubfx	r3, r3, #5, #16
 8002fc0:	f003 01f0 	and.w	r1, r3, #240	; 0xf0
 8002fc4:	440a      	add	r2, r1
 8002fc6:	b292      	uxth	r2, r2
 8002fc8:	f003 030f 	and.w	r3, r3, #15
 8002fcc:	4413      	add	r3, r2
 8002fce:	b29b      	uxth	r3, r3
 8002fd0:	60a3      	str	r3, [r4, #8]
      status = SUCCESS;
 8002fd2:	2000      	movs	r0, #0
}
 8002fd4:	e02e      	b.n	8003034 <LL_USART_Init+0x158>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8002fd6:	2600      	movs	r6, #0
 8002fd8:	1805      	adds	r5, r0, r0
 8002fda:	eb46 0106 	adc.w	r1, r6, r6
 8002fde:	182d      	adds	r5, r5, r0
 8002fe0:	eb46 0101 	adc.w	r1, r6, r1
 8002fe4:	00ca      	lsls	r2, r1, #3
 8002fe6:	ea42 7255 	orr.w	r2, r2, r5, lsr #29
 8002fea:	00ef      	lsls	r7, r5, #3
 8002fec:	4611      	mov	r1, r2
 8002fee:	18da      	adds	r2, r3, r3
 8002ff0:	eb46 0306 	adc.w	r3, r6, r6
 8002ff4:	1838      	adds	r0, r7, r0
 8002ff6:	eb46 0101 	adc.w	r1, r6, r1
 8002ffa:	f7fd fe25 	bl	8000c48 <__aeabi_uldivmod>
 8002ffe:	4914      	ldr	r1, [pc, #80]	; (8003050 <LL_USART_Init+0x174>)
 8003000:	fba1 3200 	umull	r3, r2, r1, r0
 8003004:	0953      	lsrs	r3, r2, #5
 8003006:	011a      	lsls	r2, r3, #4
 8003008:	b292      	uxth	r2, r2
 800300a:	2564      	movs	r5, #100	; 0x64
 800300c:	fb05 0313 	mls	r3, r5, r3, r0
 8003010:	00db      	lsls	r3, r3, #3
 8003012:	3332      	adds	r3, #50	; 0x32
 8003014:	fba1 1303 	umull	r1, r3, r1, r3
 8003018:	f3c3 134f 	ubfx	r3, r3, #5, #16
 800301c:	0059      	lsls	r1, r3, #1
 800301e:	f401 71f8 	and.w	r1, r1, #496	; 0x1f0
 8003022:	440a      	add	r2, r1
 8003024:	b292      	uxth	r2, r2
 8003026:	f003 0307 	and.w	r3, r3, #7
 800302a:	4413      	add	r3, r2
 800302c:	b29b      	uxth	r3, r3
 800302e:	60a3      	str	r3, [r4, #8]
 8003030:	e7cf      	b.n	8002fd2 <LL_USART_Init+0xf6>
  ErrorStatus status = ERROR;
 8003032:	2001      	movs	r0, #1
}
 8003034:	b005      	add	sp, #20
 8003036:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003038:	40011000 	.word	0x40011000
 800303c:	40004400 	.word	0x40004400
 8003040:	40004800 	.word	0x40004800
 8003044:	40011400 	.word	0x40011400
 8003048:	40004c00 	.word	0x40004c00
 800304c:	40005000 	.word	0x40005000
 8003050:	51eb851f 	.word	0x51eb851f

08003054 <__errno>:
 8003054:	4b01      	ldr	r3, [pc, #4]	; (800305c <__errno+0x8>)
 8003056:	6818      	ldr	r0, [r3, #0]
 8003058:	4770      	bx	lr
 800305a:	bf00      	nop
 800305c:	20000010 	.word	0x20000010

08003060 <__libc_init_array>:
 8003060:	b570      	push	{r4, r5, r6, lr}
 8003062:	4d0d      	ldr	r5, [pc, #52]	; (8003098 <__libc_init_array+0x38>)
 8003064:	4c0d      	ldr	r4, [pc, #52]	; (800309c <__libc_init_array+0x3c>)
 8003066:	1b64      	subs	r4, r4, r5
 8003068:	10a4      	asrs	r4, r4, #2
 800306a:	2600      	movs	r6, #0
 800306c:	42a6      	cmp	r6, r4
 800306e:	d109      	bne.n	8003084 <__libc_init_array+0x24>
 8003070:	4d0b      	ldr	r5, [pc, #44]	; (80030a0 <__libc_init_array+0x40>)
 8003072:	4c0c      	ldr	r4, [pc, #48]	; (80030a4 <__libc_init_array+0x44>)
 8003074:	f003 ffd6 	bl	8007024 <_init>
 8003078:	1b64      	subs	r4, r4, r5
 800307a:	10a4      	asrs	r4, r4, #2
 800307c:	2600      	movs	r6, #0
 800307e:	42a6      	cmp	r6, r4
 8003080:	d105      	bne.n	800308e <__libc_init_array+0x2e>
 8003082:	bd70      	pop	{r4, r5, r6, pc}
 8003084:	f855 3b04 	ldr.w	r3, [r5], #4
 8003088:	4798      	blx	r3
 800308a:	3601      	adds	r6, #1
 800308c:	e7ee      	b.n	800306c <__libc_init_array+0xc>
 800308e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003092:	4798      	blx	r3
 8003094:	3601      	adds	r6, #1
 8003096:	e7f2      	b.n	800307e <__libc_init_array+0x1e>
 8003098:	08007680 	.word	0x08007680
 800309c:	08007680 	.word	0x08007680
 80030a0:	08007680 	.word	0x08007680
 80030a4:	08007684 	.word	0x08007684

080030a8 <memset>:
 80030a8:	4402      	add	r2, r0
 80030aa:	4603      	mov	r3, r0
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d100      	bne.n	80030b2 <memset+0xa>
 80030b0:	4770      	bx	lr
 80030b2:	f803 1b01 	strb.w	r1, [r3], #1
 80030b6:	e7f9      	b.n	80030ac <memset+0x4>

080030b8 <__cvt>:
 80030b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80030bc:	ec55 4b10 	vmov	r4, r5, d0
 80030c0:	2d00      	cmp	r5, #0
 80030c2:	460e      	mov	r6, r1
 80030c4:	4619      	mov	r1, r3
 80030c6:	462b      	mov	r3, r5
 80030c8:	bfbb      	ittet	lt
 80030ca:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80030ce:	461d      	movlt	r5, r3
 80030d0:	2300      	movge	r3, #0
 80030d2:	232d      	movlt	r3, #45	; 0x2d
 80030d4:	700b      	strb	r3, [r1, #0]
 80030d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80030d8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80030dc:	4691      	mov	r9, r2
 80030de:	f023 0820 	bic.w	r8, r3, #32
 80030e2:	bfbc      	itt	lt
 80030e4:	4622      	movlt	r2, r4
 80030e6:	4614      	movlt	r4, r2
 80030e8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80030ec:	d005      	beq.n	80030fa <__cvt+0x42>
 80030ee:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80030f2:	d100      	bne.n	80030f6 <__cvt+0x3e>
 80030f4:	3601      	adds	r6, #1
 80030f6:	2102      	movs	r1, #2
 80030f8:	e000      	b.n	80030fc <__cvt+0x44>
 80030fa:	2103      	movs	r1, #3
 80030fc:	ab03      	add	r3, sp, #12
 80030fe:	9301      	str	r3, [sp, #4]
 8003100:	ab02      	add	r3, sp, #8
 8003102:	9300      	str	r3, [sp, #0]
 8003104:	ec45 4b10 	vmov	d0, r4, r5
 8003108:	4653      	mov	r3, sl
 800310a:	4632      	mov	r2, r6
 800310c:	f000 fe18 	bl	8003d40 <_dtoa_r>
 8003110:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003114:	4607      	mov	r7, r0
 8003116:	d102      	bne.n	800311e <__cvt+0x66>
 8003118:	f019 0f01 	tst.w	r9, #1
 800311c:	d022      	beq.n	8003164 <__cvt+0xac>
 800311e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003122:	eb07 0906 	add.w	r9, r7, r6
 8003126:	d110      	bne.n	800314a <__cvt+0x92>
 8003128:	783b      	ldrb	r3, [r7, #0]
 800312a:	2b30      	cmp	r3, #48	; 0x30
 800312c:	d10a      	bne.n	8003144 <__cvt+0x8c>
 800312e:	2200      	movs	r2, #0
 8003130:	2300      	movs	r3, #0
 8003132:	4620      	mov	r0, r4
 8003134:	4629      	mov	r1, r5
 8003136:	f7fd fcc7 	bl	8000ac8 <__aeabi_dcmpeq>
 800313a:	b918      	cbnz	r0, 8003144 <__cvt+0x8c>
 800313c:	f1c6 0601 	rsb	r6, r6, #1
 8003140:	f8ca 6000 	str.w	r6, [sl]
 8003144:	f8da 3000 	ldr.w	r3, [sl]
 8003148:	4499      	add	r9, r3
 800314a:	2200      	movs	r2, #0
 800314c:	2300      	movs	r3, #0
 800314e:	4620      	mov	r0, r4
 8003150:	4629      	mov	r1, r5
 8003152:	f7fd fcb9 	bl	8000ac8 <__aeabi_dcmpeq>
 8003156:	b108      	cbz	r0, 800315c <__cvt+0xa4>
 8003158:	f8cd 900c 	str.w	r9, [sp, #12]
 800315c:	2230      	movs	r2, #48	; 0x30
 800315e:	9b03      	ldr	r3, [sp, #12]
 8003160:	454b      	cmp	r3, r9
 8003162:	d307      	bcc.n	8003174 <__cvt+0xbc>
 8003164:	9b03      	ldr	r3, [sp, #12]
 8003166:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003168:	1bdb      	subs	r3, r3, r7
 800316a:	4638      	mov	r0, r7
 800316c:	6013      	str	r3, [r2, #0]
 800316e:	b004      	add	sp, #16
 8003170:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003174:	1c59      	adds	r1, r3, #1
 8003176:	9103      	str	r1, [sp, #12]
 8003178:	701a      	strb	r2, [r3, #0]
 800317a:	e7f0      	b.n	800315e <__cvt+0xa6>

0800317c <__exponent>:
 800317c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800317e:	4603      	mov	r3, r0
 8003180:	2900      	cmp	r1, #0
 8003182:	bfb8      	it	lt
 8003184:	4249      	neglt	r1, r1
 8003186:	f803 2b02 	strb.w	r2, [r3], #2
 800318a:	bfb4      	ite	lt
 800318c:	222d      	movlt	r2, #45	; 0x2d
 800318e:	222b      	movge	r2, #43	; 0x2b
 8003190:	2909      	cmp	r1, #9
 8003192:	7042      	strb	r2, [r0, #1]
 8003194:	dd2a      	ble.n	80031ec <__exponent+0x70>
 8003196:	f10d 0407 	add.w	r4, sp, #7
 800319a:	46a4      	mov	ip, r4
 800319c:	270a      	movs	r7, #10
 800319e:	46a6      	mov	lr, r4
 80031a0:	460a      	mov	r2, r1
 80031a2:	fb91 f6f7 	sdiv	r6, r1, r7
 80031a6:	fb07 1516 	mls	r5, r7, r6, r1
 80031aa:	3530      	adds	r5, #48	; 0x30
 80031ac:	2a63      	cmp	r2, #99	; 0x63
 80031ae:	f104 34ff 	add.w	r4, r4, #4294967295
 80031b2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80031b6:	4631      	mov	r1, r6
 80031b8:	dcf1      	bgt.n	800319e <__exponent+0x22>
 80031ba:	3130      	adds	r1, #48	; 0x30
 80031bc:	f1ae 0502 	sub.w	r5, lr, #2
 80031c0:	f804 1c01 	strb.w	r1, [r4, #-1]
 80031c4:	1c44      	adds	r4, r0, #1
 80031c6:	4629      	mov	r1, r5
 80031c8:	4561      	cmp	r1, ip
 80031ca:	d30a      	bcc.n	80031e2 <__exponent+0x66>
 80031cc:	f10d 0209 	add.w	r2, sp, #9
 80031d0:	eba2 020e 	sub.w	r2, r2, lr
 80031d4:	4565      	cmp	r5, ip
 80031d6:	bf88      	it	hi
 80031d8:	2200      	movhi	r2, #0
 80031da:	4413      	add	r3, r2
 80031dc:	1a18      	subs	r0, r3, r0
 80031de:	b003      	add	sp, #12
 80031e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80031e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80031e6:	f804 2f01 	strb.w	r2, [r4, #1]!
 80031ea:	e7ed      	b.n	80031c8 <__exponent+0x4c>
 80031ec:	2330      	movs	r3, #48	; 0x30
 80031ee:	3130      	adds	r1, #48	; 0x30
 80031f0:	7083      	strb	r3, [r0, #2]
 80031f2:	70c1      	strb	r1, [r0, #3]
 80031f4:	1d03      	adds	r3, r0, #4
 80031f6:	e7f1      	b.n	80031dc <__exponent+0x60>

080031f8 <_printf_float>:
 80031f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80031fc:	ed2d 8b02 	vpush	{d8}
 8003200:	b08d      	sub	sp, #52	; 0x34
 8003202:	460c      	mov	r4, r1
 8003204:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8003208:	4616      	mov	r6, r2
 800320a:	461f      	mov	r7, r3
 800320c:	4605      	mov	r5, r0
 800320e:	f001 fd3b 	bl	8004c88 <_localeconv_r>
 8003212:	f8d0 a000 	ldr.w	sl, [r0]
 8003216:	4650      	mov	r0, sl
 8003218:	f7fc ffda 	bl	80001d0 <strlen>
 800321c:	2300      	movs	r3, #0
 800321e:	930a      	str	r3, [sp, #40]	; 0x28
 8003220:	6823      	ldr	r3, [r4, #0]
 8003222:	9305      	str	r3, [sp, #20]
 8003224:	f8d8 3000 	ldr.w	r3, [r8]
 8003228:	f894 b018 	ldrb.w	fp, [r4, #24]
 800322c:	3307      	adds	r3, #7
 800322e:	f023 0307 	bic.w	r3, r3, #7
 8003232:	f103 0208 	add.w	r2, r3, #8
 8003236:	f8c8 2000 	str.w	r2, [r8]
 800323a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800323e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003242:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8003246:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800324a:	9307      	str	r3, [sp, #28]
 800324c:	f8cd 8018 	str.w	r8, [sp, #24]
 8003250:	ee08 0a10 	vmov	s16, r0
 8003254:	4b9f      	ldr	r3, [pc, #636]	; (80034d4 <_printf_float+0x2dc>)
 8003256:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800325a:	f04f 32ff 	mov.w	r2, #4294967295
 800325e:	f7fd fc65 	bl	8000b2c <__aeabi_dcmpun>
 8003262:	bb88      	cbnz	r0, 80032c8 <_printf_float+0xd0>
 8003264:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003268:	4b9a      	ldr	r3, [pc, #616]	; (80034d4 <_printf_float+0x2dc>)
 800326a:	f04f 32ff 	mov.w	r2, #4294967295
 800326e:	f7fd fc3f 	bl	8000af0 <__aeabi_dcmple>
 8003272:	bb48      	cbnz	r0, 80032c8 <_printf_float+0xd0>
 8003274:	2200      	movs	r2, #0
 8003276:	2300      	movs	r3, #0
 8003278:	4640      	mov	r0, r8
 800327a:	4649      	mov	r1, r9
 800327c:	f7fd fc2e 	bl	8000adc <__aeabi_dcmplt>
 8003280:	b110      	cbz	r0, 8003288 <_printf_float+0x90>
 8003282:	232d      	movs	r3, #45	; 0x2d
 8003284:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003288:	4b93      	ldr	r3, [pc, #588]	; (80034d8 <_printf_float+0x2e0>)
 800328a:	4894      	ldr	r0, [pc, #592]	; (80034dc <_printf_float+0x2e4>)
 800328c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8003290:	bf94      	ite	ls
 8003292:	4698      	movls	r8, r3
 8003294:	4680      	movhi	r8, r0
 8003296:	2303      	movs	r3, #3
 8003298:	6123      	str	r3, [r4, #16]
 800329a:	9b05      	ldr	r3, [sp, #20]
 800329c:	f023 0204 	bic.w	r2, r3, #4
 80032a0:	6022      	str	r2, [r4, #0]
 80032a2:	f04f 0900 	mov.w	r9, #0
 80032a6:	9700      	str	r7, [sp, #0]
 80032a8:	4633      	mov	r3, r6
 80032aa:	aa0b      	add	r2, sp, #44	; 0x2c
 80032ac:	4621      	mov	r1, r4
 80032ae:	4628      	mov	r0, r5
 80032b0:	f000 f9d8 	bl	8003664 <_printf_common>
 80032b4:	3001      	adds	r0, #1
 80032b6:	f040 8090 	bne.w	80033da <_printf_float+0x1e2>
 80032ba:	f04f 30ff 	mov.w	r0, #4294967295
 80032be:	b00d      	add	sp, #52	; 0x34
 80032c0:	ecbd 8b02 	vpop	{d8}
 80032c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80032c8:	4642      	mov	r2, r8
 80032ca:	464b      	mov	r3, r9
 80032cc:	4640      	mov	r0, r8
 80032ce:	4649      	mov	r1, r9
 80032d0:	f7fd fc2c 	bl	8000b2c <__aeabi_dcmpun>
 80032d4:	b140      	cbz	r0, 80032e8 <_printf_float+0xf0>
 80032d6:	464b      	mov	r3, r9
 80032d8:	2b00      	cmp	r3, #0
 80032da:	bfbc      	itt	lt
 80032dc:	232d      	movlt	r3, #45	; 0x2d
 80032de:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80032e2:	487f      	ldr	r0, [pc, #508]	; (80034e0 <_printf_float+0x2e8>)
 80032e4:	4b7f      	ldr	r3, [pc, #508]	; (80034e4 <_printf_float+0x2ec>)
 80032e6:	e7d1      	b.n	800328c <_printf_float+0x94>
 80032e8:	6863      	ldr	r3, [r4, #4]
 80032ea:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80032ee:	9206      	str	r2, [sp, #24]
 80032f0:	1c5a      	adds	r2, r3, #1
 80032f2:	d13f      	bne.n	8003374 <_printf_float+0x17c>
 80032f4:	2306      	movs	r3, #6
 80032f6:	6063      	str	r3, [r4, #4]
 80032f8:	9b05      	ldr	r3, [sp, #20]
 80032fa:	6861      	ldr	r1, [r4, #4]
 80032fc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003300:	2300      	movs	r3, #0
 8003302:	9303      	str	r3, [sp, #12]
 8003304:	ab0a      	add	r3, sp, #40	; 0x28
 8003306:	e9cd b301 	strd	fp, r3, [sp, #4]
 800330a:	ab09      	add	r3, sp, #36	; 0x24
 800330c:	ec49 8b10 	vmov	d0, r8, r9
 8003310:	9300      	str	r3, [sp, #0]
 8003312:	6022      	str	r2, [r4, #0]
 8003314:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003318:	4628      	mov	r0, r5
 800331a:	f7ff fecd 	bl	80030b8 <__cvt>
 800331e:	9b06      	ldr	r3, [sp, #24]
 8003320:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003322:	2b47      	cmp	r3, #71	; 0x47
 8003324:	4680      	mov	r8, r0
 8003326:	d108      	bne.n	800333a <_printf_float+0x142>
 8003328:	1cc8      	adds	r0, r1, #3
 800332a:	db02      	blt.n	8003332 <_printf_float+0x13a>
 800332c:	6863      	ldr	r3, [r4, #4]
 800332e:	4299      	cmp	r1, r3
 8003330:	dd41      	ble.n	80033b6 <_printf_float+0x1be>
 8003332:	f1ab 0b02 	sub.w	fp, fp, #2
 8003336:	fa5f fb8b 	uxtb.w	fp, fp
 800333a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800333e:	d820      	bhi.n	8003382 <_printf_float+0x18a>
 8003340:	3901      	subs	r1, #1
 8003342:	465a      	mov	r2, fp
 8003344:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003348:	9109      	str	r1, [sp, #36]	; 0x24
 800334a:	f7ff ff17 	bl	800317c <__exponent>
 800334e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003350:	1813      	adds	r3, r2, r0
 8003352:	2a01      	cmp	r2, #1
 8003354:	4681      	mov	r9, r0
 8003356:	6123      	str	r3, [r4, #16]
 8003358:	dc02      	bgt.n	8003360 <_printf_float+0x168>
 800335a:	6822      	ldr	r2, [r4, #0]
 800335c:	07d2      	lsls	r2, r2, #31
 800335e:	d501      	bpl.n	8003364 <_printf_float+0x16c>
 8003360:	3301      	adds	r3, #1
 8003362:	6123      	str	r3, [r4, #16]
 8003364:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8003368:	2b00      	cmp	r3, #0
 800336a:	d09c      	beq.n	80032a6 <_printf_float+0xae>
 800336c:	232d      	movs	r3, #45	; 0x2d
 800336e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003372:	e798      	b.n	80032a6 <_printf_float+0xae>
 8003374:	9a06      	ldr	r2, [sp, #24]
 8003376:	2a47      	cmp	r2, #71	; 0x47
 8003378:	d1be      	bne.n	80032f8 <_printf_float+0x100>
 800337a:	2b00      	cmp	r3, #0
 800337c:	d1bc      	bne.n	80032f8 <_printf_float+0x100>
 800337e:	2301      	movs	r3, #1
 8003380:	e7b9      	b.n	80032f6 <_printf_float+0xfe>
 8003382:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8003386:	d118      	bne.n	80033ba <_printf_float+0x1c2>
 8003388:	2900      	cmp	r1, #0
 800338a:	6863      	ldr	r3, [r4, #4]
 800338c:	dd0b      	ble.n	80033a6 <_printf_float+0x1ae>
 800338e:	6121      	str	r1, [r4, #16]
 8003390:	b913      	cbnz	r3, 8003398 <_printf_float+0x1a0>
 8003392:	6822      	ldr	r2, [r4, #0]
 8003394:	07d0      	lsls	r0, r2, #31
 8003396:	d502      	bpl.n	800339e <_printf_float+0x1a6>
 8003398:	3301      	adds	r3, #1
 800339a:	440b      	add	r3, r1
 800339c:	6123      	str	r3, [r4, #16]
 800339e:	65a1      	str	r1, [r4, #88]	; 0x58
 80033a0:	f04f 0900 	mov.w	r9, #0
 80033a4:	e7de      	b.n	8003364 <_printf_float+0x16c>
 80033a6:	b913      	cbnz	r3, 80033ae <_printf_float+0x1b6>
 80033a8:	6822      	ldr	r2, [r4, #0]
 80033aa:	07d2      	lsls	r2, r2, #31
 80033ac:	d501      	bpl.n	80033b2 <_printf_float+0x1ba>
 80033ae:	3302      	adds	r3, #2
 80033b0:	e7f4      	b.n	800339c <_printf_float+0x1a4>
 80033b2:	2301      	movs	r3, #1
 80033b4:	e7f2      	b.n	800339c <_printf_float+0x1a4>
 80033b6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80033ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80033bc:	4299      	cmp	r1, r3
 80033be:	db05      	blt.n	80033cc <_printf_float+0x1d4>
 80033c0:	6823      	ldr	r3, [r4, #0]
 80033c2:	6121      	str	r1, [r4, #16]
 80033c4:	07d8      	lsls	r0, r3, #31
 80033c6:	d5ea      	bpl.n	800339e <_printf_float+0x1a6>
 80033c8:	1c4b      	adds	r3, r1, #1
 80033ca:	e7e7      	b.n	800339c <_printf_float+0x1a4>
 80033cc:	2900      	cmp	r1, #0
 80033ce:	bfd4      	ite	le
 80033d0:	f1c1 0202 	rsble	r2, r1, #2
 80033d4:	2201      	movgt	r2, #1
 80033d6:	4413      	add	r3, r2
 80033d8:	e7e0      	b.n	800339c <_printf_float+0x1a4>
 80033da:	6823      	ldr	r3, [r4, #0]
 80033dc:	055a      	lsls	r2, r3, #21
 80033de:	d407      	bmi.n	80033f0 <_printf_float+0x1f8>
 80033e0:	6923      	ldr	r3, [r4, #16]
 80033e2:	4642      	mov	r2, r8
 80033e4:	4631      	mov	r1, r6
 80033e6:	4628      	mov	r0, r5
 80033e8:	47b8      	blx	r7
 80033ea:	3001      	adds	r0, #1
 80033ec:	d12c      	bne.n	8003448 <_printf_float+0x250>
 80033ee:	e764      	b.n	80032ba <_printf_float+0xc2>
 80033f0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80033f4:	f240 80e0 	bls.w	80035b8 <_printf_float+0x3c0>
 80033f8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80033fc:	2200      	movs	r2, #0
 80033fe:	2300      	movs	r3, #0
 8003400:	f7fd fb62 	bl	8000ac8 <__aeabi_dcmpeq>
 8003404:	2800      	cmp	r0, #0
 8003406:	d034      	beq.n	8003472 <_printf_float+0x27a>
 8003408:	4a37      	ldr	r2, [pc, #220]	; (80034e8 <_printf_float+0x2f0>)
 800340a:	2301      	movs	r3, #1
 800340c:	4631      	mov	r1, r6
 800340e:	4628      	mov	r0, r5
 8003410:	47b8      	blx	r7
 8003412:	3001      	adds	r0, #1
 8003414:	f43f af51 	beq.w	80032ba <_printf_float+0xc2>
 8003418:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800341c:	429a      	cmp	r2, r3
 800341e:	db02      	blt.n	8003426 <_printf_float+0x22e>
 8003420:	6823      	ldr	r3, [r4, #0]
 8003422:	07d8      	lsls	r0, r3, #31
 8003424:	d510      	bpl.n	8003448 <_printf_float+0x250>
 8003426:	ee18 3a10 	vmov	r3, s16
 800342a:	4652      	mov	r2, sl
 800342c:	4631      	mov	r1, r6
 800342e:	4628      	mov	r0, r5
 8003430:	47b8      	blx	r7
 8003432:	3001      	adds	r0, #1
 8003434:	f43f af41 	beq.w	80032ba <_printf_float+0xc2>
 8003438:	f04f 0800 	mov.w	r8, #0
 800343c:	f104 091a 	add.w	r9, r4, #26
 8003440:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003442:	3b01      	subs	r3, #1
 8003444:	4543      	cmp	r3, r8
 8003446:	dc09      	bgt.n	800345c <_printf_float+0x264>
 8003448:	6823      	ldr	r3, [r4, #0]
 800344a:	079b      	lsls	r3, r3, #30
 800344c:	f100 8105 	bmi.w	800365a <_printf_float+0x462>
 8003450:	68e0      	ldr	r0, [r4, #12]
 8003452:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003454:	4298      	cmp	r0, r3
 8003456:	bfb8      	it	lt
 8003458:	4618      	movlt	r0, r3
 800345a:	e730      	b.n	80032be <_printf_float+0xc6>
 800345c:	2301      	movs	r3, #1
 800345e:	464a      	mov	r2, r9
 8003460:	4631      	mov	r1, r6
 8003462:	4628      	mov	r0, r5
 8003464:	47b8      	blx	r7
 8003466:	3001      	adds	r0, #1
 8003468:	f43f af27 	beq.w	80032ba <_printf_float+0xc2>
 800346c:	f108 0801 	add.w	r8, r8, #1
 8003470:	e7e6      	b.n	8003440 <_printf_float+0x248>
 8003472:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003474:	2b00      	cmp	r3, #0
 8003476:	dc39      	bgt.n	80034ec <_printf_float+0x2f4>
 8003478:	4a1b      	ldr	r2, [pc, #108]	; (80034e8 <_printf_float+0x2f0>)
 800347a:	2301      	movs	r3, #1
 800347c:	4631      	mov	r1, r6
 800347e:	4628      	mov	r0, r5
 8003480:	47b8      	blx	r7
 8003482:	3001      	adds	r0, #1
 8003484:	f43f af19 	beq.w	80032ba <_printf_float+0xc2>
 8003488:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800348c:	4313      	orrs	r3, r2
 800348e:	d102      	bne.n	8003496 <_printf_float+0x29e>
 8003490:	6823      	ldr	r3, [r4, #0]
 8003492:	07d9      	lsls	r1, r3, #31
 8003494:	d5d8      	bpl.n	8003448 <_printf_float+0x250>
 8003496:	ee18 3a10 	vmov	r3, s16
 800349a:	4652      	mov	r2, sl
 800349c:	4631      	mov	r1, r6
 800349e:	4628      	mov	r0, r5
 80034a0:	47b8      	blx	r7
 80034a2:	3001      	adds	r0, #1
 80034a4:	f43f af09 	beq.w	80032ba <_printf_float+0xc2>
 80034a8:	f04f 0900 	mov.w	r9, #0
 80034ac:	f104 0a1a 	add.w	sl, r4, #26
 80034b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80034b2:	425b      	negs	r3, r3
 80034b4:	454b      	cmp	r3, r9
 80034b6:	dc01      	bgt.n	80034bc <_printf_float+0x2c4>
 80034b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80034ba:	e792      	b.n	80033e2 <_printf_float+0x1ea>
 80034bc:	2301      	movs	r3, #1
 80034be:	4652      	mov	r2, sl
 80034c0:	4631      	mov	r1, r6
 80034c2:	4628      	mov	r0, r5
 80034c4:	47b8      	blx	r7
 80034c6:	3001      	adds	r0, #1
 80034c8:	f43f aef7 	beq.w	80032ba <_printf_float+0xc2>
 80034cc:	f109 0901 	add.w	r9, r9, #1
 80034d0:	e7ee      	b.n	80034b0 <_printf_float+0x2b8>
 80034d2:	bf00      	nop
 80034d4:	7fefffff 	.word	0x7fefffff
 80034d8:	080071e8 	.word	0x080071e8
 80034dc:	080071ec 	.word	0x080071ec
 80034e0:	080071f4 	.word	0x080071f4
 80034e4:	080071f0 	.word	0x080071f0
 80034e8:	080071f8 	.word	0x080071f8
 80034ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80034ee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80034f0:	429a      	cmp	r2, r3
 80034f2:	bfa8      	it	ge
 80034f4:	461a      	movge	r2, r3
 80034f6:	2a00      	cmp	r2, #0
 80034f8:	4691      	mov	r9, r2
 80034fa:	dc37      	bgt.n	800356c <_printf_float+0x374>
 80034fc:	f04f 0b00 	mov.w	fp, #0
 8003500:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003504:	f104 021a 	add.w	r2, r4, #26
 8003508:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800350a:	9305      	str	r3, [sp, #20]
 800350c:	eba3 0309 	sub.w	r3, r3, r9
 8003510:	455b      	cmp	r3, fp
 8003512:	dc33      	bgt.n	800357c <_printf_float+0x384>
 8003514:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003518:	429a      	cmp	r2, r3
 800351a:	db3b      	blt.n	8003594 <_printf_float+0x39c>
 800351c:	6823      	ldr	r3, [r4, #0]
 800351e:	07da      	lsls	r2, r3, #31
 8003520:	d438      	bmi.n	8003594 <_printf_float+0x39c>
 8003522:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003524:	9b05      	ldr	r3, [sp, #20]
 8003526:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003528:	1ad3      	subs	r3, r2, r3
 800352a:	eba2 0901 	sub.w	r9, r2, r1
 800352e:	4599      	cmp	r9, r3
 8003530:	bfa8      	it	ge
 8003532:	4699      	movge	r9, r3
 8003534:	f1b9 0f00 	cmp.w	r9, #0
 8003538:	dc35      	bgt.n	80035a6 <_printf_float+0x3ae>
 800353a:	f04f 0800 	mov.w	r8, #0
 800353e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003542:	f104 0a1a 	add.w	sl, r4, #26
 8003546:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800354a:	1a9b      	subs	r3, r3, r2
 800354c:	eba3 0309 	sub.w	r3, r3, r9
 8003550:	4543      	cmp	r3, r8
 8003552:	f77f af79 	ble.w	8003448 <_printf_float+0x250>
 8003556:	2301      	movs	r3, #1
 8003558:	4652      	mov	r2, sl
 800355a:	4631      	mov	r1, r6
 800355c:	4628      	mov	r0, r5
 800355e:	47b8      	blx	r7
 8003560:	3001      	adds	r0, #1
 8003562:	f43f aeaa 	beq.w	80032ba <_printf_float+0xc2>
 8003566:	f108 0801 	add.w	r8, r8, #1
 800356a:	e7ec      	b.n	8003546 <_printf_float+0x34e>
 800356c:	4613      	mov	r3, r2
 800356e:	4631      	mov	r1, r6
 8003570:	4642      	mov	r2, r8
 8003572:	4628      	mov	r0, r5
 8003574:	47b8      	blx	r7
 8003576:	3001      	adds	r0, #1
 8003578:	d1c0      	bne.n	80034fc <_printf_float+0x304>
 800357a:	e69e      	b.n	80032ba <_printf_float+0xc2>
 800357c:	2301      	movs	r3, #1
 800357e:	4631      	mov	r1, r6
 8003580:	4628      	mov	r0, r5
 8003582:	9205      	str	r2, [sp, #20]
 8003584:	47b8      	blx	r7
 8003586:	3001      	adds	r0, #1
 8003588:	f43f ae97 	beq.w	80032ba <_printf_float+0xc2>
 800358c:	9a05      	ldr	r2, [sp, #20]
 800358e:	f10b 0b01 	add.w	fp, fp, #1
 8003592:	e7b9      	b.n	8003508 <_printf_float+0x310>
 8003594:	ee18 3a10 	vmov	r3, s16
 8003598:	4652      	mov	r2, sl
 800359a:	4631      	mov	r1, r6
 800359c:	4628      	mov	r0, r5
 800359e:	47b8      	blx	r7
 80035a0:	3001      	adds	r0, #1
 80035a2:	d1be      	bne.n	8003522 <_printf_float+0x32a>
 80035a4:	e689      	b.n	80032ba <_printf_float+0xc2>
 80035a6:	9a05      	ldr	r2, [sp, #20]
 80035a8:	464b      	mov	r3, r9
 80035aa:	4442      	add	r2, r8
 80035ac:	4631      	mov	r1, r6
 80035ae:	4628      	mov	r0, r5
 80035b0:	47b8      	blx	r7
 80035b2:	3001      	adds	r0, #1
 80035b4:	d1c1      	bne.n	800353a <_printf_float+0x342>
 80035b6:	e680      	b.n	80032ba <_printf_float+0xc2>
 80035b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80035ba:	2a01      	cmp	r2, #1
 80035bc:	dc01      	bgt.n	80035c2 <_printf_float+0x3ca>
 80035be:	07db      	lsls	r3, r3, #31
 80035c0:	d538      	bpl.n	8003634 <_printf_float+0x43c>
 80035c2:	2301      	movs	r3, #1
 80035c4:	4642      	mov	r2, r8
 80035c6:	4631      	mov	r1, r6
 80035c8:	4628      	mov	r0, r5
 80035ca:	47b8      	blx	r7
 80035cc:	3001      	adds	r0, #1
 80035ce:	f43f ae74 	beq.w	80032ba <_printf_float+0xc2>
 80035d2:	ee18 3a10 	vmov	r3, s16
 80035d6:	4652      	mov	r2, sl
 80035d8:	4631      	mov	r1, r6
 80035da:	4628      	mov	r0, r5
 80035dc:	47b8      	blx	r7
 80035de:	3001      	adds	r0, #1
 80035e0:	f43f ae6b 	beq.w	80032ba <_printf_float+0xc2>
 80035e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80035e8:	2200      	movs	r2, #0
 80035ea:	2300      	movs	r3, #0
 80035ec:	f7fd fa6c 	bl	8000ac8 <__aeabi_dcmpeq>
 80035f0:	b9d8      	cbnz	r0, 800362a <_printf_float+0x432>
 80035f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80035f4:	f108 0201 	add.w	r2, r8, #1
 80035f8:	3b01      	subs	r3, #1
 80035fa:	4631      	mov	r1, r6
 80035fc:	4628      	mov	r0, r5
 80035fe:	47b8      	blx	r7
 8003600:	3001      	adds	r0, #1
 8003602:	d10e      	bne.n	8003622 <_printf_float+0x42a>
 8003604:	e659      	b.n	80032ba <_printf_float+0xc2>
 8003606:	2301      	movs	r3, #1
 8003608:	4652      	mov	r2, sl
 800360a:	4631      	mov	r1, r6
 800360c:	4628      	mov	r0, r5
 800360e:	47b8      	blx	r7
 8003610:	3001      	adds	r0, #1
 8003612:	f43f ae52 	beq.w	80032ba <_printf_float+0xc2>
 8003616:	f108 0801 	add.w	r8, r8, #1
 800361a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800361c:	3b01      	subs	r3, #1
 800361e:	4543      	cmp	r3, r8
 8003620:	dcf1      	bgt.n	8003606 <_printf_float+0x40e>
 8003622:	464b      	mov	r3, r9
 8003624:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003628:	e6dc      	b.n	80033e4 <_printf_float+0x1ec>
 800362a:	f04f 0800 	mov.w	r8, #0
 800362e:	f104 0a1a 	add.w	sl, r4, #26
 8003632:	e7f2      	b.n	800361a <_printf_float+0x422>
 8003634:	2301      	movs	r3, #1
 8003636:	4642      	mov	r2, r8
 8003638:	e7df      	b.n	80035fa <_printf_float+0x402>
 800363a:	2301      	movs	r3, #1
 800363c:	464a      	mov	r2, r9
 800363e:	4631      	mov	r1, r6
 8003640:	4628      	mov	r0, r5
 8003642:	47b8      	blx	r7
 8003644:	3001      	adds	r0, #1
 8003646:	f43f ae38 	beq.w	80032ba <_printf_float+0xc2>
 800364a:	f108 0801 	add.w	r8, r8, #1
 800364e:	68e3      	ldr	r3, [r4, #12]
 8003650:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003652:	1a5b      	subs	r3, r3, r1
 8003654:	4543      	cmp	r3, r8
 8003656:	dcf0      	bgt.n	800363a <_printf_float+0x442>
 8003658:	e6fa      	b.n	8003450 <_printf_float+0x258>
 800365a:	f04f 0800 	mov.w	r8, #0
 800365e:	f104 0919 	add.w	r9, r4, #25
 8003662:	e7f4      	b.n	800364e <_printf_float+0x456>

08003664 <_printf_common>:
 8003664:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003668:	4616      	mov	r6, r2
 800366a:	4699      	mov	r9, r3
 800366c:	688a      	ldr	r2, [r1, #8]
 800366e:	690b      	ldr	r3, [r1, #16]
 8003670:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003674:	4293      	cmp	r3, r2
 8003676:	bfb8      	it	lt
 8003678:	4613      	movlt	r3, r2
 800367a:	6033      	str	r3, [r6, #0]
 800367c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003680:	4607      	mov	r7, r0
 8003682:	460c      	mov	r4, r1
 8003684:	b10a      	cbz	r2, 800368a <_printf_common+0x26>
 8003686:	3301      	adds	r3, #1
 8003688:	6033      	str	r3, [r6, #0]
 800368a:	6823      	ldr	r3, [r4, #0]
 800368c:	0699      	lsls	r1, r3, #26
 800368e:	bf42      	ittt	mi
 8003690:	6833      	ldrmi	r3, [r6, #0]
 8003692:	3302      	addmi	r3, #2
 8003694:	6033      	strmi	r3, [r6, #0]
 8003696:	6825      	ldr	r5, [r4, #0]
 8003698:	f015 0506 	ands.w	r5, r5, #6
 800369c:	d106      	bne.n	80036ac <_printf_common+0x48>
 800369e:	f104 0a19 	add.w	sl, r4, #25
 80036a2:	68e3      	ldr	r3, [r4, #12]
 80036a4:	6832      	ldr	r2, [r6, #0]
 80036a6:	1a9b      	subs	r3, r3, r2
 80036a8:	42ab      	cmp	r3, r5
 80036aa:	dc26      	bgt.n	80036fa <_printf_common+0x96>
 80036ac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80036b0:	1e13      	subs	r3, r2, #0
 80036b2:	6822      	ldr	r2, [r4, #0]
 80036b4:	bf18      	it	ne
 80036b6:	2301      	movne	r3, #1
 80036b8:	0692      	lsls	r2, r2, #26
 80036ba:	d42b      	bmi.n	8003714 <_printf_common+0xb0>
 80036bc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80036c0:	4649      	mov	r1, r9
 80036c2:	4638      	mov	r0, r7
 80036c4:	47c0      	blx	r8
 80036c6:	3001      	adds	r0, #1
 80036c8:	d01e      	beq.n	8003708 <_printf_common+0xa4>
 80036ca:	6823      	ldr	r3, [r4, #0]
 80036cc:	68e5      	ldr	r5, [r4, #12]
 80036ce:	6832      	ldr	r2, [r6, #0]
 80036d0:	f003 0306 	and.w	r3, r3, #6
 80036d4:	2b04      	cmp	r3, #4
 80036d6:	bf08      	it	eq
 80036d8:	1aad      	subeq	r5, r5, r2
 80036da:	68a3      	ldr	r3, [r4, #8]
 80036dc:	6922      	ldr	r2, [r4, #16]
 80036de:	bf0c      	ite	eq
 80036e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80036e4:	2500      	movne	r5, #0
 80036e6:	4293      	cmp	r3, r2
 80036e8:	bfc4      	itt	gt
 80036ea:	1a9b      	subgt	r3, r3, r2
 80036ec:	18ed      	addgt	r5, r5, r3
 80036ee:	2600      	movs	r6, #0
 80036f0:	341a      	adds	r4, #26
 80036f2:	42b5      	cmp	r5, r6
 80036f4:	d11a      	bne.n	800372c <_printf_common+0xc8>
 80036f6:	2000      	movs	r0, #0
 80036f8:	e008      	b.n	800370c <_printf_common+0xa8>
 80036fa:	2301      	movs	r3, #1
 80036fc:	4652      	mov	r2, sl
 80036fe:	4649      	mov	r1, r9
 8003700:	4638      	mov	r0, r7
 8003702:	47c0      	blx	r8
 8003704:	3001      	adds	r0, #1
 8003706:	d103      	bne.n	8003710 <_printf_common+0xac>
 8003708:	f04f 30ff 	mov.w	r0, #4294967295
 800370c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003710:	3501      	adds	r5, #1
 8003712:	e7c6      	b.n	80036a2 <_printf_common+0x3e>
 8003714:	18e1      	adds	r1, r4, r3
 8003716:	1c5a      	adds	r2, r3, #1
 8003718:	2030      	movs	r0, #48	; 0x30
 800371a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800371e:	4422      	add	r2, r4
 8003720:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003724:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003728:	3302      	adds	r3, #2
 800372a:	e7c7      	b.n	80036bc <_printf_common+0x58>
 800372c:	2301      	movs	r3, #1
 800372e:	4622      	mov	r2, r4
 8003730:	4649      	mov	r1, r9
 8003732:	4638      	mov	r0, r7
 8003734:	47c0      	blx	r8
 8003736:	3001      	adds	r0, #1
 8003738:	d0e6      	beq.n	8003708 <_printf_common+0xa4>
 800373a:	3601      	adds	r6, #1
 800373c:	e7d9      	b.n	80036f2 <_printf_common+0x8e>
	...

08003740 <_printf_i>:
 8003740:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003744:	460c      	mov	r4, r1
 8003746:	4691      	mov	r9, r2
 8003748:	7e27      	ldrb	r7, [r4, #24]
 800374a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800374c:	2f78      	cmp	r7, #120	; 0x78
 800374e:	4680      	mov	r8, r0
 8003750:	469a      	mov	sl, r3
 8003752:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003756:	d807      	bhi.n	8003768 <_printf_i+0x28>
 8003758:	2f62      	cmp	r7, #98	; 0x62
 800375a:	d80a      	bhi.n	8003772 <_printf_i+0x32>
 800375c:	2f00      	cmp	r7, #0
 800375e:	f000 80d8 	beq.w	8003912 <_printf_i+0x1d2>
 8003762:	2f58      	cmp	r7, #88	; 0x58
 8003764:	f000 80a3 	beq.w	80038ae <_printf_i+0x16e>
 8003768:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800376c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003770:	e03a      	b.n	80037e8 <_printf_i+0xa8>
 8003772:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003776:	2b15      	cmp	r3, #21
 8003778:	d8f6      	bhi.n	8003768 <_printf_i+0x28>
 800377a:	a001      	add	r0, pc, #4	; (adr r0, 8003780 <_printf_i+0x40>)
 800377c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003780:	080037d9 	.word	0x080037d9
 8003784:	080037ed 	.word	0x080037ed
 8003788:	08003769 	.word	0x08003769
 800378c:	08003769 	.word	0x08003769
 8003790:	08003769 	.word	0x08003769
 8003794:	08003769 	.word	0x08003769
 8003798:	080037ed 	.word	0x080037ed
 800379c:	08003769 	.word	0x08003769
 80037a0:	08003769 	.word	0x08003769
 80037a4:	08003769 	.word	0x08003769
 80037a8:	08003769 	.word	0x08003769
 80037ac:	080038f9 	.word	0x080038f9
 80037b0:	0800381d 	.word	0x0800381d
 80037b4:	080038db 	.word	0x080038db
 80037b8:	08003769 	.word	0x08003769
 80037bc:	08003769 	.word	0x08003769
 80037c0:	0800391b 	.word	0x0800391b
 80037c4:	08003769 	.word	0x08003769
 80037c8:	0800381d 	.word	0x0800381d
 80037cc:	08003769 	.word	0x08003769
 80037d0:	08003769 	.word	0x08003769
 80037d4:	080038e3 	.word	0x080038e3
 80037d8:	680b      	ldr	r3, [r1, #0]
 80037da:	1d1a      	adds	r2, r3, #4
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	600a      	str	r2, [r1, #0]
 80037e0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80037e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80037e8:	2301      	movs	r3, #1
 80037ea:	e0a3      	b.n	8003934 <_printf_i+0x1f4>
 80037ec:	6825      	ldr	r5, [r4, #0]
 80037ee:	6808      	ldr	r0, [r1, #0]
 80037f0:	062e      	lsls	r6, r5, #24
 80037f2:	f100 0304 	add.w	r3, r0, #4
 80037f6:	d50a      	bpl.n	800380e <_printf_i+0xce>
 80037f8:	6805      	ldr	r5, [r0, #0]
 80037fa:	600b      	str	r3, [r1, #0]
 80037fc:	2d00      	cmp	r5, #0
 80037fe:	da03      	bge.n	8003808 <_printf_i+0xc8>
 8003800:	232d      	movs	r3, #45	; 0x2d
 8003802:	426d      	negs	r5, r5
 8003804:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003808:	485e      	ldr	r0, [pc, #376]	; (8003984 <_printf_i+0x244>)
 800380a:	230a      	movs	r3, #10
 800380c:	e019      	b.n	8003842 <_printf_i+0x102>
 800380e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003812:	6805      	ldr	r5, [r0, #0]
 8003814:	600b      	str	r3, [r1, #0]
 8003816:	bf18      	it	ne
 8003818:	b22d      	sxthne	r5, r5
 800381a:	e7ef      	b.n	80037fc <_printf_i+0xbc>
 800381c:	680b      	ldr	r3, [r1, #0]
 800381e:	6825      	ldr	r5, [r4, #0]
 8003820:	1d18      	adds	r0, r3, #4
 8003822:	6008      	str	r0, [r1, #0]
 8003824:	0628      	lsls	r0, r5, #24
 8003826:	d501      	bpl.n	800382c <_printf_i+0xec>
 8003828:	681d      	ldr	r5, [r3, #0]
 800382a:	e002      	b.n	8003832 <_printf_i+0xf2>
 800382c:	0669      	lsls	r1, r5, #25
 800382e:	d5fb      	bpl.n	8003828 <_printf_i+0xe8>
 8003830:	881d      	ldrh	r5, [r3, #0]
 8003832:	4854      	ldr	r0, [pc, #336]	; (8003984 <_printf_i+0x244>)
 8003834:	2f6f      	cmp	r7, #111	; 0x6f
 8003836:	bf0c      	ite	eq
 8003838:	2308      	moveq	r3, #8
 800383a:	230a      	movne	r3, #10
 800383c:	2100      	movs	r1, #0
 800383e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003842:	6866      	ldr	r6, [r4, #4]
 8003844:	60a6      	str	r6, [r4, #8]
 8003846:	2e00      	cmp	r6, #0
 8003848:	bfa2      	ittt	ge
 800384a:	6821      	ldrge	r1, [r4, #0]
 800384c:	f021 0104 	bicge.w	r1, r1, #4
 8003850:	6021      	strge	r1, [r4, #0]
 8003852:	b90d      	cbnz	r5, 8003858 <_printf_i+0x118>
 8003854:	2e00      	cmp	r6, #0
 8003856:	d04d      	beq.n	80038f4 <_printf_i+0x1b4>
 8003858:	4616      	mov	r6, r2
 800385a:	fbb5 f1f3 	udiv	r1, r5, r3
 800385e:	fb03 5711 	mls	r7, r3, r1, r5
 8003862:	5dc7      	ldrb	r7, [r0, r7]
 8003864:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003868:	462f      	mov	r7, r5
 800386a:	42bb      	cmp	r3, r7
 800386c:	460d      	mov	r5, r1
 800386e:	d9f4      	bls.n	800385a <_printf_i+0x11a>
 8003870:	2b08      	cmp	r3, #8
 8003872:	d10b      	bne.n	800388c <_printf_i+0x14c>
 8003874:	6823      	ldr	r3, [r4, #0]
 8003876:	07df      	lsls	r7, r3, #31
 8003878:	d508      	bpl.n	800388c <_printf_i+0x14c>
 800387a:	6923      	ldr	r3, [r4, #16]
 800387c:	6861      	ldr	r1, [r4, #4]
 800387e:	4299      	cmp	r1, r3
 8003880:	bfde      	ittt	le
 8003882:	2330      	movle	r3, #48	; 0x30
 8003884:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003888:	f106 36ff 	addle.w	r6, r6, #4294967295
 800388c:	1b92      	subs	r2, r2, r6
 800388e:	6122      	str	r2, [r4, #16]
 8003890:	f8cd a000 	str.w	sl, [sp]
 8003894:	464b      	mov	r3, r9
 8003896:	aa03      	add	r2, sp, #12
 8003898:	4621      	mov	r1, r4
 800389a:	4640      	mov	r0, r8
 800389c:	f7ff fee2 	bl	8003664 <_printf_common>
 80038a0:	3001      	adds	r0, #1
 80038a2:	d14c      	bne.n	800393e <_printf_i+0x1fe>
 80038a4:	f04f 30ff 	mov.w	r0, #4294967295
 80038a8:	b004      	add	sp, #16
 80038aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038ae:	4835      	ldr	r0, [pc, #212]	; (8003984 <_printf_i+0x244>)
 80038b0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80038b4:	6823      	ldr	r3, [r4, #0]
 80038b6:	680e      	ldr	r6, [r1, #0]
 80038b8:	061f      	lsls	r7, r3, #24
 80038ba:	f856 5b04 	ldr.w	r5, [r6], #4
 80038be:	600e      	str	r6, [r1, #0]
 80038c0:	d514      	bpl.n	80038ec <_printf_i+0x1ac>
 80038c2:	07d9      	lsls	r1, r3, #31
 80038c4:	bf44      	itt	mi
 80038c6:	f043 0320 	orrmi.w	r3, r3, #32
 80038ca:	6023      	strmi	r3, [r4, #0]
 80038cc:	b91d      	cbnz	r5, 80038d6 <_printf_i+0x196>
 80038ce:	6823      	ldr	r3, [r4, #0]
 80038d0:	f023 0320 	bic.w	r3, r3, #32
 80038d4:	6023      	str	r3, [r4, #0]
 80038d6:	2310      	movs	r3, #16
 80038d8:	e7b0      	b.n	800383c <_printf_i+0xfc>
 80038da:	6823      	ldr	r3, [r4, #0]
 80038dc:	f043 0320 	orr.w	r3, r3, #32
 80038e0:	6023      	str	r3, [r4, #0]
 80038e2:	2378      	movs	r3, #120	; 0x78
 80038e4:	4828      	ldr	r0, [pc, #160]	; (8003988 <_printf_i+0x248>)
 80038e6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80038ea:	e7e3      	b.n	80038b4 <_printf_i+0x174>
 80038ec:	065e      	lsls	r6, r3, #25
 80038ee:	bf48      	it	mi
 80038f0:	b2ad      	uxthmi	r5, r5
 80038f2:	e7e6      	b.n	80038c2 <_printf_i+0x182>
 80038f4:	4616      	mov	r6, r2
 80038f6:	e7bb      	b.n	8003870 <_printf_i+0x130>
 80038f8:	680b      	ldr	r3, [r1, #0]
 80038fa:	6826      	ldr	r6, [r4, #0]
 80038fc:	6960      	ldr	r0, [r4, #20]
 80038fe:	1d1d      	adds	r5, r3, #4
 8003900:	600d      	str	r5, [r1, #0]
 8003902:	0635      	lsls	r5, r6, #24
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	d501      	bpl.n	800390c <_printf_i+0x1cc>
 8003908:	6018      	str	r0, [r3, #0]
 800390a:	e002      	b.n	8003912 <_printf_i+0x1d2>
 800390c:	0671      	lsls	r1, r6, #25
 800390e:	d5fb      	bpl.n	8003908 <_printf_i+0x1c8>
 8003910:	8018      	strh	r0, [r3, #0]
 8003912:	2300      	movs	r3, #0
 8003914:	6123      	str	r3, [r4, #16]
 8003916:	4616      	mov	r6, r2
 8003918:	e7ba      	b.n	8003890 <_printf_i+0x150>
 800391a:	680b      	ldr	r3, [r1, #0]
 800391c:	1d1a      	adds	r2, r3, #4
 800391e:	600a      	str	r2, [r1, #0]
 8003920:	681e      	ldr	r6, [r3, #0]
 8003922:	6862      	ldr	r2, [r4, #4]
 8003924:	2100      	movs	r1, #0
 8003926:	4630      	mov	r0, r6
 8003928:	f7fc fc5a 	bl	80001e0 <memchr>
 800392c:	b108      	cbz	r0, 8003932 <_printf_i+0x1f2>
 800392e:	1b80      	subs	r0, r0, r6
 8003930:	6060      	str	r0, [r4, #4]
 8003932:	6863      	ldr	r3, [r4, #4]
 8003934:	6123      	str	r3, [r4, #16]
 8003936:	2300      	movs	r3, #0
 8003938:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800393c:	e7a8      	b.n	8003890 <_printf_i+0x150>
 800393e:	6923      	ldr	r3, [r4, #16]
 8003940:	4632      	mov	r2, r6
 8003942:	4649      	mov	r1, r9
 8003944:	4640      	mov	r0, r8
 8003946:	47d0      	blx	sl
 8003948:	3001      	adds	r0, #1
 800394a:	d0ab      	beq.n	80038a4 <_printf_i+0x164>
 800394c:	6823      	ldr	r3, [r4, #0]
 800394e:	079b      	lsls	r3, r3, #30
 8003950:	d413      	bmi.n	800397a <_printf_i+0x23a>
 8003952:	68e0      	ldr	r0, [r4, #12]
 8003954:	9b03      	ldr	r3, [sp, #12]
 8003956:	4298      	cmp	r0, r3
 8003958:	bfb8      	it	lt
 800395a:	4618      	movlt	r0, r3
 800395c:	e7a4      	b.n	80038a8 <_printf_i+0x168>
 800395e:	2301      	movs	r3, #1
 8003960:	4632      	mov	r2, r6
 8003962:	4649      	mov	r1, r9
 8003964:	4640      	mov	r0, r8
 8003966:	47d0      	blx	sl
 8003968:	3001      	adds	r0, #1
 800396a:	d09b      	beq.n	80038a4 <_printf_i+0x164>
 800396c:	3501      	adds	r5, #1
 800396e:	68e3      	ldr	r3, [r4, #12]
 8003970:	9903      	ldr	r1, [sp, #12]
 8003972:	1a5b      	subs	r3, r3, r1
 8003974:	42ab      	cmp	r3, r5
 8003976:	dcf2      	bgt.n	800395e <_printf_i+0x21e>
 8003978:	e7eb      	b.n	8003952 <_printf_i+0x212>
 800397a:	2500      	movs	r5, #0
 800397c:	f104 0619 	add.w	r6, r4, #25
 8003980:	e7f5      	b.n	800396e <_printf_i+0x22e>
 8003982:	bf00      	nop
 8003984:	080071fa 	.word	0x080071fa
 8003988:	0800720b 	.word	0x0800720b

0800398c <iprintf>:
 800398c:	b40f      	push	{r0, r1, r2, r3}
 800398e:	4b0a      	ldr	r3, [pc, #40]	; (80039b8 <iprintf+0x2c>)
 8003990:	b513      	push	{r0, r1, r4, lr}
 8003992:	681c      	ldr	r4, [r3, #0]
 8003994:	b124      	cbz	r4, 80039a0 <iprintf+0x14>
 8003996:	69a3      	ldr	r3, [r4, #24]
 8003998:	b913      	cbnz	r3, 80039a0 <iprintf+0x14>
 800399a:	4620      	mov	r0, r4
 800399c:	f001 f8d6 	bl	8004b4c <__sinit>
 80039a0:	ab05      	add	r3, sp, #20
 80039a2:	9a04      	ldr	r2, [sp, #16]
 80039a4:	68a1      	ldr	r1, [r4, #8]
 80039a6:	9301      	str	r3, [sp, #4]
 80039a8:	4620      	mov	r0, r4
 80039aa:	f001 fe51 	bl	8005650 <_vfiprintf_r>
 80039ae:	b002      	add	sp, #8
 80039b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80039b4:	b004      	add	sp, #16
 80039b6:	4770      	bx	lr
 80039b8:	20000010 	.word	0x20000010

080039bc <_puts_r>:
 80039bc:	b570      	push	{r4, r5, r6, lr}
 80039be:	460e      	mov	r6, r1
 80039c0:	4605      	mov	r5, r0
 80039c2:	b118      	cbz	r0, 80039cc <_puts_r+0x10>
 80039c4:	6983      	ldr	r3, [r0, #24]
 80039c6:	b90b      	cbnz	r3, 80039cc <_puts_r+0x10>
 80039c8:	f001 f8c0 	bl	8004b4c <__sinit>
 80039cc:	69ab      	ldr	r3, [r5, #24]
 80039ce:	68ac      	ldr	r4, [r5, #8]
 80039d0:	b913      	cbnz	r3, 80039d8 <_puts_r+0x1c>
 80039d2:	4628      	mov	r0, r5
 80039d4:	f001 f8ba 	bl	8004b4c <__sinit>
 80039d8:	4b2c      	ldr	r3, [pc, #176]	; (8003a8c <_puts_r+0xd0>)
 80039da:	429c      	cmp	r4, r3
 80039dc:	d120      	bne.n	8003a20 <_puts_r+0x64>
 80039de:	686c      	ldr	r4, [r5, #4]
 80039e0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80039e2:	07db      	lsls	r3, r3, #31
 80039e4:	d405      	bmi.n	80039f2 <_puts_r+0x36>
 80039e6:	89a3      	ldrh	r3, [r4, #12]
 80039e8:	0598      	lsls	r0, r3, #22
 80039ea:	d402      	bmi.n	80039f2 <_puts_r+0x36>
 80039ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80039ee:	f001 f950 	bl	8004c92 <__retarget_lock_acquire_recursive>
 80039f2:	89a3      	ldrh	r3, [r4, #12]
 80039f4:	0719      	lsls	r1, r3, #28
 80039f6:	d51d      	bpl.n	8003a34 <_puts_r+0x78>
 80039f8:	6923      	ldr	r3, [r4, #16]
 80039fa:	b1db      	cbz	r3, 8003a34 <_puts_r+0x78>
 80039fc:	3e01      	subs	r6, #1
 80039fe:	68a3      	ldr	r3, [r4, #8]
 8003a00:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003a04:	3b01      	subs	r3, #1
 8003a06:	60a3      	str	r3, [r4, #8]
 8003a08:	bb39      	cbnz	r1, 8003a5a <_puts_r+0x9e>
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	da38      	bge.n	8003a80 <_puts_r+0xc4>
 8003a0e:	4622      	mov	r2, r4
 8003a10:	210a      	movs	r1, #10
 8003a12:	4628      	mov	r0, r5
 8003a14:	f000 f848 	bl	8003aa8 <__swbuf_r>
 8003a18:	3001      	adds	r0, #1
 8003a1a:	d011      	beq.n	8003a40 <_puts_r+0x84>
 8003a1c:	250a      	movs	r5, #10
 8003a1e:	e011      	b.n	8003a44 <_puts_r+0x88>
 8003a20:	4b1b      	ldr	r3, [pc, #108]	; (8003a90 <_puts_r+0xd4>)
 8003a22:	429c      	cmp	r4, r3
 8003a24:	d101      	bne.n	8003a2a <_puts_r+0x6e>
 8003a26:	68ac      	ldr	r4, [r5, #8]
 8003a28:	e7da      	b.n	80039e0 <_puts_r+0x24>
 8003a2a:	4b1a      	ldr	r3, [pc, #104]	; (8003a94 <_puts_r+0xd8>)
 8003a2c:	429c      	cmp	r4, r3
 8003a2e:	bf08      	it	eq
 8003a30:	68ec      	ldreq	r4, [r5, #12]
 8003a32:	e7d5      	b.n	80039e0 <_puts_r+0x24>
 8003a34:	4621      	mov	r1, r4
 8003a36:	4628      	mov	r0, r5
 8003a38:	f000 f888 	bl	8003b4c <__swsetup_r>
 8003a3c:	2800      	cmp	r0, #0
 8003a3e:	d0dd      	beq.n	80039fc <_puts_r+0x40>
 8003a40:	f04f 35ff 	mov.w	r5, #4294967295
 8003a44:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003a46:	07da      	lsls	r2, r3, #31
 8003a48:	d405      	bmi.n	8003a56 <_puts_r+0x9a>
 8003a4a:	89a3      	ldrh	r3, [r4, #12]
 8003a4c:	059b      	lsls	r3, r3, #22
 8003a4e:	d402      	bmi.n	8003a56 <_puts_r+0x9a>
 8003a50:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003a52:	f001 f91f 	bl	8004c94 <__retarget_lock_release_recursive>
 8003a56:	4628      	mov	r0, r5
 8003a58:	bd70      	pop	{r4, r5, r6, pc}
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	da04      	bge.n	8003a68 <_puts_r+0xac>
 8003a5e:	69a2      	ldr	r2, [r4, #24]
 8003a60:	429a      	cmp	r2, r3
 8003a62:	dc06      	bgt.n	8003a72 <_puts_r+0xb6>
 8003a64:	290a      	cmp	r1, #10
 8003a66:	d004      	beq.n	8003a72 <_puts_r+0xb6>
 8003a68:	6823      	ldr	r3, [r4, #0]
 8003a6a:	1c5a      	adds	r2, r3, #1
 8003a6c:	6022      	str	r2, [r4, #0]
 8003a6e:	7019      	strb	r1, [r3, #0]
 8003a70:	e7c5      	b.n	80039fe <_puts_r+0x42>
 8003a72:	4622      	mov	r2, r4
 8003a74:	4628      	mov	r0, r5
 8003a76:	f000 f817 	bl	8003aa8 <__swbuf_r>
 8003a7a:	3001      	adds	r0, #1
 8003a7c:	d1bf      	bne.n	80039fe <_puts_r+0x42>
 8003a7e:	e7df      	b.n	8003a40 <_puts_r+0x84>
 8003a80:	6823      	ldr	r3, [r4, #0]
 8003a82:	250a      	movs	r5, #10
 8003a84:	1c5a      	adds	r2, r3, #1
 8003a86:	6022      	str	r2, [r4, #0]
 8003a88:	701d      	strb	r5, [r3, #0]
 8003a8a:	e7db      	b.n	8003a44 <_puts_r+0x88>
 8003a8c:	080072d0 	.word	0x080072d0
 8003a90:	080072f0 	.word	0x080072f0
 8003a94:	080072b0 	.word	0x080072b0

08003a98 <puts>:
 8003a98:	4b02      	ldr	r3, [pc, #8]	; (8003aa4 <puts+0xc>)
 8003a9a:	4601      	mov	r1, r0
 8003a9c:	6818      	ldr	r0, [r3, #0]
 8003a9e:	f7ff bf8d 	b.w	80039bc <_puts_r>
 8003aa2:	bf00      	nop
 8003aa4:	20000010 	.word	0x20000010

08003aa8 <__swbuf_r>:
 8003aa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003aaa:	460e      	mov	r6, r1
 8003aac:	4614      	mov	r4, r2
 8003aae:	4605      	mov	r5, r0
 8003ab0:	b118      	cbz	r0, 8003aba <__swbuf_r+0x12>
 8003ab2:	6983      	ldr	r3, [r0, #24]
 8003ab4:	b90b      	cbnz	r3, 8003aba <__swbuf_r+0x12>
 8003ab6:	f001 f849 	bl	8004b4c <__sinit>
 8003aba:	4b21      	ldr	r3, [pc, #132]	; (8003b40 <__swbuf_r+0x98>)
 8003abc:	429c      	cmp	r4, r3
 8003abe:	d12b      	bne.n	8003b18 <__swbuf_r+0x70>
 8003ac0:	686c      	ldr	r4, [r5, #4]
 8003ac2:	69a3      	ldr	r3, [r4, #24]
 8003ac4:	60a3      	str	r3, [r4, #8]
 8003ac6:	89a3      	ldrh	r3, [r4, #12]
 8003ac8:	071a      	lsls	r2, r3, #28
 8003aca:	d52f      	bpl.n	8003b2c <__swbuf_r+0x84>
 8003acc:	6923      	ldr	r3, [r4, #16]
 8003ace:	b36b      	cbz	r3, 8003b2c <__swbuf_r+0x84>
 8003ad0:	6923      	ldr	r3, [r4, #16]
 8003ad2:	6820      	ldr	r0, [r4, #0]
 8003ad4:	1ac0      	subs	r0, r0, r3
 8003ad6:	6963      	ldr	r3, [r4, #20]
 8003ad8:	b2f6      	uxtb	r6, r6
 8003ada:	4283      	cmp	r3, r0
 8003adc:	4637      	mov	r7, r6
 8003ade:	dc04      	bgt.n	8003aea <__swbuf_r+0x42>
 8003ae0:	4621      	mov	r1, r4
 8003ae2:	4628      	mov	r0, r5
 8003ae4:	f000 ff9e 	bl	8004a24 <_fflush_r>
 8003ae8:	bb30      	cbnz	r0, 8003b38 <__swbuf_r+0x90>
 8003aea:	68a3      	ldr	r3, [r4, #8]
 8003aec:	3b01      	subs	r3, #1
 8003aee:	60a3      	str	r3, [r4, #8]
 8003af0:	6823      	ldr	r3, [r4, #0]
 8003af2:	1c5a      	adds	r2, r3, #1
 8003af4:	6022      	str	r2, [r4, #0]
 8003af6:	701e      	strb	r6, [r3, #0]
 8003af8:	6963      	ldr	r3, [r4, #20]
 8003afa:	3001      	adds	r0, #1
 8003afc:	4283      	cmp	r3, r0
 8003afe:	d004      	beq.n	8003b0a <__swbuf_r+0x62>
 8003b00:	89a3      	ldrh	r3, [r4, #12]
 8003b02:	07db      	lsls	r3, r3, #31
 8003b04:	d506      	bpl.n	8003b14 <__swbuf_r+0x6c>
 8003b06:	2e0a      	cmp	r6, #10
 8003b08:	d104      	bne.n	8003b14 <__swbuf_r+0x6c>
 8003b0a:	4621      	mov	r1, r4
 8003b0c:	4628      	mov	r0, r5
 8003b0e:	f000 ff89 	bl	8004a24 <_fflush_r>
 8003b12:	b988      	cbnz	r0, 8003b38 <__swbuf_r+0x90>
 8003b14:	4638      	mov	r0, r7
 8003b16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003b18:	4b0a      	ldr	r3, [pc, #40]	; (8003b44 <__swbuf_r+0x9c>)
 8003b1a:	429c      	cmp	r4, r3
 8003b1c:	d101      	bne.n	8003b22 <__swbuf_r+0x7a>
 8003b1e:	68ac      	ldr	r4, [r5, #8]
 8003b20:	e7cf      	b.n	8003ac2 <__swbuf_r+0x1a>
 8003b22:	4b09      	ldr	r3, [pc, #36]	; (8003b48 <__swbuf_r+0xa0>)
 8003b24:	429c      	cmp	r4, r3
 8003b26:	bf08      	it	eq
 8003b28:	68ec      	ldreq	r4, [r5, #12]
 8003b2a:	e7ca      	b.n	8003ac2 <__swbuf_r+0x1a>
 8003b2c:	4621      	mov	r1, r4
 8003b2e:	4628      	mov	r0, r5
 8003b30:	f000 f80c 	bl	8003b4c <__swsetup_r>
 8003b34:	2800      	cmp	r0, #0
 8003b36:	d0cb      	beq.n	8003ad0 <__swbuf_r+0x28>
 8003b38:	f04f 37ff 	mov.w	r7, #4294967295
 8003b3c:	e7ea      	b.n	8003b14 <__swbuf_r+0x6c>
 8003b3e:	bf00      	nop
 8003b40:	080072d0 	.word	0x080072d0
 8003b44:	080072f0 	.word	0x080072f0
 8003b48:	080072b0 	.word	0x080072b0

08003b4c <__swsetup_r>:
 8003b4c:	4b32      	ldr	r3, [pc, #200]	; (8003c18 <__swsetup_r+0xcc>)
 8003b4e:	b570      	push	{r4, r5, r6, lr}
 8003b50:	681d      	ldr	r5, [r3, #0]
 8003b52:	4606      	mov	r6, r0
 8003b54:	460c      	mov	r4, r1
 8003b56:	b125      	cbz	r5, 8003b62 <__swsetup_r+0x16>
 8003b58:	69ab      	ldr	r3, [r5, #24]
 8003b5a:	b913      	cbnz	r3, 8003b62 <__swsetup_r+0x16>
 8003b5c:	4628      	mov	r0, r5
 8003b5e:	f000 fff5 	bl	8004b4c <__sinit>
 8003b62:	4b2e      	ldr	r3, [pc, #184]	; (8003c1c <__swsetup_r+0xd0>)
 8003b64:	429c      	cmp	r4, r3
 8003b66:	d10f      	bne.n	8003b88 <__swsetup_r+0x3c>
 8003b68:	686c      	ldr	r4, [r5, #4]
 8003b6a:	89a3      	ldrh	r3, [r4, #12]
 8003b6c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003b70:	0719      	lsls	r1, r3, #28
 8003b72:	d42c      	bmi.n	8003bce <__swsetup_r+0x82>
 8003b74:	06dd      	lsls	r5, r3, #27
 8003b76:	d411      	bmi.n	8003b9c <__swsetup_r+0x50>
 8003b78:	2309      	movs	r3, #9
 8003b7a:	6033      	str	r3, [r6, #0]
 8003b7c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003b80:	81a3      	strh	r3, [r4, #12]
 8003b82:	f04f 30ff 	mov.w	r0, #4294967295
 8003b86:	e03e      	b.n	8003c06 <__swsetup_r+0xba>
 8003b88:	4b25      	ldr	r3, [pc, #148]	; (8003c20 <__swsetup_r+0xd4>)
 8003b8a:	429c      	cmp	r4, r3
 8003b8c:	d101      	bne.n	8003b92 <__swsetup_r+0x46>
 8003b8e:	68ac      	ldr	r4, [r5, #8]
 8003b90:	e7eb      	b.n	8003b6a <__swsetup_r+0x1e>
 8003b92:	4b24      	ldr	r3, [pc, #144]	; (8003c24 <__swsetup_r+0xd8>)
 8003b94:	429c      	cmp	r4, r3
 8003b96:	bf08      	it	eq
 8003b98:	68ec      	ldreq	r4, [r5, #12]
 8003b9a:	e7e6      	b.n	8003b6a <__swsetup_r+0x1e>
 8003b9c:	0758      	lsls	r0, r3, #29
 8003b9e:	d512      	bpl.n	8003bc6 <__swsetup_r+0x7a>
 8003ba0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003ba2:	b141      	cbz	r1, 8003bb6 <__swsetup_r+0x6a>
 8003ba4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003ba8:	4299      	cmp	r1, r3
 8003baa:	d002      	beq.n	8003bb2 <__swsetup_r+0x66>
 8003bac:	4630      	mov	r0, r6
 8003bae:	f001 fc7b 	bl	80054a8 <_free_r>
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	6363      	str	r3, [r4, #52]	; 0x34
 8003bb6:	89a3      	ldrh	r3, [r4, #12]
 8003bb8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003bbc:	81a3      	strh	r3, [r4, #12]
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	6063      	str	r3, [r4, #4]
 8003bc2:	6923      	ldr	r3, [r4, #16]
 8003bc4:	6023      	str	r3, [r4, #0]
 8003bc6:	89a3      	ldrh	r3, [r4, #12]
 8003bc8:	f043 0308 	orr.w	r3, r3, #8
 8003bcc:	81a3      	strh	r3, [r4, #12]
 8003bce:	6923      	ldr	r3, [r4, #16]
 8003bd0:	b94b      	cbnz	r3, 8003be6 <__swsetup_r+0x9a>
 8003bd2:	89a3      	ldrh	r3, [r4, #12]
 8003bd4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003bd8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003bdc:	d003      	beq.n	8003be6 <__swsetup_r+0x9a>
 8003bde:	4621      	mov	r1, r4
 8003be0:	4630      	mov	r0, r6
 8003be2:	f001 f87d 	bl	8004ce0 <__smakebuf_r>
 8003be6:	89a0      	ldrh	r0, [r4, #12]
 8003be8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003bec:	f010 0301 	ands.w	r3, r0, #1
 8003bf0:	d00a      	beq.n	8003c08 <__swsetup_r+0xbc>
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	60a3      	str	r3, [r4, #8]
 8003bf6:	6963      	ldr	r3, [r4, #20]
 8003bf8:	425b      	negs	r3, r3
 8003bfa:	61a3      	str	r3, [r4, #24]
 8003bfc:	6923      	ldr	r3, [r4, #16]
 8003bfe:	b943      	cbnz	r3, 8003c12 <__swsetup_r+0xc6>
 8003c00:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003c04:	d1ba      	bne.n	8003b7c <__swsetup_r+0x30>
 8003c06:	bd70      	pop	{r4, r5, r6, pc}
 8003c08:	0781      	lsls	r1, r0, #30
 8003c0a:	bf58      	it	pl
 8003c0c:	6963      	ldrpl	r3, [r4, #20]
 8003c0e:	60a3      	str	r3, [r4, #8]
 8003c10:	e7f4      	b.n	8003bfc <__swsetup_r+0xb0>
 8003c12:	2000      	movs	r0, #0
 8003c14:	e7f7      	b.n	8003c06 <__swsetup_r+0xba>
 8003c16:	bf00      	nop
 8003c18:	20000010 	.word	0x20000010
 8003c1c:	080072d0 	.word	0x080072d0
 8003c20:	080072f0 	.word	0x080072f0
 8003c24:	080072b0 	.word	0x080072b0

08003c28 <quorem>:
 8003c28:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c2c:	6903      	ldr	r3, [r0, #16]
 8003c2e:	690c      	ldr	r4, [r1, #16]
 8003c30:	42a3      	cmp	r3, r4
 8003c32:	4607      	mov	r7, r0
 8003c34:	f2c0 8081 	blt.w	8003d3a <quorem+0x112>
 8003c38:	3c01      	subs	r4, #1
 8003c3a:	f101 0814 	add.w	r8, r1, #20
 8003c3e:	f100 0514 	add.w	r5, r0, #20
 8003c42:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003c46:	9301      	str	r3, [sp, #4]
 8003c48:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003c4c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003c50:	3301      	adds	r3, #1
 8003c52:	429a      	cmp	r2, r3
 8003c54:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8003c58:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003c5c:	fbb2 f6f3 	udiv	r6, r2, r3
 8003c60:	d331      	bcc.n	8003cc6 <quorem+0x9e>
 8003c62:	f04f 0e00 	mov.w	lr, #0
 8003c66:	4640      	mov	r0, r8
 8003c68:	46ac      	mov	ip, r5
 8003c6a:	46f2      	mov	sl, lr
 8003c6c:	f850 2b04 	ldr.w	r2, [r0], #4
 8003c70:	b293      	uxth	r3, r2
 8003c72:	fb06 e303 	mla	r3, r6, r3, lr
 8003c76:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8003c7a:	b29b      	uxth	r3, r3
 8003c7c:	ebaa 0303 	sub.w	r3, sl, r3
 8003c80:	0c12      	lsrs	r2, r2, #16
 8003c82:	f8dc a000 	ldr.w	sl, [ip]
 8003c86:	fb06 e202 	mla	r2, r6, r2, lr
 8003c8a:	fa13 f38a 	uxtah	r3, r3, sl
 8003c8e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8003c92:	fa1f fa82 	uxth.w	sl, r2
 8003c96:	f8dc 2000 	ldr.w	r2, [ip]
 8003c9a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8003c9e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003ca2:	b29b      	uxth	r3, r3
 8003ca4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003ca8:	4581      	cmp	r9, r0
 8003caa:	f84c 3b04 	str.w	r3, [ip], #4
 8003cae:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8003cb2:	d2db      	bcs.n	8003c6c <quorem+0x44>
 8003cb4:	f855 300b 	ldr.w	r3, [r5, fp]
 8003cb8:	b92b      	cbnz	r3, 8003cc6 <quorem+0x9e>
 8003cba:	9b01      	ldr	r3, [sp, #4]
 8003cbc:	3b04      	subs	r3, #4
 8003cbe:	429d      	cmp	r5, r3
 8003cc0:	461a      	mov	r2, r3
 8003cc2:	d32e      	bcc.n	8003d22 <quorem+0xfa>
 8003cc4:	613c      	str	r4, [r7, #16]
 8003cc6:	4638      	mov	r0, r7
 8003cc8:	f001 fade 	bl	8005288 <__mcmp>
 8003ccc:	2800      	cmp	r0, #0
 8003cce:	db24      	blt.n	8003d1a <quorem+0xf2>
 8003cd0:	3601      	adds	r6, #1
 8003cd2:	4628      	mov	r0, r5
 8003cd4:	f04f 0c00 	mov.w	ip, #0
 8003cd8:	f858 2b04 	ldr.w	r2, [r8], #4
 8003cdc:	f8d0 e000 	ldr.w	lr, [r0]
 8003ce0:	b293      	uxth	r3, r2
 8003ce2:	ebac 0303 	sub.w	r3, ip, r3
 8003ce6:	0c12      	lsrs	r2, r2, #16
 8003ce8:	fa13 f38e 	uxtah	r3, r3, lr
 8003cec:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8003cf0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003cf4:	b29b      	uxth	r3, r3
 8003cf6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003cfa:	45c1      	cmp	r9, r8
 8003cfc:	f840 3b04 	str.w	r3, [r0], #4
 8003d00:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8003d04:	d2e8      	bcs.n	8003cd8 <quorem+0xb0>
 8003d06:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003d0a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003d0e:	b922      	cbnz	r2, 8003d1a <quorem+0xf2>
 8003d10:	3b04      	subs	r3, #4
 8003d12:	429d      	cmp	r5, r3
 8003d14:	461a      	mov	r2, r3
 8003d16:	d30a      	bcc.n	8003d2e <quorem+0x106>
 8003d18:	613c      	str	r4, [r7, #16]
 8003d1a:	4630      	mov	r0, r6
 8003d1c:	b003      	add	sp, #12
 8003d1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d22:	6812      	ldr	r2, [r2, #0]
 8003d24:	3b04      	subs	r3, #4
 8003d26:	2a00      	cmp	r2, #0
 8003d28:	d1cc      	bne.n	8003cc4 <quorem+0x9c>
 8003d2a:	3c01      	subs	r4, #1
 8003d2c:	e7c7      	b.n	8003cbe <quorem+0x96>
 8003d2e:	6812      	ldr	r2, [r2, #0]
 8003d30:	3b04      	subs	r3, #4
 8003d32:	2a00      	cmp	r2, #0
 8003d34:	d1f0      	bne.n	8003d18 <quorem+0xf0>
 8003d36:	3c01      	subs	r4, #1
 8003d38:	e7eb      	b.n	8003d12 <quorem+0xea>
 8003d3a:	2000      	movs	r0, #0
 8003d3c:	e7ee      	b.n	8003d1c <quorem+0xf4>
	...

08003d40 <_dtoa_r>:
 8003d40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d44:	ed2d 8b02 	vpush	{d8}
 8003d48:	ec57 6b10 	vmov	r6, r7, d0
 8003d4c:	b095      	sub	sp, #84	; 0x54
 8003d4e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8003d50:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8003d54:	9105      	str	r1, [sp, #20]
 8003d56:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8003d5a:	4604      	mov	r4, r0
 8003d5c:	9209      	str	r2, [sp, #36]	; 0x24
 8003d5e:	930f      	str	r3, [sp, #60]	; 0x3c
 8003d60:	b975      	cbnz	r5, 8003d80 <_dtoa_r+0x40>
 8003d62:	2010      	movs	r0, #16
 8003d64:	f000 fffc 	bl	8004d60 <malloc>
 8003d68:	4602      	mov	r2, r0
 8003d6a:	6260      	str	r0, [r4, #36]	; 0x24
 8003d6c:	b920      	cbnz	r0, 8003d78 <_dtoa_r+0x38>
 8003d6e:	4bb2      	ldr	r3, [pc, #712]	; (8004038 <_dtoa_r+0x2f8>)
 8003d70:	21ea      	movs	r1, #234	; 0xea
 8003d72:	48b2      	ldr	r0, [pc, #712]	; (800403c <_dtoa_r+0x2fc>)
 8003d74:	f001 fe02 	bl	800597c <__assert_func>
 8003d78:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8003d7c:	6005      	str	r5, [r0, #0]
 8003d7e:	60c5      	str	r5, [r0, #12]
 8003d80:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003d82:	6819      	ldr	r1, [r3, #0]
 8003d84:	b151      	cbz	r1, 8003d9c <_dtoa_r+0x5c>
 8003d86:	685a      	ldr	r2, [r3, #4]
 8003d88:	604a      	str	r2, [r1, #4]
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	4093      	lsls	r3, r2
 8003d8e:	608b      	str	r3, [r1, #8]
 8003d90:	4620      	mov	r0, r4
 8003d92:	f001 f83b 	bl	8004e0c <_Bfree>
 8003d96:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003d98:	2200      	movs	r2, #0
 8003d9a:	601a      	str	r2, [r3, #0]
 8003d9c:	1e3b      	subs	r3, r7, #0
 8003d9e:	bfb9      	ittee	lt
 8003da0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8003da4:	9303      	strlt	r3, [sp, #12]
 8003da6:	2300      	movge	r3, #0
 8003da8:	f8c8 3000 	strge.w	r3, [r8]
 8003dac:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8003db0:	4ba3      	ldr	r3, [pc, #652]	; (8004040 <_dtoa_r+0x300>)
 8003db2:	bfbc      	itt	lt
 8003db4:	2201      	movlt	r2, #1
 8003db6:	f8c8 2000 	strlt.w	r2, [r8]
 8003dba:	ea33 0309 	bics.w	r3, r3, r9
 8003dbe:	d11b      	bne.n	8003df8 <_dtoa_r+0xb8>
 8003dc0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003dc2:	f242 730f 	movw	r3, #9999	; 0x270f
 8003dc6:	6013      	str	r3, [r2, #0]
 8003dc8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8003dcc:	4333      	orrs	r3, r6
 8003dce:	f000 857a 	beq.w	80048c6 <_dtoa_r+0xb86>
 8003dd2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003dd4:	b963      	cbnz	r3, 8003df0 <_dtoa_r+0xb0>
 8003dd6:	4b9b      	ldr	r3, [pc, #620]	; (8004044 <_dtoa_r+0x304>)
 8003dd8:	e024      	b.n	8003e24 <_dtoa_r+0xe4>
 8003dda:	4b9b      	ldr	r3, [pc, #620]	; (8004048 <_dtoa_r+0x308>)
 8003ddc:	9300      	str	r3, [sp, #0]
 8003dde:	3308      	adds	r3, #8
 8003de0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003de2:	6013      	str	r3, [r2, #0]
 8003de4:	9800      	ldr	r0, [sp, #0]
 8003de6:	b015      	add	sp, #84	; 0x54
 8003de8:	ecbd 8b02 	vpop	{d8}
 8003dec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003df0:	4b94      	ldr	r3, [pc, #592]	; (8004044 <_dtoa_r+0x304>)
 8003df2:	9300      	str	r3, [sp, #0]
 8003df4:	3303      	adds	r3, #3
 8003df6:	e7f3      	b.n	8003de0 <_dtoa_r+0xa0>
 8003df8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	ec51 0b17 	vmov	r0, r1, d7
 8003e02:	2300      	movs	r3, #0
 8003e04:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8003e08:	f7fc fe5e 	bl	8000ac8 <__aeabi_dcmpeq>
 8003e0c:	4680      	mov	r8, r0
 8003e0e:	b158      	cbz	r0, 8003e28 <_dtoa_r+0xe8>
 8003e10:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003e12:	2301      	movs	r3, #1
 8003e14:	6013      	str	r3, [r2, #0]
 8003e16:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	f000 8551 	beq.w	80048c0 <_dtoa_r+0xb80>
 8003e1e:	488b      	ldr	r0, [pc, #556]	; (800404c <_dtoa_r+0x30c>)
 8003e20:	6018      	str	r0, [r3, #0]
 8003e22:	1e43      	subs	r3, r0, #1
 8003e24:	9300      	str	r3, [sp, #0]
 8003e26:	e7dd      	b.n	8003de4 <_dtoa_r+0xa4>
 8003e28:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8003e2c:	aa12      	add	r2, sp, #72	; 0x48
 8003e2e:	a913      	add	r1, sp, #76	; 0x4c
 8003e30:	4620      	mov	r0, r4
 8003e32:	f001 facd 	bl	80053d0 <__d2b>
 8003e36:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8003e3a:	4683      	mov	fp, r0
 8003e3c:	2d00      	cmp	r5, #0
 8003e3e:	d07c      	beq.n	8003f3a <_dtoa_r+0x1fa>
 8003e40:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003e42:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8003e46:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003e4a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8003e4e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8003e52:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8003e56:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8003e5a:	4b7d      	ldr	r3, [pc, #500]	; (8004050 <_dtoa_r+0x310>)
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	4630      	mov	r0, r6
 8003e60:	4639      	mov	r1, r7
 8003e62:	f7fc fa11 	bl	8000288 <__aeabi_dsub>
 8003e66:	a36e      	add	r3, pc, #440	; (adr r3, 8004020 <_dtoa_r+0x2e0>)
 8003e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e6c:	f7fc fbc4 	bl	80005f8 <__aeabi_dmul>
 8003e70:	a36d      	add	r3, pc, #436	; (adr r3, 8004028 <_dtoa_r+0x2e8>)
 8003e72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e76:	f7fc fa09 	bl	800028c <__adddf3>
 8003e7a:	4606      	mov	r6, r0
 8003e7c:	4628      	mov	r0, r5
 8003e7e:	460f      	mov	r7, r1
 8003e80:	f7fc fb50 	bl	8000524 <__aeabi_i2d>
 8003e84:	a36a      	add	r3, pc, #424	; (adr r3, 8004030 <_dtoa_r+0x2f0>)
 8003e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e8a:	f7fc fbb5 	bl	80005f8 <__aeabi_dmul>
 8003e8e:	4602      	mov	r2, r0
 8003e90:	460b      	mov	r3, r1
 8003e92:	4630      	mov	r0, r6
 8003e94:	4639      	mov	r1, r7
 8003e96:	f7fc f9f9 	bl	800028c <__adddf3>
 8003e9a:	4606      	mov	r6, r0
 8003e9c:	460f      	mov	r7, r1
 8003e9e:	f7fc fe5b 	bl	8000b58 <__aeabi_d2iz>
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	4682      	mov	sl, r0
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	4630      	mov	r0, r6
 8003eaa:	4639      	mov	r1, r7
 8003eac:	f7fc fe16 	bl	8000adc <__aeabi_dcmplt>
 8003eb0:	b148      	cbz	r0, 8003ec6 <_dtoa_r+0x186>
 8003eb2:	4650      	mov	r0, sl
 8003eb4:	f7fc fb36 	bl	8000524 <__aeabi_i2d>
 8003eb8:	4632      	mov	r2, r6
 8003eba:	463b      	mov	r3, r7
 8003ebc:	f7fc fe04 	bl	8000ac8 <__aeabi_dcmpeq>
 8003ec0:	b908      	cbnz	r0, 8003ec6 <_dtoa_r+0x186>
 8003ec2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003ec6:	f1ba 0f16 	cmp.w	sl, #22
 8003eca:	d854      	bhi.n	8003f76 <_dtoa_r+0x236>
 8003ecc:	4b61      	ldr	r3, [pc, #388]	; (8004054 <_dtoa_r+0x314>)
 8003ece:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8003ed2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ed6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8003eda:	f7fc fdff 	bl	8000adc <__aeabi_dcmplt>
 8003ede:	2800      	cmp	r0, #0
 8003ee0:	d04b      	beq.n	8003f7a <_dtoa_r+0x23a>
 8003ee2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	930e      	str	r3, [sp, #56]	; 0x38
 8003eea:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003eec:	1b5d      	subs	r5, r3, r5
 8003eee:	1e6b      	subs	r3, r5, #1
 8003ef0:	9304      	str	r3, [sp, #16]
 8003ef2:	bf43      	ittte	mi
 8003ef4:	2300      	movmi	r3, #0
 8003ef6:	f1c5 0801 	rsbmi	r8, r5, #1
 8003efa:	9304      	strmi	r3, [sp, #16]
 8003efc:	f04f 0800 	movpl.w	r8, #0
 8003f00:	f1ba 0f00 	cmp.w	sl, #0
 8003f04:	db3b      	blt.n	8003f7e <_dtoa_r+0x23e>
 8003f06:	9b04      	ldr	r3, [sp, #16]
 8003f08:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8003f0c:	4453      	add	r3, sl
 8003f0e:	9304      	str	r3, [sp, #16]
 8003f10:	2300      	movs	r3, #0
 8003f12:	9306      	str	r3, [sp, #24]
 8003f14:	9b05      	ldr	r3, [sp, #20]
 8003f16:	2b09      	cmp	r3, #9
 8003f18:	d869      	bhi.n	8003fee <_dtoa_r+0x2ae>
 8003f1a:	2b05      	cmp	r3, #5
 8003f1c:	bfc4      	itt	gt
 8003f1e:	3b04      	subgt	r3, #4
 8003f20:	9305      	strgt	r3, [sp, #20]
 8003f22:	9b05      	ldr	r3, [sp, #20]
 8003f24:	f1a3 0302 	sub.w	r3, r3, #2
 8003f28:	bfcc      	ite	gt
 8003f2a:	2500      	movgt	r5, #0
 8003f2c:	2501      	movle	r5, #1
 8003f2e:	2b03      	cmp	r3, #3
 8003f30:	d869      	bhi.n	8004006 <_dtoa_r+0x2c6>
 8003f32:	e8df f003 	tbb	[pc, r3]
 8003f36:	4e2c      	.short	0x4e2c
 8003f38:	5a4c      	.short	0x5a4c
 8003f3a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8003f3e:	441d      	add	r5, r3
 8003f40:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8003f44:	2b20      	cmp	r3, #32
 8003f46:	bfc1      	itttt	gt
 8003f48:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8003f4c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8003f50:	fa09 f303 	lslgt.w	r3, r9, r3
 8003f54:	fa26 f000 	lsrgt.w	r0, r6, r0
 8003f58:	bfda      	itte	le
 8003f5a:	f1c3 0320 	rsble	r3, r3, #32
 8003f5e:	fa06 f003 	lslle.w	r0, r6, r3
 8003f62:	4318      	orrgt	r0, r3
 8003f64:	f7fc face 	bl	8000504 <__aeabi_ui2d>
 8003f68:	2301      	movs	r3, #1
 8003f6a:	4606      	mov	r6, r0
 8003f6c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8003f70:	3d01      	subs	r5, #1
 8003f72:	9310      	str	r3, [sp, #64]	; 0x40
 8003f74:	e771      	b.n	8003e5a <_dtoa_r+0x11a>
 8003f76:	2301      	movs	r3, #1
 8003f78:	e7b6      	b.n	8003ee8 <_dtoa_r+0x1a8>
 8003f7a:	900e      	str	r0, [sp, #56]	; 0x38
 8003f7c:	e7b5      	b.n	8003eea <_dtoa_r+0x1aa>
 8003f7e:	f1ca 0300 	rsb	r3, sl, #0
 8003f82:	9306      	str	r3, [sp, #24]
 8003f84:	2300      	movs	r3, #0
 8003f86:	eba8 080a 	sub.w	r8, r8, sl
 8003f8a:	930d      	str	r3, [sp, #52]	; 0x34
 8003f8c:	e7c2      	b.n	8003f14 <_dtoa_r+0x1d4>
 8003f8e:	2300      	movs	r3, #0
 8003f90:	9308      	str	r3, [sp, #32]
 8003f92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	dc39      	bgt.n	800400c <_dtoa_r+0x2cc>
 8003f98:	f04f 0901 	mov.w	r9, #1
 8003f9c:	f8cd 9004 	str.w	r9, [sp, #4]
 8003fa0:	464b      	mov	r3, r9
 8003fa2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8003fa6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003fa8:	2200      	movs	r2, #0
 8003faa:	6042      	str	r2, [r0, #4]
 8003fac:	2204      	movs	r2, #4
 8003fae:	f102 0614 	add.w	r6, r2, #20
 8003fb2:	429e      	cmp	r6, r3
 8003fb4:	6841      	ldr	r1, [r0, #4]
 8003fb6:	d92f      	bls.n	8004018 <_dtoa_r+0x2d8>
 8003fb8:	4620      	mov	r0, r4
 8003fba:	f000 fee7 	bl	8004d8c <_Balloc>
 8003fbe:	9000      	str	r0, [sp, #0]
 8003fc0:	2800      	cmp	r0, #0
 8003fc2:	d14b      	bne.n	800405c <_dtoa_r+0x31c>
 8003fc4:	4b24      	ldr	r3, [pc, #144]	; (8004058 <_dtoa_r+0x318>)
 8003fc6:	4602      	mov	r2, r0
 8003fc8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8003fcc:	e6d1      	b.n	8003d72 <_dtoa_r+0x32>
 8003fce:	2301      	movs	r3, #1
 8003fd0:	e7de      	b.n	8003f90 <_dtoa_r+0x250>
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	9308      	str	r3, [sp, #32]
 8003fd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003fd8:	eb0a 0903 	add.w	r9, sl, r3
 8003fdc:	f109 0301 	add.w	r3, r9, #1
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	9301      	str	r3, [sp, #4]
 8003fe4:	bfb8      	it	lt
 8003fe6:	2301      	movlt	r3, #1
 8003fe8:	e7dd      	b.n	8003fa6 <_dtoa_r+0x266>
 8003fea:	2301      	movs	r3, #1
 8003fec:	e7f2      	b.n	8003fd4 <_dtoa_r+0x294>
 8003fee:	2501      	movs	r5, #1
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	9305      	str	r3, [sp, #20]
 8003ff4:	9508      	str	r5, [sp, #32]
 8003ff6:	f04f 39ff 	mov.w	r9, #4294967295
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	f8cd 9004 	str.w	r9, [sp, #4]
 8004000:	2312      	movs	r3, #18
 8004002:	9209      	str	r2, [sp, #36]	; 0x24
 8004004:	e7cf      	b.n	8003fa6 <_dtoa_r+0x266>
 8004006:	2301      	movs	r3, #1
 8004008:	9308      	str	r3, [sp, #32]
 800400a:	e7f4      	b.n	8003ff6 <_dtoa_r+0x2b6>
 800400c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8004010:	f8cd 9004 	str.w	r9, [sp, #4]
 8004014:	464b      	mov	r3, r9
 8004016:	e7c6      	b.n	8003fa6 <_dtoa_r+0x266>
 8004018:	3101      	adds	r1, #1
 800401a:	6041      	str	r1, [r0, #4]
 800401c:	0052      	lsls	r2, r2, #1
 800401e:	e7c6      	b.n	8003fae <_dtoa_r+0x26e>
 8004020:	636f4361 	.word	0x636f4361
 8004024:	3fd287a7 	.word	0x3fd287a7
 8004028:	8b60c8b3 	.word	0x8b60c8b3
 800402c:	3fc68a28 	.word	0x3fc68a28
 8004030:	509f79fb 	.word	0x509f79fb
 8004034:	3fd34413 	.word	0x3fd34413
 8004038:	08007229 	.word	0x08007229
 800403c:	08007240 	.word	0x08007240
 8004040:	7ff00000 	.word	0x7ff00000
 8004044:	08007225 	.word	0x08007225
 8004048:	0800721c 	.word	0x0800721c
 800404c:	080071f9 	.word	0x080071f9
 8004050:	3ff80000 	.word	0x3ff80000
 8004054:	08007398 	.word	0x08007398
 8004058:	0800729f 	.word	0x0800729f
 800405c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800405e:	9a00      	ldr	r2, [sp, #0]
 8004060:	601a      	str	r2, [r3, #0]
 8004062:	9b01      	ldr	r3, [sp, #4]
 8004064:	2b0e      	cmp	r3, #14
 8004066:	f200 80ad 	bhi.w	80041c4 <_dtoa_r+0x484>
 800406a:	2d00      	cmp	r5, #0
 800406c:	f000 80aa 	beq.w	80041c4 <_dtoa_r+0x484>
 8004070:	f1ba 0f00 	cmp.w	sl, #0
 8004074:	dd36      	ble.n	80040e4 <_dtoa_r+0x3a4>
 8004076:	4ac3      	ldr	r2, [pc, #780]	; (8004384 <_dtoa_r+0x644>)
 8004078:	f00a 030f 	and.w	r3, sl, #15
 800407c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004080:	ed93 7b00 	vldr	d7, [r3]
 8004084:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8004088:	ea4f 172a 	mov.w	r7, sl, asr #4
 800408c:	eeb0 8a47 	vmov.f32	s16, s14
 8004090:	eef0 8a67 	vmov.f32	s17, s15
 8004094:	d016      	beq.n	80040c4 <_dtoa_r+0x384>
 8004096:	4bbc      	ldr	r3, [pc, #752]	; (8004388 <_dtoa_r+0x648>)
 8004098:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800409c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80040a0:	f7fc fbd4 	bl	800084c <__aeabi_ddiv>
 80040a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80040a8:	f007 070f 	and.w	r7, r7, #15
 80040ac:	2503      	movs	r5, #3
 80040ae:	4eb6      	ldr	r6, [pc, #728]	; (8004388 <_dtoa_r+0x648>)
 80040b0:	b957      	cbnz	r7, 80040c8 <_dtoa_r+0x388>
 80040b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80040b6:	ec53 2b18 	vmov	r2, r3, d8
 80040ba:	f7fc fbc7 	bl	800084c <__aeabi_ddiv>
 80040be:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80040c2:	e029      	b.n	8004118 <_dtoa_r+0x3d8>
 80040c4:	2502      	movs	r5, #2
 80040c6:	e7f2      	b.n	80040ae <_dtoa_r+0x36e>
 80040c8:	07f9      	lsls	r1, r7, #31
 80040ca:	d508      	bpl.n	80040de <_dtoa_r+0x39e>
 80040cc:	ec51 0b18 	vmov	r0, r1, d8
 80040d0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80040d4:	f7fc fa90 	bl	80005f8 <__aeabi_dmul>
 80040d8:	ec41 0b18 	vmov	d8, r0, r1
 80040dc:	3501      	adds	r5, #1
 80040de:	107f      	asrs	r7, r7, #1
 80040e0:	3608      	adds	r6, #8
 80040e2:	e7e5      	b.n	80040b0 <_dtoa_r+0x370>
 80040e4:	f000 80a6 	beq.w	8004234 <_dtoa_r+0x4f4>
 80040e8:	f1ca 0600 	rsb	r6, sl, #0
 80040ec:	4ba5      	ldr	r3, [pc, #660]	; (8004384 <_dtoa_r+0x644>)
 80040ee:	4fa6      	ldr	r7, [pc, #664]	; (8004388 <_dtoa_r+0x648>)
 80040f0:	f006 020f 	and.w	r2, r6, #15
 80040f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80040f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040fc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004100:	f7fc fa7a 	bl	80005f8 <__aeabi_dmul>
 8004104:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004108:	1136      	asrs	r6, r6, #4
 800410a:	2300      	movs	r3, #0
 800410c:	2502      	movs	r5, #2
 800410e:	2e00      	cmp	r6, #0
 8004110:	f040 8085 	bne.w	800421e <_dtoa_r+0x4de>
 8004114:	2b00      	cmp	r3, #0
 8004116:	d1d2      	bne.n	80040be <_dtoa_r+0x37e>
 8004118:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800411a:	2b00      	cmp	r3, #0
 800411c:	f000 808c 	beq.w	8004238 <_dtoa_r+0x4f8>
 8004120:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8004124:	4b99      	ldr	r3, [pc, #612]	; (800438c <_dtoa_r+0x64c>)
 8004126:	2200      	movs	r2, #0
 8004128:	4630      	mov	r0, r6
 800412a:	4639      	mov	r1, r7
 800412c:	f7fc fcd6 	bl	8000adc <__aeabi_dcmplt>
 8004130:	2800      	cmp	r0, #0
 8004132:	f000 8081 	beq.w	8004238 <_dtoa_r+0x4f8>
 8004136:	9b01      	ldr	r3, [sp, #4]
 8004138:	2b00      	cmp	r3, #0
 800413a:	d07d      	beq.n	8004238 <_dtoa_r+0x4f8>
 800413c:	f1b9 0f00 	cmp.w	r9, #0
 8004140:	dd3c      	ble.n	80041bc <_dtoa_r+0x47c>
 8004142:	f10a 33ff 	add.w	r3, sl, #4294967295
 8004146:	9307      	str	r3, [sp, #28]
 8004148:	2200      	movs	r2, #0
 800414a:	4b91      	ldr	r3, [pc, #580]	; (8004390 <_dtoa_r+0x650>)
 800414c:	4630      	mov	r0, r6
 800414e:	4639      	mov	r1, r7
 8004150:	f7fc fa52 	bl	80005f8 <__aeabi_dmul>
 8004154:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004158:	3501      	adds	r5, #1
 800415a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800415e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8004162:	4628      	mov	r0, r5
 8004164:	f7fc f9de 	bl	8000524 <__aeabi_i2d>
 8004168:	4632      	mov	r2, r6
 800416a:	463b      	mov	r3, r7
 800416c:	f7fc fa44 	bl	80005f8 <__aeabi_dmul>
 8004170:	4b88      	ldr	r3, [pc, #544]	; (8004394 <_dtoa_r+0x654>)
 8004172:	2200      	movs	r2, #0
 8004174:	f7fc f88a 	bl	800028c <__adddf3>
 8004178:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800417c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004180:	9303      	str	r3, [sp, #12]
 8004182:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004184:	2b00      	cmp	r3, #0
 8004186:	d15c      	bne.n	8004242 <_dtoa_r+0x502>
 8004188:	4b83      	ldr	r3, [pc, #524]	; (8004398 <_dtoa_r+0x658>)
 800418a:	2200      	movs	r2, #0
 800418c:	4630      	mov	r0, r6
 800418e:	4639      	mov	r1, r7
 8004190:	f7fc f87a 	bl	8000288 <__aeabi_dsub>
 8004194:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004198:	4606      	mov	r6, r0
 800419a:	460f      	mov	r7, r1
 800419c:	f7fc fcbc 	bl	8000b18 <__aeabi_dcmpgt>
 80041a0:	2800      	cmp	r0, #0
 80041a2:	f040 8296 	bne.w	80046d2 <_dtoa_r+0x992>
 80041a6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80041aa:	4630      	mov	r0, r6
 80041ac:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80041b0:	4639      	mov	r1, r7
 80041b2:	f7fc fc93 	bl	8000adc <__aeabi_dcmplt>
 80041b6:	2800      	cmp	r0, #0
 80041b8:	f040 8288 	bne.w	80046cc <_dtoa_r+0x98c>
 80041bc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80041c0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80041c4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	f2c0 8158 	blt.w	800447c <_dtoa_r+0x73c>
 80041cc:	f1ba 0f0e 	cmp.w	sl, #14
 80041d0:	f300 8154 	bgt.w	800447c <_dtoa_r+0x73c>
 80041d4:	4b6b      	ldr	r3, [pc, #428]	; (8004384 <_dtoa_r+0x644>)
 80041d6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80041da:	e9d3 8900 	ldrd	r8, r9, [r3]
 80041de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	f280 80e3 	bge.w	80043ac <_dtoa_r+0x66c>
 80041e6:	9b01      	ldr	r3, [sp, #4]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	f300 80df 	bgt.w	80043ac <_dtoa_r+0x66c>
 80041ee:	f040 826d 	bne.w	80046cc <_dtoa_r+0x98c>
 80041f2:	4b69      	ldr	r3, [pc, #420]	; (8004398 <_dtoa_r+0x658>)
 80041f4:	2200      	movs	r2, #0
 80041f6:	4640      	mov	r0, r8
 80041f8:	4649      	mov	r1, r9
 80041fa:	f7fc f9fd 	bl	80005f8 <__aeabi_dmul>
 80041fe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004202:	f7fc fc7f 	bl	8000b04 <__aeabi_dcmpge>
 8004206:	9e01      	ldr	r6, [sp, #4]
 8004208:	4637      	mov	r7, r6
 800420a:	2800      	cmp	r0, #0
 800420c:	f040 8243 	bne.w	8004696 <_dtoa_r+0x956>
 8004210:	9d00      	ldr	r5, [sp, #0]
 8004212:	2331      	movs	r3, #49	; 0x31
 8004214:	f805 3b01 	strb.w	r3, [r5], #1
 8004218:	f10a 0a01 	add.w	sl, sl, #1
 800421c:	e23f      	b.n	800469e <_dtoa_r+0x95e>
 800421e:	07f2      	lsls	r2, r6, #31
 8004220:	d505      	bpl.n	800422e <_dtoa_r+0x4ee>
 8004222:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004226:	f7fc f9e7 	bl	80005f8 <__aeabi_dmul>
 800422a:	3501      	adds	r5, #1
 800422c:	2301      	movs	r3, #1
 800422e:	1076      	asrs	r6, r6, #1
 8004230:	3708      	adds	r7, #8
 8004232:	e76c      	b.n	800410e <_dtoa_r+0x3ce>
 8004234:	2502      	movs	r5, #2
 8004236:	e76f      	b.n	8004118 <_dtoa_r+0x3d8>
 8004238:	9b01      	ldr	r3, [sp, #4]
 800423a:	f8cd a01c 	str.w	sl, [sp, #28]
 800423e:	930c      	str	r3, [sp, #48]	; 0x30
 8004240:	e78d      	b.n	800415e <_dtoa_r+0x41e>
 8004242:	9900      	ldr	r1, [sp, #0]
 8004244:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004246:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004248:	4b4e      	ldr	r3, [pc, #312]	; (8004384 <_dtoa_r+0x644>)
 800424a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800424e:	4401      	add	r1, r0
 8004250:	9102      	str	r1, [sp, #8]
 8004252:	9908      	ldr	r1, [sp, #32]
 8004254:	eeb0 8a47 	vmov.f32	s16, s14
 8004258:	eef0 8a67 	vmov.f32	s17, s15
 800425c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004260:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004264:	2900      	cmp	r1, #0
 8004266:	d045      	beq.n	80042f4 <_dtoa_r+0x5b4>
 8004268:	494c      	ldr	r1, [pc, #304]	; (800439c <_dtoa_r+0x65c>)
 800426a:	2000      	movs	r0, #0
 800426c:	f7fc faee 	bl	800084c <__aeabi_ddiv>
 8004270:	ec53 2b18 	vmov	r2, r3, d8
 8004274:	f7fc f808 	bl	8000288 <__aeabi_dsub>
 8004278:	9d00      	ldr	r5, [sp, #0]
 800427a:	ec41 0b18 	vmov	d8, r0, r1
 800427e:	4639      	mov	r1, r7
 8004280:	4630      	mov	r0, r6
 8004282:	f7fc fc69 	bl	8000b58 <__aeabi_d2iz>
 8004286:	900c      	str	r0, [sp, #48]	; 0x30
 8004288:	f7fc f94c 	bl	8000524 <__aeabi_i2d>
 800428c:	4602      	mov	r2, r0
 800428e:	460b      	mov	r3, r1
 8004290:	4630      	mov	r0, r6
 8004292:	4639      	mov	r1, r7
 8004294:	f7fb fff8 	bl	8000288 <__aeabi_dsub>
 8004298:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800429a:	3330      	adds	r3, #48	; 0x30
 800429c:	f805 3b01 	strb.w	r3, [r5], #1
 80042a0:	ec53 2b18 	vmov	r2, r3, d8
 80042a4:	4606      	mov	r6, r0
 80042a6:	460f      	mov	r7, r1
 80042a8:	f7fc fc18 	bl	8000adc <__aeabi_dcmplt>
 80042ac:	2800      	cmp	r0, #0
 80042ae:	d165      	bne.n	800437c <_dtoa_r+0x63c>
 80042b0:	4632      	mov	r2, r6
 80042b2:	463b      	mov	r3, r7
 80042b4:	4935      	ldr	r1, [pc, #212]	; (800438c <_dtoa_r+0x64c>)
 80042b6:	2000      	movs	r0, #0
 80042b8:	f7fb ffe6 	bl	8000288 <__aeabi_dsub>
 80042bc:	ec53 2b18 	vmov	r2, r3, d8
 80042c0:	f7fc fc0c 	bl	8000adc <__aeabi_dcmplt>
 80042c4:	2800      	cmp	r0, #0
 80042c6:	f040 80b9 	bne.w	800443c <_dtoa_r+0x6fc>
 80042ca:	9b02      	ldr	r3, [sp, #8]
 80042cc:	429d      	cmp	r5, r3
 80042ce:	f43f af75 	beq.w	80041bc <_dtoa_r+0x47c>
 80042d2:	4b2f      	ldr	r3, [pc, #188]	; (8004390 <_dtoa_r+0x650>)
 80042d4:	ec51 0b18 	vmov	r0, r1, d8
 80042d8:	2200      	movs	r2, #0
 80042da:	f7fc f98d 	bl	80005f8 <__aeabi_dmul>
 80042de:	4b2c      	ldr	r3, [pc, #176]	; (8004390 <_dtoa_r+0x650>)
 80042e0:	ec41 0b18 	vmov	d8, r0, r1
 80042e4:	2200      	movs	r2, #0
 80042e6:	4630      	mov	r0, r6
 80042e8:	4639      	mov	r1, r7
 80042ea:	f7fc f985 	bl	80005f8 <__aeabi_dmul>
 80042ee:	4606      	mov	r6, r0
 80042f0:	460f      	mov	r7, r1
 80042f2:	e7c4      	b.n	800427e <_dtoa_r+0x53e>
 80042f4:	ec51 0b17 	vmov	r0, r1, d7
 80042f8:	f7fc f97e 	bl	80005f8 <__aeabi_dmul>
 80042fc:	9b02      	ldr	r3, [sp, #8]
 80042fe:	9d00      	ldr	r5, [sp, #0]
 8004300:	930c      	str	r3, [sp, #48]	; 0x30
 8004302:	ec41 0b18 	vmov	d8, r0, r1
 8004306:	4639      	mov	r1, r7
 8004308:	4630      	mov	r0, r6
 800430a:	f7fc fc25 	bl	8000b58 <__aeabi_d2iz>
 800430e:	9011      	str	r0, [sp, #68]	; 0x44
 8004310:	f7fc f908 	bl	8000524 <__aeabi_i2d>
 8004314:	4602      	mov	r2, r0
 8004316:	460b      	mov	r3, r1
 8004318:	4630      	mov	r0, r6
 800431a:	4639      	mov	r1, r7
 800431c:	f7fb ffb4 	bl	8000288 <__aeabi_dsub>
 8004320:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004322:	3330      	adds	r3, #48	; 0x30
 8004324:	f805 3b01 	strb.w	r3, [r5], #1
 8004328:	9b02      	ldr	r3, [sp, #8]
 800432a:	429d      	cmp	r5, r3
 800432c:	4606      	mov	r6, r0
 800432e:	460f      	mov	r7, r1
 8004330:	f04f 0200 	mov.w	r2, #0
 8004334:	d134      	bne.n	80043a0 <_dtoa_r+0x660>
 8004336:	4b19      	ldr	r3, [pc, #100]	; (800439c <_dtoa_r+0x65c>)
 8004338:	ec51 0b18 	vmov	r0, r1, d8
 800433c:	f7fb ffa6 	bl	800028c <__adddf3>
 8004340:	4602      	mov	r2, r0
 8004342:	460b      	mov	r3, r1
 8004344:	4630      	mov	r0, r6
 8004346:	4639      	mov	r1, r7
 8004348:	f7fc fbe6 	bl	8000b18 <__aeabi_dcmpgt>
 800434c:	2800      	cmp	r0, #0
 800434e:	d175      	bne.n	800443c <_dtoa_r+0x6fc>
 8004350:	ec53 2b18 	vmov	r2, r3, d8
 8004354:	4911      	ldr	r1, [pc, #68]	; (800439c <_dtoa_r+0x65c>)
 8004356:	2000      	movs	r0, #0
 8004358:	f7fb ff96 	bl	8000288 <__aeabi_dsub>
 800435c:	4602      	mov	r2, r0
 800435e:	460b      	mov	r3, r1
 8004360:	4630      	mov	r0, r6
 8004362:	4639      	mov	r1, r7
 8004364:	f7fc fbba 	bl	8000adc <__aeabi_dcmplt>
 8004368:	2800      	cmp	r0, #0
 800436a:	f43f af27 	beq.w	80041bc <_dtoa_r+0x47c>
 800436e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004370:	1e6b      	subs	r3, r5, #1
 8004372:	930c      	str	r3, [sp, #48]	; 0x30
 8004374:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004378:	2b30      	cmp	r3, #48	; 0x30
 800437a:	d0f8      	beq.n	800436e <_dtoa_r+0x62e>
 800437c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8004380:	e04a      	b.n	8004418 <_dtoa_r+0x6d8>
 8004382:	bf00      	nop
 8004384:	08007398 	.word	0x08007398
 8004388:	08007370 	.word	0x08007370
 800438c:	3ff00000 	.word	0x3ff00000
 8004390:	40240000 	.word	0x40240000
 8004394:	401c0000 	.word	0x401c0000
 8004398:	40140000 	.word	0x40140000
 800439c:	3fe00000 	.word	0x3fe00000
 80043a0:	4baf      	ldr	r3, [pc, #700]	; (8004660 <_dtoa_r+0x920>)
 80043a2:	f7fc f929 	bl	80005f8 <__aeabi_dmul>
 80043a6:	4606      	mov	r6, r0
 80043a8:	460f      	mov	r7, r1
 80043aa:	e7ac      	b.n	8004306 <_dtoa_r+0x5c6>
 80043ac:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80043b0:	9d00      	ldr	r5, [sp, #0]
 80043b2:	4642      	mov	r2, r8
 80043b4:	464b      	mov	r3, r9
 80043b6:	4630      	mov	r0, r6
 80043b8:	4639      	mov	r1, r7
 80043ba:	f7fc fa47 	bl	800084c <__aeabi_ddiv>
 80043be:	f7fc fbcb 	bl	8000b58 <__aeabi_d2iz>
 80043c2:	9002      	str	r0, [sp, #8]
 80043c4:	f7fc f8ae 	bl	8000524 <__aeabi_i2d>
 80043c8:	4642      	mov	r2, r8
 80043ca:	464b      	mov	r3, r9
 80043cc:	f7fc f914 	bl	80005f8 <__aeabi_dmul>
 80043d0:	4602      	mov	r2, r0
 80043d2:	460b      	mov	r3, r1
 80043d4:	4630      	mov	r0, r6
 80043d6:	4639      	mov	r1, r7
 80043d8:	f7fb ff56 	bl	8000288 <__aeabi_dsub>
 80043dc:	9e02      	ldr	r6, [sp, #8]
 80043de:	9f01      	ldr	r7, [sp, #4]
 80043e0:	3630      	adds	r6, #48	; 0x30
 80043e2:	f805 6b01 	strb.w	r6, [r5], #1
 80043e6:	9e00      	ldr	r6, [sp, #0]
 80043e8:	1bae      	subs	r6, r5, r6
 80043ea:	42b7      	cmp	r7, r6
 80043ec:	4602      	mov	r2, r0
 80043ee:	460b      	mov	r3, r1
 80043f0:	d137      	bne.n	8004462 <_dtoa_r+0x722>
 80043f2:	f7fb ff4b 	bl	800028c <__adddf3>
 80043f6:	4642      	mov	r2, r8
 80043f8:	464b      	mov	r3, r9
 80043fa:	4606      	mov	r6, r0
 80043fc:	460f      	mov	r7, r1
 80043fe:	f7fc fb8b 	bl	8000b18 <__aeabi_dcmpgt>
 8004402:	b9c8      	cbnz	r0, 8004438 <_dtoa_r+0x6f8>
 8004404:	4642      	mov	r2, r8
 8004406:	464b      	mov	r3, r9
 8004408:	4630      	mov	r0, r6
 800440a:	4639      	mov	r1, r7
 800440c:	f7fc fb5c 	bl	8000ac8 <__aeabi_dcmpeq>
 8004410:	b110      	cbz	r0, 8004418 <_dtoa_r+0x6d8>
 8004412:	9b02      	ldr	r3, [sp, #8]
 8004414:	07d9      	lsls	r1, r3, #31
 8004416:	d40f      	bmi.n	8004438 <_dtoa_r+0x6f8>
 8004418:	4620      	mov	r0, r4
 800441a:	4659      	mov	r1, fp
 800441c:	f000 fcf6 	bl	8004e0c <_Bfree>
 8004420:	2300      	movs	r3, #0
 8004422:	702b      	strb	r3, [r5, #0]
 8004424:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004426:	f10a 0001 	add.w	r0, sl, #1
 800442a:	6018      	str	r0, [r3, #0]
 800442c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800442e:	2b00      	cmp	r3, #0
 8004430:	f43f acd8 	beq.w	8003de4 <_dtoa_r+0xa4>
 8004434:	601d      	str	r5, [r3, #0]
 8004436:	e4d5      	b.n	8003de4 <_dtoa_r+0xa4>
 8004438:	f8cd a01c 	str.w	sl, [sp, #28]
 800443c:	462b      	mov	r3, r5
 800443e:	461d      	mov	r5, r3
 8004440:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004444:	2a39      	cmp	r2, #57	; 0x39
 8004446:	d108      	bne.n	800445a <_dtoa_r+0x71a>
 8004448:	9a00      	ldr	r2, [sp, #0]
 800444a:	429a      	cmp	r2, r3
 800444c:	d1f7      	bne.n	800443e <_dtoa_r+0x6fe>
 800444e:	9a07      	ldr	r2, [sp, #28]
 8004450:	9900      	ldr	r1, [sp, #0]
 8004452:	3201      	adds	r2, #1
 8004454:	9207      	str	r2, [sp, #28]
 8004456:	2230      	movs	r2, #48	; 0x30
 8004458:	700a      	strb	r2, [r1, #0]
 800445a:	781a      	ldrb	r2, [r3, #0]
 800445c:	3201      	adds	r2, #1
 800445e:	701a      	strb	r2, [r3, #0]
 8004460:	e78c      	b.n	800437c <_dtoa_r+0x63c>
 8004462:	4b7f      	ldr	r3, [pc, #508]	; (8004660 <_dtoa_r+0x920>)
 8004464:	2200      	movs	r2, #0
 8004466:	f7fc f8c7 	bl	80005f8 <__aeabi_dmul>
 800446a:	2200      	movs	r2, #0
 800446c:	2300      	movs	r3, #0
 800446e:	4606      	mov	r6, r0
 8004470:	460f      	mov	r7, r1
 8004472:	f7fc fb29 	bl	8000ac8 <__aeabi_dcmpeq>
 8004476:	2800      	cmp	r0, #0
 8004478:	d09b      	beq.n	80043b2 <_dtoa_r+0x672>
 800447a:	e7cd      	b.n	8004418 <_dtoa_r+0x6d8>
 800447c:	9a08      	ldr	r2, [sp, #32]
 800447e:	2a00      	cmp	r2, #0
 8004480:	f000 80c4 	beq.w	800460c <_dtoa_r+0x8cc>
 8004484:	9a05      	ldr	r2, [sp, #20]
 8004486:	2a01      	cmp	r2, #1
 8004488:	f300 80a8 	bgt.w	80045dc <_dtoa_r+0x89c>
 800448c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800448e:	2a00      	cmp	r2, #0
 8004490:	f000 80a0 	beq.w	80045d4 <_dtoa_r+0x894>
 8004494:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004498:	9e06      	ldr	r6, [sp, #24]
 800449a:	4645      	mov	r5, r8
 800449c:	9a04      	ldr	r2, [sp, #16]
 800449e:	2101      	movs	r1, #1
 80044a0:	441a      	add	r2, r3
 80044a2:	4620      	mov	r0, r4
 80044a4:	4498      	add	r8, r3
 80044a6:	9204      	str	r2, [sp, #16]
 80044a8:	f000 fd6c 	bl	8004f84 <__i2b>
 80044ac:	4607      	mov	r7, r0
 80044ae:	2d00      	cmp	r5, #0
 80044b0:	dd0b      	ble.n	80044ca <_dtoa_r+0x78a>
 80044b2:	9b04      	ldr	r3, [sp, #16]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	dd08      	ble.n	80044ca <_dtoa_r+0x78a>
 80044b8:	42ab      	cmp	r3, r5
 80044ba:	9a04      	ldr	r2, [sp, #16]
 80044bc:	bfa8      	it	ge
 80044be:	462b      	movge	r3, r5
 80044c0:	eba8 0803 	sub.w	r8, r8, r3
 80044c4:	1aed      	subs	r5, r5, r3
 80044c6:	1ad3      	subs	r3, r2, r3
 80044c8:	9304      	str	r3, [sp, #16]
 80044ca:	9b06      	ldr	r3, [sp, #24]
 80044cc:	b1fb      	cbz	r3, 800450e <_dtoa_r+0x7ce>
 80044ce:	9b08      	ldr	r3, [sp, #32]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	f000 809f 	beq.w	8004614 <_dtoa_r+0x8d4>
 80044d6:	2e00      	cmp	r6, #0
 80044d8:	dd11      	ble.n	80044fe <_dtoa_r+0x7be>
 80044da:	4639      	mov	r1, r7
 80044dc:	4632      	mov	r2, r6
 80044de:	4620      	mov	r0, r4
 80044e0:	f000 fe0c 	bl	80050fc <__pow5mult>
 80044e4:	465a      	mov	r2, fp
 80044e6:	4601      	mov	r1, r0
 80044e8:	4607      	mov	r7, r0
 80044ea:	4620      	mov	r0, r4
 80044ec:	f000 fd60 	bl	8004fb0 <__multiply>
 80044f0:	4659      	mov	r1, fp
 80044f2:	9007      	str	r0, [sp, #28]
 80044f4:	4620      	mov	r0, r4
 80044f6:	f000 fc89 	bl	8004e0c <_Bfree>
 80044fa:	9b07      	ldr	r3, [sp, #28]
 80044fc:	469b      	mov	fp, r3
 80044fe:	9b06      	ldr	r3, [sp, #24]
 8004500:	1b9a      	subs	r2, r3, r6
 8004502:	d004      	beq.n	800450e <_dtoa_r+0x7ce>
 8004504:	4659      	mov	r1, fp
 8004506:	4620      	mov	r0, r4
 8004508:	f000 fdf8 	bl	80050fc <__pow5mult>
 800450c:	4683      	mov	fp, r0
 800450e:	2101      	movs	r1, #1
 8004510:	4620      	mov	r0, r4
 8004512:	f000 fd37 	bl	8004f84 <__i2b>
 8004516:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004518:	2b00      	cmp	r3, #0
 800451a:	4606      	mov	r6, r0
 800451c:	dd7c      	ble.n	8004618 <_dtoa_r+0x8d8>
 800451e:	461a      	mov	r2, r3
 8004520:	4601      	mov	r1, r0
 8004522:	4620      	mov	r0, r4
 8004524:	f000 fdea 	bl	80050fc <__pow5mult>
 8004528:	9b05      	ldr	r3, [sp, #20]
 800452a:	2b01      	cmp	r3, #1
 800452c:	4606      	mov	r6, r0
 800452e:	dd76      	ble.n	800461e <_dtoa_r+0x8de>
 8004530:	2300      	movs	r3, #0
 8004532:	9306      	str	r3, [sp, #24]
 8004534:	6933      	ldr	r3, [r6, #16]
 8004536:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800453a:	6918      	ldr	r0, [r3, #16]
 800453c:	f000 fcd2 	bl	8004ee4 <__hi0bits>
 8004540:	f1c0 0020 	rsb	r0, r0, #32
 8004544:	9b04      	ldr	r3, [sp, #16]
 8004546:	4418      	add	r0, r3
 8004548:	f010 001f 	ands.w	r0, r0, #31
 800454c:	f000 8086 	beq.w	800465c <_dtoa_r+0x91c>
 8004550:	f1c0 0320 	rsb	r3, r0, #32
 8004554:	2b04      	cmp	r3, #4
 8004556:	dd7f      	ble.n	8004658 <_dtoa_r+0x918>
 8004558:	f1c0 001c 	rsb	r0, r0, #28
 800455c:	9b04      	ldr	r3, [sp, #16]
 800455e:	4403      	add	r3, r0
 8004560:	4480      	add	r8, r0
 8004562:	4405      	add	r5, r0
 8004564:	9304      	str	r3, [sp, #16]
 8004566:	f1b8 0f00 	cmp.w	r8, #0
 800456a:	dd05      	ble.n	8004578 <_dtoa_r+0x838>
 800456c:	4659      	mov	r1, fp
 800456e:	4642      	mov	r2, r8
 8004570:	4620      	mov	r0, r4
 8004572:	f000 fe1d 	bl	80051b0 <__lshift>
 8004576:	4683      	mov	fp, r0
 8004578:	9b04      	ldr	r3, [sp, #16]
 800457a:	2b00      	cmp	r3, #0
 800457c:	dd05      	ble.n	800458a <_dtoa_r+0x84a>
 800457e:	4631      	mov	r1, r6
 8004580:	461a      	mov	r2, r3
 8004582:	4620      	mov	r0, r4
 8004584:	f000 fe14 	bl	80051b0 <__lshift>
 8004588:	4606      	mov	r6, r0
 800458a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800458c:	2b00      	cmp	r3, #0
 800458e:	d069      	beq.n	8004664 <_dtoa_r+0x924>
 8004590:	4631      	mov	r1, r6
 8004592:	4658      	mov	r0, fp
 8004594:	f000 fe78 	bl	8005288 <__mcmp>
 8004598:	2800      	cmp	r0, #0
 800459a:	da63      	bge.n	8004664 <_dtoa_r+0x924>
 800459c:	2300      	movs	r3, #0
 800459e:	4659      	mov	r1, fp
 80045a0:	220a      	movs	r2, #10
 80045a2:	4620      	mov	r0, r4
 80045a4:	f000 fc54 	bl	8004e50 <__multadd>
 80045a8:	9b08      	ldr	r3, [sp, #32]
 80045aa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80045ae:	4683      	mov	fp, r0
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	f000 818f 	beq.w	80048d4 <_dtoa_r+0xb94>
 80045b6:	4639      	mov	r1, r7
 80045b8:	2300      	movs	r3, #0
 80045ba:	220a      	movs	r2, #10
 80045bc:	4620      	mov	r0, r4
 80045be:	f000 fc47 	bl	8004e50 <__multadd>
 80045c2:	f1b9 0f00 	cmp.w	r9, #0
 80045c6:	4607      	mov	r7, r0
 80045c8:	f300 808e 	bgt.w	80046e8 <_dtoa_r+0x9a8>
 80045cc:	9b05      	ldr	r3, [sp, #20]
 80045ce:	2b02      	cmp	r3, #2
 80045d0:	dc50      	bgt.n	8004674 <_dtoa_r+0x934>
 80045d2:	e089      	b.n	80046e8 <_dtoa_r+0x9a8>
 80045d4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80045d6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80045da:	e75d      	b.n	8004498 <_dtoa_r+0x758>
 80045dc:	9b01      	ldr	r3, [sp, #4]
 80045de:	1e5e      	subs	r6, r3, #1
 80045e0:	9b06      	ldr	r3, [sp, #24]
 80045e2:	42b3      	cmp	r3, r6
 80045e4:	bfbf      	itttt	lt
 80045e6:	9b06      	ldrlt	r3, [sp, #24]
 80045e8:	9606      	strlt	r6, [sp, #24]
 80045ea:	1af2      	sublt	r2, r6, r3
 80045ec:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80045ee:	bfb6      	itet	lt
 80045f0:	189b      	addlt	r3, r3, r2
 80045f2:	1b9e      	subge	r6, r3, r6
 80045f4:	930d      	strlt	r3, [sp, #52]	; 0x34
 80045f6:	9b01      	ldr	r3, [sp, #4]
 80045f8:	bfb8      	it	lt
 80045fa:	2600      	movlt	r6, #0
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	bfb5      	itete	lt
 8004600:	eba8 0503 	sublt.w	r5, r8, r3
 8004604:	9b01      	ldrge	r3, [sp, #4]
 8004606:	2300      	movlt	r3, #0
 8004608:	4645      	movge	r5, r8
 800460a:	e747      	b.n	800449c <_dtoa_r+0x75c>
 800460c:	9e06      	ldr	r6, [sp, #24]
 800460e:	9f08      	ldr	r7, [sp, #32]
 8004610:	4645      	mov	r5, r8
 8004612:	e74c      	b.n	80044ae <_dtoa_r+0x76e>
 8004614:	9a06      	ldr	r2, [sp, #24]
 8004616:	e775      	b.n	8004504 <_dtoa_r+0x7c4>
 8004618:	9b05      	ldr	r3, [sp, #20]
 800461a:	2b01      	cmp	r3, #1
 800461c:	dc18      	bgt.n	8004650 <_dtoa_r+0x910>
 800461e:	9b02      	ldr	r3, [sp, #8]
 8004620:	b9b3      	cbnz	r3, 8004650 <_dtoa_r+0x910>
 8004622:	9b03      	ldr	r3, [sp, #12]
 8004624:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004628:	b9a3      	cbnz	r3, 8004654 <_dtoa_r+0x914>
 800462a:	9b03      	ldr	r3, [sp, #12]
 800462c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004630:	0d1b      	lsrs	r3, r3, #20
 8004632:	051b      	lsls	r3, r3, #20
 8004634:	b12b      	cbz	r3, 8004642 <_dtoa_r+0x902>
 8004636:	9b04      	ldr	r3, [sp, #16]
 8004638:	3301      	adds	r3, #1
 800463a:	9304      	str	r3, [sp, #16]
 800463c:	f108 0801 	add.w	r8, r8, #1
 8004640:	2301      	movs	r3, #1
 8004642:	9306      	str	r3, [sp, #24]
 8004644:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004646:	2b00      	cmp	r3, #0
 8004648:	f47f af74 	bne.w	8004534 <_dtoa_r+0x7f4>
 800464c:	2001      	movs	r0, #1
 800464e:	e779      	b.n	8004544 <_dtoa_r+0x804>
 8004650:	2300      	movs	r3, #0
 8004652:	e7f6      	b.n	8004642 <_dtoa_r+0x902>
 8004654:	9b02      	ldr	r3, [sp, #8]
 8004656:	e7f4      	b.n	8004642 <_dtoa_r+0x902>
 8004658:	d085      	beq.n	8004566 <_dtoa_r+0x826>
 800465a:	4618      	mov	r0, r3
 800465c:	301c      	adds	r0, #28
 800465e:	e77d      	b.n	800455c <_dtoa_r+0x81c>
 8004660:	40240000 	.word	0x40240000
 8004664:	9b01      	ldr	r3, [sp, #4]
 8004666:	2b00      	cmp	r3, #0
 8004668:	dc38      	bgt.n	80046dc <_dtoa_r+0x99c>
 800466a:	9b05      	ldr	r3, [sp, #20]
 800466c:	2b02      	cmp	r3, #2
 800466e:	dd35      	ble.n	80046dc <_dtoa_r+0x99c>
 8004670:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8004674:	f1b9 0f00 	cmp.w	r9, #0
 8004678:	d10d      	bne.n	8004696 <_dtoa_r+0x956>
 800467a:	4631      	mov	r1, r6
 800467c:	464b      	mov	r3, r9
 800467e:	2205      	movs	r2, #5
 8004680:	4620      	mov	r0, r4
 8004682:	f000 fbe5 	bl	8004e50 <__multadd>
 8004686:	4601      	mov	r1, r0
 8004688:	4606      	mov	r6, r0
 800468a:	4658      	mov	r0, fp
 800468c:	f000 fdfc 	bl	8005288 <__mcmp>
 8004690:	2800      	cmp	r0, #0
 8004692:	f73f adbd 	bgt.w	8004210 <_dtoa_r+0x4d0>
 8004696:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004698:	9d00      	ldr	r5, [sp, #0]
 800469a:	ea6f 0a03 	mvn.w	sl, r3
 800469e:	f04f 0800 	mov.w	r8, #0
 80046a2:	4631      	mov	r1, r6
 80046a4:	4620      	mov	r0, r4
 80046a6:	f000 fbb1 	bl	8004e0c <_Bfree>
 80046aa:	2f00      	cmp	r7, #0
 80046ac:	f43f aeb4 	beq.w	8004418 <_dtoa_r+0x6d8>
 80046b0:	f1b8 0f00 	cmp.w	r8, #0
 80046b4:	d005      	beq.n	80046c2 <_dtoa_r+0x982>
 80046b6:	45b8      	cmp	r8, r7
 80046b8:	d003      	beq.n	80046c2 <_dtoa_r+0x982>
 80046ba:	4641      	mov	r1, r8
 80046bc:	4620      	mov	r0, r4
 80046be:	f000 fba5 	bl	8004e0c <_Bfree>
 80046c2:	4639      	mov	r1, r7
 80046c4:	4620      	mov	r0, r4
 80046c6:	f000 fba1 	bl	8004e0c <_Bfree>
 80046ca:	e6a5      	b.n	8004418 <_dtoa_r+0x6d8>
 80046cc:	2600      	movs	r6, #0
 80046ce:	4637      	mov	r7, r6
 80046d0:	e7e1      	b.n	8004696 <_dtoa_r+0x956>
 80046d2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80046d4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80046d8:	4637      	mov	r7, r6
 80046da:	e599      	b.n	8004210 <_dtoa_r+0x4d0>
 80046dc:	9b08      	ldr	r3, [sp, #32]
 80046de:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	f000 80fd 	beq.w	80048e2 <_dtoa_r+0xba2>
 80046e8:	2d00      	cmp	r5, #0
 80046ea:	dd05      	ble.n	80046f8 <_dtoa_r+0x9b8>
 80046ec:	4639      	mov	r1, r7
 80046ee:	462a      	mov	r2, r5
 80046f0:	4620      	mov	r0, r4
 80046f2:	f000 fd5d 	bl	80051b0 <__lshift>
 80046f6:	4607      	mov	r7, r0
 80046f8:	9b06      	ldr	r3, [sp, #24]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d05c      	beq.n	80047b8 <_dtoa_r+0xa78>
 80046fe:	6879      	ldr	r1, [r7, #4]
 8004700:	4620      	mov	r0, r4
 8004702:	f000 fb43 	bl	8004d8c <_Balloc>
 8004706:	4605      	mov	r5, r0
 8004708:	b928      	cbnz	r0, 8004716 <_dtoa_r+0x9d6>
 800470a:	4b80      	ldr	r3, [pc, #512]	; (800490c <_dtoa_r+0xbcc>)
 800470c:	4602      	mov	r2, r0
 800470e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8004712:	f7ff bb2e 	b.w	8003d72 <_dtoa_r+0x32>
 8004716:	693a      	ldr	r2, [r7, #16]
 8004718:	3202      	adds	r2, #2
 800471a:	0092      	lsls	r2, r2, #2
 800471c:	f107 010c 	add.w	r1, r7, #12
 8004720:	300c      	adds	r0, #12
 8004722:	f000 fb25 	bl	8004d70 <memcpy>
 8004726:	2201      	movs	r2, #1
 8004728:	4629      	mov	r1, r5
 800472a:	4620      	mov	r0, r4
 800472c:	f000 fd40 	bl	80051b0 <__lshift>
 8004730:	9b00      	ldr	r3, [sp, #0]
 8004732:	3301      	adds	r3, #1
 8004734:	9301      	str	r3, [sp, #4]
 8004736:	9b00      	ldr	r3, [sp, #0]
 8004738:	444b      	add	r3, r9
 800473a:	9307      	str	r3, [sp, #28]
 800473c:	9b02      	ldr	r3, [sp, #8]
 800473e:	f003 0301 	and.w	r3, r3, #1
 8004742:	46b8      	mov	r8, r7
 8004744:	9306      	str	r3, [sp, #24]
 8004746:	4607      	mov	r7, r0
 8004748:	9b01      	ldr	r3, [sp, #4]
 800474a:	4631      	mov	r1, r6
 800474c:	3b01      	subs	r3, #1
 800474e:	4658      	mov	r0, fp
 8004750:	9302      	str	r3, [sp, #8]
 8004752:	f7ff fa69 	bl	8003c28 <quorem>
 8004756:	4603      	mov	r3, r0
 8004758:	3330      	adds	r3, #48	; 0x30
 800475a:	9004      	str	r0, [sp, #16]
 800475c:	4641      	mov	r1, r8
 800475e:	4658      	mov	r0, fp
 8004760:	9308      	str	r3, [sp, #32]
 8004762:	f000 fd91 	bl	8005288 <__mcmp>
 8004766:	463a      	mov	r2, r7
 8004768:	4681      	mov	r9, r0
 800476a:	4631      	mov	r1, r6
 800476c:	4620      	mov	r0, r4
 800476e:	f000 fda7 	bl	80052c0 <__mdiff>
 8004772:	68c2      	ldr	r2, [r0, #12]
 8004774:	9b08      	ldr	r3, [sp, #32]
 8004776:	4605      	mov	r5, r0
 8004778:	bb02      	cbnz	r2, 80047bc <_dtoa_r+0xa7c>
 800477a:	4601      	mov	r1, r0
 800477c:	4658      	mov	r0, fp
 800477e:	f000 fd83 	bl	8005288 <__mcmp>
 8004782:	9b08      	ldr	r3, [sp, #32]
 8004784:	4602      	mov	r2, r0
 8004786:	4629      	mov	r1, r5
 8004788:	4620      	mov	r0, r4
 800478a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800478e:	f000 fb3d 	bl	8004e0c <_Bfree>
 8004792:	9b05      	ldr	r3, [sp, #20]
 8004794:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004796:	9d01      	ldr	r5, [sp, #4]
 8004798:	ea43 0102 	orr.w	r1, r3, r2
 800479c:	9b06      	ldr	r3, [sp, #24]
 800479e:	430b      	orrs	r3, r1
 80047a0:	9b08      	ldr	r3, [sp, #32]
 80047a2:	d10d      	bne.n	80047c0 <_dtoa_r+0xa80>
 80047a4:	2b39      	cmp	r3, #57	; 0x39
 80047a6:	d029      	beq.n	80047fc <_dtoa_r+0xabc>
 80047a8:	f1b9 0f00 	cmp.w	r9, #0
 80047ac:	dd01      	ble.n	80047b2 <_dtoa_r+0xa72>
 80047ae:	9b04      	ldr	r3, [sp, #16]
 80047b0:	3331      	adds	r3, #49	; 0x31
 80047b2:	9a02      	ldr	r2, [sp, #8]
 80047b4:	7013      	strb	r3, [r2, #0]
 80047b6:	e774      	b.n	80046a2 <_dtoa_r+0x962>
 80047b8:	4638      	mov	r0, r7
 80047ba:	e7b9      	b.n	8004730 <_dtoa_r+0x9f0>
 80047bc:	2201      	movs	r2, #1
 80047be:	e7e2      	b.n	8004786 <_dtoa_r+0xa46>
 80047c0:	f1b9 0f00 	cmp.w	r9, #0
 80047c4:	db06      	blt.n	80047d4 <_dtoa_r+0xa94>
 80047c6:	9905      	ldr	r1, [sp, #20]
 80047c8:	ea41 0909 	orr.w	r9, r1, r9
 80047cc:	9906      	ldr	r1, [sp, #24]
 80047ce:	ea59 0101 	orrs.w	r1, r9, r1
 80047d2:	d120      	bne.n	8004816 <_dtoa_r+0xad6>
 80047d4:	2a00      	cmp	r2, #0
 80047d6:	ddec      	ble.n	80047b2 <_dtoa_r+0xa72>
 80047d8:	4659      	mov	r1, fp
 80047da:	2201      	movs	r2, #1
 80047dc:	4620      	mov	r0, r4
 80047de:	9301      	str	r3, [sp, #4]
 80047e0:	f000 fce6 	bl	80051b0 <__lshift>
 80047e4:	4631      	mov	r1, r6
 80047e6:	4683      	mov	fp, r0
 80047e8:	f000 fd4e 	bl	8005288 <__mcmp>
 80047ec:	2800      	cmp	r0, #0
 80047ee:	9b01      	ldr	r3, [sp, #4]
 80047f0:	dc02      	bgt.n	80047f8 <_dtoa_r+0xab8>
 80047f2:	d1de      	bne.n	80047b2 <_dtoa_r+0xa72>
 80047f4:	07da      	lsls	r2, r3, #31
 80047f6:	d5dc      	bpl.n	80047b2 <_dtoa_r+0xa72>
 80047f8:	2b39      	cmp	r3, #57	; 0x39
 80047fa:	d1d8      	bne.n	80047ae <_dtoa_r+0xa6e>
 80047fc:	9a02      	ldr	r2, [sp, #8]
 80047fe:	2339      	movs	r3, #57	; 0x39
 8004800:	7013      	strb	r3, [r2, #0]
 8004802:	462b      	mov	r3, r5
 8004804:	461d      	mov	r5, r3
 8004806:	3b01      	subs	r3, #1
 8004808:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800480c:	2a39      	cmp	r2, #57	; 0x39
 800480e:	d050      	beq.n	80048b2 <_dtoa_r+0xb72>
 8004810:	3201      	adds	r2, #1
 8004812:	701a      	strb	r2, [r3, #0]
 8004814:	e745      	b.n	80046a2 <_dtoa_r+0x962>
 8004816:	2a00      	cmp	r2, #0
 8004818:	dd03      	ble.n	8004822 <_dtoa_r+0xae2>
 800481a:	2b39      	cmp	r3, #57	; 0x39
 800481c:	d0ee      	beq.n	80047fc <_dtoa_r+0xabc>
 800481e:	3301      	adds	r3, #1
 8004820:	e7c7      	b.n	80047b2 <_dtoa_r+0xa72>
 8004822:	9a01      	ldr	r2, [sp, #4]
 8004824:	9907      	ldr	r1, [sp, #28]
 8004826:	f802 3c01 	strb.w	r3, [r2, #-1]
 800482a:	428a      	cmp	r2, r1
 800482c:	d02a      	beq.n	8004884 <_dtoa_r+0xb44>
 800482e:	4659      	mov	r1, fp
 8004830:	2300      	movs	r3, #0
 8004832:	220a      	movs	r2, #10
 8004834:	4620      	mov	r0, r4
 8004836:	f000 fb0b 	bl	8004e50 <__multadd>
 800483a:	45b8      	cmp	r8, r7
 800483c:	4683      	mov	fp, r0
 800483e:	f04f 0300 	mov.w	r3, #0
 8004842:	f04f 020a 	mov.w	r2, #10
 8004846:	4641      	mov	r1, r8
 8004848:	4620      	mov	r0, r4
 800484a:	d107      	bne.n	800485c <_dtoa_r+0xb1c>
 800484c:	f000 fb00 	bl	8004e50 <__multadd>
 8004850:	4680      	mov	r8, r0
 8004852:	4607      	mov	r7, r0
 8004854:	9b01      	ldr	r3, [sp, #4]
 8004856:	3301      	adds	r3, #1
 8004858:	9301      	str	r3, [sp, #4]
 800485a:	e775      	b.n	8004748 <_dtoa_r+0xa08>
 800485c:	f000 faf8 	bl	8004e50 <__multadd>
 8004860:	4639      	mov	r1, r7
 8004862:	4680      	mov	r8, r0
 8004864:	2300      	movs	r3, #0
 8004866:	220a      	movs	r2, #10
 8004868:	4620      	mov	r0, r4
 800486a:	f000 faf1 	bl	8004e50 <__multadd>
 800486e:	4607      	mov	r7, r0
 8004870:	e7f0      	b.n	8004854 <_dtoa_r+0xb14>
 8004872:	f1b9 0f00 	cmp.w	r9, #0
 8004876:	9a00      	ldr	r2, [sp, #0]
 8004878:	bfcc      	ite	gt
 800487a:	464d      	movgt	r5, r9
 800487c:	2501      	movle	r5, #1
 800487e:	4415      	add	r5, r2
 8004880:	f04f 0800 	mov.w	r8, #0
 8004884:	4659      	mov	r1, fp
 8004886:	2201      	movs	r2, #1
 8004888:	4620      	mov	r0, r4
 800488a:	9301      	str	r3, [sp, #4]
 800488c:	f000 fc90 	bl	80051b0 <__lshift>
 8004890:	4631      	mov	r1, r6
 8004892:	4683      	mov	fp, r0
 8004894:	f000 fcf8 	bl	8005288 <__mcmp>
 8004898:	2800      	cmp	r0, #0
 800489a:	dcb2      	bgt.n	8004802 <_dtoa_r+0xac2>
 800489c:	d102      	bne.n	80048a4 <_dtoa_r+0xb64>
 800489e:	9b01      	ldr	r3, [sp, #4]
 80048a0:	07db      	lsls	r3, r3, #31
 80048a2:	d4ae      	bmi.n	8004802 <_dtoa_r+0xac2>
 80048a4:	462b      	mov	r3, r5
 80048a6:	461d      	mov	r5, r3
 80048a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80048ac:	2a30      	cmp	r2, #48	; 0x30
 80048ae:	d0fa      	beq.n	80048a6 <_dtoa_r+0xb66>
 80048b0:	e6f7      	b.n	80046a2 <_dtoa_r+0x962>
 80048b2:	9a00      	ldr	r2, [sp, #0]
 80048b4:	429a      	cmp	r2, r3
 80048b6:	d1a5      	bne.n	8004804 <_dtoa_r+0xac4>
 80048b8:	f10a 0a01 	add.w	sl, sl, #1
 80048bc:	2331      	movs	r3, #49	; 0x31
 80048be:	e779      	b.n	80047b4 <_dtoa_r+0xa74>
 80048c0:	4b13      	ldr	r3, [pc, #76]	; (8004910 <_dtoa_r+0xbd0>)
 80048c2:	f7ff baaf 	b.w	8003e24 <_dtoa_r+0xe4>
 80048c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	f47f aa86 	bne.w	8003dda <_dtoa_r+0x9a>
 80048ce:	4b11      	ldr	r3, [pc, #68]	; (8004914 <_dtoa_r+0xbd4>)
 80048d0:	f7ff baa8 	b.w	8003e24 <_dtoa_r+0xe4>
 80048d4:	f1b9 0f00 	cmp.w	r9, #0
 80048d8:	dc03      	bgt.n	80048e2 <_dtoa_r+0xba2>
 80048da:	9b05      	ldr	r3, [sp, #20]
 80048dc:	2b02      	cmp	r3, #2
 80048de:	f73f aec9 	bgt.w	8004674 <_dtoa_r+0x934>
 80048e2:	9d00      	ldr	r5, [sp, #0]
 80048e4:	4631      	mov	r1, r6
 80048e6:	4658      	mov	r0, fp
 80048e8:	f7ff f99e 	bl	8003c28 <quorem>
 80048ec:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80048f0:	f805 3b01 	strb.w	r3, [r5], #1
 80048f4:	9a00      	ldr	r2, [sp, #0]
 80048f6:	1aaa      	subs	r2, r5, r2
 80048f8:	4591      	cmp	r9, r2
 80048fa:	ddba      	ble.n	8004872 <_dtoa_r+0xb32>
 80048fc:	4659      	mov	r1, fp
 80048fe:	2300      	movs	r3, #0
 8004900:	220a      	movs	r2, #10
 8004902:	4620      	mov	r0, r4
 8004904:	f000 faa4 	bl	8004e50 <__multadd>
 8004908:	4683      	mov	fp, r0
 800490a:	e7eb      	b.n	80048e4 <_dtoa_r+0xba4>
 800490c:	0800729f 	.word	0x0800729f
 8004910:	080071f8 	.word	0x080071f8
 8004914:	0800721c 	.word	0x0800721c

08004918 <__sflush_r>:
 8004918:	898a      	ldrh	r2, [r1, #12]
 800491a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800491e:	4605      	mov	r5, r0
 8004920:	0710      	lsls	r0, r2, #28
 8004922:	460c      	mov	r4, r1
 8004924:	d458      	bmi.n	80049d8 <__sflush_r+0xc0>
 8004926:	684b      	ldr	r3, [r1, #4]
 8004928:	2b00      	cmp	r3, #0
 800492a:	dc05      	bgt.n	8004938 <__sflush_r+0x20>
 800492c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800492e:	2b00      	cmp	r3, #0
 8004930:	dc02      	bgt.n	8004938 <__sflush_r+0x20>
 8004932:	2000      	movs	r0, #0
 8004934:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004938:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800493a:	2e00      	cmp	r6, #0
 800493c:	d0f9      	beq.n	8004932 <__sflush_r+0x1a>
 800493e:	2300      	movs	r3, #0
 8004940:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004944:	682f      	ldr	r7, [r5, #0]
 8004946:	602b      	str	r3, [r5, #0]
 8004948:	d032      	beq.n	80049b0 <__sflush_r+0x98>
 800494a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800494c:	89a3      	ldrh	r3, [r4, #12]
 800494e:	075a      	lsls	r2, r3, #29
 8004950:	d505      	bpl.n	800495e <__sflush_r+0x46>
 8004952:	6863      	ldr	r3, [r4, #4]
 8004954:	1ac0      	subs	r0, r0, r3
 8004956:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004958:	b10b      	cbz	r3, 800495e <__sflush_r+0x46>
 800495a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800495c:	1ac0      	subs	r0, r0, r3
 800495e:	2300      	movs	r3, #0
 8004960:	4602      	mov	r2, r0
 8004962:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004964:	6a21      	ldr	r1, [r4, #32]
 8004966:	4628      	mov	r0, r5
 8004968:	47b0      	blx	r6
 800496a:	1c43      	adds	r3, r0, #1
 800496c:	89a3      	ldrh	r3, [r4, #12]
 800496e:	d106      	bne.n	800497e <__sflush_r+0x66>
 8004970:	6829      	ldr	r1, [r5, #0]
 8004972:	291d      	cmp	r1, #29
 8004974:	d82c      	bhi.n	80049d0 <__sflush_r+0xb8>
 8004976:	4a2a      	ldr	r2, [pc, #168]	; (8004a20 <__sflush_r+0x108>)
 8004978:	40ca      	lsrs	r2, r1
 800497a:	07d6      	lsls	r6, r2, #31
 800497c:	d528      	bpl.n	80049d0 <__sflush_r+0xb8>
 800497e:	2200      	movs	r2, #0
 8004980:	6062      	str	r2, [r4, #4]
 8004982:	04d9      	lsls	r1, r3, #19
 8004984:	6922      	ldr	r2, [r4, #16]
 8004986:	6022      	str	r2, [r4, #0]
 8004988:	d504      	bpl.n	8004994 <__sflush_r+0x7c>
 800498a:	1c42      	adds	r2, r0, #1
 800498c:	d101      	bne.n	8004992 <__sflush_r+0x7a>
 800498e:	682b      	ldr	r3, [r5, #0]
 8004990:	b903      	cbnz	r3, 8004994 <__sflush_r+0x7c>
 8004992:	6560      	str	r0, [r4, #84]	; 0x54
 8004994:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004996:	602f      	str	r7, [r5, #0]
 8004998:	2900      	cmp	r1, #0
 800499a:	d0ca      	beq.n	8004932 <__sflush_r+0x1a>
 800499c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80049a0:	4299      	cmp	r1, r3
 80049a2:	d002      	beq.n	80049aa <__sflush_r+0x92>
 80049a4:	4628      	mov	r0, r5
 80049a6:	f000 fd7f 	bl	80054a8 <_free_r>
 80049aa:	2000      	movs	r0, #0
 80049ac:	6360      	str	r0, [r4, #52]	; 0x34
 80049ae:	e7c1      	b.n	8004934 <__sflush_r+0x1c>
 80049b0:	6a21      	ldr	r1, [r4, #32]
 80049b2:	2301      	movs	r3, #1
 80049b4:	4628      	mov	r0, r5
 80049b6:	47b0      	blx	r6
 80049b8:	1c41      	adds	r1, r0, #1
 80049ba:	d1c7      	bne.n	800494c <__sflush_r+0x34>
 80049bc:	682b      	ldr	r3, [r5, #0]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d0c4      	beq.n	800494c <__sflush_r+0x34>
 80049c2:	2b1d      	cmp	r3, #29
 80049c4:	d001      	beq.n	80049ca <__sflush_r+0xb2>
 80049c6:	2b16      	cmp	r3, #22
 80049c8:	d101      	bne.n	80049ce <__sflush_r+0xb6>
 80049ca:	602f      	str	r7, [r5, #0]
 80049cc:	e7b1      	b.n	8004932 <__sflush_r+0x1a>
 80049ce:	89a3      	ldrh	r3, [r4, #12]
 80049d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80049d4:	81a3      	strh	r3, [r4, #12]
 80049d6:	e7ad      	b.n	8004934 <__sflush_r+0x1c>
 80049d8:	690f      	ldr	r7, [r1, #16]
 80049da:	2f00      	cmp	r7, #0
 80049dc:	d0a9      	beq.n	8004932 <__sflush_r+0x1a>
 80049de:	0793      	lsls	r3, r2, #30
 80049e0:	680e      	ldr	r6, [r1, #0]
 80049e2:	bf08      	it	eq
 80049e4:	694b      	ldreq	r3, [r1, #20]
 80049e6:	600f      	str	r7, [r1, #0]
 80049e8:	bf18      	it	ne
 80049ea:	2300      	movne	r3, #0
 80049ec:	eba6 0807 	sub.w	r8, r6, r7
 80049f0:	608b      	str	r3, [r1, #8]
 80049f2:	f1b8 0f00 	cmp.w	r8, #0
 80049f6:	dd9c      	ble.n	8004932 <__sflush_r+0x1a>
 80049f8:	6a21      	ldr	r1, [r4, #32]
 80049fa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80049fc:	4643      	mov	r3, r8
 80049fe:	463a      	mov	r2, r7
 8004a00:	4628      	mov	r0, r5
 8004a02:	47b0      	blx	r6
 8004a04:	2800      	cmp	r0, #0
 8004a06:	dc06      	bgt.n	8004a16 <__sflush_r+0xfe>
 8004a08:	89a3      	ldrh	r3, [r4, #12]
 8004a0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004a0e:	81a3      	strh	r3, [r4, #12]
 8004a10:	f04f 30ff 	mov.w	r0, #4294967295
 8004a14:	e78e      	b.n	8004934 <__sflush_r+0x1c>
 8004a16:	4407      	add	r7, r0
 8004a18:	eba8 0800 	sub.w	r8, r8, r0
 8004a1c:	e7e9      	b.n	80049f2 <__sflush_r+0xda>
 8004a1e:	bf00      	nop
 8004a20:	20400001 	.word	0x20400001

08004a24 <_fflush_r>:
 8004a24:	b538      	push	{r3, r4, r5, lr}
 8004a26:	690b      	ldr	r3, [r1, #16]
 8004a28:	4605      	mov	r5, r0
 8004a2a:	460c      	mov	r4, r1
 8004a2c:	b913      	cbnz	r3, 8004a34 <_fflush_r+0x10>
 8004a2e:	2500      	movs	r5, #0
 8004a30:	4628      	mov	r0, r5
 8004a32:	bd38      	pop	{r3, r4, r5, pc}
 8004a34:	b118      	cbz	r0, 8004a3e <_fflush_r+0x1a>
 8004a36:	6983      	ldr	r3, [r0, #24]
 8004a38:	b90b      	cbnz	r3, 8004a3e <_fflush_r+0x1a>
 8004a3a:	f000 f887 	bl	8004b4c <__sinit>
 8004a3e:	4b14      	ldr	r3, [pc, #80]	; (8004a90 <_fflush_r+0x6c>)
 8004a40:	429c      	cmp	r4, r3
 8004a42:	d11b      	bne.n	8004a7c <_fflush_r+0x58>
 8004a44:	686c      	ldr	r4, [r5, #4]
 8004a46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d0ef      	beq.n	8004a2e <_fflush_r+0xa>
 8004a4e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004a50:	07d0      	lsls	r0, r2, #31
 8004a52:	d404      	bmi.n	8004a5e <_fflush_r+0x3a>
 8004a54:	0599      	lsls	r1, r3, #22
 8004a56:	d402      	bmi.n	8004a5e <_fflush_r+0x3a>
 8004a58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004a5a:	f000 f91a 	bl	8004c92 <__retarget_lock_acquire_recursive>
 8004a5e:	4628      	mov	r0, r5
 8004a60:	4621      	mov	r1, r4
 8004a62:	f7ff ff59 	bl	8004918 <__sflush_r>
 8004a66:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004a68:	07da      	lsls	r2, r3, #31
 8004a6a:	4605      	mov	r5, r0
 8004a6c:	d4e0      	bmi.n	8004a30 <_fflush_r+0xc>
 8004a6e:	89a3      	ldrh	r3, [r4, #12]
 8004a70:	059b      	lsls	r3, r3, #22
 8004a72:	d4dd      	bmi.n	8004a30 <_fflush_r+0xc>
 8004a74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004a76:	f000 f90d 	bl	8004c94 <__retarget_lock_release_recursive>
 8004a7a:	e7d9      	b.n	8004a30 <_fflush_r+0xc>
 8004a7c:	4b05      	ldr	r3, [pc, #20]	; (8004a94 <_fflush_r+0x70>)
 8004a7e:	429c      	cmp	r4, r3
 8004a80:	d101      	bne.n	8004a86 <_fflush_r+0x62>
 8004a82:	68ac      	ldr	r4, [r5, #8]
 8004a84:	e7df      	b.n	8004a46 <_fflush_r+0x22>
 8004a86:	4b04      	ldr	r3, [pc, #16]	; (8004a98 <_fflush_r+0x74>)
 8004a88:	429c      	cmp	r4, r3
 8004a8a:	bf08      	it	eq
 8004a8c:	68ec      	ldreq	r4, [r5, #12]
 8004a8e:	e7da      	b.n	8004a46 <_fflush_r+0x22>
 8004a90:	080072d0 	.word	0x080072d0
 8004a94:	080072f0 	.word	0x080072f0
 8004a98:	080072b0 	.word	0x080072b0

08004a9c <std>:
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	b510      	push	{r4, lr}
 8004aa0:	4604      	mov	r4, r0
 8004aa2:	e9c0 3300 	strd	r3, r3, [r0]
 8004aa6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004aaa:	6083      	str	r3, [r0, #8]
 8004aac:	8181      	strh	r1, [r0, #12]
 8004aae:	6643      	str	r3, [r0, #100]	; 0x64
 8004ab0:	81c2      	strh	r2, [r0, #14]
 8004ab2:	6183      	str	r3, [r0, #24]
 8004ab4:	4619      	mov	r1, r3
 8004ab6:	2208      	movs	r2, #8
 8004ab8:	305c      	adds	r0, #92	; 0x5c
 8004aba:	f7fe faf5 	bl	80030a8 <memset>
 8004abe:	4b05      	ldr	r3, [pc, #20]	; (8004ad4 <std+0x38>)
 8004ac0:	6263      	str	r3, [r4, #36]	; 0x24
 8004ac2:	4b05      	ldr	r3, [pc, #20]	; (8004ad8 <std+0x3c>)
 8004ac4:	62a3      	str	r3, [r4, #40]	; 0x28
 8004ac6:	4b05      	ldr	r3, [pc, #20]	; (8004adc <std+0x40>)
 8004ac8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004aca:	4b05      	ldr	r3, [pc, #20]	; (8004ae0 <std+0x44>)
 8004acc:	6224      	str	r4, [r4, #32]
 8004ace:	6323      	str	r3, [r4, #48]	; 0x30
 8004ad0:	bd10      	pop	{r4, pc}
 8004ad2:	bf00      	nop
 8004ad4:	080058d1 	.word	0x080058d1
 8004ad8:	080058f3 	.word	0x080058f3
 8004adc:	0800592b 	.word	0x0800592b
 8004ae0:	0800594f 	.word	0x0800594f

08004ae4 <_cleanup_r>:
 8004ae4:	4901      	ldr	r1, [pc, #4]	; (8004aec <_cleanup_r+0x8>)
 8004ae6:	f000 b8af 	b.w	8004c48 <_fwalk_reent>
 8004aea:	bf00      	nop
 8004aec:	08004a25 	.word	0x08004a25

08004af0 <__sfmoreglue>:
 8004af0:	b570      	push	{r4, r5, r6, lr}
 8004af2:	1e4a      	subs	r2, r1, #1
 8004af4:	2568      	movs	r5, #104	; 0x68
 8004af6:	4355      	muls	r5, r2
 8004af8:	460e      	mov	r6, r1
 8004afa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004afe:	f000 fd23 	bl	8005548 <_malloc_r>
 8004b02:	4604      	mov	r4, r0
 8004b04:	b140      	cbz	r0, 8004b18 <__sfmoreglue+0x28>
 8004b06:	2100      	movs	r1, #0
 8004b08:	e9c0 1600 	strd	r1, r6, [r0]
 8004b0c:	300c      	adds	r0, #12
 8004b0e:	60a0      	str	r0, [r4, #8]
 8004b10:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004b14:	f7fe fac8 	bl	80030a8 <memset>
 8004b18:	4620      	mov	r0, r4
 8004b1a:	bd70      	pop	{r4, r5, r6, pc}

08004b1c <__sfp_lock_acquire>:
 8004b1c:	4801      	ldr	r0, [pc, #4]	; (8004b24 <__sfp_lock_acquire+0x8>)
 8004b1e:	f000 b8b8 	b.w	8004c92 <__retarget_lock_acquire_recursive>
 8004b22:	bf00      	nop
 8004b24:	2000091c 	.word	0x2000091c

08004b28 <__sfp_lock_release>:
 8004b28:	4801      	ldr	r0, [pc, #4]	; (8004b30 <__sfp_lock_release+0x8>)
 8004b2a:	f000 b8b3 	b.w	8004c94 <__retarget_lock_release_recursive>
 8004b2e:	bf00      	nop
 8004b30:	2000091c 	.word	0x2000091c

08004b34 <__sinit_lock_acquire>:
 8004b34:	4801      	ldr	r0, [pc, #4]	; (8004b3c <__sinit_lock_acquire+0x8>)
 8004b36:	f000 b8ac 	b.w	8004c92 <__retarget_lock_acquire_recursive>
 8004b3a:	bf00      	nop
 8004b3c:	20000917 	.word	0x20000917

08004b40 <__sinit_lock_release>:
 8004b40:	4801      	ldr	r0, [pc, #4]	; (8004b48 <__sinit_lock_release+0x8>)
 8004b42:	f000 b8a7 	b.w	8004c94 <__retarget_lock_release_recursive>
 8004b46:	bf00      	nop
 8004b48:	20000917 	.word	0x20000917

08004b4c <__sinit>:
 8004b4c:	b510      	push	{r4, lr}
 8004b4e:	4604      	mov	r4, r0
 8004b50:	f7ff fff0 	bl	8004b34 <__sinit_lock_acquire>
 8004b54:	69a3      	ldr	r3, [r4, #24]
 8004b56:	b11b      	cbz	r3, 8004b60 <__sinit+0x14>
 8004b58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b5c:	f7ff bff0 	b.w	8004b40 <__sinit_lock_release>
 8004b60:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004b64:	6523      	str	r3, [r4, #80]	; 0x50
 8004b66:	4b13      	ldr	r3, [pc, #76]	; (8004bb4 <__sinit+0x68>)
 8004b68:	4a13      	ldr	r2, [pc, #76]	; (8004bb8 <__sinit+0x6c>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	62a2      	str	r2, [r4, #40]	; 0x28
 8004b6e:	42a3      	cmp	r3, r4
 8004b70:	bf04      	itt	eq
 8004b72:	2301      	moveq	r3, #1
 8004b74:	61a3      	streq	r3, [r4, #24]
 8004b76:	4620      	mov	r0, r4
 8004b78:	f000 f820 	bl	8004bbc <__sfp>
 8004b7c:	6060      	str	r0, [r4, #4]
 8004b7e:	4620      	mov	r0, r4
 8004b80:	f000 f81c 	bl	8004bbc <__sfp>
 8004b84:	60a0      	str	r0, [r4, #8]
 8004b86:	4620      	mov	r0, r4
 8004b88:	f000 f818 	bl	8004bbc <__sfp>
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	60e0      	str	r0, [r4, #12]
 8004b90:	2104      	movs	r1, #4
 8004b92:	6860      	ldr	r0, [r4, #4]
 8004b94:	f7ff ff82 	bl	8004a9c <std>
 8004b98:	68a0      	ldr	r0, [r4, #8]
 8004b9a:	2201      	movs	r2, #1
 8004b9c:	2109      	movs	r1, #9
 8004b9e:	f7ff ff7d 	bl	8004a9c <std>
 8004ba2:	68e0      	ldr	r0, [r4, #12]
 8004ba4:	2202      	movs	r2, #2
 8004ba6:	2112      	movs	r1, #18
 8004ba8:	f7ff ff78 	bl	8004a9c <std>
 8004bac:	2301      	movs	r3, #1
 8004bae:	61a3      	str	r3, [r4, #24]
 8004bb0:	e7d2      	b.n	8004b58 <__sinit+0xc>
 8004bb2:	bf00      	nop
 8004bb4:	080071e4 	.word	0x080071e4
 8004bb8:	08004ae5 	.word	0x08004ae5

08004bbc <__sfp>:
 8004bbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bbe:	4607      	mov	r7, r0
 8004bc0:	f7ff ffac 	bl	8004b1c <__sfp_lock_acquire>
 8004bc4:	4b1e      	ldr	r3, [pc, #120]	; (8004c40 <__sfp+0x84>)
 8004bc6:	681e      	ldr	r6, [r3, #0]
 8004bc8:	69b3      	ldr	r3, [r6, #24]
 8004bca:	b913      	cbnz	r3, 8004bd2 <__sfp+0x16>
 8004bcc:	4630      	mov	r0, r6
 8004bce:	f7ff ffbd 	bl	8004b4c <__sinit>
 8004bd2:	3648      	adds	r6, #72	; 0x48
 8004bd4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004bd8:	3b01      	subs	r3, #1
 8004bda:	d503      	bpl.n	8004be4 <__sfp+0x28>
 8004bdc:	6833      	ldr	r3, [r6, #0]
 8004bde:	b30b      	cbz	r3, 8004c24 <__sfp+0x68>
 8004be0:	6836      	ldr	r6, [r6, #0]
 8004be2:	e7f7      	b.n	8004bd4 <__sfp+0x18>
 8004be4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004be8:	b9d5      	cbnz	r5, 8004c20 <__sfp+0x64>
 8004bea:	4b16      	ldr	r3, [pc, #88]	; (8004c44 <__sfp+0x88>)
 8004bec:	60e3      	str	r3, [r4, #12]
 8004bee:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004bf2:	6665      	str	r5, [r4, #100]	; 0x64
 8004bf4:	f000 f84c 	bl	8004c90 <__retarget_lock_init_recursive>
 8004bf8:	f7ff ff96 	bl	8004b28 <__sfp_lock_release>
 8004bfc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004c00:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004c04:	6025      	str	r5, [r4, #0]
 8004c06:	61a5      	str	r5, [r4, #24]
 8004c08:	2208      	movs	r2, #8
 8004c0a:	4629      	mov	r1, r5
 8004c0c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004c10:	f7fe fa4a 	bl	80030a8 <memset>
 8004c14:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004c18:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004c1c:	4620      	mov	r0, r4
 8004c1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c20:	3468      	adds	r4, #104	; 0x68
 8004c22:	e7d9      	b.n	8004bd8 <__sfp+0x1c>
 8004c24:	2104      	movs	r1, #4
 8004c26:	4638      	mov	r0, r7
 8004c28:	f7ff ff62 	bl	8004af0 <__sfmoreglue>
 8004c2c:	4604      	mov	r4, r0
 8004c2e:	6030      	str	r0, [r6, #0]
 8004c30:	2800      	cmp	r0, #0
 8004c32:	d1d5      	bne.n	8004be0 <__sfp+0x24>
 8004c34:	f7ff ff78 	bl	8004b28 <__sfp_lock_release>
 8004c38:	230c      	movs	r3, #12
 8004c3a:	603b      	str	r3, [r7, #0]
 8004c3c:	e7ee      	b.n	8004c1c <__sfp+0x60>
 8004c3e:	bf00      	nop
 8004c40:	080071e4 	.word	0x080071e4
 8004c44:	ffff0001 	.word	0xffff0001

08004c48 <_fwalk_reent>:
 8004c48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004c4c:	4606      	mov	r6, r0
 8004c4e:	4688      	mov	r8, r1
 8004c50:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004c54:	2700      	movs	r7, #0
 8004c56:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004c5a:	f1b9 0901 	subs.w	r9, r9, #1
 8004c5e:	d505      	bpl.n	8004c6c <_fwalk_reent+0x24>
 8004c60:	6824      	ldr	r4, [r4, #0]
 8004c62:	2c00      	cmp	r4, #0
 8004c64:	d1f7      	bne.n	8004c56 <_fwalk_reent+0xe>
 8004c66:	4638      	mov	r0, r7
 8004c68:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004c6c:	89ab      	ldrh	r3, [r5, #12]
 8004c6e:	2b01      	cmp	r3, #1
 8004c70:	d907      	bls.n	8004c82 <_fwalk_reent+0x3a>
 8004c72:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004c76:	3301      	adds	r3, #1
 8004c78:	d003      	beq.n	8004c82 <_fwalk_reent+0x3a>
 8004c7a:	4629      	mov	r1, r5
 8004c7c:	4630      	mov	r0, r6
 8004c7e:	47c0      	blx	r8
 8004c80:	4307      	orrs	r7, r0
 8004c82:	3568      	adds	r5, #104	; 0x68
 8004c84:	e7e9      	b.n	8004c5a <_fwalk_reent+0x12>
	...

08004c88 <_localeconv_r>:
 8004c88:	4800      	ldr	r0, [pc, #0]	; (8004c8c <_localeconv_r+0x4>)
 8004c8a:	4770      	bx	lr
 8004c8c:	20000164 	.word	0x20000164

08004c90 <__retarget_lock_init_recursive>:
 8004c90:	4770      	bx	lr

08004c92 <__retarget_lock_acquire_recursive>:
 8004c92:	4770      	bx	lr

08004c94 <__retarget_lock_release_recursive>:
 8004c94:	4770      	bx	lr

08004c96 <__swhatbuf_r>:
 8004c96:	b570      	push	{r4, r5, r6, lr}
 8004c98:	460e      	mov	r6, r1
 8004c9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c9e:	2900      	cmp	r1, #0
 8004ca0:	b096      	sub	sp, #88	; 0x58
 8004ca2:	4614      	mov	r4, r2
 8004ca4:	461d      	mov	r5, r3
 8004ca6:	da07      	bge.n	8004cb8 <__swhatbuf_r+0x22>
 8004ca8:	2300      	movs	r3, #0
 8004caa:	602b      	str	r3, [r5, #0]
 8004cac:	89b3      	ldrh	r3, [r6, #12]
 8004cae:	061a      	lsls	r2, r3, #24
 8004cb0:	d410      	bmi.n	8004cd4 <__swhatbuf_r+0x3e>
 8004cb2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004cb6:	e00e      	b.n	8004cd6 <__swhatbuf_r+0x40>
 8004cb8:	466a      	mov	r2, sp
 8004cba:	f000 fe9f 	bl	80059fc <_fstat_r>
 8004cbe:	2800      	cmp	r0, #0
 8004cc0:	dbf2      	blt.n	8004ca8 <__swhatbuf_r+0x12>
 8004cc2:	9a01      	ldr	r2, [sp, #4]
 8004cc4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004cc8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004ccc:	425a      	negs	r2, r3
 8004cce:	415a      	adcs	r2, r3
 8004cd0:	602a      	str	r2, [r5, #0]
 8004cd2:	e7ee      	b.n	8004cb2 <__swhatbuf_r+0x1c>
 8004cd4:	2340      	movs	r3, #64	; 0x40
 8004cd6:	2000      	movs	r0, #0
 8004cd8:	6023      	str	r3, [r4, #0]
 8004cda:	b016      	add	sp, #88	; 0x58
 8004cdc:	bd70      	pop	{r4, r5, r6, pc}
	...

08004ce0 <__smakebuf_r>:
 8004ce0:	898b      	ldrh	r3, [r1, #12]
 8004ce2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004ce4:	079d      	lsls	r5, r3, #30
 8004ce6:	4606      	mov	r6, r0
 8004ce8:	460c      	mov	r4, r1
 8004cea:	d507      	bpl.n	8004cfc <__smakebuf_r+0x1c>
 8004cec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004cf0:	6023      	str	r3, [r4, #0]
 8004cf2:	6123      	str	r3, [r4, #16]
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	6163      	str	r3, [r4, #20]
 8004cf8:	b002      	add	sp, #8
 8004cfa:	bd70      	pop	{r4, r5, r6, pc}
 8004cfc:	ab01      	add	r3, sp, #4
 8004cfe:	466a      	mov	r2, sp
 8004d00:	f7ff ffc9 	bl	8004c96 <__swhatbuf_r>
 8004d04:	9900      	ldr	r1, [sp, #0]
 8004d06:	4605      	mov	r5, r0
 8004d08:	4630      	mov	r0, r6
 8004d0a:	f000 fc1d 	bl	8005548 <_malloc_r>
 8004d0e:	b948      	cbnz	r0, 8004d24 <__smakebuf_r+0x44>
 8004d10:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d14:	059a      	lsls	r2, r3, #22
 8004d16:	d4ef      	bmi.n	8004cf8 <__smakebuf_r+0x18>
 8004d18:	f023 0303 	bic.w	r3, r3, #3
 8004d1c:	f043 0302 	orr.w	r3, r3, #2
 8004d20:	81a3      	strh	r3, [r4, #12]
 8004d22:	e7e3      	b.n	8004cec <__smakebuf_r+0xc>
 8004d24:	4b0d      	ldr	r3, [pc, #52]	; (8004d5c <__smakebuf_r+0x7c>)
 8004d26:	62b3      	str	r3, [r6, #40]	; 0x28
 8004d28:	89a3      	ldrh	r3, [r4, #12]
 8004d2a:	6020      	str	r0, [r4, #0]
 8004d2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d30:	81a3      	strh	r3, [r4, #12]
 8004d32:	9b00      	ldr	r3, [sp, #0]
 8004d34:	6163      	str	r3, [r4, #20]
 8004d36:	9b01      	ldr	r3, [sp, #4]
 8004d38:	6120      	str	r0, [r4, #16]
 8004d3a:	b15b      	cbz	r3, 8004d54 <__smakebuf_r+0x74>
 8004d3c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004d40:	4630      	mov	r0, r6
 8004d42:	f000 fe6d 	bl	8005a20 <_isatty_r>
 8004d46:	b128      	cbz	r0, 8004d54 <__smakebuf_r+0x74>
 8004d48:	89a3      	ldrh	r3, [r4, #12]
 8004d4a:	f023 0303 	bic.w	r3, r3, #3
 8004d4e:	f043 0301 	orr.w	r3, r3, #1
 8004d52:	81a3      	strh	r3, [r4, #12]
 8004d54:	89a0      	ldrh	r0, [r4, #12]
 8004d56:	4305      	orrs	r5, r0
 8004d58:	81a5      	strh	r5, [r4, #12]
 8004d5a:	e7cd      	b.n	8004cf8 <__smakebuf_r+0x18>
 8004d5c:	08004ae5 	.word	0x08004ae5

08004d60 <malloc>:
 8004d60:	4b02      	ldr	r3, [pc, #8]	; (8004d6c <malloc+0xc>)
 8004d62:	4601      	mov	r1, r0
 8004d64:	6818      	ldr	r0, [r3, #0]
 8004d66:	f000 bbef 	b.w	8005548 <_malloc_r>
 8004d6a:	bf00      	nop
 8004d6c:	20000010 	.word	0x20000010

08004d70 <memcpy>:
 8004d70:	440a      	add	r2, r1
 8004d72:	4291      	cmp	r1, r2
 8004d74:	f100 33ff 	add.w	r3, r0, #4294967295
 8004d78:	d100      	bne.n	8004d7c <memcpy+0xc>
 8004d7a:	4770      	bx	lr
 8004d7c:	b510      	push	{r4, lr}
 8004d7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004d82:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004d86:	4291      	cmp	r1, r2
 8004d88:	d1f9      	bne.n	8004d7e <memcpy+0xe>
 8004d8a:	bd10      	pop	{r4, pc}

08004d8c <_Balloc>:
 8004d8c:	b570      	push	{r4, r5, r6, lr}
 8004d8e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004d90:	4604      	mov	r4, r0
 8004d92:	460d      	mov	r5, r1
 8004d94:	b976      	cbnz	r6, 8004db4 <_Balloc+0x28>
 8004d96:	2010      	movs	r0, #16
 8004d98:	f7ff ffe2 	bl	8004d60 <malloc>
 8004d9c:	4602      	mov	r2, r0
 8004d9e:	6260      	str	r0, [r4, #36]	; 0x24
 8004da0:	b920      	cbnz	r0, 8004dac <_Balloc+0x20>
 8004da2:	4b18      	ldr	r3, [pc, #96]	; (8004e04 <_Balloc+0x78>)
 8004da4:	4818      	ldr	r0, [pc, #96]	; (8004e08 <_Balloc+0x7c>)
 8004da6:	2166      	movs	r1, #102	; 0x66
 8004da8:	f000 fde8 	bl	800597c <__assert_func>
 8004dac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004db0:	6006      	str	r6, [r0, #0]
 8004db2:	60c6      	str	r6, [r0, #12]
 8004db4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004db6:	68f3      	ldr	r3, [r6, #12]
 8004db8:	b183      	cbz	r3, 8004ddc <_Balloc+0x50>
 8004dba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004dbc:	68db      	ldr	r3, [r3, #12]
 8004dbe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004dc2:	b9b8      	cbnz	r0, 8004df4 <_Balloc+0x68>
 8004dc4:	2101      	movs	r1, #1
 8004dc6:	fa01 f605 	lsl.w	r6, r1, r5
 8004dca:	1d72      	adds	r2, r6, #5
 8004dcc:	0092      	lsls	r2, r2, #2
 8004dce:	4620      	mov	r0, r4
 8004dd0:	f000 fb5a 	bl	8005488 <_calloc_r>
 8004dd4:	b160      	cbz	r0, 8004df0 <_Balloc+0x64>
 8004dd6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004dda:	e00e      	b.n	8004dfa <_Balloc+0x6e>
 8004ddc:	2221      	movs	r2, #33	; 0x21
 8004dde:	2104      	movs	r1, #4
 8004de0:	4620      	mov	r0, r4
 8004de2:	f000 fb51 	bl	8005488 <_calloc_r>
 8004de6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004de8:	60f0      	str	r0, [r6, #12]
 8004dea:	68db      	ldr	r3, [r3, #12]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d1e4      	bne.n	8004dba <_Balloc+0x2e>
 8004df0:	2000      	movs	r0, #0
 8004df2:	bd70      	pop	{r4, r5, r6, pc}
 8004df4:	6802      	ldr	r2, [r0, #0]
 8004df6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004e00:	e7f7      	b.n	8004df2 <_Balloc+0x66>
 8004e02:	bf00      	nop
 8004e04:	08007229 	.word	0x08007229
 8004e08:	08007310 	.word	0x08007310

08004e0c <_Bfree>:
 8004e0c:	b570      	push	{r4, r5, r6, lr}
 8004e0e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004e10:	4605      	mov	r5, r0
 8004e12:	460c      	mov	r4, r1
 8004e14:	b976      	cbnz	r6, 8004e34 <_Bfree+0x28>
 8004e16:	2010      	movs	r0, #16
 8004e18:	f7ff ffa2 	bl	8004d60 <malloc>
 8004e1c:	4602      	mov	r2, r0
 8004e1e:	6268      	str	r0, [r5, #36]	; 0x24
 8004e20:	b920      	cbnz	r0, 8004e2c <_Bfree+0x20>
 8004e22:	4b09      	ldr	r3, [pc, #36]	; (8004e48 <_Bfree+0x3c>)
 8004e24:	4809      	ldr	r0, [pc, #36]	; (8004e4c <_Bfree+0x40>)
 8004e26:	218a      	movs	r1, #138	; 0x8a
 8004e28:	f000 fda8 	bl	800597c <__assert_func>
 8004e2c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004e30:	6006      	str	r6, [r0, #0]
 8004e32:	60c6      	str	r6, [r0, #12]
 8004e34:	b13c      	cbz	r4, 8004e46 <_Bfree+0x3a>
 8004e36:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004e38:	6862      	ldr	r2, [r4, #4]
 8004e3a:	68db      	ldr	r3, [r3, #12]
 8004e3c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004e40:	6021      	str	r1, [r4, #0]
 8004e42:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004e46:	bd70      	pop	{r4, r5, r6, pc}
 8004e48:	08007229 	.word	0x08007229
 8004e4c:	08007310 	.word	0x08007310

08004e50 <__multadd>:
 8004e50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e54:	690e      	ldr	r6, [r1, #16]
 8004e56:	4607      	mov	r7, r0
 8004e58:	4698      	mov	r8, r3
 8004e5a:	460c      	mov	r4, r1
 8004e5c:	f101 0014 	add.w	r0, r1, #20
 8004e60:	2300      	movs	r3, #0
 8004e62:	6805      	ldr	r5, [r0, #0]
 8004e64:	b2a9      	uxth	r1, r5
 8004e66:	fb02 8101 	mla	r1, r2, r1, r8
 8004e6a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8004e6e:	0c2d      	lsrs	r5, r5, #16
 8004e70:	fb02 c505 	mla	r5, r2, r5, ip
 8004e74:	b289      	uxth	r1, r1
 8004e76:	3301      	adds	r3, #1
 8004e78:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8004e7c:	429e      	cmp	r6, r3
 8004e7e:	f840 1b04 	str.w	r1, [r0], #4
 8004e82:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8004e86:	dcec      	bgt.n	8004e62 <__multadd+0x12>
 8004e88:	f1b8 0f00 	cmp.w	r8, #0
 8004e8c:	d022      	beq.n	8004ed4 <__multadd+0x84>
 8004e8e:	68a3      	ldr	r3, [r4, #8]
 8004e90:	42b3      	cmp	r3, r6
 8004e92:	dc19      	bgt.n	8004ec8 <__multadd+0x78>
 8004e94:	6861      	ldr	r1, [r4, #4]
 8004e96:	4638      	mov	r0, r7
 8004e98:	3101      	adds	r1, #1
 8004e9a:	f7ff ff77 	bl	8004d8c <_Balloc>
 8004e9e:	4605      	mov	r5, r0
 8004ea0:	b928      	cbnz	r0, 8004eae <__multadd+0x5e>
 8004ea2:	4602      	mov	r2, r0
 8004ea4:	4b0d      	ldr	r3, [pc, #52]	; (8004edc <__multadd+0x8c>)
 8004ea6:	480e      	ldr	r0, [pc, #56]	; (8004ee0 <__multadd+0x90>)
 8004ea8:	21b5      	movs	r1, #181	; 0xb5
 8004eaa:	f000 fd67 	bl	800597c <__assert_func>
 8004eae:	6922      	ldr	r2, [r4, #16]
 8004eb0:	3202      	adds	r2, #2
 8004eb2:	f104 010c 	add.w	r1, r4, #12
 8004eb6:	0092      	lsls	r2, r2, #2
 8004eb8:	300c      	adds	r0, #12
 8004eba:	f7ff ff59 	bl	8004d70 <memcpy>
 8004ebe:	4621      	mov	r1, r4
 8004ec0:	4638      	mov	r0, r7
 8004ec2:	f7ff ffa3 	bl	8004e0c <_Bfree>
 8004ec6:	462c      	mov	r4, r5
 8004ec8:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8004ecc:	3601      	adds	r6, #1
 8004ece:	f8c3 8014 	str.w	r8, [r3, #20]
 8004ed2:	6126      	str	r6, [r4, #16]
 8004ed4:	4620      	mov	r0, r4
 8004ed6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004eda:	bf00      	nop
 8004edc:	0800729f 	.word	0x0800729f
 8004ee0:	08007310 	.word	0x08007310

08004ee4 <__hi0bits>:
 8004ee4:	0c03      	lsrs	r3, r0, #16
 8004ee6:	041b      	lsls	r3, r3, #16
 8004ee8:	b9d3      	cbnz	r3, 8004f20 <__hi0bits+0x3c>
 8004eea:	0400      	lsls	r0, r0, #16
 8004eec:	2310      	movs	r3, #16
 8004eee:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8004ef2:	bf04      	itt	eq
 8004ef4:	0200      	lsleq	r0, r0, #8
 8004ef6:	3308      	addeq	r3, #8
 8004ef8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8004efc:	bf04      	itt	eq
 8004efe:	0100      	lsleq	r0, r0, #4
 8004f00:	3304      	addeq	r3, #4
 8004f02:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8004f06:	bf04      	itt	eq
 8004f08:	0080      	lsleq	r0, r0, #2
 8004f0a:	3302      	addeq	r3, #2
 8004f0c:	2800      	cmp	r0, #0
 8004f0e:	db05      	blt.n	8004f1c <__hi0bits+0x38>
 8004f10:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8004f14:	f103 0301 	add.w	r3, r3, #1
 8004f18:	bf08      	it	eq
 8004f1a:	2320      	moveq	r3, #32
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	4770      	bx	lr
 8004f20:	2300      	movs	r3, #0
 8004f22:	e7e4      	b.n	8004eee <__hi0bits+0xa>

08004f24 <__lo0bits>:
 8004f24:	6803      	ldr	r3, [r0, #0]
 8004f26:	f013 0207 	ands.w	r2, r3, #7
 8004f2a:	4601      	mov	r1, r0
 8004f2c:	d00b      	beq.n	8004f46 <__lo0bits+0x22>
 8004f2e:	07da      	lsls	r2, r3, #31
 8004f30:	d424      	bmi.n	8004f7c <__lo0bits+0x58>
 8004f32:	0798      	lsls	r0, r3, #30
 8004f34:	bf49      	itett	mi
 8004f36:	085b      	lsrmi	r3, r3, #1
 8004f38:	089b      	lsrpl	r3, r3, #2
 8004f3a:	2001      	movmi	r0, #1
 8004f3c:	600b      	strmi	r3, [r1, #0]
 8004f3e:	bf5c      	itt	pl
 8004f40:	600b      	strpl	r3, [r1, #0]
 8004f42:	2002      	movpl	r0, #2
 8004f44:	4770      	bx	lr
 8004f46:	b298      	uxth	r0, r3
 8004f48:	b9b0      	cbnz	r0, 8004f78 <__lo0bits+0x54>
 8004f4a:	0c1b      	lsrs	r3, r3, #16
 8004f4c:	2010      	movs	r0, #16
 8004f4e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004f52:	bf04      	itt	eq
 8004f54:	0a1b      	lsreq	r3, r3, #8
 8004f56:	3008      	addeq	r0, #8
 8004f58:	071a      	lsls	r2, r3, #28
 8004f5a:	bf04      	itt	eq
 8004f5c:	091b      	lsreq	r3, r3, #4
 8004f5e:	3004      	addeq	r0, #4
 8004f60:	079a      	lsls	r2, r3, #30
 8004f62:	bf04      	itt	eq
 8004f64:	089b      	lsreq	r3, r3, #2
 8004f66:	3002      	addeq	r0, #2
 8004f68:	07da      	lsls	r2, r3, #31
 8004f6a:	d403      	bmi.n	8004f74 <__lo0bits+0x50>
 8004f6c:	085b      	lsrs	r3, r3, #1
 8004f6e:	f100 0001 	add.w	r0, r0, #1
 8004f72:	d005      	beq.n	8004f80 <__lo0bits+0x5c>
 8004f74:	600b      	str	r3, [r1, #0]
 8004f76:	4770      	bx	lr
 8004f78:	4610      	mov	r0, r2
 8004f7a:	e7e8      	b.n	8004f4e <__lo0bits+0x2a>
 8004f7c:	2000      	movs	r0, #0
 8004f7e:	4770      	bx	lr
 8004f80:	2020      	movs	r0, #32
 8004f82:	4770      	bx	lr

08004f84 <__i2b>:
 8004f84:	b510      	push	{r4, lr}
 8004f86:	460c      	mov	r4, r1
 8004f88:	2101      	movs	r1, #1
 8004f8a:	f7ff feff 	bl	8004d8c <_Balloc>
 8004f8e:	4602      	mov	r2, r0
 8004f90:	b928      	cbnz	r0, 8004f9e <__i2b+0x1a>
 8004f92:	4b05      	ldr	r3, [pc, #20]	; (8004fa8 <__i2b+0x24>)
 8004f94:	4805      	ldr	r0, [pc, #20]	; (8004fac <__i2b+0x28>)
 8004f96:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8004f9a:	f000 fcef 	bl	800597c <__assert_func>
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	6144      	str	r4, [r0, #20]
 8004fa2:	6103      	str	r3, [r0, #16]
 8004fa4:	bd10      	pop	{r4, pc}
 8004fa6:	bf00      	nop
 8004fa8:	0800729f 	.word	0x0800729f
 8004fac:	08007310 	.word	0x08007310

08004fb0 <__multiply>:
 8004fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fb4:	4614      	mov	r4, r2
 8004fb6:	690a      	ldr	r2, [r1, #16]
 8004fb8:	6923      	ldr	r3, [r4, #16]
 8004fba:	429a      	cmp	r2, r3
 8004fbc:	bfb8      	it	lt
 8004fbe:	460b      	movlt	r3, r1
 8004fc0:	460d      	mov	r5, r1
 8004fc2:	bfbc      	itt	lt
 8004fc4:	4625      	movlt	r5, r4
 8004fc6:	461c      	movlt	r4, r3
 8004fc8:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8004fcc:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8004fd0:	68ab      	ldr	r3, [r5, #8]
 8004fd2:	6869      	ldr	r1, [r5, #4]
 8004fd4:	eb0a 0709 	add.w	r7, sl, r9
 8004fd8:	42bb      	cmp	r3, r7
 8004fda:	b085      	sub	sp, #20
 8004fdc:	bfb8      	it	lt
 8004fde:	3101      	addlt	r1, #1
 8004fe0:	f7ff fed4 	bl	8004d8c <_Balloc>
 8004fe4:	b930      	cbnz	r0, 8004ff4 <__multiply+0x44>
 8004fe6:	4602      	mov	r2, r0
 8004fe8:	4b42      	ldr	r3, [pc, #264]	; (80050f4 <__multiply+0x144>)
 8004fea:	4843      	ldr	r0, [pc, #268]	; (80050f8 <__multiply+0x148>)
 8004fec:	f240 115d 	movw	r1, #349	; 0x15d
 8004ff0:	f000 fcc4 	bl	800597c <__assert_func>
 8004ff4:	f100 0614 	add.w	r6, r0, #20
 8004ff8:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8004ffc:	4633      	mov	r3, r6
 8004ffe:	2200      	movs	r2, #0
 8005000:	4543      	cmp	r3, r8
 8005002:	d31e      	bcc.n	8005042 <__multiply+0x92>
 8005004:	f105 0c14 	add.w	ip, r5, #20
 8005008:	f104 0314 	add.w	r3, r4, #20
 800500c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8005010:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8005014:	9202      	str	r2, [sp, #8]
 8005016:	ebac 0205 	sub.w	r2, ip, r5
 800501a:	3a15      	subs	r2, #21
 800501c:	f022 0203 	bic.w	r2, r2, #3
 8005020:	3204      	adds	r2, #4
 8005022:	f105 0115 	add.w	r1, r5, #21
 8005026:	458c      	cmp	ip, r1
 8005028:	bf38      	it	cc
 800502a:	2204      	movcc	r2, #4
 800502c:	9201      	str	r2, [sp, #4]
 800502e:	9a02      	ldr	r2, [sp, #8]
 8005030:	9303      	str	r3, [sp, #12]
 8005032:	429a      	cmp	r2, r3
 8005034:	d808      	bhi.n	8005048 <__multiply+0x98>
 8005036:	2f00      	cmp	r7, #0
 8005038:	dc55      	bgt.n	80050e6 <__multiply+0x136>
 800503a:	6107      	str	r7, [r0, #16]
 800503c:	b005      	add	sp, #20
 800503e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005042:	f843 2b04 	str.w	r2, [r3], #4
 8005046:	e7db      	b.n	8005000 <__multiply+0x50>
 8005048:	f8b3 a000 	ldrh.w	sl, [r3]
 800504c:	f1ba 0f00 	cmp.w	sl, #0
 8005050:	d020      	beq.n	8005094 <__multiply+0xe4>
 8005052:	f105 0e14 	add.w	lr, r5, #20
 8005056:	46b1      	mov	r9, r6
 8005058:	2200      	movs	r2, #0
 800505a:	f85e 4b04 	ldr.w	r4, [lr], #4
 800505e:	f8d9 b000 	ldr.w	fp, [r9]
 8005062:	b2a1      	uxth	r1, r4
 8005064:	fa1f fb8b 	uxth.w	fp, fp
 8005068:	fb0a b101 	mla	r1, sl, r1, fp
 800506c:	4411      	add	r1, r2
 800506e:	f8d9 2000 	ldr.w	r2, [r9]
 8005072:	0c24      	lsrs	r4, r4, #16
 8005074:	0c12      	lsrs	r2, r2, #16
 8005076:	fb0a 2404 	mla	r4, sl, r4, r2
 800507a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800507e:	b289      	uxth	r1, r1
 8005080:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8005084:	45f4      	cmp	ip, lr
 8005086:	f849 1b04 	str.w	r1, [r9], #4
 800508a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800508e:	d8e4      	bhi.n	800505a <__multiply+0xaa>
 8005090:	9901      	ldr	r1, [sp, #4]
 8005092:	5072      	str	r2, [r6, r1]
 8005094:	9a03      	ldr	r2, [sp, #12]
 8005096:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800509a:	3304      	adds	r3, #4
 800509c:	f1b9 0f00 	cmp.w	r9, #0
 80050a0:	d01f      	beq.n	80050e2 <__multiply+0x132>
 80050a2:	6834      	ldr	r4, [r6, #0]
 80050a4:	f105 0114 	add.w	r1, r5, #20
 80050a8:	46b6      	mov	lr, r6
 80050aa:	f04f 0a00 	mov.w	sl, #0
 80050ae:	880a      	ldrh	r2, [r1, #0]
 80050b0:	f8be b002 	ldrh.w	fp, [lr, #2]
 80050b4:	fb09 b202 	mla	r2, r9, r2, fp
 80050b8:	4492      	add	sl, r2
 80050ba:	b2a4      	uxth	r4, r4
 80050bc:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80050c0:	f84e 4b04 	str.w	r4, [lr], #4
 80050c4:	f851 4b04 	ldr.w	r4, [r1], #4
 80050c8:	f8be 2000 	ldrh.w	r2, [lr]
 80050cc:	0c24      	lsrs	r4, r4, #16
 80050ce:	fb09 2404 	mla	r4, r9, r4, r2
 80050d2:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80050d6:	458c      	cmp	ip, r1
 80050d8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80050dc:	d8e7      	bhi.n	80050ae <__multiply+0xfe>
 80050de:	9a01      	ldr	r2, [sp, #4]
 80050e0:	50b4      	str	r4, [r6, r2]
 80050e2:	3604      	adds	r6, #4
 80050e4:	e7a3      	b.n	800502e <__multiply+0x7e>
 80050e6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d1a5      	bne.n	800503a <__multiply+0x8a>
 80050ee:	3f01      	subs	r7, #1
 80050f0:	e7a1      	b.n	8005036 <__multiply+0x86>
 80050f2:	bf00      	nop
 80050f4:	0800729f 	.word	0x0800729f
 80050f8:	08007310 	.word	0x08007310

080050fc <__pow5mult>:
 80050fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005100:	4615      	mov	r5, r2
 8005102:	f012 0203 	ands.w	r2, r2, #3
 8005106:	4606      	mov	r6, r0
 8005108:	460f      	mov	r7, r1
 800510a:	d007      	beq.n	800511c <__pow5mult+0x20>
 800510c:	4c25      	ldr	r4, [pc, #148]	; (80051a4 <__pow5mult+0xa8>)
 800510e:	3a01      	subs	r2, #1
 8005110:	2300      	movs	r3, #0
 8005112:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005116:	f7ff fe9b 	bl	8004e50 <__multadd>
 800511a:	4607      	mov	r7, r0
 800511c:	10ad      	asrs	r5, r5, #2
 800511e:	d03d      	beq.n	800519c <__pow5mult+0xa0>
 8005120:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005122:	b97c      	cbnz	r4, 8005144 <__pow5mult+0x48>
 8005124:	2010      	movs	r0, #16
 8005126:	f7ff fe1b 	bl	8004d60 <malloc>
 800512a:	4602      	mov	r2, r0
 800512c:	6270      	str	r0, [r6, #36]	; 0x24
 800512e:	b928      	cbnz	r0, 800513c <__pow5mult+0x40>
 8005130:	4b1d      	ldr	r3, [pc, #116]	; (80051a8 <__pow5mult+0xac>)
 8005132:	481e      	ldr	r0, [pc, #120]	; (80051ac <__pow5mult+0xb0>)
 8005134:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005138:	f000 fc20 	bl	800597c <__assert_func>
 800513c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005140:	6004      	str	r4, [r0, #0]
 8005142:	60c4      	str	r4, [r0, #12]
 8005144:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005148:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800514c:	b94c      	cbnz	r4, 8005162 <__pow5mult+0x66>
 800514e:	f240 2171 	movw	r1, #625	; 0x271
 8005152:	4630      	mov	r0, r6
 8005154:	f7ff ff16 	bl	8004f84 <__i2b>
 8005158:	2300      	movs	r3, #0
 800515a:	f8c8 0008 	str.w	r0, [r8, #8]
 800515e:	4604      	mov	r4, r0
 8005160:	6003      	str	r3, [r0, #0]
 8005162:	f04f 0900 	mov.w	r9, #0
 8005166:	07eb      	lsls	r3, r5, #31
 8005168:	d50a      	bpl.n	8005180 <__pow5mult+0x84>
 800516a:	4639      	mov	r1, r7
 800516c:	4622      	mov	r2, r4
 800516e:	4630      	mov	r0, r6
 8005170:	f7ff ff1e 	bl	8004fb0 <__multiply>
 8005174:	4639      	mov	r1, r7
 8005176:	4680      	mov	r8, r0
 8005178:	4630      	mov	r0, r6
 800517a:	f7ff fe47 	bl	8004e0c <_Bfree>
 800517e:	4647      	mov	r7, r8
 8005180:	106d      	asrs	r5, r5, #1
 8005182:	d00b      	beq.n	800519c <__pow5mult+0xa0>
 8005184:	6820      	ldr	r0, [r4, #0]
 8005186:	b938      	cbnz	r0, 8005198 <__pow5mult+0x9c>
 8005188:	4622      	mov	r2, r4
 800518a:	4621      	mov	r1, r4
 800518c:	4630      	mov	r0, r6
 800518e:	f7ff ff0f 	bl	8004fb0 <__multiply>
 8005192:	6020      	str	r0, [r4, #0]
 8005194:	f8c0 9000 	str.w	r9, [r0]
 8005198:	4604      	mov	r4, r0
 800519a:	e7e4      	b.n	8005166 <__pow5mult+0x6a>
 800519c:	4638      	mov	r0, r7
 800519e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80051a2:	bf00      	nop
 80051a4:	08007460 	.word	0x08007460
 80051a8:	08007229 	.word	0x08007229
 80051ac:	08007310 	.word	0x08007310

080051b0 <__lshift>:
 80051b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051b4:	460c      	mov	r4, r1
 80051b6:	6849      	ldr	r1, [r1, #4]
 80051b8:	6923      	ldr	r3, [r4, #16]
 80051ba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80051be:	68a3      	ldr	r3, [r4, #8]
 80051c0:	4607      	mov	r7, r0
 80051c2:	4691      	mov	r9, r2
 80051c4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80051c8:	f108 0601 	add.w	r6, r8, #1
 80051cc:	42b3      	cmp	r3, r6
 80051ce:	db0b      	blt.n	80051e8 <__lshift+0x38>
 80051d0:	4638      	mov	r0, r7
 80051d2:	f7ff fddb 	bl	8004d8c <_Balloc>
 80051d6:	4605      	mov	r5, r0
 80051d8:	b948      	cbnz	r0, 80051ee <__lshift+0x3e>
 80051da:	4602      	mov	r2, r0
 80051dc:	4b28      	ldr	r3, [pc, #160]	; (8005280 <__lshift+0xd0>)
 80051de:	4829      	ldr	r0, [pc, #164]	; (8005284 <__lshift+0xd4>)
 80051e0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80051e4:	f000 fbca 	bl	800597c <__assert_func>
 80051e8:	3101      	adds	r1, #1
 80051ea:	005b      	lsls	r3, r3, #1
 80051ec:	e7ee      	b.n	80051cc <__lshift+0x1c>
 80051ee:	2300      	movs	r3, #0
 80051f0:	f100 0114 	add.w	r1, r0, #20
 80051f4:	f100 0210 	add.w	r2, r0, #16
 80051f8:	4618      	mov	r0, r3
 80051fa:	4553      	cmp	r3, sl
 80051fc:	db33      	blt.n	8005266 <__lshift+0xb6>
 80051fe:	6920      	ldr	r0, [r4, #16]
 8005200:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005204:	f104 0314 	add.w	r3, r4, #20
 8005208:	f019 091f 	ands.w	r9, r9, #31
 800520c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005210:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005214:	d02b      	beq.n	800526e <__lshift+0xbe>
 8005216:	f1c9 0e20 	rsb	lr, r9, #32
 800521a:	468a      	mov	sl, r1
 800521c:	2200      	movs	r2, #0
 800521e:	6818      	ldr	r0, [r3, #0]
 8005220:	fa00 f009 	lsl.w	r0, r0, r9
 8005224:	4302      	orrs	r2, r0
 8005226:	f84a 2b04 	str.w	r2, [sl], #4
 800522a:	f853 2b04 	ldr.w	r2, [r3], #4
 800522e:	459c      	cmp	ip, r3
 8005230:	fa22 f20e 	lsr.w	r2, r2, lr
 8005234:	d8f3      	bhi.n	800521e <__lshift+0x6e>
 8005236:	ebac 0304 	sub.w	r3, ip, r4
 800523a:	3b15      	subs	r3, #21
 800523c:	f023 0303 	bic.w	r3, r3, #3
 8005240:	3304      	adds	r3, #4
 8005242:	f104 0015 	add.w	r0, r4, #21
 8005246:	4584      	cmp	ip, r0
 8005248:	bf38      	it	cc
 800524a:	2304      	movcc	r3, #4
 800524c:	50ca      	str	r2, [r1, r3]
 800524e:	b10a      	cbz	r2, 8005254 <__lshift+0xa4>
 8005250:	f108 0602 	add.w	r6, r8, #2
 8005254:	3e01      	subs	r6, #1
 8005256:	4638      	mov	r0, r7
 8005258:	612e      	str	r6, [r5, #16]
 800525a:	4621      	mov	r1, r4
 800525c:	f7ff fdd6 	bl	8004e0c <_Bfree>
 8005260:	4628      	mov	r0, r5
 8005262:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005266:	f842 0f04 	str.w	r0, [r2, #4]!
 800526a:	3301      	adds	r3, #1
 800526c:	e7c5      	b.n	80051fa <__lshift+0x4a>
 800526e:	3904      	subs	r1, #4
 8005270:	f853 2b04 	ldr.w	r2, [r3], #4
 8005274:	f841 2f04 	str.w	r2, [r1, #4]!
 8005278:	459c      	cmp	ip, r3
 800527a:	d8f9      	bhi.n	8005270 <__lshift+0xc0>
 800527c:	e7ea      	b.n	8005254 <__lshift+0xa4>
 800527e:	bf00      	nop
 8005280:	0800729f 	.word	0x0800729f
 8005284:	08007310 	.word	0x08007310

08005288 <__mcmp>:
 8005288:	b530      	push	{r4, r5, lr}
 800528a:	6902      	ldr	r2, [r0, #16]
 800528c:	690c      	ldr	r4, [r1, #16]
 800528e:	1b12      	subs	r2, r2, r4
 8005290:	d10e      	bne.n	80052b0 <__mcmp+0x28>
 8005292:	f100 0314 	add.w	r3, r0, #20
 8005296:	3114      	adds	r1, #20
 8005298:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800529c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80052a0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80052a4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80052a8:	42a5      	cmp	r5, r4
 80052aa:	d003      	beq.n	80052b4 <__mcmp+0x2c>
 80052ac:	d305      	bcc.n	80052ba <__mcmp+0x32>
 80052ae:	2201      	movs	r2, #1
 80052b0:	4610      	mov	r0, r2
 80052b2:	bd30      	pop	{r4, r5, pc}
 80052b4:	4283      	cmp	r3, r0
 80052b6:	d3f3      	bcc.n	80052a0 <__mcmp+0x18>
 80052b8:	e7fa      	b.n	80052b0 <__mcmp+0x28>
 80052ba:	f04f 32ff 	mov.w	r2, #4294967295
 80052be:	e7f7      	b.n	80052b0 <__mcmp+0x28>

080052c0 <__mdiff>:
 80052c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052c4:	460c      	mov	r4, r1
 80052c6:	4606      	mov	r6, r0
 80052c8:	4611      	mov	r1, r2
 80052ca:	4620      	mov	r0, r4
 80052cc:	4617      	mov	r7, r2
 80052ce:	f7ff ffdb 	bl	8005288 <__mcmp>
 80052d2:	1e05      	subs	r5, r0, #0
 80052d4:	d110      	bne.n	80052f8 <__mdiff+0x38>
 80052d6:	4629      	mov	r1, r5
 80052d8:	4630      	mov	r0, r6
 80052da:	f7ff fd57 	bl	8004d8c <_Balloc>
 80052de:	b930      	cbnz	r0, 80052ee <__mdiff+0x2e>
 80052e0:	4b39      	ldr	r3, [pc, #228]	; (80053c8 <__mdiff+0x108>)
 80052e2:	4602      	mov	r2, r0
 80052e4:	f240 2132 	movw	r1, #562	; 0x232
 80052e8:	4838      	ldr	r0, [pc, #224]	; (80053cc <__mdiff+0x10c>)
 80052ea:	f000 fb47 	bl	800597c <__assert_func>
 80052ee:	2301      	movs	r3, #1
 80052f0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80052f4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052f8:	bfa4      	itt	ge
 80052fa:	463b      	movge	r3, r7
 80052fc:	4627      	movge	r7, r4
 80052fe:	4630      	mov	r0, r6
 8005300:	6879      	ldr	r1, [r7, #4]
 8005302:	bfa6      	itte	ge
 8005304:	461c      	movge	r4, r3
 8005306:	2500      	movge	r5, #0
 8005308:	2501      	movlt	r5, #1
 800530a:	f7ff fd3f 	bl	8004d8c <_Balloc>
 800530e:	b920      	cbnz	r0, 800531a <__mdiff+0x5a>
 8005310:	4b2d      	ldr	r3, [pc, #180]	; (80053c8 <__mdiff+0x108>)
 8005312:	4602      	mov	r2, r0
 8005314:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005318:	e7e6      	b.n	80052e8 <__mdiff+0x28>
 800531a:	693e      	ldr	r6, [r7, #16]
 800531c:	60c5      	str	r5, [r0, #12]
 800531e:	6925      	ldr	r5, [r4, #16]
 8005320:	f107 0114 	add.w	r1, r7, #20
 8005324:	f104 0914 	add.w	r9, r4, #20
 8005328:	f100 0e14 	add.w	lr, r0, #20
 800532c:	f107 0210 	add.w	r2, r7, #16
 8005330:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8005334:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8005338:	46f2      	mov	sl, lr
 800533a:	2700      	movs	r7, #0
 800533c:	f859 3b04 	ldr.w	r3, [r9], #4
 8005340:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8005344:	fa1f f883 	uxth.w	r8, r3
 8005348:	fa17 f78b 	uxtah	r7, r7, fp
 800534c:	0c1b      	lsrs	r3, r3, #16
 800534e:	eba7 0808 	sub.w	r8, r7, r8
 8005352:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005356:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800535a:	fa1f f888 	uxth.w	r8, r8
 800535e:	141f      	asrs	r7, r3, #16
 8005360:	454d      	cmp	r5, r9
 8005362:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8005366:	f84a 3b04 	str.w	r3, [sl], #4
 800536a:	d8e7      	bhi.n	800533c <__mdiff+0x7c>
 800536c:	1b2b      	subs	r3, r5, r4
 800536e:	3b15      	subs	r3, #21
 8005370:	f023 0303 	bic.w	r3, r3, #3
 8005374:	3304      	adds	r3, #4
 8005376:	3415      	adds	r4, #21
 8005378:	42a5      	cmp	r5, r4
 800537a:	bf38      	it	cc
 800537c:	2304      	movcc	r3, #4
 800537e:	4419      	add	r1, r3
 8005380:	4473      	add	r3, lr
 8005382:	469e      	mov	lr, r3
 8005384:	460d      	mov	r5, r1
 8005386:	4565      	cmp	r5, ip
 8005388:	d30e      	bcc.n	80053a8 <__mdiff+0xe8>
 800538a:	f10c 0203 	add.w	r2, ip, #3
 800538e:	1a52      	subs	r2, r2, r1
 8005390:	f022 0203 	bic.w	r2, r2, #3
 8005394:	3903      	subs	r1, #3
 8005396:	458c      	cmp	ip, r1
 8005398:	bf38      	it	cc
 800539a:	2200      	movcc	r2, #0
 800539c:	441a      	add	r2, r3
 800539e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80053a2:	b17b      	cbz	r3, 80053c4 <__mdiff+0x104>
 80053a4:	6106      	str	r6, [r0, #16]
 80053a6:	e7a5      	b.n	80052f4 <__mdiff+0x34>
 80053a8:	f855 8b04 	ldr.w	r8, [r5], #4
 80053ac:	fa17 f488 	uxtah	r4, r7, r8
 80053b0:	1422      	asrs	r2, r4, #16
 80053b2:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80053b6:	b2a4      	uxth	r4, r4
 80053b8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80053bc:	f84e 4b04 	str.w	r4, [lr], #4
 80053c0:	1417      	asrs	r7, r2, #16
 80053c2:	e7e0      	b.n	8005386 <__mdiff+0xc6>
 80053c4:	3e01      	subs	r6, #1
 80053c6:	e7ea      	b.n	800539e <__mdiff+0xde>
 80053c8:	0800729f 	.word	0x0800729f
 80053cc:	08007310 	.word	0x08007310

080053d0 <__d2b>:
 80053d0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80053d4:	4689      	mov	r9, r1
 80053d6:	2101      	movs	r1, #1
 80053d8:	ec57 6b10 	vmov	r6, r7, d0
 80053dc:	4690      	mov	r8, r2
 80053de:	f7ff fcd5 	bl	8004d8c <_Balloc>
 80053e2:	4604      	mov	r4, r0
 80053e4:	b930      	cbnz	r0, 80053f4 <__d2b+0x24>
 80053e6:	4602      	mov	r2, r0
 80053e8:	4b25      	ldr	r3, [pc, #148]	; (8005480 <__d2b+0xb0>)
 80053ea:	4826      	ldr	r0, [pc, #152]	; (8005484 <__d2b+0xb4>)
 80053ec:	f240 310a 	movw	r1, #778	; 0x30a
 80053f0:	f000 fac4 	bl	800597c <__assert_func>
 80053f4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80053f8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80053fc:	bb35      	cbnz	r5, 800544c <__d2b+0x7c>
 80053fe:	2e00      	cmp	r6, #0
 8005400:	9301      	str	r3, [sp, #4]
 8005402:	d028      	beq.n	8005456 <__d2b+0x86>
 8005404:	4668      	mov	r0, sp
 8005406:	9600      	str	r6, [sp, #0]
 8005408:	f7ff fd8c 	bl	8004f24 <__lo0bits>
 800540c:	9900      	ldr	r1, [sp, #0]
 800540e:	b300      	cbz	r0, 8005452 <__d2b+0x82>
 8005410:	9a01      	ldr	r2, [sp, #4]
 8005412:	f1c0 0320 	rsb	r3, r0, #32
 8005416:	fa02 f303 	lsl.w	r3, r2, r3
 800541a:	430b      	orrs	r3, r1
 800541c:	40c2      	lsrs	r2, r0
 800541e:	6163      	str	r3, [r4, #20]
 8005420:	9201      	str	r2, [sp, #4]
 8005422:	9b01      	ldr	r3, [sp, #4]
 8005424:	61a3      	str	r3, [r4, #24]
 8005426:	2b00      	cmp	r3, #0
 8005428:	bf14      	ite	ne
 800542a:	2202      	movne	r2, #2
 800542c:	2201      	moveq	r2, #1
 800542e:	6122      	str	r2, [r4, #16]
 8005430:	b1d5      	cbz	r5, 8005468 <__d2b+0x98>
 8005432:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005436:	4405      	add	r5, r0
 8005438:	f8c9 5000 	str.w	r5, [r9]
 800543c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005440:	f8c8 0000 	str.w	r0, [r8]
 8005444:	4620      	mov	r0, r4
 8005446:	b003      	add	sp, #12
 8005448:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800544c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005450:	e7d5      	b.n	80053fe <__d2b+0x2e>
 8005452:	6161      	str	r1, [r4, #20]
 8005454:	e7e5      	b.n	8005422 <__d2b+0x52>
 8005456:	a801      	add	r0, sp, #4
 8005458:	f7ff fd64 	bl	8004f24 <__lo0bits>
 800545c:	9b01      	ldr	r3, [sp, #4]
 800545e:	6163      	str	r3, [r4, #20]
 8005460:	2201      	movs	r2, #1
 8005462:	6122      	str	r2, [r4, #16]
 8005464:	3020      	adds	r0, #32
 8005466:	e7e3      	b.n	8005430 <__d2b+0x60>
 8005468:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800546c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005470:	f8c9 0000 	str.w	r0, [r9]
 8005474:	6918      	ldr	r0, [r3, #16]
 8005476:	f7ff fd35 	bl	8004ee4 <__hi0bits>
 800547a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800547e:	e7df      	b.n	8005440 <__d2b+0x70>
 8005480:	0800729f 	.word	0x0800729f
 8005484:	08007310 	.word	0x08007310

08005488 <_calloc_r>:
 8005488:	b513      	push	{r0, r1, r4, lr}
 800548a:	434a      	muls	r2, r1
 800548c:	4611      	mov	r1, r2
 800548e:	9201      	str	r2, [sp, #4]
 8005490:	f000 f85a 	bl	8005548 <_malloc_r>
 8005494:	4604      	mov	r4, r0
 8005496:	b118      	cbz	r0, 80054a0 <_calloc_r+0x18>
 8005498:	9a01      	ldr	r2, [sp, #4]
 800549a:	2100      	movs	r1, #0
 800549c:	f7fd fe04 	bl	80030a8 <memset>
 80054a0:	4620      	mov	r0, r4
 80054a2:	b002      	add	sp, #8
 80054a4:	bd10      	pop	{r4, pc}
	...

080054a8 <_free_r>:
 80054a8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80054aa:	2900      	cmp	r1, #0
 80054ac:	d048      	beq.n	8005540 <_free_r+0x98>
 80054ae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80054b2:	9001      	str	r0, [sp, #4]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	f1a1 0404 	sub.w	r4, r1, #4
 80054ba:	bfb8      	it	lt
 80054bc:	18e4      	addlt	r4, r4, r3
 80054be:	f000 fae3 	bl	8005a88 <__malloc_lock>
 80054c2:	4a20      	ldr	r2, [pc, #128]	; (8005544 <_free_r+0x9c>)
 80054c4:	9801      	ldr	r0, [sp, #4]
 80054c6:	6813      	ldr	r3, [r2, #0]
 80054c8:	4615      	mov	r5, r2
 80054ca:	b933      	cbnz	r3, 80054da <_free_r+0x32>
 80054cc:	6063      	str	r3, [r4, #4]
 80054ce:	6014      	str	r4, [r2, #0]
 80054d0:	b003      	add	sp, #12
 80054d2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80054d6:	f000 badd 	b.w	8005a94 <__malloc_unlock>
 80054da:	42a3      	cmp	r3, r4
 80054dc:	d90b      	bls.n	80054f6 <_free_r+0x4e>
 80054de:	6821      	ldr	r1, [r4, #0]
 80054e0:	1862      	adds	r2, r4, r1
 80054e2:	4293      	cmp	r3, r2
 80054e4:	bf04      	itt	eq
 80054e6:	681a      	ldreq	r2, [r3, #0]
 80054e8:	685b      	ldreq	r3, [r3, #4]
 80054ea:	6063      	str	r3, [r4, #4]
 80054ec:	bf04      	itt	eq
 80054ee:	1852      	addeq	r2, r2, r1
 80054f0:	6022      	streq	r2, [r4, #0]
 80054f2:	602c      	str	r4, [r5, #0]
 80054f4:	e7ec      	b.n	80054d0 <_free_r+0x28>
 80054f6:	461a      	mov	r2, r3
 80054f8:	685b      	ldr	r3, [r3, #4]
 80054fa:	b10b      	cbz	r3, 8005500 <_free_r+0x58>
 80054fc:	42a3      	cmp	r3, r4
 80054fe:	d9fa      	bls.n	80054f6 <_free_r+0x4e>
 8005500:	6811      	ldr	r1, [r2, #0]
 8005502:	1855      	adds	r5, r2, r1
 8005504:	42a5      	cmp	r5, r4
 8005506:	d10b      	bne.n	8005520 <_free_r+0x78>
 8005508:	6824      	ldr	r4, [r4, #0]
 800550a:	4421      	add	r1, r4
 800550c:	1854      	adds	r4, r2, r1
 800550e:	42a3      	cmp	r3, r4
 8005510:	6011      	str	r1, [r2, #0]
 8005512:	d1dd      	bne.n	80054d0 <_free_r+0x28>
 8005514:	681c      	ldr	r4, [r3, #0]
 8005516:	685b      	ldr	r3, [r3, #4]
 8005518:	6053      	str	r3, [r2, #4]
 800551a:	4421      	add	r1, r4
 800551c:	6011      	str	r1, [r2, #0]
 800551e:	e7d7      	b.n	80054d0 <_free_r+0x28>
 8005520:	d902      	bls.n	8005528 <_free_r+0x80>
 8005522:	230c      	movs	r3, #12
 8005524:	6003      	str	r3, [r0, #0]
 8005526:	e7d3      	b.n	80054d0 <_free_r+0x28>
 8005528:	6825      	ldr	r5, [r4, #0]
 800552a:	1961      	adds	r1, r4, r5
 800552c:	428b      	cmp	r3, r1
 800552e:	bf04      	itt	eq
 8005530:	6819      	ldreq	r1, [r3, #0]
 8005532:	685b      	ldreq	r3, [r3, #4]
 8005534:	6063      	str	r3, [r4, #4]
 8005536:	bf04      	itt	eq
 8005538:	1949      	addeq	r1, r1, r5
 800553a:	6021      	streq	r1, [r4, #0]
 800553c:	6054      	str	r4, [r2, #4]
 800553e:	e7c7      	b.n	80054d0 <_free_r+0x28>
 8005540:	b003      	add	sp, #12
 8005542:	bd30      	pop	{r4, r5, pc}
 8005544:	20000210 	.word	0x20000210

08005548 <_malloc_r>:
 8005548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800554a:	1ccd      	adds	r5, r1, #3
 800554c:	f025 0503 	bic.w	r5, r5, #3
 8005550:	3508      	adds	r5, #8
 8005552:	2d0c      	cmp	r5, #12
 8005554:	bf38      	it	cc
 8005556:	250c      	movcc	r5, #12
 8005558:	2d00      	cmp	r5, #0
 800555a:	4606      	mov	r6, r0
 800555c:	db01      	blt.n	8005562 <_malloc_r+0x1a>
 800555e:	42a9      	cmp	r1, r5
 8005560:	d903      	bls.n	800556a <_malloc_r+0x22>
 8005562:	230c      	movs	r3, #12
 8005564:	6033      	str	r3, [r6, #0]
 8005566:	2000      	movs	r0, #0
 8005568:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800556a:	f000 fa8d 	bl	8005a88 <__malloc_lock>
 800556e:	4921      	ldr	r1, [pc, #132]	; (80055f4 <_malloc_r+0xac>)
 8005570:	680a      	ldr	r2, [r1, #0]
 8005572:	4614      	mov	r4, r2
 8005574:	b99c      	cbnz	r4, 800559e <_malloc_r+0x56>
 8005576:	4f20      	ldr	r7, [pc, #128]	; (80055f8 <_malloc_r+0xb0>)
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	b923      	cbnz	r3, 8005586 <_malloc_r+0x3e>
 800557c:	4621      	mov	r1, r4
 800557e:	4630      	mov	r0, r6
 8005580:	f000 f996 	bl	80058b0 <_sbrk_r>
 8005584:	6038      	str	r0, [r7, #0]
 8005586:	4629      	mov	r1, r5
 8005588:	4630      	mov	r0, r6
 800558a:	f000 f991 	bl	80058b0 <_sbrk_r>
 800558e:	1c43      	adds	r3, r0, #1
 8005590:	d123      	bne.n	80055da <_malloc_r+0x92>
 8005592:	230c      	movs	r3, #12
 8005594:	6033      	str	r3, [r6, #0]
 8005596:	4630      	mov	r0, r6
 8005598:	f000 fa7c 	bl	8005a94 <__malloc_unlock>
 800559c:	e7e3      	b.n	8005566 <_malloc_r+0x1e>
 800559e:	6823      	ldr	r3, [r4, #0]
 80055a0:	1b5b      	subs	r3, r3, r5
 80055a2:	d417      	bmi.n	80055d4 <_malloc_r+0x8c>
 80055a4:	2b0b      	cmp	r3, #11
 80055a6:	d903      	bls.n	80055b0 <_malloc_r+0x68>
 80055a8:	6023      	str	r3, [r4, #0]
 80055aa:	441c      	add	r4, r3
 80055ac:	6025      	str	r5, [r4, #0]
 80055ae:	e004      	b.n	80055ba <_malloc_r+0x72>
 80055b0:	6863      	ldr	r3, [r4, #4]
 80055b2:	42a2      	cmp	r2, r4
 80055b4:	bf0c      	ite	eq
 80055b6:	600b      	streq	r3, [r1, #0]
 80055b8:	6053      	strne	r3, [r2, #4]
 80055ba:	4630      	mov	r0, r6
 80055bc:	f000 fa6a 	bl	8005a94 <__malloc_unlock>
 80055c0:	f104 000b 	add.w	r0, r4, #11
 80055c4:	1d23      	adds	r3, r4, #4
 80055c6:	f020 0007 	bic.w	r0, r0, #7
 80055ca:	1ac2      	subs	r2, r0, r3
 80055cc:	d0cc      	beq.n	8005568 <_malloc_r+0x20>
 80055ce:	1a1b      	subs	r3, r3, r0
 80055d0:	50a3      	str	r3, [r4, r2]
 80055d2:	e7c9      	b.n	8005568 <_malloc_r+0x20>
 80055d4:	4622      	mov	r2, r4
 80055d6:	6864      	ldr	r4, [r4, #4]
 80055d8:	e7cc      	b.n	8005574 <_malloc_r+0x2c>
 80055da:	1cc4      	adds	r4, r0, #3
 80055dc:	f024 0403 	bic.w	r4, r4, #3
 80055e0:	42a0      	cmp	r0, r4
 80055e2:	d0e3      	beq.n	80055ac <_malloc_r+0x64>
 80055e4:	1a21      	subs	r1, r4, r0
 80055e6:	4630      	mov	r0, r6
 80055e8:	f000 f962 	bl	80058b0 <_sbrk_r>
 80055ec:	3001      	adds	r0, #1
 80055ee:	d1dd      	bne.n	80055ac <_malloc_r+0x64>
 80055f0:	e7cf      	b.n	8005592 <_malloc_r+0x4a>
 80055f2:	bf00      	nop
 80055f4:	20000210 	.word	0x20000210
 80055f8:	20000214 	.word	0x20000214

080055fc <__sfputc_r>:
 80055fc:	6893      	ldr	r3, [r2, #8]
 80055fe:	3b01      	subs	r3, #1
 8005600:	2b00      	cmp	r3, #0
 8005602:	b410      	push	{r4}
 8005604:	6093      	str	r3, [r2, #8]
 8005606:	da08      	bge.n	800561a <__sfputc_r+0x1e>
 8005608:	6994      	ldr	r4, [r2, #24]
 800560a:	42a3      	cmp	r3, r4
 800560c:	db01      	blt.n	8005612 <__sfputc_r+0x16>
 800560e:	290a      	cmp	r1, #10
 8005610:	d103      	bne.n	800561a <__sfputc_r+0x1e>
 8005612:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005616:	f7fe ba47 	b.w	8003aa8 <__swbuf_r>
 800561a:	6813      	ldr	r3, [r2, #0]
 800561c:	1c58      	adds	r0, r3, #1
 800561e:	6010      	str	r0, [r2, #0]
 8005620:	7019      	strb	r1, [r3, #0]
 8005622:	4608      	mov	r0, r1
 8005624:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005628:	4770      	bx	lr

0800562a <__sfputs_r>:
 800562a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800562c:	4606      	mov	r6, r0
 800562e:	460f      	mov	r7, r1
 8005630:	4614      	mov	r4, r2
 8005632:	18d5      	adds	r5, r2, r3
 8005634:	42ac      	cmp	r4, r5
 8005636:	d101      	bne.n	800563c <__sfputs_r+0x12>
 8005638:	2000      	movs	r0, #0
 800563a:	e007      	b.n	800564c <__sfputs_r+0x22>
 800563c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005640:	463a      	mov	r2, r7
 8005642:	4630      	mov	r0, r6
 8005644:	f7ff ffda 	bl	80055fc <__sfputc_r>
 8005648:	1c43      	adds	r3, r0, #1
 800564a:	d1f3      	bne.n	8005634 <__sfputs_r+0xa>
 800564c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005650 <_vfiprintf_r>:
 8005650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005654:	460d      	mov	r5, r1
 8005656:	b09d      	sub	sp, #116	; 0x74
 8005658:	4614      	mov	r4, r2
 800565a:	4698      	mov	r8, r3
 800565c:	4606      	mov	r6, r0
 800565e:	b118      	cbz	r0, 8005668 <_vfiprintf_r+0x18>
 8005660:	6983      	ldr	r3, [r0, #24]
 8005662:	b90b      	cbnz	r3, 8005668 <_vfiprintf_r+0x18>
 8005664:	f7ff fa72 	bl	8004b4c <__sinit>
 8005668:	4b89      	ldr	r3, [pc, #548]	; (8005890 <_vfiprintf_r+0x240>)
 800566a:	429d      	cmp	r5, r3
 800566c:	d11b      	bne.n	80056a6 <_vfiprintf_r+0x56>
 800566e:	6875      	ldr	r5, [r6, #4]
 8005670:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005672:	07d9      	lsls	r1, r3, #31
 8005674:	d405      	bmi.n	8005682 <_vfiprintf_r+0x32>
 8005676:	89ab      	ldrh	r3, [r5, #12]
 8005678:	059a      	lsls	r2, r3, #22
 800567a:	d402      	bmi.n	8005682 <_vfiprintf_r+0x32>
 800567c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800567e:	f7ff fb08 	bl	8004c92 <__retarget_lock_acquire_recursive>
 8005682:	89ab      	ldrh	r3, [r5, #12]
 8005684:	071b      	lsls	r3, r3, #28
 8005686:	d501      	bpl.n	800568c <_vfiprintf_r+0x3c>
 8005688:	692b      	ldr	r3, [r5, #16]
 800568a:	b9eb      	cbnz	r3, 80056c8 <_vfiprintf_r+0x78>
 800568c:	4629      	mov	r1, r5
 800568e:	4630      	mov	r0, r6
 8005690:	f7fe fa5c 	bl	8003b4c <__swsetup_r>
 8005694:	b1c0      	cbz	r0, 80056c8 <_vfiprintf_r+0x78>
 8005696:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005698:	07dc      	lsls	r4, r3, #31
 800569a:	d50e      	bpl.n	80056ba <_vfiprintf_r+0x6a>
 800569c:	f04f 30ff 	mov.w	r0, #4294967295
 80056a0:	b01d      	add	sp, #116	; 0x74
 80056a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056a6:	4b7b      	ldr	r3, [pc, #492]	; (8005894 <_vfiprintf_r+0x244>)
 80056a8:	429d      	cmp	r5, r3
 80056aa:	d101      	bne.n	80056b0 <_vfiprintf_r+0x60>
 80056ac:	68b5      	ldr	r5, [r6, #8]
 80056ae:	e7df      	b.n	8005670 <_vfiprintf_r+0x20>
 80056b0:	4b79      	ldr	r3, [pc, #484]	; (8005898 <_vfiprintf_r+0x248>)
 80056b2:	429d      	cmp	r5, r3
 80056b4:	bf08      	it	eq
 80056b6:	68f5      	ldreq	r5, [r6, #12]
 80056b8:	e7da      	b.n	8005670 <_vfiprintf_r+0x20>
 80056ba:	89ab      	ldrh	r3, [r5, #12]
 80056bc:	0598      	lsls	r0, r3, #22
 80056be:	d4ed      	bmi.n	800569c <_vfiprintf_r+0x4c>
 80056c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80056c2:	f7ff fae7 	bl	8004c94 <__retarget_lock_release_recursive>
 80056c6:	e7e9      	b.n	800569c <_vfiprintf_r+0x4c>
 80056c8:	2300      	movs	r3, #0
 80056ca:	9309      	str	r3, [sp, #36]	; 0x24
 80056cc:	2320      	movs	r3, #32
 80056ce:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80056d2:	f8cd 800c 	str.w	r8, [sp, #12]
 80056d6:	2330      	movs	r3, #48	; 0x30
 80056d8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800589c <_vfiprintf_r+0x24c>
 80056dc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80056e0:	f04f 0901 	mov.w	r9, #1
 80056e4:	4623      	mov	r3, r4
 80056e6:	469a      	mov	sl, r3
 80056e8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80056ec:	b10a      	cbz	r2, 80056f2 <_vfiprintf_r+0xa2>
 80056ee:	2a25      	cmp	r2, #37	; 0x25
 80056f0:	d1f9      	bne.n	80056e6 <_vfiprintf_r+0x96>
 80056f2:	ebba 0b04 	subs.w	fp, sl, r4
 80056f6:	d00b      	beq.n	8005710 <_vfiprintf_r+0xc0>
 80056f8:	465b      	mov	r3, fp
 80056fa:	4622      	mov	r2, r4
 80056fc:	4629      	mov	r1, r5
 80056fe:	4630      	mov	r0, r6
 8005700:	f7ff ff93 	bl	800562a <__sfputs_r>
 8005704:	3001      	adds	r0, #1
 8005706:	f000 80aa 	beq.w	800585e <_vfiprintf_r+0x20e>
 800570a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800570c:	445a      	add	r2, fp
 800570e:	9209      	str	r2, [sp, #36]	; 0x24
 8005710:	f89a 3000 	ldrb.w	r3, [sl]
 8005714:	2b00      	cmp	r3, #0
 8005716:	f000 80a2 	beq.w	800585e <_vfiprintf_r+0x20e>
 800571a:	2300      	movs	r3, #0
 800571c:	f04f 32ff 	mov.w	r2, #4294967295
 8005720:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005724:	f10a 0a01 	add.w	sl, sl, #1
 8005728:	9304      	str	r3, [sp, #16]
 800572a:	9307      	str	r3, [sp, #28]
 800572c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005730:	931a      	str	r3, [sp, #104]	; 0x68
 8005732:	4654      	mov	r4, sl
 8005734:	2205      	movs	r2, #5
 8005736:	f814 1b01 	ldrb.w	r1, [r4], #1
 800573a:	4858      	ldr	r0, [pc, #352]	; (800589c <_vfiprintf_r+0x24c>)
 800573c:	f7fa fd50 	bl	80001e0 <memchr>
 8005740:	9a04      	ldr	r2, [sp, #16]
 8005742:	b9d8      	cbnz	r0, 800577c <_vfiprintf_r+0x12c>
 8005744:	06d1      	lsls	r1, r2, #27
 8005746:	bf44      	itt	mi
 8005748:	2320      	movmi	r3, #32
 800574a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800574e:	0713      	lsls	r3, r2, #28
 8005750:	bf44      	itt	mi
 8005752:	232b      	movmi	r3, #43	; 0x2b
 8005754:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005758:	f89a 3000 	ldrb.w	r3, [sl]
 800575c:	2b2a      	cmp	r3, #42	; 0x2a
 800575e:	d015      	beq.n	800578c <_vfiprintf_r+0x13c>
 8005760:	9a07      	ldr	r2, [sp, #28]
 8005762:	4654      	mov	r4, sl
 8005764:	2000      	movs	r0, #0
 8005766:	f04f 0c0a 	mov.w	ip, #10
 800576a:	4621      	mov	r1, r4
 800576c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005770:	3b30      	subs	r3, #48	; 0x30
 8005772:	2b09      	cmp	r3, #9
 8005774:	d94e      	bls.n	8005814 <_vfiprintf_r+0x1c4>
 8005776:	b1b0      	cbz	r0, 80057a6 <_vfiprintf_r+0x156>
 8005778:	9207      	str	r2, [sp, #28]
 800577a:	e014      	b.n	80057a6 <_vfiprintf_r+0x156>
 800577c:	eba0 0308 	sub.w	r3, r0, r8
 8005780:	fa09 f303 	lsl.w	r3, r9, r3
 8005784:	4313      	orrs	r3, r2
 8005786:	9304      	str	r3, [sp, #16]
 8005788:	46a2      	mov	sl, r4
 800578a:	e7d2      	b.n	8005732 <_vfiprintf_r+0xe2>
 800578c:	9b03      	ldr	r3, [sp, #12]
 800578e:	1d19      	adds	r1, r3, #4
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	9103      	str	r1, [sp, #12]
 8005794:	2b00      	cmp	r3, #0
 8005796:	bfbb      	ittet	lt
 8005798:	425b      	neglt	r3, r3
 800579a:	f042 0202 	orrlt.w	r2, r2, #2
 800579e:	9307      	strge	r3, [sp, #28]
 80057a0:	9307      	strlt	r3, [sp, #28]
 80057a2:	bfb8      	it	lt
 80057a4:	9204      	strlt	r2, [sp, #16]
 80057a6:	7823      	ldrb	r3, [r4, #0]
 80057a8:	2b2e      	cmp	r3, #46	; 0x2e
 80057aa:	d10c      	bne.n	80057c6 <_vfiprintf_r+0x176>
 80057ac:	7863      	ldrb	r3, [r4, #1]
 80057ae:	2b2a      	cmp	r3, #42	; 0x2a
 80057b0:	d135      	bne.n	800581e <_vfiprintf_r+0x1ce>
 80057b2:	9b03      	ldr	r3, [sp, #12]
 80057b4:	1d1a      	adds	r2, r3, #4
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	9203      	str	r2, [sp, #12]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	bfb8      	it	lt
 80057be:	f04f 33ff 	movlt.w	r3, #4294967295
 80057c2:	3402      	adds	r4, #2
 80057c4:	9305      	str	r3, [sp, #20]
 80057c6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80058ac <_vfiprintf_r+0x25c>
 80057ca:	7821      	ldrb	r1, [r4, #0]
 80057cc:	2203      	movs	r2, #3
 80057ce:	4650      	mov	r0, sl
 80057d0:	f7fa fd06 	bl	80001e0 <memchr>
 80057d4:	b140      	cbz	r0, 80057e8 <_vfiprintf_r+0x198>
 80057d6:	2340      	movs	r3, #64	; 0x40
 80057d8:	eba0 000a 	sub.w	r0, r0, sl
 80057dc:	fa03 f000 	lsl.w	r0, r3, r0
 80057e0:	9b04      	ldr	r3, [sp, #16]
 80057e2:	4303      	orrs	r3, r0
 80057e4:	3401      	adds	r4, #1
 80057e6:	9304      	str	r3, [sp, #16]
 80057e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057ec:	482c      	ldr	r0, [pc, #176]	; (80058a0 <_vfiprintf_r+0x250>)
 80057ee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80057f2:	2206      	movs	r2, #6
 80057f4:	f7fa fcf4 	bl	80001e0 <memchr>
 80057f8:	2800      	cmp	r0, #0
 80057fa:	d03f      	beq.n	800587c <_vfiprintf_r+0x22c>
 80057fc:	4b29      	ldr	r3, [pc, #164]	; (80058a4 <_vfiprintf_r+0x254>)
 80057fe:	bb1b      	cbnz	r3, 8005848 <_vfiprintf_r+0x1f8>
 8005800:	9b03      	ldr	r3, [sp, #12]
 8005802:	3307      	adds	r3, #7
 8005804:	f023 0307 	bic.w	r3, r3, #7
 8005808:	3308      	adds	r3, #8
 800580a:	9303      	str	r3, [sp, #12]
 800580c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800580e:	443b      	add	r3, r7
 8005810:	9309      	str	r3, [sp, #36]	; 0x24
 8005812:	e767      	b.n	80056e4 <_vfiprintf_r+0x94>
 8005814:	fb0c 3202 	mla	r2, ip, r2, r3
 8005818:	460c      	mov	r4, r1
 800581a:	2001      	movs	r0, #1
 800581c:	e7a5      	b.n	800576a <_vfiprintf_r+0x11a>
 800581e:	2300      	movs	r3, #0
 8005820:	3401      	adds	r4, #1
 8005822:	9305      	str	r3, [sp, #20]
 8005824:	4619      	mov	r1, r3
 8005826:	f04f 0c0a 	mov.w	ip, #10
 800582a:	4620      	mov	r0, r4
 800582c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005830:	3a30      	subs	r2, #48	; 0x30
 8005832:	2a09      	cmp	r2, #9
 8005834:	d903      	bls.n	800583e <_vfiprintf_r+0x1ee>
 8005836:	2b00      	cmp	r3, #0
 8005838:	d0c5      	beq.n	80057c6 <_vfiprintf_r+0x176>
 800583a:	9105      	str	r1, [sp, #20]
 800583c:	e7c3      	b.n	80057c6 <_vfiprintf_r+0x176>
 800583e:	fb0c 2101 	mla	r1, ip, r1, r2
 8005842:	4604      	mov	r4, r0
 8005844:	2301      	movs	r3, #1
 8005846:	e7f0      	b.n	800582a <_vfiprintf_r+0x1da>
 8005848:	ab03      	add	r3, sp, #12
 800584a:	9300      	str	r3, [sp, #0]
 800584c:	462a      	mov	r2, r5
 800584e:	4b16      	ldr	r3, [pc, #88]	; (80058a8 <_vfiprintf_r+0x258>)
 8005850:	a904      	add	r1, sp, #16
 8005852:	4630      	mov	r0, r6
 8005854:	f7fd fcd0 	bl	80031f8 <_printf_float>
 8005858:	4607      	mov	r7, r0
 800585a:	1c78      	adds	r0, r7, #1
 800585c:	d1d6      	bne.n	800580c <_vfiprintf_r+0x1bc>
 800585e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005860:	07d9      	lsls	r1, r3, #31
 8005862:	d405      	bmi.n	8005870 <_vfiprintf_r+0x220>
 8005864:	89ab      	ldrh	r3, [r5, #12]
 8005866:	059a      	lsls	r2, r3, #22
 8005868:	d402      	bmi.n	8005870 <_vfiprintf_r+0x220>
 800586a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800586c:	f7ff fa12 	bl	8004c94 <__retarget_lock_release_recursive>
 8005870:	89ab      	ldrh	r3, [r5, #12]
 8005872:	065b      	lsls	r3, r3, #25
 8005874:	f53f af12 	bmi.w	800569c <_vfiprintf_r+0x4c>
 8005878:	9809      	ldr	r0, [sp, #36]	; 0x24
 800587a:	e711      	b.n	80056a0 <_vfiprintf_r+0x50>
 800587c:	ab03      	add	r3, sp, #12
 800587e:	9300      	str	r3, [sp, #0]
 8005880:	462a      	mov	r2, r5
 8005882:	4b09      	ldr	r3, [pc, #36]	; (80058a8 <_vfiprintf_r+0x258>)
 8005884:	a904      	add	r1, sp, #16
 8005886:	4630      	mov	r0, r6
 8005888:	f7fd ff5a 	bl	8003740 <_printf_i>
 800588c:	e7e4      	b.n	8005858 <_vfiprintf_r+0x208>
 800588e:	bf00      	nop
 8005890:	080072d0 	.word	0x080072d0
 8005894:	080072f0 	.word	0x080072f0
 8005898:	080072b0 	.word	0x080072b0
 800589c:	0800746c 	.word	0x0800746c
 80058a0:	08007476 	.word	0x08007476
 80058a4:	080031f9 	.word	0x080031f9
 80058a8:	0800562b 	.word	0x0800562b
 80058ac:	08007472 	.word	0x08007472

080058b0 <_sbrk_r>:
 80058b0:	b538      	push	{r3, r4, r5, lr}
 80058b2:	4d06      	ldr	r5, [pc, #24]	; (80058cc <_sbrk_r+0x1c>)
 80058b4:	2300      	movs	r3, #0
 80058b6:	4604      	mov	r4, r0
 80058b8:	4608      	mov	r0, r1
 80058ba:	602b      	str	r3, [r5, #0]
 80058bc:	f7fc fb40 	bl	8001f40 <_sbrk>
 80058c0:	1c43      	adds	r3, r0, #1
 80058c2:	d102      	bne.n	80058ca <_sbrk_r+0x1a>
 80058c4:	682b      	ldr	r3, [r5, #0]
 80058c6:	b103      	cbz	r3, 80058ca <_sbrk_r+0x1a>
 80058c8:	6023      	str	r3, [r4, #0]
 80058ca:	bd38      	pop	{r3, r4, r5, pc}
 80058cc:	20000920 	.word	0x20000920

080058d0 <__sread>:
 80058d0:	b510      	push	{r4, lr}
 80058d2:	460c      	mov	r4, r1
 80058d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058d8:	f000 f8e2 	bl	8005aa0 <_read_r>
 80058dc:	2800      	cmp	r0, #0
 80058de:	bfab      	itete	ge
 80058e0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80058e2:	89a3      	ldrhlt	r3, [r4, #12]
 80058e4:	181b      	addge	r3, r3, r0
 80058e6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80058ea:	bfac      	ite	ge
 80058ec:	6563      	strge	r3, [r4, #84]	; 0x54
 80058ee:	81a3      	strhlt	r3, [r4, #12]
 80058f0:	bd10      	pop	{r4, pc}

080058f2 <__swrite>:
 80058f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058f6:	461f      	mov	r7, r3
 80058f8:	898b      	ldrh	r3, [r1, #12]
 80058fa:	05db      	lsls	r3, r3, #23
 80058fc:	4605      	mov	r5, r0
 80058fe:	460c      	mov	r4, r1
 8005900:	4616      	mov	r6, r2
 8005902:	d505      	bpl.n	8005910 <__swrite+0x1e>
 8005904:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005908:	2302      	movs	r3, #2
 800590a:	2200      	movs	r2, #0
 800590c:	f000 f898 	bl	8005a40 <_lseek_r>
 8005910:	89a3      	ldrh	r3, [r4, #12]
 8005912:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005916:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800591a:	81a3      	strh	r3, [r4, #12]
 800591c:	4632      	mov	r2, r6
 800591e:	463b      	mov	r3, r7
 8005920:	4628      	mov	r0, r5
 8005922:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005926:	f000 b817 	b.w	8005958 <_write_r>

0800592a <__sseek>:
 800592a:	b510      	push	{r4, lr}
 800592c:	460c      	mov	r4, r1
 800592e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005932:	f000 f885 	bl	8005a40 <_lseek_r>
 8005936:	1c43      	adds	r3, r0, #1
 8005938:	89a3      	ldrh	r3, [r4, #12]
 800593a:	bf15      	itete	ne
 800593c:	6560      	strne	r0, [r4, #84]	; 0x54
 800593e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005942:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005946:	81a3      	strheq	r3, [r4, #12]
 8005948:	bf18      	it	ne
 800594a:	81a3      	strhne	r3, [r4, #12]
 800594c:	bd10      	pop	{r4, pc}

0800594e <__sclose>:
 800594e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005952:	f000 b831 	b.w	80059b8 <_close_r>
	...

08005958 <_write_r>:
 8005958:	b538      	push	{r3, r4, r5, lr}
 800595a:	4d07      	ldr	r5, [pc, #28]	; (8005978 <_write_r+0x20>)
 800595c:	4604      	mov	r4, r0
 800595e:	4608      	mov	r0, r1
 8005960:	4611      	mov	r1, r2
 8005962:	2200      	movs	r2, #0
 8005964:	602a      	str	r2, [r5, #0]
 8005966:	461a      	mov	r2, r3
 8005968:	f7fc fad0 	bl	8001f0c <_write>
 800596c:	1c43      	adds	r3, r0, #1
 800596e:	d102      	bne.n	8005976 <_write_r+0x1e>
 8005970:	682b      	ldr	r3, [r5, #0]
 8005972:	b103      	cbz	r3, 8005976 <_write_r+0x1e>
 8005974:	6023      	str	r3, [r4, #0]
 8005976:	bd38      	pop	{r3, r4, r5, pc}
 8005978:	20000920 	.word	0x20000920

0800597c <__assert_func>:
 800597c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800597e:	4614      	mov	r4, r2
 8005980:	461a      	mov	r2, r3
 8005982:	4b09      	ldr	r3, [pc, #36]	; (80059a8 <__assert_func+0x2c>)
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	4605      	mov	r5, r0
 8005988:	68d8      	ldr	r0, [r3, #12]
 800598a:	b14c      	cbz	r4, 80059a0 <__assert_func+0x24>
 800598c:	4b07      	ldr	r3, [pc, #28]	; (80059ac <__assert_func+0x30>)
 800598e:	9100      	str	r1, [sp, #0]
 8005990:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005994:	4906      	ldr	r1, [pc, #24]	; (80059b0 <__assert_func+0x34>)
 8005996:	462b      	mov	r3, r5
 8005998:	f000 f81e 	bl	80059d8 <fiprintf>
 800599c:	f000 f89f 	bl	8005ade <abort>
 80059a0:	4b04      	ldr	r3, [pc, #16]	; (80059b4 <__assert_func+0x38>)
 80059a2:	461c      	mov	r4, r3
 80059a4:	e7f3      	b.n	800598e <__assert_func+0x12>
 80059a6:	bf00      	nop
 80059a8:	20000010 	.word	0x20000010
 80059ac:	0800747d 	.word	0x0800747d
 80059b0:	0800748a 	.word	0x0800748a
 80059b4:	080074b8 	.word	0x080074b8

080059b8 <_close_r>:
 80059b8:	b538      	push	{r3, r4, r5, lr}
 80059ba:	4d06      	ldr	r5, [pc, #24]	; (80059d4 <_close_r+0x1c>)
 80059bc:	2300      	movs	r3, #0
 80059be:	4604      	mov	r4, r0
 80059c0:	4608      	mov	r0, r1
 80059c2:	602b      	str	r3, [r5, #0]
 80059c4:	f7fc fab0 	bl	8001f28 <_close>
 80059c8:	1c43      	adds	r3, r0, #1
 80059ca:	d102      	bne.n	80059d2 <_close_r+0x1a>
 80059cc:	682b      	ldr	r3, [r5, #0]
 80059ce:	b103      	cbz	r3, 80059d2 <_close_r+0x1a>
 80059d0:	6023      	str	r3, [r4, #0]
 80059d2:	bd38      	pop	{r3, r4, r5, pc}
 80059d4:	20000920 	.word	0x20000920

080059d8 <fiprintf>:
 80059d8:	b40e      	push	{r1, r2, r3}
 80059da:	b503      	push	{r0, r1, lr}
 80059dc:	4601      	mov	r1, r0
 80059de:	ab03      	add	r3, sp, #12
 80059e0:	4805      	ldr	r0, [pc, #20]	; (80059f8 <fiprintf+0x20>)
 80059e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80059e6:	6800      	ldr	r0, [r0, #0]
 80059e8:	9301      	str	r3, [sp, #4]
 80059ea:	f7ff fe31 	bl	8005650 <_vfiprintf_r>
 80059ee:	b002      	add	sp, #8
 80059f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80059f4:	b003      	add	sp, #12
 80059f6:	4770      	bx	lr
 80059f8:	20000010 	.word	0x20000010

080059fc <_fstat_r>:
 80059fc:	b538      	push	{r3, r4, r5, lr}
 80059fe:	4d07      	ldr	r5, [pc, #28]	; (8005a1c <_fstat_r+0x20>)
 8005a00:	2300      	movs	r3, #0
 8005a02:	4604      	mov	r4, r0
 8005a04:	4608      	mov	r0, r1
 8005a06:	4611      	mov	r1, r2
 8005a08:	602b      	str	r3, [r5, #0]
 8005a0a:	f7fc fa90 	bl	8001f2e <_fstat>
 8005a0e:	1c43      	adds	r3, r0, #1
 8005a10:	d102      	bne.n	8005a18 <_fstat_r+0x1c>
 8005a12:	682b      	ldr	r3, [r5, #0]
 8005a14:	b103      	cbz	r3, 8005a18 <_fstat_r+0x1c>
 8005a16:	6023      	str	r3, [r4, #0]
 8005a18:	bd38      	pop	{r3, r4, r5, pc}
 8005a1a:	bf00      	nop
 8005a1c:	20000920 	.word	0x20000920

08005a20 <_isatty_r>:
 8005a20:	b538      	push	{r3, r4, r5, lr}
 8005a22:	4d06      	ldr	r5, [pc, #24]	; (8005a3c <_isatty_r+0x1c>)
 8005a24:	2300      	movs	r3, #0
 8005a26:	4604      	mov	r4, r0
 8005a28:	4608      	mov	r0, r1
 8005a2a:	602b      	str	r3, [r5, #0]
 8005a2c:	f7fc fa84 	bl	8001f38 <_isatty>
 8005a30:	1c43      	adds	r3, r0, #1
 8005a32:	d102      	bne.n	8005a3a <_isatty_r+0x1a>
 8005a34:	682b      	ldr	r3, [r5, #0]
 8005a36:	b103      	cbz	r3, 8005a3a <_isatty_r+0x1a>
 8005a38:	6023      	str	r3, [r4, #0]
 8005a3a:	bd38      	pop	{r3, r4, r5, pc}
 8005a3c:	20000920 	.word	0x20000920

08005a40 <_lseek_r>:
 8005a40:	b538      	push	{r3, r4, r5, lr}
 8005a42:	4d07      	ldr	r5, [pc, #28]	; (8005a60 <_lseek_r+0x20>)
 8005a44:	4604      	mov	r4, r0
 8005a46:	4608      	mov	r0, r1
 8005a48:	4611      	mov	r1, r2
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	602a      	str	r2, [r5, #0]
 8005a4e:	461a      	mov	r2, r3
 8005a50:	f7fc fa74 	bl	8001f3c <_lseek>
 8005a54:	1c43      	adds	r3, r0, #1
 8005a56:	d102      	bne.n	8005a5e <_lseek_r+0x1e>
 8005a58:	682b      	ldr	r3, [r5, #0]
 8005a5a:	b103      	cbz	r3, 8005a5e <_lseek_r+0x1e>
 8005a5c:	6023      	str	r3, [r4, #0]
 8005a5e:	bd38      	pop	{r3, r4, r5, pc}
 8005a60:	20000920 	.word	0x20000920

08005a64 <__ascii_mbtowc>:
 8005a64:	b082      	sub	sp, #8
 8005a66:	b901      	cbnz	r1, 8005a6a <__ascii_mbtowc+0x6>
 8005a68:	a901      	add	r1, sp, #4
 8005a6a:	b142      	cbz	r2, 8005a7e <__ascii_mbtowc+0x1a>
 8005a6c:	b14b      	cbz	r3, 8005a82 <__ascii_mbtowc+0x1e>
 8005a6e:	7813      	ldrb	r3, [r2, #0]
 8005a70:	600b      	str	r3, [r1, #0]
 8005a72:	7812      	ldrb	r2, [r2, #0]
 8005a74:	1e10      	subs	r0, r2, #0
 8005a76:	bf18      	it	ne
 8005a78:	2001      	movne	r0, #1
 8005a7a:	b002      	add	sp, #8
 8005a7c:	4770      	bx	lr
 8005a7e:	4610      	mov	r0, r2
 8005a80:	e7fb      	b.n	8005a7a <__ascii_mbtowc+0x16>
 8005a82:	f06f 0001 	mvn.w	r0, #1
 8005a86:	e7f8      	b.n	8005a7a <__ascii_mbtowc+0x16>

08005a88 <__malloc_lock>:
 8005a88:	4801      	ldr	r0, [pc, #4]	; (8005a90 <__malloc_lock+0x8>)
 8005a8a:	f7ff b902 	b.w	8004c92 <__retarget_lock_acquire_recursive>
 8005a8e:	bf00      	nop
 8005a90:	20000918 	.word	0x20000918

08005a94 <__malloc_unlock>:
 8005a94:	4801      	ldr	r0, [pc, #4]	; (8005a9c <__malloc_unlock+0x8>)
 8005a96:	f7ff b8fd 	b.w	8004c94 <__retarget_lock_release_recursive>
 8005a9a:	bf00      	nop
 8005a9c:	20000918 	.word	0x20000918

08005aa0 <_read_r>:
 8005aa0:	b538      	push	{r3, r4, r5, lr}
 8005aa2:	4d07      	ldr	r5, [pc, #28]	; (8005ac0 <_read_r+0x20>)
 8005aa4:	4604      	mov	r4, r0
 8005aa6:	4608      	mov	r0, r1
 8005aa8:	4611      	mov	r1, r2
 8005aaa:	2200      	movs	r2, #0
 8005aac:	602a      	str	r2, [r5, #0]
 8005aae:	461a      	mov	r2, r3
 8005ab0:	f7fc fa1c 	bl	8001eec <_read>
 8005ab4:	1c43      	adds	r3, r0, #1
 8005ab6:	d102      	bne.n	8005abe <_read_r+0x1e>
 8005ab8:	682b      	ldr	r3, [r5, #0]
 8005aba:	b103      	cbz	r3, 8005abe <_read_r+0x1e>
 8005abc:	6023      	str	r3, [r4, #0]
 8005abe:	bd38      	pop	{r3, r4, r5, pc}
 8005ac0:	20000920 	.word	0x20000920

08005ac4 <__ascii_wctomb>:
 8005ac4:	b149      	cbz	r1, 8005ada <__ascii_wctomb+0x16>
 8005ac6:	2aff      	cmp	r2, #255	; 0xff
 8005ac8:	bf85      	ittet	hi
 8005aca:	238a      	movhi	r3, #138	; 0x8a
 8005acc:	6003      	strhi	r3, [r0, #0]
 8005ace:	700a      	strbls	r2, [r1, #0]
 8005ad0:	f04f 30ff 	movhi.w	r0, #4294967295
 8005ad4:	bf98      	it	ls
 8005ad6:	2001      	movls	r0, #1
 8005ad8:	4770      	bx	lr
 8005ada:	4608      	mov	r0, r1
 8005adc:	4770      	bx	lr

08005ade <abort>:
 8005ade:	b508      	push	{r3, lr}
 8005ae0:	2006      	movs	r0, #6
 8005ae2:	f000 f82b 	bl	8005b3c <raise>
 8005ae6:	2001      	movs	r0, #1
 8005ae8:	f7fc f9fa 	bl	8001ee0 <_exit>

08005aec <_raise_r>:
 8005aec:	291f      	cmp	r1, #31
 8005aee:	b538      	push	{r3, r4, r5, lr}
 8005af0:	4604      	mov	r4, r0
 8005af2:	460d      	mov	r5, r1
 8005af4:	d904      	bls.n	8005b00 <_raise_r+0x14>
 8005af6:	2316      	movs	r3, #22
 8005af8:	6003      	str	r3, [r0, #0]
 8005afa:	f04f 30ff 	mov.w	r0, #4294967295
 8005afe:	bd38      	pop	{r3, r4, r5, pc}
 8005b00:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005b02:	b112      	cbz	r2, 8005b0a <_raise_r+0x1e>
 8005b04:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005b08:	b94b      	cbnz	r3, 8005b1e <_raise_r+0x32>
 8005b0a:	4620      	mov	r0, r4
 8005b0c:	f000 f830 	bl	8005b70 <_getpid_r>
 8005b10:	462a      	mov	r2, r5
 8005b12:	4601      	mov	r1, r0
 8005b14:	4620      	mov	r0, r4
 8005b16:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005b1a:	f000 b817 	b.w	8005b4c <_kill_r>
 8005b1e:	2b01      	cmp	r3, #1
 8005b20:	d00a      	beq.n	8005b38 <_raise_r+0x4c>
 8005b22:	1c59      	adds	r1, r3, #1
 8005b24:	d103      	bne.n	8005b2e <_raise_r+0x42>
 8005b26:	2316      	movs	r3, #22
 8005b28:	6003      	str	r3, [r0, #0]
 8005b2a:	2001      	movs	r0, #1
 8005b2c:	e7e7      	b.n	8005afe <_raise_r+0x12>
 8005b2e:	2400      	movs	r4, #0
 8005b30:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005b34:	4628      	mov	r0, r5
 8005b36:	4798      	blx	r3
 8005b38:	2000      	movs	r0, #0
 8005b3a:	e7e0      	b.n	8005afe <_raise_r+0x12>

08005b3c <raise>:
 8005b3c:	4b02      	ldr	r3, [pc, #8]	; (8005b48 <raise+0xc>)
 8005b3e:	4601      	mov	r1, r0
 8005b40:	6818      	ldr	r0, [r3, #0]
 8005b42:	f7ff bfd3 	b.w	8005aec <_raise_r>
 8005b46:	bf00      	nop
 8005b48:	20000010 	.word	0x20000010

08005b4c <_kill_r>:
 8005b4c:	b538      	push	{r3, r4, r5, lr}
 8005b4e:	4d07      	ldr	r5, [pc, #28]	; (8005b6c <_kill_r+0x20>)
 8005b50:	2300      	movs	r3, #0
 8005b52:	4604      	mov	r4, r0
 8005b54:	4608      	mov	r0, r1
 8005b56:	4611      	mov	r1, r2
 8005b58:	602b      	str	r3, [r5, #0]
 8005b5a:	f7fc f9b9 	bl	8001ed0 <_kill>
 8005b5e:	1c43      	adds	r3, r0, #1
 8005b60:	d102      	bne.n	8005b68 <_kill_r+0x1c>
 8005b62:	682b      	ldr	r3, [r5, #0]
 8005b64:	b103      	cbz	r3, 8005b68 <_kill_r+0x1c>
 8005b66:	6023      	str	r3, [r4, #0]
 8005b68:	bd38      	pop	{r3, r4, r5, pc}
 8005b6a:	bf00      	nop
 8005b6c:	20000920 	.word	0x20000920

08005b70 <_getpid_r>:
 8005b70:	f7fc b9ac 	b.w	8001ecc <_getpid>

08005b74 <atan2>:
 8005b74:	f000 b8e4 	b.w	8005d40 <__ieee754_atan2>

08005b78 <pow>:
 8005b78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b7c:	ec59 8b10 	vmov	r8, r9, d0
 8005b80:	ec57 6b11 	vmov	r6, r7, d1
 8005b84:	f000 f9a8 	bl	8005ed8 <__ieee754_pow>
 8005b88:	4b4e      	ldr	r3, [pc, #312]	; (8005cc4 <pow+0x14c>)
 8005b8a:	f993 3000 	ldrsb.w	r3, [r3]
 8005b8e:	3301      	adds	r3, #1
 8005b90:	ec55 4b10 	vmov	r4, r5, d0
 8005b94:	d015      	beq.n	8005bc2 <pow+0x4a>
 8005b96:	4632      	mov	r2, r6
 8005b98:	463b      	mov	r3, r7
 8005b9a:	4630      	mov	r0, r6
 8005b9c:	4639      	mov	r1, r7
 8005b9e:	f7fa ffc5 	bl	8000b2c <__aeabi_dcmpun>
 8005ba2:	b970      	cbnz	r0, 8005bc2 <pow+0x4a>
 8005ba4:	4642      	mov	r2, r8
 8005ba6:	464b      	mov	r3, r9
 8005ba8:	4640      	mov	r0, r8
 8005baa:	4649      	mov	r1, r9
 8005bac:	f7fa ffbe 	bl	8000b2c <__aeabi_dcmpun>
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	b148      	cbz	r0, 8005bca <pow+0x52>
 8005bb6:	4630      	mov	r0, r6
 8005bb8:	4639      	mov	r1, r7
 8005bba:	f7fa ff85 	bl	8000ac8 <__aeabi_dcmpeq>
 8005bbe:	2800      	cmp	r0, #0
 8005bc0:	d17d      	bne.n	8005cbe <pow+0x146>
 8005bc2:	ec45 4b10 	vmov	d0, r4, r5
 8005bc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005bca:	4640      	mov	r0, r8
 8005bcc:	4649      	mov	r1, r9
 8005bce:	f7fa ff7b 	bl	8000ac8 <__aeabi_dcmpeq>
 8005bd2:	b1e0      	cbz	r0, 8005c0e <pow+0x96>
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	4630      	mov	r0, r6
 8005bda:	4639      	mov	r1, r7
 8005bdc:	f7fa ff74 	bl	8000ac8 <__aeabi_dcmpeq>
 8005be0:	2800      	cmp	r0, #0
 8005be2:	d16c      	bne.n	8005cbe <pow+0x146>
 8005be4:	ec47 6b10 	vmov	d0, r6, r7
 8005be8:	f001 f8f7 	bl	8006dda <finite>
 8005bec:	2800      	cmp	r0, #0
 8005bee:	d0e8      	beq.n	8005bc2 <pow+0x4a>
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	4630      	mov	r0, r6
 8005bf6:	4639      	mov	r1, r7
 8005bf8:	f7fa ff70 	bl	8000adc <__aeabi_dcmplt>
 8005bfc:	2800      	cmp	r0, #0
 8005bfe:	d0e0      	beq.n	8005bc2 <pow+0x4a>
 8005c00:	f7fd fa28 	bl	8003054 <__errno>
 8005c04:	2321      	movs	r3, #33	; 0x21
 8005c06:	6003      	str	r3, [r0, #0]
 8005c08:	2400      	movs	r4, #0
 8005c0a:	4d2f      	ldr	r5, [pc, #188]	; (8005cc8 <pow+0x150>)
 8005c0c:	e7d9      	b.n	8005bc2 <pow+0x4a>
 8005c0e:	ec45 4b10 	vmov	d0, r4, r5
 8005c12:	f001 f8e2 	bl	8006dda <finite>
 8005c16:	bbb8      	cbnz	r0, 8005c88 <pow+0x110>
 8005c18:	ec49 8b10 	vmov	d0, r8, r9
 8005c1c:	f001 f8dd 	bl	8006dda <finite>
 8005c20:	b390      	cbz	r0, 8005c88 <pow+0x110>
 8005c22:	ec47 6b10 	vmov	d0, r6, r7
 8005c26:	f001 f8d8 	bl	8006dda <finite>
 8005c2a:	b368      	cbz	r0, 8005c88 <pow+0x110>
 8005c2c:	4622      	mov	r2, r4
 8005c2e:	462b      	mov	r3, r5
 8005c30:	4620      	mov	r0, r4
 8005c32:	4629      	mov	r1, r5
 8005c34:	f7fa ff7a 	bl	8000b2c <__aeabi_dcmpun>
 8005c38:	b160      	cbz	r0, 8005c54 <pow+0xdc>
 8005c3a:	f7fd fa0b 	bl	8003054 <__errno>
 8005c3e:	2321      	movs	r3, #33	; 0x21
 8005c40:	6003      	str	r3, [r0, #0]
 8005c42:	2200      	movs	r2, #0
 8005c44:	2300      	movs	r3, #0
 8005c46:	4610      	mov	r0, r2
 8005c48:	4619      	mov	r1, r3
 8005c4a:	f7fa fdff 	bl	800084c <__aeabi_ddiv>
 8005c4e:	4604      	mov	r4, r0
 8005c50:	460d      	mov	r5, r1
 8005c52:	e7b6      	b.n	8005bc2 <pow+0x4a>
 8005c54:	f7fd f9fe 	bl	8003054 <__errno>
 8005c58:	2322      	movs	r3, #34	; 0x22
 8005c5a:	6003      	str	r3, [r0, #0]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	2300      	movs	r3, #0
 8005c60:	4640      	mov	r0, r8
 8005c62:	4649      	mov	r1, r9
 8005c64:	f7fa ff3a 	bl	8000adc <__aeabi_dcmplt>
 8005c68:	2400      	movs	r4, #0
 8005c6a:	b158      	cbz	r0, 8005c84 <pow+0x10c>
 8005c6c:	ec47 6b10 	vmov	d0, r6, r7
 8005c70:	f001 f8c6 	bl	8006e00 <rint>
 8005c74:	4632      	mov	r2, r6
 8005c76:	ec51 0b10 	vmov	r0, r1, d0
 8005c7a:	463b      	mov	r3, r7
 8005c7c:	f7fa ff24 	bl	8000ac8 <__aeabi_dcmpeq>
 8005c80:	2800      	cmp	r0, #0
 8005c82:	d0c2      	beq.n	8005c0a <pow+0x92>
 8005c84:	4d11      	ldr	r5, [pc, #68]	; (8005ccc <pow+0x154>)
 8005c86:	e79c      	b.n	8005bc2 <pow+0x4a>
 8005c88:	2200      	movs	r2, #0
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	4620      	mov	r0, r4
 8005c8e:	4629      	mov	r1, r5
 8005c90:	f7fa ff1a 	bl	8000ac8 <__aeabi_dcmpeq>
 8005c94:	2800      	cmp	r0, #0
 8005c96:	d094      	beq.n	8005bc2 <pow+0x4a>
 8005c98:	ec49 8b10 	vmov	d0, r8, r9
 8005c9c:	f001 f89d 	bl	8006dda <finite>
 8005ca0:	2800      	cmp	r0, #0
 8005ca2:	d08e      	beq.n	8005bc2 <pow+0x4a>
 8005ca4:	ec47 6b10 	vmov	d0, r6, r7
 8005ca8:	f001 f897 	bl	8006dda <finite>
 8005cac:	2800      	cmp	r0, #0
 8005cae:	d088      	beq.n	8005bc2 <pow+0x4a>
 8005cb0:	f7fd f9d0 	bl	8003054 <__errno>
 8005cb4:	2322      	movs	r3, #34	; 0x22
 8005cb6:	6003      	str	r3, [r0, #0]
 8005cb8:	2400      	movs	r4, #0
 8005cba:	2500      	movs	r5, #0
 8005cbc:	e781      	b.n	8005bc2 <pow+0x4a>
 8005cbe:	4d04      	ldr	r5, [pc, #16]	; (8005cd0 <pow+0x158>)
 8005cc0:	2400      	movs	r4, #0
 8005cc2:	e77e      	b.n	8005bc2 <pow+0x4a>
 8005cc4:	200001e0 	.word	0x200001e0
 8005cc8:	fff00000 	.word	0xfff00000
 8005ccc:	7ff00000 	.word	0x7ff00000
 8005cd0:	3ff00000 	.word	0x3ff00000

08005cd4 <sqrt>:
 8005cd4:	b538      	push	{r3, r4, r5, lr}
 8005cd6:	ed2d 8b02 	vpush	{d8}
 8005cda:	ec55 4b10 	vmov	r4, r5, d0
 8005cde:	f000 fe1d 	bl	800691c <__ieee754_sqrt>
 8005ce2:	4b15      	ldr	r3, [pc, #84]	; (8005d38 <sqrt+0x64>)
 8005ce4:	eeb0 8a40 	vmov.f32	s16, s0
 8005ce8:	eef0 8a60 	vmov.f32	s17, s1
 8005cec:	f993 3000 	ldrsb.w	r3, [r3]
 8005cf0:	3301      	adds	r3, #1
 8005cf2:	d019      	beq.n	8005d28 <sqrt+0x54>
 8005cf4:	4622      	mov	r2, r4
 8005cf6:	462b      	mov	r3, r5
 8005cf8:	4620      	mov	r0, r4
 8005cfa:	4629      	mov	r1, r5
 8005cfc:	f7fa ff16 	bl	8000b2c <__aeabi_dcmpun>
 8005d00:	b990      	cbnz	r0, 8005d28 <sqrt+0x54>
 8005d02:	2200      	movs	r2, #0
 8005d04:	2300      	movs	r3, #0
 8005d06:	4620      	mov	r0, r4
 8005d08:	4629      	mov	r1, r5
 8005d0a:	f7fa fee7 	bl	8000adc <__aeabi_dcmplt>
 8005d0e:	b158      	cbz	r0, 8005d28 <sqrt+0x54>
 8005d10:	f7fd f9a0 	bl	8003054 <__errno>
 8005d14:	2321      	movs	r3, #33	; 0x21
 8005d16:	6003      	str	r3, [r0, #0]
 8005d18:	2200      	movs	r2, #0
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	4610      	mov	r0, r2
 8005d1e:	4619      	mov	r1, r3
 8005d20:	f7fa fd94 	bl	800084c <__aeabi_ddiv>
 8005d24:	ec41 0b18 	vmov	d8, r0, r1
 8005d28:	eeb0 0a48 	vmov.f32	s0, s16
 8005d2c:	eef0 0a68 	vmov.f32	s1, s17
 8005d30:	ecbd 8b02 	vpop	{d8}
 8005d34:	bd38      	pop	{r3, r4, r5, pc}
 8005d36:	bf00      	nop
 8005d38:	200001e0 	.word	0x200001e0
 8005d3c:	00000000 	.word	0x00000000

08005d40 <__ieee754_atan2>:
 8005d40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d44:	ec57 6b11 	vmov	r6, r7, d1
 8005d48:	4273      	negs	r3, r6
 8005d4a:	f8df e184 	ldr.w	lr, [pc, #388]	; 8005ed0 <__ieee754_atan2+0x190>
 8005d4e:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 8005d52:	4333      	orrs	r3, r6
 8005d54:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8005d58:	4573      	cmp	r3, lr
 8005d5a:	ec51 0b10 	vmov	r0, r1, d0
 8005d5e:	ee11 8a10 	vmov	r8, s2
 8005d62:	d80a      	bhi.n	8005d7a <__ieee754_atan2+0x3a>
 8005d64:	4244      	negs	r4, r0
 8005d66:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005d6a:	4304      	orrs	r4, r0
 8005d6c:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8005d70:	4574      	cmp	r4, lr
 8005d72:	ee10 9a10 	vmov	r9, s0
 8005d76:	468c      	mov	ip, r1
 8005d78:	d907      	bls.n	8005d8a <__ieee754_atan2+0x4a>
 8005d7a:	4632      	mov	r2, r6
 8005d7c:	463b      	mov	r3, r7
 8005d7e:	f7fa fa85 	bl	800028c <__adddf3>
 8005d82:	ec41 0b10 	vmov	d0, r0, r1
 8005d86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d8a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 8005d8e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8005d92:	4334      	orrs	r4, r6
 8005d94:	d103      	bne.n	8005d9e <__ieee754_atan2+0x5e>
 8005d96:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d9a:	f000 be75 	b.w	8006a88 <atan>
 8005d9e:	17bc      	asrs	r4, r7, #30
 8005da0:	f004 0402 	and.w	r4, r4, #2
 8005da4:	ea53 0909 	orrs.w	r9, r3, r9
 8005da8:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8005dac:	d107      	bne.n	8005dbe <__ieee754_atan2+0x7e>
 8005dae:	2c02      	cmp	r4, #2
 8005db0:	d060      	beq.n	8005e74 <__ieee754_atan2+0x134>
 8005db2:	2c03      	cmp	r4, #3
 8005db4:	d1e5      	bne.n	8005d82 <__ieee754_atan2+0x42>
 8005db6:	a142      	add	r1, pc, #264	; (adr r1, 8005ec0 <__ieee754_atan2+0x180>)
 8005db8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005dbc:	e7e1      	b.n	8005d82 <__ieee754_atan2+0x42>
 8005dbe:	ea52 0808 	orrs.w	r8, r2, r8
 8005dc2:	d106      	bne.n	8005dd2 <__ieee754_atan2+0x92>
 8005dc4:	f1bc 0f00 	cmp.w	ip, #0
 8005dc8:	da5f      	bge.n	8005e8a <__ieee754_atan2+0x14a>
 8005dca:	a13f      	add	r1, pc, #252	; (adr r1, 8005ec8 <__ieee754_atan2+0x188>)
 8005dcc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005dd0:	e7d7      	b.n	8005d82 <__ieee754_atan2+0x42>
 8005dd2:	4572      	cmp	r2, lr
 8005dd4:	d10f      	bne.n	8005df6 <__ieee754_atan2+0xb6>
 8005dd6:	4293      	cmp	r3, r2
 8005dd8:	f104 34ff 	add.w	r4, r4, #4294967295
 8005ddc:	d107      	bne.n	8005dee <__ieee754_atan2+0xae>
 8005dde:	2c02      	cmp	r4, #2
 8005de0:	d84c      	bhi.n	8005e7c <__ieee754_atan2+0x13c>
 8005de2:	4b35      	ldr	r3, [pc, #212]	; (8005eb8 <__ieee754_atan2+0x178>)
 8005de4:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8005de8:	e9d4 0100 	ldrd	r0, r1, [r4]
 8005dec:	e7c9      	b.n	8005d82 <__ieee754_atan2+0x42>
 8005dee:	2c02      	cmp	r4, #2
 8005df0:	d848      	bhi.n	8005e84 <__ieee754_atan2+0x144>
 8005df2:	4b32      	ldr	r3, [pc, #200]	; (8005ebc <__ieee754_atan2+0x17c>)
 8005df4:	e7f6      	b.n	8005de4 <__ieee754_atan2+0xa4>
 8005df6:	4573      	cmp	r3, lr
 8005df8:	d0e4      	beq.n	8005dc4 <__ieee754_atan2+0x84>
 8005dfa:	1a9b      	subs	r3, r3, r2
 8005dfc:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 8005e00:	ea4f 5223 	mov.w	r2, r3, asr #20
 8005e04:	da1e      	bge.n	8005e44 <__ieee754_atan2+0x104>
 8005e06:	2f00      	cmp	r7, #0
 8005e08:	da01      	bge.n	8005e0e <__ieee754_atan2+0xce>
 8005e0a:	323c      	adds	r2, #60	; 0x3c
 8005e0c:	db1e      	blt.n	8005e4c <__ieee754_atan2+0x10c>
 8005e0e:	4632      	mov	r2, r6
 8005e10:	463b      	mov	r3, r7
 8005e12:	f7fa fd1b 	bl	800084c <__aeabi_ddiv>
 8005e16:	ec41 0b10 	vmov	d0, r0, r1
 8005e1a:	f000 ffd5 	bl	8006dc8 <fabs>
 8005e1e:	f000 fe33 	bl	8006a88 <atan>
 8005e22:	ec51 0b10 	vmov	r0, r1, d0
 8005e26:	2c01      	cmp	r4, #1
 8005e28:	d013      	beq.n	8005e52 <__ieee754_atan2+0x112>
 8005e2a:	2c02      	cmp	r4, #2
 8005e2c:	d015      	beq.n	8005e5a <__ieee754_atan2+0x11a>
 8005e2e:	2c00      	cmp	r4, #0
 8005e30:	d0a7      	beq.n	8005d82 <__ieee754_atan2+0x42>
 8005e32:	a319      	add	r3, pc, #100	; (adr r3, 8005e98 <__ieee754_atan2+0x158>)
 8005e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e38:	f7fa fa26 	bl	8000288 <__aeabi_dsub>
 8005e3c:	a318      	add	r3, pc, #96	; (adr r3, 8005ea0 <__ieee754_atan2+0x160>)
 8005e3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e42:	e014      	b.n	8005e6e <__ieee754_atan2+0x12e>
 8005e44:	a118      	add	r1, pc, #96	; (adr r1, 8005ea8 <__ieee754_atan2+0x168>)
 8005e46:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005e4a:	e7ec      	b.n	8005e26 <__ieee754_atan2+0xe6>
 8005e4c:	2000      	movs	r0, #0
 8005e4e:	2100      	movs	r1, #0
 8005e50:	e7e9      	b.n	8005e26 <__ieee754_atan2+0xe6>
 8005e52:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005e56:	4619      	mov	r1, r3
 8005e58:	e793      	b.n	8005d82 <__ieee754_atan2+0x42>
 8005e5a:	a30f      	add	r3, pc, #60	; (adr r3, 8005e98 <__ieee754_atan2+0x158>)
 8005e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e60:	f7fa fa12 	bl	8000288 <__aeabi_dsub>
 8005e64:	4602      	mov	r2, r0
 8005e66:	460b      	mov	r3, r1
 8005e68:	a10d      	add	r1, pc, #52	; (adr r1, 8005ea0 <__ieee754_atan2+0x160>)
 8005e6a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005e6e:	f7fa fa0b 	bl	8000288 <__aeabi_dsub>
 8005e72:	e786      	b.n	8005d82 <__ieee754_atan2+0x42>
 8005e74:	a10a      	add	r1, pc, #40	; (adr r1, 8005ea0 <__ieee754_atan2+0x160>)
 8005e76:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005e7a:	e782      	b.n	8005d82 <__ieee754_atan2+0x42>
 8005e7c:	a10c      	add	r1, pc, #48	; (adr r1, 8005eb0 <__ieee754_atan2+0x170>)
 8005e7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005e82:	e77e      	b.n	8005d82 <__ieee754_atan2+0x42>
 8005e84:	2000      	movs	r0, #0
 8005e86:	2100      	movs	r1, #0
 8005e88:	e77b      	b.n	8005d82 <__ieee754_atan2+0x42>
 8005e8a:	a107      	add	r1, pc, #28	; (adr r1, 8005ea8 <__ieee754_atan2+0x168>)
 8005e8c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005e90:	e777      	b.n	8005d82 <__ieee754_atan2+0x42>
 8005e92:	bf00      	nop
 8005e94:	f3af 8000 	nop.w
 8005e98:	33145c07 	.word	0x33145c07
 8005e9c:	3ca1a626 	.word	0x3ca1a626
 8005ea0:	54442d18 	.word	0x54442d18
 8005ea4:	400921fb 	.word	0x400921fb
 8005ea8:	54442d18 	.word	0x54442d18
 8005eac:	3ff921fb 	.word	0x3ff921fb
 8005eb0:	54442d18 	.word	0x54442d18
 8005eb4:	3fe921fb 	.word	0x3fe921fb
 8005eb8:	080075c8 	.word	0x080075c8
 8005ebc:	080075e0 	.word	0x080075e0
 8005ec0:	54442d18 	.word	0x54442d18
 8005ec4:	c00921fb 	.word	0xc00921fb
 8005ec8:	54442d18 	.word	0x54442d18
 8005ecc:	bff921fb 	.word	0xbff921fb
 8005ed0:	7ff00000 	.word	0x7ff00000
 8005ed4:	00000000 	.word	0x00000000

08005ed8 <__ieee754_pow>:
 8005ed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005edc:	ed2d 8b06 	vpush	{d8-d10}
 8005ee0:	b08d      	sub	sp, #52	; 0x34
 8005ee2:	ed8d 1b02 	vstr	d1, [sp, #8]
 8005ee6:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 8005eea:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 8005eee:	ea56 0100 	orrs.w	r1, r6, r0
 8005ef2:	ec53 2b10 	vmov	r2, r3, d0
 8005ef6:	f000 84d1 	beq.w	800689c <__ieee754_pow+0x9c4>
 8005efa:	497f      	ldr	r1, [pc, #508]	; (80060f8 <__ieee754_pow+0x220>)
 8005efc:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 8005f00:	428c      	cmp	r4, r1
 8005f02:	ee10 8a10 	vmov	r8, s0
 8005f06:	4699      	mov	r9, r3
 8005f08:	dc09      	bgt.n	8005f1e <__ieee754_pow+0x46>
 8005f0a:	d103      	bne.n	8005f14 <__ieee754_pow+0x3c>
 8005f0c:	b97a      	cbnz	r2, 8005f2e <__ieee754_pow+0x56>
 8005f0e:	42a6      	cmp	r6, r4
 8005f10:	dd02      	ble.n	8005f18 <__ieee754_pow+0x40>
 8005f12:	e00c      	b.n	8005f2e <__ieee754_pow+0x56>
 8005f14:	428e      	cmp	r6, r1
 8005f16:	dc02      	bgt.n	8005f1e <__ieee754_pow+0x46>
 8005f18:	428e      	cmp	r6, r1
 8005f1a:	d110      	bne.n	8005f3e <__ieee754_pow+0x66>
 8005f1c:	b178      	cbz	r0, 8005f3e <__ieee754_pow+0x66>
 8005f1e:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8005f22:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8005f26:	ea54 0308 	orrs.w	r3, r4, r8
 8005f2a:	f000 84b7 	beq.w	800689c <__ieee754_pow+0x9c4>
 8005f2e:	4873      	ldr	r0, [pc, #460]	; (80060fc <__ieee754_pow+0x224>)
 8005f30:	b00d      	add	sp, #52	; 0x34
 8005f32:	ecbd 8b06 	vpop	{d8-d10}
 8005f36:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f3a:	f000 bf59 	b.w	8006df0 <nan>
 8005f3e:	f1b9 0f00 	cmp.w	r9, #0
 8005f42:	da36      	bge.n	8005fb2 <__ieee754_pow+0xda>
 8005f44:	496e      	ldr	r1, [pc, #440]	; (8006100 <__ieee754_pow+0x228>)
 8005f46:	428e      	cmp	r6, r1
 8005f48:	dc51      	bgt.n	8005fee <__ieee754_pow+0x116>
 8005f4a:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 8005f4e:	428e      	cmp	r6, r1
 8005f50:	f340 84af 	ble.w	80068b2 <__ieee754_pow+0x9da>
 8005f54:	1531      	asrs	r1, r6, #20
 8005f56:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8005f5a:	2914      	cmp	r1, #20
 8005f5c:	dd0f      	ble.n	8005f7e <__ieee754_pow+0xa6>
 8005f5e:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 8005f62:	fa20 fc01 	lsr.w	ip, r0, r1
 8005f66:	fa0c f101 	lsl.w	r1, ip, r1
 8005f6a:	4281      	cmp	r1, r0
 8005f6c:	f040 84a1 	bne.w	80068b2 <__ieee754_pow+0x9da>
 8005f70:	f00c 0c01 	and.w	ip, ip, #1
 8005f74:	f1cc 0102 	rsb	r1, ip, #2
 8005f78:	9100      	str	r1, [sp, #0]
 8005f7a:	b180      	cbz	r0, 8005f9e <__ieee754_pow+0xc6>
 8005f7c:	e059      	b.n	8006032 <__ieee754_pow+0x15a>
 8005f7e:	2800      	cmp	r0, #0
 8005f80:	d155      	bne.n	800602e <__ieee754_pow+0x156>
 8005f82:	f1c1 0114 	rsb	r1, r1, #20
 8005f86:	fa46 fc01 	asr.w	ip, r6, r1
 8005f8a:	fa0c f101 	lsl.w	r1, ip, r1
 8005f8e:	42b1      	cmp	r1, r6
 8005f90:	f040 848c 	bne.w	80068ac <__ieee754_pow+0x9d4>
 8005f94:	f00c 0c01 	and.w	ip, ip, #1
 8005f98:	f1cc 0102 	rsb	r1, ip, #2
 8005f9c:	9100      	str	r1, [sp, #0]
 8005f9e:	4959      	ldr	r1, [pc, #356]	; (8006104 <__ieee754_pow+0x22c>)
 8005fa0:	428e      	cmp	r6, r1
 8005fa2:	d12d      	bne.n	8006000 <__ieee754_pow+0x128>
 8005fa4:	2f00      	cmp	r7, #0
 8005fa6:	da79      	bge.n	800609c <__ieee754_pow+0x1c4>
 8005fa8:	4956      	ldr	r1, [pc, #344]	; (8006104 <__ieee754_pow+0x22c>)
 8005faa:	2000      	movs	r0, #0
 8005fac:	f7fa fc4e 	bl	800084c <__aeabi_ddiv>
 8005fb0:	e016      	b.n	8005fe0 <__ieee754_pow+0x108>
 8005fb2:	2100      	movs	r1, #0
 8005fb4:	9100      	str	r1, [sp, #0]
 8005fb6:	2800      	cmp	r0, #0
 8005fb8:	d13b      	bne.n	8006032 <__ieee754_pow+0x15a>
 8005fba:	494f      	ldr	r1, [pc, #316]	; (80060f8 <__ieee754_pow+0x220>)
 8005fbc:	428e      	cmp	r6, r1
 8005fbe:	d1ee      	bne.n	8005f9e <__ieee754_pow+0xc6>
 8005fc0:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8005fc4:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8005fc8:	ea53 0308 	orrs.w	r3, r3, r8
 8005fcc:	f000 8466 	beq.w	800689c <__ieee754_pow+0x9c4>
 8005fd0:	4b4d      	ldr	r3, [pc, #308]	; (8006108 <__ieee754_pow+0x230>)
 8005fd2:	429c      	cmp	r4, r3
 8005fd4:	dd0d      	ble.n	8005ff2 <__ieee754_pow+0x11a>
 8005fd6:	2f00      	cmp	r7, #0
 8005fd8:	f280 8464 	bge.w	80068a4 <__ieee754_pow+0x9cc>
 8005fdc:	2000      	movs	r0, #0
 8005fde:	2100      	movs	r1, #0
 8005fe0:	ec41 0b10 	vmov	d0, r0, r1
 8005fe4:	b00d      	add	sp, #52	; 0x34
 8005fe6:	ecbd 8b06 	vpop	{d8-d10}
 8005fea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fee:	2102      	movs	r1, #2
 8005ff0:	e7e0      	b.n	8005fb4 <__ieee754_pow+0xdc>
 8005ff2:	2f00      	cmp	r7, #0
 8005ff4:	daf2      	bge.n	8005fdc <__ieee754_pow+0x104>
 8005ff6:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 8005ffa:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8005ffe:	e7ef      	b.n	8005fe0 <__ieee754_pow+0x108>
 8006000:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 8006004:	d104      	bne.n	8006010 <__ieee754_pow+0x138>
 8006006:	4610      	mov	r0, r2
 8006008:	4619      	mov	r1, r3
 800600a:	f7fa faf5 	bl	80005f8 <__aeabi_dmul>
 800600e:	e7e7      	b.n	8005fe0 <__ieee754_pow+0x108>
 8006010:	493e      	ldr	r1, [pc, #248]	; (800610c <__ieee754_pow+0x234>)
 8006012:	428f      	cmp	r7, r1
 8006014:	d10d      	bne.n	8006032 <__ieee754_pow+0x15a>
 8006016:	f1b9 0f00 	cmp.w	r9, #0
 800601a:	db0a      	blt.n	8006032 <__ieee754_pow+0x15a>
 800601c:	ec43 2b10 	vmov	d0, r2, r3
 8006020:	b00d      	add	sp, #52	; 0x34
 8006022:	ecbd 8b06 	vpop	{d8-d10}
 8006026:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800602a:	f000 bc77 	b.w	800691c <__ieee754_sqrt>
 800602e:	2100      	movs	r1, #0
 8006030:	9100      	str	r1, [sp, #0]
 8006032:	ec43 2b10 	vmov	d0, r2, r3
 8006036:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800603a:	f000 fec5 	bl	8006dc8 <fabs>
 800603e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006042:	ec51 0b10 	vmov	r0, r1, d0
 8006046:	f1b8 0f00 	cmp.w	r8, #0
 800604a:	d12a      	bne.n	80060a2 <__ieee754_pow+0x1ca>
 800604c:	b12c      	cbz	r4, 800605a <__ieee754_pow+0x182>
 800604e:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 8006104 <__ieee754_pow+0x22c>
 8006052:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 8006056:	45e6      	cmp	lr, ip
 8006058:	d123      	bne.n	80060a2 <__ieee754_pow+0x1ca>
 800605a:	2f00      	cmp	r7, #0
 800605c:	da05      	bge.n	800606a <__ieee754_pow+0x192>
 800605e:	4602      	mov	r2, r0
 8006060:	460b      	mov	r3, r1
 8006062:	2000      	movs	r0, #0
 8006064:	4927      	ldr	r1, [pc, #156]	; (8006104 <__ieee754_pow+0x22c>)
 8006066:	f7fa fbf1 	bl	800084c <__aeabi_ddiv>
 800606a:	f1b9 0f00 	cmp.w	r9, #0
 800606e:	dab7      	bge.n	8005fe0 <__ieee754_pow+0x108>
 8006070:	9b00      	ldr	r3, [sp, #0]
 8006072:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8006076:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800607a:	4323      	orrs	r3, r4
 800607c:	d108      	bne.n	8006090 <__ieee754_pow+0x1b8>
 800607e:	4602      	mov	r2, r0
 8006080:	460b      	mov	r3, r1
 8006082:	4610      	mov	r0, r2
 8006084:	4619      	mov	r1, r3
 8006086:	f7fa f8ff 	bl	8000288 <__aeabi_dsub>
 800608a:	4602      	mov	r2, r0
 800608c:	460b      	mov	r3, r1
 800608e:	e78d      	b.n	8005fac <__ieee754_pow+0xd4>
 8006090:	9b00      	ldr	r3, [sp, #0]
 8006092:	2b01      	cmp	r3, #1
 8006094:	d1a4      	bne.n	8005fe0 <__ieee754_pow+0x108>
 8006096:	4602      	mov	r2, r0
 8006098:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800609c:	4610      	mov	r0, r2
 800609e:	4619      	mov	r1, r3
 80060a0:	e79e      	b.n	8005fe0 <__ieee754_pow+0x108>
 80060a2:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 80060a6:	f10c 35ff 	add.w	r5, ip, #4294967295
 80060aa:	950a      	str	r5, [sp, #40]	; 0x28
 80060ac:	9d00      	ldr	r5, [sp, #0]
 80060ae:	46ac      	mov	ip, r5
 80060b0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80060b2:	ea5c 0505 	orrs.w	r5, ip, r5
 80060b6:	d0e4      	beq.n	8006082 <__ieee754_pow+0x1aa>
 80060b8:	4b15      	ldr	r3, [pc, #84]	; (8006110 <__ieee754_pow+0x238>)
 80060ba:	429e      	cmp	r6, r3
 80060bc:	f340 80fc 	ble.w	80062b8 <__ieee754_pow+0x3e0>
 80060c0:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80060c4:	429e      	cmp	r6, r3
 80060c6:	4b10      	ldr	r3, [pc, #64]	; (8006108 <__ieee754_pow+0x230>)
 80060c8:	dd07      	ble.n	80060da <__ieee754_pow+0x202>
 80060ca:	429c      	cmp	r4, r3
 80060cc:	dc0a      	bgt.n	80060e4 <__ieee754_pow+0x20c>
 80060ce:	2f00      	cmp	r7, #0
 80060d0:	da84      	bge.n	8005fdc <__ieee754_pow+0x104>
 80060d2:	a307      	add	r3, pc, #28	; (adr r3, 80060f0 <__ieee754_pow+0x218>)
 80060d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060d8:	e795      	b.n	8006006 <__ieee754_pow+0x12e>
 80060da:	429c      	cmp	r4, r3
 80060dc:	dbf7      	blt.n	80060ce <__ieee754_pow+0x1f6>
 80060de:	4b09      	ldr	r3, [pc, #36]	; (8006104 <__ieee754_pow+0x22c>)
 80060e0:	429c      	cmp	r4, r3
 80060e2:	dd17      	ble.n	8006114 <__ieee754_pow+0x23c>
 80060e4:	2f00      	cmp	r7, #0
 80060e6:	dcf4      	bgt.n	80060d2 <__ieee754_pow+0x1fa>
 80060e8:	e778      	b.n	8005fdc <__ieee754_pow+0x104>
 80060ea:	bf00      	nop
 80060ec:	f3af 8000 	nop.w
 80060f0:	8800759c 	.word	0x8800759c
 80060f4:	7e37e43c 	.word	0x7e37e43c
 80060f8:	7ff00000 	.word	0x7ff00000
 80060fc:	080074b8 	.word	0x080074b8
 8006100:	433fffff 	.word	0x433fffff
 8006104:	3ff00000 	.word	0x3ff00000
 8006108:	3fefffff 	.word	0x3fefffff
 800610c:	3fe00000 	.word	0x3fe00000
 8006110:	41e00000 	.word	0x41e00000
 8006114:	4b64      	ldr	r3, [pc, #400]	; (80062a8 <__ieee754_pow+0x3d0>)
 8006116:	2200      	movs	r2, #0
 8006118:	f7fa f8b6 	bl	8000288 <__aeabi_dsub>
 800611c:	a356      	add	r3, pc, #344	; (adr r3, 8006278 <__ieee754_pow+0x3a0>)
 800611e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006122:	4604      	mov	r4, r0
 8006124:	460d      	mov	r5, r1
 8006126:	f7fa fa67 	bl	80005f8 <__aeabi_dmul>
 800612a:	a355      	add	r3, pc, #340	; (adr r3, 8006280 <__ieee754_pow+0x3a8>)
 800612c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006130:	4606      	mov	r6, r0
 8006132:	460f      	mov	r7, r1
 8006134:	4620      	mov	r0, r4
 8006136:	4629      	mov	r1, r5
 8006138:	f7fa fa5e 	bl	80005f8 <__aeabi_dmul>
 800613c:	4b5b      	ldr	r3, [pc, #364]	; (80062ac <__ieee754_pow+0x3d4>)
 800613e:	4682      	mov	sl, r0
 8006140:	468b      	mov	fp, r1
 8006142:	2200      	movs	r2, #0
 8006144:	4620      	mov	r0, r4
 8006146:	4629      	mov	r1, r5
 8006148:	f7fa fa56 	bl	80005f8 <__aeabi_dmul>
 800614c:	4602      	mov	r2, r0
 800614e:	460b      	mov	r3, r1
 8006150:	a14d      	add	r1, pc, #308	; (adr r1, 8006288 <__ieee754_pow+0x3b0>)
 8006152:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006156:	f7fa f897 	bl	8000288 <__aeabi_dsub>
 800615a:	4622      	mov	r2, r4
 800615c:	462b      	mov	r3, r5
 800615e:	f7fa fa4b 	bl	80005f8 <__aeabi_dmul>
 8006162:	4602      	mov	r2, r0
 8006164:	460b      	mov	r3, r1
 8006166:	2000      	movs	r0, #0
 8006168:	4951      	ldr	r1, [pc, #324]	; (80062b0 <__ieee754_pow+0x3d8>)
 800616a:	f7fa f88d 	bl	8000288 <__aeabi_dsub>
 800616e:	4622      	mov	r2, r4
 8006170:	4680      	mov	r8, r0
 8006172:	4689      	mov	r9, r1
 8006174:	462b      	mov	r3, r5
 8006176:	4620      	mov	r0, r4
 8006178:	4629      	mov	r1, r5
 800617a:	f7fa fa3d 	bl	80005f8 <__aeabi_dmul>
 800617e:	4602      	mov	r2, r0
 8006180:	460b      	mov	r3, r1
 8006182:	4640      	mov	r0, r8
 8006184:	4649      	mov	r1, r9
 8006186:	f7fa fa37 	bl	80005f8 <__aeabi_dmul>
 800618a:	a341      	add	r3, pc, #260	; (adr r3, 8006290 <__ieee754_pow+0x3b8>)
 800618c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006190:	f7fa fa32 	bl	80005f8 <__aeabi_dmul>
 8006194:	4602      	mov	r2, r0
 8006196:	460b      	mov	r3, r1
 8006198:	4650      	mov	r0, sl
 800619a:	4659      	mov	r1, fp
 800619c:	f7fa f874 	bl	8000288 <__aeabi_dsub>
 80061a0:	4602      	mov	r2, r0
 80061a2:	460b      	mov	r3, r1
 80061a4:	4680      	mov	r8, r0
 80061a6:	4689      	mov	r9, r1
 80061a8:	4630      	mov	r0, r6
 80061aa:	4639      	mov	r1, r7
 80061ac:	f7fa f86e 	bl	800028c <__adddf3>
 80061b0:	2400      	movs	r4, #0
 80061b2:	4632      	mov	r2, r6
 80061b4:	463b      	mov	r3, r7
 80061b6:	4620      	mov	r0, r4
 80061b8:	460d      	mov	r5, r1
 80061ba:	f7fa f865 	bl	8000288 <__aeabi_dsub>
 80061be:	4602      	mov	r2, r0
 80061c0:	460b      	mov	r3, r1
 80061c2:	4640      	mov	r0, r8
 80061c4:	4649      	mov	r1, r9
 80061c6:	f7fa f85f 	bl	8000288 <__aeabi_dsub>
 80061ca:	9b00      	ldr	r3, [sp, #0]
 80061cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80061ce:	3b01      	subs	r3, #1
 80061d0:	4313      	orrs	r3, r2
 80061d2:	4682      	mov	sl, r0
 80061d4:	468b      	mov	fp, r1
 80061d6:	f040 81f1 	bne.w	80065bc <__ieee754_pow+0x6e4>
 80061da:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8006298 <__ieee754_pow+0x3c0>
 80061de:	eeb0 8a47 	vmov.f32	s16, s14
 80061e2:	eef0 8a67 	vmov.f32	s17, s15
 80061e6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80061ea:	2600      	movs	r6, #0
 80061ec:	4632      	mov	r2, r6
 80061ee:	463b      	mov	r3, r7
 80061f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80061f4:	f7fa f848 	bl	8000288 <__aeabi_dsub>
 80061f8:	4622      	mov	r2, r4
 80061fa:	462b      	mov	r3, r5
 80061fc:	f7fa f9fc 	bl	80005f8 <__aeabi_dmul>
 8006200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006204:	4680      	mov	r8, r0
 8006206:	4689      	mov	r9, r1
 8006208:	4650      	mov	r0, sl
 800620a:	4659      	mov	r1, fp
 800620c:	f7fa f9f4 	bl	80005f8 <__aeabi_dmul>
 8006210:	4602      	mov	r2, r0
 8006212:	460b      	mov	r3, r1
 8006214:	4640      	mov	r0, r8
 8006216:	4649      	mov	r1, r9
 8006218:	f7fa f838 	bl	800028c <__adddf3>
 800621c:	4632      	mov	r2, r6
 800621e:	463b      	mov	r3, r7
 8006220:	4680      	mov	r8, r0
 8006222:	4689      	mov	r9, r1
 8006224:	4620      	mov	r0, r4
 8006226:	4629      	mov	r1, r5
 8006228:	f7fa f9e6 	bl	80005f8 <__aeabi_dmul>
 800622c:	460b      	mov	r3, r1
 800622e:	4604      	mov	r4, r0
 8006230:	460d      	mov	r5, r1
 8006232:	4602      	mov	r2, r0
 8006234:	4649      	mov	r1, r9
 8006236:	4640      	mov	r0, r8
 8006238:	f7fa f828 	bl	800028c <__adddf3>
 800623c:	4b1d      	ldr	r3, [pc, #116]	; (80062b4 <__ieee754_pow+0x3dc>)
 800623e:	4299      	cmp	r1, r3
 8006240:	ec45 4b19 	vmov	d9, r4, r5
 8006244:	4606      	mov	r6, r0
 8006246:	460f      	mov	r7, r1
 8006248:	468b      	mov	fp, r1
 800624a:	f340 82fe 	ble.w	800684a <__ieee754_pow+0x972>
 800624e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8006252:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8006256:	4303      	orrs	r3, r0
 8006258:	f000 81f0 	beq.w	800663c <__ieee754_pow+0x764>
 800625c:	a310      	add	r3, pc, #64	; (adr r3, 80062a0 <__ieee754_pow+0x3c8>)
 800625e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006262:	ec51 0b18 	vmov	r0, r1, d8
 8006266:	f7fa f9c7 	bl	80005f8 <__aeabi_dmul>
 800626a:	a30d      	add	r3, pc, #52	; (adr r3, 80062a0 <__ieee754_pow+0x3c8>)
 800626c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006270:	e6cb      	b.n	800600a <__ieee754_pow+0x132>
 8006272:	bf00      	nop
 8006274:	f3af 8000 	nop.w
 8006278:	60000000 	.word	0x60000000
 800627c:	3ff71547 	.word	0x3ff71547
 8006280:	f85ddf44 	.word	0xf85ddf44
 8006284:	3e54ae0b 	.word	0x3e54ae0b
 8006288:	55555555 	.word	0x55555555
 800628c:	3fd55555 	.word	0x3fd55555
 8006290:	652b82fe 	.word	0x652b82fe
 8006294:	3ff71547 	.word	0x3ff71547
 8006298:	00000000 	.word	0x00000000
 800629c:	bff00000 	.word	0xbff00000
 80062a0:	8800759c 	.word	0x8800759c
 80062a4:	7e37e43c 	.word	0x7e37e43c
 80062a8:	3ff00000 	.word	0x3ff00000
 80062ac:	3fd00000 	.word	0x3fd00000
 80062b0:	3fe00000 	.word	0x3fe00000
 80062b4:	408fffff 	.word	0x408fffff
 80062b8:	4bd7      	ldr	r3, [pc, #860]	; (8006618 <__ieee754_pow+0x740>)
 80062ba:	ea03 0309 	and.w	r3, r3, r9
 80062be:	2200      	movs	r2, #0
 80062c0:	b92b      	cbnz	r3, 80062ce <__ieee754_pow+0x3f6>
 80062c2:	4bd6      	ldr	r3, [pc, #856]	; (800661c <__ieee754_pow+0x744>)
 80062c4:	f7fa f998 	bl	80005f8 <__aeabi_dmul>
 80062c8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80062cc:	460c      	mov	r4, r1
 80062ce:	1523      	asrs	r3, r4, #20
 80062d0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80062d4:	4413      	add	r3, r2
 80062d6:	9309      	str	r3, [sp, #36]	; 0x24
 80062d8:	4bd1      	ldr	r3, [pc, #836]	; (8006620 <__ieee754_pow+0x748>)
 80062da:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80062de:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80062e2:	429c      	cmp	r4, r3
 80062e4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80062e8:	dd08      	ble.n	80062fc <__ieee754_pow+0x424>
 80062ea:	4bce      	ldr	r3, [pc, #824]	; (8006624 <__ieee754_pow+0x74c>)
 80062ec:	429c      	cmp	r4, r3
 80062ee:	f340 8163 	ble.w	80065b8 <__ieee754_pow+0x6e0>
 80062f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062f4:	3301      	adds	r3, #1
 80062f6:	9309      	str	r3, [sp, #36]	; 0x24
 80062f8:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80062fc:	2400      	movs	r4, #0
 80062fe:	00e3      	lsls	r3, r4, #3
 8006300:	930b      	str	r3, [sp, #44]	; 0x2c
 8006302:	4bc9      	ldr	r3, [pc, #804]	; (8006628 <__ieee754_pow+0x750>)
 8006304:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006308:	ed93 7b00 	vldr	d7, [r3]
 800630c:	4629      	mov	r1, r5
 800630e:	ec53 2b17 	vmov	r2, r3, d7
 8006312:	eeb0 8a47 	vmov.f32	s16, s14
 8006316:	eef0 8a67 	vmov.f32	s17, s15
 800631a:	4682      	mov	sl, r0
 800631c:	f7f9 ffb4 	bl	8000288 <__aeabi_dsub>
 8006320:	4652      	mov	r2, sl
 8006322:	4606      	mov	r6, r0
 8006324:	460f      	mov	r7, r1
 8006326:	462b      	mov	r3, r5
 8006328:	ec51 0b18 	vmov	r0, r1, d8
 800632c:	f7f9 ffae 	bl	800028c <__adddf3>
 8006330:	4602      	mov	r2, r0
 8006332:	460b      	mov	r3, r1
 8006334:	2000      	movs	r0, #0
 8006336:	49bd      	ldr	r1, [pc, #756]	; (800662c <__ieee754_pow+0x754>)
 8006338:	f7fa fa88 	bl	800084c <__aeabi_ddiv>
 800633c:	ec41 0b19 	vmov	d9, r0, r1
 8006340:	4602      	mov	r2, r0
 8006342:	460b      	mov	r3, r1
 8006344:	4630      	mov	r0, r6
 8006346:	4639      	mov	r1, r7
 8006348:	f7fa f956 	bl	80005f8 <__aeabi_dmul>
 800634c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006350:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006354:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006358:	2300      	movs	r3, #0
 800635a:	9304      	str	r3, [sp, #16]
 800635c:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8006360:	46ab      	mov	fp, r5
 8006362:	106d      	asrs	r5, r5, #1
 8006364:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8006368:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800636c:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8006370:	2200      	movs	r2, #0
 8006372:	4640      	mov	r0, r8
 8006374:	4649      	mov	r1, r9
 8006376:	4614      	mov	r4, r2
 8006378:	461d      	mov	r5, r3
 800637a:	f7fa f93d 	bl	80005f8 <__aeabi_dmul>
 800637e:	4602      	mov	r2, r0
 8006380:	460b      	mov	r3, r1
 8006382:	4630      	mov	r0, r6
 8006384:	4639      	mov	r1, r7
 8006386:	f7f9 ff7f 	bl	8000288 <__aeabi_dsub>
 800638a:	ec53 2b18 	vmov	r2, r3, d8
 800638e:	4606      	mov	r6, r0
 8006390:	460f      	mov	r7, r1
 8006392:	4620      	mov	r0, r4
 8006394:	4629      	mov	r1, r5
 8006396:	f7f9 ff77 	bl	8000288 <__aeabi_dsub>
 800639a:	4602      	mov	r2, r0
 800639c:	460b      	mov	r3, r1
 800639e:	4650      	mov	r0, sl
 80063a0:	4659      	mov	r1, fp
 80063a2:	f7f9 ff71 	bl	8000288 <__aeabi_dsub>
 80063a6:	4642      	mov	r2, r8
 80063a8:	464b      	mov	r3, r9
 80063aa:	f7fa f925 	bl	80005f8 <__aeabi_dmul>
 80063ae:	4602      	mov	r2, r0
 80063b0:	460b      	mov	r3, r1
 80063b2:	4630      	mov	r0, r6
 80063b4:	4639      	mov	r1, r7
 80063b6:	f7f9 ff67 	bl	8000288 <__aeabi_dsub>
 80063ba:	ec53 2b19 	vmov	r2, r3, d9
 80063be:	f7fa f91b 	bl	80005f8 <__aeabi_dmul>
 80063c2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80063c6:	ec41 0b18 	vmov	d8, r0, r1
 80063ca:	4610      	mov	r0, r2
 80063cc:	4619      	mov	r1, r3
 80063ce:	f7fa f913 	bl	80005f8 <__aeabi_dmul>
 80063d2:	a37d      	add	r3, pc, #500	; (adr r3, 80065c8 <__ieee754_pow+0x6f0>)
 80063d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063d8:	4604      	mov	r4, r0
 80063da:	460d      	mov	r5, r1
 80063dc:	f7fa f90c 	bl	80005f8 <__aeabi_dmul>
 80063e0:	a37b      	add	r3, pc, #492	; (adr r3, 80065d0 <__ieee754_pow+0x6f8>)
 80063e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063e6:	f7f9 ff51 	bl	800028c <__adddf3>
 80063ea:	4622      	mov	r2, r4
 80063ec:	462b      	mov	r3, r5
 80063ee:	f7fa f903 	bl	80005f8 <__aeabi_dmul>
 80063f2:	a379      	add	r3, pc, #484	; (adr r3, 80065d8 <__ieee754_pow+0x700>)
 80063f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063f8:	f7f9 ff48 	bl	800028c <__adddf3>
 80063fc:	4622      	mov	r2, r4
 80063fe:	462b      	mov	r3, r5
 8006400:	f7fa f8fa 	bl	80005f8 <__aeabi_dmul>
 8006404:	a376      	add	r3, pc, #472	; (adr r3, 80065e0 <__ieee754_pow+0x708>)
 8006406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800640a:	f7f9 ff3f 	bl	800028c <__adddf3>
 800640e:	4622      	mov	r2, r4
 8006410:	462b      	mov	r3, r5
 8006412:	f7fa f8f1 	bl	80005f8 <__aeabi_dmul>
 8006416:	a374      	add	r3, pc, #464	; (adr r3, 80065e8 <__ieee754_pow+0x710>)
 8006418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800641c:	f7f9 ff36 	bl	800028c <__adddf3>
 8006420:	4622      	mov	r2, r4
 8006422:	462b      	mov	r3, r5
 8006424:	f7fa f8e8 	bl	80005f8 <__aeabi_dmul>
 8006428:	a371      	add	r3, pc, #452	; (adr r3, 80065f0 <__ieee754_pow+0x718>)
 800642a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800642e:	f7f9 ff2d 	bl	800028c <__adddf3>
 8006432:	4622      	mov	r2, r4
 8006434:	4606      	mov	r6, r0
 8006436:	460f      	mov	r7, r1
 8006438:	462b      	mov	r3, r5
 800643a:	4620      	mov	r0, r4
 800643c:	4629      	mov	r1, r5
 800643e:	f7fa f8db 	bl	80005f8 <__aeabi_dmul>
 8006442:	4602      	mov	r2, r0
 8006444:	460b      	mov	r3, r1
 8006446:	4630      	mov	r0, r6
 8006448:	4639      	mov	r1, r7
 800644a:	f7fa f8d5 	bl	80005f8 <__aeabi_dmul>
 800644e:	4642      	mov	r2, r8
 8006450:	4604      	mov	r4, r0
 8006452:	460d      	mov	r5, r1
 8006454:	464b      	mov	r3, r9
 8006456:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800645a:	f7f9 ff17 	bl	800028c <__adddf3>
 800645e:	ec53 2b18 	vmov	r2, r3, d8
 8006462:	f7fa f8c9 	bl	80005f8 <__aeabi_dmul>
 8006466:	4622      	mov	r2, r4
 8006468:	462b      	mov	r3, r5
 800646a:	f7f9 ff0f 	bl	800028c <__adddf3>
 800646e:	4642      	mov	r2, r8
 8006470:	4682      	mov	sl, r0
 8006472:	468b      	mov	fp, r1
 8006474:	464b      	mov	r3, r9
 8006476:	4640      	mov	r0, r8
 8006478:	4649      	mov	r1, r9
 800647a:	f7fa f8bd 	bl	80005f8 <__aeabi_dmul>
 800647e:	4b6c      	ldr	r3, [pc, #432]	; (8006630 <__ieee754_pow+0x758>)
 8006480:	2200      	movs	r2, #0
 8006482:	4606      	mov	r6, r0
 8006484:	460f      	mov	r7, r1
 8006486:	f7f9 ff01 	bl	800028c <__adddf3>
 800648a:	4652      	mov	r2, sl
 800648c:	465b      	mov	r3, fp
 800648e:	f7f9 fefd 	bl	800028c <__adddf3>
 8006492:	9c04      	ldr	r4, [sp, #16]
 8006494:	460d      	mov	r5, r1
 8006496:	4622      	mov	r2, r4
 8006498:	460b      	mov	r3, r1
 800649a:	4640      	mov	r0, r8
 800649c:	4649      	mov	r1, r9
 800649e:	f7fa f8ab 	bl	80005f8 <__aeabi_dmul>
 80064a2:	4b63      	ldr	r3, [pc, #396]	; (8006630 <__ieee754_pow+0x758>)
 80064a4:	4680      	mov	r8, r0
 80064a6:	4689      	mov	r9, r1
 80064a8:	2200      	movs	r2, #0
 80064aa:	4620      	mov	r0, r4
 80064ac:	4629      	mov	r1, r5
 80064ae:	f7f9 feeb 	bl	8000288 <__aeabi_dsub>
 80064b2:	4632      	mov	r2, r6
 80064b4:	463b      	mov	r3, r7
 80064b6:	f7f9 fee7 	bl	8000288 <__aeabi_dsub>
 80064ba:	4602      	mov	r2, r0
 80064bc:	460b      	mov	r3, r1
 80064be:	4650      	mov	r0, sl
 80064c0:	4659      	mov	r1, fp
 80064c2:	f7f9 fee1 	bl	8000288 <__aeabi_dsub>
 80064c6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80064ca:	f7fa f895 	bl	80005f8 <__aeabi_dmul>
 80064ce:	4622      	mov	r2, r4
 80064d0:	4606      	mov	r6, r0
 80064d2:	460f      	mov	r7, r1
 80064d4:	462b      	mov	r3, r5
 80064d6:	ec51 0b18 	vmov	r0, r1, d8
 80064da:	f7fa f88d 	bl	80005f8 <__aeabi_dmul>
 80064de:	4602      	mov	r2, r0
 80064e0:	460b      	mov	r3, r1
 80064e2:	4630      	mov	r0, r6
 80064e4:	4639      	mov	r1, r7
 80064e6:	f7f9 fed1 	bl	800028c <__adddf3>
 80064ea:	4606      	mov	r6, r0
 80064ec:	460f      	mov	r7, r1
 80064ee:	4602      	mov	r2, r0
 80064f0:	460b      	mov	r3, r1
 80064f2:	4640      	mov	r0, r8
 80064f4:	4649      	mov	r1, r9
 80064f6:	f7f9 fec9 	bl	800028c <__adddf3>
 80064fa:	9c04      	ldr	r4, [sp, #16]
 80064fc:	a33e      	add	r3, pc, #248	; (adr r3, 80065f8 <__ieee754_pow+0x720>)
 80064fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006502:	4620      	mov	r0, r4
 8006504:	460d      	mov	r5, r1
 8006506:	f7fa f877 	bl	80005f8 <__aeabi_dmul>
 800650a:	4642      	mov	r2, r8
 800650c:	ec41 0b18 	vmov	d8, r0, r1
 8006510:	464b      	mov	r3, r9
 8006512:	4620      	mov	r0, r4
 8006514:	4629      	mov	r1, r5
 8006516:	f7f9 feb7 	bl	8000288 <__aeabi_dsub>
 800651a:	4602      	mov	r2, r0
 800651c:	460b      	mov	r3, r1
 800651e:	4630      	mov	r0, r6
 8006520:	4639      	mov	r1, r7
 8006522:	f7f9 feb1 	bl	8000288 <__aeabi_dsub>
 8006526:	a336      	add	r3, pc, #216	; (adr r3, 8006600 <__ieee754_pow+0x728>)
 8006528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800652c:	f7fa f864 	bl	80005f8 <__aeabi_dmul>
 8006530:	a335      	add	r3, pc, #212	; (adr r3, 8006608 <__ieee754_pow+0x730>)
 8006532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006536:	4606      	mov	r6, r0
 8006538:	460f      	mov	r7, r1
 800653a:	4620      	mov	r0, r4
 800653c:	4629      	mov	r1, r5
 800653e:	f7fa f85b 	bl	80005f8 <__aeabi_dmul>
 8006542:	4602      	mov	r2, r0
 8006544:	460b      	mov	r3, r1
 8006546:	4630      	mov	r0, r6
 8006548:	4639      	mov	r1, r7
 800654a:	f7f9 fe9f 	bl	800028c <__adddf3>
 800654e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006550:	4b38      	ldr	r3, [pc, #224]	; (8006634 <__ieee754_pow+0x75c>)
 8006552:	4413      	add	r3, r2
 8006554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006558:	f7f9 fe98 	bl	800028c <__adddf3>
 800655c:	4682      	mov	sl, r0
 800655e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006560:	468b      	mov	fp, r1
 8006562:	f7f9 ffdf 	bl	8000524 <__aeabi_i2d>
 8006566:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006568:	4b33      	ldr	r3, [pc, #204]	; (8006638 <__ieee754_pow+0x760>)
 800656a:	4413      	add	r3, r2
 800656c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006570:	4606      	mov	r6, r0
 8006572:	460f      	mov	r7, r1
 8006574:	4652      	mov	r2, sl
 8006576:	465b      	mov	r3, fp
 8006578:	ec51 0b18 	vmov	r0, r1, d8
 800657c:	f7f9 fe86 	bl	800028c <__adddf3>
 8006580:	4642      	mov	r2, r8
 8006582:	464b      	mov	r3, r9
 8006584:	f7f9 fe82 	bl	800028c <__adddf3>
 8006588:	4632      	mov	r2, r6
 800658a:	463b      	mov	r3, r7
 800658c:	f7f9 fe7e 	bl	800028c <__adddf3>
 8006590:	9c04      	ldr	r4, [sp, #16]
 8006592:	4632      	mov	r2, r6
 8006594:	463b      	mov	r3, r7
 8006596:	4620      	mov	r0, r4
 8006598:	460d      	mov	r5, r1
 800659a:	f7f9 fe75 	bl	8000288 <__aeabi_dsub>
 800659e:	4642      	mov	r2, r8
 80065a0:	464b      	mov	r3, r9
 80065a2:	f7f9 fe71 	bl	8000288 <__aeabi_dsub>
 80065a6:	ec53 2b18 	vmov	r2, r3, d8
 80065aa:	f7f9 fe6d 	bl	8000288 <__aeabi_dsub>
 80065ae:	4602      	mov	r2, r0
 80065b0:	460b      	mov	r3, r1
 80065b2:	4650      	mov	r0, sl
 80065b4:	4659      	mov	r1, fp
 80065b6:	e606      	b.n	80061c6 <__ieee754_pow+0x2ee>
 80065b8:	2401      	movs	r4, #1
 80065ba:	e6a0      	b.n	80062fe <__ieee754_pow+0x426>
 80065bc:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8006610 <__ieee754_pow+0x738>
 80065c0:	e60d      	b.n	80061de <__ieee754_pow+0x306>
 80065c2:	bf00      	nop
 80065c4:	f3af 8000 	nop.w
 80065c8:	4a454eef 	.word	0x4a454eef
 80065cc:	3fca7e28 	.word	0x3fca7e28
 80065d0:	93c9db65 	.word	0x93c9db65
 80065d4:	3fcd864a 	.word	0x3fcd864a
 80065d8:	a91d4101 	.word	0xa91d4101
 80065dc:	3fd17460 	.word	0x3fd17460
 80065e0:	518f264d 	.word	0x518f264d
 80065e4:	3fd55555 	.word	0x3fd55555
 80065e8:	db6fabff 	.word	0xdb6fabff
 80065ec:	3fdb6db6 	.word	0x3fdb6db6
 80065f0:	33333303 	.word	0x33333303
 80065f4:	3fe33333 	.word	0x3fe33333
 80065f8:	e0000000 	.word	0xe0000000
 80065fc:	3feec709 	.word	0x3feec709
 8006600:	dc3a03fd 	.word	0xdc3a03fd
 8006604:	3feec709 	.word	0x3feec709
 8006608:	145b01f5 	.word	0x145b01f5
 800660c:	be3e2fe0 	.word	0xbe3e2fe0
 8006610:	00000000 	.word	0x00000000
 8006614:	3ff00000 	.word	0x3ff00000
 8006618:	7ff00000 	.word	0x7ff00000
 800661c:	43400000 	.word	0x43400000
 8006620:	0003988e 	.word	0x0003988e
 8006624:	000bb679 	.word	0x000bb679
 8006628:	080075f8 	.word	0x080075f8
 800662c:	3ff00000 	.word	0x3ff00000
 8006630:	40080000 	.word	0x40080000
 8006634:	08007618 	.word	0x08007618
 8006638:	08007608 	.word	0x08007608
 800663c:	a3b5      	add	r3, pc, #724	; (adr r3, 8006914 <__ieee754_pow+0xa3c>)
 800663e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006642:	4640      	mov	r0, r8
 8006644:	4649      	mov	r1, r9
 8006646:	f7f9 fe21 	bl	800028c <__adddf3>
 800664a:	4622      	mov	r2, r4
 800664c:	ec41 0b1a 	vmov	d10, r0, r1
 8006650:	462b      	mov	r3, r5
 8006652:	4630      	mov	r0, r6
 8006654:	4639      	mov	r1, r7
 8006656:	f7f9 fe17 	bl	8000288 <__aeabi_dsub>
 800665a:	4602      	mov	r2, r0
 800665c:	460b      	mov	r3, r1
 800665e:	ec51 0b1a 	vmov	r0, r1, d10
 8006662:	f7fa fa59 	bl	8000b18 <__aeabi_dcmpgt>
 8006666:	2800      	cmp	r0, #0
 8006668:	f47f adf8 	bne.w	800625c <__ieee754_pow+0x384>
 800666c:	4aa4      	ldr	r2, [pc, #656]	; (8006900 <__ieee754_pow+0xa28>)
 800666e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006672:	4293      	cmp	r3, r2
 8006674:	f340 810b 	ble.w	800688e <__ieee754_pow+0x9b6>
 8006678:	151b      	asrs	r3, r3, #20
 800667a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800667e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8006682:	fa4a f303 	asr.w	r3, sl, r3
 8006686:	445b      	add	r3, fp
 8006688:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800668c:	4e9d      	ldr	r6, [pc, #628]	; (8006904 <__ieee754_pow+0xa2c>)
 800668e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8006692:	4116      	asrs	r6, r2
 8006694:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8006698:	2000      	movs	r0, #0
 800669a:	ea23 0106 	bic.w	r1, r3, r6
 800669e:	f1c2 0214 	rsb	r2, r2, #20
 80066a2:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80066a6:	fa4a fa02 	asr.w	sl, sl, r2
 80066aa:	f1bb 0f00 	cmp.w	fp, #0
 80066ae:	4602      	mov	r2, r0
 80066b0:	460b      	mov	r3, r1
 80066b2:	4620      	mov	r0, r4
 80066b4:	4629      	mov	r1, r5
 80066b6:	bfb8      	it	lt
 80066b8:	f1ca 0a00 	rsblt	sl, sl, #0
 80066bc:	f7f9 fde4 	bl	8000288 <__aeabi_dsub>
 80066c0:	ec41 0b19 	vmov	d9, r0, r1
 80066c4:	4642      	mov	r2, r8
 80066c6:	464b      	mov	r3, r9
 80066c8:	ec51 0b19 	vmov	r0, r1, d9
 80066cc:	f7f9 fdde 	bl	800028c <__adddf3>
 80066d0:	2400      	movs	r4, #0
 80066d2:	a379      	add	r3, pc, #484	; (adr r3, 80068b8 <__ieee754_pow+0x9e0>)
 80066d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066d8:	4620      	mov	r0, r4
 80066da:	460d      	mov	r5, r1
 80066dc:	f7f9 ff8c 	bl	80005f8 <__aeabi_dmul>
 80066e0:	ec53 2b19 	vmov	r2, r3, d9
 80066e4:	4606      	mov	r6, r0
 80066e6:	460f      	mov	r7, r1
 80066e8:	4620      	mov	r0, r4
 80066ea:	4629      	mov	r1, r5
 80066ec:	f7f9 fdcc 	bl	8000288 <__aeabi_dsub>
 80066f0:	4602      	mov	r2, r0
 80066f2:	460b      	mov	r3, r1
 80066f4:	4640      	mov	r0, r8
 80066f6:	4649      	mov	r1, r9
 80066f8:	f7f9 fdc6 	bl	8000288 <__aeabi_dsub>
 80066fc:	a370      	add	r3, pc, #448	; (adr r3, 80068c0 <__ieee754_pow+0x9e8>)
 80066fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006702:	f7f9 ff79 	bl	80005f8 <__aeabi_dmul>
 8006706:	a370      	add	r3, pc, #448	; (adr r3, 80068c8 <__ieee754_pow+0x9f0>)
 8006708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800670c:	4680      	mov	r8, r0
 800670e:	4689      	mov	r9, r1
 8006710:	4620      	mov	r0, r4
 8006712:	4629      	mov	r1, r5
 8006714:	f7f9 ff70 	bl	80005f8 <__aeabi_dmul>
 8006718:	4602      	mov	r2, r0
 800671a:	460b      	mov	r3, r1
 800671c:	4640      	mov	r0, r8
 800671e:	4649      	mov	r1, r9
 8006720:	f7f9 fdb4 	bl	800028c <__adddf3>
 8006724:	4604      	mov	r4, r0
 8006726:	460d      	mov	r5, r1
 8006728:	4602      	mov	r2, r0
 800672a:	460b      	mov	r3, r1
 800672c:	4630      	mov	r0, r6
 800672e:	4639      	mov	r1, r7
 8006730:	f7f9 fdac 	bl	800028c <__adddf3>
 8006734:	4632      	mov	r2, r6
 8006736:	463b      	mov	r3, r7
 8006738:	4680      	mov	r8, r0
 800673a:	4689      	mov	r9, r1
 800673c:	f7f9 fda4 	bl	8000288 <__aeabi_dsub>
 8006740:	4602      	mov	r2, r0
 8006742:	460b      	mov	r3, r1
 8006744:	4620      	mov	r0, r4
 8006746:	4629      	mov	r1, r5
 8006748:	f7f9 fd9e 	bl	8000288 <__aeabi_dsub>
 800674c:	4642      	mov	r2, r8
 800674e:	4606      	mov	r6, r0
 8006750:	460f      	mov	r7, r1
 8006752:	464b      	mov	r3, r9
 8006754:	4640      	mov	r0, r8
 8006756:	4649      	mov	r1, r9
 8006758:	f7f9 ff4e 	bl	80005f8 <__aeabi_dmul>
 800675c:	a35c      	add	r3, pc, #368	; (adr r3, 80068d0 <__ieee754_pow+0x9f8>)
 800675e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006762:	4604      	mov	r4, r0
 8006764:	460d      	mov	r5, r1
 8006766:	f7f9 ff47 	bl	80005f8 <__aeabi_dmul>
 800676a:	a35b      	add	r3, pc, #364	; (adr r3, 80068d8 <__ieee754_pow+0xa00>)
 800676c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006770:	f7f9 fd8a 	bl	8000288 <__aeabi_dsub>
 8006774:	4622      	mov	r2, r4
 8006776:	462b      	mov	r3, r5
 8006778:	f7f9 ff3e 	bl	80005f8 <__aeabi_dmul>
 800677c:	a358      	add	r3, pc, #352	; (adr r3, 80068e0 <__ieee754_pow+0xa08>)
 800677e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006782:	f7f9 fd83 	bl	800028c <__adddf3>
 8006786:	4622      	mov	r2, r4
 8006788:	462b      	mov	r3, r5
 800678a:	f7f9 ff35 	bl	80005f8 <__aeabi_dmul>
 800678e:	a356      	add	r3, pc, #344	; (adr r3, 80068e8 <__ieee754_pow+0xa10>)
 8006790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006794:	f7f9 fd78 	bl	8000288 <__aeabi_dsub>
 8006798:	4622      	mov	r2, r4
 800679a:	462b      	mov	r3, r5
 800679c:	f7f9 ff2c 	bl	80005f8 <__aeabi_dmul>
 80067a0:	a353      	add	r3, pc, #332	; (adr r3, 80068f0 <__ieee754_pow+0xa18>)
 80067a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067a6:	f7f9 fd71 	bl	800028c <__adddf3>
 80067aa:	4622      	mov	r2, r4
 80067ac:	462b      	mov	r3, r5
 80067ae:	f7f9 ff23 	bl	80005f8 <__aeabi_dmul>
 80067b2:	4602      	mov	r2, r0
 80067b4:	460b      	mov	r3, r1
 80067b6:	4640      	mov	r0, r8
 80067b8:	4649      	mov	r1, r9
 80067ba:	f7f9 fd65 	bl	8000288 <__aeabi_dsub>
 80067be:	4604      	mov	r4, r0
 80067c0:	460d      	mov	r5, r1
 80067c2:	4602      	mov	r2, r0
 80067c4:	460b      	mov	r3, r1
 80067c6:	4640      	mov	r0, r8
 80067c8:	4649      	mov	r1, r9
 80067ca:	f7f9 ff15 	bl	80005f8 <__aeabi_dmul>
 80067ce:	2200      	movs	r2, #0
 80067d0:	ec41 0b19 	vmov	d9, r0, r1
 80067d4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80067d8:	4620      	mov	r0, r4
 80067da:	4629      	mov	r1, r5
 80067dc:	f7f9 fd54 	bl	8000288 <__aeabi_dsub>
 80067e0:	4602      	mov	r2, r0
 80067e2:	460b      	mov	r3, r1
 80067e4:	ec51 0b19 	vmov	r0, r1, d9
 80067e8:	f7fa f830 	bl	800084c <__aeabi_ddiv>
 80067ec:	4632      	mov	r2, r6
 80067ee:	4604      	mov	r4, r0
 80067f0:	460d      	mov	r5, r1
 80067f2:	463b      	mov	r3, r7
 80067f4:	4640      	mov	r0, r8
 80067f6:	4649      	mov	r1, r9
 80067f8:	f7f9 fefe 	bl	80005f8 <__aeabi_dmul>
 80067fc:	4632      	mov	r2, r6
 80067fe:	463b      	mov	r3, r7
 8006800:	f7f9 fd44 	bl	800028c <__adddf3>
 8006804:	4602      	mov	r2, r0
 8006806:	460b      	mov	r3, r1
 8006808:	4620      	mov	r0, r4
 800680a:	4629      	mov	r1, r5
 800680c:	f7f9 fd3c 	bl	8000288 <__aeabi_dsub>
 8006810:	4642      	mov	r2, r8
 8006812:	464b      	mov	r3, r9
 8006814:	f7f9 fd38 	bl	8000288 <__aeabi_dsub>
 8006818:	460b      	mov	r3, r1
 800681a:	4602      	mov	r2, r0
 800681c:	493a      	ldr	r1, [pc, #232]	; (8006908 <__ieee754_pow+0xa30>)
 800681e:	2000      	movs	r0, #0
 8006820:	f7f9 fd32 	bl	8000288 <__aeabi_dsub>
 8006824:	e9cd 0100 	strd	r0, r1, [sp]
 8006828:	9b01      	ldr	r3, [sp, #4]
 800682a:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800682e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006832:	da2f      	bge.n	8006894 <__ieee754_pow+0x9bc>
 8006834:	4650      	mov	r0, sl
 8006836:	ed9d 0b00 	vldr	d0, [sp]
 800683a:	f000 fb6d 	bl	8006f18 <scalbn>
 800683e:	ec51 0b10 	vmov	r0, r1, d0
 8006842:	ec53 2b18 	vmov	r2, r3, d8
 8006846:	f7ff bbe0 	b.w	800600a <__ieee754_pow+0x132>
 800684a:	4b30      	ldr	r3, [pc, #192]	; (800690c <__ieee754_pow+0xa34>)
 800684c:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8006850:	429e      	cmp	r6, r3
 8006852:	f77f af0b 	ble.w	800666c <__ieee754_pow+0x794>
 8006856:	4b2e      	ldr	r3, [pc, #184]	; (8006910 <__ieee754_pow+0xa38>)
 8006858:	440b      	add	r3, r1
 800685a:	4303      	orrs	r3, r0
 800685c:	d00b      	beq.n	8006876 <__ieee754_pow+0x99e>
 800685e:	a326      	add	r3, pc, #152	; (adr r3, 80068f8 <__ieee754_pow+0xa20>)
 8006860:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006864:	ec51 0b18 	vmov	r0, r1, d8
 8006868:	f7f9 fec6 	bl	80005f8 <__aeabi_dmul>
 800686c:	a322      	add	r3, pc, #136	; (adr r3, 80068f8 <__ieee754_pow+0xa20>)
 800686e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006872:	f7ff bbca 	b.w	800600a <__ieee754_pow+0x132>
 8006876:	4622      	mov	r2, r4
 8006878:	462b      	mov	r3, r5
 800687a:	f7f9 fd05 	bl	8000288 <__aeabi_dsub>
 800687e:	4642      	mov	r2, r8
 8006880:	464b      	mov	r3, r9
 8006882:	f7fa f93f 	bl	8000b04 <__aeabi_dcmpge>
 8006886:	2800      	cmp	r0, #0
 8006888:	f43f aef0 	beq.w	800666c <__ieee754_pow+0x794>
 800688c:	e7e7      	b.n	800685e <__ieee754_pow+0x986>
 800688e:	f04f 0a00 	mov.w	sl, #0
 8006892:	e717      	b.n	80066c4 <__ieee754_pow+0x7ec>
 8006894:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006898:	4619      	mov	r1, r3
 800689a:	e7d2      	b.n	8006842 <__ieee754_pow+0x96a>
 800689c:	491a      	ldr	r1, [pc, #104]	; (8006908 <__ieee754_pow+0xa30>)
 800689e:	2000      	movs	r0, #0
 80068a0:	f7ff bb9e 	b.w	8005fe0 <__ieee754_pow+0x108>
 80068a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80068a8:	f7ff bb9a 	b.w	8005fe0 <__ieee754_pow+0x108>
 80068ac:	9000      	str	r0, [sp, #0]
 80068ae:	f7ff bb76 	b.w	8005f9e <__ieee754_pow+0xc6>
 80068b2:	2100      	movs	r1, #0
 80068b4:	f7ff bb60 	b.w	8005f78 <__ieee754_pow+0xa0>
 80068b8:	00000000 	.word	0x00000000
 80068bc:	3fe62e43 	.word	0x3fe62e43
 80068c0:	fefa39ef 	.word	0xfefa39ef
 80068c4:	3fe62e42 	.word	0x3fe62e42
 80068c8:	0ca86c39 	.word	0x0ca86c39
 80068cc:	be205c61 	.word	0xbe205c61
 80068d0:	72bea4d0 	.word	0x72bea4d0
 80068d4:	3e663769 	.word	0x3e663769
 80068d8:	c5d26bf1 	.word	0xc5d26bf1
 80068dc:	3ebbbd41 	.word	0x3ebbbd41
 80068e0:	af25de2c 	.word	0xaf25de2c
 80068e4:	3f11566a 	.word	0x3f11566a
 80068e8:	16bebd93 	.word	0x16bebd93
 80068ec:	3f66c16c 	.word	0x3f66c16c
 80068f0:	5555553e 	.word	0x5555553e
 80068f4:	3fc55555 	.word	0x3fc55555
 80068f8:	c2f8f359 	.word	0xc2f8f359
 80068fc:	01a56e1f 	.word	0x01a56e1f
 8006900:	3fe00000 	.word	0x3fe00000
 8006904:	000fffff 	.word	0x000fffff
 8006908:	3ff00000 	.word	0x3ff00000
 800690c:	4090cbff 	.word	0x4090cbff
 8006910:	3f6f3400 	.word	0x3f6f3400
 8006914:	652b82fe 	.word	0x652b82fe
 8006918:	3c971547 	.word	0x3c971547

0800691c <__ieee754_sqrt>:
 800691c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006920:	ec55 4b10 	vmov	r4, r5, d0
 8006924:	4e56      	ldr	r6, [pc, #344]	; (8006a80 <__ieee754_sqrt+0x164>)
 8006926:	43ae      	bics	r6, r5
 8006928:	ee10 0a10 	vmov	r0, s0
 800692c:	ee10 3a10 	vmov	r3, s0
 8006930:	4629      	mov	r1, r5
 8006932:	462a      	mov	r2, r5
 8006934:	d110      	bne.n	8006958 <__ieee754_sqrt+0x3c>
 8006936:	ee10 2a10 	vmov	r2, s0
 800693a:	462b      	mov	r3, r5
 800693c:	f7f9 fe5c 	bl	80005f8 <__aeabi_dmul>
 8006940:	4602      	mov	r2, r0
 8006942:	460b      	mov	r3, r1
 8006944:	4620      	mov	r0, r4
 8006946:	4629      	mov	r1, r5
 8006948:	f7f9 fca0 	bl	800028c <__adddf3>
 800694c:	4604      	mov	r4, r0
 800694e:	460d      	mov	r5, r1
 8006950:	ec45 4b10 	vmov	d0, r4, r5
 8006954:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006958:	2d00      	cmp	r5, #0
 800695a:	dc10      	bgt.n	800697e <__ieee754_sqrt+0x62>
 800695c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8006960:	4330      	orrs	r0, r6
 8006962:	d0f5      	beq.n	8006950 <__ieee754_sqrt+0x34>
 8006964:	b15d      	cbz	r5, 800697e <__ieee754_sqrt+0x62>
 8006966:	ee10 2a10 	vmov	r2, s0
 800696a:	462b      	mov	r3, r5
 800696c:	ee10 0a10 	vmov	r0, s0
 8006970:	f7f9 fc8a 	bl	8000288 <__aeabi_dsub>
 8006974:	4602      	mov	r2, r0
 8006976:	460b      	mov	r3, r1
 8006978:	f7f9 ff68 	bl	800084c <__aeabi_ddiv>
 800697c:	e7e6      	b.n	800694c <__ieee754_sqrt+0x30>
 800697e:	1509      	asrs	r1, r1, #20
 8006980:	d076      	beq.n	8006a70 <__ieee754_sqrt+0x154>
 8006982:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8006986:	07ce      	lsls	r6, r1, #31
 8006988:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 800698c:	bf5e      	ittt	pl
 800698e:	0fda      	lsrpl	r2, r3, #31
 8006990:	005b      	lslpl	r3, r3, #1
 8006992:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 8006996:	0fda      	lsrs	r2, r3, #31
 8006998:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 800699c:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 80069a0:	2000      	movs	r0, #0
 80069a2:	106d      	asrs	r5, r5, #1
 80069a4:	005b      	lsls	r3, r3, #1
 80069a6:	f04f 0e16 	mov.w	lr, #22
 80069aa:	4684      	mov	ip, r0
 80069ac:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80069b0:	eb0c 0401 	add.w	r4, ip, r1
 80069b4:	4294      	cmp	r4, r2
 80069b6:	bfde      	ittt	le
 80069b8:	1b12      	suble	r2, r2, r4
 80069ba:	eb04 0c01 	addle.w	ip, r4, r1
 80069be:	1840      	addle	r0, r0, r1
 80069c0:	0052      	lsls	r2, r2, #1
 80069c2:	f1be 0e01 	subs.w	lr, lr, #1
 80069c6:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 80069ca:	ea4f 0151 	mov.w	r1, r1, lsr #1
 80069ce:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80069d2:	d1ed      	bne.n	80069b0 <__ieee754_sqrt+0x94>
 80069d4:	4671      	mov	r1, lr
 80069d6:	2720      	movs	r7, #32
 80069d8:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 80069dc:	4562      	cmp	r2, ip
 80069de:	eb04 060e 	add.w	r6, r4, lr
 80069e2:	dc02      	bgt.n	80069ea <__ieee754_sqrt+0xce>
 80069e4:	d113      	bne.n	8006a0e <__ieee754_sqrt+0xf2>
 80069e6:	429e      	cmp	r6, r3
 80069e8:	d811      	bhi.n	8006a0e <__ieee754_sqrt+0xf2>
 80069ea:	2e00      	cmp	r6, #0
 80069ec:	eb06 0e04 	add.w	lr, r6, r4
 80069f0:	da43      	bge.n	8006a7a <__ieee754_sqrt+0x15e>
 80069f2:	f1be 0f00 	cmp.w	lr, #0
 80069f6:	db40      	blt.n	8006a7a <__ieee754_sqrt+0x15e>
 80069f8:	f10c 0801 	add.w	r8, ip, #1
 80069fc:	eba2 020c 	sub.w	r2, r2, ip
 8006a00:	429e      	cmp	r6, r3
 8006a02:	bf88      	it	hi
 8006a04:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8006a08:	1b9b      	subs	r3, r3, r6
 8006a0a:	4421      	add	r1, r4
 8006a0c:	46c4      	mov	ip, r8
 8006a0e:	0052      	lsls	r2, r2, #1
 8006a10:	3f01      	subs	r7, #1
 8006a12:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8006a16:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8006a1a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006a1e:	d1dd      	bne.n	80069dc <__ieee754_sqrt+0xc0>
 8006a20:	4313      	orrs	r3, r2
 8006a22:	d006      	beq.n	8006a32 <__ieee754_sqrt+0x116>
 8006a24:	1c4c      	adds	r4, r1, #1
 8006a26:	bf13      	iteet	ne
 8006a28:	3101      	addne	r1, #1
 8006a2a:	3001      	addeq	r0, #1
 8006a2c:	4639      	moveq	r1, r7
 8006a2e:	f021 0101 	bicne.w	r1, r1, #1
 8006a32:	1043      	asrs	r3, r0, #1
 8006a34:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8006a38:	0849      	lsrs	r1, r1, #1
 8006a3a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8006a3e:	07c2      	lsls	r2, r0, #31
 8006a40:	bf48      	it	mi
 8006a42:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8006a46:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 8006a4a:	460c      	mov	r4, r1
 8006a4c:	463d      	mov	r5, r7
 8006a4e:	e77f      	b.n	8006950 <__ieee754_sqrt+0x34>
 8006a50:	0ada      	lsrs	r2, r3, #11
 8006a52:	3815      	subs	r0, #21
 8006a54:	055b      	lsls	r3, r3, #21
 8006a56:	2a00      	cmp	r2, #0
 8006a58:	d0fa      	beq.n	8006a50 <__ieee754_sqrt+0x134>
 8006a5a:	02d7      	lsls	r7, r2, #11
 8006a5c:	d50a      	bpl.n	8006a74 <__ieee754_sqrt+0x158>
 8006a5e:	f1c1 0420 	rsb	r4, r1, #32
 8006a62:	fa23 f404 	lsr.w	r4, r3, r4
 8006a66:	1e4d      	subs	r5, r1, #1
 8006a68:	408b      	lsls	r3, r1
 8006a6a:	4322      	orrs	r2, r4
 8006a6c:	1b41      	subs	r1, r0, r5
 8006a6e:	e788      	b.n	8006982 <__ieee754_sqrt+0x66>
 8006a70:	4608      	mov	r0, r1
 8006a72:	e7f0      	b.n	8006a56 <__ieee754_sqrt+0x13a>
 8006a74:	0052      	lsls	r2, r2, #1
 8006a76:	3101      	adds	r1, #1
 8006a78:	e7ef      	b.n	8006a5a <__ieee754_sqrt+0x13e>
 8006a7a:	46e0      	mov	r8, ip
 8006a7c:	e7be      	b.n	80069fc <__ieee754_sqrt+0xe0>
 8006a7e:	bf00      	nop
 8006a80:	7ff00000 	.word	0x7ff00000
 8006a84:	00000000 	.word	0x00000000

08006a88 <atan>:
 8006a88:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a8c:	ec55 4b10 	vmov	r4, r5, d0
 8006a90:	4bc3      	ldr	r3, [pc, #780]	; (8006da0 <atan+0x318>)
 8006a92:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8006a96:	429e      	cmp	r6, r3
 8006a98:	46ab      	mov	fp, r5
 8006a9a:	dd18      	ble.n	8006ace <atan+0x46>
 8006a9c:	4bc1      	ldr	r3, [pc, #772]	; (8006da4 <atan+0x31c>)
 8006a9e:	429e      	cmp	r6, r3
 8006aa0:	dc01      	bgt.n	8006aa6 <atan+0x1e>
 8006aa2:	d109      	bne.n	8006ab8 <atan+0x30>
 8006aa4:	b144      	cbz	r4, 8006ab8 <atan+0x30>
 8006aa6:	4622      	mov	r2, r4
 8006aa8:	462b      	mov	r3, r5
 8006aaa:	4620      	mov	r0, r4
 8006aac:	4629      	mov	r1, r5
 8006aae:	f7f9 fbed 	bl	800028c <__adddf3>
 8006ab2:	4604      	mov	r4, r0
 8006ab4:	460d      	mov	r5, r1
 8006ab6:	e006      	b.n	8006ac6 <atan+0x3e>
 8006ab8:	f1bb 0f00 	cmp.w	fp, #0
 8006abc:	f300 8131 	bgt.w	8006d22 <atan+0x29a>
 8006ac0:	a59b      	add	r5, pc, #620	; (adr r5, 8006d30 <atan+0x2a8>)
 8006ac2:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006ac6:	ec45 4b10 	vmov	d0, r4, r5
 8006aca:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ace:	4bb6      	ldr	r3, [pc, #728]	; (8006da8 <atan+0x320>)
 8006ad0:	429e      	cmp	r6, r3
 8006ad2:	dc14      	bgt.n	8006afe <atan+0x76>
 8006ad4:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8006ad8:	429e      	cmp	r6, r3
 8006ada:	dc0d      	bgt.n	8006af8 <atan+0x70>
 8006adc:	a396      	add	r3, pc, #600	; (adr r3, 8006d38 <atan+0x2b0>)
 8006ade:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ae2:	ee10 0a10 	vmov	r0, s0
 8006ae6:	4629      	mov	r1, r5
 8006ae8:	f7f9 fbd0 	bl	800028c <__adddf3>
 8006aec:	4baf      	ldr	r3, [pc, #700]	; (8006dac <atan+0x324>)
 8006aee:	2200      	movs	r2, #0
 8006af0:	f7fa f812 	bl	8000b18 <__aeabi_dcmpgt>
 8006af4:	2800      	cmp	r0, #0
 8006af6:	d1e6      	bne.n	8006ac6 <atan+0x3e>
 8006af8:	f04f 3aff 	mov.w	sl, #4294967295
 8006afc:	e02b      	b.n	8006b56 <atan+0xce>
 8006afe:	f000 f963 	bl	8006dc8 <fabs>
 8006b02:	4bab      	ldr	r3, [pc, #684]	; (8006db0 <atan+0x328>)
 8006b04:	429e      	cmp	r6, r3
 8006b06:	ec55 4b10 	vmov	r4, r5, d0
 8006b0a:	f300 80bf 	bgt.w	8006c8c <atan+0x204>
 8006b0e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8006b12:	429e      	cmp	r6, r3
 8006b14:	f300 80a0 	bgt.w	8006c58 <atan+0x1d0>
 8006b18:	ee10 2a10 	vmov	r2, s0
 8006b1c:	ee10 0a10 	vmov	r0, s0
 8006b20:	462b      	mov	r3, r5
 8006b22:	4629      	mov	r1, r5
 8006b24:	f7f9 fbb2 	bl	800028c <__adddf3>
 8006b28:	4ba0      	ldr	r3, [pc, #640]	; (8006dac <atan+0x324>)
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	f7f9 fbac 	bl	8000288 <__aeabi_dsub>
 8006b30:	2200      	movs	r2, #0
 8006b32:	4606      	mov	r6, r0
 8006b34:	460f      	mov	r7, r1
 8006b36:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006b3a:	4620      	mov	r0, r4
 8006b3c:	4629      	mov	r1, r5
 8006b3e:	f7f9 fba5 	bl	800028c <__adddf3>
 8006b42:	4602      	mov	r2, r0
 8006b44:	460b      	mov	r3, r1
 8006b46:	4630      	mov	r0, r6
 8006b48:	4639      	mov	r1, r7
 8006b4a:	f7f9 fe7f 	bl	800084c <__aeabi_ddiv>
 8006b4e:	f04f 0a00 	mov.w	sl, #0
 8006b52:	4604      	mov	r4, r0
 8006b54:	460d      	mov	r5, r1
 8006b56:	4622      	mov	r2, r4
 8006b58:	462b      	mov	r3, r5
 8006b5a:	4620      	mov	r0, r4
 8006b5c:	4629      	mov	r1, r5
 8006b5e:	f7f9 fd4b 	bl	80005f8 <__aeabi_dmul>
 8006b62:	4602      	mov	r2, r0
 8006b64:	460b      	mov	r3, r1
 8006b66:	4680      	mov	r8, r0
 8006b68:	4689      	mov	r9, r1
 8006b6a:	f7f9 fd45 	bl	80005f8 <__aeabi_dmul>
 8006b6e:	a374      	add	r3, pc, #464	; (adr r3, 8006d40 <atan+0x2b8>)
 8006b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b74:	4606      	mov	r6, r0
 8006b76:	460f      	mov	r7, r1
 8006b78:	f7f9 fd3e 	bl	80005f8 <__aeabi_dmul>
 8006b7c:	a372      	add	r3, pc, #456	; (adr r3, 8006d48 <atan+0x2c0>)
 8006b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b82:	f7f9 fb83 	bl	800028c <__adddf3>
 8006b86:	4632      	mov	r2, r6
 8006b88:	463b      	mov	r3, r7
 8006b8a:	f7f9 fd35 	bl	80005f8 <__aeabi_dmul>
 8006b8e:	a370      	add	r3, pc, #448	; (adr r3, 8006d50 <atan+0x2c8>)
 8006b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b94:	f7f9 fb7a 	bl	800028c <__adddf3>
 8006b98:	4632      	mov	r2, r6
 8006b9a:	463b      	mov	r3, r7
 8006b9c:	f7f9 fd2c 	bl	80005f8 <__aeabi_dmul>
 8006ba0:	a36d      	add	r3, pc, #436	; (adr r3, 8006d58 <atan+0x2d0>)
 8006ba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ba6:	f7f9 fb71 	bl	800028c <__adddf3>
 8006baa:	4632      	mov	r2, r6
 8006bac:	463b      	mov	r3, r7
 8006bae:	f7f9 fd23 	bl	80005f8 <__aeabi_dmul>
 8006bb2:	a36b      	add	r3, pc, #428	; (adr r3, 8006d60 <atan+0x2d8>)
 8006bb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bb8:	f7f9 fb68 	bl	800028c <__adddf3>
 8006bbc:	4632      	mov	r2, r6
 8006bbe:	463b      	mov	r3, r7
 8006bc0:	f7f9 fd1a 	bl	80005f8 <__aeabi_dmul>
 8006bc4:	a368      	add	r3, pc, #416	; (adr r3, 8006d68 <atan+0x2e0>)
 8006bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bca:	f7f9 fb5f 	bl	800028c <__adddf3>
 8006bce:	4642      	mov	r2, r8
 8006bd0:	464b      	mov	r3, r9
 8006bd2:	f7f9 fd11 	bl	80005f8 <__aeabi_dmul>
 8006bd6:	a366      	add	r3, pc, #408	; (adr r3, 8006d70 <atan+0x2e8>)
 8006bd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bdc:	4680      	mov	r8, r0
 8006bde:	4689      	mov	r9, r1
 8006be0:	4630      	mov	r0, r6
 8006be2:	4639      	mov	r1, r7
 8006be4:	f7f9 fd08 	bl	80005f8 <__aeabi_dmul>
 8006be8:	a363      	add	r3, pc, #396	; (adr r3, 8006d78 <atan+0x2f0>)
 8006bea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bee:	f7f9 fb4b 	bl	8000288 <__aeabi_dsub>
 8006bf2:	4632      	mov	r2, r6
 8006bf4:	463b      	mov	r3, r7
 8006bf6:	f7f9 fcff 	bl	80005f8 <__aeabi_dmul>
 8006bfa:	a361      	add	r3, pc, #388	; (adr r3, 8006d80 <atan+0x2f8>)
 8006bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c00:	f7f9 fb42 	bl	8000288 <__aeabi_dsub>
 8006c04:	4632      	mov	r2, r6
 8006c06:	463b      	mov	r3, r7
 8006c08:	f7f9 fcf6 	bl	80005f8 <__aeabi_dmul>
 8006c0c:	a35e      	add	r3, pc, #376	; (adr r3, 8006d88 <atan+0x300>)
 8006c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c12:	f7f9 fb39 	bl	8000288 <__aeabi_dsub>
 8006c16:	4632      	mov	r2, r6
 8006c18:	463b      	mov	r3, r7
 8006c1a:	f7f9 fced 	bl	80005f8 <__aeabi_dmul>
 8006c1e:	a35c      	add	r3, pc, #368	; (adr r3, 8006d90 <atan+0x308>)
 8006c20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c24:	f7f9 fb30 	bl	8000288 <__aeabi_dsub>
 8006c28:	4632      	mov	r2, r6
 8006c2a:	463b      	mov	r3, r7
 8006c2c:	f7f9 fce4 	bl	80005f8 <__aeabi_dmul>
 8006c30:	4602      	mov	r2, r0
 8006c32:	460b      	mov	r3, r1
 8006c34:	4640      	mov	r0, r8
 8006c36:	4649      	mov	r1, r9
 8006c38:	f7f9 fb28 	bl	800028c <__adddf3>
 8006c3c:	4622      	mov	r2, r4
 8006c3e:	462b      	mov	r3, r5
 8006c40:	f7f9 fcda 	bl	80005f8 <__aeabi_dmul>
 8006c44:	f1ba 3fff 	cmp.w	sl, #4294967295
 8006c48:	4602      	mov	r2, r0
 8006c4a:	460b      	mov	r3, r1
 8006c4c:	d14b      	bne.n	8006ce6 <atan+0x25e>
 8006c4e:	4620      	mov	r0, r4
 8006c50:	4629      	mov	r1, r5
 8006c52:	f7f9 fb19 	bl	8000288 <__aeabi_dsub>
 8006c56:	e72c      	b.n	8006ab2 <atan+0x2a>
 8006c58:	ee10 0a10 	vmov	r0, s0
 8006c5c:	4b53      	ldr	r3, [pc, #332]	; (8006dac <atan+0x324>)
 8006c5e:	2200      	movs	r2, #0
 8006c60:	4629      	mov	r1, r5
 8006c62:	f7f9 fb11 	bl	8000288 <__aeabi_dsub>
 8006c66:	4b51      	ldr	r3, [pc, #324]	; (8006dac <atan+0x324>)
 8006c68:	4606      	mov	r6, r0
 8006c6a:	460f      	mov	r7, r1
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	4620      	mov	r0, r4
 8006c70:	4629      	mov	r1, r5
 8006c72:	f7f9 fb0b 	bl	800028c <__adddf3>
 8006c76:	4602      	mov	r2, r0
 8006c78:	460b      	mov	r3, r1
 8006c7a:	4630      	mov	r0, r6
 8006c7c:	4639      	mov	r1, r7
 8006c7e:	f7f9 fde5 	bl	800084c <__aeabi_ddiv>
 8006c82:	f04f 0a01 	mov.w	sl, #1
 8006c86:	4604      	mov	r4, r0
 8006c88:	460d      	mov	r5, r1
 8006c8a:	e764      	b.n	8006b56 <atan+0xce>
 8006c8c:	4b49      	ldr	r3, [pc, #292]	; (8006db4 <atan+0x32c>)
 8006c8e:	429e      	cmp	r6, r3
 8006c90:	da1d      	bge.n	8006cce <atan+0x246>
 8006c92:	ee10 0a10 	vmov	r0, s0
 8006c96:	4b48      	ldr	r3, [pc, #288]	; (8006db8 <atan+0x330>)
 8006c98:	2200      	movs	r2, #0
 8006c9a:	4629      	mov	r1, r5
 8006c9c:	f7f9 faf4 	bl	8000288 <__aeabi_dsub>
 8006ca0:	4b45      	ldr	r3, [pc, #276]	; (8006db8 <atan+0x330>)
 8006ca2:	4606      	mov	r6, r0
 8006ca4:	460f      	mov	r7, r1
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	4620      	mov	r0, r4
 8006caa:	4629      	mov	r1, r5
 8006cac:	f7f9 fca4 	bl	80005f8 <__aeabi_dmul>
 8006cb0:	4b3e      	ldr	r3, [pc, #248]	; (8006dac <atan+0x324>)
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	f7f9 faea 	bl	800028c <__adddf3>
 8006cb8:	4602      	mov	r2, r0
 8006cba:	460b      	mov	r3, r1
 8006cbc:	4630      	mov	r0, r6
 8006cbe:	4639      	mov	r1, r7
 8006cc0:	f7f9 fdc4 	bl	800084c <__aeabi_ddiv>
 8006cc4:	f04f 0a02 	mov.w	sl, #2
 8006cc8:	4604      	mov	r4, r0
 8006cca:	460d      	mov	r5, r1
 8006ccc:	e743      	b.n	8006b56 <atan+0xce>
 8006cce:	462b      	mov	r3, r5
 8006cd0:	ee10 2a10 	vmov	r2, s0
 8006cd4:	4939      	ldr	r1, [pc, #228]	; (8006dbc <atan+0x334>)
 8006cd6:	2000      	movs	r0, #0
 8006cd8:	f7f9 fdb8 	bl	800084c <__aeabi_ddiv>
 8006cdc:	f04f 0a03 	mov.w	sl, #3
 8006ce0:	4604      	mov	r4, r0
 8006ce2:	460d      	mov	r5, r1
 8006ce4:	e737      	b.n	8006b56 <atan+0xce>
 8006ce6:	4b36      	ldr	r3, [pc, #216]	; (8006dc0 <atan+0x338>)
 8006ce8:	4e36      	ldr	r6, [pc, #216]	; (8006dc4 <atan+0x33c>)
 8006cea:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8006cee:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 8006cf2:	e9da 2300 	ldrd	r2, r3, [sl]
 8006cf6:	f7f9 fac7 	bl	8000288 <__aeabi_dsub>
 8006cfa:	4622      	mov	r2, r4
 8006cfc:	462b      	mov	r3, r5
 8006cfe:	f7f9 fac3 	bl	8000288 <__aeabi_dsub>
 8006d02:	4602      	mov	r2, r0
 8006d04:	460b      	mov	r3, r1
 8006d06:	e9d6 0100 	ldrd	r0, r1, [r6]
 8006d0a:	f7f9 fabd 	bl	8000288 <__aeabi_dsub>
 8006d0e:	f1bb 0f00 	cmp.w	fp, #0
 8006d12:	4604      	mov	r4, r0
 8006d14:	460d      	mov	r5, r1
 8006d16:	f6bf aed6 	bge.w	8006ac6 <atan+0x3e>
 8006d1a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006d1e:	461d      	mov	r5, r3
 8006d20:	e6d1      	b.n	8006ac6 <atan+0x3e>
 8006d22:	a51d      	add	r5, pc, #116	; (adr r5, 8006d98 <atan+0x310>)
 8006d24:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006d28:	e6cd      	b.n	8006ac6 <atan+0x3e>
 8006d2a:	bf00      	nop
 8006d2c:	f3af 8000 	nop.w
 8006d30:	54442d18 	.word	0x54442d18
 8006d34:	bff921fb 	.word	0xbff921fb
 8006d38:	8800759c 	.word	0x8800759c
 8006d3c:	7e37e43c 	.word	0x7e37e43c
 8006d40:	e322da11 	.word	0xe322da11
 8006d44:	3f90ad3a 	.word	0x3f90ad3a
 8006d48:	24760deb 	.word	0x24760deb
 8006d4c:	3fa97b4b 	.word	0x3fa97b4b
 8006d50:	a0d03d51 	.word	0xa0d03d51
 8006d54:	3fb10d66 	.word	0x3fb10d66
 8006d58:	c54c206e 	.word	0xc54c206e
 8006d5c:	3fb745cd 	.word	0x3fb745cd
 8006d60:	920083ff 	.word	0x920083ff
 8006d64:	3fc24924 	.word	0x3fc24924
 8006d68:	5555550d 	.word	0x5555550d
 8006d6c:	3fd55555 	.word	0x3fd55555
 8006d70:	2c6a6c2f 	.word	0x2c6a6c2f
 8006d74:	bfa2b444 	.word	0xbfa2b444
 8006d78:	52defd9a 	.word	0x52defd9a
 8006d7c:	3fadde2d 	.word	0x3fadde2d
 8006d80:	af749a6d 	.word	0xaf749a6d
 8006d84:	3fb3b0f2 	.word	0x3fb3b0f2
 8006d88:	fe231671 	.word	0xfe231671
 8006d8c:	3fbc71c6 	.word	0x3fbc71c6
 8006d90:	9998ebc4 	.word	0x9998ebc4
 8006d94:	3fc99999 	.word	0x3fc99999
 8006d98:	54442d18 	.word	0x54442d18
 8006d9c:	3ff921fb 	.word	0x3ff921fb
 8006da0:	440fffff 	.word	0x440fffff
 8006da4:	7ff00000 	.word	0x7ff00000
 8006da8:	3fdbffff 	.word	0x3fdbffff
 8006dac:	3ff00000 	.word	0x3ff00000
 8006db0:	3ff2ffff 	.word	0x3ff2ffff
 8006db4:	40038000 	.word	0x40038000
 8006db8:	3ff80000 	.word	0x3ff80000
 8006dbc:	bff00000 	.word	0xbff00000
 8006dc0:	08007648 	.word	0x08007648
 8006dc4:	08007628 	.word	0x08007628

08006dc8 <fabs>:
 8006dc8:	ec51 0b10 	vmov	r0, r1, d0
 8006dcc:	ee10 2a10 	vmov	r2, s0
 8006dd0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8006dd4:	ec43 2b10 	vmov	d0, r2, r3
 8006dd8:	4770      	bx	lr

08006dda <finite>:
 8006dda:	b082      	sub	sp, #8
 8006ddc:	ed8d 0b00 	vstr	d0, [sp]
 8006de0:	9801      	ldr	r0, [sp, #4]
 8006de2:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8006de6:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8006dea:	0fc0      	lsrs	r0, r0, #31
 8006dec:	b002      	add	sp, #8
 8006dee:	4770      	bx	lr

08006df0 <nan>:
 8006df0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8006df8 <nan+0x8>
 8006df4:	4770      	bx	lr
 8006df6:	bf00      	nop
 8006df8:	00000000 	.word	0x00000000
 8006dfc:	7ff80000 	.word	0x7ff80000

08006e00 <rint>:
 8006e00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006e02:	ec51 0b10 	vmov	r0, r1, d0
 8006e06:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8006e0a:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8006e0e:	2e13      	cmp	r6, #19
 8006e10:	ee10 4a10 	vmov	r4, s0
 8006e14:	460b      	mov	r3, r1
 8006e16:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8006e1a:	dc58      	bgt.n	8006ece <rint+0xce>
 8006e1c:	2e00      	cmp	r6, #0
 8006e1e:	da2b      	bge.n	8006e78 <rint+0x78>
 8006e20:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8006e24:	4302      	orrs	r2, r0
 8006e26:	d023      	beq.n	8006e70 <rint+0x70>
 8006e28:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8006e2c:	4302      	orrs	r2, r0
 8006e2e:	4254      	negs	r4, r2
 8006e30:	4314      	orrs	r4, r2
 8006e32:	0c4b      	lsrs	r3, r1, #17
 8006e34:	0b24      	lsrs	r4, r4, #12
 8006e36:	045b      	lsls	r3, r3, #17
 8006e38:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 8006e3c:	ea44 0103 	orr.w	r1, r4, r3
 8006e40:	4b32      	ldr	r3, [pc, #200]	; (8006f0c <rint+0x10c>)
 8006e42:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8006e46:	e9d3 6700 	ldrd	r6, r7, [r3]
 8006e4a:	4602      	mov	r2, r0
 8006e4c:	460b      	mov	r3, r1
 8006e4e:	4630      	mov	r0, r6
 8006e50:	4639      	mov	r1, r7
 8006e52:	f7f9 fa1b 	bl	800028c <__adddf3>
 8006e56:	e9cd 0100 	strd	r0, r1, [sp]
 8006e5a:	463b      	mov	r3, r7
 8006e5c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006e60:	4632      	mov	r2, r6
 8006e62:	f7f9 fa11 	bl	8000288 <__aeabi_dsub>
 8006e66:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8006e6a:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 8006e6e:	4639      	mov	r1, r7
 8006e70:	ec41 0b10 	vmov	d0, r0, r1
 8006e74:	b003      	add	sp, #12
 8006e76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e78:	4a25      	ldr	r2, [pc, #148]	; (8006f10 <rint+0x110>)
 8006e7a:	4132      	asrs	r2, r6
 8006e7c:	ea01 0702 	and.w	r7, r1, r2
 8006e80:	4307      	orrs	r7, r0
 8006e82:	d0f5      	beq.n	8006e70 <rint+0x70>
 8006e84:	0851      	lsrs	r1, r2, #1
 8006e86:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 8006e8a:	4314      	orrs	r4, r2
 8006e8c:	d00c      	beq.n	8006ea8 <rint+0xa8>
 8006e8e:	ea23 0201 	bic.w	r2, r3, r1
 8006e92:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006e96:	2e13      	cmp	r6, #19
 8006e98:	fa43 f606 	asr.w	r6, r3, r6
 8006e9c:	bf0c      	ite	eq
 8006e9e:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8006ea2:	2400      	movne	r4, #0
 8006ea4:	ea42 0306 	orr.w	r3, r2, r6
 8006ea8:	4918      	ldr	r1, [pc, #96]	; (8006f0c <rint+0x10c>)
 8006eaa:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8006eae:	4622      	mov	r2, r4
 8006eb0:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006eb4:	4620      	mov	r0, r4
 8006eb6:	4629      	mov	r1, r5
 8006eb8:	f7f9 f9e8 	bl	800028c <__adddf3>
 8006ebc:	e9cd 0100 	strd	r0, r1, [sp]
 8006ec0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006ec4:	4622      	mov	r2, r4
 8006ec6:	462b      	mov	r3, r5
 8006ec8:	f7f9 f9de 	bl	8000288 <__aeabi_dsub>
 8006ecc:	e7d0      	b.n	8006e70 <rint+0x70>
 8006ece:	2e33      	cmp	r6, #51	; 0x33
 8006ed0:	dd07      	ble.n	8006ee2 <rint+0xe2>
 8006ed2:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8006ed6:	d1cb      	bne.n	8006e70 <rint+0x70>
 8006ed8:	ee10 2a10 	vmov	r2, s0
 8006edc:	f7f9 f9d6 	bl	800028c <__adddf3>
 8006ee0:	e7c6      	b.n	8006e70 <rint+0x70>
 8006ee2:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 8006ee6:	f04f 36ff 	mov.w	r6, #4294967295
 8006eea:	40d6      	lsrs	r6, r2
 8006eec:	4230      	tst	r0, r6
 8006eee:	d0bf      	beq.n	8006e70 <rint+0x70>
 8006ef0:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 8006ef4:	ea4f 0156 	mov.w	r1, r6, lsr #1
 8006ef8:	bf1f      	itttt	ne
 8006efa:	ea24 0101 	bicne.w	r1, r4, r1
 8006efe:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 8006f02:	fa44 f202 	asrne.w	r2, r4, r2
 8006f06:	ea41 0402 	orrne.w	r4, r1, r2
 8006f0a:	e7cd      	b.n	8006ea8 <rint+0xa8>
 8006f0c:	08007668 	.word	0x08007668
 8006f10:	000fffff 	.word	0x000fffff
 8006f14:	00000000 	.word	0x00000000

08006f18 <scalbn>:
 8006f18:	b570      	push	{r4, r5, r6, lr}
 8006f1a:	ec55 4b10 	vmov	r4, r5, d0
 8006f1e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8006f22:	4606      	mov	r6, r0
 8006f24:	462b      	mov	r3, r5
 8006f26:	b99a      	cbnz	r2, 8006f50 <scalbn+0x38>
 8006f28:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8006f2c:	4323      	orrs	r3, r4
 8006f2e:	d036      	beq.n	8006f9e <scalbn+0x86>
 8006f30:	4b39      	ldr	r3, [pc, #228]	; (8007018 <scalbn+0x100>)
 8006f32:	4629      	mov	r1, r5
 8006f34:	ee10 0a10 	vmov	r0, s0
 8006f38:	2200      	movs	r2, #0
 8006f3a:	f7f9 fb5d 	bl	80005f8 <__aeabi_dmul>
 8006f3e:	4b37      	ldr	r3, [pc, #220]	; (800701c <scalbn+0x104>)
 8006f40:	429e      	cmp	r6, r3
 8006f42:	4604      	mov	r4, r0
 8006f44:	460d      	mov	r5, r1
 8006f46:	da10      	bge.n	8006f6a <scalbn+0x52>
 8006f48:	a32b      	add	r3, pc, #172	; (adr r3, 8006ff8 <scalbn+0xe0>)
 8006f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f4e:	e03a      	b.n	8006fc6 <scalbn+0xae>
 8006f50:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8006f54:	428a      	cmp	r2, r1
 8006f56:	d10c      	bne.n	8006f72 <scalbn+0x5a>
 8006f58:	ee10 2a10 	vmov	r2, s0
 8006f5c:	4620      	mov	r0, r4
 8006f5e:	4629      	mov	r1, r5
 8006f60:	f7f9 f994 	bl	800028c <__adddf3>
 8006f64:	4604      	mov	r4, r0
 8006f66:	460d      	mov	r5, r1
 8006f68:	e019      	b.n	8006f9e <scalbn+0x86>
 8006f6a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8006f6e:	460b      	mov	r3, r1
 8006f70:	3a36      	subs	r2, #54	; 0x36
 8006f72:	4432      	add	r2, r6
 8006f74:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8006f78:	428a      	cmp	r2, r1
 8006f7a:	dd08      	ble.n	8006f8e <scalbn+0x76>
 8006f7c:	2d00      	cmp	r5, #0
 8006f7e:	a120      	add	r1, pc, #128	; (adr r1, 8007000 <scalbn+0xe8>)
 8006f80:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006f84:	da1c      	bge.n	8006fc0 <scalbn+0xa8>
 8006f86:	a120      	add	r1, pc, #128	; (adr r1, 8007008 <scalbn+0xf0>)
 8006f88:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006f8c:	e018      	b.n	8006fc0 <scalbn+0xa8>
 8006f8e:	2a00      	cmp	r2, #0
 8006f90:	dd08      	ble.n	8006fa4 <scalbn+0x8c>
 8006f92:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006f96:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006f9a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006f9e:	ec45 4b10 	vmov	d0, r4, r5
 8006fa2:	bd70      	pop	{r4, r5, r6, pc}
 8006fa4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8006fa8:	da19      	bge.n	8006fde <scalbn+0xc6>
 8006faa:	f24c 3350 	movw	r3, #50000	; 0xc350
 8006fae:	429e      	cmp	r6, r3
 8006fb0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8006fb4:	dd0a      	ble.n	8006fcc <scalbn+0xb4>
 8006fb6:	a112      	add	r1, pc, #72	; (adr r1, 8007000 <scalbn+0xe8>)
 8006fb8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d1e2      	bne.n	8006f86 <scalbn+0x6e>
 8006fc0:	a30f      	add	r3, pc, #60	; (adr r3, 8007000 <scalbn+0xe8>)
 8006fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fc6:	f7f9 fb17 	bl	80005f8 <__aeabi_dmul>
 8006fca:	e7cb      	b.n	8006f64 <scalbn+0x4c>
 8006fcc:	a10a      	add	r1, pc, #40	; (adr r1, 8006ff8 <scalbn+0xe0>)
 8006fce:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d0b8      	beq.n	8006f48 <scalbn+0x30>
 8006fd6:	a10e      	add	r1, pc, #56	; (adr r1, 8007010 <scalbn+0xf8>)
 8006fd8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006fdc:	e7b4      	b.n	8006f48 <scalbn+0x30>
 8006fde:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006fe2:	3236      	adds	r2, #54	; 0x36
 8006fe4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006fe8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8006fec:	4620      	mov	r0, r4
 8006fee:	4b0c      	ldr	r3, [pc, #48]	; (8007020 <scalbn+0x108>)
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	e7e8      	b.n	8006fc6 <scalbn+0xae>
 8006ff4:	f3af 8000 	nop.w
 8006ff8:	c2f8f359 	.word	0xc2f8f359
 8006ffc:	01a56e1f 	.word	0x01a56e1f
 8007000:	8800759c 	.word	0x8800759c
 8007004:	7e37e43c 	.word	0x7e37e43c
 8007008:	8800759c 	.word	0x8800759c
 800700c:	fe37e43c 	.word	0xfe37e43c
 8007010:	c2f8f359 	.word	0xc2f8f359
 8007014:	81a56e1f 	.word	0x81a56e1f
 8007018:	43500000 	.word	0x43500000
 800701c:	ffff3cb0 	.word	0xffff3cb0
 8007020:	3c900000 	.word	0x3c900000

08007024 <_init>:
 8007024:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007026:	bf00      	nop
 8007028:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800702a:	bc08      	pop	{r3}
 800702c:	469e      	mov	lr, r3
 800702e:	4770      	bx	lr

08007030 <_fini>:
 8007030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007032:	bf00      	nop
 8007034:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007036:	bc08      	pop	{r3}
 8007038:	469e      	mov	lr, r3
 800703a:	4770      	bx	lr
