{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 22 22:39:22 2012 " "Info: Processing started: Fri Jun 22 22:39:22 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD12864 -c LCD12864 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LCD12864 -c LCD12864" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/LCD12864.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RTL/LCD12864.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD12864 " "Info: Found entity 1: LCD12864" {  } { { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCD12864 " "Info: Elaborating entity \"LCD12864\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "LCD_DATA\[1\]~en LCD_DATA\[0\]~en " "Info: Duplicate register \"LCD_DATA\[1\]~en\" merged to single register \"LCD_DATA\[0\]~en\"" {  } { { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 196 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "LCD_DATA\[2\]~en LCD_DATA\[0\]~en " "Info: Duplicate register \"LCD_DATA\[2\]~en\" merged to single register \"LCD_DATA\[0\]~en\"" {  } { { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 196 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "LCD_DATA\[3\]~en LCD_DATA\[0\]~en " "Info: Duplicate register \"LCD_DATA\[3\]~en\" merged to single register \"LCD_DATA\[0\]~en\"" {  } { { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 196 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "LCD_DATA\[4\]~en LCD_DATA\[0\]~en " "Info: Duplicate register \"LCD_DATA\[4\]~en\" merged to single register \"LCD_DATA\[0\]~en\"" {  } { { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 196 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "LCD_DATA\[5\]~en LCD_DATA\[0\]~en " "Info: Duplicate register \"LCD_DATA\[5\]~en\" merged to single register \"LCD_DATA\[0\]~en\"" {  } { { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 196 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "LCD_DATA\[6\]~en LCD_DATA\[0\]~en " "Info: Duplicate register \"LCD_DATA\[6\]~en\" merged to single register \"LCD_DATA\[0\]~en\"" {  } { { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 196 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "LCD_DATA\[7\]~en LCD_DATA\[0\]~en " "Info: Duplicate register \"LCD_DATA\[7\]~en\" merged to single register \"LCD_DATA\[0\]~en\"" {  } { { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 196 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "Ram0 " "Info: RAM logic \"Ram0\" uninferred due to size" {  } { { "RTL/LCD12864.v" "Ram0" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 201 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" uninferred due to size" 0 0 "" 0}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|LCD12864\|state 9 " "Info: State machine \"\|LCD12864\|state\" contains 9 states" {  } { { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 52 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|LCD12864\|state " "Info: Selected Auto state machine encoding method for state machine \"\|LCD12864\|state\"" {  } { { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 52 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|LCD12864\|state " "Info: Encoding result for state machine \"\|LCD12864\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "9 " "Info: Completed encoding using 9 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.IDLE " "Info: Encoded state bit \"state.IDLE\"" {  } { { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 52 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.STOP " "Info: Encoded state bit \"state.STOP\"" {  } { { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 52 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.WRITERAM " "Info: Encoded state bit \"state.WRITERAM\"" {  } { { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 52 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.SETDDRAM " "Info: Encoded state bit \"state.SETDDRAM\"" {  } { { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 52 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.SETMODE " "Info: Encoded state bit \"state.SETMODE\"" {  } { { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 52 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.CLEAR " "Info: Encoded state bit \"state.CLEAR\"" {  } { { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 52 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.SWITCHMODE " "Info: Encoded state bit \"state.SWITCHMODE\"" {  } { { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 52 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.SETFUNCTION2 " "Info: Encoded state bit \"state.SETFUNCTION2\"" {  } { { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 52 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.SETFUNCTION " "Info: Encoded state bit \"state.SETFUNCTION\"" {  } { { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 52 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864\|state.IDLE 000000000 " "Info: State \"\|LCD12864\|state.IDLE\" uses code string \"000000000\"" {  } { { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 52 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864\|state.SETFUNCTION 100000001 " "Info: State \"\|LCD12864\|state.SETFUNCTION\" uses code string \"100000001\"" {  } { { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 52 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864\|state.SETFUNCTION2 100000010 " "Info: State \"\|LCD12864\|state.SETFUNCTION2\" uses code string \"100000010\"" {  } { { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 52 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864\|state.SWITCHMODE 100000100 " "Info: State \"\|LCD12864\|state.SWITCHMODE\" uses code string \"100000100\"" {  } { { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 52 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864\|state.CLEAR 100001000 " "Info: State \"\|LCD12864\|state.CLEAR\" uses code string \"100001000\"" {  } { { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 52 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864\|state.SETMODE 100010000 " "Info: State \"\|LCD12864\|state.SETMODE\" uses code string \"100010000\"" {  } { { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 52 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864\|state.SETDDRAM 100100000 " "Info: State \"\|LCD12864\|state.SETDDRAM\" uses code string \"100100000\"" {  } { { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 52 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864\|state.WRITERAM 101000000 " "Info: State \"\|LCD12864\|state.WRITERAM\" uses code string \"101000000\"" {  } { { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 52 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864\|state.STOP 110000000 " "Info: State \"\|LCD12864\|state.STOP\" uses code string \"110000000\"" {  } { { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 52 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 52 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 54 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RW GND " "Warning (13410): Pin \"LCD_RW\" stuck at GND" {  } { { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_CS1 VCC " "Warning (13410): Pin \"LCD_CS1\" stuck at VCC" {  } { { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~103 " "Info: Register \"state~103\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "144 " "Info: Implemented 144 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "129 " "Info: Implemented 129 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "143 " "Info: Allocated 143 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 22 22:39:24 2012 " "Info: Processing ended: Fri Jun 22 22:39:24 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
