Running: /usr/local/Xilinx134/13.4/ISE_DS/ISE/bin/lin/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/laloy/CCompilator/VHDL/RISC_processor/Register_bench_test_isim_beh.exe -prj /home/laloy/CCompilator/VHDL/RISC_processor/Register_bench_test_beh.prj work.Register_bench_test 
ISim O.87xd (signature 0x8ddf5b5d)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/laloy/CCompilator/VHDL/RISC_processor/DI.vhd" into library work
Parsing VHDL file "/home/laloy/CCompilator/VHDL/RISC_processor/Register_bench_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 37036 KB
Fuse CPU Usage: 900 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity DI [di_default]
WARNING:Simulator:752 - Running 32 bit ISIM on 64 bit Linux
Compiling architecture behavior of entity register_bench_test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable /home/laloy/CCompilator/VHDL/RISC_processor/Register_bench_test_isim_beh.exe
Fuse Memory Usage: 90116 KB
Fuse CPU Usage: 940 ms
GCC CPU Usage: 120 ms
