// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "03/21/2017 17:08:16"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ksa (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	CLOCK_50,
	KEY,
	SW,
	LEDR,
	LEDG,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[17:0] SW;
output 	[17:0] LEDR;
output 	[7:0] LEDG;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;

// Design Ports Information
// KEY[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[8]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[10]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[11]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[12]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[13]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[14]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[16]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[17]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[0]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[1]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[2]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[4]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[5]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[6]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[7]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLOCK_50	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \core4|Add4~0_combout ;
wire \core4|Add4~2_combout ;
wire \core4|Add4~34_combout ;
wire \core4|Add4~38_combout ;
wire \core4|Add5~2_combout ;
wire \core4|Add5~4_combout ;
wire \core3|Add4~40_combout ;
wire \core1|secret_key[2]~26_combout ;
wire \core1|secret_key[20]~62_combout ;
wire \core1|Add5~2_combout ;
wire \core1|Add5~7 ;
wire \core1|Add5~9 ;
wire \core1|Add5~8_combout ;
wire \core1|Add5~11 ;
wire \core1|Add5~10_combout ;
wire \core1|Add5~13 ;
wire \core1|Add5~12_combout ;
wire \core1|Add5~14_combout ;
wire \core2|Add4~0_combout ;
wire \core2|Add4~2_combout ;
wire \core2|Add4~6_combout ;
wire \core2|Add4~10_combout ;
wire \core2|Add4~14_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~6 ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~9 ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11 ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13 ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ;
wire \core4|Add2~0_combout ;
wire \core3|Add2~10_combout ;
wire \core3|Add2~13 ;
wire \core3|Add2~14_combout ;
wire \core2|Add2~0_combout ;
wire \core2|Add2~2_combout ;
wire \core1|Add3~0_combout ;
wire \core1|Mod0|auto_generated|divider|divider|op_1~2_combout ;
wire \core1|Mod0|auto_generated|divider|divider|op_2~0_combout ;
wire \core1|Mod0|auto_generated|divider|divider|op_2~2_combout ;
wire \core1|Mod0|auto_generated|divider|divider|op_3~2_combout ;
wire \core1|Mod0|auto_generated|divider|divider|op_4~0_combout ;
wire \core1|Mod0|auto_generated|divider|divider|op_4~2_combout ;
wire \core1|Mod0|auto_generated|divider|divider|op_6~2_combout ;
wire \core1|Add1~0_combout ;
wire \core1|Add0~2_combout ;
wire \core1|Add3~4_combout ;
wire \core1|Add0~4_combout ;
wire \core1|Add3~6_combout ;
wire \core1|Add0~6_combout ;
wire \core1|Add0~8_combout ;
wire \core1|Add3~11 ;
wire \core1|Add1~10_combout ;
wire \core1|Add3~13 ;
wire \core1|Add3~12_combout ;
wire \core1|Add0~13 ;
wire \core1|Add3~14_combout ;
wire \core1|Add0~14_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ;
wire \core2|Add3~1 ;
wire \core2|Add3~0_combout ;
wire \core2|Add0~1 ;
wire \core2|Add0~0_combout ;
wire \core2|Mod0|auto_generated|divider|divider|op_6~1 ;
wire \core2|Mod0|auto_generated|divider|divider|op_6~0_combout ;
wire \core2|Mod0|auto_generated|divider|divider|op_1~1 ;
wire \core2|Mod0|auto_generated|divider|divider|op_1~0_combout ;
wire \core2|Mod0|auto_generated|divider|divider|op_1~3 ;
wire \core2|Mod0|auto_generated|divider|divider|op_1~2_combout ;
wire \core2|Mod0|auto_generated|divider|divider|op_1~5_cout ;
wire \core2|Mod0|auto_generated|divider|divider|op_1~6_combout ;
wire \core2|Mod0|auto_generated|divider|divider|op_2~1 ;
wire \core2|Mod0|auto_generated|divider|divider|op_2~0_combout ;
wire \core2|Mod0|auto_generated|divider|divider|op_2~3 ;
wire \core2|Mod0|auto_generated|divider|divider|op_2~2_combout ;
wire \core2|Mod0|auto_generated|divider|divider|op_2~5_cout ;
wire \core2|Mod0|auto_generated|divider|divider|op_2~6_combout ;
wire \core2|Mod0|auto_generated|divider|divider|op_3~1 ;
wire \core2|Mod0|auto_generated|divider|divider|op_3~0_combout ;
wire \core2|Mod0|auto_generated|divider|divider|op_3~3 ;
wire \core2|Mod0|auto_generated|divider|divider|op_3~2_combout ;
wire \core2|Mod0|auto_generated|divider|divider|op_3~5_cout ;
wire \core2|Mod0|auto_generated|divider|divider|op_3~6_combout ;
wire \core2|Mod0|auto_generated|divider|divider|op_4~1 ;
wire \core2|Mod0|auto_generated|divider|divider|op_4~0_combout ;
wire \core2|Mod0|auto_generated|divider|divider|op_4~3 ;
wire \core2|Mod0|auto_generated|divider|divider|op_4~2_combout ;
wire \core2|Mod0|auto_generated|divider|divider|op_4~5_cout ;
wire \core2|Mod0|auto_generated|divider|divider|op_4~6_combout ;
wire \core2|Mod0|auto_generated|divider|divider|op_5~1 ;
wire \core2|Mod0|auto_generated|divider|divider|op_5~0_combout ;
wire \core2|Mod0|auto_generated|divider|divider|op_5~3 ;
wire \core2|Mod0|auto_generated|divider|divider|op_5~2_combout ;
wire \core2|Mod0|auto_generated|divider|divider|op_5~5_cout ;
wire \core2|Mod0|auto_generated|divider|divider|op_5~6_combout ;
wire \core2|Mod0|auto_generated|divider|divider|op_6~3 ;
wire \core2|Mod0|auto_generated|divider|divider|op_6~2_combout ;
wire \core2|Mod0|auto_generated|divider|divider|op_6~5_cout ;
wire \core2|Mod0|auto_generated|divider|divider|op_6~6_combout ;
wire \core2|Add1~1 ;
wire \core2|Add1~0_combout ;
wire \core2|Add3~3 ;
wire \core2|Add3~2_combout ;
wire \core2|Add0~3 ;
wire \core2|Add0~2_combout ;
wire \core2|Add1~3 ;
wire \core2|Add1~2_combout ;
wire \core2|Add3~5 ;
wire \core2|Add3~4_combout ;
wire \core2|Add0~5 ;
wire \core2|Add0~4_combout ;
wire \core2|Add1~5 ;
wire \core2|Add1~4_combout ;
wire \core2|Add3~7 ;
wire \core2|Add3~6_combout ;
wire \core2|Add0~7 ;
wire \core2|Add0~6_combout ;
wire \core2|Add1~7 ;
wire \core2|Add1~6_combout ;
wire \core2|Add3~9 ;
wire \core2|Add3~8_combout ;
wire \core2|Add0~9 ;
wire \core2|Add0~8_combout ;
wire \core2|Add1~9 ;
wire \core2|Add1~8_combout ;
wire \core2|Add3~11 ;
wire \core2|Add3~10_combout ;
wire \core2|Add0~11 ;
wire \core2|Add0~10_combout ;
wire \core2|Add1~11 ;
wire \core2|Add1~10_combout ;
wire \core2|Add3~13 ;
wire \core2|Add3~12_combout ;
wire \core2|Add0~13 ;
wire \core2|Add0~12_combout ;
wire \core2|Add1~13 ;
wire \core2|Add1~12_combout ;
wire \core2|Add3~14_combout ;
wire \core2|Add0~14_combout ;
wire \core2|Add1~14_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ;
wire \core3|Mod0|auto_generated|divider|divider|op_1~0_combout ;
wire \core3|Mod0|auto_generated|divider|divider|op_1~2_combout ;
wire \core3|Mod0|auto_generated|divider|divider|op_2~0_combout ;
wire \core3|Mod0|auto_generated|divider|divider|op_2~2_combout ;
wire \core3|Mod0|auto_generated|divider|divider|op_3~0_combout ;
wire \core3|Mod0|auto_generated|divider|divider|op_3~2_combout ;
wire \core3|Mod0|auto_generated|divider|divider|op_4~0_combout ;
wire \core3|Mod0|auto_generated|divider|divider|op_4~2_combout ;
wire \core3|Mod0|auto_generated|divider|divider|op_6~2_combout ;
wire \core3|Add1~0_combout ;
wire \core3|Add0~2_combout ;
wire \core3|Add3~4_combout ;
wire \core3|Add0~4_combout ;
wire \core3|Add1~4_combout ;
wire \core3|Add0~6_combout ;
wire \core3|Add3~8_combout ;
wire \core3|Add0~8_combout ;
wire \core3|Add3~10_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ;
wire \core4|Add0~0_combout ;
wire \core4|Mod0|auto_generated|divider|divider|op_2~0_combout ;
wire \core4|Mod0|auto_generated|divider|divider|op_2~2_combout ;
wire \core4|Mod0|auto_generated|divider|divider|op_4~2_combout ;
wire \core4|Mod0|auto_generated|divider|divider|op_5~2_combout ;
wire \core4|Add3~3 ;
wire \core4|Add1~2_combout ;
wire \core4|Add3~5 ;
wire \core4|Add3~4_combout ;
wire \core4|Add3~7 ;
wire \core4|Add3~6_combout ;
wire \core4|Add1~6_combout ;
wire \core4|Add3~9 ;
wire \core4|Add3~8_combout ;
wire \core4|Add1~8_combout ;
wire \core4|Add3~11 ;
wire \core4|Add3~10_combout ;
wire \core4|Add3~13 ;
wire \core4|Add3~12_combout ;
wire \core4|Add3~14_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ;
wire \core3|LessThan5~1_combout ;
wire \core1|LessThan4~0_combout ;
wire \core1|Selector67~0_combout ;
wire \core1|LessThan5~0_combout ;
wire \core2|Selector67~0_combout ;
wire \core2|Selector67~1_combout ;
wire \core2|LessThan5~1_combout ;
wire \core4|filled_flag~regout ;
wire \control|LEDG[0]~0_combout ;
wire \control|LEDG[1]~2_combout ;
wire \core4|swapped_flag2~regout ;
wire \core1|swapped_flag2~regout ;
wire \control|secret_key[1]~3_combout ;
wire \control|secret_key[2]~5_combout ;
wire \control|secret_key[2]~6_combout ;
wire \control|secret_key[3]~7_combout ;
wire \control|secret_key[3]~8_combout ;
wire \control|secret_key[9]~19_combout ;
wire \control|secret_key[10]~21_combout ;
wire \control|secret_key[10]~22_combout ;
wire \control|secret_key[11]~23_combout ;
wire \control|secret_key[12]~25_combout ;
wire \control|secret_key[12]~26_combout ;
wire \control|secret_key[14]~29_combout ;
wire \control|secret_key[19]~39_combout ;
wire \control|secret_key[20]~41_combout ;
wire \control|secret_key[20]~42_combout ;
wire \control|secret_key[21]~43_combout ;
wire \control|secret_key[21]~44_combout ;
wire \control|secret_key[22]~45_combout ;
wire \control|secret_key[23]~47_combout ;
wire \control|secret_key[23]~48_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~4_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~4_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~5_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~3_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~5_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \core4|Selector71~2_combout ;
wire \core4|Equal24~0_combout ;
wire \core4|Selector74~4_combout ;
wire \core4|Selector74~5_combout ;
wire \core4|Selector74~6_combout ;
wire \core4|Selector73~22_combout ;
wire \core4|Selector73~25_combout ;
wire \core4|Selector72~9_combout ;
wire \core4|Selector72~10_combout ;
wire \core4|Selector72~11_combout ;
wire \core4|Selector72~12_combout ;
wire \core3|Selector74~1_combout ;
wire \core3|Selector74~2_combout ;
wire \core3|Selector74~4_combout ;
wire \core3|Equal26~0_combout ;
wire \core3|Selector73~21_combout ;
wire \core3|Selector64~2_combout ;
wire \core3|Selector73~23_combout ;
wire \core3|Equal5~3_combout ;
wire \core3|Selector70~0_combout ;
wire \core1|Equal5~0_combout ;
wire \core1|Selector73~21_combout ;
wire \core1|Selector73~22_combout ;
wire \core1|Equal24~0_combout ;
wire \core1|Selector71~1_combout ;
wire \core1|Selector71~2_combout ;
wire \core1|Selector73~23_combout ;
wire \core1|Equal5~3_combout ;
wire \core1|Selector70~0_combout ;
wire \core1|WideOr3~2_combout ;
wire \core1|Selector18~0_combout ;
wire \core1|Selector17~0_combout ;
wire \core1|Selector16~0_combout ;
wire \core2|Equal26~0_combout ;
wire \core2|Selector73~19_combout ;
wire \core2|Selector73~20_combout ;
wire \core2|Selector73~22_combout ;
wire \core2|Selector73~23_combout ;
wire \core2|Selector73~24_combout ;
wire \core2|Equal16~1_combout ;
wire \core2|Equal21~0_combout ;
wire \core2|Equal5~3_combout ;
wire \core2|Equal12~1_combout ;
wire \core2|Selector72~10_combout ;
wire \core2|Selector72~11_combout ;
wire \core2|Selector72~12_combout ;
wire \core2|Selector71~2_combout ;
wire \core2|Equal24~0_combout ;
wire \core2|Selector71~4_combout ;
wire \core2|Selector74~5_combout ;
wire \core2|Selector74~6_combout ;
wire \core2|Selector74~7_combout ;
wire \core2|Selector64~0_combout ;
wire \core4|Selector64~2_combout ;
wire \core4|Selector65~2_combout ;
wire \core4|Selector66~2_combout ;
wire \core1|Selector66~2_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12_combout ;
wire \core1|wren~regout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \core1|wren_d~regout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12_combout ;
wire \core2|wren~regout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~18_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \core2|wren_d~regout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ;
wire \core3|wren~regout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~17_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~7_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \core3|wren_d~regout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12_combout ;
wire \core4|wren~regout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~18_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \core4|wren_d~regout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \core4|i[5]~0_combout ;
wire \core3|Selector57~0_combout ;
wire \core3|Selector63~0_combout ;
wire \core3|Selector63~1_combout ;
wire \core3|Selector62~0_combout ;
wire \core3|Selector62~1_combout ;
wire \core3|Selector61~0_combout ;
wire \core3|Selector61~1_combout ;
wire \core3|Selector58~0_combout ;
wire \core3|Selector58~1_combout ;
wire \core1|Selector59~0_combout ;
wire \core1|Selector62~0_combout ;
wire \core2|Selector59~0_combout ;
wire \core2|WideOr8~4_combout ;
wire \core2|WideOr8~5_combout ;
wire \core2|Selector59~1_combout ;
wire \core2|Selector57~0_combout ;
wire \core2|Selector57~1_combout ;
wire \core2|Selector60~0_combout ;
wire \core2|Selector60~1_combout ;
wire \core2|Selector63~0_combout ;
wire \core2|Selector63~1_combout ;
wire \core2|Selector62~0_combout ;
wire \core2|Selector62~1_combout ;
wire \core2|Selector61~0_combout ;
wire \core2|Selector61~1_combout ;
wire \core2|Selector58~0_combout ;
wire \core2|Selector58~1_combout ;
wire \core2|Selector56~0_combout ;
wire \core2|Selector56~1_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \core1|Selector68~0_combout ;
wire \core1|Selector68~1_combout ;
wire \core1|Selector68~2_combout ;
wire \core1|Selector68~3_combout ;
wire \core1|data~1_combout ;
wire \core1|Selector68~4_combout ;
wire \core1|Selector55~1_combout ;
wire \core1|Equal6~0_combout ;
wire \core1|Mod0|auto_generated|divider|divider|StageOut[7]~35_combout ;
wire \core1|Mod0|auto_generated|divider|divider|StageOut[6]~37_combout ;
wire \core1|Mod0|auto_generated|divider|divider|StageOut[10]~38_combout ;
wire \core1|Mod0|auto_generated|divider|divider|StageOut[9]~40_combout ;
wire \core1|Mod0|auto_generated|divider|divider|StageOut[12]~43_combout ;
wire \core1|Mod0|auto_generated|divider|divider|StageOut[16]~44_combout ;
wire \core1|Mod0|auto_generated|divider|divider|StageOut[15]~46_combout ;
wire \core1|Mux7~0_combout ;
wire \core1|Mux7~1_combout ;
wire \core1|Selector28~0_combout ;
wire \core1|Mux4~0_combout ;
wire \core1|Mux2~0_combout ;
wire \core1|Mux2~1_combout ;
wire \core1|Mux1~0_combout ;
wire \core1|Mux1~1_combout ;
wire \core1|Selector24~0_combout ;
wire \core1|WideOr6~0_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout ;
wire \core1|Selector69~0_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \core2|Selector68~0_combout ;
wire \core2|Selector68~1_combout ;
wire \core2|Selector68~2_combout ;
wire \core2|Selector68~3_combout ;
wire \core2|data~0_combout ;
wire \core2|data~1_combout ;
wire \core2|Selector68~4_combout ;
wire \core2|Selector55~0_combout ;
wire \core2|Selector55~1_combout ;
wire \core2|Selector55~2_combout ;
wire \core2|WideOr7~0_combout ;
wire \core2|WideOr7~1_combout ;
wire \core2|Selector31~0_combout ;
wire \core2|Equal6~0_combout ;
wire \core2|WideOr4~combout ;
wire \core2|Equal22~0_combout ;
wire \core2|Equal9~0_combout ;
wire \core2|Mod0|auto_generated|divider|divider|StageOut[4]~32_combout ;
wire \core2|Mod0|auto_generated|divider|divider|StageOut[3]~33_combout ;
wire \core2|Mod0|auto_generated|divider|divider|StageOut[7]~34_combout ;
wire \core2|Mod0|auto_generated|divider|divider|StageOut[7]~35_combout ;
wire \core2|Mod0|auto_generated|divider|divider|StageOut[6]~36_combout ;
wire \core2|Mod0|auto_generated|divider|divider|StageOut[6]~37_combout ;
wire \core2|Mod0|auto_generated|divider|divider|StageOut[10]~38_combout ;
wire \core2|Mod0|auto_generated|divider|divider|StageOut[9]~39_combout ;
wire \core2|Mod0|auto_generated|divider|divider|StageOut[9]~40_combout ;
wire \core2|Mod0|auto_generated|divider|divider|StageOut[13]~41_combout ;
wire \core2|Mod0|auto_generated|divider|divider|StageOut[12]~42_combout ;
wire \core2|Mod0|auto_generated|divider|divider|StageOut[12]~43_combout ;
wire \core2|Mod0|auto_generated|divider|divider|StageOut[16]~44_combout ;
wire \core2|Mod0|auto_generated|divider|divider|StageOut[15]~45_combout ;
wire \core2|Mod0|auto_generated|divider|divider|StageOut[15]~46_combout ;
wire \core2|Mod0|auto_generated|divider|divider|StageOut[19]~47_combout ;
wire \core2|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout ;
wire \core2|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout ;
wire \core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ;
wire \core2|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ;
wire \core2|Mux7~0_combout ;
wire \core2|Mux7~1_combout ;
wire \core2|Selector31~1_combout ;
wire \core2|Selector31~2_combout ;
wire \core2|WideOr5~0_combout ;
wire \core2|WideOr5~1_combout ;
wire \core2|WideOr5~2_combout ;
wire \core2|Selector30~0_combout ;
wire \core2|Mux6~0_combout ;
wire \core2|Mux6~1_combout ;
wire \core2|Selector30~1_combout ;
wire \core2|Selector30~2_combout ;
wire \core2|Selector29~0_combout ;
wire \core2|Mux5~0_combout ;
wire \core2|Mux5~1_combout ;
wire \core2|Selector29~1_combout ;
wire \core2|Selector29~2_combout ;
wire \core2|Selector28~0_combout ;
wire \core2|Mux4~0_combout ;
wire \core2|Mux4~1_combout ;
wire \core2|Selector28~1_combout ;
wire \core2|Selector28~2_combout ;
wire \core2|Selector27~0_combout ;
wire \core2|Mux3~0_combout ;
wire \core2|Mux3~1_combout ;
wire \core2|Selector27~1_combout ;
wire \core2|Selector27~2_combout ;
wire \core2|Selector26~0_combout ;
wire \core2|Mux2~0_combout ;
wire \core2|Mux2~1_combout ;
wire \core2|Selector26~1_combout ;
wire \core2|Selector26~2_combout ;
wire \core2|Selector25~0_combout ;
wire \core2|Mux1~0_combout ;
wire \core2|Mux1~1_combout ;
wire \core2|Selector25~1_combout ;
wire \core2|Selector25~2_combout ;
wire \core2|Selector24~0_combout ;
wire \core2|Mux0~0_combout ;
wire \core2|Mux0~1_combout ;
wire \core2|Selector24~1_combout ;
wire \core2|Selector24~2_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~9_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~10_combout ;
wire \core2|Selector69~0_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \core3|Selector68~0_combout ;
wire \core3|Selector68~1_combout ;
wire \core3|Selector68~2_combout ;
wire \core3|Selector68~3_combout ;
wire \core3|data~1_combout ;
wire \core3|Selector68~4_combout ;
wire \core3|Equal6~0_combout ;
wire \core3|Mod0|auto_generated|divider|divider|StageOut[7]~35_combout ;
wire \core3|Mod0|auto_generated|divider|divider|StageOut[6]~37_combout ;
wire \core3|Mod0|auto_generated|divider|divider|StageOut[10]~38_combout ;
wire \core3|Mod0|auto_generated|divider|divider|StageOut[9]~40_combout ;
wire \core3|Mod0|auto_generated|divider|divider|StageOut[13]~41_combout ;
wire \core3|Mod0|auto_generated|divider|divider|StageOut[12]~43_combout ;
wire \core3|Mod0|auto_generated|divider|divider|StageOut[16]~44_combout ;
wire \core3|Mod0|auto_generated|divider|divider|StageOut[15]~46_combout ;
wire \core3|Mux7~0_combout ;
wire \core3|Mux7~1_combout ;
wire \core3|WideOr5~1_combout ;
wire \core3|Selector29~1_combout ;
wire \core3|Selector26~0_combout ;
wire \core3|Mux2~0_combout ;
wire \core3|Mux2~1_combout ;
wire \core3|Mux1~0_combout ;
wire \core3|Mux1~1_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~9_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout ;
wire \core3|Selector69~0_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \core4|Selector68~0_combout ;
wire \core4|Selector68~1_combout ;
wire \core4|Selector68~2_combout ;
wire \core4|Selector68~3_combout ;
wire \core4|data~1_combout ;
wire \core4|Selector68~4_combout ;
wire \core4|Mod0|auto_generated|divider|divider|StageOut[7]~34_combout ;
wire \core4|Mod0|auto_generated|divider|divider|StageOut[6]~37_combout ;
wire \core4|Mod0|auto_generated|divider|divider|StageOut[10]~38_combout ;
wire \core4|Mod0|auto_generated|divider|divider|StageOut[9]~40_combout ;
wire \core4|Mod0|auto_generated|divider|divider|StageOut[12]~43_combout ;
wire \core4|Mod0|auto_generated|divider|divider|StageOut[16]~44_combout ;
wire \core4|Mod0|auto_generated|divider|divider|StageOut[15]~46_combout ;
wire \core4|Mod0|auto_generated|divider|divider|StageOut[19]~47_combout ;
wire \core4|Mux6~0_combout ;
wire \core4|Mux6~1_combout ;
wire \core4|Mux5~0_combout ;
wire \core4|Mux5~1_combout ;
wire \core4|Mux4~0_combout ;
wire \core4|Selector27~0_combout ;
wire \core4|Mux3~0_combout ;
wire \core4|Mux3~1_combout ;
wire \core4|Selector26~0_combout ;
wire \core4|Mux2~0_combout ;
wire \core4|Mux2~1_combout ;
wire \core4|Selector25~0_combout ;
wire \core4|Mux1~0_combout ;
wire \core4|Mux1~1_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \core4|Selector69~0_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \core1|WideOr29~0_combout ;
wire \core1|Equal4~3_combout ;
wire \core1|q_j~0_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \core2|WideOr29~0_combout ;
wire \core2|WideOr29~1_combout ;
wire \core2|Equal4~1_combout ;
wire \core2|q_j~0_combout ;
wire \core2|Selector90~0_combout ;
wire \core2|WideOr28~0_combout ;
wire \core2|WideOr28~1_combout ;
wire \core2|Selector82~0_combout ;
wire \core2|WideOr2~0_combout ;
wire \core2|WideOr2~1_combout ;
wire \core2|Selector81~0_combout ;
wire \core2|Selector89~0_combout ;
wire \core2|Selector80~0_combout ;
wire \core2|Selector88~0_combout ;
wire \core2|Selector79~0_combout ;
wire \core2|Selector87~0_combout ;
wire \core2|Selector78~0_combout ;
wire \core2|Selector86~0_combout ;
wire \core2|Selector77~0_combout ;
wire \core2|Selector85~0_combout ;
wire \core2|Selector76~0_combout ;
wire \core2|Selector84~0_combout ;
wire \core2|Selector75~0_combout ;
wire \core2|Selector83~0_combout ;
wire \core2|Selector54~0_combout ;
wire \core2|Selector54~1_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \core3|WideOr2~0_combout ;
wire \core3|Selector54~0_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \core4|Selector81~0_combout ;
wire \core4|Selector78~0_combout ;
wire \core4|Selector54~0_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \core4|Selector51~0_combout ;
wire \core4|Selector48~0_combout ;
wire \core3|Selector49~0_combout ;
wire \core3|Selector52~0_combout ;
wire \core2|Selector51~0_combout ;
wire \core2|Selector51~1_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \core2|Selector49~0_combout ;
wire \core2|Selector49~1_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \core2|Selector52~0_combout ;
wire \core2|Selector52~1_combout ;
wire \core2|Selector53~0_combout ;
wire \core2|Selector53~1_combout ;
wire \core2|Selector50~0_combout ;
wire \core2|Selector50~1_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \core2|Selector48~0_combout ;
wire \core2|Selector48~1_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \core3|Selector64~4_combout ;
wire \core4|Equal3~6_combout ;
wire \core4|Selector64~3_combout ;
wire \core2|Selector66~3_combout ;
wire \core4|Selector66~3_combout ;
wire \core1|Selector66~3_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \core3|WideOr8~6_combout ;
wire \core1|WideOr8~6_combout ;
wire \core2|WideOr8~6_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ;
wire \core2|q_i~2_combout ;
wire \core1|Mod0|auto_generated|divider|divider|StageOut[13]~53_combout ;
wire \core1|Mod0|auto_generated|divider|divider|StageOut[19]~55_combout ;
wire \core2|Mod0|auto_generated|divider|divider|StageOut[10]~52_combout ;
wire \core2|Mod0|auto_generated|divider|divider|StageOut[13]~53_combout ;
wire \core2|Mod0|auto_generated|divider|divider|StageOut[16]~54_combout ;
wire \core2|Mod0|auto_generated|divider|divider|StageOut[19]~55_combout ;
wire \core3|Mod0|auto_generated|divider|divider|StageOut[19]~55_combout ;
wire \core4|Mod0|auto_generated|divider|divider|StageOut[13]~53_combout ;
wire \core1|Equal28~0_combout ;
wire \core2|Equal2~2_combout ;
wire \core3|Selector72~3_combout ;
wire \core1|Selector73~9_combout ;
wire \core3|secret_key[21]~1_combout ;
wire \core4|secret_key[20]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~26 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[6]~27_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][5]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][6]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][5]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][6]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][5]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][6]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][5]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][6]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][5]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][6]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][1]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][2]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][3]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][4]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][5]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][6]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][4]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][5]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][6]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][4]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][5]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][6]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][4]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][5]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][6]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[9]~reg0_regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][5]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~24_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][6]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~25_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][1]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][5]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~32_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][6]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~33_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][1]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][5]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~40_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][6]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~41_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][2]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][3]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][5]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~48_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][6]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~49_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][5]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~56_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][6]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~57_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][1]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][2]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][3]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][5]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~64_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][6]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~65_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~66_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][0]~67_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][1]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~68_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][2]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~69_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][3]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~70_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][4]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~71_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][5]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~72_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][6]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~73_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][1]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][2]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][4]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~79_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][5]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~80_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][6]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~81_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][1]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][4]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~87_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][5]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~88_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][6]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~89_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][1]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][2]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][4]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~95_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][5]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~96_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][6]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~97_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~24_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~25_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~27_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~29_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~30_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal6~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal6~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~36_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~37_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~39_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~40_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~43_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~45_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~46_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~47_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~48_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~51_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~52_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~53_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~54_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~55_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~59_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~62_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~63_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~68_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~71_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~72_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~73_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~77_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~78_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~79_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~80_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~81_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~21_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~24_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~25_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~28_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~32_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~33_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~36_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~40_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~41_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~45_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~46_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~48_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~49_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~56_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~57_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~60_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~61_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~62_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~64_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~65_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~66_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][0]~67_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~68_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~69_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~70_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~71_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~72_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~73_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~76_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~77_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~79_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~80_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~81_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~82_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~84_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~87_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~88_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~89_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~92_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~93_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~95_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~96_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~97_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~19_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~21_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~83_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~24_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]~feeder_combout ;
wire \core1|Equal3~5_combout ;
wire \altera_reserved_tck~combout ;
wire \altera_reserved_tdi~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]~feeder_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]~32_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~6 ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~34_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][0]~35_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~34_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]~35_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~38_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][3]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~38_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]~regout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0_regout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~36_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][1]~regout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~7_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~9 ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11 ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13 ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~75_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~76_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~19_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~26_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~82_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~31_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~22_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~23_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~6 ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~19_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~19_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0_regout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~21_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]~regout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]~regout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~22_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~22_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]~regout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~7_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~9 ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11 ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13 ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~23_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~23_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]~regout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~60_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~67_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~69_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~70_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~74_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~6 ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~42_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][0]~43_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~42_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]~43_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[6]~reg0_regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~46_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][3]~regout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~45_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][2]~regout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~44_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][1]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~44_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][1]~regout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~7_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~9 ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11 ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13 ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~47_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][4]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~47_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][4]~regout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~50_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][0]~51_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~50_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]~51_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[7]~reg0_regout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~52_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][1]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~52_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][1]~regout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~54_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][3]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~54_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][3]~regout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~55_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][4]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~55_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][4]~regout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~61_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~6 ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~58_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][0]~59_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~58_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]~59_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~62_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][3]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[8]~reg0_regout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~60_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][1]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~61_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][2]~regout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~7_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~9 ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11 ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13 ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~63_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][4]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~63_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][4]~regout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~64_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~65_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~66_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~39_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][4]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~39_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4]~regout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~26_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][0]~27_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~26_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~27_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[4]~reg0_regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~30_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][3]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~30_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]~regout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~29_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][2]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~29_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][2]~regout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~28_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][1]~regout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~31_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][4]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~31_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4]~regout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~56_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~57_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~58_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~41_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~35_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~38_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~42_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~49_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~44_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~50_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~21_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~28_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~14 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~18 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~20 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~21_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~30_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~22 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~19_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~24 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~25_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~29_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~23_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~22_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~90_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][0]~91_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~90_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][0]~91_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][0]~regout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[12]~reg0_regout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~3_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~92_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][1]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~93_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][2]~regout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~94_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][3]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~94_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][3]~regout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \CLOCK_50~combout ;
wire \CLOCK_50~clkctrl_outclk ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[10]~reg0_regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~77_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][0]~75_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][2]~regout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \core4|Equal4~2_combout ;
wire \core4|Equal27~0_combout ;
wire \core4|Equal3~4_combout ;
wire \core4|Equal19~0_combout ;
wire \core4|Selector71~1_combout ;
wire \core4|Equal21~1_combout ;
wire \core4|Equal5~0_combout ;
wire \core4|Equal21~0_combout ;
wire \core4|Equal28~0_combout ;
wire \core4|Equal29~0_combout ;
wire \core4|Selector73~26_combout ;
wire \core4|Equal33~0_combout ;
wire \core4|Equal35~0_combout ;
wire \core4|WideOr3~2_combout ;
wire \core4|WideOr3~3_combout ;
wire \core4|Selector21~0_combout ;
wire \core4|Selector22~0_combout ;
wire \core4|Add5~1 ;
wire \core4|Add5~3 ;
wire \core4|Add5~5 ;
wire \core4|Add5~6_combout ;
wire \core4|Selector20~0_combout ;
wire \core4|Add5~7 ;
wire \core4|Add5~9 ;
wire \core4|Add5~10_combout ;
wire \core4|Selector18~0_combout ;
wire \core4|Add5~11 ;
wire \core4|Add5~12_combout ;
wire \core4|Selector17~0_combout ;
wire \core4|Add5~13 ;
wire \core4|Add5~14_combout ;
wire \core4|Selector16~0_combout ;
wire \core4|LessThan5~0_combout ;
wire \core4|Add5~0_combout ;
wire \core4|Selector23~0_combout ;
wire \core4|LessThan5~1_combout ;
wire \core4|LessThan5~2_combout ;
wire \core4|secret_key[0]~2_combout ;
wire \core4|secret_key[0]~1_combout ;
wire \core4|Add4~1 ;
wire \core4|Add4~3 ;
wire \core4|Add4~4_combout ;
wire \core4|Add4~5 ;
wire \core4|Add4~7 ;
wire \core4|Add4~8_combout ;
wire \core4|Add4~9 ;
wire \core4|Add4~11 ;
wire \core4|Add4~12_combout ;
wire \core4|Add4~13 ;
wire \core4|Add4~15 ;
wire \core4|Add4~16_combout ;
wire \core4|Add4~17 ;
wire \core4|Add4~18_combout ;
wire \core4|Add4~19 ;
wire \core4|Add4~20_combout ;
wire \core4|Add4~21 ;
wire \core4|Add4~22_combout ;
wire \core4|Add4~23 ;
wire \core4|Add4~24_combout ;
wire \core4|Add4~25 ;
wire \core4|Add4~26_combout ;
wire \core4|Add4~27 ;
wire \core4|Add4~29 ;
wire \core4|Add4~30_combout ;
wire \core4|Add4~31 ;
wire \core4|Add4~33 ;
wire \core4|Add4~35 ;
wire \core4|Add4~36_combout ;
wire \core4|Add4~37 ;
wire \core4|Add4~39 ;
wire \core4|Add4~40_combout ;
wire \core4|secret_key[21]~4_combout ;
wire \core4|Add4~41 ;
wire \core4|Add4~43 ;
wire \core4|Add4~44_combout ;
wire \core4|Add4~42_combout ;
wire \core4|secret_key[0]~0_combout ;
wire \core4|Selector70~1_combout ;
wire \core4|Selector70~2_combout ;
wire \core4|Selector72~13_combout ;
wire \core4|Equal5~1_combout ;
wire \core4|Equal12~1_combout ;
wire \core4|Equal4~4_combout ;
wire \core4|Selector72~14_combout ;
wire \core4|WideOr21~0_combout ;
wire \core4|Equal20~0_combout ;
wire \core4|Selector71~3_combout ;
wire \core4|Equal5~2_combout ;
wire \core4|Equal16~0_combout ;
wire \core4|WideOr1~combout ;
wire \core4|Selector7~0_combout ;
wire \core4|i[5]~1_combout ;
wire \core4|Equal16~1_combout ;
wire \core4|i[5]~2_combout ;
wire \core4|Add2~1 ;
wire \core4|Add2~2_combout ;
wire \core4|Selector6~0_combout ;
wire \core4|Add2~3 ;
wire \core4|Add2~4_combout ;
wire \core4|Selector5~0_combout ;
wire \core4|Add2~5 ;
wire \core4|Add2~6_combout ;
wire \core4|Selector4~0_combout ;
wire \core4|Add2~7 ;
wire \core4|Add2~8_combout ;
wire \core4|Selector3~0_combout ;
wire \core4|Add2~9 ;
wire \core4|Add2~11 ;
wire \core4|Add2~12_combout ;
wire \core4|Selector1~0_combout ;
wire \core4|Add2~13 ;
wire \core4|Add2~14_combout ;
wire \core4|Selector0~0_combout ;
wire \core4|LessThan0~0_combout ;
wire \core4|Add2~10_combout ;
wire \core4|Selector2~0_combout ;
wire \core4|LessThan0~1_combout ;
wire \core4|LessThan0~2_combout ;
wire \core4|Equal26~0_combout ;
wire \core4|Selector73~19_combout ;
wire \core4|Selector73~20_combout ;
wire \core4|Selector71~4_combout ;
wire \core4|Selector72~3_combout ;
wire \core4|Selector72~15_combout ;
wire \core4|Selector71~5_combout ;
wire \core4|Selector71~0_combout ;
wire \core4|Equal17~0_combout ;
wire \core4|Selector71~6_combout ;
wire \core4|Equal3~5_combout ;
wire \core4|Selector74~7_combout ;
wire \core4|Selector65~3_combout ;
wire \core4|swapped_flag~regout ;
wire \core4|Equal4~3_combout ;
wire \core4|Selector74~0_combout ;
wire \core4|Selector74~1_combout ;
wire \core4|Selector74~2_combout ;
wire \core4|Selector74~3_combout ;
wire \core4|Selector74~8_combout ;
wire \core4|Selector73~23_combout ;
wire \core4|Equal33~1_combout ;
wire \core4|Selector73~24_combout ;
wire \core4|Selector73~21_combout ;
wire \core4|Selector73~7_combout ;
wire \core4|Selector73~28_combout ;
wire \core4|Selector73~27_combout ;
wire \core4|Equal30~0_combout ;
wire \core4|Equal5~3_combout ;
wire \core4|Selector70~0_combout ;
wire \core4|Selector70~3_combout ;
wire \core4|Equal12~0_combout ;
wire \core4|q_j~0_combout ;
wire \core4|WideOr29~0_combout ;
wire \core4|WideOr29~1_combout ;
wire \core4|Selector90~0_combout ;
wire \core4|q_i~2_combout ;
wire \core4|Selector82~0_combout ;
wire \core4|Selector55~0_combout ;
wire \core4|Equal2~2_combout ;
wire \core4|Equal25~0_combout ;
wire \core4|Selector55~1_combout ;
wire \core4|Selector55~2_combout ;
wire \core4|WideOr7~0_combout ;
wire \core4|WideOr7~1_combout ;
wire \core4|Add3~0_combout ;
wire \core4|Selector31~0_combout ;
wire \core4|Equal6~0_combout ;
wire \core4|WideOr4~combout ;
wire \core4|Selector31~2_combout ;
wire \core4|WideOr5~1_combout ;
wire \core4|WideOr5~0_combout ;
wire \core4|WideOr5~2_combout ;
wire \core4|Selector29~0_combout ;
wire \core4|WideOr2~0_combout ;
wire \core4|WideOr2~1_combout ;
wire \core4|Equal22~0_combout ;
wire \core4|Add4~14_combout ;
wire \core4|Mod0|auto_generated|divider|divider|op_3~0_combout ;
wire \core4|Mod0|auto_generated|divider|divider|StageOut[3]~33_combout ;
wire \core4|Mod0|auto_generated|divider|divider|op_1~1 ;
wire \core4|Mod0|auto_generated|divider|divider|op_1~2_combout ;
wire \core4|Mod0|auto_generated|divider|divider|StageOut[4]~32_combout ;
wire \core4|Mod0|auto_generated|divider|divider|op_1~3 ;
wire \core4|Mod0|auto_generated|divider|divider|op_1~5_cout ;
wire \core4|Mod0|auto_generated|divider|divider|op_1~6_combout ;
wire \core4|Mod0|auto_generated|divider|divider|StageOut[7]~35_combout ;
wire \core4|Mod0|auto_generated|divider|divider|StageOut[6]~36_combout ;
wire \core4|Mod0|auto_generated|divider|divider|op_2~1 ;
wire \core4|Mod0|auto_generated|divider|divider|op_2~3 ;
wire \core4|Mod0|auto_generated|divider|divider|op_2~5_cout ;
wire \core4|Mod0|auto_generated|divider|divider|op_2~6_combout ;
wire \core4|Mod0|auto_generated|divider|divider|op_1~0_combout ;
wire \core4|Mod0|auto_generated|divider|divider|StageOut[10]~52_combout ;
wire \core4|Mod0|auto_generated|divider|divider|StageOut[9]~39_combout ;
wire \core4|Mod0|auto_generated|divider|divider|op_3~1 ;
wire \core4|Mod0|auto_generated|divider|divider|op_3~3 ;
wire \core4|Mod0|auto_generated|divider|divider|op_3~5_cout ;
wire \core4|Mod0|auto_generated|divider|divider|op_3~6_combout ;
wire \core4|Mod0|auto_generated|divider|divider|op_3~2_combout ;
wire \core4|Mod0|auto_generated|divider|divider|StageOut[13]~41_combout ;
wire \core4|Mod0|auto_generated|divider|divider|StageOut[12]~42_combout ;
wire \core4|Mod0|auto_generated|divider|divider|op_4~1 ;
wire \core4|Mod0|auto_generated|divider|divider|op_4~3 ;
wire \core4|Mod0|auto_generated|divider|divider|op_4~5_cout ;
wire \core4|Mod0|auto_generated|divider|divider|op_4~6_combout ;
wire \core4|Mod0|auto_generated|divider|divider|StageOut[16]~54_combout ;
wire \core4|Mod0|auto_generated|divider|divider|StageOut[15]~45_combout ;
wire \core4|Mod0|auto_generated|divider|divider|op_5~1 ;
wire \core4|Mod0|auto_generated|divider|divider|op_5~3 ;
wire \core4|Mod0|auto_generated|divider|divider|op_5~5_cout ;
wire \core4|Mod0|auto_generated|divider|divider|op_5~6_combout ;
wire \core4|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout ;
wire \core4|Mod0|auto_generated|divider|divider|op_5~0_combout ;
wire \core4|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout ;
wire \core4|Mod0|auto_generated|divider|divider|op_6~1 ;
wire \core4|Mod0|auto_generated|divider|divider|op_6~2_combout ;
wire \core4|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ;
wire \core4|Mux7~0_combout ;
wire \core4|Mux7~1_combout ;
wire \core4|Add1~0_combout ;
wire \core4|Equal9~0_combout ;
wire \core4|Selector31~1_combout ;
wire \core4|Add0~1 ;
wire \core4|Add0~2_combout ;
wire \core4|Selector30~1_combout ;
wire \core4|Add0~3 ;
wire \core4|Add0~4_combout ;
wire \core4|Add1~1 ;
wire \core4|Add1~3 ;
wire \core4|Add1~4_combout ;
wire \core4|Selector29~1_combout ;
wire \core4|Selector29~2_combout ;
wire \core4|Add0~5 ;
wire \core4|Add0~7 ;
wire \core4|Add0~8_combout ;
wire \core4|Selector27~1_combout ;
wire \core4|Selector27~2_combout ;
wire \core4|Add0~9 ;
wire \core4|Add0~10_combout ;
wire \core4|Mod0|auto_generated|divider|divider|op_4~0_combout ;
wire \core4|Mod0|auto_generated|divider|divider|StageOut[19]~55_combout ;
wire \core4|Mod0|auto_generated|divider|divider|op_6~3 ;
wire \core4|Mod0|auto_generated|divider|divider|op_6~5_cout ;
wire \core4|Mod0|auto_generated|divider|divider|op_6~6_combout ;
wire \core4|Mod0|auto_generated|divider|divider|op_6~0_combout ;
wire \core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ;
wire \core4|Mux4~1_combout ;
wire \core4|Add1~5 ;
wire \core4|Add1~7 ;
wire \core4|Add1~9 ;
wire \core4|Add1~10_combout ;
wire \core4|Selector26~1_combout ;
wire \core4|Selector26~2_combout ;
wire \core4|Selector24~0_combout ;
wire \core4|WideOr28~0_combout ;
wire \core4|WideOr28~1_combout ;
wire \core4|Selector75~0_combout ;
wire \core4|Add0~11 ;
wire \core4|Add0~13 ;
wire \core4|Add0~14_combout ;
wire \core4|Add4~28_combout ;
wire \core4|Mux0~0_combout ;
wire \core4|Mux0~1_combout ;
wire \core4|Add1~11 ;
wire \core4|Add1~13 ;
wire \core4|Add1~14_combout ;
wire \core4|Selector24~1_combout ;
wire \core4|Selector24~2_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~78_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][0]~75_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][3]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~78_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][3]~regout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~76_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][1]~regout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~74_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~74_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][0]~clkctrl_outclk ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10_combout ;
wire \core4|data~0_combout ;
wire \core4|Selector54~1_combout ;
wire \core4|Selector52~0_combout ;
wire \core4|Selector87~0_combout ;
wire \core4|Selector52~1_combout ;
wire \core4|Selector86~0_combout ;
wire \core4|Selector51~1_combout ;
wire \core4|Selector49~0_combout ;
wire \core4|Selector84~0_combout ;
wire \core4|Selector49~1_combout ;
wire \core4|Selector83~0_combout ;
wire \core4|Selector48~1_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \core4|Selector77~0_combout ;
wire \core4|Selector50~0_combout ;
wire \core4|Selector85~0_combout ;
wire \core4|Selector50~1_combout ;
wire \core4|Selector80~0_combout ;
wire \core4|Selector53~0_combout ;
wire \core4|Selector88~0_combout ;
wire \core4|Selector53~1_combout ;
wire \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \core4|Selector76~0_combout ;
wire \core4|Add0~12_combout ;
wire \core4|Add1~12_combout ;
wire \core4|Selector25~1_combout ;
wire \core4|Selector25~2_combout ;
wire \core4|Selector79~0_combout ;
wire \core4|Add0~6_combout ;
wire \core4|Selector28~1_combout ;
wire \core4|Selector28~0_combout ;
wire \core4|Selector28~2_combout ;
wire \core4|Selector89~0_combout ;
wire \core4|Add3~1 ;
wire \core4|Add3~2_combout ;
wire \core4|Selector30~0_combout ;
wire \core4|Selector30~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~85_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][0]~83_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][2]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~85_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][0]~83_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][2]~regout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \core4|Selector47~0_combout ;
wire \core4|WideOr6~0_combout ;
wire \core4|Selector46~0_combout ;
wire \core4|Selector45~0_combout ;
wire \core4|Selector44~0_combout ;
wire \core4|Add5~8_combout ;
wire \core4|Selector19~0_combout ;
wire \core4|Selector43~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~86_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][3]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~86_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][3]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~84_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][1]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[11]~reg0_regout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~6 ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~9 ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11 ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13 ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~82_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][0]~clkctrl_outclk ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~7_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \core4|Selector63~0_combout ;
wire \core4|WideOr8~4_combout ;
wire \core4|WideOr8~6_combout ;
wire \core4|WideOr8~5_combout ;
wire \core4|Selector63~1_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~6 ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~9 ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11 ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13 ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][0]~clkctrl_outclk ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~7_combout ;
wire \core4|Selector62~0_combout ;
wire \core4|Selector62~1_combout ;
wire \core4|Selector61~0_combout ;
wire \core4|Selector61~1_combout ;
wire \core4|Selector60~0_combout ;
wire \core4|Selector60~1_combout ;
wire \core4|Selector59~0_combout ;
wire \core4|Selector59~1_combout ;
wire \core4|Selector58~0_combout ;
wire \core4|Selector58~1_combout ;
wire \core4|Selector57~0_combout ;
wire \core4|Selector57~1_combout ;
wire \core4|Selector56~0_combout ;
wire \core4|Selector56~1_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ;
wire \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~17_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \core1|Add5~0_combout ;
wire \core1|WideOr3~3_combout ;
wire \core1|Selector23~0_combout ;
wire \core1|Equal19~0_combout ;
wire \core1|Selector47~0_combout ;
wire \core1|Selector22~0_combout ;
wire \core1|Selector46~0_combout ;
wire \core1|Add5~1 ;
wire \core1|Add5~3 ;
wire \core1|Add5~4_combout ;
wire \core1|Selector21~0_combout ;
wire \core1|Selector45~0_combout ;
wire \core1|Add5~5 ;
wire \core1|Add5~6_combout ;
wire \core1|Selector20~0_combout ;
wire \core1|Selector44~0_combout ;
wire \core1|Selector19~0_combout ;
wire \core1|Selector43~0_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~6 ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~9 ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11 ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13 ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~7_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \core1|Equal12~0_combout ;
wire \core1|Equal29~0_combout ;
wire \core1|Equal25~0_combout ;
wire \core1|Equal4~2_combout ;
wire \core1|Equal27~0_combout ;
wire \core1|Selector71~3_combout ;
wire \core1|Selector71~5_combout ;
wire \core1|Equal5~1_combout ;
wire \core1|Selector71~4_combout ;
wire \core1|Equal17~0_combout ;
wire \core1|Selector71~6_combout ;
wire \core1|Equal30~0_combout ;
wire \core1|Selector63~0_combout ;
wire \core1|WideOr8~4_combout ;
wire \core1|WideOr8~5_combout ;
wire \core1|Selector63~1_combout ;
wire \core1|Selector62~1_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \core1|Add2~0_combout ;
wire \core1|Selector7~0_combout ;
wire \core1|i[5]~0_combout ;
wire \core1|i[5]~1_combout ;
wire \core1|Equal16~0_combout ;
wire \core1|Equal16~1_combout ;
wire \core1|Equal3~6_combout ;
wire \core1|i[5]~2_combout ;
wire \core1|Equal20~0_combout ;
wire \core1|Equal22~0_combout ;
wire \core1|WideOr2~0_combout ;
wire \core1|WideOr2~1_combout ;
wire \core1|Add0~0_combout ;
wire \core1|Equal9~0_combout ;
wire \core1|Selector31~1_combout ;
wire \core1|Selector31~0_combout ;
wire \core1|Selector31~2_combout ;
wire \core1|WideOr5~1_combout ;
wire \core1|WideOr5~0_combout ;
wire \core1|WideOr5~2_combout ;
wire \core1|Add2~1 ;
wire \core1|Add2~2_combout ;
wire \core1|Selector6~0_combout ;
wire \core1|Equal2~2_combout ;
wire \core1|Equal3~4_combout ;
wire \core1|data~0_combout ;
wire \core1|WideOr4~combout ;
wire \core1|Add2~3 ;
wire \core1|Add2~4_combout ;
wire \core1|Selector29~0_combout ;
wire \core1|Mod0|auto_generated|divider|divider|op_5~0_combout ;
wire \core1|Add2~5 ;
wire \core1|Add2~6_combout ;
wire \core1|Selector4~0_combout ;
wire \core1|Mod0|auto_generated|divider|divider|op_3~0_combout ;
wire \core1|WideOr1~combout ;
wire \core1|Add2~7 ;
wire \core1|Add2~8_combout ;
wire \core1|Selector3~0_combout ;
wire \core1|Add2~9 ;
wire \core1|Add2~10_combout ;
wire \core1|Selector2~0_combout ;
wire \core1|Add2~11 ;
wire \core1|Add2~12_combout ;
wire \core1|Selector1~0_combout ;
wire \core1|Add2~13 ;
wire \core1|Add2~14_combout ;
wire \core1|Selector0~0_combout ;
wire \core1|Mod0|auto_generated|divider|divider|StageOut[4]~32_combout ;
wire \core1|Mod0|auto_generated|divider|divider|StageOut[3]~33_combout ;
wire \core1|Mod0|auto_generated|divider|divider|op_1~1 ;
wire \core1|Mod0|auto_generated|divider|divider|op_1~3 ;
wire \core1|Mod0|auto_generated|divider|divider|op_1~5_cout ;
wire \core1|Mod0|auto_generated|divider|divider|op_1~6_combout ;
wire \core1|Mod0|auto_generated|divider|divider|StageOut[7]~34_combout ;
wire \core1|Mod0|auto_generated|divider|divider|StageOut[6]~36_combout ;
wire \core1|Mod0|auto_generated|divider|divider|op_2~1 ;
wire \core1|Mod0|auto_generated|divider|divider|op_2~3 ;
wire \core1|Mod0|auto_generated|divider|divider|op_2~5_cout ;
wire \core1|Mod0|auto_generated|divider|divider|op_2~6_combout ;
wire \core1|Mod0|auto_generated|divider|divider|op_1~0_combout ;
wire \core1|Mod0|auto_generated|divider|divider|StageOut[10]~52_combout ;
wire \core1|Mod0|auto_generated|divider|divider|StageOut[9]~39_combout ;
wire \core1|Mod0|auto_generated|divider|divider|op_3~1 ;
wire \core1|Mod0|auto_generated|divider|divider|op_3~3 ;
wire \core1|Mod0|auto_generated|divider|divider|op_3~5_cout ;
wire \core1|Mod0|auto_generated|divider|divider|op_3~6_combout ;
wire \core1|Mod0|auto_generated|divider|divider|StageOut[13]~41_combout ;
wire \core1|Mod0|auto_generated|divider|divider|StageOut[12]~42_combout ;
wire \core1|Mod0|auto_generated|divider|divider|op_4~1 ;
wire \core1|Mod0|auto_generated|divider|divider|op_4~3 ;
wire \core1|Mod0|auto_generated|divider|divider|op_4~5_cout ;
wire \core1|Mod0|auto_generated|divider|divider|op_4~6_combout ;
wire \core1|Mod0|auto_generated|divider|divider|StageOut[16]~54_combout ;
wire \core1|Selector5~0_combout ;
wire \core1|Mod0|auto_generated|divider|divider|StageOut[15]~45_combout ;
wire \core1|Mod0|auto_generated|divider|divider|op_5~1 ;
wire \core1|Mod0|auto_generated|divider|divider|op_5~3 ;
wire \core1|Mod0|auto_generated|divider|divider|op_5~5_cout ;
wire \core1|Mod0|auto_generated|divider|divider|op_5~6_combout ;
wire \core1|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout ;
wire \core1|Mod0|auto_generated|divider|divider|op_5~2_combout ;
wire \core1|Mod0|auto_generated|divider|divider|StageOut[19]~47_combout ;
wire \core1|Mod0|auto_generated|divider|divider|op_6~1 ;
wire \core1|Mod0|auto_generated|divider|divider|op_6~3 ;
wire \core1|Mod0|auto_generated|divider|divider|op_6~5_cout ;
wire \core1|Mod0|auto_generated|divider|divider|op_6~6_combout ;
wire \core1|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout ;
wire \core1|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ;
wire \core1|secret_key[0]~70_combout ;
wire \core1|secret_key[1]~25 ;
wire \core1|secret_key[2]~27 ;
wire \core1|secret_key[3]~28_combout ;
wire \core1|secret_key[0]~23_combout ;
wire \core1|secret_key[3]~29 ;
wire \core1|secret_key[4]~31 ;
wire \core1|secret_key[5]~32_combout ;
wire \core1|secret_key[5]~33 ;
wire \core1|secret_key[6]~35 ;
wire \core1|secret_key[7]~36_combout ;
wire \core1|secret_key[7]~37 ;
wire \core1|secret_key[8]~39 ;
wire \core1|secret_key[9]~40_combout ;
wire \core1|secret_key[9]~41 ;
wire \core1|secret_key[10]~42_combout ;
wire \core1|secret_key[10]~43 ;
wire \core1|secret_key[11]~44_combout ;
wire \core1|secret_key[11]~45 ;
wire \core1|secret_key[12]~46_combout ;
wire \core1|secret_key[12]~47 ;
wire \core1|secret_key[13]~48_combout ;
wire \core1|secret_key[13]~49 ;
wire \core1|secret_key[14]~50_combout ;
wire \core1|secret_key[14]~51 ;
wire \core1|secret_key[15]~53 ;
wire \core1|secret_key[16]~54_combout ;
wire \core1|secret_key[16]~55 ;
wire \core1|secret_key[17]~57 ;
wire \core1|secret_key[18]~58_combout ;
wire \core1|Mod0|auto_generated|divider|divider|op_6~0_combout ;
wire \core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ;
wire \core1|Mux5~0_combout ;
wire \core1|Mux5~1_combout ;
wire \core1|secret_key[17]~56_combout ;
wire \core1|Mux6~0_combout ;
wire \core1|Mux6~1_combout ;
wire \core1|Add1~1 ;
wire \core1|Add1~3 ;
wire \core1|Add1~4_combout ;
wire \core1|Selector29~1_combout ;
wire \core1|Selector29~2_combout ;
wire \core1|Mux4~1_combout ;
wire \core1|Add1~5 ;
wire \core1|Add1~6_combout ;
wire \core1|Selector28~1_combout ;
wire \core1|Selector28~2_combout ;
wire \core1|Selector25~0_combout ;
wire \core1|secret_key[15]~52_combout ;
wire \core1|secret_key[18]~59 ;
wire \core1|secret_key[19]~60_combout ;
wire \core1|secret_key[19]~61 ;
wire \core1|secret_key[20]~63 ;
wire \core1|secret_key[21]~64_combout ;
wire \core1|secret_key[21]~65 ;
wire \core1|secret_key[22]~67 ;
wire \core1|secret_key[23]~68_combout ;
wire \core1|Mux0~0_combout ;
wire \core1|Mux0~1_combout ;
wire \core1|WideOr28~0_combout ;
wire \core1|Selector72~12_combout ;
wire \core1|WideOr28~1_combout ;
wire \core1|Selector77~0_combout ;
wire \core1|Mux3~0_combout ;
wire \core1|secret_key[4]~30_combout ;
wire \core1|Mux3~1_combout ;
wire \core1|Add1~7 ;
wire \core1|Add1~8_combout ;
wire \core1|Selector27~1_combout ;
wire \core1|Add1~2_combout ;
wire \core1|Selector30~1_combout ;
wire \core1|Add0~1 ;
wire \core1|Add0~3 ;
wire \core1|Add0~5 ;
wire \core1|Add0~7 ;
wire \core1|Add0~9 ;
wire \core1|Add0~10_combout ;
wire \core1|Add1~9 ;
wire \core1|Add1~11 ;
wire \core1|Add1~13 ;
wire \core1|Add1~14_combout ;
wire \core1|Selector24~1_combout ;
wire \core1|Selector24~2_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \core1|Selector81~0_combout ;
wire \core1|Equal12~1_combout ;
wire \core1|Selector54~0_combout ;
wire \core1|Selector54~1_combout ;
wire \core1|WideOr7~0_combout ;
wire \core1|WideOr7~1_combout ;
wire \core1|WideOr29~1_combout ;
wire \core1|Selector88~0_combout ;
wire \core1|Selector80~0_combout ;
wire \core1|Selector53~0_combout ;
wire \core1|Selector53~1_combout ;
wire \core1|Equal21~1_combout ;
wire \core1|Equal21~0_combout ;
wire \core1|Equal26~0_combout ;
wire \core1|q_i~2_combout ;
wire \core1|Selector78~0_combout ;
wire \core1|Selector51~0_combout ;
wire \core1|Selector51~1_combout ;
wire \core1|Selector50~0_combout ;
wire \core1|Selector50~1_combout ;
wire \core1|Selector84~0_combout ;
wire \core1|Selector49~0_combout ;
wire \core1|Selector49~1_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \core1|Selector75~0_combout ;
wire \core1|Selector48~0_combout ;
wire \core1|Selector83~0_combout ;
wire \core1|Selector48~1_combout ;
wire \core1|Selector79~0_combout ;
wire \core1|Selector52~0_combout ;
wire \core1|Selector87~0_combout ;
wire \core1|Selector52~1_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \core1|Selector76~0_combout ;
wire \core1|Add0~11 ;
wire \core1|Add0~12_combout ;
wire \core1|Add1~12_combout ;
wire \core1|Selector25~1_combout ;
wire \core1|Selector25~2_combout ;
wire \core1|Selector85~0_combout ;
wire \core1|Add3~1 ;
wire \core1|Add3~3 ;
wire \core1|Add3~5 ;
wire \core1|Add3~7 ;
wire \core1|Add3~9 ;
wire \core1|Add3~10_combout ;
wire \core1|Selector26~0_combout ;
wire \core1|Selector26~1_combout ;
wire \core1|Selector26~2_combout ;
wire \core1|Selector86~0_combout ;
wire \core1|Add3~8_combout ;
wire \core1|Selector27~0_combout ;
wire \core1|Selector27~2_combout ;
wire \core1|Selector89~0_combout ;
wire \core1|Add3~2_combout ;
wire \core1|Selector30~0_combout ;
wire \core1|Selector30~2_combout ;
wire \core1|Selector82~0_combout ;
wire \core1|Selector55~0_combout ;
wire \core1|Selector90~0_combout ;
wire \core1|Selector55~2_combout ;
wire \core1|Selector61~0_combout ;
wire \core1|Selector61~1_combout ;
wire \core1|Selector60~0_combout ;
wire \core1|Selector60~1_combout ;
wire \core1|Selector59~1_combout ;
wire \core1|Selector57~0_combout ;
wire \core1|Selector57~1_combout ;
wire \core1|Selector56~0_combout ;
wire \core1|Selector56~1_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ;
wire \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~6_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~5_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~37_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][2]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~37_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][2]~regout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \core2|Equal17~0_combout ;
wire \core2|Equal20~0_combout ;
wire \core2|Equal30~0_combout ;
wire \core2|Selector71~0_combout ;
wire \core2|Selector72~3_combout ;
wire \core2|Selector72~15_combout ;
wire \core2|Selector71~5_combout ;
wire \core2|Equal19~0_combout ;
wire \core2|Equal4~0_combout ;
wire \core2|Equal12~0_combout ;
wire \core2|Equal27~0_combout ;
wire \core2|Selector71~1_combout ;
wire \core2|Equal21~1_combout ;
wire \core2|Equal25~0_combout ;
wire \core2|Equal28~0_combout ;
wire \core2|Equal29~0_combout ;
wire \core2|Selector71~3_combout ;
wire \core2|Selector71~6_combout ;
wire \core2|Equal3~2_combout ;
wire \core2|Equal34~0_combout ;
wire \core2|Selector70~1_combout ;
wire \core2|Equal5~0_combout ;
wire \core2|Equal33~1_combout ;
wire \core2|Selector70~0_combout ;
wire \core2|Selector70~2_combout ;
wire \core2|Selector74~2_combout ;
wire \core2|Equal3~0_combout ;
wire \core2|Selector74~1_combout ;
wire \core2|Selector74~3_combout ;
wire \core2|Selector74~4_combout ;
wire \core2|Selector74~0_combout ;
wire \core2|Selector74~8_combout ;
wire \core2|Equal16~0_combout ;
wire \core2|Equal5~1_combout ;
wire \core2|Equal5~2_combout ;
wire \core2|WideOr1~combout ;
wire \core2|Selector6~0_combout ;
wire \core2|i[7]~1_combout ;
wire \core2|i[7]~0_combout ;
wire \core2|i[7]~2_combout ;
wire \core2|Selector7~0_combout ;
wire \core2|Add2~1 ;
wire \core2|Add2~3 ;
wire \core2|Add2~4_combout ;
wire \core2|Selector5~0_combout ;
wire \core2|Add2~5 ;
wire \core2|Add2~6_combout ;
wire \core2|Selector4~0_combout ;
wire \core2|Add2~7 ;
wire \core2|Add2~8_combout ;
wire \core2|Selector3~0_combout ;
wire \core2|Add2~9 ;
wire \core2|Add2~10_combout ;
wire \core2|Selector2~0_combout ;
wire \core2|LessThan0~1_combout ;
wire \core2|Add2~11 ;
wire \core2|Add2~12_combout ;
wire \core2|Selector1~0_combout ;
wire \core2|Add2~13 ;
wire \core2|Add2~14_combout ;
wire \core2|Selector0~0_combout ;
wire \core2|LessThan0~0_combout ;
wire \core2|LessThan0~2_combout ;
wire \core2|Selector64~1_combout ;
wire \core2|filled_flag~regout ;
wire \core2|Selector72~9_combout ;
wire \core2|Selector72~13_combout ;
wire \core2|Selector73~25_combout ;
wire \core2|Selector73~26_combout ;
wire \core2|Selector72~14_combout ;
wire \core2|Equal3~1_combout ;
wire \core2|Selector73~21_combout ;
wire \core2|Selector73~7_combout ;
wire \core2|Selector73~28_combout ;
wire \core2|Selector73~27_combout ;
wire \core2|WideOr21~0_combout ;
wire \core2|Equal33~0_combout ;
wire \core2|Equal35~0_combout ;
wire \core2|WideOr3~2_combout ;
wire \core2|WideOr3~3_combout ;
wire \core2|Add5~1 ;
wire \core2|Add5~2_combout ;
wire \core2|Selector22~0_combout ;
wire \core2|Add5~3 ;
wire \core2|Add5~4_combout ;
wire \core2|Selector21~0_combout ;
wire \core2|Add5~5 ;
wire \core2|Add5~6_combout ;
wire \core2|Selector20~0_combout ;
wire \core2|Add5~7 ;
wire \core2|Add5~8_combout ;
wire \core2|Selector19~0_combout ;
wire \core2|Add5~9 ;
wire \core2|Add5~10_combout ;
wire \core2|Selector18~0_combout ;
wire \core2|Add5~11 ;
wire \core2|Add5~12_combout ;
wire \core2|Selector17~0_combout ;
wire \core2|Add5~13 ;
wire \core2|Add5~14_combout ;
wire \core2|Selector16~0_combout ;
wire \core2|LessThan5~0_combout ;
wire \core2|LessThan5~2_combout ;
wire \core2|Add5~0_combout ;
wire \core2|Selector23~0_combout ;
wire \core2|Selector47~0_combout ;
wire \core2|WideOr6~0_combout ;
wire \core2|Selector46~0_combout ;
wire \core2|Selector45~0_combout ;
wire \core2|Selector44~0_combout ;
wire \core2|Selector43~0_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ;
wire \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~4_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~53_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][2]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~53_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][2]~regout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \core3|Equal3~5_combout ;
wire \core3|Equal5~0_combout ;
wire \core3|Equal33~1_combout ;
wire \core3|Selector73~28_combout ;
wire \core3|Equal16~0_combout ;
wire \core3|Selector65~2_combout ;
wire \core3|Equal16~1_combout ;
wire \core3|Equal5~1_combout ;
wire \core3|Equal5~2_combout ;
wire \core3|WideOr1~combout ;
wire \core3|Selector4~0_combout ;
wire \core3|i[2]~2_combout ;
wire \core3|Equal3~6_combout ;
wire \core3|i[2]~4_combout ;
wire \core3|i[2]~3_combout ;
wire \core3|Selector3~0_combout ;
wire \core3|Selector2~0_combout ;
wire \core3|LessThan0~1_combout ;
wire \core3|Selector65~3_combout ;
wire \core3|swapped_flag~regout ;
wire \core3|Selector73~9_combout ;
wire \core3|Selector73~29_combout ;
wire \core3|Selector73~24_combout ;
wire \core3|WideOr3~2_combout ;
wire \core3|WideOr3~3_combout ;
wire \core3|Add5~0_combout ;
wire \core3|Selector23~0_combout ;
wire \core3|Add5~1 ;
wire \core3|Add5~2_combout ;
wire \core3|Selector22~0_combout ;
wire \core3|Add5~3 ;
wire \core3|Add5~4_combout ;
wire \core3|Selector21~0_combout ;
wire \core3|Add5~5 ;
wire \core3|Add5~6_combout ;
wire \core3|Selector20~0_combout ;
wire \core3|Add5~7 ;
wire \core3|Add5~9 ;
wire \core3|Add5~10_combout ;
wire \core3|Selector18~0_combout ;
wire \core3|Add5~11 ;
wire \core3|Add5~12_combout ;
wire \core3|Selector17~0_combout ;
wire \core3|Add5~13 ;
wire \core3|Add5~14_combout ;
wire \core3|Selector16~0_combout ;
wire \core3|LessThan5~0_combout ;
wire \core3|Add5~8_combout ;
wire \core3|Selector19~0_combout ;
wire \core3|LessThan5~2_combout ;
wire \core3|Selector73~22_combout ;
wire \core3|Selector1~0_combout ;
wire \core3|Add2~1 ;
wire \core3|Add2~2_combout ;
wire \core3|Selector6~0_combout ;
wire \core3|Selector0~0_combout ;
wire \core3|LessThan0~0_combout ;
wire \core3|LessThan0~2_combout ;
wire \core3|Selector73~25_combout ;
wire \core3|Equal12~0_combout ;
wire \core3|Equal30~0_combout ;
wire \core3|Equal20~0_combout ;
wire \core3|Selector71~0_combout ;
wire \core3|Selector73~26_combout ;
wire \core3|Selector73~27_combout ;
wire \core3|Equal4~4_combout ;
wire \core3|Equal12~1_combout ;
wire \core3|Selector72~10_combout ;
wire \core3|Selector72~11_combout ;
wire \core3|Selector72~12_combout ;
wire \core3|Selector72~16_combout ;
wire \core3|Selector72~13_combout ;
wire \core3|Selector72~14_combout ;
wire \core3|Selector72~15_combout ;
wire \core3|WideOr21~0_combout ;
wire \core3|Equal33~0_combout ;
wire \core3|Equal35~0_combout ;
wire \core3|Equal34~0_combout ;
wire \core3|Selector72~9_combout ;
wire \core3|Selector70~1_combout ;
wire \core3|Equal3~4_combout ;
wire \core3|Selector74~7_combout ;
wire \core3|WideOr8~4_combout ;
wire \core3|WideOr8~5_combout ;
wire \core3|WideOr28~0_combout ;
wire \core3|WideOr28~1_combout ;
wire \core3|secret_key[0]~2_combout ;
wire \core3|Add4~17 ;
wire \core3|Add4~18_combout ;
wire \core3|Add4~19 ;
wire \core3|Add4~20_combout ;
wire \core3|Add4~21 ;
wire \core3|Add4~22_combout ;
wire \core3|Add4~23 ;
wire \core3|Add4~24_combout ;
wire \core3|Add4~25 ;
wire \core3|Add4~26_combout ;
wire \core3|Add4~27 ;
wire \core3|Add4~29 ;
wire \core3|Add4~30_combout ;
wire \core3|Add4~31 ;
wire \core3|Add4~33 ;
wire \core3|Add4~35 ;
wire \core3|Add4~36_combout ;
wire \core3|Add4~37 ;
wire \core3|Add4~39 ;
wire \core3|Add4~41 ;
wire \core3|Add4~43 ;
wire \core3|Add4~44_combout ;
wire \core3|Add4~38_combout ;
wire \core3|Add4~42_combout ;
wire \core3|LessThan4~0_combout ;
wire \core3|secret_key[0]~0_combout ;
wire \core3|Add4~1 ;
wire \core3|Add4~3 ;
wire \core3|Add4~4_combout ;
wire \core3|Add4~5 ;
wire \core3|Add4~7 ;
wire \core3|Add4~8_combout ;
wire \core3|Add4~9 ;
wire \core3|Add4~11 ;
wire \core3|Add4~12_combout ;
wire \core3|Add4~13 ;
wire \core3|Add4~15 ;
wire \core3|Add4~16_combout ;
wire \core3|Add2~0_combout ;
wire \core3|Selector7~0_combout ;
wire \core3|Mod0|auto_generated|divider|divider|op_6~0_combout ;
wire \core3|Mod0|auto_generated|divider|divider|StageOut[4]~32_combout ;
wire \core3|Mod0|auto_generated|divider|divider|StageOut[3]~33_combout ;
wire \core3|Mod0|auto_generated|divider|divider|op_1~1 ;
wire \core3|Mod0|auto_generated|divider|divider|op_1~3 ;
wire \core3|Mod0|auto_generated|divider|divider|op_1~5_cout ;
wire \core3|Mod0|auto_generated|divider|divider|op_1~6_combout ;
wire \core3|Mod0|auto_generated|divider|divider|StageOut[7]~34_combout ;
wire \core3|Mod0|auto_generated|divider|divider|StageOut[6]~36_combout ;
wire \core3|Mod0|auto_generated|divider|divider|op_2~1 ;
wire \core3|Mod0|auto_generated|divider|divider|op_2~3 ;
wire \core3|Mod0|auto_generated|divider|divider|op_2~5_cout ;
wire \core3|Mod0|auto_generated|divider|divider|op_2~6_combout ;
wire \core3|Mod0|auto_generated|divider|divider|StageOut[10]~52_combout ;
wire \core3|Mod0|auto_generated|divider|divider|StageOut[9]~39_combout ;
wire \core3|Mod0|auto_generated|divider|divider|op_3~1 ;
wire \core3|Mod0|auto_generated|divider|divider|op_3~3 ;
wire \core3|Mod0|auto_generated|divider|divider|op_3~5_cout ;
wire \core3|Mod0|auto_generated|divider|divider|op_3~6_combout ;
wire \core3|Mod0|auto_generated|divider|divider|StageOut[13]~53_combout ;
wire \core3|Mod0|auto_generated|divider|divider|StageOut[12]~42_combout ;
wire \core3|Mod0|auto_generated|divider|divider|op_4~1 ;
wire \core3|Mod0|auto_generated|divider|divider|op_4~3 ;
wire \core3|Mod0|auto_generated|divider|divider|op_4~5_cout ;
wire \core3|Mod0|auto_generated|divider|divider|op_4~6_combout ;
wire \core3|Mod0|auto_generated|divider|divider|StageOut[16]~54_combout ;
wire \core3|Selector5~0_combout ;
wire \core3|Mod0|auto_generated|divider|divider|StageOut[15]~45_combout ;
wire \core3|Mod0|auto_generated|divider|divider|op_5~1 ;
wire \core3|Mod0|auto_generated|divider|divider|op_5~3 ;
wire \core3|Mod0|auto_generated|divider|divider|op_5~5_cout ;
wire \core3|Mod0|auto_generated|divider|divider|op_5~6_combout ;
wire \core3|Mod0|auto_generated|divider|divider|op_5~2_combout ;
wire \core3|Mod0|auto_generated|divider|divider|StageOut[19]~47_combout ;
wire \core3|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout ;
wire \core3|Mod0|auto_generated|divider|divider|op_6~1 ;
wire \core3|Mod0|auto_generated|divider|divider|op_6~3 ;
wire \core3|Mod0|auto_generated|divider|divider|op_6~5_cout ;
wire \core3|Mod0|auto_generated|divider|divider|op_6~6_combout ;
wire \core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ;
wire \core3|Add4~32_combout ;
wire \core3|Mux6~0_combout ;
wire \core3|Mod0|auto_generated|divider|divider|op_5~0_combout ;
wire \core3|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout ;
wire \core3|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ;
wire \core3|Add4~0_combout ;
wire \core3|Mux6~1_combout ;
wire \core3|Equal9~0_combout ;
wire \core3|Equal22~0_combout ;
wire \core3|Selector31~1_combout ;
wire \core3|WideOr2~1_combout ;
wire \core3|Add0~0_combout ;
wire \core3|Add1~1 ;
wire \core3|Add1~2_combout ;
wire \core3|Selector30~1_combout ;
wire \core3|Add2~3 ;
wire \core3|Add2~4_combout ;
wire \core3|Equal19~0_combout ;
wire \core3|Selector29~0_combout ;
wire \core3|Equal2~2_combout ;
wire \core3|data~0_combout ;
wire \core3|WideOr4~combout ;
wire \core3|Selector29~2_combout ;
wire \core3|WideOr5~0_combout ;
wire \core3|WideOr5~2_combout ;
wire \core3|Equal21~1_combout ;
wire \core3|Equal21~0_combout ;
wire \core3|q_i~2_combout ;
wire \core3|Selector79~0_combout ;
wire \core3|Selector80~0_combout ;
wire \core3|Add3~1 ;
wire \core3|Add3~3 ;
wire \core3|Add3~5 ;
wire \core3|Add3~6_combout ;
wire \core3|Add2~5 ;
wire \core3|Add2~6_combout ;
wire \core3|Selector28~0_combout ;
wire \core3|Mux4~0_combout ;
wire \core3|Mux4~1_combout ;
wire \core3|Add4~34_combout ;
wire \core3|Mux5~0_combout ;
wire \core3|Add4~2_combout ;
wire \core3|Mux5~1_combout ;
wire \core3|Add1~3 ;
wire \core3|Add1~5 ;
wire \core3|Add1~6_combout ;
wire \core3|Selector28~1_combout ;
wire \core3|Selector28~2_combout ;
wire \core3|Add2~7 ;
wire \core3|Add2~8_combout ;
wire \core3|Selector27~0_combout ;
wire \core3|Mux3~0_combout ;
wire \core3|Mux3~1_combout ;
wire \core3|Add1~7 ;
wire \core3|Add1~8_combout ;
wire \core3|Selector27~1_combout ;
wire \core3|Selector27~2_combout ;
wire \core3|Selector81~0_combout ;
wire \core3|Add0~1 ;
wire \core3|Add0~3 ;
wire \core3|Add0~5 ;
wire \core3|Add0~7 ;
wire \core3|Add0~9 ;
wire \core3|Add0~10_combout ;
wire \core3|Add1~9 ;
wire \core3|Add1~10_combout ;
wire \core3|Selector26~1_combout ;
wire \core3|Selector26~2_combout ;
wire \core3|Selector76~0_combout ;
wire \core3|Selector77~0_combout ;
wire \core3|Equal4~3_combout ;
wire \core3|Equal24~0_combout ;
wire \core3|q_j~0_combout ;
wire \core3|Selector86~0_combout ;
wire \core3|Add3~7 ;
wire \core3|Add3~9 ;
wire \core3|Add3~11 ;
wire \core3|Add3~12_combout ;
wire \core3|Add2~9 ;
wire \core3|Add2~11 ;
wire \core3|Add2~12_combout ;
wire \core3|Selector25~0_combout ;
wire \core3|Add0~11 ;
wire \core3|Add0~12_combout ;
wire \core3|Add1~11 ;
wire \core3|Add1~12_combout ;
wire \core3|Selector25~1_combout ;
wire \core3|Selector25~2_combout ;
wire \core3|Add4~28_combout ;
wire \core3|Mux0~0_combout ;
wire \core3|Mux0~1_combout ;
wire \core3|Add1~13 ;
wire \core3|Add1~14_combout ;
wire \core3|Selector75~0_combout ;
wire \core3|Add0~13 ;
wire \core3|Add0~14_combout ;
wire \core3|Selector24~1_combout ;
wire \core3|Selector83~0_combout ;
wire \core3|Add3~13 ;
wire \core3|Add3~14_combout ;
wire \core3|Selector24~0_combout ;
wire \core3|Selector24~2_combout ;
wire \core3|Equal25~0_combout ;
wire \core3|Selector55~1_combout ;
wire \core3|Selector54~1_combout ;
wire \core3|WideOr7~0_combout ;
wire \core3|WideOr7~1_combout ;
wire \core3|Selector53~0_combout ;
wire \core3|Selector78~0_combout ;
wire \core3|Selector51~0_combout ;
wire \core3|Selector51~1_combout ;
wire \core3|Selector48~0_combout ;
wire \core3|Selector48~1_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \core3|Selector84~0_combout ;
wire \core3|Selector49~1_combout ;
wire \core3|Selector85~0_combout ;
wire \core3|Selector50~0_combout ;
wire \core3|Selector50~1_combout ;
wire \core3|Selector87~0_combout ;
wire \core3|Selector52~1_combout ;
wire \core3|Selector88~0_combout ;
wire \core3|Selector53~1_combout ;
wire \core3|Selector89~0_combout ;
wire \core3|Add3~2_combout ;
wire \core3|Selector30~0_combout ;
wire \core3|Selector30~2_combout ;
wire \core3|Selector82~0_combout ;
wire \core3|Add3~0_combout ;
wire \core3|Selector31~0_combout ;
wire \core3|Selector31~2_combout ;
wire \core3|Selector59~0_combout ;
wire \core3|Selector59~1_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \core3|WideOr6~0_combout ;
wire \core3|Selector47~0_combout ;
wire \core3|Selector46~0_combout ;
wire \core3|Selector45~0_combout ;
wire \core3|Selector44~0_combout ;
wire \core3|Selector43~0_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \core3|Selector60~0_combout ;
wire \core3|Selector60~1_combout ;
wire \core3|Selector57~1_combout ;
wire \core3|Selector74~5_combout ;
wire \core3|Selector56~0_combout ;
wire \core3|Selector56~1_combout ;
wire \core3|Selector74~6_combout ;
wire \core3|Equal17~0_combout ;
wire \core3|Selector74~0_combout ;
wire \core3|Selector74~3_combout ;
wire \core3|Selector74~8_combout ;
wire \core3|Equal28~0_combout ;
wire \core3|Equal29~0_combout ;
wire \core3|Equal4~2_combout ;
wire \core3|Equal27~0_combout ;
wire \core3|Selector71~3_combout ;
wire \core3|Selector71~5_combout ;
wire \core3|Selector71~1_combout ;
wire \core3|Selector71~2_combout ;
wire \core3|Selector71~4_combout ;
wire \core3|Selector71~6_combout ;
wire \core3|WideOr29~0_combout ;
wire \core3|WideOr29~1_combout ;
wire \core3|Selector90~0_combout ;
wire \core3|Selector55~0_combout ;
wire \core3|Selector55~2_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ;
wire \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_tdo_mux_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~33_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal6~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal6~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~34_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout ;
wire \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \core1|Selector58~0_combout ;
wire \core1|Selector58~1_combout ;
wire \core1|Selector74~4_combout ;
wire \core1|Selector74~5_combout ;
wire \core1|Equal33~1_combout ;
wire \core1|Selector74~6_combout ;
wire \core1|Selector74~7_combout ;
wire \core1|Selector74~0_combout ;
wire \core1|Selector74~1_combout ;
wire \core1|Selector74~2_combout ;
wire \core1|Selector74~3_combout ;
wire \core1|Selector74~8_combout ;
wire \core1|Selector73~29_combout ;
wire \core1|Selector73~28_combout ;
wire \core1|Selector73~24_combout ;
wire \core1|Selector71~0_combout ;
wire \core1|LessThan0~1_combout ;
wire \core1|LessThan0~0_combout ;
wire \core1|LessThan0~2_combout ;
wire \core1|Equal5~2_combout ;
wire \core1|Selector73~25_combout ;
wire \core1|Selector73~26_combout ;
wire \core1|Selector64~2_combout ;
wire \core1|Selector73~27_combout ;
wire \core1|Equal4~4_combout ;
wire \core1|Selector64~4_combout ;
wire \core1|Selector64~3_combout ;
wire \core1|filled_flag~regout ;
wire \core1|Selector72~11_combout ;
wire \core1|Selector72~13_combout ;
wire \core1|Selector72~3_combout ;
wire \core1|Selector72~17_combout ;
wire \core1|Selector72~14_combout ;
wire \core1|Selector72~15_combout ;
wire \core1|Selector72~16_combout ;
wire \core1|WideOr21~0_combout ;
wire \core1|Equal33~0_combout ;
wire \core1|Selector72~9_combout ;
wire \core1|LessThan5~1_combout ;
wire \core1|LessThan5~2_combout ;
wire \core1|Selector72~10_combout ;
wire \core1|Selector70~1_combout ;
wire \core1|Equal35~0_combout ;
wire \core1|Selector67~1_combout ;
wire \core1|Selector67~2_combout ;
wire \core4|Selector67~0_combout ;
wire \core4|Selector67~1_combout ;
wire \core4|Selector67~2_combout ;
wire \core2|Selector67~2_combout ;
wire \core3|Selector67~0_combout ;
wire \core3|Selector67~1_combout ;
wire \core3|Selector67~2_combout ;
wire \control|LEDR[0]~0_combout ;
wire \control|always0~0_combout ;
wire \control|LEDR[15]~2_combout ;
wire \control|LEDR[17]~1_combout ;
wire \control|LEDR[17]~3_combout ;
wire \control|secret_key[8]~0_combout ;
wire \core3|Selector64~3_combout ;
wire \core3|filled_flag~regout ;
wire \control|LEDG[0]~1_combout ;
wire \control|LEDR[0]~0clkctrl_outclk ;
wire \core2|Selector65~2_combout ;
wire \core2|Selector65~3_combout ;
wire \core2|swapped_flag~regout ;
wire \core1|Selector65~2_combout ;
wire \core1|Selector65~3_combout ;
wire \core1|swapped_flag~regout ;
wire \control|LEDG[1]~3_combout ;
wire \core2|Selector66~2_combout ;
wire \core2|swapped_flag2~regout ;
wire \control|LEDG[2]~4_combout ;
wire \core3|Selector66~3_combout ;
wire \core3|Selector66~2_combout ;
wire \core3|swapped_flag2~regout ;
wire \control|LEDG[2]~5_combout ;
wire \control|secret_key[0]~1_combout ;
wire \control|secret_key[0]~2_combout ;
wire \core1|secret_key[1]~24_combout ;
wire \control|secret_key[1]~4_combout ;
wire \SevenSegmentDisplayDecoder_inst0|WideOr6~0_combout ;
wire \SevenSegmentDisplayDecoder_inst0|WideOr5~0_combout ;
wire \SevenSegmentDisplayDecoder_inst0|WideOr4~0_combout ;
wire \SevenSegmentDisplayDecoder_inst0|WideOr3~0_combout ;
wire \SevenSegmentDisplayDecoder_inst0|WideOr2~0_combout ;
wire \SevenSegmentDisplayDecoder_inst0|WideOr1~0_combout ;
wire \SevenSegmentDisplayDecoder_inst0|WideOr0~0_combout ;
wire \control|secret_key[5]~11_combout ;
wire \control|secret_key[5]~12_combout ;
wire \core4|Add4~6_combout ;
wire \core3|Add4~6_combout ;
wire \control|secret_key[4]~9_combout ;
wire \control|secret_key[4]~10_combout ;
wire \core4|Add4~10_combout ;
wire \core3|Add4~10_combout ;
wire \control|secret_key[6]~13_combout ;
wire \core1|secret_key[6]~34_combout ;
wire \control|secret_key[6]~14_combout ;
wire \control|secret_key[7]~15_combout ;
wire \control|secret_key[7]~16_combout ;
wire \SevenSegmentDisplayDecoder_inst1|WideOr6~0_combout ;
wire \SevenSegmentDisplayDecoder_inst1|WideOr5~0_combout ;
wire \SevenSegmentDisplayDecoder_inst1|WideOr4~0_combout ;
wire \SevenSegmentDisplayDecoder_inst1|WideOr3~0_combout ;
wire \SevenSegmentDisplayDecoder_inst1|WideOr2~0_combout ;
wire \SevenSegmentDisplayDecoder_inst1|WideOr1~0_combout ;
wire \SevenSegmentDisplayDecoder_inst1|WideOr0~0_combout ;
wire \core3|Add4~14_combout ;
wire \control|secret_key[8]~17_combout ;
wire \core1|secret_key[8]~38_combout ;
wire \control|secret_key[8]~18_combout ;
wire \control|secret_key[9]~20_combout ;
wire \control|secret_key[11]~24_combout ;
wire \SevenSegmentDisplayDecoder_inst2|WideOr6~0_combout ;
wire \SevenSegmentDisplayDecoder_inst2|WideOr5~0_combout ;
wire \SevenSegmentDisplayDecoder_inst2|WideOr4~0_combout ;
wire \SevenSegmentDisplayDecoder_inst2|WideOr3~0_combout ;
wire \SevenSegmentDisplayDecoder_inst2|WideOr2~0_combout ;
wire \SevenSegmentDisplayDecoder_inst2|WideOr1~0_combout ;
wire \SevenSegmentDisplayDecoder_inst2|WideOr0~0_combout ;
wire \core2|secret_key[0]~2_combout ;
wire \core2|Add4~29 ;
wire \core2|Add4~30_combout ;
wire \core2|Add4~31 ;
wire \core2|Add4~33 ;
wire \core2|Add4~35 ;
wire \core2|Add4~36_combout ;
wire \core2|Add4~37 ;
wire \core2|Add4~38_combout ;
wire \core2|secret_key[20]~3_combout ;
wire \core2|Add4~39 ;
wire \core2|Add4~40_combout ;
wire \core2|Add4~41 ;
wire \core2|Add4~42_combout ;
wire \core2|Add4~43 ;
wire \core2|Add4~44_combout ;
wire \core2|secret_key[0]~0_combout ;
wire \core2|secret_key[0]~1_combout ;
wire \core2|Add4~1 ;
wire \core2|Add4~3 ;
wire \core2|Add4~4_combout ;
wire \core2|Add4~5 ;
wire \core2|Add4~7 ;
wire \core2|Add4~8_combout ;
wire \core2|Add4~9 ;
wire \core2|Add4~11 ;
wire \core2|Add4~12_combout ;
wire \core2|Add4~13 ;
wire \core2|Add4~15 ;
wire \core2|Add4~16_combout ;
wire \core2|Add4~17 ;
wire \core2|Add4~18_combout ;
wire \core2|Add4~19 ;
wire \core2|Add4~20_combout ;
wire \core2|Add4~21 ;
wire \core2|Add4~22_combout ;
wire \core2|Add4~23 ;
wire \core2|Add4~24_combout ;
wire \core2|Add4~25 ;
wire \core2|Add4~26_combout ;
wire \core2|Add4~27 ;
wire \core2|Add4~28_combout ;
wire \control|secret_key[15]~31_combout ;
wire \control|secret_key[15]~32_combout ;
wire \control|secret_key[14]~30_combout ;
wire \control|secret_key[13]~27_combout ;
wire \control|secret_key[13]~28_combout ;
wire \SevenSegmentDisplayDecoder_inst3|WideOr6~0_combout ;
wire \SevenSegmentDisplayDecoder_inst3|WideOr5~0_combout ;
wire \SevenSegmentDisplayDecoder_inst3|WideOr4~0_combout ;
wire \SevenSegmentDisplayDecoder_inst3|WideOr3~0_combout ;
wire \SevenSegmentDisplayDecoder_inst3|WideOr2~0_combout ;
wire \SevenSegmentDisplayDecoder_inst3|WideOr1~0_combout ;
wire \SevenSegmentDisplayDecoder_inst3|WideOr0~0_combout ;
wire \core2|Add4~34_combout ;
wire \control|secret_key[18]~37_combout ;
wire \control|secret_key[18]~38_combout ;
wire \core2|Add4~32_combout ;
wire \core4|Add4~32_combout ;
wire \control|secret_key[17]~35_combout ;
wire \control|secret_key[17]~36_combout ;
wire \control|secret_key[19]~40_combout ;
wire \control|secret_key[16]~33_combout ;
wire \control|secret_key[16]~34_combout ;
wire \SevenSegmentDisplayDecoder_inst4|WideOr6~0_combout ;
wire \SevenSegmentDisplayDecoder_inst4|WideOr5~0_combout ;
wire \SevenSegmentDisplayDecoder_inst4|WideOr4~0_combout ;
wire \SevenSegmentDisplayDecoder_inst4|WideOr3~0_combout ;
wire \SevenSegmentDisplayDecoder_inst4|WideOr2~0_combout ;
wire \SevenSegmentDisplayDecoder_inst4|WideOr1~0_combout ;
wire \SevenSegmentDisplayDecoder_inst4|WideOr0~0_combout ;
wire \core1|secret_key[22]~66_combout ;
wire \control|secret_key[22]~46_combout ;
wire \SevenSegmentDisplayDecoder_inst5|WideOr6~0_combout ;
wire \SevenSegmentDisplayDecoder_inst5|WideOr5~0_combout ;
wire \SevenSegmentDisplayDecoder_inst5|WideOr4~0_combout ;
wire \SevenSegmentDisplayDecoder_inst5|WideOr3~0_combout ;
wire \SevenSegmentDisplayDecoder_inst5|WideOr2~0_combout ;
wire \SevenSegmentDisplayDecoder_inst5|WideOr1~0_combout ;
wire \SevenSegmentDisplayDecoder_inst5|WideOr0~0_combout ;
wire \altera_reserved_tms~combout ;
wire \altera_internal_jtag~TDO ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg ;
wire [9:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg ;
wire [10:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt ;
wire [15:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state ;
wire [6:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR ;
wire [3:0] \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [4:0] \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [3:0] \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [4:0] \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [7:0] \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b ;
wire [7:0] \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a ;
wire [3:0] \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [3:0] \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [7:0] \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [7:0] \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [4:0] \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [7:0] \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b ;
wire [7:0] \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a ;
wire [3:0] \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [3:0] \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [7:0] \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [4:0] \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [4:0] \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [7:0] \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b ;
wire [7:0] \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a ;
wire [3:0] \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [3:0] \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [7:0] \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [4:0] \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [4:0] \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [7:0] \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b ;
wire [7:0] \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a ;
wire [3:0] \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [3:0] \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [7:0] \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [7:0] \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [4:0] \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [7:0] \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b ;
wire [7:0] \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a ;
wire [3:0] \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [3:0] \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [7:0] \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [4:0] \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [4:0] \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [7:0] \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b ;
wire [7:0] \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a ;
wire [3:0] \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [3:0] \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [7:0] \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [4:0] \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [4:0] \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [7:0] \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b ;
wire [7:0] \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a ;
wire [3:0] \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [3:0] \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [7:0] \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [7:0] \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [4:0] \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [7:0] \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b ;
wire [7:0] \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a ;
wire [3:0] \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [3:0] \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [7:0] \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [4:0] \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [4:0] \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [7:0] \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b ;
wire [7:0] \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a ;
wire [3:0] \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [3:0] \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [7:0] \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [4:0] \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [4:0] \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [31:0] \core1|state ;
wire [23:0] \core1|secret_key ;
wire [7:0] \core1|q_j ;
wire [7:0] \core1|q_i ;
wire [7:0] \core1|k ;
wire [7:0] \core1|j ;
wire [7:0] \core1|i ;
wire [7:0] \core1|data_d ;
wire [7:0] \core1|data ;
wire [7:0] \core1|address_d ;
wire [7:0] \core1|address ;
wire [7:0] \core1|LEDG ;
wire [7:0] \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b ;
wire [7:0] \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a ;
wire [3:0] \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [7:0] \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [7:0] \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [4:0] \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [3:0] \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [7:0] \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b ;
wire [7:0] \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a ;
wire [3:0] \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [7:0] \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [4:0] \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [7:0] \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b ;
wire [7:0] \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a ;
wire [3:0] \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [7:0] \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [4:0] \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [31:0] \core2|state ;
wire [23:0] \core2|secret_key ;
wire [7:0] \core2|q_j ;
wire [7:0] \core2|q_i ;
wire [7:0] \core2|k ;
wire [7:0] \core2|j ;
wire [7:0] \core2|i ;
wire [7:0] \core2|data_d ;
wire [7:0] \core2|data ;
wire [7:0] \core2|address_d ;
wire [7:0] \core2|address ;
wire [7:0] \core2|LEDG ;
wire [31:0] \core3|state ;
wire [23:0] \core3|secret_key ;
wire [7:0] \core3|q_j ;
wire [7:0] \core3|q_i ;
wire [7:0] \core3|k ;
wire [7:0] \core3|j ;
wire [7:0] \core3|i ;
wire [7:0] \core3|data_d ;
wire [7:0] \core3|data ;
wire [7:0] \core3|address_d ;
wire [7:0] \core3|address ;
wire [7:0] \core3|LEDG ;
wire [31:0] \core4|state ;
wire [23:0] \core4|secret_key ;
wire [7:0] \core4|q_j ;
wire [7:0] \core4|q_i ;
wire [7:0] \core4|k ;
wire [7:0] \core4|j ;
wire [7:0] \core4|i ;
wire [7:0] \core4|data_d ;
wire [7:0] \core4|data ;
wire [7:0] \core4|address_d ;
wire [7:0] \core4|address ;
wire [7:0] \core4|LEDG ;
wire [23:0] \control|secret_key ;
wire [17:0] \control|LEDR ;
wire [7:0] \control|LEDG ;

wire [7:0] \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus ;
wire [7:0] \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus ;
wire [7:0] \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus ;
wire [7:0] \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus ;
wire [7:0] \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus ;
wire [7:0] \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus ;
wire [7:0] \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus ;
wire [7:0] \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus ;
wire [7:0] \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus ;
wire [7:0] \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus ;
wire [7:0] \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus ;
wire [7:0] \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus ;
wire [7:0] \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus ;
wire [7:0] \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus ;
wire [7:0] \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus ;
wire [7:0] \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus ;
wire [7:0] \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus ;
wire [7:0] \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus ;
wire [7:0] \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus ;
wire [7:0] \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus ;
wire [7:0] \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus ;
wire [7:0] \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus ;
wire [7:0] \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus ;
wire [7:0] \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus ;

assign \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0] = \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [0];
assign \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1] = \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [1];
assign \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2] = \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [2];
assign \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3] = \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [3];
assign \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4] = \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [4];
assign \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5] = \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [5];
assign \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6] = \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [6];
assign \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7] = \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [7];

assign \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [0] = \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [0];
assign \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [1] = \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [1];
assign \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [2] = \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [2];
assign \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [3] = \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [3];
assign \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [4] = \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [4];
assign \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [5] = \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [5];
assign \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [6] = \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [6];
assign \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [7] = \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [7];

assign \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0] = \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [0];
assign \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1] = \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [1];
assign \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2] = \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [2];
assign \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3] = \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [3];
assign \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4] = \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [4];
assign \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5] = \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [5];
assign \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6] = \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [6];
assign \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7] = \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [7];

assign \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [0] = \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [0];
assign \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [1] = \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [1];
assign \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [2] = \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [2];
assign \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [3] = \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [3];
assign \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [4] = \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [4];
assign \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [5] = \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [5];
assign \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [6] = \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [6];
assign \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [7] = \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [7];

assign \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0] = \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [0];
assign \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1] = \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [1];
assign \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2] = \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [2];
assign \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3] = \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [3];
assign \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4] = \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [4];
assign \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5] = \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [5];
assign \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6] = \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [6];
assign \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7] = \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [7];

assign \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [0] = \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [0];
assign \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [1] = \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [1];
assign \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [2] = \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [2];
assign \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [3] = \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [3];
assign \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [4] = \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [4];
assign \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [5] = \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [5];
assign \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [6] = \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [6];
assign \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [7] = \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [7];

assign \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0] = \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [0];
assign \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1] = \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [1];
assign \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2] = \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [2];
assign \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3] = \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [3];
assign \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4] = \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [4];
assign \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5] = \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [5];
assign \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6] = \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [6];
assign \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7] = \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [7];

assign \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [0] = \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [0];
assign \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [1] = \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [1];
assign \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [2] = \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [2];
assign \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [3] = \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [3];
assign \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [4] = \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [4];
assign \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [5] = \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [5];
assign \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [6] = \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [6];
assign \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [7] = \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [7];

assign \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0] = \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [0];
assign \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1] = \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [1];
assign \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2] = \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [2];
assign \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3] = \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [3];
assign \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4] = \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [4];
assign \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5] = \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [5];
assign \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6] = \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [6];
assign \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7] = \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [7];

assign \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [0] = \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [0];
assign \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [1] = \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [1];
assign \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [2] = \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [2];
assign \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [3] = \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [3];
assign \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [4] = \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [4];
assign \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [5] = \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [5];
assign \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [6] = \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [6];
assign \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [7] = \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [7];

assign \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0] = \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [0];
assign \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1] = \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [1];
assign \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2] = \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [2];
assign \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3] = \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [3];
assign \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4] = \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [4];
assign \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5] = \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [5];
assign \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6] = \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [6];
assign \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7] = \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [7];

assign \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [0] = \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [0];
assign \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [1] = \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [1];
assign \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [2] = \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [2];
assign \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [3] = \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [3];
assign \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [4] = \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [4];
assign \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [5] = \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [5];
assign \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [6] = \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [6];
assign \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [7] = \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [7];

assign \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0] = \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [0];
assign \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1] = \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [1];
assign \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2] = \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [2];
assign \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3] = \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [3];
assign \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4] = \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [4];
assign \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5] = \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [5];
assign \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6] = \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [6];
assign \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7] = \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [7];

assign \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [0] = \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [0];
assign \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [1] = \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [1];
assign \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [2] = \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [2];
assign \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [3] = \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [3];
assign \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [4] = \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [4];
assign \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [5] = \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [5];
assign \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [6] = \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [6];
assign \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [7] = \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [7];

assign \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0] = \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [0];
assign \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1] = \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [1];
assign \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2] = \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [2];
assign \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3] = \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [3];
assign \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4] = \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [4];
assign \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5] = \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [5];
assign \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6] = \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [6];
assign \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7] = \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [7];

assign \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [0] = \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [0];
assign \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [1] = \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [1];
assign \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [2] = \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [2];
assign \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [3] = \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [3];
assign \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [4] = \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [4];
assign \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [5] = \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [5];
assign \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [6] = \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [6];
assign \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [7] = \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [7];

assign \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0] = \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [0];
assign \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1] = \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [1];
assign \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2] = \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [2];
assign \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3] = \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [3];
assign \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4] = \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [4];
assign \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5] = \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [5];
assign \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6] = \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [6];
assign \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7] = \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [7];

assign \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [0] = \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [0];
assign \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [1] = \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [1];
assign \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [2] = \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [2];
assign \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [3] = \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [3];
assign \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [4] = \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [4];
assign \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [5] = \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [5];
assign \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [6] = \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [6];
assign \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [7] = \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [7];

assign \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0] = \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [0];
assign \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1] = \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [1];
assign \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2] = \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [2];
assign \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3] = \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [3];
assign \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4] = \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [4];
assign \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5] = \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [5];
assign \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6] = \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [6];
assign \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7] = \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [7];

assign \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [0] = \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [0];
assign \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [1] = \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [1];
assign \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [2] = \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [2];
assign \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [3] = \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [3];
assign \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [4] = \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [4];
assign \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [5] = \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [5];
assign \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [6] = \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [6];
assign \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [7] = \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [7];

assign \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0] = \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [0];
assign \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1] = \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [1];
assign \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2] = \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [2];
assign \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3] = \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [3];
assign \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4] = \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [4];
assign \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5] = \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [5];
assign \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6] = \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [6];
assign \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7] = \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [7];

assign \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [0] = \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [0];
assign \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [1] = \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [1];
assign \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [2] = \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [2];
assign \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [3] = \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [3];
assign \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [4] = \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [4];
assign \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [5] = \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [5];
assign \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [6] = \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [6];
assign \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [7] = \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [7];

assign \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0] = \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [0];
assign \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1] = \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [1];
assign \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2] = \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [2];
assign \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3] = \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [3];
assign \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4] = \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [4];
assign \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5] = \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [5];
assign \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6] = \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [6];
assign \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7] = \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus [7];

assign \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [0] = \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [0];
assign \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [1] = \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [1];
assign \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [2] = \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [2];
assign \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [3] = \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [3];
assign \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [4] = \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [4];
assign \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [5] = \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [5];
assign \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [6] = \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [6];
assign \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [7] = \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus [7];

// Location: LCFF_X36_Y13_N17
cycloneii_lcell_ff \core1|secret_key[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|secret_key[20]~62_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|secret_key[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|secret_key [20]));

// Location: LCFF_X36_Y14_N13
cycloneii_lcell_ff \core1|secret_key[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|secret_key[2]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|secret_key[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|secret_key [2]));

// Location: LCFF_X16_Y20_N11
cycloneii_lcell_ff \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]));

// Location: LCFF_X16_Y20_N17
cycloneii_lcell_ff \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]));

// Location: LCFF_X16_Y20_N13
cycloneii_lcell_ff \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]));

// Location: LCFF_X16_Y20_N9
cycloneii_lcell_ff \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]));

// Location: LCFF_X16_Y20_N15
cycloneii_lcell_ff \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]));

// Location: M4K_X26_Y20
cycloneii_ram_block \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 (
	.portawe(\core1|wren~regout ),
	.portaaddrstall(gnd),
	.portbrewe(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|data [7],\core1|data [6],\core1|data [5],\core1|data [4],\core1|data [3],\core1|data [2],\core1|data [1],\core1|data [0]}),
	.portaaddr({\core1|address [7],\core1|address [6],\core1|address [5],\core1|address [4],\core1|address [3],\core1|address [2],\core1|address [1],\~GND~combout ,\core1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],
\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4],\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],
\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\~GND~combout ,\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus ),
	.portbdataout(\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .data_interleave_offset_in_bits = 1;
defparam \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .data_interleave_width_in_bits = 1;
defparam \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .logical_ram_name = "fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|altsyncram_n632:altsyncram3|ALTSYNCRAM";
defparam \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .mixed_port_feed_through_mode = "dont_care";
defparam \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .operation_mode = "bidir_dual_port";
defparam \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_address_clear = "none";
defparam \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_address_width = 9;
defparam \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_byte_enable_clear = "none";
defparam \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_byte_enable_clock = "none";
defparam \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_in_clear = "none";
defparam \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_out_clear = "none";
defparam \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_out_clock = "none";
defparam \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_width = 8;
defparam \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_first_address = 0;
defparam \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_first_bit_number = 0;
defparam \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_last_address = 511;
defparam \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_logical_ram_depth = 512;
defparam \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_logical_ram_width = 8;
defparam \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_write_enable_clear = "none";
defparam \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_address_clear = "none";
defparam \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_address_clock = "clock1";
defparam \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_address_width = 9;
defparam \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_byte_enable_clear = "none";
defparam \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_in_clear = "none";
defparam \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_in_clock = "clock1";
defparam \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_out_clear = "none";
defparam \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_out_clock = "none";
defparam \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_width = 8;
defparam \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_first_address = 0;
defparam \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_first_bit_number = 0;
defparam \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_last_address = 511;
defparam \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_logical_ram_depth = 512;
defparam \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_logical_ram_width = 8;
defparam \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_read_enable_write_enable_clear = "none";
defparam \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .ram_block_type = "M4K";
defparam \core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y17
cycloneii_ram_block \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\core1|address_d [4],\core1|address_d [3],\core1|address_d [2],\core1|address_d [1],\core1|address_d [0],\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],
\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4],\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],
\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus ),
	.portbdataout(\core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .data_interleave_offset_in_bits = 1;
defparam \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .data_interleave_width_in_bits = 1;
defparam \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .init_file = "secret_messages/msg_1_for_task2b/message.mif";
defparam \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .init_file_layout = "port_a";
defparam \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .logical_ram_name = "fsm_1:core1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|altsyncram_lnc2:altsyncram3|ALTSYNCRAM";
defparam \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .mixed_port_feed_through_mode = "dont_care";
defparam \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .operation_mode = "bidir_dual_port";
defparam \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_address_clear = "none";
defparam \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_address_width = 6;
defparam \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_byte_enable_clear = "none";
defparam \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_byte_enable_clock = "none";
defparam \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_in_clear = "none";
defparam \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_out_clear = "none";
defparam \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_out_clock = "none";
defparam \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_width = 8;
defparam \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_first_address = 0;
defparam \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_first_bit_number = 0;
defparam \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_last_address = 63;
defparam \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_logical_ram_depth = 64;
defparam \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_logical_ram_width = 8;
defparam \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_write_enable_clear = "none";
defparam \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_address_clear = "none";
defparam \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_address_clock = "clock1";
defparam \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_address_width = 6;
defparam \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_byte_enable_clear = "none";
defparam \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_in_clear = "none";
defparam \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_in_clock = "clock1";
defparam \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_out_clear = "none";
defparam \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_out_clock = "none";
defparam \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_width = 8;
defparam \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_first_address = 0;
defparam \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_first_bit_number = 0;
defparam \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_last_address = 63;
defparam \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_logical_ram_depth = 64;
defparam \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_logical_ram_width = 8;
defparam \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_read_enable_write_enable_clear = "none";
defparam \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .ram_block_type = "M4K";
defparam \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .safe_write = "err_on_2clk";
defparam \core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .mem_init0 = 512'h00BE0074009200A500C30070004500DA00620002005E0076001E0068000D009000C200320029003100B6004B00AD000D004B00660027008D00D00035000C00C1;
// synopsys translate_on

// Location: M4K_X26_Y16
cycloneii_ram_block \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 (
	.portawe(\core1|wren_d~regout ),
	.portaaddrstall(gnd),
	.portbrewe(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core1|data_d [7],\core1|data_d [6],\core1|data_d [5],\core1|data_d [4],\core1|data_d [3],\core1|data_d [2],\core1|data_d [1],\core1|data_d [0]}),
	.portaaddr({\core1|address_d [4],\core1|address_d [3],\core1|address_d [2],\core1|address_d [1],\core1|address_d [0],\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],
\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4],\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],
\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus ),
	.portbdataout(\core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .data_interleave_offset_in_bits = 1;
defparam \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .data_interleave_width_in_bits = 1;
defparam \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .logical_ram_name = "fsm_1:core1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|altsyncram_l332:altsyncram3|ALTSYNCRAM";
defparam \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .mixed_port_feed_through_mode = "dont_care";
defparam \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .operation_mode = "bidir_dual_port";
defparam \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_address_clear = "none";
defparam \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_address_width = 6;
defparam \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_byte_enable_clear = "none";
defparam \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_byte_enable_clock = "none";
defparam \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_in_clear = "none";
defparam \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_out_clear = "none";
defparam \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_out_clock = "none";
defparam \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_width = 8;
defparam \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_first_address = 0;
defparam \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_first_bit_number = 0;
defparam \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_last_address = 63;
defparam \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_logical_ram_depth = 64;
defparam \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_logical_ram_width = 8;
defparam \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_write_enable_clear = "none";
defparam \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_address_clear = "none";
defparam \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_address_clock = "clock1";
defparam \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_address_width = 6;
defparam \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_byte_enable_clear = "none";
defparam \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_in_clear = "none";
defparam \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_in_clock = "clock1";
defparam \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_out_clear = "none";
defparam \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_out_clock = "none";
defparam \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_width = 8;
defparam \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_first_address = 0;
defparam \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_first_bit_number = 0;
defparam \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_last_address = 63;
defparam \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_logical_ram_depth = 64;
defparam \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_logical_ram_width = 8;
defparam \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_read_enable_write_enable_clear = "none";
defparam \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .ram_block_type = "M4K";
defparam \core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X17_Y14_N17
cycloneii_lcell_ff \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]));

// Location: LCFF_X17_Y14_N23
cycloneii_lcell_ff \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]));

// Location: LCFF_X17_Y14_N19
cycloneii_lcell_ff \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]));

// Location: LCFF_X17_Y14_N15
cycloneii_lcell_ff \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]));

// Location: LCFF_X17_Y14_N21
cycloneii_lcell_ff \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]));

// Location: M4K_X26_Y14
cycloneii_ram_block \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 (
	.portawe(\core2|wren~regout ),
	.portaaddrstall(gnd),
	.portbrewe(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core2|data [7],\core2|data [6],\core2|data [5],\core2|data [4],\core2|data [3],\core2|data [2],\core2|data [1],\core2|data [0]}),
	.portaaddr({\core2|address [7],\core2|address [6],\core2|address [5],\core2|address [4],\core2|address [3],\core2|address [2],\core2|address [1],\~GND~combout ,\core2|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],
\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4],\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],
\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\~GND~combout ,\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus ),
	.portbdataout(\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .data_interleave_offset_in_bits = 1;
defparam \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .data_interleave_width_in_bits = 1;
defparam \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .logical_ram_name = "fsm_2:core2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|altsyncram_n632:altsyncram3|ALTSYNCRAM";
defparam \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .mixed_port_feed_through_mode = "dont_care";
defparam \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .operation_mode = "bidir_dual_port";
defparam \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_address_clear = "none";
defparam \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_address_width = 9;
defparam \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_byte_enable_clear = "none";
defparam \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_byte_enable_clock = "none";
defparam \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_in_clear = "none";
defparam \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_out_clear = "none";
defparam \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_out_clock = "none";
defparam \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_width = 8;
defparam \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_first_address = 0;
defparam \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_first_bit_number = 0;
defparam \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_last_address = 511;
defparam \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_logical_ram_depth = 512;
defparam \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_logical_ram_width = 8;
defparam \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_write_enable_clear = "none";
defparam \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_address_clear = "none";
defparam \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_address_clock = "clock1";
defparam \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_address_width = 9;
defparam \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_byte_enable_clear = "none";
defparam \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_in_clear = "none";
defparam \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_in_clock = "clock1";
defparam \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_out_clear = "none";
defparam \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_out_clock = "none";
defparam \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_width = 8;
defparam \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_first_address = 0;
defparam \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_first_bit_number = 0;
defparam \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_last_address = 511;
defparam \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_logical_ram_depth = 512;
defparam \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_logical_ram_width = 8;
defparam \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_read_enable_write_enable_clear = "none";
defparam \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .ram_block_type = "M4K";
defparam \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X18_Y15_N15
cycloneii_lcell_ff \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]));

// Location: LCFF_X18_Y15_N9
cycloneii_lcell_ff \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]));

// Location: LCFF_X18_Y15_N11
cycloneii_lcell_ff \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]));

// Location: LCFF_X18_Y15_N13
cycloneii_lcell_ff \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]));

// Location: LCFF_X18_Y15_N7
cycloneii_lcell_ff \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]));

// Location: M4K_X26_Y12
cycloneii_ram_block \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\core2|address_d [4],\core2|address_d [3],\core2|address_d [2],\core2|address_d [1],\core2|address_d [0],\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],
\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4],\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],
\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus ),
	.portbdataout(\core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .data_interleave_offset_in_bits = 1;
defparam \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .data_interleave_width_in_bits = 1;
defparam \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .init_file = "secret_messages/msg_1_for_task2b/message.mif";
defparam \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .init_file_layout = "port_a";
defparam \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .logical_ram_name = "fsm_2:core2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|altsyncram_lnc2:altsyncram3|ALTSYNCRAM";
defparam \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .mixed_port_feed_through_mode = "dont_care";
defparam \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .operation_mode = "bidir_dual_port";
defparam \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_address_clear = "none";
defparam \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_address_width = 6;
defparam \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_byte_enable_clear = "none";
defparam \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_byte_enable_clock = "none";
defparam \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_in_clear = "none";
defparam \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_out_clear = "none";
defparam \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_out_clock = "none";
defparam \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_width = 8;
defparam \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_first_address = 0;
defparam \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_first_bit_number = 0;
defparam \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_last_address = 63;
defparam \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_logical_ram_depth = 64;
defparam \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_logical_ram_width = 8;
defparam \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_write_enable_clear = "none";
defparam \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_address_clear = "none";
defparam \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_address_clock = "clock1";
defparam \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_address_width = 6;
defparam \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_byte_enable_clear = "none";
defparam \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_in_clear = "none";
defparam \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_in_clock = "clock1";
defparam \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_out_clear = "none";
defparam \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_out_clock = "none";
defparam \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_width = 8;
defparam \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_first_address = 0;
defparam \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_first_bit_number = 0;
defparam \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_last_address = 63;
defparam \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_logical_ram_depth = 64;
defparam \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_logical_ram_width = 8;
defparam \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_read_enable_write_enable_clear = "none";
defparam \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .ram_block_type = "M4K";
defparam \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .safe_write = "err_on_2clk";
defparam \core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .mem_init0 = 512'h00BE0074009200A500C30070004500DA00620002005E0076001E0068000D009000C200320029003100B6004B00AD000D004B00660027008D00D00035000C00C1;
// synopsys translate_on

// Location: LCFF_X23_Y13_N11
cycloneii_lcell_ff \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5_combout ),
	.sdata(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]));

// Location: M4K_X26_Y13
cycloneii_ram_block \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 (
	.portawe(\core2|wren_d~regout ),
	.portaaddrstall(gnd),
	.portbrewe(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core2|data_d [7],\core2|data_d [6],\core2|data_d [5],\core2|data_d [4],\core2|data_d [3],\core2|data_d [2],\core2|data_d [1],\core2|data_d [0]}),
	.portaaddr({\core2|address_d [4],\core2|address_d [3],\core2|address_d [2],\core2|address_d [1],\core2|address_d [0],\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],
\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4],\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],
\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus ),
	.portbdataout(\core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .data_interleave_offset_in_bits = 1;
defparam \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .data_interleave_width_in_bits = 1;
defparam \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .logical_ram_name = "fsm_2:core2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|altsyncram_l332:altsyncram3|ALTSYNCRAM";
defparam \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .mixed_port_feed_through_mode = "dont_care";
defparam \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .operation_mode = "bidir_dual_port";
defparam \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_address_clear = "none";
defparam \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_address_width = 6;
defparam \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_byte_enable_clear = "none";
defparam \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_byte_enable_clock = "none";
defparam \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_in_clear = "none";
defparam \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_out_clear = "none";
defparam \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_out_clock = "none";
defparam \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_width = 8;
defparam \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_first_address = 0;
defparam \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_first_bit_number = 0;
defparam \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_last_address = 63;
defparam \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_logical_ram_depth = 64;
defparam \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_logical_ram_width = 8;
defparam \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_write_enable_clear = "none";
defparam \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_address_clear = "none";
defparam \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_address_clock = "clock1";
defparam \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_address_width = 6;
defparam \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_byte_enable_clear = "none";
defparam \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_in_clear = "none";
defparam \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_in_clock = "clock1";
defparam \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_out_clear = "none";
defparam \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_out_clock = "none";
defparam \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_width = 8;
defparam \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_first_address = 0;
defparam \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_first_bit_number = 0;
defparam \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_last_address = 63;
defparam \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_logical_ram_depth = 64;
defparam \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_logical_ram_width = 8;
defparam \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_read_enable_write_enable_clear = "none";
defparam \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .ram_block_type = "M4K";
defparam \core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X19_Y22_N17
cycloneii_lcell_ff \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]));

// Location: LCFF_X19_Y22_N11
cycloneii_lcell_ff \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]));

// Location: LCFF_X19_Y22_N13
cycloneii_lcell_ff \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]));

// Location: LCFF_X19_Y22_N15
cycloneii_lcell_ff \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]));

// Location: LCFF_X19_Y22_N9
cycloneii_lcell_ff \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]));

// Location: M4K_X26_Y22
cycloneii_ram_block \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\core3|address_d [4],\core3|address_d [3],\core3|address_d [2],\core3|address_d [1],\core3|address_d [0],\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],
\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4],\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],
\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus ),
	.portbdataout(\core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .data_interleave_offset_in_bits = 1;
defparam \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .data_interleave_width_in_bits = 1;
defparam \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .init_file = "secret_messages/msg_1_for_task2b/message.mif";
defparam \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .init_file_layout = "port_a";
defparam \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .logical_ram_name = "fsm_3:core3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|altsyncram_lnc2:altsyncram3|ALTSYNCRAM";
defparam \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .mixed_port_feed_through_mode = "dont_care";
defparam \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .operation_mode = "bidir_dual_port";
defparam \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_address_clear = "none";
defparam \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_address_width = 6;
defparam \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_byte_enable_clear = "none";
defparam \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_byte_enable_clock = "none";
defparam \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_in_clear = "none";
defparam \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_out_clear = "none";
defparam \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_out_clock = "none";
defparam \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_width = 8;
defparam \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_first_address = 0;
defparam \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_first_bit_number = 0;
defparam \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_last_address = 63;
defparam \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_logical_ram_depth = 64;
defparam \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_logical_ram_width = 8;
defparam \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_write_enable_clear = "none";
defparam \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_address_clear = "none";
defparam \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_address_clock = "clock1";
defparam \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_address_width = 6;
defparam \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_byte_enable_clear = "none";
defparam \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_in_clear = "none";
defparam \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_in_clock = "clock1";
defparam \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_out_clear = "none";
defparam \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_out_clock = "none";
defparam \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_width = 8;
defparam \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_first_address = 0;
defparam \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_first_bit_number = 0;
defparam \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_last_address = 63;
defparam \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_logical_ram_depth = 64;
defparam \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_logical_ram_width = 8;
defparam \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_read_enable_write_enable_clear = "none";
defparam \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .ram_block_type = "M4K";
defparam \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .safe_write = "err_on_2clk";
defparam \core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .mem_init0 = 512'h00BE0074009200A500C30070004500DA00620002005E0076001E0068000D009000C200320029003100B6004B00AD000D004B00660027008D00D00035000C00C1;
// synopsys translate_on

// Location: LCFF_X16_Y22_N3
cycloneii_lcell_ff \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5_combout ),
	.sdata(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][0]~regout ),
	.sclr(gnd),
	.sload(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]));

// Location: LCFF_X16_Y22_N5
cycloneii_lcell_ff \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8_combout ),
	.sdata(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][0]~regout ),
	.sclr(gnd),
	.sload(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]));

// Location: LCFF_X16_Y22_N7
cycloneii_lcell_ff \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10_combout ),
	.sdata(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][0]~regout ),
	.sclr(gnd),
	.sload(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]));

// Location: LCFF_X16_Y22_N9
cycloneii_lcell_ff \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12_combout ),
	.sdata(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][0]~regout ),
	.sclr(gnd),
	.sload(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]));

// Location: M4K_X13_Y22
cycloneii_ram_block \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 (
	.portawe(\core3|wren_d~regout ),
	.portaaddrstall(gnd),
	.portbrewe(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core3|data_d [7],\core3|data_d [6],\core3|data_d [5],\core3|data_d [4],\core3|data_d [3],\core3|data_d [2],\core3|data_d [1],\core3|data_d [0]}),
	.portaaddr({\core3|address_d [4],\core3|address_d [3],\core3|address_d [2],\core3|address_d [1],\core3|address_d [0],\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],
\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4],\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],
\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus ),
	.portbdataout(\core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .data_interleave_offset_in_bits = 1;
defparam \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .data_interleave_width_in_bits = 1;
defparam \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .logical_ram_name = "fsm_3:core3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|altsyncram_l332:altsyncram3|ALTSYNCRAM";
defparam \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .mixed_port_feed_through_mode = "dont_care";
defparam \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .operation_mode = "bidir_dual_port";
defparam \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_address_clear = "none";
defparam \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_address_width = 6;
defparam \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_byte_enable_clear = "none";
defparam \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_byte_enable_clock = "none";
defparam \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_in_clear = "none";
defparam \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_out_clear = "none";
defparam \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_out_clock = "none";
defparam \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_width = 8;
defparam \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_first_address = 0;
defparam \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_first_bit_number = 0;
defparam \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_last_address = 63;
defparam \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_logical_ram_depth = 64;
defparam \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_logical_ram_width = 8;
defparam \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_write_enable_clear = "none";
defparam \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_address_clear = "none";
defparam \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_address_clock = "clock1";
defparam \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_address_width = 6;
defparam \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_byte_enable_clear = "none";
defparam \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_in_clear = "none";
defparam \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_in_clock = "clock1";
defparam \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_out_clear = "none";
defparam \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_out_clock = "none";
defparam \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_width = 8;
defparam \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_first_address = 0;
defparam \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_first_bit_number = 0;
defparam \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_last_address = 63;
defparam \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_logical_ram_depth = 64;
defparam \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_logical_ram_width = 8;
defparam \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_read_enable_write_enable_clear = "none";
defparam \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .ram_block_type = "M4K";
defparam \core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X23_Y15_N3
cycloneii_lcell_ff \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]));

// Location: LCFF_X23_Y15_N9
cycloneii_lcell_ff \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]));

// Location: LCFF_X23_Y15_N5
cycloneii_lcell_ff \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]));

// Location: LCFF_X23_Y15_N1
cycloneii_lcell_ff \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]));

// Location: LCFF_X23_Y15_N7
cycloneii_lcell_ff \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]));

// Location: M4K_X26_Y15
cycloneii_ram_block \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 (
	.portawe(\core4|wren~regout ),
	.portaaddrstall(gnd),
	.portbrewe(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core4|data [7],\core4|data [6],\core4|data [5],\core4|data [4],\core4|data [3],\core4|data [2],\core4|data [1],\core4|data [0]}),
	.portaaddr({\core4|address [7],\core4|address [6],\core4|address [5],\core4|address [4],\core4|address [3],\core4|address [2],\core4|address [1],\~GND~combout ,\core4|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],
\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4],\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],
\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\~GND~combout ,\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus ),
	.portbdataout(\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .data_interleave_offset_in_bits = 1;
defparam \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .data_interleave_width_in_bits = 1;
defparam \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .logical_ram_name = "fsm_4:core4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|altsyncram_n632:altsyncram3|ALTSYNCRAM";
defparam \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .mixed_port_feed_through_mode = "dont_care";
defparam \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .operation_mode = "bidir_dual_port";
defparam \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_address_clear = "none";
defparam \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_address_width = 9;
defparam \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_byte_enable_clear = "none";
defparam \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_byte_enable_clock = "none";
defparam \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_in_clear = "none";
defparam \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_out_clear = "none";
defparam \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_out_clock = "none";
defparam \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_width = 8;
defparam \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_first_address = 0;
defparam \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_first_bit_number = 0;
defparam \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_last_address = 511;
defparam \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_logical_ram_depth = 512;
defparam \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_logical_ram_width = 8;
defparam \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_write_enable_clear = "none";
defparam \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_address_clear = "none";
defparam \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_address_clock = "clock1";
defparam \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_address_width = 9;
defparam \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_byte_enable_clear = "none";
defparam \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_in_clear = "none";
defparam \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_in_clock = "clock1";
defparam \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_out_clear = "none";
defparam \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_out_clock = "none";
defparam \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_width = 8;
defparam \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_first_address = 0;
defparam \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_first_bit_number = 0;
defparam \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_last_address = 511;
defparam \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_logical_ram_depth = 512;
defparam \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_logical_ram_width = 8;
defparam \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_read_enable_write_enable_clear = "none";
defparam \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .ram_block_type = "M4K";
defparam \core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X17_Y15_N11
cycloneii_lcell_ff \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]));

// Location: LCFF_X17_Y15_N5
cycloneii_lcell_ff \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]));

// Location: LCFF_X17_Y15_N7
cycloneii_lcell_ff \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]));

// Location: LCFF_X17_Y15_N9
cycloneii_lcell_ff \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]));

// Location: LCFF_X17_Y15_N3
cycloneii_lcell_ff \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]));

// Location: M4K_X26_Y18
cycloneii_ram_block \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\core4|address_d [4],\core4|address_d [3],\core4|address_d [2],\core4|address_d [1],\core4|address_d [0],\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],
\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4],\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],
\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus ),
	.portbdataout(\core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .data_interleave_offset_in_bits = 1;
defparam \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .data_interleave_width_in_bits = 1;
defparam \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .init_file = "secret_messages/msg_1_for_task2b/message.mif";
defparam \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .init_file_layout = "port_a";
defparam \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .logical_ram_name = "fsm_4:core4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|altsyncram_lnc2:altsyncram3|ALTSYNCRAM";
defparam \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .mixed_port_feed_through_mode = "dont_care";
defparam \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .operation_mode = "bidir_dual_port";
defparam \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_address_clear = "none";
defparam \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_address_width = 6;
defparam \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_byte_enable_clear = "none";
defparam \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_byte_enable_clock = "none";
defparam \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_in_clear = "none";
defparam \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_out_clear = "none";
defparam \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_out_clock = "none";
defparam \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_width = 8;
defparam \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_first_address = 0;
defparam \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_first_bit_number = 0;
defparam \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_last_address = 63;
defparam \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_logical_ram_depth = 64;
defparam \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_logical_ram_width = 8;
defparam \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_write_enable_clear = "none";
defparam \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_address_clear = "none";
defparam \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_address_clock = "clock1";
defparam \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_address_width = 6;
defparam \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_byte_enable_clear = "none";
defparam \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_in_clear = "none";
defparam \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_in_clock = "clock1";
defparam \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_out_clear = "none";
defparam \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_out_clock = "none";
defparam \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_width = 8;
defparam \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_first_address = 0;
defparam \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_first_bit_number = 0;
defparam \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_last_address = 63;
defparam \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_logical_ram_depth = 64;
defparam \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_logical_ram_width = 8;
defparam \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_read_enable_write_enable_clear = "none";
defparam \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .ram_block_type = "M4K";
defparam \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .safe_write = "err_on_2clk";
defparam \core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .mem_init0 = 512'h00BE0074009200A500C30070004500DA00620002005E0076001E0068000D009000C200320029003100B6004B00AD000D004B00660027008D00D00035000C00C1;
// synopsys translate_on

// Location: M4K_X26_Y19
cycloneii_ram_block \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 (
	.portawe(\core4|wren_d~regout ),
	.portaaddrstall(gnd),
	.portbrewe(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core4|data_d [7],\core4|data_d [6],\core4|data_d [5],\core4|data_d [4],\core4|data_d [3],\core4|data_d [2],\core4|data_d [1],\core4|data_d [0]}),
	.portaaddr({\core4|address_d [4],\core4|address_d [3],\core4|address_d [2],\core4|address_d [1],\core4|address_d [0],\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],
\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4],\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],
\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus ),
	.portbdataout(\core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .data_interleave_offset_in_bits = 1;
defparam \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .data_interleave_width_in_bits = 1;
defparam \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .logical_ram_name = "fsm_4:core4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|altsyncram_l332:altsyncram3|ALTSYNCRAM";
defparam \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .mixed_port_feed_through_mode = "dont_care";
defparam \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .operation_mode = "bidir_dual_port";
defparam \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_address_clear = "none";
defparam \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_address_width = 6;
defparam \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_byte_enable_clear = "none";
defparam \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_byte_enable_clock = "none";
defparam \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_in_clear = "none";
defparam \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_out_clear = "none";
defparam \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_out_clock = "none";
defparam \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_width = 8;
defparam \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_first_address = 0;
defparam \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_first_bit_number = 0;
defparam \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_last_address = 63;
defparam \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_logical_ram_depth = 64;
defparam \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_logical_ram_width = 8;
defparam \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_write_enable_clear = "none";
defparam \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_address_clear = "none";
defparam \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_address_clock = "clock1";
defparam \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_address_width = 6;
defparam \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_byte_enable_clear = "none";
defparam \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_in_clear = "none";
defparam \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_in_clock = "clock1";
defparam \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_out_clear = "none";
defparam \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_out_clock = "none";
defparam \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_width = 8;
defparam \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_first_address = 0;
defparam \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_first_bit_number = 0;
defparam \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_last_address = 63;
defparam \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_logical_ram_depth = 64;
defparam \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_logical_ram_width = 8;
defparam \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_read_enable_write_enable_clear = "none";
defparam \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .ram_block_type = "M4K";
defparam \core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N10
cycloneii_lcell_comb \core4|Add4~0 (
// Equation(s):
// \core4|Add4~0_combout  = (\core4|secret_key [1] & (\core4|secret_key [0] $ (VCC))) # (!\core4|secret_key [1] & (\core4|secret_key [0] & VCC))
// \core4|Add4~1  = CARRY((\core4|secret_key [1] & \core4|secret_key [0]))

	.dataa(\core4|secret_key [1]),
	.datab(\core4|secret_key [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|Add4~0_combout ),
	.cout(\core4|Add4~1 ));
// synopsys translate_off
defparam \core4|Add4~0 .lut_mask = 16'h6688;
defparam \core4|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N12
cycloneii_lcell_comb \core4|Add4~2 (
// Equation(s):
// \core4|Add4~2_combout  = (\core4|secret_key [2] & (!\core4|Add4~1 )) # (!\core4|secret_key [2] & ((\core4|Add4~1 ) # (GND)))
// \core4|Add4~3  = CARRY((!\core4|Add4~1 ) # (!\core4|secret_key [2]))

	.dataa(\core4|secret_key [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add4~1 ),
	.combout(\core4|Add4~2_combout ),
	.cout(\core4|Add4~3 ));
// synopsys translate_off
defparam \core4|Add4~2 .lut_mask = 16'h5A5F;
defparam \core4|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N12
cycloneii_lcell_comb \core4|Add4~34 (
// Equation(s):
// \core4|Add4~34_combout  = (\core4|secret_key [18] & (!\core4|Add4~33 )) # (!\core4|secret_key [18] & ((\core4|Add4~33 ) # (GND)))
// \core4|Add4~35  = CARRY((!\core4|Add4~33 ) # (!\core4|secret_key [18]))

	.dataa(\core4|secret_key [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add4~33 ),
	.combout(\core4|Add4~34_combout ),
	.cout(\core4|Add4~35 ));
// synopsys translate_off
defparam \core4|Add4~34 .lut_mask = 16'h5A5F;
defparam \core4|Add4~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N16
cycloneii_lcell_comb \core4|Add4~38 (
// Equation(s):
// \core4|Add4~38_combout  = (\core4|secret_key [20] & ((\core4|Add4~37 ) # (GND))) # (!\core4|secret_key [20] & (!\core4|Add4~37 ))
// \core4|Add4~39  = CARRY((\core4|secret_key [20]) # (!\core4|Add4~37 ))

	.dataa(\core4|secret_key [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add4~37 ),
	.combout(\core4|Add4~38_combout ),
	.cout(\core4|Add4~39 ));
// synopsys translate_off
defparam \core4|Add4~38 .lut_mask = 16'hA5AF;
defparam \core4|Add4~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cycloneii_lcell_comb \core4|Add5~2 (
// Equation(s):
// \core4|Add5~2_combout  = (\core4|k [1] & (!\core4|Add5~1 )) # (!\core4|k [1] & ((\core4|Add5~1 ) # (GND)))
// \core4|Add5~3  = CARRY((!\core4|Add5~1 ) # (!\core4|k [1]))

	.dataa(vcc),
	.datab(\core4|k [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add5~1 ),
	.combout(\core4|Add5~2_combout ),
	.cout(\core4|Add5~3 ));
// synopsys translate_off
defparam \core4|Add5~2 .lut_mask = 16'h3C3F;
defparam \core4|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N4
cycloneii_lcell_comb \core4|Add5~4 (
// Equation(s):
// \core4|Add5~4_combout  = (\core4|k [2] & (\core4|Add5~3  $ (GND))) # (!\core4|k [2] & (!\core4|Add5~3  & VCC))
// \core4|Add5~5  = CARRY((\core4|k [2] & !\core4|Add5~3 ))

	.dataa(vcc),
	.datab(\core4|k [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add5~3 ),
	.combout(\core4|Add5~4_combout ),
	.cout(\core4|Add5~5 ));
// synopsys translate_off
defparam \core4|Add5~4 .lut_mask = 16'hC30C;
defparam \core4|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N18
cycloneii_lcell_comb \core3|Add4~40 (
// Equation(s):
// \core3|Add4~40_combout  = (\core3|secret_key [21] & (!\core3|Add4~39  & VCC)) # (!\core3|secret_key [21] & (\core3|Add4~39  $ (GND)))
// \core3|Add4~41  = CARRY((!\core3|secret_key [21] & !\core3|Add4~39 ))

	.dataa(\core3|secret_key [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add4~39 ),
	.combout(\core3|Add4~40_combout ),
	.cout(\core3|Add4~41 ));
// synopsys translate_off
defparam \core3|Add4~40 .lut_mask = 16'h5A05;
defparam \core3|Add4~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N12
cycloneii_lcell_comb \core1|secret_key[2]~26 (
// Equation(s):
// \core1|secret_key[2]~26_combout  = (\core1|secret_key [2] & (!\core1|secret_key[1]~25 )) # (!\core1|secret_key [2] & ((\core1|secret_key[1]~25 ) # (GND)))
// \core1|secret_key[2]~27  = CARRY((!\core1|secret_key[1]~25 ) # (!\core1|secret_key [2]))

	.dataa(\core1|secret_key [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|secret_key[1]~25 ),
	.combout(\core1|secret_key[2]~26_combout ),
	.cout(\core1|secret_key[2]~27 ));
// synopsys translate_off
defparam \core1|secret_key[2]~26 .lut_mask = 16'h5A5F;
defparam \core1|secret_key[2]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N16
cycloneii_lcell_comb \core1|secret_key[20]~62 (
// Equation(s):
// \core1|secret_key[20]~62_combout  = (\core1|secret_key [20] & (!\core1|secret_key[19]~61 )) # (!\core1|secret_key [20] & ((\core1|secret_key[19]~61 ) # (GND)))
// \core1|secret_key[20]~63  = CARRY((!\core1|secret_key[19]~61 ) # (!\core1|secret_key [20]))

	.dataa(\core1|secret_key [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|secret_key[19]~61 ),
	.combout(\core1|secret_key[20]~62_combout ),
	.cout(\core1|secret_key[20]~63 ));
// synopsys translate_off
defparam \core1|secret_key[20]~62 .lut_mask = 16'h5A5F;
defparam \core1|secret_key[20]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N16
cycloneii_lcell_comb \core1|Add5~2 (
// Equation(s):
// \core1|Add5~2_combout  = (\core1|k [1] & (!\core1|Add5~1 )) # (!\core1|k [1] & ((\core1|Add5~1 ) # (GND)))
// \core1|Add5~3  = CARRY((!\core1|Add5~1 ) # (!\core1|k [1]))

	.dataa(vcc),
	.datab(\core1|k [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Add5~1 ),
	.combout(\core1|Add5~2_combout ),
	.cout(\core1|Add5~3 ));
// synopsys translate_off
defparam \core1|Add5~2 .lut_mask = 16'h3C3F;
defparam \core1|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N20
cycloneii_lcell_comb \core1|Add5~6 (
// Equation(s):
// \core1|Add5~6_combout  = (\core1|k [3] & (!\core1|Add5~5 )) # (!\core1|k [3] & ((\core1|Add5~5 ) # (GND)))
// \core1|Add5~7  = CARRY((!\core1|Add5~5 ) # (!\core1|k [3]))

	.dataa(vcc),
	.datab(\core1|k [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Add5~5 ),
	.combout(\core1|Add5~6_combout ),
	.cout(\core1|Add5~7 ));
// synopsys translate_off
defparam \core1|Add5~6 .lut_mask = 16'h3C3F;
defparam \core1|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N22
cycloneii_lcell_comb \core1|Add5~8 (
// Equation(s):
// \core1|Add5~8_combout  = (\core1|k [4] & (\core1|Add5~7  $ (GND))) # (!\core1|k [4] & (!\core1|Add5~7  & VCC))
// \core1|Add5~9  = CARRY((\core1|k [4] & !\core1|Add5~7 ))

	.dataa(vcc),
	.datab(\core1|k [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Add5~7 ),
	.combout(\core1|Add5~8_combout ),
	.cout(\core1|Add5~9 ));
// synopsys translate_off
defparam \core1|Add5~8 .lut_mask = 16'hC30C;
defparam \core1|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N24
cycloneii_lcell_comb \core1|Add5~10 (
// Equation(s):
// \core1|Add5~10_combout  = (\core1|k [5] & (!\core1|Add5~9 )) # (!\core1|k [5] & ((\core1|Add5~9 ) # (GND)))
// \core1|Add5~11  = CARRY((!\core1|Add5~9 ) # (!\core1|k [5]))

	.dataa(\core1|k [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Add5~9 ),
	.combout(\core1|Add5~10_combout ),
	.cout(\core1|Add5~11 ));
// synopsys translate_off
defparam \core1|Add5~10 .lut_mask = 16'h5A5F;
defparam \core1|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N26
cycloneii_lcell_comb \core1|Add5~12 (
// Equation(s):
// \core1|Add5~12_combout  = (\core1|k [6] & (\core1|Add5~11  $ (GND))) # (!\core1|k [6] & (!\core1|Add5~11  & VCC))
// \core1|Add5~13  = CARRY((\core1|k [6] & !\core1|Add5~11 ))

	.dataa(\core1|k [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Add5~11 ),
	.combout(\core1|Add5~12_combout ),
	.cout(\core1|Add5~13 ));
// synopsys translate_off
defparam \core1|Add5~12 .lut_mask = 16'hA50A;
defparam \core1|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N28
cycloneii_lcell_comb \core1|Add5~14 (
// Equation(s):
// \core1|Add5~14_combout  = \core1|Add5~13  $ (\core1|k [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\core1|k [7]),
	.cin(\core1|Add5~13 ),
	.combout(\core1|Add5~14_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Add5~14 .lut_mask = 16'h0FF0;
defparam \core1|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N10
cycloneii_lcell_comb \core2|Add4~0 (
// Equation(s):
// \core2|Add4~0_combout  = (\core2|secret_key [1] & (\core2|secret_key [0] $ (VCC))) # (!\core2|secret_key [1] & (\core2|secret_key [0] & VCC))
// \core2|Add4~1  = CARRY((\core2|secret_key [1] & \core2|secret_key [0]))

	.dataa(\core2|secret_key [1]),
	.datab(\core2|secret_key [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|Add4~0_combout ),
	.cout(\core2|Add4~1 ));
// synopsys translate_off
defparam \core2|Add4~0 .lut_mask = 16'h6688;
defparam \core2|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N12
cycloneii_lcell_comb \core2|Add4~2 (
// Equation(s):
// \core2|Add4~2_combout  = (\core2|secret_key [2] & (!\core2|Add4~1 )) # (!\core2|secret_key [2] & ((\core2|Add4~1 ) # (GND)))
// \core2|Add4~3  = CARRY((!\core2|Add4~1 ) # (!\core2|secret_key [2]))

	.dataa(\core2|secret_key [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add4~1 ),
	.combout(\core2|Add4~2_combout ),
	.cout(\core2|Add4~3 ));
// synopsys translate_off
defparam \core2|Add4~2 .lut_mask = 16'h5A5F;
defparam \core2|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N16
cycloneii_lcell_comb \core2|Add4~6 (
// Equation(s):
// \core2|Add4~6_combout  = (\core2|secret_key [4] & (!\core2|Add4~5 )) # (!\core2|secret_key [4] & ((\core2|Add4~5 ) # (GND)))
// \core2|Add4~7  = CARRY((!\core2|Add4~5 ) # (!\core2|secret_key [4]))

	.dataa(\core2|secret_key [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add4~5 ),
	.combout(\core2|Add4~6_combout ),
	.cout(\core2|Add4~7 ));
// synopsys translate_off
defparam \core2|Add4~6 .lut_mask = 16'h5A5F;
defparam \core2|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N20
cycloneii_lcell_comb \core2|Add4~10 (
// Equation(s):
// \core2|Add4~10_combout  = (\core2|secret_key [6] & (!\core2|Add4~9 )) # (!\core2|secret_key [6] & ((\core2|Add4~9 ) # (GND)))
// \core2|Add4~11  = CARRY((!\core2|Add4~9 ) # (!\core2|secret_key [6]))

	.dataa(\core2|secret_key [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add4~9 ),
	.combout(\core2|Add4~10_combout ),
	.cout(\core2|Add4~11 ));
// synopsys translate_off
defparam \core2|Add4~10 .lut_mask = 16'h5A5F;
defparam \core2|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N24
cycloneii_lcell_comb \core2|Add4~14 (
// Equation(s):
// \core2|Add4~14_combout  = (\core2|secret_key [8] & (!\core2|Add4~13 )) # (!\core2|secret_key [8] & ((\core2|Add4~13 ) # (GND)))
// \core2|Add4~15  = CARRY((!\core2|Add4~13 ) # (!\core2|secret_key [8]))

	.dataa(\core2|secret_key [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add4~13 ),
	.combout(\core2|Add4~14_combout ),
	.cout(\core2|Add4~15 ));
// synopsys translate_off
defparam \core2|Add4~14 .lut_mask = 16'h5A5F;
defparam \core2|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N8
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(vcc),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h33CC;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N10
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 (
	.dataa(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.cout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ));
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .lut_mask = 16'h5A5F;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N12
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 (
	.dataa(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.cout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ));
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .lut_mask = 16'hA50A;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N14
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 (
	.dataa(vcc),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.cout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ));
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .lut_mask = 16'h3C3F;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N16
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 (
	.dataa(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .lut_mask = 16'hA5A5;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X20_Y15_N21
cycloneii_lcell_ff \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]));

// Location: LCFF_X20_Y15_N25
cycloneii_lcell_ff \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]));

// Location: LCFF_X20_Y15_N29
cycloneii_lcell_ff \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]));

// Location: LCFF_X20_Y15_N23
cycloneii_lcell_ff \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]));

// Location: LCFF_X20_Y15_N27
cycloneii_lcell_ff \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]));

// Location: LCCOMB_X17_Y14_N14
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(vcc),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h33CC;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 (
	.dataa(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.cout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ));
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .lut_mask = 16'h5A5F;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 (
	.dataa(vcc),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.cout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ));
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .lut_mask = 16'hC30C;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 (
	.dataa(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.cout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ));
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .lut_mask = 16'h5A5F;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .lut_mask = 16'hF00F;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N6
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h55AA;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N8
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 (
	.dataa(vcc),
	.datab(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.cout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ));
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .lut_mask = 16'h3C3F;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 (
	.dataa(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.cout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ));
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .lut_mask = 16'hA50A;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 (
	.dataa(vcc),
	.datab(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.cout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ));
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .lut_mask = 16'h3C3F;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 (
	.dataa(vcc),
	.datab(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 .lut_mask = 16'hC3C3;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5 (
	.dataa(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5_combout ),
	.cout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~6 ));
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5 .lut_mask = 16'h55AA;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y17_N3
cycloneii_lcell_ff \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]));

// Location: LCFF_X19_Y17_N7
cycloneii_lcell_ff \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]));

// Location: LCFF_X19_Y17_N11
cycloneii_lcell_ff \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]));

// Location: LCFF_X19_Y17_N5
cycloneii_lcell_ff \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]));

// Location: LCFF_X19_Y17_N9
cycloneii_lcell_ff \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]));

// Location: LCCOMB_X19_Y22_N8
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(vcc),
	.datab(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h33CC;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N10
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 (
	.dataa(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.cout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ));
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .lut_mask = 16'h5A5F;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N12
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 (
	.dataa(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.cout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ));
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .lut_mask = 16'hA50A;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N14
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 (
	.dataa(vcc),
	.datab(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.cout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ));
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .lut_mask = 16'h3C3F;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N16
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 (
	.dataa(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 .lut_mask = 16'hA5A5;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N2
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5 (
	.dataa(vcc),
	.datab(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5_combout ),
	.cout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~6 ));
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5 .lut_mask = 16'h33CC;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N4
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8 (
	.dataa(vcc),
	.datab(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~6 ),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8_combout ),
	.cout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~9 ));
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8 .lut_mask = 16'h3C3F;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N6
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 (
	.dataa(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~9 ),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10_combout ),
	.cout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11 ));
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 .lut_mask = 16'hA50A;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N8
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12 (
	.dataa(vcc),
	.datab(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11 ),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12_combout ),
	.cout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13 ));
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12 .lut_mask = 16'h3C3F;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X16_Y22_N11
cycloneii_lcell_ff \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14_combout ),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][0]~regout ),
	.sclr(gnd),
	.sload(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]));

// Location: LCFF_X17_Y22_N3
cycloneii_lcell_ff \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]));

// Location: LCFF_X17_Y22_N7
cycloneii_lcell_ff \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]));

// Location: LCFF_X17_Y22_N11
cycloneii_lcell_ff \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]));

// Location: LCFF_X17_Y22_N5
cycloneii_lcell_ff \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]));

// Location: LCFF_X17_Y22_N9
cycloneii_lcell_ff \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]));

// Location: LCCOMB_X23_Y15_N0
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(vcc),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h33CC;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 (
	.dataa(vcc),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.cout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ));
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .lut_mask = 16'h3C3F;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 (
	.dataa(vcc),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.cout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ));
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .lut_mask = 16'hC30C;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 (
	.dataa(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.cout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ));
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .lut_mask = 16'h5A5F;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 (
	.dataa(vcc),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .lut_mask = 16'hC3C3;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N2
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(vcc),
	.datab(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h33CC;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N4
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 (
	.dataa(vcc),
	.datab(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.cout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ));
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .lut_mask = 16'h3C3F;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 (
	.dataa(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.cout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ));
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .lut_mask = 16'hA50A;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N8
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 (
	.dataa(vcc),
	.datab(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.cout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ));
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .lut_mask = 16'h3C3F;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 .lut_mask = 16'hF00F;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y15_N11
cycloneii_lcell_ff \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]));

// Location: LCCOMB_X29_Y14_N12
cycloneii_lcell_comb \core4|Add2~0 (
// Equation(s):
// \core4|Add2~0_combout  = \core4|i [0] $ (VCC)
// \core4|Add2~1  = CARRY(\core4|i [0])

	.dataa(vcc),
	.datab(\core4|i [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|Add2~0_combout ),
	.cout(\core4|Add2~1 ));
// synopsys translate_off
defparam \core4|Add2~0 .lut_mask = 16'h33CC;
defparam \core4|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N10
cycloneii_lcell_comb \core3|Add2~10 (
// Equation(s):
// \core3|Add2~10_combout  = (\core3|i [5] & (!\core3|Add2~9 )) # (!\core3|i [5] & ((\core3|Add2~9 ) # (GND)))
// \core3|Add2~11  = CARRY((!\core3|Add2~9 ) # (!\core3|i [5]))

	.dataa(vcc),
	.datab(\core3|i [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add2~9 ),
	.combout(\core3|Add2~10_combout ),
	.cout(\core3|Add2~11 ));
// synopsys translate_off
defparam \core3|Add2~10 .lut_mask = 16'h3C3F;
defparam \core3|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N12
cycloneii_lcell_comb \core3|Add2~12 (
// Equation(s):
// \core3|Add2~12_combout  = (\core3|i [6] & (\core3|Add2~11  $ (GND))) # (!\core3|i [6] & (!\core3|Add2~11  & VCC))
// \core3|Add2~13  = CARRY((\core3|i [6] & !\core3|Add2~11 ))

	.dataa(vcc),
	.datab(\core3|i [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add2~11 ),
	.combout(\core3|Add2~12_combout ),
	.cout(\core3|Add2~13 ));
// synopsys translate_off
defparam \core3|Add2~12 .lut_mask = 16'hC30C;
defparam \core3|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N14
cycloneii_lcell_comb \core3|Add2~14 (
// Equation(s):
// \core3|Add2~14_combout  = \core3|Add2~13  $ (\core3|i [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\core3|i [7]),
	.cin(\core3|Add2~13 ),
	.combout(\core3|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Add2~14 .lut_mask = 16'h0FF0;
defparam \core3|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N10
cycloneii_lcell_comb \core2|Add2~0 (
// Equation(s):
// \core2|Add2~0_combout  = \core2|i [0] $ (VCC)
// \core2|Add2~1  = CARRY(\core2|i [0])

	.dataa(vcc),
	.datab(\core2|i [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|Add2~0_combout ),
	.cout(\core2|Add2~1 ));
// synopsys translate_off
defparam \core2|Add2~0 .lut_mask = 16'h33CC;
defparam \core2|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N12
cycloneii_lcell_comb \core2|Add2~2 (
// Equation(s):
// \core2|Add2~2_combout  = (\core2|i [1] & (!\core2|Add2~1 )) # (!\core2|i [1] & ((\core2|Add2~1 ) # (GND)))
// \core2|Add2~3  = CARRY((!\core2|Add2~1 ) # (!\core2|i [1]))

	.dataa(vcc),
	.datab(\core2|i [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add2~1 ),
	.combout(\core2|Add2~2_combout ),
	.cout(\core2|Add2~3 ));
// synopsys translate_off
defparam \core2|Add2~2 .lut_mask = 16'h3C3F;
defparam \core2|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N10
cycloneii_lcell_comb \core1|Add3~0 (
// Equation(s):
// \core1|Add3~0_combout  = (\core1|q_j [0] & (\core1|q_i [0] $ (VCC))) # (!\core1|q_j [0] & (\core1|q_i [0] & VCC))
// \core1|Add3~1  = CARRY((\core1|q_j [0] & \core1|q_i [0]))

	.dataa(\core1|q_j [0]),
	.datab(\core1|q_i [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|Add3~0_combout ),
	.cout(\core1|Add3~1 ));
// synopsys translate_off
defparam \core1|Add3~0 .lut_mask = 16'h6688;
defparam \core1|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N22
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|op_1~2 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|op_1~2_combout  = (\core1|Mod0|auto_generated|divider|divider|StageOut[3]~33_combout  & (!\core1|Mod0|auto_generated|divider|divider|op_1~1 )) # (!\core1|Mod0|auto_generated|divider|divider|StageOut[3]~33_combout 
//  & ((\core1|Mod0|auto_generated|divider|divider|op_1~1 ) # (GND)))
// \core1|Mod0|auto_generated|divider|divider|op_1~3  = CARRY((!\core1|Mod0|auto_generated|divider|divider|op_1~1 ) # (!\core1|Mod0|auto_generated|divider|divider|StageOut[3]~33_combout ))

	.dataa(vcc),
	.datab(\core1|Mod0|auto_generated|divider|divider|StageOut[3]~33_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Mod0|auto_generated|divider|divider|op_1~1 ),
	.combout(\core1|Mod0|auto_generated|divider|divider|op_1~2_combout ),
	.cout(\core1|Mod0|auto_generated|divider|divider|op_1~3 ));
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|op_1~2 .lut_mask = 16'h3C3F;
defparam \core1|Mod0|auto_generated|divider|divider|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N24
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|op_2~0 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|op_2~0_combout  = \core1|i [4] $ (VCC)
// \core1|Mod0|auto_generated|divider|divider|op_2~1  = CARRY(\core1|i [4])

	.dataa(vcc),
	.datab(\core1|i [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|Mod0|auto_generated|divider|divider|op_2~0_combout ),
	.cout(\core1|Mod0|auto_generated|divider|divider|op_2~1 ));
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|op_2~0 .lut_mask = 16'h33CC;
defparam \core1|Mod0|auto_generated|divider|divider|op_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N26
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|op_2~2 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|op_2~2_combout  = (\core1|Mod0|auto_generated|divider|divider|StageOut[6]~37_combout  & (((!\core1|Mod0|auto_generated|divider|divider|op_2~1 )))) # 
// (!\core1|Mod0|auto_generated|divider|divider|StageOut[6]~37_combout  & ((\core1|Mod0|auto_generated|divider|divider|StageOut[6]~36_combout  & (!\core1|Mod0|auto_generated|divider|divider|op_2~1 )) # 
// (!\core1|Mod0|auto_generated|divider|divider|StageOut[6]~36_combout  & ((\core1|Mod0|auto_generated|divider|divider|op_2~1 ) # (GND)))))
// \core1|Mod0|auto_generated|divider|divider|op_2~3  = CARRY(((!\core1|Mod0|auto_generated|divider|divider|StageOut[6]~37_combout  & !\core1|Mod0|auto_generated|divider|divider|StageOut[6]~36_combout )) # (!\core1|Mod0|auto_generated|divider|divider|op_2~1 
// ))

	.dataa(\core1|Mod0|auto_generated|divider|divider|StageOut[6]~37_combout ),
	.datab(\core1|Mod0|auto_generated|divider|divider|StageOut[6]~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Mod0|auto_generated|divider|divider|op_2~1 ),
	.combout(\core1|Mod0|auto_generated|divider|divider|op_2~2_combout ),
	.cout(\core1|Mod0|auto_generated|divider|divider|op_2~3 ));
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|op_2~2 .lut_mask = 16'h1E1F;
defparam \core1|Mod0|auto_generated|divider|divider|op_2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N16
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|op_3~2 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|op_3~2_combout  = (\core1|Mod0|auto_generated|divider|divider|StageOut[9]~40_combout  & (((!\core1|Mod0|auto_generated|divider|divider|op_3~1 )))) # 
// (!\core1|Mod0|auto_generated|divider|divider|StageOut[9]~40_combout  & ((\core1|Mod0|auto_generated|divider|divider|StageOut[9]~39_combout  & (!\core1|Mod0|auto_generated|divider|divider|op_3~1 )) # 
// (!\core1|Mod0|auto_generated|divider|divider|StageOut[9]~39_combout  & ((\core1|Mod0|auto_generated|divider|divider|op_3~1 ) # (GND)))))
// \core1|Mod0|auto_generated|divider|divider|op_3~3  = CARRY(((!\core1|Mod0|auto_generated|divider|divider|StageOut[9]~40_combout  & !\core1|Mod0|auto_generated|divider|divider|StageOut[9]~39_combout )) # (!\core1|Mod0|auto_generated|divider|divider|op_3~1 
// ))

	.dataa(\core1|Mod0|auto_generated|divider|divider|StageOut[9]~40_combout ),
	.datab(\core1|Mod0|auto_generated|divider|divider|StageOut[9]~39_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Mod0|auto_generated|divider|divider|op_3~1 ),
	.combout(\core1|Mod0|auto_generated|divider|divider|op_3~2_combout ),
	.cout(\core1|Mod0|auto_generated|divider|divider|op_3~3 ));
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|op_3~2 .lut_mask = 16'h1E1F;
defparam \core1|Mod0|auto_generated|divider|divider|op_3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N10
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|op_4~0 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|op_4~0_combout  = \core1|i [2] $ (VCC)
// \core1|Mod0|auto_generated|divider|divider|op_4~1  = CARRY(\core1|i [2])

	.dataa(\core1|i [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|Mod0|auto_generated|divider|divider|op_4~0_combout ),
	.cout(\core1|Mod0|auto_generated|divider|divider|op_4~1 ));
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|op_4~0 .lut_mask = 16'h55AA;
defparam \core1|Mod0|auto_generated|divider|divider|op_4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N12
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|op_4~2 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|op_4~2_combout  = (\core1|Mod0|auto_generated|divider|divider|StageOut[12]~43_combout  & (((!\core1|Mod0|auto_generated|divider|divider|op_4~1 )))) # 
// (!\core1|Mod0|auto_generated|divider|divider|StageOut[12]~43_combout  & ((\core1|Mod0|auto_generated|divider|divider|StageOut[12]~42_combout  & (!\core1|Mod0|auto_generated|divider|divider|op_4~1 )) # 
// (!\core1|Mod0|auto_generated|divider|divider|StageOut[12]~42_combout  & ((\core1|Mod0|auto_generated|divider|divider|op_4~1 ) # (GND)))))
// \core1|Mod0|auto_generated|divider|divider|op_4~3  = CARRY(((!\core1|Mod0|auto_generated|divider|divider|StageOut[12]~43_combout  & !\core1|Mod0|auto_generated|divider|divider|StageOut[12]~42_combout )) # 
// (!\core1|Mod0|auto_generated|divider|divider|op_4~1 ))

	.dataa(\core1|Mod0|auto_generated|divider|divider|StageOut[12]~43_combout ),
	.datab(\core1|Mod0|auto_generated|divider|divider|StageOut[12]~42_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Mod0|auto_generated|divider|divider|op_4~1 ),
	.combout(\core1|Mod0|auto_generated|divider|divider|op_4~2_combout ),
	.cout(\core1|Mod0|auto_generated|divider|divider|op_4~3 ));
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|op_4~2 .lut_mask = 16'h1E1F;
defparam \core1|Mod0|auto_generated|divider|divider|op_4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N20
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|op_6~2 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|op_6~2_combout  = (\core1|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout  & (((!\core1|Mod0|auto_generated|divider|divider|op_6~1 )))) # 
// (!\core1|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout  & ((\core1|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout  & (!\core1|Mod0|auto_generated|divider|divider|op_6~1 )) # 
// (!\core1|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout  & ((\core1|Mod0|auto_generated|divider|divider|op_6~1 ) # (GND)))))
// \core1|Mod0|auto_generated|divider|divider|op_6~3  = CARRY(((!\core1|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout  & !\core1|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout )) # 
// (!\core1|Mod0|auto_generated|divider|divider|op_6~1 ))

	.dataa(\core1|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout ),
	.datab(\core1|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Mod0|auto_generated|divider|divider|op_6~1 ),
	.combout(\core1|Mod0|auto_generated|divider|divider|op_6~2_combout ),
	.cout(\core1|Mod0|auto_generated|divider|divider|op_6~3 ));
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|op_6~2 .lut_mask = 16'h1E1F;
defparam \core1|Mod0|auto_generated|divider|divider|op_6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N2
cycloneii_lcell_comb \core1|Add1~0 (
// Equation(s):
// \core1|Add1~0_combout  = (\core1|Mux7~1_combout  & (\core1|Add0~0_combout  $ (VCC))) # (!\core1|Mux7~1_combout  & (\core1|Add0~0_combout  & VCC))
// \core1|Add1~1  = CARRY((\core1|Mux7~1_combout  & \core1|Add0~0_combout ))

	.dataa(\core1|Mux7~1_combout ),
	.datab(\core1|Add0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|Add1~0_combout ),
	.cout(\core1|Add1~1 ));
// synopsys translate_off
defparam \core1|Add1~0 .lut_mask = 16'h6688;
defparam \core1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N8
cycloneii_lcell_comb \core1|Add0~2 (
// Equation(s):
// \core1|Add0~2_combout  = (\core1|q_i [1] & ((\core1|j [1] & (\core1|Add0~1  & VCC)) # (!\core1|j [1] & (!\core1|Add0~1 )))) # (!\core1|q_i [1] & ((\core1|j [1] & (!\core1|Add0~1 )) # (!\core1|j [1] & ((\core1|Add0~1 ) # (GND)))))
// \core1|Add0~3  = CARRY((\core1|q_i [1] & (!\core1|j [1] & !\core1|Add0~1 )) # (!\core1|q_i [1] & ((!\core1|Add0~1 ) # (!\core1|j [1]))))

	.dataa(\core1|q_i [1]),
	.datab(\core1|j [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Add0~1 ),
	.combout(\core1|Add0~2_combout ),
	.cout(\core1|Add0~3 ));
// synopsys translate_off
defparam \core1|Add0~2 .lut_mask = 16'h9617;
defparam \core1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N14
cycloneii_lcell_comb \core1|Add3~4 (
// Equation(s):
// \core1|Add3~4_combout  = ((\core1|q_j [2] $ (\core1|q_i [2] $ (!\core1|Add3~3 )))) # (GND)
// \core1|Add3~5  = CARRY((\core1|q_j [2] & ((\core1|q_i [2]) # (!\core1|Add3~3 ))) # (!\core1|q_j [2] & (\core1|q_i [2] & !\core1|Add3~3 )))

	.dataa(\core1|q_j [2]),
	.datab(\core1|q_i [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Add3~3 ),
	.combout(\core1|Add3~4_combout ),
	.cout(\core1|Add3~5 ));
// synopsys translate_off
defparam \core1|Add3~4 .lut_mask = 16'h698E;
defparam \core1|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N10
cycloneii_lcell_comb \core1|Add0~4 (
// Equation(s):
// \core1|Add0~4_combout  = ((\core1|q_i [2] $ (\core1|j [2] $ (!\core1|Add0~3 )))) # (GND)
// \core1|Add0~5  = CARRY((\core1|q_i [2] & ((\core1|j [2]) # (!\core1|Add0~3 ))) # (!\core1|q_i [2] & (\core1|j [2] & !\core1|Add0~3 )))

	.dataa(\core1|q_i [2]),
	.datab(\core1|j [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Add0~3 ),
	.combout(\core1|Add0~4_combout ),
	.cout(\core1|Add0~5 ));
// synopsys translate_off
defparam \core1|Add0~4 .lut_mask = 16'h698E;
defparam \core1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N16
cycloneii_lcell_comb \core1|Add3~6 (
// Equation(s):
// \core1|Add3~6_combout  = (\core1|q_j [3] & ((\core1|q_i [3] & (\core1|Add3~5  & VCC)) # (!\core1|q_i [3] & (!\core1|Add3~5 )))) # (!\core1|q_j [3] & ((\core1|q_i [3] & (!\core1|Add3~5 )) # (!\core1|q_i [3] & ((\core1|Add3~5 ) # (GND)))))
// \core1|Add3~7  = CARRY((\core1|q_j [3] & (!\core1|q_i [3] & !\core1|Add3~5 )) # (!\core1|q_j [3] & ((!\core1|Add3~5 ) # (!\core1|q_i [3]))))

	.dataa(\core1|q_j [3]),
	.datab(\core1|q_i [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Add3~5 ),
	.combout(\core1|Add3~6_combout ),
	.cout(\core1|Add3~7 ));
// synopsys translate_off
defparam \core1|Add3~6 .lut_mask = 16'h9617;
defparam \core1|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N12
cycloneii_lcell_comb \core1|Add0~6 (
// Equation(s):
// \core1|Add0~6_combout  = (\core1|q_i [3] & ((\core1|j [3] & (\core1|Add0~5  & VCC)) # (!\core1|j [3] & (!\core1|Add0~5 )))) # (!\core1|q_i [3] & ((\core1|j [3] & (!\core1|Add0~5 )) # (!\core1|j [3] & ((\core1|Add0~5 ) # (GND)))))
// \core1|Add0~7  = CARRY((\core1|q_i [3] & (!\core1|j [3] & !\core1|Add0~5 )) # (!\core1|q_i [3] & ((!\core1|Add0~5 ) # (!\core1|j [3]))))

	.dataa(\core1|q_i [3]),
	.datab(\core1|j [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Add0~5 ),
	.combout(\core1|Add0~6_combout ),
	.cout(\core1|Add0~7 ));
// synopsys translate_off
defparam \core1|Add0~6 .lut_mask = 16'h9617;
defparam \core1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N14
cycloneii_lcell_comb \core1|Add0~8 (
// Equation(s):
// \core1|Add0~8_combout  = ((\core1|q_i [4] $ (\core1|j [4] $ (!\core1|Add0~7 )))) # (GND)
// \core1|Add0~9  = CARRY((\core1|q_i [4] & ((\core1|j [4]) # (!\core1|Add0~7 ))) # (!\core1|q_i [4] & (\core1|j [4] & !\core1|Add0~7 )))

	.dataa(\core1|q_i [4]),
	.datab(\core1|j [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Add0~7 ),
	.combout(\core1|Add0~8_combout ),
	.cout(\core1|Add0~9 ));
// synopsys translate_off
defparam \core1|Add0~8 .lut_mask = 16'h698E;
defparam \core1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N20
cycloneii_lcell_comb \core1|Add3~10 (
// Equation(s):
// \core1|Add3~10_combout  = (\core1|q_i [5] & ((\core1|q_j [5] & (\core1|Add3~9  & VCC)) # (!\core1|q_j [5] & (!\core1|Add3~9 )))) # (!\core1|q_i [5] & ((\core1|q_j [5] & (!\core1|Add3~9 )) # (!\core1|q_j [5] & ((\core1|Add3~9 ) # (GND)))))
// \core1|Add3~11  = CARRY((\core1|q_i [5] & (!\core1|q_j [5] & !\core1|Add3~9 )) # (!\core1|q_i [5] & ((!\core1|Add3~9 ) # (!\core1|q_j [5]))))

	.dataa(\core1|q_i [5]),
	.datab(\core1|q_j [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Add3~9 ),
	.combout(\core1|Add3~10_combout ),
	.cout(\core1|Add3~11 ));
// synopsys translate_off
defparam \core1|Add3~10 .lut_mask = 16'h9617;
defparam \core1|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N12
cycloneii_lcell_comb \core1|Add1~10 (
// Equation(s):
// \core1|Add1~10_combout  = (\core1|Mux2~1_combout  & ((\core1|Add0~10_combout  & (\core1|Add1~9  & VCC)) # (!\core1|Add0~10_combout  & (!\core1|Add1~9 )))) # (!\core1|Mux2~1_combout  & ((\core1|Add0~10_combout  & (!\core1|Add1~9 )) # 
// (!\core1|Add0~10_combout  & ((\core1|Add1~9 ) # (GND)))))
// \core1|Add1~11  = CARRY((\core1|Mux2~1_combout  & (!\core1|Add0~10_combout  & !\core1|Add1~9 )) # (!\core1|Mux2~1_combout  & ((!\core1|Add1~9 ) # (!\core1|Add0~10_combout ))))

	.dataa(\core1|Mux2~1_combout ),
	.datab(\core1|Add0~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Add1~9 ),
	.combout(\core1|Add1~10_combout ),
	.cout(\core1|Add1~11 ));
// synopsys translate_off
defparam \core1|Add1~10 .lut_mask = 16'h9617;
defparam \core1|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N22
cycloneii_lcell_comb \core1|Add3~12 (
// Equation(s):
// \core1|Add3~12_combout  = ((\core1|q_i [6] $ (\core1|q_j [6] $ (!\core1|Add3~11 )))) # (GND)
// \core1|Add3~13  = CARRY((\core1|q_i [6] & ((\core1|q_j [6]) # (!\core1|Add3~11 ))) # (!\core1|q_i [6] & (\core1|q_j [6] & !\core1|Add3~11 )))

	.dataa(\core1|q_i [6]),
	.datab(\core1|q_j [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Add3~11 ),
	.combout(\core1|Add3~12_combout ),
	.cout(\core1|Add3~13 ));
// synopsys translate_off
defparam \core1|Add3~12 .lut_mask = 16'h698E;
defparam \core1|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N18
cycloneii_lcell_comb \core1|Add0~12 (
// Equation(s):
// \core1|Add0~12_combout  = ((\core1|j [6] $ (\core1|q_i [6] $ (!\core1|Add0~11 )))) # (GND)
// \core1|Add0~13  = CARRY((\core1|j [6] & ((\core1|q_i [6]) # (!\core1|Add0~11 ))) # (!\core1|j [6] & (\core1|q_i [6] & !\core1|Add0~11 )))

	.dataa(\core1|j [6]),
	.datab(\core1|q_i [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Add0~11 ),
	.combout(\core1|Add0~12_combout ),
	.cout(\core1|Add0~13 ));
// synopsys translate_off
defparam \core1|Add0~12 .lut_mask = 16'h698E;
defparam \core1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N24
cycloneii_lcell_comb \core1|Add3~14 (
// Equation(s):
// \core1|Add3~14_combout  = \core1|q_j [7] $ (\core1|Add3~13  $ (\core1|q_i [7]))

	.dataa(vcc),
	.datab(\core1|q_j [7]),
	.datac(vcc),
	.datad(\core1|q_i [7]),
	.cin(\core1|Add3~13 ),
	.combout(\core1|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Add3~14 .lut_mask = 16'hC33C;
defparam \core1|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N20
cycloneii_lcell_comb \core1|Add0~14 (
// Equation(s):
// \core1|Add0~14_combout  = \core1|j [7] $ (\core1|Add0~13  $ (\core1|q_i [7]))

	.dataa(\core1|j [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(\core1|q_i [7]),
	.cin(\core1|Add0~13 ),
	.combout(\core1|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Add0~14 .lut_mask = 16'hA55A;
defparam \core1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N20
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h55AA;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N22
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 (
	.dataa(vcc),
	.datab(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ),
	.cout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ));
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 .lut_mask = 16'h3C3F;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N24
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 (
	.dataa(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.cout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ));
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .lut_mask = 16'hA50A;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N26
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 (
	.dataa(vcc),
	.datab(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.cout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ));
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .lut_mask = 16'h3C3F;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N28
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .lut_mask = 16'hF00F;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N6
cycloneii_lcell_comb \core2|Add3~0 (
// Equation(s):
// \core2|Add3~0_combout  = (\core2|q_j [0] & (\core2|q_i [0] $ (VCC))) # (!\core2|q_j [0] & (\core2|q_i [0] & VCC))
// \core2|Add3~1  = CARRY((\core2|q_j [0] & \core2|q_i [0]))

	.dataa(\core2|q_j [0]),
	.datab(\core2|q_i [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|Add3~0_combout ),
	.cout(\core2|Add3~1 ));
// synopsys translate_off
defparam \core2|Add3~0 .lut_mask = 16'h6688;
defparam \core2|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N14
cycloneii_lcell_comb \core2|Add0~0 (
// Equation(s):
// \core2|Add0~0_combout  = (\core2|q_i [0] & (\core2|j [0] $ (VCC))) # (!\core2|q_i [0] & (\core2|j [0] & VCC))
// \core2|Add0~1  = CARRY((\core2|q_i [0] & \core2|j [0]))

	.dataa(\core2|q_i [0]),
	.datab(\core2|j [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|Add0~0_combout ),
	.cout(\core2|Add0~1 ));
// synopsys translate_off
defparam \core2|Add0~0 .lut_mask = 16'h6688;
defparam \core2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N22
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|op_6~0 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|op_6~0_combout  = \core2|i [0] $ (VCC)
// \core2|Mod0|auto_generated|divider|divider|op_6~1  = CARRY(\core2|i [0])

	.dataa(\core2|i [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|Mod0|auto_generated|divider|divider|op_6~0_combout ),
	.cout(\core2|Mod0|auto_generated|divider|divider|op_6~1 ));
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|op_6~0 .lut_mask = 16'h55AA;
defparam \core2|Mod0|auto_generated|divider|divider|op_6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|op_1~0 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|op_1~0_combout  = \core2|i [5] $ (VCC)
// \core2|Mod0|auto_generated|divider|divider|op_1~1  = CARRY(\core2|i [5])

	.dataa(vcc),
	.datab(\core2|i [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|Mod0|auto_generated|divider|divider|op_1~0_combout ),
	.cout(\core2|Mod0|auto_generated|divider|divider|op_1~1 ));
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|op_1~0 .lut_mask = 16'h33CC;
defparam \core2|Mod0|auto_generated|divider|divider|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|op_1~2 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|op_1~2_combout  = (\core2|Mod0|auto_generated|divider|divider|StageOut[3]~33_combout  & (!\core2|Mod0|auto_generated|divider|divider|op_1~1 )) # (!\core2|Mod0|auto_generated|divider|divider|StageOut[3]~33_combout 
//  & ((\core2|Mod0|auto_generated|divider|divider|op_1~1 ) # (GND)))
// \core2|Mod0|auto_generated|divider|divider|op_1~3  = CARRY((!\core2|Mod0|auto_generated|divider|divider|op_1~1 ) # (!\core2|Mod0|auto_generated|divider|divider|StageOut[3]~33_combout ))

	.dataa(vcc),
	.datab(\core2|Mod0|auto_generated|divider|divider|StageOut[3]~33_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Mod0|auto_generated|divider|divider|op_1~1 ),
	.combout(\core2|Mod0|auto_generated|divider|divider|op_1~2_combout ),
	.cout(\core2|Mod0|auto_generated|divider|divider|op_1~3 ));
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|op_1~2 .lut_mask = 16'h3C3F;
defparam \core2|Mod0|auto_generated|divider|divider|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|op_1~5 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|op_1~5_cout  = CARRY((\core2|Mod0|auto_generated|divider|divider|StageOut[4]~32_combout ) # (!\core2|Mod0|auto_generated|divider|divider|op_1~3 ))

	.dataa(vcc),
	.datab(\core2|Mod0|auto_generated|divider|divider|StageOut[4]~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Mod0|auto_generated|divider|divider|op_1~3 ),
	.combout(),
	.cout(\core2|Mod0|auto_generated|divider|divider|op_1~5_cout ));
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|op_1~5 .lut_mask = 16'h00CF;
defparam \core2|Mod0|auto_generated|divider|divider|op_1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|op_1~6 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|op_1~6_combout  = !\core2|Mod0|auto_generated|divider|divider|op_1~5_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Mod0|auto_generated|divider|divider|op_1~5_cout ),
	.combout(\core2|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|op_1~6 .lut_mask = 16'h0F0F;
defparam \core2|Mod0|auto_generated|divider|divider|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|op_2~0 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|op_2~0_combout  = \core2|i [4] $ (VCC)
// \core2|Mod0|auto_generated|divider|divider|op_2~1  = CARRY(\core2|i [4])

	.dataa(vcc),
	.datab(\core2|i [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|Mod0|auto_generated|divider|divider|op_2~0_combout ),
	.cout(\core2|Mod0|auto_generated|divider|divider|op_2~1 ));
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|op_2~0 .lut_mask = 16'h33CC;
defparam \core2|Mod0|auto_generated|divider|divider|op_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|op_2~2 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|op_2~2_combout  = (\core2|Mod0|auto_generated|divider|divider|StageOut[6]~36_combout  & (((!\core2|Mod0|auto_generated|divider|divider|op_2~1 )))) # 
// (!\core2|Mod0|auto_generated|divider|divider|StageOut[6]~36_combout  & ((\core2|Mod0|auto_generated|divider|divider|StageOut[6]~37_combout  & (!\core2|Mod0|auto_generated|divider|divider|op_2~1 )) # 
// (!\core2|Mod0|auto_generated|divider|divider|StageOut[6]~37_combout  & ((\core2|Mod0|auto_generated|divider|divider|op_2~1 ) # (GND)))))
// \core2|Mod0|auto_generated|divider|divider|op_2~3  = CARRY(((!\core2|Mod0|auto_generated|divider|divider|StageOut[6]~36_combout  & !\core2|Mod0|auto_generated|divider|divider|StageOut[6]~37_combout )) # (!\core2|Mod0|auto_generated|divider|divider|op_2~1 
// ))

	.dataa(\core2|Mod0|auto_generated|divider|divider|StageOut[6]~36_combout ),
	.datab(\core2|Mod0|auto_generated|divider|divider|StageOut[6]~37_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Mod0|auto_generated|divider|divider|op_2~1 ),
	.combout(\core2|Mod0|auto_generated|divider|divider|op_2~2_combout ),
	.cout(\core2|Mod0|auto_generated|divider|divider|op_2~3 ));
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|op_2~2 .lut_mask = 16'h1E1F;
defparam \core2|Mod0|auto_generated|divider|divider|op_2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|op_2~5 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|op_2~5_cout  = CARRY((\core2|Mod0|auto_generated|divider|divider|StageOut[7]~34_combout ) # ((\core2|Mod0|auto_generated|divider|divider|StageOut[7]~35_combout ) # 
// (!\core2|Mod0|auto_generated|divider|divider|op_2~3 )))

	.dataa(\core2|Mod0|auto_generated|divider|divider|StageOut[7]~34_combout ),
	.datab(\core2|Mod0|auto_generated|divider|divider|StageOut[7]~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Mod0|auto_generated|divider|divider|op_2~3 ),
	.combout(),
	.cout(\core2|Mod0|auto_generated|divider|divider|op_2~5_cout ));
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|op_2~5 .lut_mask = 16'h00EF;
defparam \core2|Mod0|auto_generated|divider|divider|op_2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|op_2~6 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|op_2~6_combout  = !\core2|Mod0|auto_generated|divider|divider|op_2~5_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Mod0|auto_generated|divider|divider|op_2~5_cout ),
	.combout(\core2|Mod0|auto_generated|divider|divider|op_2~6_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|op_2~6 .lut_mask = 16'h0F0F;
defparam \core2|Mod0|auto_generated|divider|divider|op_2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|op_3~0 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|op_3~0_combout  = \core2|i [3] $ (VCC)
// \core2|Mod0|auto_generated|divider|divider|op_3~1  = CARRY(\core2|i [3])

	.dataa(\core2|i [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|Mod0|auto_generated|divider|divider|op_3~0_combout ),
	.cout(\core2|Mod0|auto_generated|divider|divider|op_3~1 ));
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|op_3~0 .lut_mask = 16'h55AA;
defparam \core2|Mod0|auto_generated|divider|divider|op_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|op_3~2 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|op_3~2_combout  = (\core2|Mod0|auto_generated|divider|divider|StageOut[9]~40_combout  & (((!\core2|Mod0|auto_generated|divider|divider|op_3~1 )))) # 
// (!\core2|Mod0|auto_generated|divider|divider|StageOut[9]~40_combout  & ((\core2|Mod0|auto_generated|divider|divider|StageOut[9]~39_combout  & (!\core2|Mod0|auto_generated|divider|divider|op_3~1 )) # 
// (!\core2|Mod0|auto_generated|divider|divider|StageOut[9]~39_combout  & ((\core2|Mod0|auto_generated|divider|divider|op_3~1 ) # (GND)))))
// \core2|Mod0|auto_generated|divider|divider|op_3~3  = CARRY(((!\core2|Mod0|auto_generated|divider|divider|StageOut[9]~40_combout  & !\core2|Mod0|auto_generated|divider|divider|StageOut[9]~39_combout )) # (!\core2|Mod0|auto_generated|divider|divider|op_3~1 
// ))

	.dataa(\core2|Mod0|auto_generated|divider|divider|StageOut[9]~40_combout ),
	.datab(\core2|Mod0|auto_generated|divider|divider|StageOut[9]~39_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Mod0|auto_generated|divider|divider|op_3~1 ),
	.combout(\core2|Mod0|auto_generated|divider|divider|op_3~2_combout ),
	.cout(\core2|Mod0|auto_generated|divider|divider|op_3~3 ));
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|op_3~2 .lut_mask = 16'h1E1F;
defparam \core2|Mod0|auto_generated|divider|divider|op_3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N18
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|op_3~5 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|op_3~5_cout  = CARRY((\core2|Mod0|auto_generated|divider|divider|StageOut[10]~38_combout ) # ((\core2|Mod0|auto_generated|divider|divider|StageOut[10]~52_combout ) # 
// (!\core2|Mod0|auto_generated|divider|divider|op_3~3 )))

	.dataa(\core2|Mod0|auto_generated|divider|divider|StageOut[10]~38_combout ),
	.datab(\core2|Mod0|auto_generated|divider|divider|StageOut[10]~52_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Mod0|auto_generated|divider|divider|op_3~3 ),
	.combout(),
	.cout(\core2|Mod0|auto_generated|divider|divider|op_3~5_cout ));
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|op_3~5 .lut_mask = 16'h00EF;
defparam \core2|Mod0|auto_generated|divider|divider|op_3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|op_3~6 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|op_3~6_combout  = !\core2|Mod0|auto_generated|divider|divider|op_3~5_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Mod0|auto_generated|divider|divider|op_3~5_cout ),
	.combout(\core2|Mod0|auto_generated|divider|divider|op_3~6_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|op_3~6 .lut_mask = 16'h0F0F;
defparam \core2|Mod0|auto_generated|divider|divider|op_3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|op_4~0 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|op_4~0_combout  = \core2|i [2] $ (VCC)
// \core2|Mod0|auto_generated|divider|divider|op_4~1  = CARRY(\core2|i [2])

	.dataa(\core2|i [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|Mod0|auto_generated|divider|divider|op_4~0_combout ),
	.cout(\core2|Mod0|auto_generated|divider|divider|op_4~1 ));
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|op_4~0 .lut_mask = 16'h55AA;
defparam \core2|Mod0|auto_generated|divider|divider|op_4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N6
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|op_4~2 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|op_4~2_combout  = (\core2|Mod0|auto_generated|divider|divider|StageOut[12]~43_combout  & (((!\core2|Mod0|auto_generated|divider|divider|op_4~1 )))) # 
// (!\core2|Mod0|auto_generated|divider|divider|StageOut[12]~43_combout  & ((\core2|Mod0|auto_generated|divider|divider|StageOut[12]~42_combout  & (!\core2|Mod0|auto_generated|divider|divider|op_4~1 )) # 
// (!\core2|Mod0|auto_generated|divider|divider|StageOut[12]~42_combout  & ((\core2|Mod0|auto_generated|divider|divider|op_4~1 ) # (GND)))))
// \core2|Mod0|auto_generated|divider|divider|op_4~3  = CARRY(((!\core2|Mod0|auto_generated|divider|divider|StageOut[12]~43_combout  & !\core2|Mod0|auto_generated|divider|divider|StageOut[12]~42_combout )) # 
// (!\core2|Mod0|auto_generated|divider|divider|op_4~1 ))

	.dataa(\core2|Mod0|auto_generated|divider|divider|StageOut[12]~43_combout ),
	.datab(\core2|Mod0|auto_generated|divider|divider|StageOut[12]~42_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Mod0|auto_generated|divider|divider|op_4~1 ),
	.combout(\core2|Mod0|auto_generated|divider|divider|op_4~2_combout ),
	.cout(\core2|Mod0|auto_generated|divider|divider|op_4~3 ));
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|op_4~2 .lut_mask = 16'h1E1F;
defparam \core2|Mod0|auto_generated|divider|divider|op_4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|op_4~5_cout  = CARRY((\core2|Mod0|auto_generated|divider|divider|StageOut[13]~41_combout ) # ((\core2|Mod0|auto_generated|divider|divider|StageOut[13]~53_combout ) # 
// (!\core2|Mod0|auto_generated|divider|divider|op_4~3 )))

	.dataa(\core2|Mod0|auto_generated|divider|divider|StageOut[13]~41_combout ),
	.datab(\core2|Mod0|auto_generated|divider|divider|StageOut[13]~53_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Mod0|auto_generated|divider|divider|op_4~3 ),
	.combout(),
	.cout(\core2|Mod0|auto_generated|divider|divider|op_4~5_cout ));
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|op_4~5 .lut_mask = 16'h00EF;
defparam \core2|Mod0|auto_generated|divider|divider|op_4~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N10
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|op_4~6 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|op_4~6_combout  = !\core2|Mod0|auto_generated|divider|divider|op_4~5_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Mod0|auto_generated|divider|divider|op_4~5_cout ),
	.combout(\core2|Mod0|auto_generated|divider|divider|op_4~6_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|op_4~6 .lut_mask = 16'h0F0F;
defparam \core2|Mod0|auto_generated|divider|divider|op_4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N0
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|op_5~0 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|op_5~0_combout  = \core2|i [1] $ (VCC)
// \core2|Mod0|auto_generated|divider|divider|op_5~1  = CARRY(\core2|i [1])

	.dataa(\core2|i [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|Mod0|auto_generated|divider|divider|op_5~0_combout ),
	.cout(\core2|Mod0|auto_generated|divider|divider|op_5~1 ));
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|op_5~0 .lut_mask = 16'h55AA;
defparam \core2|Mod0|auto_generated|divider|divider|op_5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N2
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|op_5~2 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|op_5~2_combout  = (\core2|Mod0|auto_generated|divider|divider|StageOut[15]~45_combout  & (((!\core2|Mod0|auto_generated|divider|divider|op_5~1 )))) # 
// (!\core2|Mod0|auto_generated|divider|divider|StageOut[15]~45_combout  & ((\core2|Mod0|auto_generated|divider|divider|StageOut[15]~46_combout  & (!\core2|Mod0|auto_generated|divider|divider|op_5~1 )) # 
// (!\core2|Mod0|auto_generated|divider|divider|StageOut[15]~46_combout  & ((\core2|Mod0|auto_generated|divider|divider|op_5~1 ) # (GND)))))
// \core2|Mod0|auto_generated|divider|divider|op_5~3  = CARRY(((!\core2|Mod0|auto_generated|divider|divider|StageOut[15]~45_combout  & !\core2|Mod0|auto_generated|divider|divider|StageOut[15]~46_combout )) # 
// (!\core2|Mod0|auto_generated|divider|divider|op_5~1 ))

	.dataa(\core2|Mod0|auto_generated|divider|divider|StageOut[15]~45_combout ),
	.datab(\core2|Mod0|auto_generated|divider|divider|StageOut[15]~46_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Mod0|auto_generated|divider|divider|op_5~1 ),
	.combout(\core2|Mod0|auto_generated|divider|divider|op_5~2_combout ),
	.cout(\core2|Mod0|auto_generated|divider|divider|op_5~3 ));
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|op_5~2 .lut_mask = 16'h1E1F;
defparam \core2|Mod0|auto_generated|divider|divider|op_5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N4
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|op_5~5_cout  = CARRY((\core2|Mod0|auto_generated|divider|divider|StageOut[16]~54_combout ) # ((\core2|Mod0|auto_generated|divider|divider|StageOut[16]~44_combout ) # 
// (!\core2|Mod0|auto_generated|divider|divider|op_5~3 )))

	.dataa(\core2|Mod0|auto_generated|divider|divider|StageOut[16]~54_combout ),
	.datab(\core2|Mod0|auto_generated|divider|divider|StageOut[16]~44_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Mod0|auto_generated|divider|divider|op_5~3 ),
	.combout(),
	.cout(\core2|Mod0|auto_generated|divider|divider|op_5~5_cout ));
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|op_5~5 .lut_mask = 16'h00EF;
defparam \core2|Mod0|auto_generated|divider|divider|op_5~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N6
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|op_5~6_combout  = !\core2|Mod0|auto_generated|divider|divider|op_5~5_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Mod0|auto_generated|divider|divider|op_5~5_cout ),
	.combout(\core2|Mod0|auto_generated|divider|divider|op_5~6_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|op_5~6 .lut_mask = 16'h0F0F;
defparam \core2|Mod0|auto_generated|divider|divider|op_5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N24
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|op_6~2 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|op_6~2_combout  = (\core2|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout  & (((!\core2|Mod0|auto_generated|divider|divider|op_6~1 )))) # 
// (!\core2|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout  & ((\core2|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout  & (!\core2|Mod0|auto_generated|divider|divider|op_6~1 )) # 
// (!\core2|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout  & ((\core2|Mod0|auto_generated|divider|divider|op_6~1 ) # (GND)))))
// \core2|Mod0|auto_generated|divider|divider|op_6~3  = CARRY(((!\core2|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout  & !\core2|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout )) # 
// (!\core2|Mod0|auto_generated|divider|divider|op_6~1 ))

	.dataa(\core2|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout ),
	.datab(\core2|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Mod0|auto_generated|divider|divider|op_6~1 ),
	.combout(\core2|Mod0|auto_generated|divider|divider|op_6~2_combout ),
	.cout(\core2|Mod0|auto_generated|divider|divider|op_6~3 ));
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|op_6~2 .lut_mask = 16'h1E1F;
defparam \core2|Mod0|auto_generated|divider|divider|op_6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N26
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|op_6~5_cout  = CARRY((\core2|Mod0|auto_generated|divider|divider|StageOut[19]~47_combout ) # ((\core2|Mod0|auto_generated|divider|divider|StageOut[19]~55_combout ) # 
// (!\core2|Mod0|auto_generated|divider|divider|op_6~3 )))

	.dataa(\core2|Mod0|auto_generated|divider|divider|StageOut[19]~47_combout ),
	.datab(\core2|Mod0|auto_generated|divider|divider|StageOut[19]~55_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Mod0|auto_generated|divider|divider|op_6~3 ),
	.combout(),
	.cout(\core2|Mod0|auto_generated|divider|divider|op_6~5_cout ));
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|op_6~5 .lut_mask = 16'h00EF;
defparam \core2|Mod0|auto_generated|divider|divider|op_6~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N28
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|op_6~6_combout  = !\core2|Mod0|auto_generated|divider|divider|op_6~5_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Mod0|auto_generated|divider|divider|op_6~5_cout ),
	.combout(\core2|Mod0|auto_generated|divider|divider|op_6~6_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|op_6~6 .lut_mask = 16'h0F0F;
defparam \core2|Mod0|auto_generated|divider|divider|op_6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N10
cycloneii_lcell_comb \core2|Add1~0 (
// Equation(s):
// \core2|Add1~0_combout  = (\core2|Add0~0_combout  & (\core2|Mux7~1_combout  $ (VCC))) # (!\core2|Add0~0_combout  & (\core2|Mux7~1_combout  & VCC))
// \core2|Add1~1  = CARRY((\core2|Add0~0_combout  & \core2|Mux7~1_combout ))

	.dataa(\core2|Add0~0_combout ),
	.datab(\core2|Mux7~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|Add1~0_combout ),
	.cout(\core2|Add1~1 ));
// synopsys translate_off
defparam \core2|Add1~0 .lut_mask = 16'h6688;
defparam \core2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N8
cycloneii_lcell_comb \core2|Add3~2 (
// Equation(s):
// \core2|Add3~2_combout  = (\core2|q_j [1] & ((\core2|q_i [1] & (\core2|Add3~1  & VCC)) # (!\core2|q_i [1] & (!\core2|Add3~1 )))) # (!\core2|q_j [1] & ((\core2|q_i [1] & (!\core2|Add3~1 )) # (!\core2|q_i [1] & ((\core2|Add3~1 ) # (GND)))))
// \core2|Add3~3  = CARRY((\core2|q_j [1] & (!\core2|q_i [1] & !\core2|Add3~1 )) # (!\core2|q_j [1] & ((!\core2|Add3~1 ) # (!\core2|q_i [1]))))

	.dataa(\core2|q_j [1]),
	.datab(\core2|q_i [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add3~1 ),
	.combout(\core2|Add3~2_combout ),
	.cout(\core2|Add3~3 ));
// synopsys translate_off
defparam \core2|Add3~2 .lut_mask = 16'h9617;
defparam \core2|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N16
cycloneii_lcell_comb \core2|Add0~2 (
// Equation(s):
// \core2|Add0~2_combout  = (\core2|q_i [1] & ((\core2|j [1] & (\core2|Add0~1  & VCC)) # (!\core2|j [1] & (!\core2|Add0~1 )))) # (!\core2|q_i [1] & ((\core2|j [1] & (!\core2|Add0~1 )) # (!\core2|j [1] & ((\core2|Add0~1 ) # (GND)))))
// \core2|Add0~3  = CARRY((\core2|q_i [1] & (!\core2|j [1] & !\core2|Add0~1 )) # (!\core2|q_i [1] & ((!\core2|Add0~1 ) # (!\core2|j [1]))))

	.dataa(\core2|q_i [1]),
	.datab(\core2|j [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add0~1 ),
	.combout(\core2|Add0~2_combout ),
	.cout(\core2|Add0~3 ));
// synopsys translate_off
defparam \core2|Add0~2 .lut_mask = 16'h9617;
defparam \core2|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N12
cycloneii_lcell_comb \core2|Add1~2 (
// Equation(s):
// \core2|Add1~2_combout  = (\core2|Mux6~1_combout  & ((\core2|Add0~2_combout  & (\core2|Add1~1  & VCC)) # (!\core2|Add0~2_combout  & (!\core2|Add1~1 )))) # (!\core2|Mux6~1_combout  & ((\core2|Add0~2_combout  & (!\core2|Add1~1 )) # (!\core2|Add0~2_combout  & 
// ((\core2|Add1~1 ) # (GND)))))
// \core2|Add1~3  = CARRY((\core2|Mux6~1_combout  & (!\core2|Add0~2_combout  & !\core2|Add1~1 )) # (!\core2|Mux6~1_combout  & ((!\core2|Add1~1 ) # (!\core2|Add0~2_combout ))))

	.dataa(\core2|Mux6~1_combout ),
	.datab(\core2|Add0~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add1~1 ),
	.combout(\core2|Add1~2_combout ),
	.cout(\core2|Add1~3 ));
// synopsys translate_off
defparam \core2|Add1~2 .lut_mask = 16'h9617;
defparam \core2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N10
cycloneii_lcell_comb \core2|Add3~4 (
// Equation(s):
// \core2|Add3~4_combout  = ((\core2|q_i [2] $ (\core2|q_j [2] $ (!\core2|Add3~3 )))) # (GND)
// \core2|Add3~5  = CARRY((\core2|q_i [2] & ((\core2|q_j [2]) # (!\core2|Add3~3 ))) # (!\core2|q_i [2] & (\core2|q_j [2] & !\core2|Add3~3 )))

	.dataa(\core2|q_i [2]),
	.datab(\core2|q_j [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add3~3 ),
	.combout(\core2|Add3~4_combout ),
	.cout(\core2|Add3~5 ));
// synopsys translate_off
defparam \core2|Add3~4 .lut_mask = 16'h698E;
defparam \core2|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N18
cycloneii_lcell_comb \core2|Add0~4 (
// Equation(s):
// \core2|Add0~4_combout  = ((\core2|j [2] $ (\core2|q_i [2] $ (!\core2|Add0~3 )))) # (GND)
// \core2|Add0~5  = CARRY((\core2|j [2] & ((\core2|q_i [2]) # (!\core2|Add0~3 ))) # (!\core2|j [2] & (\core2|q_i [2] & !\core2|Add0~3 )))

	.dataa(\core2|j [2]),
	.datab(\core2|q_i [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add0~3 ),
	.combout(\core2|Add0~4_combout ),
	.cout(\core2|Add0~5 ));
// synopsys translate_off
defparam \core2|Add0~4 .lut_mask = 16'h698E;
defparam \core2|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N14
cycloneii_lcell_comb \core2|Add1~4 (
// Equation(s):
// \core2|Add1~4_combout  = ((\core2|Mux5~1_combout  $ (\core2|Add0~4_combout  $ (!\core2|Add1~3 )))) # (GND)
// \core2|Add1~5  = CARRY((\core2|Mux5~1_combout  & ((\core2|Add0~4_combout ) # (!\core2|Add1~3 ))) # (!\core2|Mux5~1_combout  & (\core2|Add0~4_combout  & !\core2|Add1~3 )))

	.dataa(\core2|Mux5~1_combout ),
	.datab(\core2|Add0~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add1~3 ),
	.combout(\core2|Add1~4_combout ),
	.cout(\core2|Add1~5 ));
// synopsys translate_off
defparam \core2|Add1~4 .lut_mask = 16'h698E;
defparam \core2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N12
cycloneii_lcell_comb \core2|Add3~6 (
// Equation(s):
// \core2|Add3~6_combout  = (\core2|q_j [3] & ((\core2|q_i [3] & (\core2|Add3~5  & VCC)) # (!\core2|q_i [3] & (!\core2|Add3~5 )))) # (!\core2|q_j [3] & ((\core2|q_i [3] & (!\core2|Add3~5 )) # (!\core2|q_i [3] & ((\core2|Add3~5 ) # (GND)))))
// \core2|Add3~7  = CARRY((\core2|q_j [3] & (!\core2|q_i [3] & !\core2|Add3~5 )) # (!\core2|q_j [3] & ((!\core2|Add3~5 ) # (!\core2|q_i [3]))))

	.dataa(\core2|q_j [3]),
	.datab(\core2|q_i [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add3~5 ),
	.combout(\core2|Add3~6_combout ),
	.cout(\core2|Add3~7 ));
// synopsys translate_off
defparam \core2|Add3~6 .lut_mask = 16'h9617;
defparam \core2|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N20
cycloneii_lcell_comb \core2|Add0~6 (
// Equation(s):
// \core2|Add0~6_combout  = (\core2|j [3] & ((\core2|q_i [3] & (\core2|Add0~5  & VCC)) # (!\core2|q_i [3] & (!\core2|Add0~5 )))) # (!\core2|j [3] & ((\core2|q_i [3] & (!\core2|Add0~5 )) # (!\core2|q_i [3] & ((\core2|Add0~5 ) # (GND)))))
// \core2|Add0~7  = CARRY((\core2|j [3] & (!\core2|q_i [3] & !\core2|Add0~5 )) # (!\core2|j [3] & ((!\core2|Add0~5 ) # (!\core2|q_i [3]))))

	.dataa(\core2|j [3]),
	.datab(\core2|q_i [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add0~5 ),
	.combout(\core2|Add0~6_combout ),
	.cout(\core2|Add0~7 ));
// synopsys translate_off
defparam \core2|Add0~6 .lut_mask = 16'h9617;
defparam \core2|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N16
cycloneii_lcell_comb \core2|Add1~6 (
// Equation(s):
// \core2|Add1~6_combout  = (\core2|Add0~6_combout  & ((\core2|Mux4~1_combout  & (\core2|Add1~5  & VCC)) # (!\core2|Mux4~1_combout  & (!\core2|Add1~5 )))) # (!\core2|Add0~6_combout  & ((\core2|Mux4~1_combout  & (!\core2|Add1~5 )) # (!\core2|Mux4~1_combout  & 
// ((\core2|Add1~5 ) # (GND)))))
// \core2|Add1~7  = CARRY((\core2|Add0~6_combout  & (!\core2|Mux4~1_combout  & !\core2|Add1~5 )) # (!\core2|Add0~6_combout  & ((!\core2|Add1~5 ) # (!\core2|Mux4~1_combout ))))

	.dataa(\core2|Add0~6_combout ),
	.datab(\core2|Mux4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add1~5 ),
	.combout(\core2|Add1~6_combout ),
	.cout(\core2|Add1~7 ));
// synopsys translate_off
defparam \core2|Add1~6 .lut_mask = 16'h9617;
defparam \core2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N14
cycloneii_lcell_comb \core2|Add3~8 (
// Equation(s):
// \core2|Add3~8_combout  = ((\core2|q_j [4] $ (\core2|q_i [4] $ (!\core2|Add3~7 )))) # (GND)
// \core2|Add3~9  = CARRY((\core2|q_j [4] & ((\core2|q_i [4]) # (!\core2|Add3~7 ))) # (!\core2|q_j [4] & (\core2|q_i [4] & !\core2|Add3~7 )))

	.dataa(\core2|q_j [4]),
	.datab(\core2|q_i [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add3~7 ),
	.combout(\core2|Add3~8_combout ),
	.cout(\core2|Add3~9 ));
// synopsys translate_off
defparam \core2|Add3~8 .lut_mask = 16'h698E;
defparam \core2|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N22
cycloneii_lcell_comb \core2|Add0~8 (
// Equation(s):
// \core2|Add0~8_combout  = ((\core2|q_i [4] $ (\core2|j [4] $ (!\core2|Add0~7 )))) # (GND)
// \core2|Add0~9  = CARRY((\core2|q_i [4] & ((\core2|j [4]) # (!\core2|Add0~7 ))) # (!\core2|q_i [4] & (\core2|j [4] & !\core2|Add0~7 )))

	.dataa(\core2|q_i [4]),
	.datab(\core2|j [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add0~7 ),
	.combout(\core2|Add0~8_combout ),
	.cout(\core2|Add0~9 ));
// synopsys translate_off
defparam \core2|Add0~8 .lut_mask = 16'h698E;
defparam \core2|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N18
cycloneii_lcell_comb \core2|Add1~8 (
// Equation(s):
// \core2|Add1~8_combout  = ((\core2|Mux3~1_combout  $ (\core2|Add0~8_combout  $ (!\core2|Add1~7 )))) # (GND)
// \core2|Add1~9  = CARRY((\core2|Mux3~1_combout  & ((\core2|Add0~8_combout ) # (!\core2|Add1~7 ))) # (!\core2|Mux3~1_combout  & (\core2|Add0~8_combout  & !\core2|Add1~7 )))

	.dataa(\core2|Mux3~1_combout ),
	.datab(\core2|Add0~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add1~7 ),
	.combout(\core2|Add1~8_combout ),
	.cout(\core2|Add1~9 ));
// synopsys translate_off
defparam \core2|Add1~8 .lut_mask = 16'h698E;
defparam \core2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N16
cycloneii_lcell_comb \core2|Add3~10 (
// Equation(s):
// \core2|Add3~10_combout  = (\core2|q_i [5] & ((\core2|q_j [5] & (\core2|Add3~9  & VCC)) # (!\core2|q_j [5] & (!\core2|Add3~9 )))) # (!\core2|q_i [5] & ((\core2|q_j [5] & (!\core2|Add3~9 )) # (!\core2|q_j [5] & ((\core2|Add3~9 ) # (GND)))))
// \core2|Add3~11  = CARRY((\core2|q_i [5] & (!\core2|q_j [5] & !\core2|Add3~9 )) # (!\core2|q_i [5] & ((!\core2|Add3~9 ) # (!\core2|q_j [5]))))

	.dataa(\core2|q_i [5]),
	.datab(\core2|q_j [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add3~9 ),
	.combout(\core2|Add3~10_combout ),
	.cout(\core2|Add3~11 ));
// synopsys translate_off
defparam \core2|Add3~10 .lut_mask = 16'h9617;
defparam \core2|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N24
cycloneii_lcell_comb \core2|Add0~10 (
// Equation(s):
// \core2|Add0~10_combout  = (\core2|j [5] & ((\core2|q_i [5] & (\core2|Add0~9  & VCC)) # (!\core2|q_i [5] & (!\core2|Add0~9 )))) # (!\core2|j [5] & ((\core2|q_i [5] & (!\core2|Add0~9 )) # (!\core2|q_i [5] & ((\core2|Add0~9 ) # (GND)))))
// \core2|Add0~11  = CARRY((\core2|j [5] & (!\core2|q_i [5] & !\core2|Add0~9 )) # (!\core2|j [5] & ((!\core2|Add0~9 ) # (!\core2|q_i [5]))))

	.dataa(\core2|j [5]),
	.datab(\core2|q_i [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add0~9 ),
	.combout(\core2|Add0~10_combout ),
	.cout(\core2|Add0~11 ));
// synopsys translate_off
defparam \core2|Add0~10 .lut_mask = 16'h9617;
defparam \core2|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N20
cycloneii_lcell_comb \core2|Add1~10 (
// Equation(s):
// \core2|Add1~10_combout  = (\core2|Mux2~1_combout  & ((\core2|Add0~10_combout  & (\core2|Add1~9  & VCC)) # (!\core2|Add0~10_combout  & (!\core2|Add1~9 )))) # (!\core2|Mux2~1_combout  & ((\core2|Add0~10_combout  & (!\core2|Add1~9 )) # 
// (!\core2|Add0~10_combout  & ((\core2|Add1~9 ) # (GND)))))
// \core2|Add1~11  = CARRY((\core2|Mux2~1_combout  & (!\core2|Add0~10_combout  & !\core2|Add1~9 )) # (!\core2|Mux2~1_combout  & ((!\core2|Add1~9 ) # (!\core2|Add0~10_combout ))))

	.dataa(\core2|Mux2~1_combout ),
	.datab(\core2|Add0~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add1~9 ),
	.combout(\core2|Add1~10_combout ),
	.cout(\core2|Add1~11 ));
// synopsys translate_off
defparam \core2|Add1~10 .lut_mask = 16'h9617;
defparam \core2|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N18
cycloneii_lcell_comb \core2|Add3~12 (
// Equation(s):
// \core2|Add3~12_combout  = ((\core2|q_j [6] $ (\core2|q_i [6] $ (!\core2|Add3~11 )))) # (GND)
// \core2|Add3~13  = CARRY((\core2|q_j [6] & ((\core2|q_i [6]) # (!\core2|Add3~11 ))) # (!\core2|q_j [6] & (\core2|q_i [6] & !\core2|Add3~11 )))

	.dataa(\core2|q_j [6]),
	.datab(\core2|q_i [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add3~11 ),
	.combout(\core2|Add3~12_combout ),
	.cout(\core2|Add3~13 ));
// synopsys translate_off
defparam \core2|Add3~12 .lut_mask = 16'h698E;
defparam \core2|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N26
cycloneii_lcell_comb \core2|Add0~12 (
// Equation(s):
// \core2|Add0~12_combout  = ((\core2|j [6] $ (\core2|q_i [6] $ (!\core2|Add0~11 )))) # (GND)
// \core2|Add0~13  = CARRY((\core2|j [6] & ((\core2|q_i [6]) # (!\core2|Add0~11 ))) # (!\core2|j [6] & (\core2|q_i [6] & !\core2|Add0~11 )))

	.dataa(\core2|j [6]),
	.datab(\core2|q_i [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add0~11 ),
	.combout(\core2|Add0~12_combout ),
	.cout(\core2|Add0~13 ));
// synopsys translate_off
defparam \core2|Add0~12 .lut_mask = 16'h698E;
defparam \core2|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N22
cycloneii_lcell_comb \core2|Add1~12 (
// Equation(s):
// \core2|Add1~12_combout  = ((\core2|Mux1~1_combout  $ (\core2|Add0~12_combout  $ (!\core2|Add1~11 )))) # (GND)
// \core2|Add1~13  = CARRY((\core2|Mux1~1_combout  & ((\core2|Add0~12_combout ) # (!\core2|Add1~11 ))) # (!\core2|Mux1~1_combout  & (\core2|Add0~12_combout  & !\core2|Add1~11 )))

	.dataa(\core2|Mux1~1_combout ),
	.datab(\core2|Add0~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add1~11 ),
	.combout(\core2|Add1~12_combout ),
	.cout(\core2|Add1~13 ));
// synopsys translate_off
defparam \core2|Add1~12 .lut_mask = 16'h698E;
defparam \core2|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N20
cycloneii_lcell_comb \core2|Add3~14 (
// Equation(s):
// \core2|Add3~14_combout  = \core2|q_i [7] $ (\core2|Add3~13  $ (\core2|q_j [7]))

	.dataa(vcc),
	.datab(\core2|q_i [7]),
	.datac(vcc),
	.datad(\core2|q_j [7]),
	.cin(\core2|Add3~13 ),
	.combout(\core2|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Add3~14 .lut_mask = 16'hC33C;
defparam \core2|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N28
cycloneii_lcell_comb \core2|Add0~14 (
// Equation(s):
// \core2|Add0~14_combout  = \core2|q_i [7] $ (\core2|Add0~13  $ (\core2|j [7]))

	.dataa(\core2|q_i [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(\core2|j [7]),
	.cin(\core2|Add0~13 ),
	.combout(\core2|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Add0~14 .lut_mask = 16'hA55A;
defparam \core2|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N24
cycloneii_lcell_comb \core2|Add1~14 (
// Equation(s):
// \core2|Add1~14_combout  = \core2|Add0~14_combout  $ (\core2|Add1~13  $ (\core2|Mux0~1_combout ))

	.dataa(vcc),
	.datab(\core2|Add0~14_combout ),
	.datac(vcc),
	.datad(\core2|Mux0~1_combout ),
	.cin(\core2|Add1~13 ),
	.combout(\core2|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Add1~14 .lut_mask = 16'hC33C;
defparam \core2|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(vcc),
	.datab(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h33CC;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 (
	.dataa(vcc),
	.datab(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ),
	.cout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ));
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 .lut_mask = 16'h3C3F;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 (
	.dataa(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.cout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ));
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .lut_mask = 16'hA50A;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 (
	.dataa(vcc),
	.datab(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.cout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ));
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .lut_mask = 16'h3C3F;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .lut_mask = 16'hF00F;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N8
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|op_1~0 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|op_1~0_combout  = \core3|i [5] $ (VCC)
// \core3|Mod0|auto_generated|divider|divider|op_1~1  = CARRY(\core3|i [5])

	.dataa(vcc),
	.datab(\core3|i [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|Mod0|auto_generated|divider|divider|op_1~0_combout ),
	.cout(\core3|Mod0|auto_generated|divider|divider|op_1~1 ));
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|op_1~0 .lut_mask = 16'h33CC;
defparam \core3|Mod0|auto_generated|divider|divider|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N10
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|op_1~2 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|op_1~2_combout  = (\core3|Mod0|auto_generated|divider|divider|StageOut[3]~33_combout  & (!\core3|Mod0|auto_generated|divider|divider|op_1~1 )) # (!\core3|Mod0|auto_generated|divider|divider|StageOut[3]~33_combout 
//  & ((\core3|Mod0|auto_generated|divider|divider|op_1~1 ) # (GND)))
// \core3|Mod0|auto_generated|divider|divider|op_1~3  = CARRY((!\core3|Mod0|auto_generated|divider|divider|op_1~1 ) # (!\core3|Mod0|auto_generated|divider|divider|StageOut[3]~33_combout ))

	.dataa(vcc),
	.datab(\core3|Mod0|auto_generated|divider|divider|StageOut[3]~33_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Mod0|auto_generated|divider|divider|op_1~1 ),
	.combout(\core3|Mod0|auto_generated|divider|divider|op_1~2_combout ),
	.cout(\core3|Mod0|auto_generated|divider|divider|op_1~3 ));
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|op_1~2 .lut_mask = 16'h3C3F;
defparam \core3|Mod0|auto_generated|divider|divider|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N12
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|op_2~0 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|op_2~0_combout  = \core3|i [4] $ (VCC)
// \core3|Mod0|auto_generated|divider|divider|op_2~1  = CARRY(\core3|i [4])

	.dataa(\core3|i [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|Mod0|auto_generated|divider|divider|op_2~0_combout ),
	.cout(\core3|Mod0|auto_generated|divider|divider|op_2~1 ));
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|op_2~0 .lut_mask = 16'h55AA;
defparam \core3|Mod0|auto_generated|divider|divider|op_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N14
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|op_2~2 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|op_2~2_combout  = (\core3|Mod0|auto_generated|divider|divider|StageOut[6]~37_combout  & (((!\core3|Mod0|auto_generated|divider|divider|op_2~1 )))) # 
// (!\core3|Mod0|auto_generated|divider|divider|StageOut[6]~37_combout  & ((\core3|Mod0|auto_generated|divider|divider|StageOut[6]~36_combout  & (!\core3|Mod0|auto_generated|divider|divider|op_2~1 )) # 
// (!\core3|Mod0|auto_generated|divider|divider|StageOut[6]~36_combout  & ((\core3|Mod0|auto_generated|divider|divider|op_2~1 ) # (GND)))))
// \core3|Mod0|auto_generated|divider|divider|op_2~3  = CARRY(((!\core3|Mod0|auto_generated|divider|divider|StageOut[6]~37_combout  & !\core3|Mod0|auto_generated|divider|divider|StageOut[6]~36_combout )) # (!\core3|Mod0|auto_generated|divider|divider|op_2~1 
// ))

	.dataa(\core3|Mod0|auto_generated|divider|divider|StageOut[6]~37_combout ),
	.datab(\core3|Mod0|auto_generated|divider|divider|StageOut[6]~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Mod0|auto_generated|divider|divider|op_2~1 ),
	.combout(\core3|Mod0|auto_generated|divider|divider|op_2~2_combout ),
	.cout(\core3|Mod0|auto_generated|divider|divider|op_2~3 ));
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|op_2~2 .lut_mask = 16'h1E1F;
defparam \core3|Mod0|auto_generated|divider|divider|op_2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N0
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|op_3~0 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|op_3~0_combout  = \core3|i [3] $ (VCC)
// \core3|Mod0|auto_generated|divider|divider|op_3~1  = CARRY(\core3|i [3])

	.dataa(\core3|i [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|Mod0|auto_generated|divider|divider|op_3~0_combout ),
	.cout(\core3|Mod0|auto_generated|divider|divider|op_3~1 ));
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|op_3~0 .lut_mask = 16'h55AA;
defparam \core3|Mod0|auto_generated|divider|divider|op_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N2
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|op_3~2 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|op_3~2_combout  = (\core3|Mod0|auto_generated|divider|divider|StageOut[9]~40_combout  & (((!\core3|Mod0|auto_generated|divider|divider|op_3~1 )))) # 
// (!\core3|Mod0|auto_generated|divider|divider|StageOut[9]~40_combout  & ((\core3|Mod0|auto_generated|divider|divider|StageOut[9]~39_combout  & (!\core3|Mod0|auto_generated|divider|divider|op_3~1 )) # 
// (!\core3|Mod0|auto_generated|divider|divider|StageOut[9]~39_combout  & ((\core3|Mod0|auto_generated|divider|divider|op_3~1 ) # (GND)))))
// \core3|Mod0|auto_generated|divider|divider|op_3~3  = CARRY(((!\core3|Mod0|auto_generated|divider|divider|StageOut[9]~40_combout  & !\core3|Mod0|auto_generated|divider|divider|StageOut[9]~39_combout )) # (!\core3|Mod0|auto_generated|divider|divider|op_3~1 
// ))

	.dataa(\core3|Mod0|auto_generated|divider|divider|StageOut[9]~40_combout ),
	.datab(\core3|Mod0|auto_generated|divider|divider|StageOut[9]~39_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Mod0|auto_generated|divider|divider|op_3~1 ),
	.combout(\core3|Mod0|auto_generated|divider|divider|op_3~2_combout ),
	.cout(\core3|Mod0|auto_generated|divider|divider|op_3~3 ));
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|op_3~2 .lut_mask = 16'h1E1F;
defparam \core3|Mod0|auto_generated|divider|divider|op_3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N0
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|op_4~0 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|op_4~0_combout  = \core3|i [2] $ (VCC)
// \core3|Mod0|auto_generated|divider|divider|op_4~1  = CARRY(\core3|i [2])

	.dataa(\core3|i [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|Mod0|auto_generated|divider|divider|op_4~0_combout ),
	.cout(\core3|Mod0|auto_generated|divider|divider|op_4~1 ));
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|op_4~0 .lut_mask = 16'h55AA;
defparam \core3|Mod0|auto_generated|divider|divider|op_4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N2
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|op_4~2 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|op_4~2_combout  = (\core3|Mod0|auto_generated|divider|divider|StageOut[12]~43_combout  & (((!\core3|Mod0|auto_generated|divider|divider|op_4~1 )))) # 
// (!\core3|Mod0|auto_generated|divider|divider|StageOut[12]~43_combout  & ((\core3|Mod0|auto_generated|divider|divider|StageOut[12]~42_combout  & (!\core3|Mod0|auto_generated|divider|divider|op_4~1 )) # 
// (!\core3|Mod0|auto_generated|divider|divider|StageOut[12]~42_combout  & ((\core3|Mod0|auto_generated|divider|divider|op_4~1 ) # (GND)))))
// \core3|Mod0|auto_generated|divider|divider|op_4~3  = CARRY(((!\core3|Mod0|auto_generated|divider|divider|StageOut[12]~43_combout  & !\core3|Mod0|auto_generated|divider|divider|StageOut[12]~42_combout )) # 
// (!\core3|Mod0|auto_generated|divider|divider|op_4~1 ))

	.dataa(\core3|Mod0|auto_generated|divider|divider|StageOut[12]~43_combout ),
	.datab(\core3|Mod0|auto_generated|divider|divider|StageOut[12]~42_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Mod0|auto_generated|divider|divider|op_4~1 ),
	.combout(\core3|Mod0|auto_generated|divider|divider|op_4~2_combout ),
	.cout(\core3|Mod0|auto_generated|divider|divider|op_4~3 ));
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|op_4~2 .lut_mask = 16'h1E1F;
defparam \core3|Mod0|auto_generated|divider|divider|op_4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N6
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|op_6~2 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|op_6~2_combout  = (\core3|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout  & (((!\core3|Mod0|auto_generated|divider|divider|op_6~1 )))) # 
// (!\core3|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout  & ((\core3|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout  & (!\core3|Mod0|auto_generated|divider|divider|op_6~1 )) # 
// (!\core3|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout  & ((\core3|Mod0|auto_generated|divider|divider|op_6~1 ) # (GND)))))
// \core3|Mod0|auto_generated|divider|divider|op_6~3  = CARRY(((!\core3|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout  & !\core3|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout )) # 
// (!\core3|Mod0|auto_generated|divider|divider|op_6~1 ))

	.dataa(\core3|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout ),
	.datab(\core3|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Mod0|auto_generated|divider|divider|op_6~1 ),
	.combout(\core3|Mod0|auto_generated|divider|divider|op_6~2_combout ),
	.cout(\core3|Mod0|auto_generated|divider|divider|op_6~3 ));
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|op_6~2 .lut_mask = 16'h1E1F;
defparam \core3|Mod0|auto_generated|divider|divider|op_6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N16
cycloneii_lcell_comb \core3|Add1~0 (
// Equation(s):
// \core3|Add1~0_combout  = (\core3|Mux7~1_combout  & (\core3|Add0~0_combout  $ (VCC))) # (!\core3|Mux7~1_combout  & (\core3|Add0~0_combout  & VCC))
// \core3|Add1~1  = CARRY((\core3|Mux7~1_combout  & \core3|Add0~0_combout ))

	.dataa(\core3|Mux7~1_combout ),
	.datab(\core3|Add0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|Add1~0_combout ),
	.cout(\core3|Add1~1 ));
// synopsys translate_off
defparam \core3|Add1~0 .lut_mask = 16'h6688;
defparam \core3|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneii_lcell_comb \core3|Add0~2 (
// Equation(s):
// \core3|Add0~2_combout  = (\core3|j [1] & ((\core3|q_i [1] & (\core3|Add0~1  & VCC)) # (!\core3|q_i [1] & (!\core3|Add0~1 )))) # (!\core3|j [1] & ((\core3|q_i [1] & (!\core3|Add0~1 )) # (!\core3|q_i [1] & ((\core3|Add0~1 ) # (GND)))))
// \core3|Add0~3  = CARRY((\core3|j [1] & (!\core3|q_i [1] & !\core3|Add0~1 )) # (!\core3|j [1] & ((!\core3|Add0~1 ) # (!\core3|q_i [1]))))

	.dataa(\core3|j [1]),
	.datab(\core3|q_i [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add0~1 ),
	.combout(\core3|Add0~2_combout ),
	.cout(\core3|Add0~3 ));
// synopsys translate_off
defparam \core3|Add0~2 .lut_mask = 16'h9617;
defparam \core3|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N12
cycloneii_lcell_comb \core3|Add3~4 (
// Equation(s):
// \core3|Add3~4_combout  = ((\core3|q_j [2] $ (\core3|q_i [2] $ (!\core3|Add3~3 )))) # (GND)
// \core3|Add3~5  = CARRY((\core3|q_j [2] & ((\core3|q_i [2]) # (!\core3|Add3~3 ))) # (!\core3|q_j [2] & (\core3|q_i [2] & !\core3|Add3~3 )))

	.dataa(\core3|q_j [2]),
	.datab(\core3|q_i [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add3~3 ),
	.combout(\core3|Add3~4_combout ),
	.cout(\core3|Add3~5 ));
// synopsys translate_off
defparam \core3|Add3~4 .lut_mask = 16'h698E;
defparam \core3|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneii_lcell_comb \core3|Add0~4 (
// Equation(s):
// \core3|Add0~4_combout  = ((\core3|j [2] $ (\core3|q_i [2] $ (!\core3|Add0~3 )))) # (GND)
// \core3|Add0~5  = CARRY((\core3|j [2] & ((\core3|q_i [2]) # (!\core3|Add0~3 ))) # (!\core3|j [2] & (\core3|q_i [2] & !\core3|Add0~3 )))

	.dataa(\core3|j [2]),
	.datab(\core3|q_i [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add0~3 ),
	.combout(\core3|Add0~4_combout ),
	.cout(\core3|Add0~5 ));
// synopsys translate_off
defparam \core3|Add0~4 .lut_mask = 16'h698E;
defparam \core3|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N20
cycloneii_lcell_comb \core3|Add1~4 (
// Equation(s):
// \core3|Add1~4_combout  = ((\core3|Add0~4_combout  $ (\core3|Mux5~1_combout  $ (!\core3|Add1~3 )))) # (GND)
// \core3|Add1~5  = CARRY((\core3|Add0~4_combout  & ((\core3|Mux5~1_combout ) # (!\core3|Add1~3 ))) # (!\core3|Add0~4_combout  & (\core3|Mux5~1_combout  & !\core3|Add1~3 )))

	.dataa(\core3|Add0~4_combout ),
	.datab(\core3|Mux5~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add1~3 ),
	.combout(\core3|Add1~4_combout ),
	.cout(\core3|Add1~5 ));
// synopsys translate_off
defparam \core3|Add1~4 .lut_mask = 16'h698E;
defparam \core3|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneii_lcell_comb \core3|Add0~6 (
// Equation(s):
// \core3|Add0~6_combout  = (\core3|j [3] & ((\core3|q_i [3] & (\core3|Add0~5  & VCC)) # (!\core3|q_i [3] & (!\core3|Add0~5 )))) # (!\core3|j [3] & ((\core3|q_i [3] & (!\core3|Add0~5 )) # (!\core3|q_i [3] & ((\core3|Add0~5 ) # (GND)))))
// \core3|Add0~7  = CARRY((\core3|j [3] & (!\core3|q_i [3] & !\core3|Add0~5 )) # (!\core3|j [3] & ((!\core3|Add0~5 ) # (!\core3|q_i [3]))))

	.dataa(\core3|j [3]),
	.datab(\core3|q_i [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add0~5 ),
	.combout(\core3|Add0~6_combout ),
	.cout(\core3|Add0~7 ));
// synopsys translate_off
defparam \core3|Add0~6 .lut_mask = 16'h9617;
defparam \core3|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N16
cycloneii_lcell_comb \core3|Add3~8 (
// Equation(s):
// \core3|Add3~8_combout  = ((\core3|q_i [4] $ (\core3|q_j [4] $ (!\core3|Add3~7 )))) # (GND)
// \core3|Add3~9  = CARRY((\core3|q_i [4] & ((\core3|q_j [4]) # (!\core3|Add3~7 ))) # (!\core3|q_i [4] & (\core3|q_j [4] & !\core3|Add3~7 )))

	.dataa(\core3|q_i [4]),
	.datab(\core3|q_j [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add3~7 ),
	.combout(\core3|Add3~8_combout ),
	.cout(\core3|Add3~9 ));
// synopsys translate_off
defparam \core3|Add3~8 .lut_mask = 16'h698E;
defparam \core3|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N14
cycloneii_lcell_comb \core3|Add0~8 (
// Equation(s):
// \core3|Add0~8_combout  = ((\core3|q_i [4] $ (\core3|j [4] $ (!\core3|Add0~7 )))) # (GND)
// \core3|Add0~9  = CARRY((\core3|q_i [4] & ((\core3|j [4]) # (!\core3|Add0~7 ))) # (!\core3|q_i [4] & (\core3|j [4] & !\core3|Add0~7 )))

	.dataa(\core3|q_i [4]),
	.datab(\core3|j [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add0~7 ),
	.combout(\core3|Add0~8_combout ),
	.cout(\core3|Add0~9 ));
// synopsys translate_off
defparam \core3|Add0~8 .lut_mask = 16'h698E;
defparam \core3|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N18
cycloneii_lcell_comb \core3|Add3~10 (
// Equation(s):
// \core3|Add3~10_combout  = (\core3|q_j [5] & ((\core3|q_i [5] & (\core3|Add3~9  & VCC)) # (!\core3|q_i [5] & (!\core3|Add3~9 )))) # (!\core3|q_j [5] & ((\core3|q_i [5] & (!\core3|Add3~9 )) # (!\core3|q_i [5] & ((\core3|Add3~9 ) # (GND)))))
// \core3|Add3~11  = CARRY((\core3|q_j [5] & (!\core3|q_i [5] & !\core3|Add3~9 )) # (!\core3|q_j [5] & ((!\core3|Add3~9 ) # (!\core3|q_i [5]))))

	.dataa(\core3|q_j [5]),
	.datab(\core3|q_i [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add3~9 ),
	.combout(\core3|Add3~10_combout ),
	.cout(\core3|Add3~11 ));
// synopsys translate_off
defparam \core3|Add3~10 .lut_mask = 16'h9617;
defparam \core3|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N10
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14 (
	.dataa(vcc),
	.datab(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13 ),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14 .lut_mask = 16'hC3C3;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N2
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(vcc),
	.datab(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h33CC;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N4
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 (
	.dataa(vcc),
	.datab(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ),
	.cout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ));
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 .lut_mask = 16'h3C3F;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N6
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 (
	.dataa(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.cout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ));
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .lut_mask = 16'hA50A;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N8
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 (
	.dataa(vcc),
	.datab(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.cout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ));
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .lut_mask = 16'h3C3F;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N10
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .lut_mask = 16'hF00F;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N14
cycloneii_lcell_comb \core4|Add0~0 (
// Equation(s):
// \core4|Add0~0_combout  = (\core4|q_i [0] & (\core4|j [0] $ (VCC))) # (!\core4|q_i [0] & (\core4|j [0] & VCC))
// \core4|Add0~1  = CARRY((\core4|q_i [0] & \core4|j [0]))

	.dataa(\core4|q_i [0]),
	.datab(\core4|j [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|Add0~0_combout ),
	.cout(\core4|Add0~1 ));
// synopsys translate_off
defparam \core4|Add0~0 .lut_mask = 16'h6688;
defparam \core4|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N22
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|op_2~0 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|op_2~0_combout  = \core4|i [4] $ (VCC)
// \core4|Mod0|auto_generated|divider|divider|op_2~1  = CARRY(\core4|i [4])

	.dataa(vcc),
	.datab(\core4|i [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|Mod0|auto_generated|divider|divider|op_2~0_combout ),
	.cout(\core4|Mod0|auto_generated|divider|divider|op_2~1 ));
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|op_2~0 .lut_mask = 16'h33CC;
defparam \core4|Mod0|auto_generated|divider|divider|op_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N24
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|op_2~2 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|op_2~2_combout  = (\core4|Mod0|auto_generated|divider|divider|StageOut[6]~37_combout  & (((!\core4|Mod0|auto_generated|divider|divider|op_2~1 )))) # 
// (!\core4|Mod0|auto_generated|divider|divider|StageOut[6]~37_combout  & ((\core4|Mod0|auto_generated|divider|divider|StageOut[6]~36_combout  & (!\core4|Mod0|auto_generated|divider|divider|op_2~1 )) # 
// (!\core4|Mod0|auto_generated|divider|divider|StageOut[6]~36_combout  & ((\core4|Mod0|auto_generated|divider|divider|op_2~1 ) # (GND)))))
// \core4|Mod0|auto_generated|divider|divider|op_2~3  = CARRY(((!\core4|Mod0|auto_generated|divider|divider|StageOut[6]~37_combout  & !\core4|Mod0|auto_generated|divider|divider|StageOut[6]~36_combout )) # (!\core4|Mod0|auto_generated|divider|divider|op_2~1 
// ))

	.dataa(\core4|Mod0|auto_generated|divider|divider|StageOut[6]~37_combout ),
	.datab(\core4|Mod0|auto_generated|divider|divider|StageOut[6]~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Mod0|auto_generated|divider|divider|op_2~1 ),
	.combout(\core4|Mod0|auto_generated|divider|divider|op_2~2_combout ),
	.cout(\core4|Mod0|auto_generated|divider|divider|op_2~3 ));
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|op_2~2 .lut_mask = 16'h1E1F;
defparam \core4|Mod0|auto_generated|divider|divider|op_2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N8
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|op_4~2 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|op_4~2_combout  = (\core4|Mod0|auto_generated|divider|divider|StageOut[12]~43_combout  & (((!\core4|Mod0|auto_generated|divider|divider|op_4~1 )))) # 
// (!\core4|Mod0|auto_generated|divider|divider|StageOut[12]~43_combout  & ((\core4|Mod0|auto_generated|divider|divider|StageOut[12]~42_combout  & (!\core4|Mod0|auto_generated|divider|divider|op_4~1 )) # 
// (!\core4|Mod0|auto_generated|divider|divider|StageOut[12]~42_combout  & ((\core4|Mod0|auto_generated|divider|divider|op_4~1 ) # (GND)))))
// \core4|Mod0|auto_generated|divider|divider|op_4~3  = CARRY(((!\core4|Mod0|auto_generated|divider|divider|StageOut[12]~43_combout  & !\core4|Mod0|auto_generated|divider|divider|StageOut[12]~42_combout )) # 
// (!\core4|Mod0|auto_generated|divider|divider|op_4~1 ))

	.dataa(\core4|Mod0|auto_generated|divider|divider|StageOut[12]~43_combout ),
	.datab(\core4|Mod0|auto_generated|divider|divider|StageOut[12]~42_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Mod0|auto_generated|divider|divider|op_4~1 ),
	.combout(\core4|Mod0|auto_generated|divider|divider|op_4~2_combout ),
	.cout(\core4|Mod0|auto_generated|divider|divider|op_4~3 ));
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|op_4~2 .lut_mask = 16'h1E1F;
defparam \core4|Mod0|auto_generated|divider|divider|op_4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N20
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|op_5~2 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|op_5~2_combout  = (\core4|Mod0|auto_generated|divider|divider|StageOut[15]~46_combout  & (((!\core4|Mod0|auto_generated|divider|divider|op_5~1 )))) # 
// (!\core4|Mod0|auto_generated|divider|divider|StageOut[15]~46_combout  & ((\core4|Mod0|auto_generated|divider|divider|StageOut[15]~45_combout  & (!\core4|Mod0|auto_generated|divider|divider|op_5~1 )) # 
// (!\core4|Mod0|auto_generated|divider|divider|StageOut[15]~45_combout  & ((\core4|Mod0|auto_generated|divider|divider|op_5~1 ) # (GND)))))
// \core4|Mod0|auto_generated|divider|divider|op_5~3  = CARRY(((!\core4|Mod0|auto_generated|divider|divider|StageOut[15]~46_combout  & !\core4|Mod0|auto_generated|divider|divider|StageOut[15]~45_combout )) # 
// (!\core4|Mod0|auto_generated|divider|divider|op_5~1 ))

	.dataa(\core4|Mod0|auto_generated|divider|divider|StageOut[15]~46_combout ),
	.datab(\core4|Mod0|auto_generated|divider|divider|StageOut[15]~45_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Mod0|auto_generated|divider|divider|op_5~1 ),
	.combout(\core4|Mod0|auto_generated|divider|divider|op_5~2_combout ),
	.cout(\core4|Mod0|auto_generated|divider|divider|op_5~3 ));
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|op_5~2 .lut_mask = 16'h1E1F;
defparam \core4|Mod0|auto_generated|divider|divider|op_5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N12
cycloneii_lcell_comb \core4|Add3~2 (
// Equation(s):
// \core4|Add3~2_combout  = (\core4|q_i [1] & ((\core4|q_j [1] & (\core4|Add3~1  & VCC)) # (!\core4|q_j [1] & (!\core4|Add3~1 )))) # (!\core4|q_i [1] & ((\core4|q_j [1] & (!\core4|Add3~1 )) # (!\core4|q_j [1] & ((\core4|Add3~1 ) # (GND)))))
// \core4|Add3~3  = CARRY((\core4|q_i [1] & (!\core4|q_j [1] & !\core4|Add3~1 )) # (!\core4|q_i [1] & ((!\core4|Add3~1 ) # (!\core4|q_j [1]))))

	.dataa(\core4|q_i [1]),
	.datab(\core4|q_j [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add3~1 ),
	.combout(\core4|Add3~2_combout ),
	.cout(\core4|Add3~3 ));
// synopsys translate_off
defparam \core4|Add3~2 .lut_mask = 16'h9617;
defparam \core4|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N6
cycloneii_lcell_comb \core4|Add1~2 (
// Equation(s):
// \core4|Add1~2_combout  = (\core4|Mux6~1_combout  & ((\core4|Add0~2_combout  & (\core4|Add1~1  & VCC)) # (!\core4|Add0~2_combout  & (!\core4|Add1~1 )))) # (!\core4|Mux6~1_combout  & ((\core4|Add0~2_combout  & (!\core4|Add1~1 )) # (!\core4|Add0~2_combout  & 
// ((\core4|Add1~1 ) # (GND)))))
// \core4|Add1~3  = CARRY((\core4|Mux6~1_combout  & (!\core4|Add0~2_combout  & !\core4|Add1~1 )) # (!\core4|Mux6~1_combout  & ((!\core4|Add1~1 ) # (!\core4|Add0~2_combout ))))

	.dataa(\core4|Mux6~1_combout ),
	.datab(\core4|Add0~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add1~1 ),
	.combout(\core4|Add1~2_combout ),
	.cout(\core4|Add1~3 ));
// synopsys translate_off
defparam \core4|Add1~2 .lut_mask = 16'h9617;
defparam \core4|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N14
cycloneii_lcell_comb \core4|Add3~4 (
// Equation(s):
// \core4|Add3~4_combout  = ((\core4|q_j [2] $ (\core4|q_i [2] $ (!\core4|Add3~3 )))) # (GND)
// \core4|Add3~5  = CARRY((\core4|q_j [2] & ((\core4|q_i [2]) # (!\core4|Add3~3 ))) # (!\core4|q_j [2] & (\core4|q_i [2] & !\core4|Add3~3 )))

	.dataa(\core4|q_j [2]),
	.datab(\core4|q_i [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add3~3 ),
	.combout(\core4|Add3~4_combout ),
	.cout(\core4|Add3~5 ));
// synopsys translate_off
defparam \core4|Add3~4 .lut_mask = 16'h698E;
defparam \core4|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N16
cycloneii_lcell_comb \core4|Add3~6 (
// Equation(s):
// \core4|Add3~6_combout  = (\core4|q_j [3] & ((\core4|q_i [3] & (\core4|Add3~5  & VCC)) # (!\core4|q_i [3] & (!\core4|Add3~5 )))) # (!\core4|q_j [3] & ((\core4|q_i [3] & (!\core4|Add3~5 )) # (!\core4|q_i [3] & ((\core4|Add3~5 ) # (GND)))))
// \core4|Add3~7  = CARRY((\core4|q_j [3] & (!\core4|q_i [3] & !\core4|Add3~5 )) # (!\core4|q_j [3] & ((!\core4|Add3~5 ) # (!\core4|q_i [3]))))

	.dataa(\core4|q_j [3]),
	.datab(\core4|q_i [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add3~5 ),
	.combout(\core4|Add3~6_combout ),
	.cout(\core4|Add3~7 ));
// synopsys translate_off
defparam \core4|Add3~6 .lut_mask = 16'h9617;
defparam \core4|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N10
cycloneii_lcell_comb \core4|Add1~6 (
// Equation(s):
// \core4|Add1~6_combout  = (\core4|Add0~6_combout  & ((\core4|Mux4~1_combout  & (\core4|Add1~5  & VCC)) # (!\core4|Mux4~1_combout  & (!\core4|Add1~5 )))) # (!\core4|Add0~6_combout  & ((\core4|Mux4~1_combout  & (!\core4|Add1~5 )) # (!\core4|Mux4~1_combout  & 
// ((\core4|Add1~5 ) # (GND)))))
// \core4|Add1~7  = CARRY((\core4|Add0~6_combout  & (!\core4|Mux4~1_combout  & !\core4|Add1~5 )) # (!\core4|Add0~6_combout  & ((!\core4|Add1~5 ) # (!\core4|Mux4~1_combout ))))

	.dataa(\core4|Add0~6_combout ),
	.datab(\core4|Mux4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add1~5 ),
	.combout(\core4|Add1~6_combout ),
	.cout(\core4|Add1~7 ));
// synopsys translate_off
defparam \core4|Add1~6 .lut_mask = 16'h9617;
defparam \core4|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cycloneii_lcell_comb \core4|Add3~8 (
// Equation(s):
// \core4|Add3~8_combout  = ((\core4|q_j [4] $ (\core4|q_i [4] $ (!\core4|Add3~7 )))) # (GND)
// \core4|Add3~9  = CARRY((\core4|q_j [4] & ((\core4|q_i [4]) # (!\core4|Add3~7 ))) # (!\core4|q_j [4] & (\core4|q_i [4] & !\core4|Add3~7 )))

	.dataa(\core4|q_j [4]),
	.datab(\core4|q_i [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add3~7 ),
	.combout(\core4|Add3~8_combout ),
	.cout(\core4|Add3~9 ));
// synopsys translate_off
defparam \core4|Add3~8 .lut_mask = 16'h698E;
defparam \core4|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N12
cycloneii_lcell_comb \core4|Add1~8 (
// Equation(s):
// \core4|Add1~8_combout  = ((\core4|Mux3~1_combout  $ (\core4|Add0~8_combout  $ (!\core4|Add1~7 )))) # (GND)
// \core4|Add1~9  = CARRY((\core4|Mux3~1_combout  & ((\core4|Add0~8_combout ) # (!\core4|Add1~7 ))) # (!\core4|Mux3~1_combout  & (\core4|Add0~8_combout  & !\core4|Add1~7 )))

	.dataa(\core4|Mux3~1_combout ),
	.datab(\core4|Add0~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add1~7 ),
	.combout(\core4|Add1~8_combout ),
	.cout(\core4|Add1~9 ));
// synopsys translate_off
defparam \core4|Add1~8 .lut_mask = 16'h698E;
defparam \core4|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
cycloneii_lcell_comb \core4|Add3~10 (
// Equation(s):
// \core4|Add3~10_combout  = (\core4|q_j [5] & ((\core4|q_i [5] & (\core4|Add3~9  & VCC)) # (!\core4|q_i [5] & (!\core4|Add3~9 )))) # (!\core4|q_j [5] & ((\core4|q_i [5] & (!\core4|Add3~9 )) # (!\core4|q_i [5] & ((\core4|Add3~9 ) # (GND)))))
// \core4|Add3~11  = CARRY((\core4|q_j [5] & (!\core4|q_i [5] & !\core4|Add3~9 )) # (!\core4|q_j [5] & ((!\core4|Add3~9 ) # (!\core4|q_i [5]))))

	.dataa(\core4|q_j [5]),
	.datab(\core4|q_i [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add3~9 ),
	.combout(\core4|Add3~10_combout ),
	.cout(\core4|Add3~11 ));
// synopsys translate_off
defparam \core4|Add3~10 .lut_mask = 16'h9617;
defparam \core4|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cycloneii_lcell_comb \core4|Add3~12 (
// Equation(s):
// \core4|Add3~12_combout  = ((\core4|q_i [6] $ (\core4|q_j [6] $ (!\core4|Add3~11 )))) # (GND)
// \core4|Add3~13  = CARRY((\core4|q_i [6] & ((\core4|q_j [6]) # (!\core4|Add3~11 ))) # (!\core4|q_i [6] & (\core4|q_j [6] & !\core4|Add3~11 )))

	.dataa(\core4|q_i [6]),
	.datab(\core4|q_j [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add3~11 ),
	.combout(\core4|Add3~12_combout ),
	.cout(\core4|Add3~13 ));
// synopsys translate_off
defparam \core4|Add3~12 .lut_mask = 16'h698E;
defparam \core4|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N24
cycloneii_lcell_comb \core4|Add3~14 (
// Equation(s):
// \core4|Add3~14_combout  = \core4|q_i [7] $ (\core4|Add3~13  $ (\core4|q_j [7]))

	.dataa(\core4|q_i [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(\core4|q_j [7]),
	.cin(\core4|Add3~13 ),
	.combout(\core4|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Add3~14 .lut_mask = 16'hA55A;
defparam \core4|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 (
	.dataa(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.cout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ));
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .lut_mask = 16'hA50A;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y20_N25
cycloneii_lcell_ff \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.aclr(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]));

// Location: LCFF_X22_Y20_N23
cycloneii_lcell_ff \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.aclr(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]));

// Location: LCFF_X22_Y20_N11
cycloneii_lcell_ff \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]));

// Location: LCFF_X17_Y20_N5
cycloneii_lcell_ff \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]));

// Location: LCFF_X24_Y20_N29
cycloneii_lcell_ff \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ));

// Location: LCCOMB_X24_Y20_N22
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .lut_mask = 16'hFE04;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N16
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datac(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datad(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .lut_mask = 16'hF3C0;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N5
cycloneii_lcell_ff \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ));

// Location: LCFF_X24_Y17_N1
cycloneii_lcell_ff \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]));

// Location: LCFF_X24_Y17_N19
cycloneii_lcell_ff \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]));

// Location: LCFF_X24_Y17_N17
cycloneii_lcell_ff \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]));

// Location: LCFF_X24_Y17_N29
cycloneii_lcell_ff \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]));

// Location: LCFF_X17_Y18_N13
cycloneii_lcell_ff \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ));

// Location: LCFF_X20_Y16_N17
cycloneii_lcell_ff \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ));

// Location: LCFF_X23_Y16_N7
cycloneii_lcell_ff \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.aclr(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]));

// Location: LCFF_X23_Y16_N29
cycloneii_lcell_ff \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.aclr(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]));

// Location: LCFF_X24_Y16_N21
cycloneii_lcell_ff \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ));

// Location: LCFF_X20_Y18_N19
cycloneii_lcell_ff \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ));

// Location: LCFF_X27_Y14_N13
cycloneii_lcell_ff \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]));

// Location: LCFF_X27_Y14_N3
cycloneii_lcell_ff \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]));

// Location: LCFF_X27_Y14_N7
cycloneii_lcell_ff \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]));

// Location: LCFF_X18_Y18_N1
cycloneii_lcell_ff \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]));

// Location: LCFF_X25_Y14_N9
cycloneii_lcell_ff \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]));

// Location: LCFF_X17_Y18_N27
cycloneii_lcell_ff \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ));

// Location: LCCOMB_X18_Y18_N30
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][1]~regout ),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.datac(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][2]~regout ),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .lut_mask = 16'hF0E4;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N20
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 (
	.dataa(vcc),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~regout ),
	.datad(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .lut_mask = 16'hFC0C;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y16_N13
cycloneii_lcell_ff \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ));

// Location: LCFF_X23_Y16_N31
cycloneii_lcell_ff \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]));

// Location: LCFF_X23_Y17_N23
cycloneii_lcell_ff \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]));

// Location: LCFF_X23_Y17_N27
cycloneii_lcell_ff \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.aclr(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]));

// Location: LCFF_X23_Y21_N9
cycloneii_lcell_ff \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]));

// Location: LCFF_X25_Y13_N9
cycloneii_lcell_ff \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]));

// Location: LCFF_X23_Y13_N1
cycloneii_lcell_ff \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ));

// Location: LCCOMB_X23_Y13_N2
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][1]~regout ),
	.datab(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][2]~regout ),
	.datad(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .lut_mask = 16'hFE04;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]~regout ),
	.datac(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.datad(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .lut_mask = 16'hFC30;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N25
cycloneii_lcell_ff \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]));

// Location: LCFF_X24_Y21_N29
cycloneii_lcell_ff \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]));

// Location: LCFF_X22_Y21_N13
cycloneii_lcell_ff \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ));

// Location: LCFF_X23_Y22_N1
cycloneii_lcell_ff \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]));

// Location: LCFF_X23_Y22_N5
cycloneii_lcell_ff \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]));

// Location: LCFF_X19_Y22_N1
cycloneii_lcell_ff \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]));

// Location: LCFF_X24_Y22_N1
cycloneii_lcell_ff \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ));

// Location: LCCOMB_X24_Y22_N10
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 (
	.dataa(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][2]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][1]~regout ),
	.datad(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .lut_mask = 16'hABA8;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N4
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]~regout ),
	.datac(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datad(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .lut_mask = 16'hF3C0;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y22_N23
cycloneii_lcell_ff \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ));

// Location: LCFF_X15_Y22_N21
cycloneii_lcell_ff \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.aclr(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]));

// Location: LCFF_X15_Y22_N11
cycloneii_lcell_ff \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]));

// Location: LCFF_X15_Y22_N13
cycloneii_lcell_ff \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.aclr(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]));

// Location: LCFF_X15_Y22_N3
cycloneii_lcell_ff \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.aclr(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]));

// Location: LCFF_X17_Y22_N25
cycloneii_lcell_ff \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]));

// Location: LCFF_X14_Y22_N9
cycloneii_lcell_ff \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]));

// Location: LCFF_X16_Y22_N29
cycloneii_lcell_ff \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ));

// Location: LCCOMB_X16_Y22_N20
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 (
	.dataa(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][1]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][2]~regout ),
	.datad(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .lut_mask = 16'hABA8;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N12
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 (
	.dataa(vcc),
	.datab(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datac(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][0]~regout ),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .lut_mask = 16'hCCF0;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y19_N1
cycloneii_lcell_ff \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ));

// Location: LCFF_X24_Y18_N25
cycloneii_lcell_ff \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]));

// Location: LCFF_X24_Y18_N31
cycloneii_lcell_ff \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]));

// Location: LCFF_X24_Y18_N5
cycloneii_lcell_ff \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]));

// Location: LCFF_X24_Y18_N19
cycloneii_lcell_ff \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]));

// Location: LCFF_X22_Y15_N9
cycloneii_lcell_ff \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]));

// Location: LCFF_X24_Y15_N29
cycloneii_lcell_ff \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ));

// Location: LCCOMB_X22_Y15_N22
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][1]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][2]~regout ),
	.datac(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .lut_mask = 16'hFE10;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][0]~regout ),
	.datac(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .lut_mask = 16'hF3C0;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y18_N1
cycloneii_lcell_ff \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ));

// Location: LCFF_X23_Y18_N15
cycloneii_lcell_ff \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]));

// Location: LCFF_X23_Y18_N5
cycloneii_lcell_ff \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.aclr(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]));

// Location: LCFF_X23_Y18_N23
cycloneii_lcell_ff \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]));

// Location: LCFF_X23_Y18_N21
cycloneii_lcell_ff \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]));

// Location: LCFF_X16_Y15_N17
cycloneii_lcell_ff \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]));

// Location: LCFF_X24_Y18_N13
cycloneii_lcell_ff \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ));

// Location: LCCOMB_X24_Y18_N6
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][1]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][2]~regout ),
	.datac(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datad(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .lut_mask = 16'hF1E0;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N0
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][0]~regout ),
	.datac(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datad(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .lut_mask = 16'hF3C0;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y19_N11
cycloneii_lcell_ff \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ));

// Location: LCFF_X23_Y19_N9
cycloneii_lcell_ff \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]));

// Location: LCFF_X23_Y19_N23
cycloneii_lcell_ff \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.aclr(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]));

// Location: LCFF_X23_Y19_N13
cycloneii_lcell_ff \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.aclr(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]));

// Location: LCFF_X23_Y19_N27
cycloneii_lcell_ff \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.aclr(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]));

// Location: LCFF_X34_Y13_N25
cycloneii_lcell_ff \core3|secret_key[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|secret_key[21]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|secret_key[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|secret_key [21]));

// Location: LCCOMB_X29_Y22_N12
cycloneii_lcell_comb \core3|LessThan5~1 (
// Equation(s):
// \core3|LessThan5~1_combout  = (((!\core3|k [0]) # (!\core3|k [2])) # (!\core3|k [1])) # (!\core3|k [3])

	.dataa(\core3|k [3]),
	.datab(\core3|k [1]),
	.datac(\core3|k [2]),
	.datad(\core3|k [0]),
	.cin(gnd),
	.combout(\core3|LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|LessThan5~1 .lut_mask = 16'h7FFF;
defparam \core3|LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N28
cycloneii_lcell_comb \core1|LessThan4~0 (
// Equation(s):
// \core1|LessThan4~0_combout  = (\core1|secret_key [22]) # ((\core1|secret_key [23]) # ((\core1|secret_key [20]) # (\core1|secret_key [21])))

	.dataa(\core1|secret_key [22]),
	.datab(\core1|secret_key [23]),
	.datac(\core1|secret_key [20]),
	.datad(\core1|secret_key [21]),
	.cin(gnd),
	.combout(\core1|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|LessThan4~0 .lut_mask = 16'hFFFE;
defparam \core1|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N30
cycloneii_lcell_comb \core1|Selector67~0 (
// Equation(s):
// \core1|Selector67~0_combout  = (\core1|state [4]) # ((\core1|state [1] & ((!\core1|state [5]))) # (!\core1|state [1] & ((\core1|state [0]) # (\core1|state [5]))))

	.dataa(\core1|state [4]),
	.datab(\core1|state [0]),
	.datac(\core1|state [1]),
	.datad(\core1|state [5]),
	.cin(gnd),
	.combout(\core1|Selector67~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector67~0 .lut_mask = 16'hAFFE;
defparam \core1|Selector67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y16_N13
cycloneii_lcell_ff \core1|k[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector18~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|k [5]));

// Location: LCFF_X35_Y16_N11
cycloneii_lcell_ff \core1|k[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector17~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|k [6]));

// Location: LCFF_X35_Y16_N1
cycloneii_lcell_ff \core1|k[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector16~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|k [7]));

// Location: LCCOMB_X35_Y16_N6
cycloneii_lcell_comb \core1|LessThan5~0 (
// Equation(s):
// \core1|LessThan5~0_combout  = (!\core1|k [6] & (!\core1|k [7] & !\core1|k [5]))

	.dataa(\core1|k [6]),
	.datab(\core1|k [7]),
	.datac(vcc),
	.datad(\core1|k [5]),
	.cin(gnd),
	.combout(\core1|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|LessThan5~0 .lut_mask = 16'h0011;
defparam \core1|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N24
cycloneii_lcell_comb \core2|Selector67~0 (
// Equation(s):
// \core2|Selector67~0_combout  = (((!\core2|state [5] & \core2|state [1])) # (!\core2|Equal3~0_combout )) # (!\core2|Equal33~0_combout )

	.dataa(\core2|Equal33~0_combout ),
	.datab(\core2|state [5]),
	.datac(\core2|Equal3~0_combout ),
	.datad(\core2|state [1]),
	.cin(gnd),
	.combout(\core2|Selector67~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector67~0 .lut_mask = 16'h7F5F;
defparam \core2|Selector67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N0
cycloneii_lcell_comb \core2|Selector67~1 (
// Equation(s):
// \core2|Selector67~1_combout  = (\core2|Selector67~0_combout ) # ((\core2|state [5] & ((\core2|secret_key[0]~0_combout ) # (!\core2|state [1]))))

	.dataa(\core2|state [5]),
	.datab(\core2|Selector67~0_combout ),
	.datac(\core2|state [1]),
	.datad(\core2|secret_key[0]~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector67~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector67~1 .lut_mask = 16'hEECE;
defparam \core2|Selector67~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N12
cycloneii_lcell_comb \core2|LessThan5~1 (
// Equation(s):
// \core2|LessThan5~1_combout  = (((!\core2|k [2]) # (!\core2|k [0])) # (!\core2|k [3])) # (!\core2|k [1])

	.dataa(\core2|k [1]),
	.datab(\core2|k [3]),
	.datac(\core2|k [0]),
	.datad(\core2|k [2]),
	.cin(gnd),
	.combout(\core2|LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|LessThan5~1 .lut_mask = 16'h7FFF;
defparam \core2|LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y16_N17
cycloneii_lcell_ff \core4|filled_flag (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector64~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|filled_flag~regout ));

// Location: LCCOMB_X32_Y15_N6
cycloneii_lcell_comb \control|LEDG[0]~0 (
// Equation(s):
// \control|LEDG[0]~0_combout  = (\control|LEDR[15]~2_combout  & (\core4|filled_flag~regout  & ((!\control|secret_key[8]~0_combout )))) # (!\control|LEDR[15]~2_combout  & (((\core2|filled_flag~regout ) # (\control|secret_key[8]~0_combout ))))

	.dataa(\core4|filled_flag~regout ),
	.datab(\core2|filled_flag~regout ),
	.datac(\control|LEDR[15]~2_combout ),
	.datad(\control|secret_key[8]~0_combout ),
	.cin(gnd),
	.combout(\control|LEDG[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|LEDG[0]~0 .lut_mask = 16'h0FAC;
defparam \control|LEDG[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N12
cycloneii_lcell_comb \control|LEDG[1]~2 (
// Equation(s):
// \control|LEDG[1]~2_combout  = (\control|secret_key[8]~0_combout  & ((\core3|swapped_flag~regout ) # ((!\control|LEDR[15]~2_combout )))) # (!\control|secret_key[8]~0_combout  & (((\core4|swapped_flag~regout  & \control|LEDR[15]~2_combout ))))

	.dataa(\core3|swapped_flag~regout ),
	.datab(\control|secret_key[8]~0_combout ),
	.datac(\core4|swapped_flag~regout ),
	.datad(\control|LEDR[15]~2_combout ),
	.cin(gnd),
	.combout(\control|LEDG[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|LEDG[1]~2 .lut_mask = 16'hB8CC;
defparam \control|LEDG[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y17_N17
cycloneii_lcell_ff \core4|swapped_flag2 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector66~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|swapped_flag2~regout ));

// Location: LCFF_X32_Y18_N13
cycloneii_lcell_ff \core1|swapped_flag2 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector66~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|swapped_flag2~regout ));

// Location: LCFF_X34_Y12_N11
cycloneii_lcell_ff \core2|secret_key[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Add4~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|secret_key [1]));

// Location: LCFF_X32_Y14_N11
cycloneii_lcell_ff \core4|secret_key[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Add4~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|secret_key [1]));

// Location: LCCOMB_X33_Y14_N6
cycloneii_lcell_comb \control|secret_key[1]~3 (
// Equation(s):
// \control|secret_key[1]~3_combout  = (\control|LEDR[15]~2_combout  & (\core4|secret_key [1] & ((!\control|secret_key[8]~0_combout )))) # (!\control|LEDR[15]~2_combout  & (((\core2|secret_key [1]) # (\control|secret_key[8]~0_combout ))))

	.dataa(\core4|secret_key [1]),
	.datab(\core2|secret_key [1]),
	.datac(\control|LEDR[15]~2_combout ),
	.datad(\control|secret_key[8]~0_combout ),
	.cin(gnd),
	.combout(\control|secret_key[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[1]~3 .lut_mask = 16'h0FAC;
defparam \control|secret_key[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y12_N13
cycloneii_lcell_ff \core2|secret_key[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Add4~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|secret_key [2]));

// Location: LCFF_X32_Y14_N13
cycloneii_lcell_ff \core4|secret_key[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Add4~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|secret_key [2]));

// Location: LCCOMB_X33_Y14_N2
cycloneii_lcell_comb \control|secret_key[2]~5 (
// Equation(s):
// \control|secret_key[2]~5_combout  = (\control|LEDR[15]~2_combout  & ((\control|secret_key[8]~0_combout  & (\core3|secret_key [2])) # (!\control|secret_key[8]~0_combout  & ((\core4|secret_key [2]))))) # (!\control|LEDR[15]~2_combout  & 
// (\control|secret_key[8]~0_combout ))

	.dataa(\control|LEDR[15]~2_combout ),
	.datab(\control|secret_key[8]~0_combout ),
	.datac(\core3|secret_key [2]),
	.datad(\core4|secret_key [2]),
	.cin(gnd),
	.combout(\control|secret_key[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[2]~5 .lut_mask = 16'hE6C4;
defparam \control|secret_key[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N16
cycloneii_lcell_comb \control|secret_key[2]~6 (
// Equation(s):
// \control|secret_key[2]~6_combout  = (\control|LEDR[15]~2_combout  & (((\control|secret_key[2]~5_combout )))) # (!\control|LEDR[15]~2_combout  & ((\control|secret_key[2]~5_combout  & ((\core1|secret_key [2]))) # (!\control|secret_key[2]~5_combout  & 
// (\core2|secret_key [2]))))

	.dataa(\control|LEDR[15]~2_combout ),
	.datab(\core2|secret_key [2]),
	.datac(\core1|secret_key [2]),
	.datad(\control|secret_key[2]~5_combout ),
	.cin(gnd),
	.combout(\control|secret_key[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[2]~6 .lut_mask = 16'hFA44;
defparam \control|secret_key[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N0
cycloneii_lcell_comb \control|secret_key[3]~7 (
// Equation(s):
// \control|secret_key[3]~7_combout  = (\control|secret_key[8]~0_combout  & (((!\control|LEDR[15]~2_combout )))) # (!\control|secret_key[8]~0_combout  & ((\control|LEDR[15]~2_combout  & (\core4|secret_key [3])) # (!\control|LEDR[15]~2_combout  & 
// ((\core2|secret_key [3])))))

	.dataa(\core4|secret_key [3]),
	.datab(\control|secret_key[8]~0_combout ),
	.datac(\control|LEDR[15]~2_combout ),
	.datad(\core2|secret_key [3]),
	.cin(gnd),
	.combout(\control|secret_key[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[3]~7 .lut_mask = 16'h2F2C;
defparam \control|secret_key[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N26
cycloneii_lcell_comb \control|secret_key[3]~8 (
// Equation(s):
// \control|secret_key[3]~8_combout  = (\control|secret_key[3]~7_combout  & (((\core1|secret_key [3]) # (!\control|secret_key[8]~0_combout )))) # (!\control|secret_key[3]~7_combout  & (\core3|secret_key [3] & ((\control|secret_key[8]~0_combout ))))

	.dataa(\core3|secret_key [3]),
	.datab(\control|secret_key[3]~7_combout ),
	.datac(\core1|secret_key [3]),
	.datad(\control|secret_key[8]~0_combout ),
	.cin(gnd),
	.combout(\control|secret_key[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[3]~8 .lut_mask = 16'hE2CC;
defparam \control|secret_key[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y12_N17
cycloneii_lcell_ff \core2|secret_key[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Add4~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|secret_key [4]));

// Location: LCFF_X34_Y12_N21
cycloneii_lcell_ff \core2|secret_key[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Add4~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|secret_key [6]));

// Location: LCFF_X34_Y12_N25
cycloneii_lcell_ff \core2|secret_key[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Add4~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|secret_key [8]));

// Location: LCCOMB_X33_Y14_N18
cycloneii_lcell_comb \control|secret_key[9]~19 (
// Equation(s):
// \control|secret_key[9]~19_combout  = (\control|secret_key[8]~0_combout  & (((!\control|LEDR[15]~2_combout )))) # (!\control|secret_key[8]~0_combout  & ((\control|LEDR[15]~2_combout  & ((\core4|secret_key [9]))) # (!\control|LEDR[15]~2_combout  & 
// (\core2|secret_key [9]))))

	.dataa(\core2|secret_key [9]),
	.datab(\control|secret_key[8]~0_combout ),
	.datac(\control|LEDR[15]~2_combout ),
	.datad(\core4|secret_key [9]),
	.cin(gnd),
	.combout(\control|secret_key[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[9]~19 .lut_mask = 16'h3E0E;
defparam \control|secret_key[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N2
cycloneii_lcell_comb \control|secret_key[10]~21 (
// Equation(s):
// \control|secret_key[10]~21_combout  = (\control|secret_key[8]~0_combout  & (((\core3|secret_key [10]) # (!\control|LEDR[15]~2_combout )))) # (!\control|secret_key[8]~0_combout  & (\core4|secret_key [10] & (\control|LEDR[15]~2_combout )))

	.dataa(\core4|secret_key [10]),
	.datab(\control|secret_key[8]~0_combout ),
	.datac(\control|LEDR[15]~2_combout ),
	.datad(\core3|secret_key [10]),
	.cin(gnd),
	.combout(\control|secret_key[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[10]~21 .lut_mask = 16'hEC2C;
defparam \control|secret_key[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N20
cycloneii_lcell_comb \control|secret_key[10]~22 (
// Equation(s):
// \control|secret_key[10]~22_combout  = (\control|secret_key[10]~21_combout  & (((\control|LEDR[15]~2_combout ) # (\core1|secret_key [10])))) # (!\control|secret_key[10]~21_combout  & (\core2|secret_key [10] & (!\control|LEDR[15]~2_combout )))

	.dataa(\core2|secret_key [10]),
	.datab(\control|secret_key[10]~21_combout ),
	.datac(\control|LEDR[15]~2_combout ),
	.datad(\core1|secret_key [10]),
	.cin(gnd),
	.combout(\control|secret_key[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[10]~22 .lut_mask = 16'hCEC2;
defparam \control|secret_key[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N10
cycloneii_lcell_comb \control|secret_key[11]~23 (
// Equation(s):
// \control|secret_key[11]~23_combout  = (\control|LEDR[15]~2_combout  & (\core4|secret_key [11] & ((!\control|secret_key[8]~0_combout )))) # (!\control|LEDR[15]~2_combout  & (((\core2|secret_key [11]) # (\control|secret_key[8]~0_combout ))))

	.dataa(\core4|secret_key [11]),
	.datab(\core2|secret_key [11]),
	.datac(\control|LEDR[15]~2_combout ),
	.datad(\control|secret_key[8]~0_combout ),
	.cin(gnd),
	.combout(\control|secret_key[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[11]~23 .lut_mask = 16'h0FAC;
defparam \control|secret_key[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N12
cycloneii_lcell_comb \control|secret_key[12]~25 (
// Equation(s):
// \control|secret_key[12]~25_combout  = (\control|LEDR[15]~2_combout  & ((\control|secret_key[8]~0_combout  & (\core3|secret_key [12])) # (!\control|secret_key[8]~0_combout  & ((\core4|secret_key [12]))))) # (!\control|LEDR[15]~2_combout  & 
// (((\control|secret_key[8]~0_combout ))))

	.dataa(\core3|secret_key [12]),
	.datab(\control|LEDR[15]~2_combout ),
	.datac(\control|secret_key[8]~0_combout ),
	.datad(\core4|secret_key [12]),
	.cin(gnd),
	.combout(\control|secret_key[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[12]~25 .lut_mask = 16'hBCB0;
defparam \control|secret_key[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N30
cycloneii_lcell_comb \control|secret_key[12]~26 (
// Equation(s):
// \control|secret_key[12]~26_combout  = (\control|LEDR[15]~2_combout  & (((\control|secret_key[12]~25_combout )))) # (!\control|LEDR[15]~2_combout  & ((\control|secret_key[12]~25_combout  & ((\core1|secret_key [12]))) # (!\control|secret_key[12]~25_combout  
// & (\core2|secret_key [12]))))

	.dataa(\core2|secret_key [12]),
	.datab(\control|LEDR[15]~2_combout ),
	.datac(\core1|secret_key [12]),
	.datad(\control|secret_key[12]~25_combout ),
	.cin(gnd),
	.combout(\control|secret_key[12]~26_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[12]~26 .lut_mask = 16'hFC22;
defparam \control|secret_key[12]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N20
cycloneii_lcell_comb \control|secret_key[14]~29 (
// Equation(s):
// \control|secret_key[14]~29_combout  = (\control|LEDR[15]~2_combout  & ((\control|secret_key[8]~0_combout  & ((\core3|secret_key [14]))) # (!\control|secret_key[8]~0_combout  & (\core4|secret_key [14])))) # (!\control|LEDR[15]~2_combout  & 
// (((\control|secret_key[8]~0_combout ))))

	.dataa(\control|LEDR[15]~2_combout ),
	.datab(\core4|secret_key [14]),
	.datac(\control|secret_key[8]~0_combout ),
	.datad(\core3|secret_key [14]),
	.cin(gnd),
	.combout(\control|secret_key[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[14]~29 .lut_mask = 16'hF858;
defparam \control|secret_key[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y13_N13
cycloneii_lcell_ff \core4|secret_key[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Add4~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|secret_key [18]));

// Location: LCCOMB_X35_Y14_N6
cycloneii_lcell_comb \control|secret_key[19]~39 (
// Equation(s):
// \control|secret_key[19]~39_combout  = (\control|LEDR[15]~2_combout  & (\core4|secret_key [19] & ((!\control|secret_key[8]~0_combout )))) # (!\control|LEDR[15]~2_combout  & (((\core2|secret_key [19]) # (\control|secret_key[8]~0_combout ))))

	.dataa(\core4|secret_key [19]),
	.datab(\control|LEDR[15]~2_combout ),
	.datac(\core2|secret_key [19]),
	.datad(\control|secret_key[8]~0_combout ),
	.cin(gnd),
	.combout(\control|secret_key[19]~39_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[19]~39 .lut_mask = 16'h33B8;
defparam \control|secret_key[19]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y13_N25
cycloneii_lcell_ff \core4|secret_key[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|secret_key[20]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|secret_key [20]));

// Location: LCCOMB_X35_Y13_N2
cycloneii_lcell_comb \control|secret_key[20]~41 (
// Equation(s):
// \control|secret_key[20]~41_combout  = (\control|secret_key[8]~0_combout  & (((\core3|secret_key [20])) # (!\control|LEDR[15]~2_combout ))) # (!\control|secret_key[8]~0_combout  & (\control|LEDR[15]~2_combout  & (!\core4|secret_key [20])))

	.dataa(\control|secret_key[8]~0_combout ),
	.datab(\control|LEDR[15]~2_combout ),
	.datac(\core4|secret_key [20]),
	.datad(\core3|secret_key [20]),
	.cin(gnd),
	.combout(\control|secret_key[20]~41_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[20]~41 .lut_mask = 16'hAE26;
defparam \control|secret_key[20]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N24
cycloneii_lcell_comb \control|secret_key[20]~42 (
// Equation(s):
// \control|secret_key[20]~42_combout  = (\control|LEDR[15]~2_combout  & (((\control|secret_key[20]~41_combout )))) # (!\control|LEDR[15]~2_combout  & ((\control|secret_key[20]~41_combout  & (\core1|secret_key [20])) # (!\control|secret_key[20]~41_combout  & 
// ((!\core2|secret_key [20])))))

	.dataa(\core1|secret_key [20]),
	.datab(\control|LEDR[15]~2_combout ),
	.datac(\core2|secret_key [20]),
	.datad(\control|secret_key[20]~41_combout ),
	.cin(gnd),
	.combout(\control|secret_key[20]~42_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[20]~42 .lut_mask = 16'hEE03;
defparam \control|secret_key[20]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N0
cycloneii_lcell_comb \control|secret_key[21]~43 (
// Equation(s):
// \control|secret_key[21]~43_combout  = (\control|LEDR[15]~2_combout  & (((!\core4|secret_key [21] & !\control|secret_key[8]~0_combout )))) # (!\control|LEDR[15]~2_combout  & ((\core2|secret_key [21]) # ((\control|secret_key[8]~0_combout ))))

	.dataa(\core2|secret_key [21]),
	.datab(\control|LEDR[15]~2_combout ),
	.datac(\core4|secret_key [21]),
	.datad(\control|secret_key[8]~0_combout ),
	.cin(gnd),
	.combout(\control|secret_key[21]~43_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[21]~43 .lut_mask = 16'h332E;
defparam \control|secret_key[21]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N22
cycloneii_lcell_comb \control|secret_key[21]~44 (
// Equation(s):
// \control|secret_key[21]~44_combout  = (\control|secret_key[21]~43_combout  & ((\core1|secret_key [21]) # ((!\control|secret_key[8]~0_combout )))) # (!\control|secret_key[21]~43_combout  & (((\control|secret_key[8]~0_combout  & !\core3|secret_key [21]))))

	.dataa(\core1|secret_key [21]),
	.datab(\control|secret_key[21]~43_combout ),
	.datac(\control|secret_key[8]~0_combout ),
	.datad(\core3|secret_key [21]),
	.cin(gnd),
	.combout(\control|secret_key[21]~44_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[21]~44 .lut_mask = 16'h8CBC;
defparam \control|secret_key[21]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N24
cycloneii_lcell_comb \control|secret_key[22]~45 (
// Equation(s):
// \control|secret_key[22]~45_combout  = (\control|LEDR[15]~2_combout  & ((\control|secret_key[8]~0_combout  & (\core3|secret_key [22])) # (!\control|secret_key[8]~0_combout  & ((\core4|secret_key [22]))))) # (!\control|LEDR[15]~2_combout  & 
// (((\control|secret_key[8]~0_combout ))))

	.dataa(\control|LEDR[15]~2_combout ),
	.datab(\core3|secret_key [22]),
	.datac(\control|secret_key[8]~0_combout ),
	.datad(\core4|secret_key [22]),
	.cin(gnd),
	.combout(\control|secret_key[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[22]~45 .lut_mask = 16'hDAD0;
defparam \control|secret_key[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N18
cycloneii_lcell_comb \control|secret_key[23]~47 (
// Equation(s):
// \control|secret_key[23]~47_combout  = (\control|secret_key[8]~0_combout  & (((!\control|LEDR[15]~2_combout )))) # (!\control|secret_key[8]~0_combout  & ((\control|LEDR[15]~2_combout  & ((\core4|secret_key [23]))) # (!\control|LEDR[15]~2_combout  & 
// (\core2|secret_key [23]))))

	.dataa(\control|secret_key[8]~0_combout ),
	.datab(\core2|secret_key [23]),
	.datac(\core4|secret_key [23]),
	.datad(\control|LEDR[15]~2_combout ),
	.cin(gnd),
	.combout(\control|secret_key[23]~47_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[23]~47 .lut_mask = 16'h50EE;
defparam \control|secret_key[23]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N24
cycloneii_lcell_comb \control|secret_key[23]~48 (
// Equation(s):
// \control|secret_key[23]~48_combout  = (\control|secret_key[8]~0_combout  & ((\control|secret_key[23]~47_combout  & ((\core1|secret_key [23]))) # (!\control|secret_key[23]~47_combout  & (\core3|secret_key [23])))) # (!\control|secret_key[8]~0_combout  & 
// (\control|secret_key[23]~47_combout ))

	.dataa(\control|secret_key[8]~0_combout ),
	.datab(\control|secret_key[23]~47_combout ),
	.datac(\core3|secret_key [23]),
	.datad(\core1|secret_key [23]),
	.cin(gnd),
	.combout(\control|secret_key[23]~48_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[23]~48 .lut_mask = 16'hEC64;
defparam \control|secret_key[23]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y20_N29
cycloneii_lcell_ff \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]));

// Location: LCCOMB_X16_Y20_N6
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h7200;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N0
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datac(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'hCC0A;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N28
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hF000;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N18
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~4 .lut_mask = 16'hFECC;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N28
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(vcc),
	.datac(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hAAF0;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N4
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ),
	.datab(vcc),
	.datac(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout ),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hAAFA;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N8
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout ),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFAA;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h4000;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datad(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'h0080;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N12
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(vcc),
	.datac(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout ),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hAAF0;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N16
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~regout ),
	.datac(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]~regout ),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hCCFC;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y15_N11
cycloneii_lcell_ff \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]));

// Location: LCCOMB_X24_Y16_N20
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0_regout ),
	.datab(vcc),
	.datac(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hFA50;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N18
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4]~regout ),
	.datac(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~regout ),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hFF30;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y14_N1
cycloneii_lcell_ff \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]));

// Location: LCCOMB_X17_Y14_N10
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h2A08;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'hC5C0;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N28
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hA0A0;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N26
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~4 (
	.dataa(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~4 .lut_mask = 16'hEEEC;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N19
cycloneii_lcell_ff \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]));

// Location: LCFF_X25_Y14_N13
cycloneii_lcell_ff \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]));

// Location: LCCOMB_X25_Y14_N30
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][1]~regout ),
	.datad(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'h8000;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]~regout ),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [0]),
	.datad(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hF1E0;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]~regout ),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(vcc),
	.datad(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1 .lut_mask = 16'hFFBB;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N26
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(vcc),
	.datac(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[4]~reg0_regout ),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hAAF0;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N12
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]~regout ),
	.datac(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4]~regout ),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hCCFC;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h0101;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N30
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datab(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'h0080;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y16_N11
cycloneii_lcell_ff \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]));

// Location: LCFF_X23_Y21_N1
cycloneii_lcell_ff \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]));

// Location: LCCOMB_X23_Y21_N8
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h2A00;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hF000;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3 (
	.dataa(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3 .lut_mask = 16'hFEAA;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y13_N3
cycloneii_lcell_ff \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]));

// Location: LCFF_X25_Y13_N21
cycloneii_lcell_ff \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][3]~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]));

// Location: LCCOMB_X25_Y13_N26
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][1]~regout ),
	.datad(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'h8000;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][3]~regout ),
	.datad(\core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [0]),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hFE04;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1 (
	.dataa(vcc),
	.datab(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][3]~regout ),
	.datad(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1 .lut_mask = 16'hFFF3;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(vcc),
	.datac(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[6]~reg0_regout ),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hAAF0;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N13
cycloneii_lcell_ff \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][3]~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]));

// Location: LCCOMB_X22_Y21_N12
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]~regout ),
	.datab(vcc),
	.datac(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][4]~regout ),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hAAFA;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N22
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h0101;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N4
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'h2000;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y22_N19
cycloneii_lcell_ff \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]));

// Location: LCCOMB_X18_Y22_N28
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hA0A0;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N0
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datab(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h00EC;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N30
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~5 .lut_mask = 16'hFECC;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N0
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[8]~reg0_regout ),
	.datac(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hFC30;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N22
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][4]~regout ),
	.datac(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][0]~regout ),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hFF30;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N0
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][4]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][0]~regout ),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFF0;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N16
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][3]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[9]~reg0_regout ),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h4000;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y22_N29
cycloneii_lcell_ff \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]));

// Location: LCCOMB_X17_Y22_N24
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h0888;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N12
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hA0A0;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N14
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[9]~reg0_regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 16'h0A0A;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N30
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~3 (
	.dataa(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datab(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~3 .lut_mask = 16'hEEEC;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y22_N19
cycloneii_lcell_ff \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]));

// Location: LCFF_X14_Y22_N1
cycloneii_lcell_ff \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][3]~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]));

// Location: LCFF_X14_Y22_N15
cycloneii_lcell_ff \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][3]~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]));

// Location: LCFF_X14_Y22_N29
cycloneii_lcell_ff \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][3]~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]));

// Location: LCCOMB_X15_Y22_N8
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][1]~regout ),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'h8000;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N8
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][3]~regout ),
	.datab(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datac(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [0]),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hFE04;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N18
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][2]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][1]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h57FF;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N10
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1 (
	.dataa(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][3]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1 .lut_mask = 16'hFDFD;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N28
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[9]~reg0_regout ),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hCCF0;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][4]~regout ),
	.datac(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][0]~regout ),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hFF30;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][0]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][4]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFCFC;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[10]~reg0_regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][3]~regout ),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h0800;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y15_N23
cycloneii_lcell_ff \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]));

// Location: LCCOMB_X23_Y15_N12
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h08C8;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'hC0CA;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hA0A0;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4 .lut_mask = 16'hFFC8;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y15_N21
cycloneii_lcell_ff \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][3]~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]));

// Location: LCCOMB_X24_Y15_N28
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[10]~reg0_regout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hD8D8;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][0]~regout ),
	.datab(vcc),
	.datac(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][4]~regout ),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hAAFA;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][0]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][4]~regout ),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFF0;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[11]~reg0_regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][3]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h2000;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(vcc),
	.datab(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h0003;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datac(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'h4000;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y15_N27
cycloneii_lcell_ff \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]));

// Location: LCCOMB_X16_Y15_N8
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hAA00;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datab(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h3222;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~5 .lut_mask = 16'hFECC;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[11]~reg0_regout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hD8D8;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][4]~regout ),
	.datac(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][0]~regout ),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hFF30;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][4]~regout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][0]~regout ),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFCC;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[12]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][3]~regout ),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h4000;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N11
cycloneii_lcell_ff \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][3]~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]));

// Location: LCCOMB_X29_Y16_N24
cycloneii_lcell_comb \core4|Selector71~2 (
// Equation(s):
// \core4|Selector71~2_combout  = (\core4|Equal25~0_combout ) # (((\core4|Equal21~0_combout ) # (\core4|Equal29~0_combout )) # (!\core4|Selector71~1_combout ))

	.dataa(\core4|Equal25~0_combout ),
	.datab(\core4|Selector71~1_combout ),
	.datac(\core4|Equal21~0_combout ),
	.datad(\core4|Equal29~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector71~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector71~2 .lut_mask = 16'hFFFB;
defparam \core4|Selector71~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneii_lcell_comb \core4|Equal24~0 (
// Equation(s):
// \core4|Equal24~0_combout  = (\core4|state [4] & (!\core4|state [1] & \core4|Equal26~0_combout ))

	.dataa(\core4|state [4]),
	.datab(\core4|state [1]),
	.datac(\core4|Equal26~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|Equal24~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Equal24~0 .lut_mask = 16'h2020;
defparam \core4|Equal24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N30
cycloneii_lcell_comb \core4|Selector74~4 (
// Equation(s):
// \core4|Selector74~4_combout  = (\core4|data_d [2]) # ((\core4|data_d [3] & (\core4|data_d [1] & \core4|data_d [0])) # (!\core4|data_d [3] & ((\core4|data_d [1]) # (\core4|data_d [0]))))

	.dataa(\core4|data_d [3]),
	.datab(\core4|data_d [1]),
	.datac(\core4|data_d [2]),
	.datad(\core4|data_d [0]),
	.cin(gnd),
	.combout(\core4|Selector74~4_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector74~4 .lut_mask = 16'hFDF4;
defparam \core4|Selector74~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N0
cycloneii_lcell_comb \core4|Selector74~5 (
// Equation(s):
// \core4|Selector74~5_combout  = (\core4|data_d [3] & (\core4|data_d [6] & ((!\core4|data_d [4]) # (!\core4|Selector74~4_combout )))) # (!\core4|data_d [3] & (\core4|data_d [6] $ (((!\core4|Selector74~4_combout  & !\core4|data_d [4])))))

	.dataa(\core4|data_d [3]),
	.datab(\core4|Selector74~4_combout ),
	.datac(\core4|data_d [4]),
	.datad(\core4|data_d [6]),
	.cin(gnd),
	.combout(\core4|Selector74~5_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector74~5 .lut_mask = 16'h7E01;
defparam \core4|Selector74~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N30
cycloneii_lcell_comb \core4|Selector74~6 (
// Equation(s):
// \core4|Selector74~6_combout  = (\core4|Equal33~1_combout  & (\core4|Selector74~5_combout  & (\core4|data_d [5] & !\core4|data_d [7])))

	.dataa(\core4|Equal33~1_combout ),
	.datab(\core4|Selector74~5_combout ),
	.datac(\core4|data_d [5]),
	.datad(\core4|data_d [7]),
	.cin(gnd),
	.combout(\core4|Selector74~6_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector74~6 .lut_mask = 16'h0080;
defparam \core4|Selector74~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N12
cycloneii_lcell_comb \core4|Selector73~22 (
// Equation(s):
// \core4|Selector73~22_combout  = (!\core4|state [5] & (\core4|Equal33~0_combout  & (!\core4|filled_flag~regout  & \core4|Equal4~3_combout )))

	.dataa(\core4|state [5]),
	.datab(\core4|Equal33~0_combout ),
	.datac(\core4|filled_flag~regout ),
	.datad(\core4|Equal4~3_combout ),
	.cin(gnd),
	.combout(\core4|Selector73~22_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector73~22 .lut_mask = 16'h0400;
defparam \core4|Selector73~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N20
cycloneii_lcell_comb \core4|Selector73~25 (
// Equation(s):
// \core4|Selector73~25_combout  = (\core4|Selector74~7_combout  & (!\core4|Equal5~2_combout  & ((\core4|LessThan0~2_combout ) # (!\core4|Equal16~1_combout ))))

	.dataa(\core4|Selector74~7_combout ),
	.datab(\core4|LessThan0~2_combout ),
	.datac(\core4|Equal5~2_combout ),
	.datad(\core4|Equal16~1_combout ),
	.cin(gnd),
	.combout(\core4|Selector73~25_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector73~25 .lut_mask = 16'h080A;
defparam \core4|Selector73~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N10
cycloneii_lcell_comb \core4|Selector72~9 (
// Equation(s):
// \core4|Selector72~9_combout  = (\core4|state [3] & (!\core4|state [5] & (\core4|state [1] $ (\core4|state [2]))))

	.dataa(\core4|state [1]),
	.datab(\core4|state [3]),
	.datac(\core4|state [2]),
	.datad(\core4|state [5]),
	.cin(gnd),
	.combout(\core4|Selector72~9_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector72~9 .lut_mask = 16'h0048;
defparam \core4|Selector72~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cycloneii_lcell_comb \core4|Selector72~10 (
// Equation(s):
// \core4|Selector72~10_combout  = (\core4|state [2] & (!\core4|state [1] & !\core4|state [3]))

	.dataa(vcc),
	.datab(\core4|state [2]),
	.datac(\core4|state [1]),
	.datad(\core4|state [3]),
	.cin(gnd),
	.combout(\core4|Selector72~10_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector72~10 .lut_mask = 16'h000C;
defparam \core4|Selector72~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N18
cycloneii_lcell_comb \core4|Selector72~11 (
// Equation(s):
// \core4|Selector72~11_combout  = (\core4|state [0] & (\core4|Selector72~9_combout )) # (!\core4|state [0] & (((\core4|Selector72~10_combout  & \core4|state [5]))))

	.dataa(\core4|Selector72~9_combout ),
	.datab(\core4|state [0]),
	.datac(\core4|Selector72~10_combout ),
	.datad(\core4|state [5]),
	.cin(gnd),
	.combout(\core4|Selector72~11_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector72~11 .lut_mask = 16'hB888;
defparam \core4|Selector72~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N28
cycloneii_lcell_comb \core4|Selector72~12 (
// Equation(s):
// \core4|Selector72~12_combout  = ((\core4|Selector72~11_combout  & !\core4|state [4])) # (!\core4|Selector72~15_combout )

	.dataa(vcc),
	.datab(\core4|Selector72~11_combout ),
	.datac(\core4|state [4]),
	.datad(\core4|Selector72~15_combout ),
	.cin(gnd),
	.combout(\core4|Selector72~12_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector72~12 .lut_mask = 16'h0CFF;
defparam \core4|Selector72~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N14
cycloneii_lcell_comb \core3|Selector74~1 (
// Equation(s):
// \core3|Selector74~1_combout  = (!\core3|state [2] & ((\core3|state [3] & (!\core3|state [5])) # (!\core3|state [3] & ((!\core3|state [1])))))

	.dataa(\core3|state [2]),
	.datab(\core3|state [5]),
	.datac(\core3|state [1]),
	.datad(\core3|state [3]),
	.cin(gnd),
	.combout(\core3|Selector74~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector74~1 .lut_mask = 16'h1105;
defparam \core3|Selector74~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N8
cycloneii_lcell_comb \core3|Selector74~2 (
// Equation(s):
// \core3|Selector74~2_combout  = (\core3|Equal12~1_combout ) # ((!\core3|state [0] & (\core3|Selector74~1_combout  & !\core3|state [4])))

	.dataa(\core3|Equal12~1_combout ),
	.datab(\core3|state [0]),
	.datac(\core3|Selector74~1_combout ),
	.datad(\core3|state [4]),
	.cin(gnd),
	.combout(\core3|Selector74~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector74~2 .lut_mask = 16'hAABA;
defparam \core3|Selector74~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y22_N31
cycloneii_lcell_ff \core3|data_d[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector63~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|data_d [0]));

// Location: LCFF_X28_Y22_N1
cycloneii_lcell_ff \core3|data_d[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector62~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|data_d [1]));

// Location: LCFF_X28_Y22_N23
cycloneii_lcell_ff \core3|data_d[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector61~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|data_d [2]));

// Location: LCCOMB_X28_Y22_N24
cycloneii_lcell_comb \core3|Selector74~4 (
// Equation(s):
// \core3|Selector74~4_combout  = (\core3|data_d [2]) # ((\core3|data_d [0] & ((\core3|data_d [1]) # (!\core3|data_d [3]))) # (!\core3|data_d [0] & (!\core3|data_d [3] & \core3|data_d [1])))

	.dataa(\core3|data_d [0]),
	.datab(\core3|data_d [2]),
	.datac(\core3|data_d [3]),
	.datad(\core3|data_d [1]),
	.cin(gnd),
	.combout(\core3|Selector74~4_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector74~4 .lut_mask = 16'hEFCE;
defparam \core3|Selector74~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y22_N13
cycloneii_lcell_ff \core3|data_d[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector58~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|data_d [5]));

// Location: LCCOMB_X29_Y19_N6
cycloneii_lcell_comb \core3|Equal26~0 (
// Equation(s):
// \core3|Equal26~0_combout  = (!\core3|state [2] & (\core3|state [3] & (!\core3|state [5] & !\core3|state [0])))

	.dataa(\core3|state [2]),
	.datab(\core3|state [3]),
	.datac(\core3|state [5]),
	.datad(\core3|state [0]),
	.cin(gnd),
	.combout(\core3|Equal26~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Equal26~0 .lut_mask = 16'h0004;
defparam \core3|Equal26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cycloneii_lcell_comb \core3|Selector73~21 (
// Equation(s):
// \core3|Selector73~21_combout  = (((!\core3|Equal26~0_combout  & !\core3|Equal16~0_combout )) # (!\core3|state [4])) # (!\core3|state [1])

	.dataa(\core3|Equal26~0_combout ),
	.datab(\core3|Equal16~0_combout ),
	.datac(\core3|state [1]),
	.datad(\core3|state [4]),
	.cin(gnd),
	.combout(\core3|Selector73~21_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector73~21 .lut_mask = 16'h1FFF;
defparam \core3|Selector73~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N30
cycloneii_lcell_comb \core3|Selector64~2 (
// Equation(s):
// \core3|Selector64~2_combout  = (\core3|LessThan0~0_combout  & (\core3|Equal3~5_combout  & (\core3|Equal3~4_combout  & \core3|LessThan0~1_combout )))

	.dataa(\core3|LessThan0~0_combout ),
	.datab(\core3|Equal3~5_combout ),
	.datac(\core3|Equal3~4_combout ),
	.datad(\core3|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\core3|Selector64~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector64~2 .lut_mask = 16'h8000;
defparam \core3|Selector64~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneii_lcell_comb \core3|Selector73~23 (
// Equation(s):
// \core3|Selector73~23_combout  = (!\core3|state [4] & ((\core3|state [0] & (\core3|state [2] & !\core3|state [1])) # (!\core3|state [0] & (!\core3|state [2] & \core3|state [1]))))

	.dataa(\core3|state [0]),
	.datab(\core3|state [2]),
	.datac(\core3|state [1]),
	.datad(\core3|state [4]),
	.cin(gnd),
	.combout(\core3|Selector73~23_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector73~23 .lut_mask = 16'h0018;
defparam \core3|Selector73~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneii_lcell_comb \core3|Equal5~3 (
// Equation(s):
// \core3|Equal5~3_combout  = (!\core3|state [1] & (!\core3|state [3] & !\core3|state [4]))

	.dataa(vcc),
	.datab(\core3|state [1]),
	.datac(\core3|state [3]),
	.datad(\core3|state [4]),
	.cin(gnd),
	.combout(\core3|Equal5~3_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Equal5~3 .lut_mask = 16'h0003;
defparam \core3|Equal5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneii_lcell_comb \core3|Selector70~0 (
// Equation(s):
// \core3|Selector70~0_combout  = (\core3|Equal33~1_combout ) # ((!\core3|state [0] & (\core3|state [5] & \core3|Equal5~3_combout )))

	.dataa(\core3|state [0]),
	.datab(\core3|state [5]),
	.datac(\core3|Equal5~3_combout ),
	.datad(\core3|Equal33~1_combout ),
	.cin(gnd),
	.combout(\core3|Selector70~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector70~0 .lut_mask = 16'hFF40;
defparam \core3|Selector70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N26
cycloneii_lcell_comb \core1|Equal5~0 (
// Equation(s):
// \core1|Equal5~0_combout  = (!\core1|state [4] & !\core1|state [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\core1|state [4]),
	.datad(\core1|state [1]),
	.cin(gnd),
	.combout(\core1|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Equal5~0 .lut_mask = 16'h000F;
defparam \core1|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N18
cycloneii_lcell_comb \core1|Selector73~21 (
// Equation(s):
// \core1|Selector73~21_combout  = (((!\core1|Equal16~0_combout  & !\core1|Equal26~0_combout )) # (!\core1|state [4])) # (!\core1|state [1])

	.dataa(\core1|state [1]),
	.datab(\core1|Equal16~0_combout ),
	.datac(\core1|state [4]),
	.datad(\core1|Equal26~0_combout ),
	.cin(gnd),
	.combout(\core1|Selector73~21_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector73~21 .lut_mask = 16'h5F7F;
defparam \core1|Selector73~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N24
cycloneii_lcell_comb \core1|Selector73~22 (
// Equation(s):
// \core1|Selector73~22_combout  = (\core1|Selector73~21_combout  & ((!\core1|LessThan5~2_combout ) # (!\core1|Equal35~0_combout )))

	.dataa(vcc),
	.datab(\core1|Selector73~21_combout ),
	.datac(\core1|Equal35~0_combout ),
	.datad(\core1|LessThan5~2_combout ),
	.cin(gnd),
	.combout(\core1|Selector73~22_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector73~22 .lut_mask = 16'h0CCC;
defparam \core1|Selector73~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N8
cycloneii_lcell_comb \core1|Equal24~0 (
// Equation(s):
// \core1|Equal24~0_combout  = (\core1|Equal26~0_combout  & (\core1|state [4] & !\core1|state [1]))

	.dataa(vcc),
	.datab(\core1|Equal26~0_combout ),
	.datac(\core1|state [4]),
	.datad(\core1|state [1]),
	.cin(gnd),
	.combout(\core1|Equal24~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Equal24~0 .lut_mask = 16'h00C0;
defparam \core1|Equal24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N22
cycloneii_lcell_comb \core1|Selector71~1 (
// Equation(s):
// \core1|Selector71~1_combout  = (\core1|Selector73~22_combout  & (!\core1|Equal24~0_combout  & ((!\core1|Equal16~1_combout ) # (!\core1|LessThan0~2_combout ))))

	.dataa(\core1|Selector73~22_combout ),
	.datab(\core1|Equal24~0_combout ),
	.datac(\core1|LessThan0~2_combout ),
	.datad(\core1|Equal16~1_combout ),
	.cin(gnd),
	.combout(\core1|Selector71~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector71~1 .lut_mask = 16'h0222;
defparam \core1|Selector71~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N16
cycloneii_lcell_comb \core1|Selector71~2 (
// Equation(s):
// \core1|Selector71~2_combout  = (\core1|Selector72~17_combout  & (\core1|Selector71~1_combout  & \core1|Selector71~0_combout ))

	.dataa(\core1|Selector72~17_combout ),
	.datab(\core1|Selector71~1_combout ),
	.datac(vcc),
	.datad(\core1|Selector71~0_combout ),
	.cin(gnd),
	.combout(\core1|Selector71~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector71~2 .lut_mask = 16'h8800;
defparam \core1|Selector71~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N10
cycloneii_lcell_comb \core1|Selector73~23 (
// Equation(s):
// \core1|Selector73~23_combout  = (!\core1|state [4] & ((\core1|state [2] & (\core1|state [0] & !\core1|state [1])) # (!\core1|state [2] & (!\core1|state [0] & \core1|state [1]))))

	.dataa(\core1|state [2]),
	.datab(\core1|state [4]),
	.datac(\core1|state [0]),
	.datad(\core1|state [1]),
	.cin(gnd),
	.combout(\core1|Selector73~23_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector73~23 .lut_mask = 16'h0120;
defparam \core1|Selector73~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N28
cycloneii_lcell_comb \core1|Equal5~3 (
// Equation(s):
// \core1|Equal5~3_combout  = (!\core1|state [3] & (!\core1|state [1] & !\core1|state [4]))

	.dataa(vcc),
	.datab(\core1|state [3]),
	.datac(\core1|state [1]),
	.datad(\core1|state [4]),
	.cin(gnd),
	.combout(\core1|Equal5~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Equal5~3 .lut_mask = 16'h0003;
defparam \core1|Equal5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N10
cycloneii_lcell_comb \core1|Selector70~0 (
// Equation(s):
// \core1|Selector70~0_combout  = (\core1|Equal33~1_combout ) # ((\core1|state [5] & (!\core1|state [0] & \core1|Equal5~3_combout )))

	.dataa(\core1|Equal33~1_combout ),
	.datab(\core1|state [5]),
	.datac(\core1|state [0]),
	.datad(\core1|Equal5~3_combout ),
	.cin(gnd),
	.combout(\core1|Selector70~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector70~0 .lut_mask = 16'hAEAA;
defparam \core1|Selector70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N14
cycloneii_lcell_comb \core1|WideOr3~2 (
// Equation(s):
// \core1|WideOr3~2_combout  = (\core1|state [5] & (((\core1|state [4]) # (!\core1|state [1])) # (!\core1|state [0]))) # (!\core1|state [5] & ((\core1|state [0]) # (\core1|state [4] $ (\core1|state [1]))))

	.dataa(\core1|state [5]),
	.datab(\core1|state [0]),
	.datac(\core1|state [4]),
	.datad(\core1|state [1]),
	.cin(gnd),
	.combout(\core1|WideOr3~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|WideOr3~2 .lut_mask = 16'hE7FE;
defparam \core1|WideOr3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N12
cycloneii_lcell_comb \core1|Selector18~0 (
// Equation(s):
// \core1|Selector18~0_combout  = (\core1|Add5~10_combout  & ((\core1|Equal35~0_combout ) # ((\core1|k [5] & \core1|WideOr3~3_combout )))) # (!\core1|Add5~10_combout  & (((\core1|k [5] & \core1|WideOr3~3_combout ))))

	.dataa(\core1|Add5~10_combout ),
	.datab(\core1|Equal35~0_combout ),
	.datac(\core1|k [5]),
	.datad(\core1|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\core1|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector18~0 .lut_mask = 16'hF888;
defparam \core1|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N10
cycloneii_lcell_comb \core1|Selector17~0 (
// Equation(s):
// \core1|Selector17~0_combout  = (\core1|WideOr3~3_combout  & ((\core1|k [6]) # ((\core1|Equal35~0_combout  & \core1|Add5~12_combout )))) # (!\core1|WideOr3~3_combout  & (\core1|Equal35~0_combout  & ((\core1|Add5~12_combout ))))

	.dataa(\core1|WideOr3~3_combout ),
	.datab(\core1|Equal35~0_combout ),
	.datac(\core1|k [6]),
	.datad(\core1|Add5~12_combout ),
	.cin(gnd),
	.combout(\core1|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector17~0 .lut_mask = 16'hECA0;
defparam \core1|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N0
cycloneii_lcell_comb \core1|Selector16~0 (
// Equation(s):
// \core1|Selector16~0_combout  = (\core1|WideOr3~3_combout  & ((\core1|k [7]) # ((\core1|Equal35~0_combout  & \core1|Add5~14_combout )))) # (!\core1|WideOr3~3_combout  & (\core1|Equal35~0_combout  & ((\core1|Add5~14_combout ))))

	.dataa(\core1|WideOr3~3_combout ),
	.datab(\core1|Equal35~0_combout ),
	.datac(\core1|k [7]),
	.datad(\core1|Add5~14_combout ),
	.cin(gnd),
	.combout(\core1|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector16~0 .lut_mask = 16'hECA0;
defparam \core1|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N2
cycloneii_lcell_comb \core2|Equal26~0 (
// Equation(s):
// \core2|Equal26~0_combout  = (!\core2|state [0] & (!\core2|state [2] & (!\core2|state [5] & \core2|state [3])))

	.dataa(\core2|state [0]),
	.datab(\core2|state [2]),
	.datac(\core2|state [5]),
	.datad(\core2|state [3]),
	.cin(gnd),
	.combout(\core2|Equal26~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Equal26~0 .lut_mask = 16'h0100;
defparam \core2|Equal26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N24
cycloneii_lcell_comb \core2|Selector73~19 (
// Equation(s):
// \core2|Selector73~19_combout  = (((!\core2|Equal16~0_combout  & !\core2|Equal26~0_combout )) # (!\core2|state [1])) # (!\core2|state [4])

	.dataa(\core2|Equal16~0_combout ),
	.datab(\core2|state [4]),
	.datac(\core2|state [1]),
	.datad(\core2|Equal26~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector73~19_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector73~19 .lut_mask = 16'h3F7F;
defparam \core2|Selector73~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N10
cycloneii_lcell_comb \core2|Selector73~20 (
// Equation(s):
// \core2|Selector73~20_combout  = (\core2|Selector73~19_combout  & ((!\core2|LessThan5~2_combout ) # (!\core2|Equal35~0_combout )))

	.dataa(\core2|Equal35~0_combout ),
	.datab(vcc),
	.datac(\core2|LessThan5~2_combout ),
	.datad(\core2|Selector73~19_combout ),
	.cin(gnd),
	.combout(\core2|Selector73~20_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector73~20 .lut_mask = 16'h5F00;
defparam \core2|Selector73~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N30
cycloneii_lcell_comb \core2|Selector73~22 (
// Equation(s):
// \core2|Selector73~22_combout  = (!\core2|state [4] & (\core2|Equal3~1_combout  & (!\core2|filled_flag~regout  & \core2|Equal4~0_combout )))

	.dataa(\core2|state [4]),
	.datab(\core2|Equal3~1_combout ),
	.datac(\core2|filled_flag~regout ),
	.datad(\core2|Equal4~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector73~22_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector73~22 .lut_mask = 16'h0400;
defparam \core2|Selector73~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N0
cycloneii_lcell_comb \core2|Selector73~23 (
// Equation(s):
// \core2|Selector73~23_combout  = (!\core2|state [4] & ((\core2|state [0] & (!\core2|state [1] & \core2|state [2])) # (!\core2|state [0] & (\core2|state [1] & !\core2|state [2]))))

	.dataa(\core2|state [0]),
	.datab(\core2|state [4]),
	.datac(\core2|state [1]),
	.datad(\core2|state [2]),
	.cin(gnd),
	.combout(\core2|Selector73~23_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector73~23 .lut_mask = 16'h0210;
defparam \core2|Selector73~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N6
cycloneii_lcell_comb \core2|Selector73~24 (
// Equation(s):
// \core2|Selector73~24_combout  = (\core2|Selector73~22_combout ) # ((\core2|Equal33~1_combout ) # ((\core2|Selector73~23_combout  & \core2|Equal12~0_combout )))

	.dataa(\core2|Selector73~22_combout ),
	.datab(\core2|Selector73~23_combout ),
	.datac(\core2|Equal33~1_combout ),
	.datad(\core2|Equal12~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector73~24_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector73~24 .lut_mask = 16'hFEFA;
defparam \core2|Selector73~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N12
cycloneii_lcell_comb \core2|Equal16~1 (
// Equation(s):
// \core2|Equal16~1_combout  = (\core2|state [4] & (\core2|Equal16~0_combout  & !\core2|state [1]))

	.dataa(\core2|state [4]),
	.datab(\core2|Equal16~0_combout ),
	.datac(vcc),
	.datad(\core2|state [1]),
	.cin(gnd),
	.combout(\core2|Equal16~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Equal16~1 .lut_mask = 16'h0088;
defparam \core2|Equal16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N8
cycloneii_lcell_comb \core2|Equal21~0 (
// Equation(s):
// \core2|Equal21~0_combout  = (\core2|Equal5~1_combout  & (!\core2|state [3] & (\core2|state [4] & \core2|Equal21~1_combout )))

	.dataa(\core2|Equal5~1_combout ),
	.datab(\core2|state [3]),
	.datac(\core2|state [4]),
	.datad(\core2|Equal21~1_combout ),
	.cin(gnd),
	.combout(\core2|Equal21~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Equal21~0 .lut_mask = 16'h2000;
defparam \core2|Equal21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N6
cycloneii_lcell_comb \core2|Equal5~3 (
// Equation(s):
// \core2|Equal5~3_combout  = (!\core2|state [4] & (!\core2|state [3] & !\core2|state [1]))

	.dataa(vcc),
	.datab(\core2|state [4]),
	.datac(\core2|state [3]),
	.datad(\core2|state [1]),
	.cin(gnd),
	.combout(\core2|Equal5~3_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Equal5~3 .lut_mask = 16'h0003;
defparam \core2|Equal5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N10
cycloneii_lcell_comb \core2|Equal12~1 (
// Equation(s):
// \core2|Equal12~1_combout  = (!\core2|state [0] & (\core2|Equal12~0_combout  & (\core2|Equal5~0_combout  & \core2|state [2])))

	.dataa(\core2|state [0]),
	.datab(\core2|Equal12~0_combout ),
	.datac(\core2|Equal5~0_combout ),
	.datad(\core2|state [2]),
	.cin(gnd),
	.combout(\core2|Equal12~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Equal12~1 .lut_mask = 16'h4000;
defparam \core2|Equal12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N12
cycloneii_lcell_comb \core2|Selector72~10 (
// Equation(s):
// \core2|Selector72~10_combout  = (\core2|state [5] & (!\core2|state [3] & (\core2|Equal28~0_combout  & !\core2|state [0])))

	.dataa(\core2|state [5]),
	.datab(\core2|state [3]),
	.datac(\core2|Equal28~0_combout ),
	.datad(\core2|state [0]),
	.cin(gnd),
	.combout(\core2|Selector72~10_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector72~10 .lut_mask = 16'h0020;
defparam \core2|Selector72~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N18
cycloneii_lcell_comb \core2|Selector72~11 (
// Equation(s):
// \core2|Selector72~11_combout  = (!\core2|state [5] & (\core2|state [3] & (\core2|state [2] $ (\core2|state [1]))))

	.dataa(\core2|state [5]),
	.datab(\core2|state [2]),
	.datac(\core2|state [1]),
	.datad(\core2|state [3]),
	.cin(gnd),
	.combout(\core2|Selector72~11_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector72~11 .lut_mask = 16'h1400;
defparam \core2|Selector72~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N16
cycloneii_lcell_comb \core2|Selector72~12 (
// Equation(s):
// \core2|Selector72~12_combout  = (!\core2|state [4] & ((\core2|Selector72~10_combout ) # ((\core2|state [0] & \core2|Selector72~11_combout ))))

	.dataa(\core2|state [0]),
	.datab(\core2|Selector72~11_combout ),
	.datac(\core2|state [4]),
	.datad(\core2|Selector72~10_combout ),
	.cin(gnd),
	.combout(\core2|Selector72~12_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector72~12 .lut_mask = 16'h0F08;
defparam \core2|Selector72~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N10
cycloneii_lcell_comb \core2|Selector71~2 (
// Equation(s):
// \core2|Selector71~2_combout  = (\core2|Equal5~1_combout  & (\core2|Equal4~0_combout  & (\core2|state [3] $ (\core2|state [4]))))

	.dataa(\core2|Equal5~1_combout ),
	.datab(\core2|state [3]),
	.datac(\core2|state [4]),
	.datad(\core2|Equal4~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector71~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector71~2 .lut_mask = 16'h2800;
defparam \core2|Selector71~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N14
cycloneii_lcell_comb \core2|Equal24~0 (
// Equation(s):
// \core2|Equal24~0_combout  = (!\core2|state [1] & (\core2|state [4] & \core2|Equal26~0_combout ))

	.dataa(vcc),
	.datab(\core2|state [1]),
	.datac(\core2|state [4]),
	.datad(\core2|Equal26~0_combout ),
	.cin(gnd),
	.combout(\core2|Equal24~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Equal24~0 .lut_mask = 16'h3000;
defparam \core2|Equal24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N20
cycloneii_lcell_comb \core2|Selector71~4 (
// Equation(s):
// \core2|Selector71~4_combout  = (!\core2|Equal24~0_combout  & (\core2|Selector73~20_combout  & ((!\core2|LessThan0~2_combout ) # (!\core2|Equal16~1_combout ))))

	.dataa(\core2|Equal16~1_combout ),
	.datab(\core2|Equal24~0_combout ),
	.datac(\core2|LessThan0~2_combout ),
	.datad(\core2|Selector73~20_combout ),
	.cin(gnd),
	.combout(\core2|Selector71~4_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector71~4 .lut_mask = 16'h1300;
defparam \core2|Selector71~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y13_N13
cycloneii_lcell_ff \core2|data_d[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector59~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|data_d [4]));

// Location: LCFF_X27_Y13_N7
cycloneii_lcell_ff \core2|data_d[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector57~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|data_d [6]));

// Location: LCFF_X27_Y13_N21
cycloneii_lcell_ff \core2|data_d[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector60~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|data_d [3]));

// Location: LCFF_X27_Y13_N19
cycloneii_lcell_ff \core2|data_d[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector63~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|data_d [0]));

// Location: LCFF_X27_Y13_N9
cycloneii_lcell_ff \core2|data_d[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector62~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|data_d [1]));

// Location: LCFF_X27_Y13_N3
cycloneii_lcell_ff \core2|data_d[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector61~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|data_d [2]));

// Location: LCCOMB_X27_Y13_N0
cycloneii_lcell_comb \core2|Selector74~5 (
// Equation(s):
// \core2|Selector74~5_combout  = (\core2|data_d [2]) # ((\core2|data_d [0] & ((\core2|data_d [1]) # (!\core2|data_d [3]))) # (!\core2|data_d [0] & (!\core2|data_d [3] & \core2|data_d [1])))

	.dataa(\core2|data_d [0]),
	.datab(\core2|data_d [2]),
	.datac(\core2|data_d [3]),
	.datad(\core2|data_d [1]),
	.cin(gnd),
	.combout(\core2|Selector74~5_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector74~5 .lut_mask = 16'hEFCE;
defparam \core2|Selector74~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N14
cycloneii_lcell_comb \core2|Selector74~6 (
// Equation(s):
// \core2|Selector74~6_combout  = (\core2|Selector74~5_combout  & (\core2|data_d [6] & ((!\core2|data_d [4]) # (!\core2|data_d [3])))) # (!\core2|Selector74~5_combout  & (\core2|data_d [6] $ (((!\core2|data_d [3] & !\core2|data_d [4])))))

	.dataa(\core2|data_d [6]),
	.datab(\core2|Selector74~5_combout ),
	.datac(\core2|data_d [3]),
	.datad(\core2|data_d [4]),
	.cin(gnd),
	.combout(\core2|Selector74~6_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector74~6 .lut_mask = 16'h2AA9;
defparam \core2|Selector74~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y13_N29
cycloneii_lcell_ff \core2|data_d[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector58~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|data_d [5]));

// Location: LCFF_X27_Y13_N11
cycloneii_lcell_ff \core2|data_d[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector56~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|data_d [7]));

// Location: LCCOMB_X27_Y13_N16
cycloneii_lcell_comb \core2|Selector74~7 (
// Equation(s):
// \core2|Selector74~7_combout  = (\core2|data_d [5] & (!\core2|data_d [7] & (\core2|Selector74~6_combout  & \core2|Equal33~1_combout )))

	.dataa(\core2|data_d [5]),
	.datab(\core2|data_d [7]),
	.datac(\core2|Selector74~6_combout ),
	.datad(\core2|Equal33~1_combout ),
	.cin(gnd),
	.combout(\core2|Selector74~7_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector74~7 .lut_mask = 16'h2000;
defparam \core2|Selector74~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N24
cycloneii_lcell_comb \core2|Selector64~0 (
// Equation(s):
// \core2|Selector64~0_combout  = (\core2|filled_flag~regout  & (((\core2|Equal3~2_combout ) # (!\core2|Equal3~1_combout )) # (!\core2|Equal3~0_combout )))

	.dataa(\core2|Equal3~0_combout ),
	.datab(\core2|Equal3~1_combout ),
	.datac(\core2|filled_flag~regout ),
	.datad(\core2|Equal3~2_combout ),
	.cin(gnd),
	.combout(\core2|Selector64~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector64~0 .lut_mask = 16'hF070;
defparam \core2|Selector64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N16
cycloneii_lcell_comb \core4|Selector64~2 (
// Equation(s):
// \core4|Selector64~2_combout  = (\core4|Equal3~6_combout  & ((\core4|LessThan0~2_combout ) # ((\core4|Selector64~3_combout  & \core4|filled_flag~regout )))) # (!\core4|Equal3~6_combout  & (\core4|Selector64~3_combout  & (\core4|filled_flag~regout )))

	.dataa(\core4|Equal3~6_combout ),
	.datab(\core4|Selector64~3_combout ),
	.datac(\core4|filled_flag~regout ),
	.datad(\core4|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\core4|Selector64~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector64~2 .lut_mask = 16'hEAC0;
defparam \core4|Selector64~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N6
cycloneii_lcell_comb \core4|Selector65~2 (
// Equation(s):
// \core4|Selector65~2_combout  = (\core4|swapped_flag~regout  & ((\core4|state [4]) # ((\core4|state [1]) # (!\core4|Equal16~0_combout ))))

	.dataa(\core4|state [4]),
	.datab(\core4|state [1]),
	.datac(\core4|Equal16~0_combout ),
	.datad(\core4|swapped_flag~regout ),
	.cin(gnd),
	.combout(\core4|Selector65~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector65~2 .lut_mask = 16'hEF00;
defparam \core4|Selector65~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N16
cycloneii_lcell_comb \core4|Selector66~2 (
// Equation(s):
// \core4|Selector66~2_combout  = (\core4|Selector66~3_combout ) # ((!\core4|LessThan5~2_combout  & \core4|Equal35~0_combout ))

	.dataa(\core4|LessThan5~2_combout ),
	.datab(vcc),
	.datac(\core4|Selector66~3_combout ),
	.datad(\core4|Equal35~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector66~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector66~2 .lut_mask = 16'hF5F0;
defparam \core4|Selector66~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N12
cycloneii_lcell_comb \core1|Selector66~2 (
// Equation(s):
// \core1|Selector66~2_combout  = (\core1|Selector66~3_combout ) # ((\core1|Equal35~0_combout  & !\core1|LessThan5~2_combout ))

	.dataa(\core1|Equal35~0_combout ),
	.datab(\core1|Selector66~3_combout ),
	.datac(vcc),
	.datad(\core1|LessThan5~2_combout ),
	.cin(gnd),
	.combout(\core1|Selector66~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector66~2 .lut_mask = 16'hCCEE;
defparam \core1|Selector66~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N26
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(vcc),
	.datac(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h0005;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N22
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datac(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h0804;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y20_N25
cycloneii_lcell_ff \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]));

// Location: LCCOMB_X16_Y20_N28
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h3230;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N18
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11 (
	.dataa(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11 .lut_mask = 16'hFFDF;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N0
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12 .lut_mask = 16'hCECC;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y17_N25
cycloneii_lcell_ff \core1|wren (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector68~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|wren~regout ));

// Location: LCCOMB_X18_Y14_N24
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h00A1;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y15_N5
cycloneii_lcell_ff \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]));

// Location: LCCOMB_X20_Y15_N2
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h2021;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N8
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datad(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'hB1A0;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y17_N23
cycloneii_lcell_ff \core1|wren_d (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector69~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|wren_d~regout ));

// Location: LCCOMB_X17_Y14_N26
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h0101;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h0900;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y14_N7
cycloneii_lcell_ff \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]));

// Location: LCCOMB_X17_Y14_N0
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h3320;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11 (
	.dataa(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11 .lut_mask = 16'hFBFF;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N8
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12 (
	.dataa(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12 .lut_mask = 16'hCCEC;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y13_N13
cycloneii_lcell_ff \core2|wren (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector68~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|wren~regout ));

// Location: LCCOMB_X23_Y21_N24
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[4]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][2]~regout ),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h2000;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y14_N29
cycloneii_lcell_ff \core2|data[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector55~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|WideOr7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|data [0]));

// Location: LCFF_X27_Y11_N9
cycloneii_lcell_ff \core2|address[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector31~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|address [0]));

// Location: LCFF_X27_Y11_N31
cycloneii_lcell_ff \core2|address[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector30~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|address [1]));

// Location: LCFF_X27_Y11_N13
cycloneii_lcell_ff \core2|address[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector29~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|address [2]));

// Location: LCFF_X27_Y11_N3
cycloneii_lcell_ff \core2|address[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector28~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|address [3]));

// Location: LCFF_X27_Y11_N5
cycloneii_lcell_ff \core2|address[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector27~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|address [4]));

// Location: LCFF_X27_Y11_N19
cycloneii_lcell_ff \core2|address[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector26~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|address [5]));

// Location: LCFF_X27_Y11_N1
cycloneii_lcell_ff \core2|address[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector25~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|address [6]));

// Location: LCFF_X27_Y11_N11
cycloneii_lcell_ff \core2|address[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector24~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|address [7]));

// Location: LCFF_X25_Y14_N5
cycloneii_lcell_ff \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]));

// Location: LCCOMB_X25_Y14_N18
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]~regout ),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datad(\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [1]),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hFE10;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h25A5;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N24
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 (
	.dataa(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .lut_mask = 16'hEFFF;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~18 (
	.dataa(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~18 .lut_mask = 16'hF0F8;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y15_N3
cycloneii_lcell_ff \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]));

// Location: LCCOMB_X18_Y15_N0
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h2201;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datac(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'hCC50;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 (
	.dataa(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .lut_mask = 16'h7078;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y17_N23
cycloneii_lcell_ff \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]));

// Location: LCCOMB_X19_Y17_N16
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h0809;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N10
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datac(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'hCC50;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y10_N29
cycloneii_lcell_ff \core2|wren_d (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector69~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|wren_d~regout ));

// Location: LCCOMB_X23_Y17_N4
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[6]~reg0_regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][2]~regout ),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h0800;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y13_N1
cycloneii_lcell_ff \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]));

// Location: LCCOMB_X25_Y13_N2
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [1]),
	.datab(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][3]~regout ),
	.datad(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hABA8;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h43C3;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N12
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][2]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[7]~reg0_regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .lut_mask = 16'h0080;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y20_N25
cycloneii_lcell_ff \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]));

// Location: LCFF_X31_Y20_N7
cycloneii_lcell_ff \core3|wren (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector68~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|wren~regout ));

// Location: LCCOMB_X25_Y21_N12
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h25A5;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N6
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~17 (
	.dataa(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~17 .lut_mask = 16'hEFFF;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N18
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18 .lut_mask = 16'hDCCC;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y22_N21
cycloneii_lcell_ff \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]));

// Location: LCCOMB_X19_Y22_N26
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h4401;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N28
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datab(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'hA3A0;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N30
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[9]~reg0_regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][3]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .lut_mask = 16'h2000;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N26
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][2]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[9]~reg0_regout ),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .lut_mask = 16'h4000;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N22
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 (
	.dataa(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][1]~regout ),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .lut_mask = 16'h0800;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N24
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~7 (
	.dataa(vcc),
	.datab(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.datac(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.datad(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~7 .lut_mask = 16'hFFFC;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y22_N25
cycloneii_lcell_ff \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]));

// Location: LCCOMB_X17_Y22_N12
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h0809;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N18
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datab(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datac(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'hCC0A;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N9
cycloneii_lcell_ff \core3|wren_d (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector69~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|wren_d~regout ));

// Location: LCCOMB_X16_Y22_N24
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[9]~reg0_regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][2]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h0800;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y22_N25
cycloneii_lcell_ff \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]));

// Location: LCCOMB_X14_Y22_N18
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datab(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][3]~regout ),
	.datad(\core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [1]),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hFE02;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N0
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 16'h25F0;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N14
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 (
	.dataa(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .lut_mask = 16'h34F0;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N28
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h25A5;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(vcc),
	.datac(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h0005;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h0082;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y15_N25
cycloneii_lcell_ff \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]));

// Location: LCCOMB_X23_Y15_N22
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datac(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h00EC;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 (
	.dataa(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .lut_mask = 16'hFFDF;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 .lut_mask = 16'hFF08;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y16_N23
cycloneii_lcell_ff \core4|wren (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector68~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|wren~regout ));

// Location: LCCOMB_X25_Y15_N20
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h43C3;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 (
	.dataa(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .lut_mask = 16'hFFBF;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~18 .lut_mask = 16'hCECC;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y15_N13
cycloneii_lcell_ff \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]));

// Location: LCCOMB_X16_Y15_N2
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h4401;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N4
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datab(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'hA3A0;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y16_N25
cycloneii_lcell_ff \core4|wren_d (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector69~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|wren_d~regout ));

// Location: LCCOMB_X25_Y19_N10
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h43C3;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneii_lcell_comb \core4|i[5]~0 (
// Equation(s):
// \core4|i[5]~0_combout  = (\core4|state [2] & ((\core4|state [1]) # ((\core4|state [4]) # (!\core4|state [0])))) # (!\core4|state [2] & (\core4|state [0] & ((!\core4|state [4]) # (!\core4|state [1]))))

	.dataa(\core4|state [1]),
	.datab(\core4|state [2]),
	.datac(\core4|state [0]),
	.datad(\core4|state [4]),
	.cin(gnd),
	.combout(\core4|i[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|i[5]~0 .lut_mask = 16'hDCBC;
defparam \core4|i[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N10
cycloneii_lcell_comb \core3|Selector57~0 (
// Equation(s):
// \core3|Selector57~0_combout  = (\core3|state [0] & (\core3|Equal30~0_combout  & (\core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6] $ (\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6]))))

	.dataa(\core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6]),
	.datab(\core3|state [0]),
	.datac(\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6]),
	.datad(\core3|Equal30~0_combout ),
	.cin(gnd),
	.combout(\core3|Selector57~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector57~0 .lut_mask = 16'h4800;
defparam \core3|Selector57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N18
cycloneii_lcell_comb \core3|Selector63~0 (
// Equation(s):
// \core3|Selector63~0_combout  = (\core3|Equal30~0_combout  & (\core3|state [0] & (\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0] $ (\core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0]))))

	.dataa(\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0]),
	.datab(\core3|Equal30~0_combout ),
	.datac(\core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0]),
	.datad(\core3|state [0]),
	.cin(gnd),
	.combout(\core3|Selector63~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector63~0 .lut_mask = 16'h4800;
defparam \core3|Selector63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N30
cycloneii_lcell_comb \core3|Selector63~1 (
// Equation(s):
// \core3|Selector63~1_combout  = (\core3|Selector63~0_combout ) # ((\core3|data_d [0] & \core3|WideOr8~5_combout ))

	.dataa(vcc),
	.datab(\core3|Selector63~0_combout ),
	.datac(\core3|data_d [0]),
	.datad(\core3|WideOr8~5_combout ),
	.cin(gnd),
	.combout(\core3|Selector63~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector63~1 .lut_mask = 16'hFCCC;
defparam \core3|Selector63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N4
cycloneii_lcell_comb \core3|Selector62~0 (
// Equation(s):
// \core3|Selector62~0_combout  = (\core3|state [0] & (\core3|Equal30~0_combout  & (\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1] $ (\core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1]))))

	.dataa(\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1]),
	.datab(\core3|state [0]),
	.datac(\core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1]),
	.datad(\core3|Equal30~0_combout ),
	.cin(gnd),
	.combout(\core3|Selector62~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector62~0 .lut_mask = 16'h4800;
defparam \core3|Selector62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cycloneii_lcell_comb \core3|Selector62~1 (
// Equation(s):
// \core3|Selector62~1_combout  = (\core3|Selector62~0_combout ) # ((\core3|data_d [1] & \core3|WideOr8~5_combout ))

	.dataa(vcc),
	.datab(\core3|Selector62~0_combout ),
	.datac(\core3|data_d [1]),
	.datad(\core3|WideOr8~5_combout ),
	.cin(gnd),
	.combout(\core3|Selector62~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector62~1 .lut_mask = 16'hFCCC;
defparam \core3|Selector62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N20
cycloneii_lcell_comb \core3|Selector61~0 (
// Equation(s):
// \core3|Selector61~0_combout  = (\core3|Equal30~0_combout  & (\core3|state [0] & (\core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2] $ (\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2]))))

	.dataa(\core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2]),
	.datab(\core3|Equal30~0_combout ),
	.datac(\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2]),
	.datad(\core3|state [0]),
	.cin(gnd),
	.combout(\core3|Selector61~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector61~0 .lut_mask = 16'h4800;
defparam \core3|Selector61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N22
cycloneii_lcell_comb \core3|Selector61~1 (
// Equation(s):
// \core3|Selector61~1_combout  = (\core3|Selector61~0_combout ) # ((\core3|WideOr8~5_combout  & \core3|data_d [2]))

	.dataa(\core3|Selector61~0_combout ),
	.datab(\core3|WideOr8~5_combout ),
	.datac(\core3|data_d [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|Selector61~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector61~1 .lut_mask = 16'hEAEA;
defparam \core3|Selector61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N14
cycloneii_lcell_comb \core3|Selector58~0 (
// Equation(s):
// \core3|Selector58~0_combout  = (\core3|Equal30~0_combout  & (\core3|state [0] & (\core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5] $ (\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5]))))

	.dataa(\core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5]),
	.datab(\core3|Equal30~0_combout ),
	.datac(\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5]),
	.datad(\core3|state [0]),
	.cin(gnd),
	.combout(\core3|Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector58~0 .lut_mask = 16'h4800;
defparam \core3|Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cycloneii_lcell_comb \core3|Selector58~1 (
// Equation(s):
// \core3|Selector58~1_combout  = (\core3|Selector58~0_combout ) # ((\core3|data_d [5] & \core3|WideOr8~5_combout ))

	.dataa(\core3|Selector58~0_combout ),
	.datab(vcc),
	.datac(\core3|data_d [5]),
	.datad(\core3|WideOr8~5_combout ),
	.cin(gnd),
	.combout(\core3|Selector58~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector58~1 .lut_mask = 16'hFAAA;
defparam \core3|Selector58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N12
cycloneii_lcell_comb \core1|Selector59~0 (
// Equation(s):
// \core1|Selector59~0_combout  = (\core1|Equal30~0_combout  & (\core1|state [0] & (\core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4] $ (\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4]))))

	.dataa(\core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4]),
	.datab(\core1|Equal30~0_combout ),
	.datac(\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4]),
	.datad(\core1|state [0]),
	.cin(gnd),
	.combout(\core1|Selector59~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector59~0 .lut_mask = 16'h4800;
defparam \core1|Selector59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N24
cycloneii_lcell_comb \core1|Selector62~0 (
// Equation(s):
// \core1|Selector62~0_combout  = (\core1|Equal30~0_combout  & (\core1|state [0] & (\core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1] $ (\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1]))))

	.dataa(\core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1]),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1]),
	.datac(\core1|Equal30~0_combout ),
	.datad(\core1|state [0]),
	.cin(gnd),
	.combout(\core1|Selector62~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector62~0 .lut_mask = 16'h6000;
defparam \core1|Selector62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N26
cycloneii_lcell_comb \core2|Selector59~0 (
// Equation(s):
// \core2|Selector59~0_combout  = (\core2|Equal30~0_combout  & (\core2|state [0] & (\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4] $ (\core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4]))))

	.dataa(\core2|Equal30~0_combout ),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4]),
	.datac(\core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4]),
	.datad(\core2|state [0]),
	.cin(gnd),
	.combout(\core2|Selector59~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector59~0 .lut_mask = 16'h2800;
defparam \core2|Selector59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N18
cycloneii_lcell_comb \core2|WideOr8~4 (
// Equation(s):
// \core2|WideOr8~4_combout  = (((!\core2|state [1]) # (!\core2|state [3])) # (!\core2|state [4])) # (!\core2|state [2])

	.dataa(\core2|state [2]),
	.datab(\core2|state [4]),
	.datac(\core2|state [3]),
	.datad(\core2|state [1]),
	.cin(gnd),
	.combout(\core2|WideOr8~4_combout ),
	.cout());
// synopsys translate_off
defparam \core2|WideOr8~4 .lut_mask = 16'h7FFF;
defparam \core2|WideOr8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N12
cycloneii_lcell_comb \core2|WideOr8~5 (
// Equation(s):
// \core2|WideOr8~5_combout  = (\core2|WideOr8~6_combout ) # ((\core2|state [5]) # ((\core2|WideOr8~4_combout  & \core2|state [0])))

	.dataa(\core2|WideOr8~4_combout ),
	.datab(\core2|WideOr8~6_combout ),
	.datac(\core2|state [0]),
	.datad(\core2|state [5]),
	.cin(gnd),
	.combout(\core2|WideOr8~5_combout ),
	.cout());
// synopsys translate_off
defparam \core2|WideOr8~5 .lut_mask = 16'hFFEC;
defparam \core2|WideOr8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N12
cycloneii_lcell_comb \core2|Selector59~1 (
// Equation(s):
// \core2|Selector59~1_combout  = (\core2|Selector59~0_combout ) # ((\core2|data_d [4] & \core2|WideOr8~5_combout ))

	.dataa(vcc),
	.datab(\core2|Selector59~0_combout ),
	.datac(\core2|data_d [4]),
	.datad(\core2|WideOr8~5_combout ),
	.cin(gnd),
	.combout(\core2|Selector59~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector59~1 .lut_mask = 16'hFCCC;
defparam \core2|Selector59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N4
cycloneii_lcell_comb \core2|Selector57~0 (
// Equation(s):
// \core2|Selector57~0_combout  = (\core2|state [0] & (\core2|Equal30~0_combout  & (\core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6] $ (\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6]))))

	.dataa(\core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6]),
	.datab(\core2|state [0]),
	.datac(\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6]),
	.datad(\core2|Equal30~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector57~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector57~0 .lut_mask = 16'h4800;
defparam \core2|Selector57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N6
cycloneii_lcell_comb \core2|Selector57~1 (
// Equation(s):
// \core2|Selector57~1_combout  = (\core2|Selector57~0_combout ) # ((\core2|data_d [6] & \core2|WideOr8~5_combout ))

	.dataa(vcc),
	.datab(\core2|Selector57~0_combout ),
	.datac(\core2|data_d [6]),
	.datad(\core2|WideOr8~5_combout ),
	.cin(gnd),
	.combout(\core2|Selector57~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector57~1 .lut_mask = 16'hFCCC;
defparam \core2|Selector57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N30
cycloneii_lcell_comb \core2|Selector60~0 (
// Equation(s):
// \core2|Selector60~0_combout  = (\core2|state [0] & (\core2|Equal30~0_combout  & (\core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3] $ (\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3]))))

	.dataa(\core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3]),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3]),
	.datac(\core2|state [0]),
	.datad(\core2|Equal30~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector60~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector60~0 .lut_mask = 16'h6000;
defparam \core2|Selector60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N20
cycloneii_lcell_comb \core2|Selector60~1 (
// Equation(s):
// \core2|Selector60~1_combout  = (\core2|Selector60~0_combout ) # ((\core2|data_d [3] & \core2|WideOr8~5_combout ))

	.dataa(vcc),
	.datab(\core2|Selector60~0_combout ),
	.datac(\core2|data_d [3]),
	.datad(\core2|WideOr8~5_combout ),
	.cin(gnd),
	.combout(\core2|Selector60~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector60~1 .lut_mask = 16'hFCCC;
defparam \core2|Selector60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N22
cycloneii_lcell_comb \core2|Selector63~0 (
// Equation(s):
// \core2|Selector63~0_combout  = (\core2|Equal30~0_combout  & (\core2|state [0] & (\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0] $ (\core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0]))))

	.dataa(\core2|Equal30~0_combout ),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0]),
	.datac(\core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0]),
	.datad(\core2|state [0]),
	.cin(gnd),
	.combout(\core2|Selector63~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector63~0 .lut_mask = 16'h2800;
defparam \core2|Selector63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N18
cycloneii_lcell_comb \core2|Selector63~1 (
// Equation(s):
// \core2|Selector63~1_combout  = (\core2|Selector63~0_combout ) # ((\core2|data_d [0] & \core2|WideOr8~5_combout ))

	.dataa(vcc),
	.datab(\core2|Selector63~0_combout ),
	.datac(\core2|data_d [0]),
	.datad(\core2|WideOr8~5_combout ),
	.cin(gnd),
	.combout(\core2|Selector63~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector63~1 .lut_mask = 16'hFCCC;
defparam \core2|Selector63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N24
cycloneii_lcell_comb \core2|Selector62~0 (
// Equation(s):
// \core2|Selector62~0_combout  = (\core2|Equal30~0_combout  & (\core2|state [0] & (\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1] $ (\core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1]))))

	.dataa(\core2|Equal30~0_combout ),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1]),
	.datac(\core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1]),
	.datad(\core2|state [0]),
	.cin(gnd),
	.combout(\core2|Selector62~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector62~0 .lut_mask = 16'h2800;
defparam \core2|Selector62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N8
cycloneii_lcell_comb \core2|Selector62~1 (
// Equation(s):
// \core2|Selector62~1_combout  = (\core2|Selector62~0_combout ) # ((\core2|data_d [1] & \core2|WideOr8~5_combout ))

	.dataa(\core2|Selector62~0_combout ),
	.datab(vcc),
	.datac(\core2|data_d [1]),
	.datad(\core2|WideOr8~5_combout ),
	.cin(gnd),
	.combout(\core2|Selector62~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector62~1 .lut_mask = 16'hFAAA;
defparam \core2|Selector62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N28
cycloneii_lcell_comb \core2|Selector61~0 (
// Equation(s):
// \core2|Selector61~0_combout  = (\core2|state [0] & (\core2|Equal30~0_combout  & (\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2] $ (\core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2]))))

	.dataa(\core2|state [0]),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2]),
	.datac(\core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2]),
	.datad(\core2|Equal30~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector61~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector61~0 .lut_mask = 16'h2800;
defparam \core2|Selector61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N2
cycloneii_lcell_comb \core2|Selector61~1 (
// Equation(s):
// \core2|Selector61~1_combout  = (\core2|Selector61~0_combout ) # ((\core2|data_d [2] & \core2|WideOr8~5_combout ))

	.dataa(vcc),
	.datab(\core2|Selector61~0_combout ),
	.datac(\core2|data_d [2]),
	.datad(\core2|WideOr8~5_combout ),
	.cin(gnd),
	.combout(\core2|Selector61~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector61~1 .lut_mask = 16'hFCCC;
defparam \core2|Selector61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N26
cycloneii_lcell_comb \core2|Selector58~0 (
// Equation(s):
// \core2|Selector58~0_combout  = (\core2|state [0] & (\core2|Equal30~0_combout  & (\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5] $ (\core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5]))))

	.dataa(\core2|state [0]),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5]),
	.datac(\core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5]),
	.datad(\core2|Equal30~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector58~0 .lut_mask = 16'h2800;
defparam \core2|Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N28
cycloneii_lcell_comb \core2|Selector58~1 (
// Equation(s):
// \core2|Selector58~1_combout  = (\core2|Selector58~0_combout ) # ((\core2|data_d [5] & \core2|WideOr8~5_combout ))

	.dataa(vcc),
	.datab(\core2|Selector58~0_combout ),
	.datac(\core2|data_d [5]),
	.datad(\core2|WideOr8~5_combout ),
	.cin(gnd),
	.combout(\core2|Selector58~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector58~1 .lut_mask = 16'hFCCC;
defparam \core2|Selector58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N30
cycloneii_lcell_comb \core2|Selector56~0 (
// Equation(s):
// \core2|Selector56~0_combout  = (\core2|state [0] & (\core2|Equal30~0_combout  & (\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7] $ (\core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7]))))

	.dataa(\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7]),
	.datab(\core2|state [0]),
	.datac(\core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7]),
	.datad(\core2|Equal30~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector56~0 .lut_mask = 16'h4800;
defparam \core2|Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N10
cycloneii_lcell_comb \core2|Selector56~1 (
// Equation(s):
// \core2|Selector56~1_combout  = (\core2|Selector56~0_combout ) # ((\core2|data_d [7] & \core2|WideOr8~5_combout ))

	.dataa(vcc),
	.datab(\core2|Selector56~0_combout ),
	.datac(\core2|data_d [7]),
	.datad(\core2|WideOr8~5_combout ),
	.cin(gnd),
	.combout(\core2|Selector56~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector56~1 .lut_mask = 16'hFCCC;
defparam \core2|Selector56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N4
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datac(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h8004;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y20_N31
cycloneii_lcell_ff \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]));

// Location: LCCOMB_X16_Y20_N24
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h3230;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N22
cycloneii_lcell_comb \core1|Selector68~0 (
// Equation(s):
// \core1|Selector68~0_combout  = (\core1|state [4] & ((\core1|state [1]) # (\core1|state [3] $ (!\core1|state [0])))) # (!\core1|state [4] & (!\core1|state [3] & (!\core1|state [0] & \core1|state [1])))

	.dataa(\core1|state [3]),
	.datab(\core1|state [4]),
	.datac(\core1|state [0]),
	.datad(\core1|state [1]),
	.cin(gnd),
	.combout(\core1|Selector68~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector68~0 .lut_mask = 16'hCD84;
defparam \core1|Selector68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N4
cycloneii_lcell_comb \core1|Selector68~1 (
// Equation(s):
// \core1|Selector68~1_combout  = \core1|state [3] $ (((\core1|state [2]) # (\core1|Selector68~0_combout )))

	.dataa(\core1|state [3]),
	.datab(\core1|state [2]),
	.datac(vcc),
	.datad(\core1|Selector68~0_combout ),
	.cin(gnd),
	.combout(\core1|Selector68~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector68~1 .lut_mask = 16'h5566;
defparam \core1|Selector68~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N10
cycloneii_lcell_comb \core1|Selector68~2 (
// Equation(s):
// \core1|Selector68~2_combout  = (\core1|state [4] & (\core1|state [2] & ((\core1|state [1]) # (\core1|state [0]))))

	.dataa(\core1|state [1]),
	.datab(\core1|state [4]),
	.datac(\core1|state [0]),
	.datad(\core1|state [2]),
	.cin(gnd),
	.combout(\core1|Selector68~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector68~2 .lut_mask = 16'hC800;
defparam \core1|Selector68~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N8
cycloneii_lcell_comb \core1|Selector68~3 (
// Equation(s):
// \core1|Selector68~3_combout  = (\core1|wren~regout  & ((\core1|state [5]) # ((\core1|Selector68~1_combout ) # (\core1|Selector68~2_combout ))))

	.dataa(\core1|wren~regout ),
	.datab(\core1|state [5]),
	.datac(\core1|Selector68~1_combout ),
	.datad(\core1|Selector68~2_combout ),
	.cin(gnd),
	.combout(\core1|Selector68~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector68~3 .lut_mask = 16'hAAA8;
defparam \core1|Selector68~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N20
cycloneii_lcell_comb \core1|data~1 (
// Equation(s):
// \core1|data~1_combout  = (!\core1|Equal12~1_combout  & !\core1|Equal25~0_combout )

	.dataa(vcc),
	.datab(\core1|Equal12~1_combout ),
	.datac(vcc),
	.datad(\core1|Equal25~0_combout ),
	.cin(gnd),
	.combout(\core1|data~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data~1 .lut_mask = 16'h0033;
defparam \core1|data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N24
cycloneii_lcell_comb \core1|Selector68~4 (
// Equation(s):
// \core1|Selector68~4_combout  = ((\core1|Selector68~3_combout ) # ((!\core1|data~0_combout ) # (!\core1|Equal2~2_combout ))) # (!\core1|data~1_combout )

	.dataa(\core1|data~1_combout ),
	.datab(\core1|Selector68~3_combout ),
	.datac(\core1|Equal2~2_combout ),
	.datad(\core1|data~0_combout ),
	.cin(gnd),
	.combout(\core1|Selector68~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector68~4 .lut_mask = 16'hDFFF;
defparam \core1|Selector68~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N26
cycloneii_lcell_comb \core1|Selector55~1 (
// Equation(s):
// \core1|Selector55~1_combout  = ((!\core1|Equal25~0_combout  & (!\core1|Equal12~1_combout  & \core1|Equal2~2_combout ))) # (!\core1|data~0_combout )

	.dataa(\core1|Equal25~0_combout ),
	.datab(\core1|Equal12~1_combout ),
	.datac(\core1|Equal2~2_combout ),
	.datad(\core1|data~0_combout ),
	.cin(gnd),
	.combout(\core1|Selector55~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector55~1 .lut_mask = 16'h10FF;
defparam \core1|Selector55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N12
cycloneii_lcell_comb \core1|Equal6~0 (
// Equation(s):
// \core1|Equal6~0_combout  = (!\core1|state [3] & (!\core1|state [5] & \core1|state [2]))

	.dataa(\core1|state [3]),
	.datab(vcc),
	.datac(\core1|state [5]),
	.datad(\core1|state [2]),
	.cin(gnd),
	.combout(\core1|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Equal6~0 .lut_mask = 16'h0500;
defparam \core1|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N6
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|StageOut[7]~35 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|StageOut[7]~35_combout  = (\core1|Mod0|auto_generated|divider|divider|op_1~2_combout  & !\core1|Mod0|auto_generated|divider|divider|op_1~6_combout )

	.dataa(vcc),
	.datab(\core1|Mod0|auto_generated|divider|divider|op_1~2_combout ),
	.datac(vcc),
	.datad(\core1|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\core1|Mod0|auto_generated|divider|divider|StageOut[7]~35_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[7]~35 .lut_mask = 16'h00CC;
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[7]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N6
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|StageOut[6]~37 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|StageOut[6]~37_combout  = (!\core1|Mod0|auto_generated|divider|divider|op_1~6_combout  & \core1|Mod0|auto_generated|divider|divider|op_1~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\core1|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.datad(\core1|Mod0|auto_generated|divider|divider|op_1~0_combout ),
	.cin(gnd),
	.combout(\core1|Mod0|auto_generated|divider|divider|StageOut[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[6]~37 .lut_mask = 16'h0F00;
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N4
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|StageOut[10]~38 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|StageOut[10]~38_combout  = (!\core1|Mod0|auto_generated|divider|divider|op_2~6_combout  & \core1|Mod0|auto_generated|divider|divider|op_2~2_combout )

	.dataa(vcc),
	.datab(\core1|Mod0|auto_generated|divider|divider|op_2~6_combout ),
	.datac(vcc),
	.datad(\core1|Mod0|auto_generated|divider|divider|op_2~2_combout ),
	.cin(gnd),
	.combout(\core1|Mod0|auto_generated|divider|divider|StageOut[10]~38_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[10]~38 .lut_mask = 16'h3300;
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[10]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N12
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|StageOut[9]~40 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|StageOut[9]~40_combout  = (\core1|Mod0|auto_generated|divider|divider|op_2~0_combout  & !\core1|Mod0|auto_generated|divider|divider|op_2~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\core1|Mod0|auto_generated|divider|divider|op_2~0_combout ),
	.datad(\core1|Mod0|auto_generated|divider|divider|op_2~6_combout ),
	.cin(gnd),
	.combout(\core1|Mod0|auto_generated|divider|divider|StageOut[9]~40_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[9]~40 .lut_mask = 16'h00F0;
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[9]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N6
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|StageOut[12]~43 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|StageOut[12]~43_combout  = (\core1|Mod0|auto_generated|divider|divider|op_3~0_combout  & !\core1|Mod0|auto_generated|divider|divider|op_3~6_combout )

	.dataa(vcc),
	.datab(\core1|Mod0|auto_generated|divider|divider|op_3~0_combout ),
	.datac(vcc),
	.datad(\core1|Mod0|auto_generated|divider|divider|op_3~6_combout ),
	.cin(gnd),
	.combout(\core1|Mod0|auto_generated|divider|divider|StageOut[12]~43_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[12]~43 .lut_mask = 16'h00CC;
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[12]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N0
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|StageOut[16]~44 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|StageOut[16]~44_combout  = (!\core1|Mod0|auto_generated|divider|divider|op_4~6_combout  & \core1|Mod0|auto_generated|divider|divider|op_4~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\core1|Mod0|auto_generated|divider|divider|op_4~6_combout ),
	.datad(\core1|Mod0|auto_generated|divider|divider|op_4~2_combout ),
	.cin(gnd),
	.combout(\core1|Mod0|auto_generated|divider|divider|StageOut[16]~44_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[16]~44 .lut_mask = 16'h0F00;
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[16]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N4
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|StageOut[15]~46 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|StageOut[15]~46_combout  = (!\core1|Mod0|auto_generated|divider|divider|op_4~6_combout  & \core1|Mod0|auto_generated|divider|divider|op_4~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\core1|Mod0|auto_generated|divider|divider|op_4~6_combout ),
	.datad(\core1|Mod0|auto_generated|divider|divider|op_4~0_combout ),
	.cin(gnd),
	.combout(\core1|Mod0|auto_generated|divider|divider|StageOut[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[15]~46 .lut_mask = 16'h0F00;
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[15]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N8
cycloneii_lcell_comb \core1|Mux7~0 (
// Equation(s):
// \core1|Mux7~0_combout  = (!\core1|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & ((\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & ((\core1|secret_key [8]))) # 
// (!\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core1|secret_key [16]))))

	.dataa(\core1|secret_key [16]),
	.datab(\core1|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.datac(\core1|secret_key [8]),
	.datad(\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.cin(gnd),
	.combout(\core1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mux7~0 .lut_mask = 16'h3022;
defparam \core1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N6
cycloneii_lcell_comb \core1|Mux7~1 (
// Equation(s):
// \core1|Mux7~1_combout  = (\core1|Mux7~0_combout ) # ((\core1|secret_key [0] & (\core1|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & !\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout )))

	.dataa(\core1|secret_key [0]),
	.datab(\core1|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.datac(\core1|Mux7~0_combout ),
	.datad(\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.cin(gnd),
	.combout(\core1|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mux7~1 .lut_mask = 16'hF0F8;
defparam \core1|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N2
cycloneii_lcell_comb \core1|Selector28~0 (
// Equation(s):
// \core1|Selector28~0_combout  = (\core1|Add3~6_combout  & ((\core1|Equal29~0_combout ) # ((\core1|Equal19~0_combout  & \core1|Add2~6_combout )))) # (!\core1|Add3~6_combout  & (\core1|Equal19~0_combout  & ((\core1|Add2~6_combout ))))

	.dataa(\core1|Add3~6_combout ),
	.datab(\core1|Equal19~0_combout ),
	.datac(\core1|Equal29~0_combout ),
	.datad(\core1|Add2~6_combout ),
	.cin(gnd),
	.combout(\core1|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector28~0 .lut_mask = 16'hECA0;
defparam \core1|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N14
cycloneii_lcell_comb \core1|Mux4~0 (
// Equation(s):
// \core1|Mux4~0_combout  = (!\core1|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & ((\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & ((\core1|secret_key [11]))) # 
// (!\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core1|secret_key [19]))))

	.dataa(\core1|secret_key [19]),
	.datab(\core1|secret_key [11]),
	.datac(\core1|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.datad(\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.cin(gnd),
	.combout(\core1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mux4~0 .lut_mask = 16'h0C0A;
defparam \core1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N27
cycloneii_lcell_ff \core1|j[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector26~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|WideOr2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|j [5]));

// Location: LCCOMB_X33_Y13_N28
cycloneii_lcell_comb \core1|Mux2~0 (
// Equation(s):
// \core1|Mux2~0_combout  = (!\core1|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & ((\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & ((\core1|secret_key [13]))) # 
// (!\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core1|secret_key [21]))))

	.dataa(\core1|secret_key [21]),
	.datab(\core1|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.datac(\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datad(\core1|secret_key [13]),
	.cin(gnd),
	.combout(\core1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mux2~0 .lut_mask = 16'h3202;
defparam \core1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N14
cycloneii_lcell_comb \core1|Mux2~1 (
// Equation(s):
// \core1|Mux2~1_combout  = (\core1|Mux2~0_combout ) # ((\core1|secret_key [5] & (!\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & \core1|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout )))

	.dataa(\core1|secret_key [5]),
	.datab(\core1|Mux2~0_combout ),
	.datac(\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datad(\core1|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.cin(gnd),
	.combout(\core1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mux2~1 .lut_mask = 16'hCECC;
defparam \core1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N21
cycloneii_lcell_ff \core1|j[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector25~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|WideOr2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|j [6]));

// Location: LCCOMB_X36_Y13_N24
cycloneii_lcell_comb \core1|Mux1~0 (
// Equation(s):
// \core1|Mux1~0_combout  = (!\core1|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & ((\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & ((\core1|secret_key [14]))) # 
// (!\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core1|secret_key [22]))))

	.dataa(\core1|secret_key [22]),
	.datab(\core1|secret_key [14]),
	.datac(\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datad(\core1|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.cin(gnd),
	.combout(\core1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mux1~0 .lut_mask = 16'h00CA;
defparam \core1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N30
cycloneii_lcell_comb \core1|Mux1~1 (
// Equation(s):
// \core1|Mux1~1_combout  = (\core1|Mux1~0_combout ) # ((\core1|secret_key [6] & (!\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & \core1|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout )))

	.dataa(\core1|Mux1~0_combout ),
	.datab(\core1|secret_key [6]),
	.datac(\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datad(\core1|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.cin(gnd),
	.combout(\core1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mux1~1 .lut_mask = 16'hAEAA;
defparam \core1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N6
cycloneii_lcell_comb \core1|Selector24~0 (
// Equation(s):
// \core1|Selector24~0_combout  = (\core1|Add3~14_combout  & ((\core1|Equal29~0_combout ) # ((\core1|Equal19~0_combout  & \core1|Add2~14_combout )))) # (!\core1|Add3~14_combout  & (\core1|Equal19~0_combout  & ((\core1|Add2~14_combout ))))

	.dataa(\core1|Add3~14_combout ),
	.datab(\core1|Equal19~0_combout ),
	.datac(\core1|Equal29~0_combout ),
	.datad(\core1|Add2~14_combout ),
	.cin(gnd),
	.combout(\core1|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector24~0 .lut_mask = 16'hECA0;
defparam \core1|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N23
cycloneii_lcell_ff \core1|j[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector24~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|WideOr2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|j [7]));

// Location: LCFF_X18_Y14_N7
cycloneii_lcell_ff \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]));

// Location: LCCOMB_X34_Y17_N16
cycloneii_lcell_comb \core1|WideOr6~0 (
// Equation(s):
// \core1|WideOr6~0_combout  = ((\core1|state [1] & ((!\core1|state [0]) # (!\core1|state [4]))) # (!\core1|state [1] & ((\core1|state [4]) # (\core1|state [0])))) # (!\core1|Equal3~5_combout )

	.dataa(\core1|state [1]),
	.datab(\core1|state [4]),
	.datac(\core1|state [0]),
	.datad(\core1|Equal3~5_combout ),
	.cin(gnd),
	.combout(\core1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|WideOr6~0 .lut_mask = 16'h7EFF;
defparam \core1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N6
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(vcc),
	.datab(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h0003;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N16
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datab(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h8802;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y15_N19
cycloneii_lcell_ff \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]));

// Location: LCCOMB_X20_Y15_N4
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datac(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datad(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h00F8;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N12
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9 (
	.dataa(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9 .lut_mask = 16'hFDFF;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10 (
	.dataa(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10 .lut_mask = 16'hFF20;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N22
cycloneii_lcell_comb \core1|Selector69~0 (
// Equation(s):
// \core1|Selector69~0_combout  = (\core1|state [0] & (((\core1|wren_d~regout ) # (\core1|Equal30~0_combout )))) # (!\core1|state [0] & (\core1|WideOr8~6_combout  & (\core1|wren_d~regout )))

	.dataa(\core1|WideOr8~6_combout ),
	.datab(\core1|state [0]),
	.datac(\core1|wren_d~regout ),
	.datad(\core1|Equal30~0_combout ),
	.cin(gnd),
	.combout(\core1|Selector69~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector69~0 .lut_mask = 16'hECE0;
defparam \core1|Selector69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h8100;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y14_N3
cycloneii_lcell_ff \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]));

// Location: LCCOMB_X17_Y14_N6
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datac(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.datad(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h00F8;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N26
cycloneii_lcell_comb \core2|Selector68~0 (
// Equation(s):
// \core2|Selector68~0_combout  = (\core2|state [4] & ((\core2|state [1]) # (\core2|state [0] $ (!\core2|state [3])))) # (!\core2|state [4] & (!\core2|state [0] & (!\core2|state [3] & \core2|state [1])))

	.dataa(\core2|state [0]),
	.datab(\core2|state [3]),
	.datac(\core2|state [4]),
	.datad(\core2|state [1]),
	.cin(gnd),
	.combout(\core2|Selector68~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector68~0 .lut_mask = 16'hF190;
defparam \core2|Selector68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N20
cycloneii_lcell_comb \core2|Selector68~1 (
// Equation(s):
// \core2|Selector68~1_combout  = \core2|state [3] $ (((\core2|Selector68~0_combout ) # (\core2|state [2])))

	.dataa(vcc),
	.datab(\core2|Selector68~0_combout ),
	.datac(\core2|state [3]),
	.datad(\core2|state [2]),
	.cin(gnd),
	.combout(\core2|Selector68~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector68~1 .lut_mask = 16'h0F3C;
defparam \core2|Selector68~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N18
cycloneii_lcell_comb \core2|Selector68~2 (
// Equation(s):
// \core2|Selector68~2_combout  = (\core2|state [2] & (\core2|state [4] & ((\core2|state [0]) # (\core2|state [1]))))

	.dataa(\core2|state [2]),
	.datab(\core2|state [4]),
	.datac(\core2|state [0]),
	.datad(\core2|state [1]),
	.cin(gnd),
	.combout(\core2|Selector68~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector68~2 .lut_mask = 16'h8880;
defparam \core2|Selector68~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N24
cycloneii_lcell_comb \core2|Selector68~3 (
// Equation(s):
// \core2|Selector68~3_combout  = (\core2|wren~regout  & ((\core2|state [5]) # ((\core2|Selector68~2_combout ) # (\core2|Selector68~1_combout ))))

	.dataa(\core2|state [5]),
	.datab(\core2|Selector68~2_combout ),
	.datac(\core2|Selector68~1_combout ),
	.datad(\core2|wren~regout ),
	.cin(gnd),
	.combout(\core2|Selector68~3_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector68~3 .lut_mask = 16'hFE00;
defparam \core2|Selector68~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N8
cycloneii_lcell_comb \core2|data~0 (
// Equation(s):
// \core2|data~0_combout  = (!\core2|Equal27~0_combout  & (((!\core2|Equal3~2_combout ) # (!\core2|state [2])) # (!\core2|Equal12~0_combout )))

	.dataa(\core2|Equal12~0_combout ),
	.datab(\core2|state [2]),
	.datac(\core2|Equal27~0_combout ),
	.datad(\core2|Equal3~2_combout ),
	.cin(gnd),
	.combout(\core2|data~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|data~0 .lut_mask = 16'h070F;
defparam \core2|data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N6
cycloneii_lcell_comb \core2|data~1 (
// Equation(s):
// \core2|data~1_combout  = (!\core2|Equal12~1_combout  & !\core2|Equal25~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\core2|Equal12~1_combout ),
	.datad(\core2|Equal25~0_combout ),
	.cin(gnd),
	.combout(\core2|data~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|data~1 .lut_mask = 16'h000F;
defparam \core2|data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N12
cycloneii_lcell_comb \core2|Selector68~4 (
// Equation(s):
// \core2|Selector68~4_combout  = (((\core2|Selector68~3_combout ) # (!\core2|data~0_combout )) # (!\core2|Equal2~2_combout )) # (!\core2|data~1_combout )

	.dataa(\core2|data~1_combout ),
	.datab(\core2|Equal2~2_combout ),
	.datac(\core2|Selector68~3_combout ),
	.datad(\core2|data~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector68~4_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector68~4 .lut_mask = 16'hF7FF;
defparam \core2|Selector68~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y14_N31
cycloneii_lcell_ff \core2|q_j[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector90~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|q_j [0]));

// Location: LCFF_X30_Y11_N9
cycloneii_lcell_ff \core2|q_i[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector82~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|q_i [0]));

// Location: LCCOMB_X29_Y11_N16
cycloneii_lcell_comb \core2|Selector55~0 (
// Equation(s):
// \core2|Selector55~0_combout  = (\core2|Equal12~1_combout  & (((\core2|q_i [0])))) # (!\core2|Equal12~1_combout  & ((\core2|Equal25~0_combout  & (\core2|q_i [0])) # (!\core2|Equal25~0_combout  & ((\core2|i [0])))))

	.dataa(\core2|Equal12~1_combout ),
	.datab(\core2|Equal25~0_combout ),
	.datac(\core2|q_i [0]),
	.datad(\core2|i [0]),
	.cin(gnd),
	.combout(\core2|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector55~0 .lut_mask = 16'hF1E0;
defparam \core2|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N0
cycloneii_lcell_comb \core2|Selector55~1 (
// Equation(s):
// \core2|Selector55~1_combout  = ((\core2|Equal2~2_combout  & (!\core2|Equal12~1_combout  & !\core2|Equal25~0_combout ))) # (!\core2|data~0_combout )

	.dataa(\core2|Equal2~2_combout ),
	.datab(\core2|data~0_combout ),
	.datac(\core2|Equal12~1_combout ),
	.datad(\core2|Equal25~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector55~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector55~1 .lut_mask = 16'h333B;
defparam \core2|Selector55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N28
cycloneii_lcell_comb \core2|Selector55~2 (
// Equation(s):
// \core2|Selector55~2_combout  = (\core2|data~0_combout  & (((\core2|Selector55~0_combout  & !\core2|Selector55~1_combout )))) # (!\core2|data~0_combout  & ((\core2|q_j [0]) # ((\core2|Selector55~0_combout  & !\core2|Selector55~1_combout ))))

	.dataa(\core2|data~0_combout ),
	.datab(\core2|q_j [0]),
	.datac(\core2|Selector55~0_combout ),
	.datad(\core2|Selector55~1_combout ),
	.cin(gnd),
	.combout(\core2|Selector55~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector55~2 .lut_mask = 16'h44F4;
defparam \core2|Selector55~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N2
cycloneii_lcell_comb \core2|WideOr7~0 (
// Equation(s):
// \core2|WideOr7~0_combout  = (\core2|state [4] & (((\core2|state [0] & !\core2|state [2])) # (!\core2|state [3]))) # (!\core2|state [4] & (\core2|state [2] & ((!\core2|state [3]) # (!\core2|state [0]))))

	.dataa(\core2|state [4]),
	.datab(\core2|state [0]),
	.datac(\core2|state [3]),
	.datad(\core2|state [2]),
	.cin(gnd),
	.combout(\core2|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|WideOr7~0 .lut_mask = 16'h1F8A;
defparam \core2|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N0
cycloneii_lcell_comb \core2|WideOr7~1 (
// Equation(s):
// \core2|WideOr7~1_combout  = (!\core2|state [5] & ((\core2|state [3] & ((\core2|WideOr7~0_combout ))) # (!\core2|state [3] & (!\core2|state [1] & !\core2|WideOr7~0_combout ))))

	.dataa(\core2|state [1]),
	.datab(\core2|state [5]),
	.datac(\core2|state [3]),
	.datad(\core2|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\core2|WideOr7~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|WideOr7~1 .lut_mask = 16'h3001;
defparam \core2|WideOr7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N28
cycloneii_lcell_comb \core2|Selector31~0 (
// Equation(s):
// \core2|Selector31~0_combout  = (\core2|Add2~0_combout  & ((\core2|Equal19~0_combout ) # ((\core2|Equal29~0_combout  & \core2|Add3~0_combout )))) # (!\core2|Add2~0_combout  & (((\core2|Equal29~0_combout  & \core2|Add3~0_combout ))))

	.dataa(\core2|Add2~0_combout ),
	.datab(\core2|Equal19~0_combout ),
	.datac(\core2|Equal29~0_combout ),
	.datad(\core2|Add3~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector31~0 .lut_mask = 16'hF888;
defparam \core2|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N10
cycloneii_lcell_comb \core2|Equal6~0 (
// Equation(s):
// \core2|Equal6~0_combout  = (!\core2|state [5] & (!\core2|state [3] & \core2|state [2]))

	.dataa(\core2|state [5]),
	.datab(\core2|state [3]),
	.datac(vcc),
	.datad(\core2|state [2]),
	.cin(gnd),
	.combout(\core2|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Equal6~0 .lut_mask = 16'h1100;
defparam \core2|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N4
cycloneii_lcell_comb \core2|WideOr4 (
// Equation(s):
// \core2|WideOr4~combout  = (((\core2|Equal6~0_combout  & \core2|Equal3~2_combout )) # (!\core2|data~0_combout )) # (!\core2|Equal2~2_combout )

	.dataa(\core2|Equal6~0_combout ),
	.datab(\core2|Equal2~2_combout ),
	.datac(\core2|Equal3~2_combout ),
	.datad(\core2|data~0_combout ),
	.cin(gnd),
	.combout(\core2|WideOr4~combout ),
	.cout());
// synopsys translate_off
defparam \core2|WideOr4 .lut_mask = 16'hB3FF;
defparam \core2|WideOr4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N18
cycloneii_lcell_comb \core2|Equal22~0 (
// Equation(s):
// \core2|Equal22~0_combout  = (\core2|state [1] & \core2|Equal20~0_combout )

	.dataa(\core2|state [1]),
	.datab(vcc),
	.datac(\core2|Equal20~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|Equal22~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Equal22~0 .lut_mask = 16'hA0A0;
defparam \core2|Equal22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y11_N9
cycloneii_lcell_ff \core2|j[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector31~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|WideOr2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|j [0]));

// Location: LCCOMB_X30_Y10_N12
cycloneii_lcell_comb \core2|Equal9~0 (
// Equation(s):
// \core2|Equal9~0_combout  = (!\core2|state [4] & (!\core2|state [2] & (\core2|Equal12~0_combout  & \core2|Equal21~1_combout )))

	.dataa(\core2|state [4]),
	.datab(\core2|state [2]),
	.datac(\core2|Equal12~0_combout ),
	.datad(\core2|Equal21~1_combout ),
	.cin(gnd),
	.combout(\core2|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Equal9~0 .lut_mask = 16'h1000;
defparam \core2|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|StageOut[4]~32 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|StageOut[4]~32_combout  = (\core2|i [7] & !\core2|i [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(\core2|i [7]),
	.datad(\core2|i [6]),
	.cin(gnd),
	.combout(\core2|Mod0|auto_generated|divider|divider|StageOut[4]~32_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[4]~32 .lut_mask = 16'h00F0;
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[4]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|StageOut[3]~33 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|StageOut[3]~33_combout  = (!\core2|i [7] & \core2|i [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(\core2|i [7]),
	.datad(\core2|i [6]),
	.cin(gnd),
	.combout(\core2|Mod0|auto_generated|divider|divider|StageOut[3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[3]~33 .lut_mask = 16'h0F00;
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N16
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|StageOut[7]~34 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|StageOut[7]~34_combout  = (\core2|Mod0|auto_generated|divider|divider|op_1~6_combout  & (!\core2|i [7] & \core2|i [6]))

	.dataa(vcc),
	.datab(\core2|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.datac(\core2|i [7]),
	.datad(\core2|i [6]),
	.cin(gnd),
	.combout(\core2|Mod0|auto_generated|divider|divider|StageOut[7]~34_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[7]~34 .lut_mask = 16'h0C00;
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[7]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|StageOut[7]~35 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|StageOut[7]~35_combout  = (\core2|Mod0|auto_generated|divider|divider|op_1~2_combout  & !\core2|Mod0|auto_generated|divider|divider|op_1~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\core2|Mod0|auto_generated|divider|divider|op_1~2_combout ),
	.datad(\core2|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\core2|Mod0|auto_generated|divider|divider|StageOut[7]~35_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[7]~35 .lut_mask = 16'h00F0;
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[7]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|StageOut[6]~36 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|StageOut[6]~36_combout  = (\core2|Mod0|auto_generated|divider|divider|op_1~6_combout  & \core2|i [5])

	.dataa(vcc),
	.datab(\core2|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.datac(vcc),
	.datad(\core2|i [5]),
	.cin(gnd),
	.combout(\core2|Mod0|auto_generated|divider|divider|StageOut[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[6]~36 .lut_mask = 16'hCC00;
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|StageOut[6]~37 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|StageOut[6]~37_combout  = (!\core2|Mod0|auto_generated|divider|divider|op_1~6_combout  & \core2|Mod0|auto_generated|divider|divider|op_1~0_combout )

	.dataa(vcc),
	.datab(\core2|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.datac(vcc),
	.datad(\core2|Mod0|auto_generated|divider|divider|op_1~0_combout ),
	.cin(gnd),
	.combout(\core2|Mod0|auto_generated|divider|divider|StageOut[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[6]~37 .lut_mask = 16'h3300;
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|StageOut[10]~38 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|StageOut[10]~38_combout  = (\core2|Mod0|auto_generated|divider|divider|op_2~2_combout  & !\core2|Mod0|auto_generated|divider|divider|op_2~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\core2|Mod0|auto_generated|divider|divider|op_2~2_combout ),
	.datad(\core2|Mod0|auto_generated|divider|divider|op_2~6_combout ),
	.cin(gnd),
	.combout(\core2|Mod0|auto_generated|divider|divider|StageOut[10]~38_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[10]~38 .lut_mask = 16'h00F0;
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[10]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|StageOut[9]~39 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|StageOut[9]~39_combout  = (\core2|Mod0|auto_generated|divider|divider|op_2~6_combout  & \core2|i [4])

	.dataa(\core2|Mod0|auto_generated|divider|divider|op_2~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\core2|i [4]),
	.cin(gnd),
	.combout(\core2|Mod0|auto_generated|divider|divider|StageOut[9]~39_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[9]~39 .lut_mask = 16'hAA00;
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[9]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N30
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|StageOut[9]~40 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|StageOut[9]~40_combout  = (\core2|Mod0|auto_generated|divider|divider|op_2~0_combout  & !\core2|Mod0|auto_generated|divider|divider|op_2~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\core2|Mod0|auto_generated|divider|divider|op_2~0_combout ),
	.datad(\core2|Mod0|auto_generated|divider|divider|op_2~6_combout ),
	.cin(gnd),
	.combout(\core2|Mod0|auto_generated|divider|divider|StageOut[9]~40_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[9]~40 .lut_mask = 16'h00F0;
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[9]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|StageOut[13]~41 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|StageOut[13]~41_combout  = (!\core2|Mod0|auto_generated|divider|divider|op_3~6_combout  & \core2|Mod0|auto_generated|divider|divider|op_3~2_combout )

	.dataa(\core2|Mod0|auto_generated|divider|divider|op_3~6_combout ),
	.datab(vcc),
	.datac(\core2|Mod0|auto_generated|divider|divider|op_3~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|Mod0|auto_generated|divider|divider|StageOut[13]~41_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[13]~41 .lut_mask = 16'h5050;
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[13]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|StageOut[12]~42 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|StageOut[12]~42_combout  = (\core2|Mod0|auto_generated|divider|divider|op_3~6_combout  & \core2|i [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\core2|Mod0|auto_generated|divider|divider|op_3~6_combout ),
	.datad(\core2|i [3]),
	.cin(gnd),
	.combout(\core2|Mod0|auto_generated|divider|divider|StageOut[12]~42_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[12]~42 .lut_mask = 16'hF000;
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[12]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|StageOut[12]~43 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|StageOut[12]~43_combout  = (!\core2|Mod0|auto_generated|divider|divider|op_3~6_combout  & \core2|Mod0|auto_generated|divider|divider|op_3~0_combout )

	.dataa(\core2|Mod0|auto_generated|divider|divider|op_3~6_combout ),
	.datab(vcc),
	.datac(\core2|Mod0|auto_generated|divider|divider|op_3~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|Mod0|auto_generated|divider|divider|StageOut[12]~43_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[12]~43 .lut_mask = 16'h5050;
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[12]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N14
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|StageOut[16]~44 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|StageOut[16]~44_combout  = (\core2|Mod0|auto_generated|divider|divider|op_4~2_combout  & !\core2|Mod0|auto_generated|divider|divider|op_4~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\core2|Mod0|auto_generated|divider|divider|op_4~2_combout ),
	.datad(\core2|Mod0|auto_generated|divider|divider|op_4~6_combout ),
	.cin(gnd),
	.combout(\core2|Mod0|auto_generated|divider|divider|StageOut[16]~44_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[16]~44 .lut_mask = 16'h00F0;
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[16]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N20
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|StageOut[15]~45 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|StageOut[15]~45_combout  = (\core2|i [2] & \core2|Mod0|auto_generated|divider|divider|op_4~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\core2|i [2]),
	.datad(\core2|Mod0|auto_generated|divider|divider|op_4~6_combout ),
	.cin(gnd),
	.combout(\core2|Mod0|auto_generated|divider|divider|StageOut[15]~45_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[15]~45 .lut_mask = 16'hF000;
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[15]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N26
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|StageOut[15]~46 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|StageOut[15]~46_combout  = (\core2|Mod0|auto_generated|divider|divider|op_4~0_combout  & !\core2|Mod0|auto_generated|divider|divider|op_4~6_combout )

	.dataa(\core2|Mod0|auto_generated|divider|divider|op_4~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\core2|Mod0|auto_generated|divider|divider|op_4~6_combout ),
	.cin(gnd),
	.combout(\core2|Mod0|auto_generated|divider|divider|StageOut[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[15]~46 .lut_mask = 16'h00AA;
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[15]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N10
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|StageOut[19]~47 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|StageOut[19]~47_combout  = (!\core2|Mod0|auto_generated|divider|divider|op_5~6_combout  & \core2|Mod0|auto_generated|divider|divider|op_5~2_combout )

	.dataa(\core2|Mod0|auto_generated|divider|divider|op_5~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\core2|Mod0|auto_generated|divider|divider|op_5~2_combout ),
	.cin(gnd),
	.combout(\core2|Mod0|auto_generated|divider|divider|StageOut[19]~47_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[19]~47 .lut_mask = 16'h5500;
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[19]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N12
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|StageOut[18]~48 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout  = (\core2|i [1] & \core2|Mod0|auto_generated|divider|divider|op_5~6_combout )

	.dataa(\core2|i [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\core2|Mod0|auto_generated|divider|divider|op_5~6_combout ),
	.cin(gnd),
	.combout(\core2|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[18]~48 .lut_mask = 16'hAA00;
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[18]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N2
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|StageOut[18]~49 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout  = (\core2|Mod0|auto_generated|divider|divider|op_5~0_combout  & !\core2|Mod0|auto_generated|divider|divider|op_5~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\core2|Mod0|auto_generated|divider|divider|op_5~0_combout ),
	.datad(\core2|Mod0|auto_generated|divider|divider|op_5~6_combout ),
	.cin(gnd),
	.combout(\core2|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[18]~49 .lut_mask = 16'h00F0;
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[18]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N22
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|StageOut[21]~50 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  = (\core2|Mod0|auto_generated|divider|divider|op_6~6_combout  & (\core2|i [0])) # (!\core2|Mod0|auto_generated|divider|divider|op_6~6_combout  & 
// ((\core2|Mod0|auto_generated|divider|divider|op_6~0_combout )))

	.dataa(\core2|i [0]),
	.datab(\core2|Mod0|auto_generated|divider|divider|op_6~0_combout ),
	.datac(vcc),
	.datad(\core2|Mod0|auto_generated|divider|divider|op_6~6_combout ),
	.cin(gnd),
	.combout(\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[21]~50 .lut_mask = 16'hAACC;
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[21]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N0
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|StageOut[22]~51 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  = (\core2|Mod0|auto_generated|divider|divider|op_6~6_combout  & ((\core2|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout ) # 
// ((\core2|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout )))) # (!\core2|Mod0|auto_generated|divider|divider|op_6~6_combout  & (((\core2|Mod0|auto_generated|divider|divider|op_6~2_combout ))))

	.dataa(\core2|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout ),
	.datab(\core2|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout ),
	.datac(\core2|Mod0|auto_generated|divider|divider|op_6~2_combout ),
	.datad(\core2|Mod0|auto_generated|divider|divider|op_6~6_combout ),
	.cin(gnd),
	.combout(\core2|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[22]~51 .lut_mask = 16'hEEF0;
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[22]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N16
cycloneii_lcell_comb \core2|Mux7~0 (
// Equation(s):
// \core2|Mux7~0_combout  = (!\core2|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & ((\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & ((\core2|secret_key [8]))) # 
// (!\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core2|secret_key [16]))))

	.dataa(\core2|secret_key [16]),
	.datab(\core2|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.datac(\core2|secret_key [8]),
	.datad(\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.cin(gnd),
	.combout(\core2|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mux7~0 .lut_mask = 16'h3022;
defparam \core2|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N26
cycloneii_lcell_comb \core2|Mux7~1 (
// Equation(s):
// \core2|Mux7~1_combout  = (\core2|Mux7~0_combout ) # ((!\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core2|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & \core2|secret_key [0])))

	.dataa(\core2|Mux7~0_combout ),
	.datab(\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datac(\core2|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.datad(\core2|secret_key [0]),
	.cin(gnd),
	.combout(\core2|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mux7~1 .lut_mask = 16'hBAAA;
defparam \core2|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N8
cycloneii_lcell_comb \core2|Selector31~1 (
// Equation(s):
// \core2|Selector31~1_combout  = (\core2|Equal9~0_combout  & ((\core2|Add1~0_combout ) # ((\core2|Add0~0_combout  & \core2|Equal22~0_combout )))) # (!\core2|Equal9~0_combout  & (\core2|Add0~0_combout  & (\core2|Equal22~0_combout )))

	.dataa(\core2|Equal9~0_combout ),
	.datab(\core2|Add0~0_combout ),
	.datac(\core2|Equal22~0_combout ),
	.datad(\core2|Add1~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector31~1 .lut_mask = 16'hEAC0;
defparam \core2|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N8
cycloneii_lcell_comb \core2|Selector31~2 (
// Equation(s):
// \core2|Selector31~2_combout  = (\core2|Selector31~1_combout ) # ((\core2|Selector31~0_combout ) # ((\core2|WideOr4~combout  & \core2|i [0])))

	.dataa(\core2|WideOr4~combout ),
	.datab(\core2|i [0]),
	.datac(\core2|Selector31~1_combout ),
	.datad(\core2|Selector31~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector31~2 .lut_mask = 16'hFFF8;
defparam \core2|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N30
cycloneii_lcell_comb \core2|WideOr5~0 (
// Equation(s):
// \core2|WideOr5~0_combout  = (\core2|state [0] & (((\core2|state [2])) # (!\core2|state [4]))) # (!\core2|state [0] & (((\core2|state [4] & \core2|state [3])) # (!\core2|state [2])))

	.dataa(\core2|state [4]),
	.datab(\core2|state [0]),
	.datac(\core2|state [3]),
	.datad(\core2|state [2]),
	.cin(gnd),
	.combout(\core2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|WideOr5~0 .lut_mask = 16'hEC77;
defparam \core2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N28
cycloneii_lcell_comb \core2|WideOr5~1 (
// Equation(s):
// \core2|WideOr5~1_combout  = (\core2|state [3] & ((\core2|state [4] $ (\core2|state [2])) # (!\core2|state [0]))) # (!\core2|state [3] & ((\core2|state [4]) # ((\core2|state [2]))))

	.dataa(\core2|state [4]),
	.datab(\core2|state [0]),
	.datac(\core2|state [3]),
	.datad(\core2|state [2]),
	.cin(gnd),
	.combout(\core2|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|WideOr5~1 .lut_mask = 16'h7FBA;
defparam \core2|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N14
cycloneii_lcell_comb \core2|WideOr5~2 (
// Equation(s):
// \core2|WideOr5~2_combout  = (!\core2|state [5] & ((\core2|state [1] & (!\core2|WideOr5~0_combout )) # (!\core2|state [1] & ((!\core2|WideOr5~1_combout )))))

	.dataa(\core2|state [1]),
	.datab(\core2|WideOr5~0_combout ),
	.datac(\core2|state [5]),
	.datad(\core2|WideOr5~1_combout ),
	.cin(gnd),
	.combout(\core2|WideOr5~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|WideOr5~2 .lut_mask = 16'h0207;
defparam \core2|WideOr5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y11_N7
cycloneii_lcell_ff \core2|q_i[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector81~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|q_i [1]));

// Location: LCFF_X28_Y14_N25
cycloneii_lcell_ff \core2|q_j[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector89~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|q_j [1]));

// Location: LCCOMB_X28_Y11_N24
cycloneii_lcell_comb \core2|Selector30~0 (
// Equation(s):
// \core2|Selector30~0_combout  = (\core2|Add2~2_combout  & ((\core2|Equal19~0_combout ) # ((\core2|Add3~2_combout  & \core2|Equal29~0_combout )))) # (!\core2|Add2~2_combout  & (\core2|Add3~2_combout  & ((\core2|Equal29~0_combout ))))

	.dataa(\core2|Add2~2_combout ),
	.datab(\core2|Add3~2_combout ),
	.datac(\core2|Equal19~0_combout ),
	.datad(\core2|Equal29~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector30~0 .lut_mask = 16'hECA0;
defparam \core2|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y11_N31
cycloneii_lcell_ff \core2|j[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector30~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|WideOr2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|j [1]));

// Location: LCCOMB_X33_Y12_N30
cycloneii_lcell_comb \core2|Mux6~0 (
// Equation(s):
// \core2|Mux6~0_combout  = (!\core2|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & ((\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & ((\core2|secret_key [9]))) # 
// (!\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core2|secret_key [17]))))

	.dataa(\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datab(\core2|secret_key [17]),
	.datac(\core2|secret_key [9]),
	.datad(\core2|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.cin(gnd),
	.combout(\core2|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mux6~0 .lut_mask = 16'h00E4;
defparam \core2|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N12
cycloneii_lcell_comb \core2|Mux6~1 (
// Equation(s):
// \core2|Mux6~1_combout  = (\core2|Mux6~0_combout ) # ((\core2|secret_key [1] & (!\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & \core2|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout )))

	.dataa(\core2|secret_key [1]),
	.datab(\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datac(\core2|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.datad(\core2|Mux6~0_combout ),
	.cin(gnd),
	.combout(\core2|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mux6~1 .lut_mask = 16'hFF20;
defparam \core2|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N30
cycloneii_lcell_comb \core2|Selector30~1 (
// Equation(s):
// \core2|Selector30~1_combout  = (\core2|Equal9~0_combout  & ((\core2|Add1~2_combout ) # ((\core2|Add0~2_combout  & \core2|Equal22~0_combout )))) # (!\core2|Equal9~0_combout  & (\core2|Add0~2_combout  & (\core2|Equal22~0_combout )))

	.dataa(\core2|Equal9~0_combout ),
	.datab(\core2|Add0~2_combout ),
	.datac(\core2|Equal22~0_combout ),
	.datad(\core2|Add1~2_combout ),
	.cin(gnd),
	.combout(\core2|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector30~1 .lut_mask = 16'hEAC0;
defparam \core2|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N30
cycloneii_lcell_comb \core2|Selector30~2 (
// Equation(s):
// \core2|Selector30~2_combout  = (\core2|Selector30~1_combout ) # ((\core2|Selector30~0_combout ) # ((\core2|i [1] & \core2|WideOr4~combout )))

	.dataa(\core2|i [1]),
	.datab(\core2|Selector30~1_combout ),
	.datac(\core2|WideOr4~combout ),
	.datad(\core2|Selector30~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector30~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector30~2 .lut_mask = 16'hFFEC;
defparam \core2|Selector30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y11_N5
cycloneii_lcell_ff \core2|q_i[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector80~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|q_i [2]));

// Location: LCFF_X28_Y14_N3
cycloneii_lcell_ff \core2|q_j[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector88~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|q_j [2]));

// Location: LCCOMB_X28_Y11_N30
cycloneii_lcell_comb \core2|Selector29~0 (
// Equation(s):
// \core2|Selector29~0_combout  = (\core2|Add3~4_combout  & ((\core2|Equal29~0_combout ) # ((\core2|Add2~4_combout  & \core2|Equal19~0_combout )))) # (!\core2|Add3~4_combout  & (\core2|Add2~4_combout  & (\core2|Equal19~0_combout )))

	.dataa(\core2|Add3~4_combout ),
	.datab(\core2|Add2~4_combout ),
	.datac(\core2|Equal19~0_combout ),
	.datad(\core2|Equal29~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector29~0 .lut_mask = 16'hEAC0;
defparam \core2|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y11_N29
cycloneii_lcell_ff \core2|j[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector29~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|WideOr2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|j [2]));

// Location: LCCOMB_X34_Y12_N2
cycloneii_lcell_comb \core2|Mux5~0 (
// Equation(s):
// \core2|Mux5~0_combout  = (!\core2|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & ((\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & ((\core2|secret_key [10]))) # 
// (!\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core2|secret_key [18]))))

	.dataa(\core2|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.datab(\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datac(\core2|secret_key [18]),
	.datad(\core2|secret_key [10]),
	.cin(gnd),
	.combout(\core2|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mux5~0 .lut_mask = 16'h5410;
defparam \core2|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N8
cycloneii_lcell_comb \core2|Mux5~1 (
// Equation(s):
// \core2|Mux5~1_combout  = (\core2|Mux5~0_combout ) # ((\core2|secret_key [2] & (!\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & \core2|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout )))

	.dataa(\core2|secret_key [2]),
	.datab(\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datac(\core2|Mux5~0_combout ),
	.datad(\core2|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.cin(gnd),
	.combout(\core2|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mux5~1 .lut_mask = 16'hF2F0;
defparam \core2|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N28
cycloneii_lcell_comb \core2|Selector29~1 (
// Equation(s):
// \core2|Selector29~1_combout  = (\core2|Equal9~0_combout  & ((\core2|Add1~4_combout ) # ((\core2|Equal22~0_combout  & \core2|Add0~4_combout )))) # (!\core2|Equal9~0_combout  & (\core2|Equal22~0_combout  & ((\core2|Add0~4_combout ))))

	.dataa(\core2|Equal9~0_combout ),
	.datab(\core2|Equal22~0_combout ),
	.datac(\core2|Add1~4_combout ),
	.datad(\core2|Add0~4_combout ),
	.cin(gnd),
	.combout(\core2|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector29~1 .lut_mask = 16'hECA0;
defparam \core2|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N12
cycloneii_lcell_comb \core2|Selector29~2 (
// Equation(s):
// \core2|Selector29~2_combout  = (\core2|Selector29~1_combout ) # ((\core2|Selector29~0_combout ) # ((\core2|WideOr4~combout  & \core2|i [2])))

	.dataa(\core2|Selector29~1_combout ),
	.datab(\core2|Selector29~0_combout ),
	.datac(\core2|WideOr4~combout ),
	.datad(\core2|i [2]),
	.cin(gnd),
	.combout(\core2|Selector29~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector29~2 .lut_mask = 16'hFEEE;
defparam \core2|Selector29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y11_N31
cycloneii_lcell_ff \core2|q_i[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector79~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|q_i [3]));

// Location: LCFF_X28_Y14_N9
cycloneii_lcell_ff \core2|q_j[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector87~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|q_j [3]));

// Location: LCCOMB_X27_Y11_N22
cycloneii_lcell_comb \core2|Selector28~0 (
// Equation(s):
// \core2|Selector28~0_combout  = (\core2|Add2~6_combout  & ((\core2|Equal19~0_combout ) # ((\core2|Add3~6_combout  & \core2|Equal29~0_combout )))) # (!\core2|Add2~6_combout  & (\core2|Add3~6_combout  & (\core2|Equal29~0_combout )))

	.dataa(\core2|Add2~6_combout ),
	.datab(\core2|Add3~6_combout ),
	.datac(\core2|Equal29~0_combout ),
	.datad(\core2|Equal19~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector28~0 .lut_mask = 16'hEAC0;
defparam \core2|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y11_N27
cycloneii_lcell_ff \core2|j[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector28~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|WideOr2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|j [3]));

// Location: LCCOMB_X34_Y12_N6
cycloneii_lcell_comb \core2|Mux4~0 (
// Equation(s):
// \core2|Mux4~0_combout  = (!\core2|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & ((\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & ((\core2|secret_key [11]))) # 
// (!\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core2|secret_key [19]))))

	.dataa(\core2|secret_key [19]),
	.datab(\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datac(\core2|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.datad(\core2|secret_key [11]),
	.cin(gnd),
	.combout(\core2|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mux4~0 .lut_mask = 16'h0E02;
defparam \core2|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N4
cycloneii_lcell_comb \core2|Mux4~1 (
// Equation(s):
// \core2|Mux4~1_combout  = (\core2|Mux4~0_combout ) # ((\core2|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & (\core2|secret_key [3] & !\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout )))

	.dataa(\core2|Mux4~0_combout ),
	.datab(\core2|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.datac(\core2|secret_key [3]),
	.datad(\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.cin(gnd),
	.combout(\core2|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mux4~1 .lut_mask = 16'hAAEA;
defparam \core2|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N26
cycloneii_lcell_comb \core2|Selector28~1 (
// Equation(s):
// \core2|Selector28~1_combout  = (\core2|Add0~6_combout  & ((\core2|Equal22~0_combout ) # ((\core2|Add1~6_combout  & \core2|Equal9~0_combout )))) # (!\core2|Add0~6_combout  & (((\core2|Add1~6_combout  & \core2|Equal9~0_combout ))))

	.dataa(\core2|Add0~6_combout ),
	.datab(\core2|Equal22~0_combout ),
	.datac(\core2|Add1~6_combout ),
	.datad(\core2|Equal9~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector28~1 .lut_mask = 16'hF888;
defparam \core2|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N2
cycloneii_lcell_comb \core2|Selector28~2 (
// Equation(s):
// \core2|Selector28~2_combout  = (\core2|Selector28~1_combout ) # ((\core2|Selector28~0_combout ) # ((\core2|WideOr4~combout  & \core2|i [3])))

	.dataa(\core2|WideOr4~combout ),
	.datab(\core2|i [3]),
	.datac(\core2|Selector28~1_combout ),
	.datad(\core2|Selector28~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector28~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector28~2 .lut_mask = 16'hFFF8;
defparam \core2|Selector28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y11_N13
cycloneii_lcell_ff \core2|q_i[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector78~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|q_i [4]));

// Location: LCFF_X28_Y14_N27
cycloneii_lcell_ff \core2|q_j[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector86~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|q_j [4]));

// Location: LCCOMB_X28_Y11_N0
cycloneii_lcell_comb \core2|Selector27~0 (
// Equation(s):
// \core2|Selector27~0_combout  = (\core2|Add2~8_combout  & ((\core2|Equal19~0_combout ) # ((\core2|Add3~8_combout  & \core2|Equal29~0_combout )))) # (!\core2|Add2~8_combout  & (\core2|Add3~8_combout  & ((\core2|Equal29~0_combout ))))

	.dataa(\core2|Add2~8_combout ),
	.datab(\core2|Add3~8_combout ),
	.datac(\core2|Equal19~0_combout ),
	.datad(\core2|Equal29~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector27~0 .lut_mask = 16'hECA0;
defparam \core2|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y11_N1
cycloneii_lcell_ff \core2|j[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector27~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|WideOr2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|j [4]));

// Location: LCCOMB_X35_Y13_N22
cycloneii_lcell_comb \core2|Mux3~0 (
// Equation(s):
// \core2|Mux3~0_combout  = (!\core2|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & ((\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core2|secret_key [12])) # 
// (!\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & ((!\core2|secret_key [20])))))

	.dataa(\core2|secret_key [12]),
	.datab(\core2|secret_key [20]),
	.datac(\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datad(\core2|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.cin(gnd),
	.combout(\core2|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mux3~0 .lut_mask = 16'h00A3;
defparam \core2|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N28
cycloneii_lcell_comb \core2|Mux3~1 (
// Equation(s):
// \core2|Mux3~1_combout  = (\core2|Mux3~0_combout ) # ((\core2|secret_key [4] & (!\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & \core2|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout )))

	.dataa(\core2|secret_key [4]),
	.datab(\core2|Mux3~0_combout ),
	.datac(\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datad(\core2|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.cin(gnd),
	.combout(\core2|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mux3~1 .lut_mask = 16'hCECC;
defparam \core2|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N0
cycloneii_lcell_comb \core2|Selector27~1 (
// Equation(s):
// \core2|Selector27~1_combout  = (\core2|Equal9~0_combout  & ((\core2|Add1~8_combout ) # ((\core2|Add0~8_combout  & \core2|Equal22~0_combout )))) # (!\core2|Equal9~0_combout  & (\core2|Add0~8_combout  & (\core2|Equal22~0_combout )))

	.dataa(\core2|Equal9~0_combout ),
	.datab(\core2|Add0~8_combout ),
	.datac(\core2|Equal22~0_combout ),
	.datad(\core2|Add1~8_combout ),
	.cin(gnd),
	.combout(\core2|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector27~1 .lut_mask = 16'hEAC0;
defparam \core2|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N4
cycloneii_lcell_comb \core2|Selector27~2 (
// Equation(s):
// \core2|Selector27~2_combout  = (\core2|Selector27~0_combout ) # ((\core2|Selector27~1_combout ) # ((\core2|i [4] & \core2|WideOr4~combout )))

	.dataa(\core2|i [4]),
	.datab(\core2|Selector27~0_combout ),
	.datac(\core2|WideOr4~combout ),
	.datad(\core2|Selector27~1_combout ),
	.cin(gnd),
	.combout(\core2|Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector27~2 .lut_mask = 16'hFFEC;
defparam \core2|Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y11_N3
cycloneii_lcell_ff \core2|q_i[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector77~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|q_i [5]));

// Location: LCFF_X28_Y14_N13
cycloneii_lcell_ff \core2|q_j[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector85~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|q_j [5]));

// Location: LCCOMB_X28_Y11_N26
cycloneii_lcell_comb \core2|Selector26~0 (
// Equation(s):
// \core2|Selector26~0_combout  = (\core2|Add3~10_combout  & ((\core2|Equal29~0_combout ) # ((\core2|Add2~10_combout  & \core2|Equal19~0_combout )))) # (!\core2|Add3~10_combout  & (\core2|Add2~10_combout  & (\core2|Equal19~0_combout )))

	.dataa(\core2|Add3~10_combout ),
	.datab(\core2|Add2~10_combout ),
	.datac(\core2|Equal19~0_combout ),
	.datad(\core2|Equal29~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector26~0 .lut_mask = 16'hEAC0;
defparam \core2|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y11_N7
cycloneii_lcell_ff \core2|j[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector26~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|WideOr2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|j [5]));

// Location: LCCOMB_X33_Y13_N12
cycloneii_lcell_comb \core2|Mux2~0 (
// Equation(s):
// \core2|Mux2~0_combout  = (!\core2|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & ((\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & ((\core2|secret_key [13]))) # 
// (!\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core2|secret_key [21]))))

	.dataa(\core2|secret_key [21]),
	.datab(\core2|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.datac(\core2|secret_key [13]),
	.datad(\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.cin(gnd),
	.combout(\core2|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mux2~0 .lut_mask = 16'h3022;
defparam \core2|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N18
cycloneii_lcell_comb \core2|Mux2~1 (
// Equation(s):
// \core2|Mux2~1_combout  = (\core2|Mux2~0_combout ) # ((!\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core2|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & \core2|secret_key [5])))

	.dataa(\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datab(\core2|Mux2~0_combout ),
	.datac(\core2|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.datad(\core2|secret_key [5]),
	.cin(gnd),
	.combout(\core2|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mux2~1 .lut_mask = 16'hDCCC;
defparam \core2|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N6
cycloneii_lcell_comb \core2|Selector26~1 (
// Equation(s):
// \core2|Selector26~1_combout  = (\core2|Equal9~0_combout  & ((\core2|Add1~10_combout ) # ((\core2|Equal22~0_combout  & \core2|Add0~10_combout )))) # (!\core2|Equal9~0_combout  & (\core2|Equal22~0_combout  & ((\core2|Add0~10_combout ))))

	.dataa(\core2|Equal9~0_combout ),
	.datab(\core2|Equal22~0_combout ),
	.datac(\core2|Add1~10_combout ),
	.datad(\core2|Add0~10_combout ),
	.cin(gnd),
	.combout(\core2|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector26~1 .lut_mask = 16'hECA0;
defparam \core2|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N18
cycloneii_lcell_comb \core2|Selector26~2 (
// Equation(s):
// \core2|Selector26~2_combout  = (\core2|Selector26~0_combout ) # ((\core2|Selector26~1_combout ) # ((\core2|WideOr4~combout  & \core2|i [5])))

	.dataa(\core2|Selector26~0_combout ),
	.datab(\core2|Selector26~1_combout ),
	.datac(\core2|WideOr4~combout ),
	.datad(\core2|i [5]),
	.cin(gnd),
	.combout(\core2|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector26~2 .lut_mask = 16'hFEEE;
defparam \core2|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y11_N1
cycloneii_lcell_ff \core2|q_i[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector76~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|q_i [6]));

// Location: LCFF_X28_Y14_N15
cycloneii_lcell_ff \core2|q_j[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector84~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|q_j [6]));

// Location: LCCOMB_X28_Y11_N28
cycloneii_lcell_comb \core2|Selector25~0 (
// Equation(s):
// \core2|Selector25~0_combout  = (\core2|Equal19~0_combout  & ((\core2|Add2~12_combout ) # ((\core2|Add3~12_combout  & \core2|Equal29~0_combout )))) # (!\core2|Equal19~0_combout  & (\core2|Add3~12_combout  & ((\core2|Equal29~0_combout ))))

	.dataa(\core2|Equal19~0_combout ),
	.datab(\core2|Add3~12_combout ),
	.datac(\core2|Add2~12_combout ),
	.datad(\core2|Equal29~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector25~0 .lut_mask = 16'hECA0;
defparam \core2|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y11_N5
cycloneii_lcell_ff \core2|j[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector25~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|WideOr2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|j [6]));

// Location: LCCOMB_X35_Y12_N0
cycloneii_lcell_comb \core2|Mux1~0 (
// Equation(s):
// \core2|Mux1~0_combout  = (!\core2|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & ((\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core2|secret_key [14])) # 
// (!\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & ((\core2|secret_key [22])))))

	.dataa(\core2|secret_key [14]),
	.datab(\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datac(\core2|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.datad(\core2|secret_key [22]),
	.cin(gnd),
	.combout(\core2|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mux1~0 .lut_mask = 16'h0B08;
defparam \core2|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N26
cycloneii_lcell_comb \core2|Mux1~1 (
// Equation(s):
// \core2|Mux1~1_combout  = (\core2|Mux1~0_combout ) # ((\core2|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & (!\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & \core2|secret_key [6])))

	.dataa(\core2|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.datab(\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datac(\core2|secret_key [6]),
	.datad(\core2|Mux1~0_combout ),
	.cin(gnd),
	.combout(\core2|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mux1~1 .lut_mask = 16'hFF20;
defparam \core2|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N4
cycloneii_lcell_comb \core2|Selector25~1 (
// Equation(s):
// \core2|Selector25~1_combout  = (\core2|Equal9~0_combout  & ((\core2|Add1~12_combout ) # ((\core2|Add0~12_combout  & \core2|Equal22~0_combout )))) # (!\core2|Equal9~0_combout  & (\core2|Add0~12_combout  & (\core2|Equal22~0_combout )))

	.dataa(\core2|Equal9~0_combout ),
	.datab(\core2|Add0~12_combout ),
	.datac(\core2|Equal22~0_combout ),
	.datad(\core2|Add1~12_combout ),
	.cin(gnd),
	.combout(\core2|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector25~1 .lut_mask = 16'hEAC0;
defparam \core2|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N0
cycloneii_lcell_comb \core2|Selector25~2 (
// Equation(s):
// \core2|Selector25~2_combout  = (\core2|Selector25~1_combout ) # ((\core2|Selector25~0_combout ) # ((\core2|WideOr4~combout  & \core2|i [6])))

	.dataa(\core2|WideOr4~combout ),
	.datab(\core2|Selector25~1_combout ),
	.datac(\core2|i [6]),
	.datad(\core2|Selector25~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector25~2 .lut_mask = 16'hFFEC;
defparam \core2|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y11_N11
cycloneii_lcell_ff \core2|q_i[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector75~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|q_i [7]));

// Location: LCFF_X28_Y14_N21
cycloneii_lcell_ff \core2|q_j[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector83~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|q_j [7]));

// Location: LCCOMB_X28_Y11_N2
cycloneii_lcell_comb \core2|Selector24~0 (
// Equation(s):
// \core2|Selector24~0_combout  = (\core2|Equal19~0_combout  & ((\core2|Add2~14_combout ) # ((\core2|Add3~14_combout  & \core2|Equal29~0_combout )))) # (!\core2|Equal19~0_combout  & (((\core2|Add3~14_combout  & \core2|Equal29~0_combout ))))

	.dataa(\core2|Equal19~0_combout ),
	.datab(\core2|Add2~14_combout ),
	.datac(\core2|Add3~14_combout ),
	.datad(\core2|Equal29~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector24~0 .lut_mask = 16'hF888;
defparam \core2|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y11_N3
cycloneii_lcell_ff \core2|j[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector24~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|WideOr2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|j [7]));

// Location: LCCOMB_X33_Y12_N28
cycloneii_lcell_comb \core2|Mux0~0 (
// Equation(s):
// \core2|Mux0~0_combout  = (!\core2|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & ((\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & ((\core2|secret_key [15]))) # 
// (!\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core2|secret_key [23]))))

	.dataa(\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datab(\core2|secret_key [23]),
	.datac(\core2|secret_key [15]),
	.datad(\core2|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.cin(gnd),
	.combout(\core2|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mux0~0 .lut_mask = 16'h00E4;
defparam \core2|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N10
cycloneii_lcell_comb \core2|Mux0~1 (
// Equation(s):
// \core2|Mux0~1_combout  = (\core2|Mux0~0_combout ) # ((\core2|secret_key [7] & (!\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & \core2|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout )))

	.dataa(\core2|secret_key [7]),
	.datab(\core2|Mux0~0_combout ),
	.datac(\core2|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datad(\core2|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.cin(gnd),
	.combout(\core2|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mux0~1 .lut_mask = 16'hCECC;
defparam \core2|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N2
cycloneii_lcell_comb \core2|Selector24~1 (
// Equation(s):
// \core2|Selector24~1_combout  = (\core2|Equal9~0_combout  & ((\core2|Add1~14_combout ) # ((\core2|Equal22~0_combout  & \core2|Add0~14_combout )))) # (!\core2|Equal9~0_combout  & (\core2|Equal22~0_combout  & ((\core2|Add0~14_combout ))))

	.dataa(\core2|Equal9~0_combout ),
	.datab(\core2|Equal22~0_combout ),
	.datac(\core2|Add1~14_combout ),
	.datad(\core2|Add0~14_combout ),
	.cin(gnd),
	.combout(\core2|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector24~1 .lut_mask = 16'hECA0;
defparam \core2|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N10
cycloneii_lcell_comb \core2|Selector24~2 (
// Equation(s):
// \core2|Selector24~2_combout  = (\core2|Selector24~1_combout ) # ((\core2|Selector24~0_combout ) # ((\core2|i [7] & \core2|WideOr4~combout )))

	.dataa(\core2|Selector24~1_combout ),
	.datab(\core2|i [7]),
	.datac(\core2|WideOr4~combout ),
	.datad(\core2|Selector24~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector24~2 .lut_mask = 16'hFFEA;
defparam \core2|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y14_N19
cycloneii_lcell_ff \core2|data[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector54~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|WideOr7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|data [1]));

// Location: LCFF_X25_Y14_N3
cycloneii_lcell_ff \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]));

// Location: LCCOMB_X25_Y14_N4
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]~regout ),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datad(\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [2]),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hFE10;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N22
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datab(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h8082;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y15_N7
cycloneii_lcell_ff \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]));

// Location: LCCOMB_X19_Y15_N2
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datab(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.datac(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h0E0C;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(vcc),
	.datac(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h0005;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datac(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h8084;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y17_N19
cycloneii_lcell_ff \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]));

// Location: LCCOMB_X19_Y17_N22
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datac(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h5450;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~9 (
	.dataa(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~9 .lut_mask = 16'hFDFF;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~10 (
	.dataa(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~10 .lut_mask = 16'hBAAA;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N28
cycloneii_lcell_comb \core2|Selector69~0 (
// Equation(s):
// \core2|Selector69~0_combout  = (\core2|state [0] & (((\core2|wren_d~regout ) # (\core2|Equal30~0_combout )))) # (!\core2|state [0] & (\core2|WideOr8~6_combout  & (\core2|wren_d~regout )))

	.dataa(\core2|state [0]),
	.datab(\core2|WideOr8~6_combout ),
	.datac(\core2|wren_d~regout ),
	.datad(\core2|Equal30~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector69~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector69~0 .lut_mask = 16'hEAE0;
defparam \core2|Selector69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y13_N19
cycloneii_lcell_ff \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]));

// Location: LCCOMB_X25_Y13_N0
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [2]),
	.datab(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][3]~regout ),
	.datad(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hABA8;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N8
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datad(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h8010;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y20_N3
cycloneii_lcell_ff \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]));

// Location: LCCOMB_X18_Y20_N24
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.datad(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h3230;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N24
cycloneii_lcell_comb \core3|Selector68~0 (
// Equation(s):
// \core3|Selector68~0_combout  = (\core3|state [1] & ((\core3|state [4]) # ((!\core3|state [0] & !\core3|state [3])))) # (!\core3|state [1] & (\core3|state [4] & (\core3|state [0] $ (!\core3|state [3]))))

	.dataa(\core3|state [0]),
	.datab(\core3|state [1]),
	.datac(\core3|state [3]),
	.datad(\core3|state [4]),
	.cin(gnd),
	.combout(\core3|Selector68~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector68~0 .lut_mask = 16'hED04;
defparam \core3|Selector68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N22
cycloneii_lcell_comb \core3|Selector68~1 (
// Equation(s):
// \core3|Selector68~1_combout  = \core3|state [3] $ (((\core3|Selector68~0_combout ) # (\core3|state [2])))

	.dataa(\core3|Selector68~0_combout ),
	.datab(vcc),
	.datac(\core3|state [3]),
	.datad(\core3|state [2]),
	.cin(gnd),
	.combout(\core3|Selector68~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector68~1 .lut_mask = 16'h0F5A;
defparam \core3|Selector68~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N20
cycloneii_lcell_comb \core3|Selector68~2 (
// Equation(s):
// \core3|Selector68~2_combout  = (\core3|state [2] & (\core3|state [4] & ((\core3|state [0]) # (\core3|state [1]))))

	.dataa(\core3|state [0]),
	.datab(\core3|state [2]),
	.datac(\core3|state [1]),
	.datad(\core3|state [4]),
	.cin(gnd),
	.combout(\core3|Selector68~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector68~2 .lut_mask = 16'hC800;
defparam \core3|Selector68~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N26
cycloneii_lcell_comb \core3|Selector68~3 (
// Equation(s):
// \core3|Selector68~3_combout  = (\core3|wren~regout  & ((\core3|Selector68~2_combout ) # ((\core3|Selector68~1_combout ) # (\core3|state [5]))))

	.dataa(\core3|Selector68~2_combout ),
	.datab(\core3|Selector68~1_combout ),
	.datac(\core3|state [5]),
	.datad(\core3|wren~regout ),
	.cin(gnd),
	.combout(\core3|Selector68~3_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector68~3 .lut_mask = 16'hFE00;
defparam \core3|Selector68~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N12
cycloneii_lcell_comb \core3|data~1 (
// Equation(s):
// \core3|data~1_combout  = (!\core3|Equal25~0_combout  & !\core3|Equal12~1_combout )

	.dataa(\core3|Equal25~0_combout ),
	.datab(vcc),
	.datac(\core3|Equal12~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|data~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|data~1 .lut_mask = 16'h0505;
defparam \core3|data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N6
cycloneii_lcell_comb \core3|Selector68~4 (
// Equation(s):
// \core3|Selector68~4_combout  = ((\core3|Selector68~3_combout ) # ((!\core3|Equal2~2_combout ) # (!\core3|data~0_combout ))) # (!\core3|data~1_combout )

	.dataa(\core3|data~1_combout ),
	.datab(\core3|Selector68~3_combout ),
	.datac(\core3|data~0_combout ),
	.datad(\core3|Equal2~2_combout ),
	.cin(gnd),
	.combout(\core3|Selector68~4_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector68~4 .lut_mask = 16'hDFFF;
defparam \core3|Selector68~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N2
cycloneii_lcell_comb \core3|Equal6~0 (
// Equation(s):
// \core3|Equal6~0_combout  = (!\core3|state [3] & (!\core3|state [5] & \core3|state [2]))

	.dataa(\core3|state [3]),
	.datab(\core3|state [5]),
	.datac(\core3|state [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Equal6~0 .lut_mask = 16'h1010;
defparam \core3|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N30
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|StageOut[7]~35 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|StageOut[7]~35_combout  = (!\core3|Mod0|auto_generated|divider|divider|op_1~6_combout  & \core3|Mod0|auto_generated|divider|divider|op_1~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\core3|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.datad(\core3|Mod0|auto_generated|divider|divider|op_1~2_combout ),
	.cin(gnd),
	.combout(\core3|Mod0|auto_generated|divider|divider|StageOut[7]~35_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[7]~35 .lut_mask = 16'h0F00;
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[7]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N10
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|StageOut[6]~37 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|StageOut[6]~37_combout  = (\core3|Mod0|auto_generated|divider|divider|op_1~0_combout  & !\core3|Mod0|auto_generated|divider|divider|op_1~6_combout )

	.dataa(\core3|Mod0|auto_generated|divider|divider|op_1~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\core3|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\core3|Mod0|auto_generated|divider|divider|StageOut[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[6]~37 .lut_mask = 16'h00AA;
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N20
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|StageOut[10]~38 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|StageOut[10]~38_combout  = (\core3|Mod0|auto_generated|divider|divider|op_2~2_combout  & !\core3|Mod0|auto_generated|divider|divider|op_2~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\core3|Mod0|auto_generated|divider|divider|op_2~2_combout ),
	.datad(\core3|Mod0|auto_generated|divider|divider|op_2~6_combout ),
	.cin(gnd),
	.combout(\core3|Mod0|auto_generated|divider|divider|StageOut[10]~38_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[10]~38 .lut_mask = 16'h00F0;
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[10]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N24
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|StageOut[9]~40 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|StageOut[9]~40_combout  = (!\core3|Mod0|auto_generated|divider|divider|op_2~6_combout  & \core3|Mod0|auto_generated|divider|divider|op_2~0_combout )

	.dataa(vcc),
	.datab(\core3|Mod0|auto_generated|divider|divider|op_2~6_combout ),
	.datac(vcc),
	.datad(\core3|Mod0|auto_generated|divider|divider|op_2~0_combout ),
	.cin(gnd),
	.combout(\core3|Mod0|auto_generated|divider|divider|StageOut[9]~40_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[9]~40 .lut_mask = 16'h3300;
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[9]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N30
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|StageOut[13]~41 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|StageOut[13]~41_combout  = (\core3|Mod0|auto_generated|divider|divider|op_3~2_combout  & !\core3|Mod0|auto_generated|divider|divider|op_3~6_combout )

	.dataa(vcc),
	.datab(\core3|Mod0|auto_generated|divider|divider|op_3~2_combout ),
	.datac(vcc),
	.datad(\core3|Mod0|auto_generated|divider|divider|op_3~6_combout ),
	.cin(gnd),
	.combout(\core3|Mod0|auto_generated|divider|divider|StageOut[13]~41_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[13]~41 .lut_mask = 16'h00CC;
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[13]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N18
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|StageOut[12]~43 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|StageOut[12]~43_combout  = (!\core3|Mod0|auto_generated|divider|divider|op_3~6_combout  & \core3|Mod0|auto_generated|divider|divider|op_3~0_combout )

	.dataa(vcc),
	.datab(\core3|Mod0|auto_generated|divider|divider|op_3~6_combout ),
	.datac(\core3|Mod0|auto_generated|divider|divider|op_3~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|Mod0|auto_generated|divider|divider|StageOut[12]~43_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[12]~43 .lut_mask = 16'h3030;
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[12]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N20
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|StageOut[16]~44 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|StageOut[16]~44_combout  = (!\core3|Mod0|auto_generated|divider|divider|op_4~6_combout  & \core3|Mod0|auto_generated|divider|divider|op_4~2_combout )

	.dataa(\core3|Mod0|auto_generated|divider|divider|op_4~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\core3|Mod0|auto_generated|divider|divider|op_4~2_combout ),
	.cin(gnd),
	.combout(\core3|Mod0|auto_generated|divider|divider|StageOut[16]~44_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[16]~44 .lut_mask = 16'h5500;
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[16]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N24
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|StageOut[15]~46 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|StageOut[15]~46_combout  = (!\core3|Mod0|auto_generated|divider|divider|op_4~6_combout  & \core3|Mod0|auto_generated|divider|divider|op_4~0_combout )

	.dataa(\core3|Mod0|auto_generated|divider|divider|op_4~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\core3|Mod0|auto_generated|divider|divider|op_4~0_combout ),
	.cin(gnd),
	.combout(\core3|Mod0|auto_generated|divider|divider|StageOut[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[15]~46 .lut_mask = 16'h5500;
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[15]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N16
cycloneii_lcell_comb \core3|Mux7~0 (
// Equation(s):
// \core3|Mux7~0_combout  = (!\core3|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & ((\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & ((\core3|secret_key [8]))) # 
// (!\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core3|secret_key [16]))))

	.dataa(\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datab(\core3|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.datac(\core3|secret_key [16]),
	.datad(\core3|secret_key [8]),
	.cin(gnd),
	.combout(\core3|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mux7~0 .lut_mask = 16'h3210;
defparam \core3|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N2
cycloneii_lcell_comb \core3|Mux7~1 (
// Equation(s):
// \core3|Mux7~1_combout  = (\core3|Mux7~0_combout ) # ((!\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core3|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & \core3|secret_key [0])))

	.dataa(\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datab(\core3|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.datac(\core3|Mux7~0_combout ),
	.datad(\core3|secret_key [0]),
	.cin(gnd),
	.combout(\core3|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mux7~1 .lut_mask = 16'hF4F0;
defparam \core3|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N16
cycloneii_lcell_comb \core3|WideOr5~1 (
// Equation(s):
// \core3|WideOr5~1_combout  = (\core3|state [3] & ((\core3|state [2] $ (\core3|state [4])) # (!\core3|state [0]))) # (!\core3|state [3] & (((\core3|state [2]) # (\core3|state [4]))))

	.dataa(\core3|state [3]),
	.datab(\core3|state [0]),
	.datac(\core3|state [2]),
	.datad(\core3|state [4]),
	.cin(gnd),
	.combout(\core3|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|WideOr5~1 .lut_mask = 16'h7FF2;
defparam \core3|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N3
cycloneii_lcell_ff \core3|j[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector30~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|WideOr2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|j [1]));

// Location: LCFF_X30_Y20_N5
cycloneii_lcell_ff \core3|j[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector29~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|WideOr2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|j [2]));

// Location: LCCOMB_X30_Y20_N4
cycloneii_lcell_comb \core3|Selector29~1 (
// Equation(s):
// \core3|Selector29~1_combout  = (\core3|Add0~4_combout  & ((\core3|Equal22~0_combout ) # ((\core3|Equal9~0_combout  & \core3|Add1~4_combout )))) # (!\core3|Add0~4_combout  & (\core3|Equal9~0_combout  & (\core3|Add1~4_combout )))

	.dataa(\core3|Add0~4_combout ),
	.datab(\core3|Equal9~0_combout ),
	.datac(\core3|Add1~4_combout ),
	.datad(\core3|Equal22~0_combout ),
	.cin(gnd),
	.combout(\core3|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector29~1 .lut_mask = 16'hEAC0;
defparam \core3|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N7
cycloneii_lcell_ff \core3|j[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector28~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|WideOr2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|j [3]));

// Location: LCCOMB_X29_Y21_N2
cycloneii_lcell_comb \core3|Selector26~0 (
// Equation(s):
// \core3|Selector26~0_combout  = (\core3|Equal19~0_combout  & ((\core3|Add2~10_combout ) # ((\core3|Add3~10_combout  & \core3|Equal29~0_combout )))) # (!\core3|Equal19~0_combout  & (\core3|Add3~10_combout  & ((\core3|Equal29~0_combout ))))

	.dataa(\core3|Equal19~0_combout ),
	.datab(\core3|Add3~10_combout ),
	.datac(\core3|Add2~10_combout ),
	.datad(\core3|Equal29~0_combout ),
	.cin(gnd),
	.combout(\core3|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector26~0 .lut_mask = 16'hECA0;
defparam \core3|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N20
cycloneii_lcell_comb \core3|Mux2~0 (
// Equation(s):
// \core3|Mux2~0_combout  = (!\core3|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & ((\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core3|secret_key [13])) # 
// (!\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & ((!\core3|secret_key [21])))))

	.dataa(\core3|secret_key [13]),
	.datab(\core3|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.datac(\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datad(\core3|secret_key [21]),
	.cin(gnd),
	.combout(\core3|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mux2~0 .lut_mask = 16'h2023;
defparam \core3|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N10
cycloneii_lcell_comb \core3|Mux2~1 (
// Equation(s):
// \core3|Mux2~1_combout  = (\core3|Mux2~0_combout ) # ((!\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core3|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & \core3|secret_key [5])))

	.dataa(\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datab(\core3|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.datac(\core3|Mux2~0_combout ),
	.datad(\core3|secret_key [5]),
	.cin(gnd),
	.combout(\core3|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mux2~1 .lut_mask = 16'hF4F0;
defparam \core3|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N16
cycloneii_lcell_comb \core3|Mux1~0 (
// Equation(s):
// \core3|Mux1~0_combout  = (!\core3|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & ((\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & ((\core3|secret_key [14]))) # 
// (!\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core3|secret_key [22]))))

	.dataa(\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datab(\core3|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.datac(\core3|secret_key [22]),
	.datad(\core3|secret_key [14]),
	.cin(gnd),
	.combout(\core3|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mux1~0 .lut_mask = 16'h3210;
defparam \core3|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N10
cycloneii_lcell_comb \core3|Mux1~1 (
// Equation(s):
// \core3|Mux1~1_combout  = (\core3|Mux1~0_combout ) # ((!\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core3|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & \core3|secret_key [6])))

	.dataa(\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datab(\core3|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.datac(\core3|Mux1~0_combout ),
	.datad(\core3|secret_key [6]),
	.cin(gnd),
	.combout(\core3|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mux1~1 .lut_mask = 16'hF4F0;
defparam \core3|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N30
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'hA100;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y22_N15
cycloneii_lcell_ff \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]));

// Location: LCCOMB_X19_Y22_N20
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datab(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h3320;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N20
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(vcc),
	.datac(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h0005;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N22
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datab(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'hA002;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y22_N17
cycloneii_lcell_ff \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]));

// Location: LCCOMB_X18_Y22_N24
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datac(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h5444;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N0
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~9 (
	.dataa(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~9 .lut_mask = 16'hFDFF;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N26
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10 (
	.dataa(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datab(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10 .lut_mask = 16'hCCEC;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N8
cycloneii_lcell_comb \core3|Selector69~0 (
// Equation(s):
// \core3|Selector69~0_combout  = (\core3|state [0] & ((\core3|Equal30~0_combout ) # ((\core3|wren_d~regout )))) # (!\core3|state [0] & (((\core3|wren_d~regout  & \core3|WideOr8~6_combout ))))

	.dataa(\core3|state [0]),
	.datab(\core3|Equal30~0_combout ),
	.datac(\core3|wren_d~regout ),
	.datad(\core3|WideOr8~6_combout ),
	.cin(gnd),
	.combout(\core3|Selector69~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector69~0 .lut_mask = 16'hF8A8;
defparam \core3|Selector69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y22_N3
cycloneii_lcell_ff \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]));

// Location: LCCOMB_X14_Y22_N24
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][3]~regout ),
	.datab(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [2]),
	.datad(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hF1E0;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h8002;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y15_N27
cycloneii_lcell_ff \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]));

// Location: LCCOMB_X23_Y15_N24
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datac(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h00F8;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneii_lcell_comb \core4|Selector68~0 (
// Equation(s):
// \core4|Selector68~0_combout  = (\core4|state [4] & ((\core4|state [1]) # (\core4|state [3] $ (!\core4|state [0])))) # (!\core4|state [4] & (!\core4|state [3] & (!\core4|state [0] & \core4|state [1])))

	.dataa(\core4|state [3]),
	.datab(\core4|state [4]),
	.datac(\core4|state [0]),
	.datad(\core4|state [1]),
	.cin(gnd),
	.combout(\core4|Selector68~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector68~0 .lut_mask = 16'hCD84;
defparam \core4|Selector68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cycloneii_lcell_comb \core4|Selector68~1 (
// Equation(s):
// \core4|Selector68~1_combout  = \core4|state [3] $ (((\core4|state [2]) # (\core4|Selector68~0_combout )))

	.dataa(vcc),
	.datab(\core4|state [2]),
	.datac(\core4|state [3]),
	.datad(\core4|Selector68~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector68~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector68~1 .lut_mask = 16'h0F3C;
defparam \core4|Selector68~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N8
cycloneii_lcell_comb \core4|Selector68~2 (
// Equation(s):
// \core4|Selector68~2_combout  = (\core4|state [2] & (\core4|state [4] & ((\core4|state [1]) # (\core4|state [0]))))

	.dataa(\core4|state [1]),
	.datab(\core4|state [2]),
	.datac(\core4|state [4]),
	.datad(\core4|state [0]),
	.cin(gnd),
	.combout(\core4|Selector68~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector68~2 .lut_mask = 16'hC080;
defparam \core4|Selector68~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
cycloneii_lcell_comb \core4|Selector68~3 (
// Equation(s):
// \core4|Selector68~3_combout  = (\core4|wren~regout  & ((\core4|Selector68~1_combout ) # ((\core4|Selector68~2_combout ) # (\core4|state [5]))))

	.dataa(\core4|Selector68~1_combout ),
	.datab(\core4|Selector68~2_combout ),
	.datac(\core4|state [5]),
	.datad(\core4|wren~regout ),
	.cin(gnd),
	.combout(\core4|Selector68~3_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector68~3 .lut_mask = 16'hFE00;
defparam \core4|Selector68~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N30
cycloneii_lcell_comb \core4|data~1 (
// Equation(s):
// \core4|data~1_combout  = (!\core4|Equal25~0_combout  & !\core4|Equal12~1_combout )

	.dataa(\core4|Equal25~0_combout ),
	.datab(vcc),
	.datac(\core4|Equal12~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|data~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|data~1 .lut_mask = 16'h0505;
defparam \core4|data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cycloneii_lcell_comb \core4|Selector68~4 (
// Equation(s):
// \core4|Selector68~4_combout  = (\core4|Selector68~3_combout ) # (((!\core4|Equal2~2_combout ) # (!\core4|data~0_combout )) # (!\core4|data~1_combout ))

	.dataa(\core4|Selector68~3_combout ),
	.datab(\core4|data~1_combout ),
	.datac(\core4|data~0_combout ),
	.datad(\core4|Equal2~2_combout ),
	.cin(gnd),
	.combout(\core4|Selector68~4_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector68~4 .lut_mask = 16'hBFFF;
defparam \core4|Selector68~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N16
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|StageOut[7]~34 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|StageOut[7]~34_combout  = (\core4|i [6] & (\core4|Mod0|auto_generated|divider|divider|op_1~6_combout  & !\core4|i [7]))

	.dataa(vcc),
	.datab(\core4|i [6]),
	.datac(\core4|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.datad(\core4|i [7]),
	.cin(gnd),
	.combout(\core4|Mod0|auto_generated|divider|divider|StageOut[7]~34_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[7]~34 .lut_mask = 16'h00C0;
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[7]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N20
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|StageOut[6]~37 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|StageOut[6]~37_combout  = (!\core4|Mod0|auto_generated|divider|divider|op_1~6_combout  & \core4|Mod0|auto_generated|divider|divider|op_1~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\core4|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.datad(\core4|Mod0|auto_generated|divider|divider|op_1~0_combout ),
	.cin(gnd),
	.combout(\core4|Mod0|auto_generated|divider|divider|StageOut[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[6]~37 .lut_mask = 16'h0F00;
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N2
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|StageOut[10]~38 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|StageOut[10]~38_combout  = (\core4|Mod0|auto_generated|divider|divider|op_2~2_combout  & !\core4|Mod0|auto_generated|divider|divider|op_2~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\core4|Mod0|auto_generated|divider|divider|op_2~2_combout ),
	.datad(\core4|Mod0|auto_generated|divider|divider|op_2~6_combout ),
	.cin(gnd),
	.combout(\core4|Mod0|auto_generated|divider|divider|StageOut[10]~38_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[10]~38 .lut_mask = 16'h00F0;
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[10]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N6
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|StageOut[9]~40 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|StageOut[9]~40_combout  = (!\core4|Mod0|auto_generated|divider|divider|op_2~6_combout  & \core4|Mod0|auto_generated|divider|divider|op_2~0_combout )

	.dataa(vcc),
	.datab(\core4|Mod0|auto_generated|divider|divider|op_2~6_combout ),
	.datac(vcc),
	.datad(\core4|Mod0|auto_generated|divider|divider|op_2~0_combout ),
	.cin(gnd),
	.combout(\core4|Mod0|auto_generated|divider|divider|StageOut[9]~40_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[9]~40 .lut_mask = 16'h3300;
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[9]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N16
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|StageOut[12]~43 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|StageOut[12]~43_combout  = (\core4|Mod0|auto_generated|divider|divider|op_3~0_combout  & !\core4|Mod0|auto_generated|divider|divider|op_3~6_combout )

	.dataa(vcc),
	.datab(\core4|Mod0|auto_generated|divider|divider|op_3~0_combout ),
	.datac(\core4|Mod0|auto_generated|divider|divider|op_3~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|Mod0|auto_generated|divider|divider|StageOut[12]~43_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[12]~43 .lut_mask = 16'h0C0C;
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[12]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N14
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|StageOut[16]~44 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|StageOut[16]~44_combout  = (\core4|Mod0|auto_generated|divider|divider|op_4~2_combout  & !\core4|Mod0|auto_generated|divider|divider|op_4~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\core4|Mod0|auto_generated|divider|divider|op_4~2_combout ),
	.datad(\core4|Mod0|auto_generated|divider|divider|op_4~6_combout ),
	.cin(gnd),
	.combout(\core4|Mod0|auto_generated|divider|divider|StageOut[16]~44_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[16]~44 .lut_mask = 16'h00F0;
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[16]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N2
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|StageOut[15]~46 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|StageOut[15]~46_combout  = (!\core4|Mod0|auto_generated|divider|divider|op_4~6_combout  & \core4|Mod0|auto_generated|divider|divider|op_4~0_combout )

	.dataa(\core4|Mod0|auto_generated|divider|divider|op_4~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\core4|Mod0|auto_generated|divider|divider|op_4~0_combout ),
	.cin(gnd),
	.combout(\core4|Mod0|auto_generated|divider|divider|StageOut[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[15]~46 .lut_mask = 16'h5500;
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[15]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N12
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|StageOut[19]~47 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|StageOut[19]~47_combout  = (!\core4|Mod0|auto_generated|divider|divider|op_5~6_combout  & \core4|Mod0|auto_generated|divider|divider|op_5~2_combout )

	.dataa(vcc),
	.datab(\core4|Mod0|auto_generated|divider|divider|op_5~6_combout ),
	.datac(vcc),
	.datad(\core4|Mod0|auto_generated|divider|divider|op_5~2_combout ),
	.cin(gnd),
	.combout(\core4|Mod0|auto_generated|divider|divider|StageOut[19]~47_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[19]~47 .lut_mask = 16'h3300;
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[19]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y15_N1
cycloneii_lcell_ff \core4|q_i[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector81~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|q_i [1]));

// Location: LCCOMB_X32_Y14_N6
cycloneii_lcell_comb \core4|Mux6~0 (
// Equation(s):
// \core4|Mux6~0_combout  = (!\core4|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & ((\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & ((\core4|secret_key [9]))) # 
// (!\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core4|secret_key [17]))))

	.dataa(\core4|secret_key [17]),
	.datab(\core4|secret_key [9]),
	.datac(\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datad(\core4|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.cin(gnd),
	.combout(\core4|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mux6~0 .lut_mask = 16'h00CA;
defparam \core4|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N0
cycloneii_lcell_comb \core4|Mux6~1 (
// Equation(s):
// \core4|Mux6~1_combout  = (\core4|Mux6~0_combout ) # ((\core4|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & (!\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & \core4|secret_key [1])))

	.dataa(\core4|Mux6~0_combout ),
	.datab(\core4|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.datac(\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datad(\core4|secret_key [1]),
	.cin(gnd),
	.combout(\core4|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mux6~1 .lut_mask = 16'hAEAA;
defparam \core4|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N2
cycloneii_lcell_comb \core4|Mux5~0 (
// Equation(s):
// \core4|Mux5~0_combout  = (!\core4|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & ((\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & ((\core4|secret_key [10]))) # 
// (!\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core4|secret_key [18]))))

	.dataa(\core4|secret_key [18]),
	.datab(\core4|secret_key [10]),
	.datac(\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datad(\core4|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.cin(gnd),
	.combout(\core4|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mux5~0 .lut_mask = 16'h00CA;
defparam \core4|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N4
cycloneii_lcell_comb \core4|Mux5~1 (
// Equation(s):
// \core4|Mux5~1_combout  = (\core4|Mux5~0_combout ) # ((\core4|secret_key [2] & (!\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & \core4|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout )))

	.dataa(\core4|secret_key [2]),
	.datab(\core4|Mux5~0_combout ),
	.datac(\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datad(\core4|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.cin(gnd),
	.combout(\core4|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mux5~1 .lut_mask = 16'hCECC;
defparam \core4|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y15_N27
cycloneii_lcell_ff \core4|j[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector28~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|WideOr2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|j [3]));

// Location: LCCOMB_X35_Y14_N12
cycloneii_lcell_comb \core4|Mux4~0 (
// Equation(s):
// \core4|Mux4~0_combout  = (!\core4|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & ((\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core4|secret_key [11])) # 
// (!\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & ((\core4|secret_key [19])))))

	.dataa(\core4|secret_key [11]),
	.datab(\core4|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.datac(\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datad(\core4|secret_key [19]),
	.cin(gnd),
	.combout(\core4|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mux4~0 .lut_mask = 16'h2320;
defparam \core4|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y15_N3
cycloneii_lcell_ff \core4|q_i[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector78~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|q_i [4]));

// Location: LCCOMB_X30_Y14_N20
cycloneii_lcell_comb \core4|Selector27~0 (
// Equation(s):
// \core4|Selector27~0_combout  = (\core4|Add2~8_combout  & ((\core4|Equal19~0_combout ) # ((\core4|Add3~8_combout  & \core4|Equal29~0_combout )))) # (!\core4|Add2~8_combout  & (\core4|Add3~8_combout  & ((\core4|Equal29~0_combout ))))

	.dataa(\core4|Add2~8_combout ),
	.datab(\core4|Add3~8_combout ),
	.datac(\core4|Equal19~0_combout ),
	.datad(\core4|Equal29~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector27~0 .lut_mask = 16'hECA0;
defparam \core4|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N10
cycloneii_lcell_comb \core4|Mux3~0 (
// Equation(s):
// \core4|Mux3~0_combout  = (!\core4|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & ((\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & ((\core4|secret_key [12]))) # 
// (!\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (!\core4|secret_key [20]))))

	.dataa(\core4|secret_key [20]),
	.datab(\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datac(\core4|secret_key [12]),
	.datad(\core4|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.cin(gnd),
	.combout(\core4|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mux3~0 .lut_mask = 16'h00D1;
defparam \core4|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N20
cycloneii_lcell_comb \core4|Mux3~1 (
// Equation(s):
// \core4|Mux3~1_combout  = (\core4|Mux3~0_combout ) # ((\core4|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & (\core4|secret_key [4] & !\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout )))

	.dataa(\core4|Mux3~0_combout ),
	.datab(\core4|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.datac(\core4|secret_key [4]),
	.datad(\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.cin(gnd),
	.combout(\core4|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mux3~1 .lut_mask = 16'hAAEA;
defparam \core4|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N30
cycloneii_lcell_comb \core4|Selector26~0 (
// Equation(s):
// \core4|Selector26~0_combout  = (\core4|Add3~10_combout  & ((\core4|Equal29~0_combout ) # ((\core4|Add2~10_combout  & \core4|Equal19~0_combout )))) # (!\core4|Add3~10_combout  & (\core4|Add2~10_combout  & (\core4|Equal19~0_combout )))

	.dataa(\core4|Add3~10_combout ),
	.datab(\core4|Add2~10_combout ),
	.datac(\core4|Equal19~0_combout ),
	.datad(\core4|Equal29~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector26~0 .lut_mask = 16'hEAC0;
defparam \core4|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N24
cycloneii_lcell_comb \core4|Mux2~0 (
// Equation(s):
// \core4|Mux2~0_combout  = (!\core4|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & ((\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core4|secret_key [13])) # 
// (!\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & ((!\core4|secret_key [21])))))

	.dataa(\core4|secret_key [13]),
	.datab(\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datac(\core4|secret_key [21]),
	.datad(\core4|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.cin(gnd),
	.combout(\core4|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mux2~0 .lut_mask = 16'h008B;
defparam \core4|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N6
cycloneii_lcell_comb \core4|Mux2~1 (
// Equation(s):
// \core4|Mux2~1_combout  = (\core4|Mux2~0_combout ) # ((!\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core4|secret_key [5] & \core4|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout )))

	.dataa(\core4|Mux2~0_combout ),
	.datab(\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datac(\core4|secret_key [5]),
	.datad(\core4|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.cin(gnd),
	.combout(\core4|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mux2~1 .lut_mask = 16'hBAAA;
defparam \core4|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N24
cycloneii_lcell_comb \core4|Selector25~0 (
// Equation(s):
// \core4|Selector25~0_combout  = (\core4|Add3~12_combout  & ((\core4|Equal29~0_combout ) # ((\core4|Equal19~0_combout  & \core4|Add2~12_combout )))) # (!\core4|Add3~12_combout  & (((\core4|Equal19~0_combout  & \core4|Add2~12_combout ))))

	.dataa(\core4|Add3~12_combout ),
	.datab(\core4|Equal29~0_combout ),
	.datac(\core4|Equal19~0_combout ),
	.datad(\core4|Add2~12_combout ),
	.cin(gnd),
	.combout(\core4|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector25~0 .lut_mask = 16'hF888;
defparam \core4|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y15_N21
cycloneii_lcell_ff \core4|j[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector25~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|WideOr2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|j [6]));

// Location: LCCOMB_X35_Y12_N12
cycloneii_lcell_comb \core4|Mux1~0 (
// Equation(s):
// \core4|Mux1~0_combout  = (!\core4|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & ((\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & ((\core4|secret_key [14]))) # 
// (!\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core4|secret_key [22]))))

	.dataa(\core4|secret_key [22]),
	.datab(\core4|secret_key [14]),
	.datac(\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datad(\core4|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.cin(gnd),
	.combout(\core4|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mux1~0 .lut_mask = 16'h00CA;
defparam \core4|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N2
cycloneii_lcell_comb \core4|Mux1~1 (
// Equation(s):
// \core4|Mux1~1_combout  = (\core4|Mux1~0_combout ) # ((\core4|secret_key [6] & (!\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & \core4|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout )))

	.dataa(\core4|Mux1~0_combout ),
	.datab(\core4|secret_key [6]),
	.datac(\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datad(\core4|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.cin(gnd),
	.combout(\core4|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mux1~1 .lut_mask = 16'hAEAA;
defparam \core4|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datac(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'hC004;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y15_N1
cycloneii_lcell_ff \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]));

// Location: LCCOMB_X16_Y15_N12
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.datab(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h3222;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(vcc),
	.datac(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h0005;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y15_N25
cycloneii_lcell_ff \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]));

// Location: LCCOMB_X27_Y16_N24
cycloneii_lcell_comb \core4|Selector69~0 (
// Equation(s):
// \core4|Selector69~0_combout  = (\core4|wren_d~regout  & ((\core4|WideOr8~6_combout ) # ((\core4|state [0])))) # (!\core4|wren_d~regout  & (((\core4|Equal30~0_combout  & \core4|state [0]))))

	.dataa(\core4|WideOr8~6_combout ),
	.datab(\core4|Equal30~0_combout ),
	.datac(\core4|wren_d~regout ),
	.datad(\core4|state [0]),
	.cin(gnd),
	.combout(\core4|Selector69~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector69~0 .lut_mask = 16'hFCA0;
defparam \core4|Selector69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y14_N5
cycloneii_lcell_ff \core2|data[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector51~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|WideOr7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|data [4]));

// Location: LCFF_X25_Y14_N17
cycloneii_lcell_ff \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]));

// Location: LCFF_X28_Y14_N11
cycloneii_lcell_ff \core2|data[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector49~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|WideOr7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|data [6]));

// Location: LCFF_X25_Y14_N27
cycloneii_lcell_ff \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]));

// Location: LCFF_X28_Y14_N17
cycloneii_lcell_ff \core2|data[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector52~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|WideOr7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|data [3]));

// Location: LCFF_X28_Y14_N7
cycloneii_lcell_ff \core2|data[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector53~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|WideOr7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|data [2]));

// Location: LCFF_X28_Y14_N1
cycloneii_lcell_ff \core2|data[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector50~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|WideOr7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|data [5]));

// Location: LCFF_X25_Y14_N25
cycloneii_lcell_ff \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]));

// Location: LCFF_X28_Y14_N23
cycloneii_lcell_ff \core2|data[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector48~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|WideOr7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|data [7]));

// Location: LCFF_X25_Y14_N15
cycloneii_lcell_ff \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]));

// Location: LCCOMB_X16_Y20_N20
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datac(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h0040;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N30
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h00EA;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N20
cycloneii_lcell_comb \core1|WideOr29~0 (
// Equation(s):
// \core1|WideOr29~0_combout  = (\core1|state [4] & ((\core1|state [0]) # (\core1|state [3] $ (!\core1|state [1])))) # (!\core1|state [4] & (((!\core1|state [1]) # (!\core1|state [3])) # (!\core1|state [0])))

	.dataa(\core1|state [4]),
	.datab(\core1|state [0]),
	.datac(\core1|state [3]),
	.datad(\core1|state [1]),
	.cin(gnd),
	.combout(\core1|WideOr29~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|WideOr29~0 .lut_mask = 16'hBDDF;
defparam \core1|WideOr29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N16
cycloneii_lcell_comb \core1|Equal4~3 (
// Equation(s):
// \core1|Equal4~3_combout  = (\core1|state [0] & (\core1|state [1] & !\core1|state [4]))

	.dataa(\core1|state [0]),
	.datab(vcc),
	.datac(\core1|state [1]),
	.datad(\core1|state [4]),
	.cin(gnd),
	.combout(\core1|Equal4~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Equal4~3 .lut_mask = 16'h00A0;
defparam \core1|Equal4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N20
cycloneii_lcell_comb \core1|q_j~0 (
// Equation(s):
// \core1|q_j~0_combout  = (\core1|Equal24~0_combout ) # ((\core1|Equal4~3_combout  & (\core1|Equal12~0_combout  & !\core1|state [2])))

	.dataa(\core1|Equal4~3_combout ),
	.datab(\core1|Equal12~0_combout ),
	.datac(\core1|Equal24~0_combout ),
	.datad(\core1|state [2]),
	.cin(gnd),
	.combout(\core1|q_j~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|q_j~0 .lut_mask = 16'hF0F8;
defparam \core1|q_j~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datad(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h1080;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h5444;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N14
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datab(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h0020;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N18
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.datad(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h00F8;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h1000;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h00EC;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N8
cycloneii_lcell_comb \core2|WideOr29~0 (
// Equation(s):
// \core2|WideOr29~0_combout  = (\core2|state [4] & ((\core2|state [0]) # (\core2|state [3] $ (!\core2|state [1])))) # (!\core2|state [4] & (((!\core2|state [0]) # (!\core2|state [1])) # (!\core2|state [3])))

	.dataa(\core2|state [4]),
	.datab(\core2|state [3]),
	.datac(\core2|state [1]),
	.datad(\core2|state [0]),
	.cin(gnd),
	.combout(\core2|WideOr29~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|WideOr29~0 .lut_mask = 16'hBFD7;
defparam \core2|WideOr29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N10
cycloneii_lcell_comb \core2|WideOr29~1 (
// Equation(s):
// \core2|WideOr29~1_combout  = (\core2|state [2]) # ((\core2|WideOr29~0_combout ) # (\core2|state [5]))

	.dataa(\core2|state [2]),
	.datab(\core2|WideOr29~0_combout ),
	.datac(\core2|state [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|WideOr29~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|WideOr29~1 .lut_mask = 16'hFEFE;
defparam \core2|WideOr29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N4
cycloneii_lcell_comb \core2|Equal4~1 (
// Equation(s):
// \core2|Equal4~1_combout  = (\core2|state [0] & (\core2|state [1] & !\core2|state [4]))

	.dataa(\core2|state [0]),
	.datab(\core2|state [1]),
	.datac(\core2|state [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Equal4~1 .lut_mask = 16'h0808;
defparam \core2|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N10
cycloneii_lcell_comb \core2|q_j~0 (
// Equation(s):
// \core2|q_j~0_combout  = (\core2|Equal24~0_combout ) # ((!\core2|state [2] & (\core2|Equal4~1_combout  & \core2|Equal12~0_combout )))

	.dataa(\core2|Equal24~0_combout ),
	.datab(\core2|state [2]),
	.datac(\core2|Equal4~1_combout ),
	.datad(\core2|Equal12~0_combout ),
	.cin(gnd),
	.combout(\core2|q_j~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|q_j~0 .lut_mask = 16'hBAAA;
defparam \core2|q_j~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N30
cycloneii_lcell_comb \core2|Selector90~0 (
// Equation(s):
// \core2|Selector90~0_combout  = (\core2|WideOr29~1_combout  & ((\core2|q_j [0]) # ((\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0] & \core2|q_j~0_combout )))) # (!\core2|WideOr29~1_combout  & 
// (\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0] & ((\core2|q_j~0_combout ))))

	.dataa(\core2|WideOr29~1_combout ),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0]),
	.datac(\core2|q_j [0]),
	.datad(\core2|q_j~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector90~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector90~0 .lut_mask = 16'hECA0;
defparam \core2|Selector90~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N16
cycloneii_lcell_comb \core2|WideOr28~0 (
// Equation(s):
// \core2|WideOr28~0_combout  = (\core2|state [4] & ((\core2|state [3] & ((\core2|state [0]))) # (!\core2|state [3] & (\core2|state [1])))) # (!\core2|state [4] & ((\core2|state [1] & ((\core2|state [0]))) # (!\core2|state [1] & (\core2|state [3]))))

	.dataa(\core2|state [4]),
	.datab(\core2|state [3]),
	.datac(\core2|state [1]),
	.datad(\core2|state [0]),
	.cin(gnd),
	.combout(\core2|WideOr28~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|WideOr28~0 .lut_mask = 16'hFC24;
defparam \core2|WideOr28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N22
cycloneii_lcell_comb \core2|WideOr28~1 (
// Equation(s):
// \core2|WideOr28~1_combout  = (\core2|state [5]) # ((\core2|state [2] & ((\core2|WideOr28~0_combout ) # (!\core2|state [0]))) # (!\core2|state [2] & ((\core2|state [0]) # (!\core2|WideOr28~0_combout ))))

	.dataa(\core2|state [2]),
	.datab(\core2|state [5]),
	.datac(\core2|WideOr28~0_combout ),
	.datad(\core2|state [0]),
	.cin(gnd),
	.combout(\core2|WideOr28~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|WideOr28~1 .lut_mask = 16'hFDEF;
defparam \core2|WideOr28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N8
cycloneii_lcell_comb \core2|Selector82~0 (
// Equation(s):
// \core2|Selector82~0_combout  = (\core2|q_i~2_combout  & ((\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0]) # ((\core2|q_i [0] & \core2|WideOr28~1_combout )))) # (!\core2|q_i~2_combout  & (((\core2|q_i [0] & 
// \core2|WideOr28~1_combout ))))

	.dataa(\core2|q_i~2_combout ),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0]),
	.datac(\core2|q_i [0]),
	.datad(\core2|WideOr28~1_combout ),
	.cin(gnd),
	.combout(\core2|Selector82~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector82~0 .lut_mask = 16'hF888;
defparam \core2|Selector82~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N20
cycloneii_lcell_comb \core2|WideOr2~0 (
// Equation(s):
// \core2|WideOr2~0_combout  = (\core2|state [0] & ((\core2|state [4]) # (\core2|state [3] $ (!\core2|state [2])))) # (!\core2|state [0] & ((\core2|state [3]) # ((!\core2|state [4] & \core2|state [2]))))

	.dataa(\core2|state [4]),
	.datab(\core2|state [0]),
	.datac(\core2|state [3]),
	.datad(\core2|state [2]),
	.cin(gnd),
	.combout(\core2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|WideOr2~0 .lut_mask = 16'hF9BC;
defparam \core2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N18
cycloneii_lcell_comb \core2|WideOr2~1 (
// Equation(s):
// \core2|WideOr2~1_combout  = (!\core2|WideOr2~0_combout  & (!\core2|state [5] & (\core2|state [1] $ (!\core2|state [4]))))

	.dataa(\core2|WideOr2~0_combout ),
	.datab(\core2|state [5]),
	.datac(\core2|state [1]),
	.datad(\core2|state [4]),
	.cin(gnd),
	.combout(\core2|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|WideOr2~1 .lut_mask = 16'h1001;
defparam \core2|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N6
cycloneii_lcell_comb \core2|Selector81~0 (
// Equation(s):
// \core2|Selector81~0_combout  = (\core2|q_i~2_combout  & ((\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1]) # ((\core2|q_i [1] & \core2|WideOr28~1_combout )))) # (!\core2|q_i~2_combout  & (((\core2|q_i [1] & 
// \core2|WideOr28~1_combout ))))

	.dataa(\core2|q_i~2_combout ),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1]),
	.datac(\core2|q_i [1]),
	.datad(\core2|WideOr28~1_combout ),
	.cin(gnd),
	.combout(\core2|Selector81~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector81~0 .lut_mask = 16'hF888;
defparam \core2|Selector81~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N24
cycloneii_lcell_comb \core2|Selector89~0 (
// Equation(s):
// \core2|Selector89~0_combout  = (\core2|WideOr29~1_combout  & ((\core2|q_j [1]) # ((\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1] & \core2|q_j~0_combout )))) # (!\core2|WideOr29~1_combout  & 
// (\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1] & ((\core2|q_j~0_combout ))))

	.dataa(\core2|WideOr29~1_combout ),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1]),
	.datac(\core2|q_j [1]),
	.datad(\core2|q_j~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector89~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector89~0 .lut_mask = 16'hECA0;
defparam \core2|Selector89~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N4
cycloneii_lcell_comb \core2|Selector80~0 (
// Equation(s):
// \core2|Selector80~0_combout  = (\core2|q_i~2_combout  & ((\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2]) # ((\core2|q_i [2] & \core2|WideOr28~1_combout )))) # (!\core2|q_i~2_combout  & (((\core2|q_i [2] & 
// \core2|WideOr28~1_combout ))))

	.dataa(\core2|q_i~2_combout ),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2]),
	.datac(\core2|q_i [2]),
	.datad(\core2|WideOr28~1_combout ),
	.cin(gnd),
	.combout(\core2|Selector80~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector80~0 .lut_mask = 16'hF888;
defparam \core2|Selector80~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N2
cycloneii_lcell_comb \core2|Selector88~0 (
// Equation(s):
// \core2|Selector88~0_combout  = (\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2] & ((\core2|q_j~0_combout ) # ((\core2|q_j [2] & \core2|WideOr29~1_combout )))) # 
// (!\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2] & (((\core2|q_j [2] & \core2|WideOr29~1_combout ))))

	.dataa(\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2]),
	.datab(\core2|q_j~0_combout ),
	.datac(\core2|q_j [2]),
	.datad(\core2|WideOr29~1_combout ),
	.cin(gnd),
	.combout(\core2|Selector88~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector88~0 .lut_mask = 16'hF888;
defparam \core2|Selector88~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N30
cycloneii_lcell_comb \core2|Selector79~0 (
// Equation(s):
// \core2|Selector79~0_combout  = (\core2|q_i~2_combout  & ((\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3]) # ((\core2|q_i [3] & \core2|WideOr28~1_combout )))) # (!\core2|q_i~2_combout  & (((\core2|q_i [3] & 
// \core2|WideOr28~1_combout ))))

	.dataa(\core2|q_i~2_combout ),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3]),
	.datac(\core2|q_i [3]),
	.datad(\core2|WideOr28~1_combout ),
	.cin(gnd),
	.combout(\core2|Selector79~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector79~0 .lut_mask = 16'hF888;
defparam \core2|Selector79~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N8
cycloneii_lcell_comb \core2|Selector87~0 (
// Equation(s):
// \core2|Selector87~0_combout  = (\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3] & ((\core2|q_j~0_combout ) # ((\core2|q_j [3] & \core2|WideOr29~1_combout )))) # 
// (!\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3] & (((\core2|q_j [3] & \core2|WideOr29~1_combout ))))

	.dataa(\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3]),
	.datab(\core2|q_j~0_combout ),
	.datac(\core2|q_j [3]),
	.datad(\core2|WideOr29~1_combout ),
	.cin(gnd),
	.combout(\core2|Selector87~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector87~0 .lut_mask = 16'hF888;
defparam \core2|Selector87~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N12
cycloneii_lcell_comb \core2|Selector78~0 (
// Equation(s):
// \core2|Selector78~0_combout  = (\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4] & ((\core2|q_i~2_combout ) # ((\core2|WideOr28~1_combout  & \core2|q_i [4])))) # 
// (!\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4] & (\core2|WideOr28~1_combout  & (\core2|q_i [4])))

	.dataa(\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4]),
	.datab(\core2|WideOr28~1_combout ),
	.datac(\core2|q_i [4]),
	.datad(\core2|q_i~2_combout ),
	.cin(gnd),
	.combout(\core2|Selector78~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector78~0 .lut_mask = 16'hEAC0;
defparam \core2|Selector78~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N26
cycloneii_lcell_comb \core2|Selector86~0 (
// Equation(s):
// \core2|Selector86~0_combout  = (\core2|WideOr29~1_combout  & ((\core2|q_j [4]) # ((\core2|q_j~0_combout  & \core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4])))) # (!\core2|WideOr29~1_combout  & (\core2|q_j~0_combout  & 
// ((\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4]))))

	.dataa(\core2|WideOr29~1_combout ),
	.datab(\core2|q_j~0_combout ),
	.datac(\core2|q_j [4]),
	.datad(\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4]),
	.cin(gnd),
	.combout(\core2|Selector86~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector86~0 .lut_mask = 16'hECA0;
defparam \core2|Selector86~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N2
cycloneii_lcell_comb \core2|Selector77~0 (
// Equation(s):
// \core2|Selector77~0_combout  = (\core2|q_i~2_combout  & ((\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5]) # ((\core2|q_i [5] & \core2|WideOr28~1_combout )))) # (!\core2|q_i~2_combout  & (((\core2|q_i [5] & 
// \core2|WideOr28~1_combout ))))

	.dataa(\core2|q_i~2_combout ),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5]),
	.datac(\core2|q_i [5]),
	.datad(\core2|WideOr28~1_combout ),
	.cin(gnd),
	.combout(\core2|Selector77~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector77~0 .lut_mask = 16'hF888;
defparam \core2|Selector77~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N12
cycloneii_lcell_comb \core2|Selector85~0 (
// Equation(s):
// \core2|Selector85~0_combout  = (\core2|WideOr29~1_combout  & ((\core2|q_j [5]) # ((\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5] & \core2|q_j~0_combout )))) # (!\core2|WideOr29~1_combout  & 
// (\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5] & ((\core2|q_j~0_combout ))))

	.dataa(\core2|WideOr29~1_combout ),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5]),
	.datac(\core2|q_j [5]),
	.datad(\core2|q_j~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector85~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector85~0 .lut_mask = 16'hECA0;
defparam \core2|Selector85~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N0
cycloneii_lcell_comb \core2|Selector76~0 (
// Equation(s):
// \core2|Selector76~0_combout  = (\core2|q_i~2_combout  & ((\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6]) # ((\core2|q_i [6] & \core2|WideOr28~1_combout )))) # (!\core2|q_i~2_combout  & (((\core2|q_i [6] & 
// \core2|WideOr28~1_combout ))))

	.dataa(\core2|q_i~2_combout ),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6]),
	.datac(\core2|q_i [6]),
	.datad(\core2|WideOr28~1_combout ),
	.cin(gnd),
	.combout(\core2|Selector76~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector76~0 .lut_mask = 16'hF888;
defparam \core2|Selector76~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N14
cycloneii_lcell_comb \core2|Selector84~0 (
// Equation(s):
// \core2|Selector84~0_combout  = (\core2|WideOr29~1_combout  & ((\core2|q_j [6]) # ((\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6] & \core2|q_j~0_combout )))) # (!\core2|WideOr29~1_combout  & 
// (\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6] & ((\core2|q_j~0_combout ))))

	.dataa(\core2|WideOr29~1_combout ),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6]),
	.datac(\core2|q_j [6]),
	.datad(\core2|q_j~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector84~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector84~0 .lut_mask = 16'hECA0;
defparam \core2|Selector84~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N10
cycloneii_lcell_comb \core2|Selector75~0 (
// Equation(s):
// \core2|Selector75~0_combout  = (\core2|q_i~2_combout  & ((\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7]) # ((\core2|q_i [7] & \core2|WideOr28~1_combout )))) # (!\core2|q_i~2_combout  & (((\core2|q_i [7] & 
// \core2|WideOr28~1_combout ))))

	.dataa(\core2|q_i~2_combout ),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7]),
	.datac(\core2|q_i [7]),
	.datad(\core2|WideOr28~1_combout ),
	.cin(gnd),
	.combout(\core2|Selector75~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector75~0 .lut_mask = 16'hF888;
defparam \core2|Selector75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N20
cycloneii_lcell_comb \core2|Selector83~0 (
// Equation(s):
// \core2|Selector83~0_combout  = (\core2|WideOr29~1_combout  & ((\core2|q_j [7]) # ((\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7] & \core2|q_j~0_combout )))) # (!\core2|WideOr29~1_combout  & 
// (\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7] & ((\core2|q_j~0_combout ))))

	.dataa(\core2|WideOr29~1_combout ),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7]),
	.datac(\core2|q_j [7]),
	.datad(\core2|q_j~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector83~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector83~0 .lut_mask = 16'hECA0;
defparam \core2|Selector83~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N4
cycloneii_lcell_comb \core2|Selector54~0 (
// Equation(s):
// \core2|Selector54~0_combout  = (\core2|Equal12~1_combout  & (((\core2|q_i [1])))) # (!\core2|Equal12~1_combout  & ((\core2|Equal25~0_combout  & ((\core2|q_i [1]))) # (!\core2|Equal25~0_combout  & (\core2|i [1]))))

	.dataa(\core2|i [1]),
	.datab(\core2|Equal12~1_combout ),
	.datac(\core2|q_i [1]),
	.datad(\core2|Equal25~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector54~0 .lut_mask = 16'hF0E2;
defparam \core2|Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N18
cycloneii_lcell_comb \core2|Selector54~1 (
// Equation(s):
// \core2|Selector54~1_combout  = (\core2|q_j [1] & (((!\core2|Selector55~1_combout  & \core2|Selector54~0_combout )) # (!\core2|data~0_combout ))) # (!\core2|q_j [1] & (!\core2|Selector55~1_combout  & (\core2|Selector54~0_combout )))

	.dataa(\core2|q_j [1]),
	.datab(\core2|Selector55~1_combout ),
	.datac(\core2|Selector54~0_combout ),
	.datad(\core2|data~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector54~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector54~1 .lut_mask = 16'h30BA;
defparam \core2|Selector54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N2
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]~regout ),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datad(\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [3]),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hFE10;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datab(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h0280;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.datac(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h0E0C;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datac(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h0400;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h5444;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y13_N17
cycloneii_lcell_ff \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]));

// Location: LCCOMB_X25_Y13_N18
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datab(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][3]~regout ),
	.datad(\core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [3]),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hFE02;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N20
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datad(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h1000;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N2
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.datad(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h00F8;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N10
cycloneii_lcell_comb \core3|WideOr2~0 (
// Equation(s):
// \core3|WideOr2~0_combout  = (\core3|state [0] & ((\core3|state [4]) # (\core3|state [2] $ (!\core3|state [3])))) # (!\core3|state [0] & ((\core3|state [3]) # ((\core3|state [2] & !\core3|state [4]))))

	.dataa(\core3|state [0]),
	.datab(\core3|state [2]),
	.datac(\core3|state [3]),
	.datad(\core3|state [4]),
	.cin(gnd),
	.combout(\core3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|WideOr2~0 .lut_mask = 16'hFAD6;
defparam \core3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N24
cycloneii_lcell_comb \core3|Selector54~0 (
// Equation(s):
// \core3|Selector54~0_combout  = (\core3|Equal25~0_combout  & (\core3|q_i [1])) # (!\core3|Equal25~0_combout  & ((\core3|Equal12~1_combout  & (\core3|q_i [1])) # (!\core3|Equal12~1_combout  & ((\core3|i [1])))))

	.dataa(\core3|q_i [1]),
	.datab(\core3|Equal25~0_combout ),
	.datac(\core3|i [1]),
	.datad(\core3|Equal12~1_combout ),
	.cin(gnd),
	.combout(\core3|Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector54~0 .lut_mask = 16'hAAB8;
defparam \core3|Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N24
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h2400;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N14
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h3320;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N16
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datab(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h0008;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N16
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h5444;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y22_N13
cycloneii_lcell_ff \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]));

// Location: LCCOMB_X14_Y22_N2
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datab(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][3]~regout ),
	.datad(\core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [3]),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hFE02;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h0200;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h00EC;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N0
cycloneii_lcell_comb \core4|Selector81~0 (
// Equation(s):
// \core4|Selector81~0_combout  = (\core4|WideOr28~1_combout  & ((\core4|q_i [1]) # ((\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1] & \core4|q_i~2_combout )))) # (!\core4|WideOr28~1_combout  & 
// (\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1] & ((\core4|q_i~2_combout ))))

	.dataa(\core4|WideOr28~1_combout ),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1]),
	.datac(\core4|q_i [1]),
	.datad(\core4|q_i~2_combout ),
	.cin(gnd),
	.combout(\core4|Selector81~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector81~0 .lut_mask = 16'hECA0;
defparam \core4|Selector81~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cycloneii_lcell_comb \core4|Selector78~0 (
// Equation(s):
// \core4|Selector78~0_combout  = (\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4] & ((\core4|q_i~2_combout ) # ((\core4|q_i [4] & \core4|WideOr28~1_combout )))) # 
// (!\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4] & (((\core4|q_i [4] & \core4|WideOr28~1_combout ))))

	.dataa(\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4]),
	.datab(\core4|q_i~2_combout ),
	.datac(\core4|q_i [4]),
	.datad(\core4|WideOr28~1_combout ),
	.cin(gnd),
	.combout(\core4|Selector78~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector78~0 .lut_mask = 16'hF888;
defparam \core4|Selector78~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N4
cycloneii_lcell_comb \core4|Selector54~0 (
// Equation(s):
// \core4|Selector54~0_combout  = (\core4|Equal25~0_combout  & (((\core4|q_i [1])))) # (!\core4|Equal25~0_combout  & ((\core4|Equal12~1_combout  & ((\core4|q_i [1]))) # (!\core4|Equal12~1_combout  & (\core4|i [1]))))

	.dataa(\core4|Equal25~0_combout ),
	.datab(\core4|i [1]),
	.datac(\core4|Equal12~1_combout ),
	.datad(\core4|q_i [1]),
	.cin(gnd),
	.combout(\core4|Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector54~0 .lut_mask = 16'hFE04;
defparam \core4|Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datac(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h4008;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.datab(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h3222;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datab(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h0200;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.datac(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h0E0C;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
cycloneii_lcell_comb \core4|Selector51~0 (
// Equation(s):
// \core4|Selector51~0_combout  = (\core4|Equal25~0_combout  & (((\core4|q_i [4])))) # (!\core4|Equal25~0_combout  & ((\core4|Equal12~1_combout  & ((\core4|q_i [4]))) # (!\core4|Equal12~1_combout  & (\core4|i [4]))))

	.dataa(\core4|Equal25~0_combout ),
	.datab(\core4|i [4]),
	.datac(\core4|Equal12~1_combout ),
	.datad(\core4|q_i [4]),
	.cin(gnd),
	.combout(\core4|Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector51~0 .lut_mask = 16'hFE04;
defparam \core4|Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N2
cycloneii_lcell_comb \core4|Selector48~0 (
// Equation(s):
// \core4|Selector48~0_combout  = (\core4|Equal12~1_combout  & (\core4|q_i [7])) # (!\core4|Equal12~1_combout  & ((\core4|Equal25~0_combout  & (\core4|q_i [7])) # (!\core4|Equal25~0_combout  & ((\core4|i [7])))))

	.dataa(\core4|q_i [7]),
	.datab(\core4|i [7]),
	.datac(\core4|Equal12~1_combout ),
	.datad(\core4|Equal25~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector48~0 .lut_mask = 16'hAAAC;
defparam \core4|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N26
cycloneii_lcell_comb \core3|Selector49~0 (
// Equation(s):
// \core3|Selector49~0_combout  = (\core3|Equal12~1_combout  & (\core3|q_i [6])) # (!\core3|Equal12~1_combout  & ((\core3|Equal25~0_combout  & (\core3|q_i [6])) # (!\core3|Equal25~0_combout  & ((\core3|i [6])))))

	.dataa(\core3|Equal12~1_combout ),
	.datab(\core3|q_i [6]),
	.datac(\core3|Equal25~0_combout ),
	.datad(\core3|i [6]),
	.cin(gnd),
	.combout(\core3|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector49~0 .lut_mask = 16'hCDC8;
defparam \core3|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N6
cycloneii_lcell_comb \core3|Selector52~0 (
// Equation(s):
// \core3|Selector52~0_combout  = (\core3|Equal25~0_combout  & (\core3|q_i [3])) # (!\core3|Equal25~0_combout  & ((\core3|Equal12~1_combout  & (\core3|q_i [3])) # (!\core3|Equal12~1_combout  & ((\core3|i [3])))))

	.dataa(\core3|q_i [3]),
	.datab(\core3|i [3]),
	.datac(\core3|Equal25~0_combout ),
	.datad(\core3|Equal12~1_combout ),
	.cin(gnd),
	.combout(\core3|Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector52~0 .lut_mask = 16'hAAAC;
defparam \core3|Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N24
cycloneii_lcell_comb \core2|Selector51~0 (
// Equation(s):
// \core2|Selector51~0_combout  = (\core2|Equal12~1_combout  & (((\core2|q_i [4])))) # (!\core2|Equal12~1_combout  & ((\core2|Equal25~0_combout  & (\core2|q_i [4])) # (!\core2|Equal25~0_combout  & ((\core2|i [4])))))

	.dataa(\core2|Equal12~1_combout ),
	.datab(\core2|Equal25~0_combout ),
	.datac(\core2|q_i [4]),
	.datad(\core2|i [4]),
	.cin(gnd),
	.combout(\core2|Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector51~0 .lut_mask = 16'hF1E0;
defparam \core2|Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N4
cycloneii_lcell_comb \core2|Selector51~1 (
// Equation(s):
// \core2|Selector51~1_combout  = (\core2|data~0_combout  & (((\core2|Selector51~0_combout  & !\core2|Selector55~1_combout )))) # (!\core2|data~0_combout  & ((\core2|q_j [4]) # ((\core2|Selector51~0_combout  & !\core2|Selector55~1_combout ))))

	.dataa(\core2|data~0_combout ),
	.datab(\core2|q_j [4]),
	.datac(\core2|Selector51~0_combout ),
	.datad(\core2|Selector55~1_combout ),
	.cin(gnd),
	.combout(\core2|Selector51~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector51~1 .lut_mask = 16'h44F4;
defparam \core2|Selector51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]~regout ),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datad(\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [4]),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hFE10;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N22
cycloneii_lcell_comb \core2|Selector49~0 (
// Equation(s):
// \core2|Selector49~0_combout  = (\core2|Equal25~0_combout  & (((\core2|q_i [6])))) # (!\core2|Equal25~0_combout  & ((\core2|Equal12~1_combout  & ((\core2|q_i [6]))) # (!\core2|Equal12~1_combout  & (\core2|i [6]))))

	.dataa(\core2|i [6]),
	.datab(\core2|Equal25~0_combout ),
	.datac(\core2|q_i [6]),
	.datad(\core2|Equal12~1_combout ),
	.cin(gnd),
	.combout(\core2|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector49~0 .lut_mask = 16'hF0E2;
defparam \core2|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N10
cycloneii_lcell_comb \core2|Selector49~1 (
// Equation(s):
// \core2|Selector49~1_combout  = (\core2|data~0_combout  & (!\core2|Selector55~1_combout  & ((\core2|Selector49~0_combout )))) # (!\core2|data~0_combout  & ((\core2|q_j [6]) # ((!\core2|Selector55~1_combout  & \core2|Selector49~0_combout ))))

	.dataa(\core2|data~0_combout ),
	.datab(\core2|Selector55~1_combout ),
	.datac(\core2|q_j [6]),
	.datad(\core2|Selector49~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector49~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector49~1 .lut_mask = 16'h7350;
defparam \core2|Selector49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N26
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]~regout ),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datad(\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [6]),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hFE10;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N28
cycloneii_lcell_comb \core2|Selector52~0 (
// Equation(s):
// \core2|Selector52~0_combout  = (\core2|Equal12~1_combout  & (((\core2|q_i [3])))) # (!\core2|Equal12~1_combout  & ((\core2|Equal25~0_combout  & ((\core2|q_i [3]))) # (!\core2|Equal25~0_combout  & (\core2|i [3]))))

	.dataa(\core2|Equal12~1_combout ),
	.datab(\core2|Equal25~0_combout ),
	.datac(\core2|i [3]),
	.datad(\core2|q_i [3]),
	.cin(gnd),
	.combout(\core2|Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector52~0 .lut_mask = 16'hFE10;
defparam \core2|Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N16
cycloneii_lcell_comb \core2|Selector52~1 (
// Equation(s):
// \core2|Selector52~1_combout  = (\core2|Selector52~0_combout  & (((\core2|q_j [3] & !\core2|data~0_combout )) # (!\core2|Selector55~1_combout ))) # (!\core2|Selector52~0_combout  & (((\core2|q_j [3] & !\core2|data~0_combout ))))

	.dataa(\core2|Selector52~0_combout ),
	.datab(\core2|Selector55~1_combout ),
	.datac(\core2|q_j [3]),
	.datad(\core2|data~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector52~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector52~1 .lut_mask = 16'h22F2;
defparam \core2|Selector52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N10
cycloneii_lcell_comb \core2|Selector53~0 (
// Equation(s):
// \core2|Selector53~0_combout  = (\core2|Equal12~1_combout  & (((\core2|q_i [2])))) # (!\core2|Equal12~1_combout  & ((\core2|Equal25~0_combout  & ((\core2|q_i [2]))) # (!\core2|Equal25~0_combout  & (\core2|i [2]))))

	.dataa(\core2|Equal12~1_combout ),
	.datab(\core2|Equal25~0_combout ),
	.datac(\core2|i [2]),
	.datad(\core2|q_i [2]),
	.cin(gnd),
	.combout(\core2|Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector53~0 .lut_mask = 16'hFE10;
defparam \core2|Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N6
cycloneii_lcell_comb \core2|Selector53~1 (
// Equation(s):
// \core2|Selector53~1_combout  = (\core2|data~0_combout  & (((\core2|Selector53~0_combout  & !\core2|Selector55~1_combout )))) # (!\core2|data~0_combout  & ((\core2|q_j [2]) # ((\core2|Selector53~0_combout  & !\core2|Selector55~1_combout ))))

	.dataa(\core2|data~0_combout ),
	.datab(\core2|q_j [2]),
	.datac(\core2|Selector53~0_combout ),
	.datad(\core2|Selector55~1_combout ),
	.cin(gnd),
	.combout(\core2|Selector53~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector53~1 .lut_mask = 16'h44F4;
defparam \core2|Selector53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N12
cycloneii_lcell_comb \core2|Selector50~0 (
// Equation(s):
// \core2|Selector50~0_combout  = (\core2|Equal12~1_combout  & (((\core2|q_i [5])))) # (!\core2|Equal12~1_combout  & ((\core2|Equal25~0_combout  & ((\core2|q_i [5]))) # (!\core2|Equal25~0_combout  & (\core2|i [5]))))

	.dataa(\core2|Equal12~1_combout ),
	.datab(\core2|Equal25~0_combout ),
	.datac(\core2|i [5]),
	.datad(\core2|q_i [5]),
	.cin(gnd),
	.combout(\core2|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector50~0 .lut_mask = 16'hFE10;
defparam \core2|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N0
cycloneii_lcell_comb \core2|Selector50~1 (
// Equation(s):
// \core2|Selector50~1_combout  = (\core2|q_j [5] & (((!\core2|Selector55~1_combout  & \core2|Selector50~0_combout )) # (!\core2|data~0_combout ))) # (!\core2|q_j [5] & (!\core2|Selector55~1_combout  & (\core2|Selector50~0_combout )))

	.dataa(\core2|q_j [5]),
	.datab(\core2|Selector55~1_combout ),
	.datac(\core2|Selector50~0_combout ),
	.datad(\core2|data~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector50~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector50~1 .lut_mask = 16'h30BA;
defparam \core2|Selector50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]~regout ),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [5]),
	.datad(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hF1E0;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N30
cycloneii_lcell_comb \core2|Selector48~0 (
// Equation(s):
// \core2|Selector48~0_combout  = (\core2|Equal12~1_combout  & (((\core2|q_i [7])))) # (!\core2|Equal12~1_combout  & ((\core2|Equal25~0_combout  & (\core2|q_i [7])) # (!\core2|Equal25~0_combout  & ((\core2|i [7])))))

	.dataa(\core2|Equal12~1_combout ),
	.datab(\core2|Equal25~0_combout ),
	.datac(\core2|q_i [7]),
	.datad(\core2|i [7]),
	.cin(gnd),
	.combout(\core2|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector48~0 .lut_mask = 16'hF1E0;
defparam \core2|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N22
cycloneii_lcell_comb \core2|Selector48~1 (
// Equation(s):
// \core2|Selector48~1_combout  = (\core2|data~0_combout  & (!\core2|Selector55~1_combout  & ((\core2|Selector48~0_combout )))) # (!\core2|data~0_combout  & ((\core2|q_j [7]) # ((!\core2|Selector55~1_combout  & \core2|Selector48~0_combout ))))

	.dataa(\core2|data~0_combout ),
	.datab(\core2|Selector55~1_combout ),
	.datac(\core2|q_j [7]),
	.datad(\core2|Selector48~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector48~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector48~1 .lut_mask = 16'h7350;
defparam \core2|Selector48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]~regout ),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\core2|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [7]),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hFE10;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y13_N7
cycloneii_lcell_ff \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]));

// Location: LCCOMB_X25_Y13_N16
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datab(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][3]~regout ),
	.datad(\core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [4]),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hFE02;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y22_N7
cycloneii_lcell_ff \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]));

// Location: LCCOMB_X14_Y22_N12
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datab(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][3]~regout ),
	.datad(\core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [4]),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hFE02;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y13_N25
cycloneii_lcell_ff \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]));

// Location: LCCOMB_X25_Y13_N6
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datab(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][3]~regout ),
	.datad(\core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [5]),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hFE02;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y22_N21
cycloneii_lcell_ff \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]));

// Location: LCCOMB_X14_Y22_N6
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datab(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][3]~regout ),
	.datad(\core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [5]),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hFE02;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y13_N11
cycloneii_lcell_ff \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]));

// Location: LCCOMB_X25_Y13_N24
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datab(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][3]~regout ),
	.datad(\core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [6]),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hFE02;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y22_N27
cycloneii_lcell_ff \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]));

// Location: LCCOMB_X14_Y22_N20
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][3]~regout ),
	.datab(\core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [6]),
	.datac(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hCDC8;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\core2|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][3]~regout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hAAB8;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N26
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][3]~regout ),
	.datab(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\core3|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [7]),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hFE10;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N4
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'h0AAA;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N0
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'h5F00;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'h5F00;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N12
cycloneii_lcell_comb \core3|Selector64~4 (
// Equation(s):
// \core3|Selector64~4_combout  = (\core3|state [0]) # ((\core3|state [1]) # ((\core3|state [4]) # (!\core3|Equal3~5_combout )))

	.dataa(\core3|state [0]),
	.datab(\core3|state [1]),
	.datac(\core3|state [4]),
	.datad(\core3|Equal3~5_combout ),
	.cin(gnd),
	.combout(\core3|Selector64~4_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector64~4 .lut_mask = 16'hFEFF;
defparam \core3|Selector64~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cycloneii_lcell_comb \core4|Equal3~6 (
// Equation(s):
// \core4|Equal3~6_combout  = (!\core4|state [3] & (!\core4|state [5] & (!\core4|state [2] & \core4|Equal3~5_combout )))

	.dataa(\core4|state [3]),
	.datab(\core4|state [5]),
	.datac(\core4|state [2]),
	.datad(\core4|Equal3~5_combout ),
	.cin(gnd),
	.combout(\core4|Equal3~6_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Equal3~6 .lut_mask = 16'h0100;
defparam \core4|Equal3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N22
cycloneii_lcell_comb \core4|Selector64~3 (
// Equation(s):
// \core4|Selector64~3_combout  = ((\core4|state [4]) # ((\core4|state [0]) # (\core4|state [1]))) # (!\core4|Equal3~4_combout )

	.dataa(\core4|Equal3~4_combout ),
	.datab(\core4|state [4]),
	.datac(\core4|state [0]),
	.datad(\core4|state [1]),
	.cin(gnd),
	.combout(\core4|Selector64~3_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector64~3 .lut_mask = 16'hFFFD;
defparam \core4|Selector64~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N10
cycloneii_lcell_comb \core2|Selector66~3 (
// Equation(s):
// \core2|Selector66~3_combout  = (\core2|swapped_flag2~regout  & ((\core2|state [4]) # ((\core2|state [1]) # (!\core2|Equal16~0_combout ))))

	.dataa(\core2|swapped_flag2~regout ),
	.datab(\core2|state [4]),
	.datac(\core2|Equal16~0_combout ),
	.datad(\core2|state [1]),
	.cin(gnd),
	.combout(\core2|Selector66~3_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector66~3 .lut_mask = 16'hAA8A;
defparam \core2|Selector66~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N20
cycloneii_lcell_comb \core4|Selector66~3 (
// Equation(s):
// \core4|Selector66~3_combout  = (\core4|swapped_flag2~regout  & (((\core4|state [4]) # (\core4|state [1])) # (!\core4|Equal16~0_combout )))

	.dataa(\core4|Equal16~0_combout ),
	.datab(\core4|state [4]),
	.datac(\core4|swapped_flag2~regout ),
	.datad(\core4|state [1]),
	.cin(gnd),
	.combout(\core4|Selector66~3_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector66~3 .lut_mask = 16'hF0D0;
defparam \core4|Selector66~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N0
cycloneii_lcell_comb \core1|Selector66~3 (
// Equation(s):
// \core1|Selector66~3_combout  = (\core1|swapped_flag2~regout  & (((\core1|state [4]) # (\core1|state [1])) # (!\core1|Equal16~0_combout )))

	.dataa(\core1|swapped_flag2~regout ),
	.datab(\core1|Equal16~0_combout ),
	.datac(\core1|state [4]),
	.datad(\core1|state [1]),
	.cin(gnd),
	.combout(\core1|Selector66~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector66~3 .lut_mask = 16'hAAA2;
defparam \core1|Selector66~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N24
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19 (
	.dataa(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19 .lut_mask = 16'hF111;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N10
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(vcc),
	.datab(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h0CCC;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N30
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11_combout ),
	.datac(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19 .lut_mask = 16'hAB03;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 (
	.dataa(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 .lut_mask = 16'hF111;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N0
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h3F00;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N2
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~17_combout ),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19 .lut_mask = 16'h888F;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N18
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(vcc),
	.datab(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'h0CCC;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N28
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(vcc),
	.datab(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h0CCC;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19 (
	.dataa(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19 .lut_mask = 16'hCD05;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.datac(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 .lut_mask = 16'hAB03;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'h30F0;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneii_lcell_comb \core3|WideOr8~6 (
// Equation(s):
// \core3|WideOr8~6_combout  = (!\core3|state [0] & ((\core3|state [2]) # ((\core3|state [3]) # (!\core3|Equal5~0_combout ))))

	.dataa(\core3|state [0]),
	.datab(\core3|state [2]),
	.datac(\core3|state [3]),
	.datad(\core3|Equal5~0_combout ),
	.cin(gnd),
	.combout(\core3|WideOr8~6_combout ),
	.cout());
// synopsys translate_off
defparam \core3|WideOr8~6 .lut_mask = 16'h5455;
defparam \core3|WideOr8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N18
cycloneii_lcell_comb \core1|WideOr8~6 (
// Equation(s):
// \core1|WideOr8~6_combout  = (!\core1|state [0] & (((\core1|state [3]) # (\core1|state [2])) # (!\core1|Equal5~0_combout )))

	.dataa(\core1|Equal5~0_combout ),
	.datab(\core1|state [3]),
	.datac(\core1|state [0]),
	.datad(\core1|state [2]),
	.cin(gnd),
	.combout(\core1|WideOr8~6_combout ),
	.cout());
// synopsys translate_off
defparam \core1|WideOr8~6 .lut_mask = 16'h0F0D;
defparam \core1|WideOr8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N22
cycloneii_lcell_comb \core2|WideOr8~6 (
// Equation(s):
// \core2|WideOr8~6_combout  = (!\core2|state [0] & (((\core2|state [3]) # (\core2|state [2])) # (!\core2|Equal5~0_combout )))

	.dataa(\core2|state [0]),
	.datab(\core2|Equal5~0_combout ),
	.datac(\core2|state [3]),
	.datad(\core2|state [2]),
	.cin(gnd),
	.combout(\core2|WideOr8~6_combout ),
	.cout());
// synopsys translate_off
defparam \core2|WideOr8~6 .lut_mask = 16'h5551;
defparam \core2|WideOr8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N30
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 (
	.dataa(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9_combout ),
	.datab(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 .lut_mask = 16'hF111;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19 (
	.dataa(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~9_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19 .lut_mask = 16'hCD05;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N14
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~9_combout ),
	.datac(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 .lut_mask = 16'hAB03;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N22
cycloneii_lcell_comb \core2|q_i~2 (
// Equation(s):
// \core2|q_i~2_combout  = (\core2|Equal21~0_combout ) # ((!\core2|state [4] & (\core2|Equal26~0_combout  & !\core2|state [1])))

	.dataa(\core2|state [4]),
	.datab(\core2|Equal26~0_combout ),
	.datac(\core2|state [1]),
	.datad(\core2|Equal21~0_combout ),
	.cin(gnd),
	.combout(\core2|q_i~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|q_i~2 .lut_mask = 16'hFF04;
defparam \core2|q_i~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N22
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|StageOut[13]~53 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|StageOut[13]~53_combout  = (\core1|Mod0|auto_generated|divider|divider|op_3~6_combout  & ((\core1|Mod0|auto_generated|divider|divider|op_2~6_combout  & (\core1|i [4])) # 
// (!\core1|Mod0|auto_generated|divider|divider|op_2~6_combout  & ((\core1|Mod0|auto_generated|divider|divider|op_2~0_combout )))))

	.dataa(\core1|Mod0|auto_generated|divider|divider|op_3~6_combout ),
	.datab(\core1|i [4]),
	.datac(\core1|Mod0|auto_generated|divider|divider|op_2~0_combout ),
	.datad(\core1|Mod0|auto_generated|divider|divider|op_2~6_combout ),
	.cin(gnd),
	.combout(\core1|Mod0|auto_generated|divider|divider|StageOut[13]~53_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[13]~53 .lut_mask = 16'h88A0;
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[13]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N30
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|StageOut[19]~55 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|StageOut[19]~55_combout  = (\core1|Mod0|auto_generated|divider|divider|op_5~6_combout  & ((\core1|Mod0|auto_generated|divider|divider|op_4~6_combout  & (\core1|i [2])) # 
// (!\core1|Mod0|auto_generated|divider|divider|op_4~6_combout  & ((\core1|Mod0|auto_generated|divider|divider|op_4~0_combout )))))

	.dataa(\core1|i [2]),
	.datab(\core1|Mod0|auto_generated|divider|divider|op_5~6_combout ),
	.datac(\core1|Mod0|auto_generated|divider|divider|op_4~6_combout ),
	.datad(\core1|Mod0|auto_generated|divider|divider|op_4~0_combout ),
	.cin(gnd),
	.combout(\core1|Mod0|auto_generated|divider|divider|StageOut[19]~55_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[19]~55 .lut_mask = 16'h8C80;
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[19]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|StageOut[10]~52 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|StageOut[10]~52_combout  = (\core2|Mod0|auto_generated|divider|divider|op_2~6_combout  & ((\core2|Mod0|auto_generated|divider|divider|op_1~6_combout  & ((\core2|i [5]))) # 
// (!\core2|Mod0|auto_generated|divider|divider|op_1~6_combout  & (\core2|Mod0|auto_generated|divider|divider|op_1~0_combout ))))

	.dataa(\core2|Mod0|auto_generated|divider|divider|op_2~6_combout ),
	.datab(\core2|Mod0|auto_generated|divider|divider|op_1~0_combout ),
	.datac(\core2|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.datad(\core2|i [5]),
	.cin(gnd),
	.combout(\core2|Mod0|auto_generated|divider|divider|StageOut[10]~52_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[10]~52 .lut_mask = 16'hA808;
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[10]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N26
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|StageOut[13]~53 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|StageOut[13]~53_combout  = (\core2|Mod0|auto_generated|divider|divider|op_3~6_combout  & ((\core2|Mod0|auto_generated|divider|divider|op_2~6_combout  & ((\core2|i [4]))) # 
// (!\core2|Mod0|auto_generated|divider|divider|op_2~6_combout  & (\core2|Mod0|auto_generated|divider|divider|op_2~0_combout ))))

	.dataa(\core2|Mod0|auto_generated|divider|divider|op_2~6_combout ),
	.datab(\core2|Mod0|auto_generated|divider|divider|op_2~0_combout ),
	.datac(\core2|Mod0|auto_generated|divider|divider|op_3~6_combout ),
	.datad(\core2|i [4]),
	.cin(gnd),
	.combout(\core2|Mod0|auto_generated|divider|divider|StageOut[13]~53_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[13]~53 .lut_mask = 16'hE040;
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[13]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N28
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|StageOut[16]~54 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|StageOut[16]~54_combout  = (\core2|Mod0|auto_generated|divider|divider|op_4~6_combout  & ((\core2|Mod0|auto_generated|divider|divider|op_3~6_combout  & ((\core2|i [3]))) # 
// (!\core2|Mod0|auto_generated|divider|divider|op_3~6_combout  & (\core2|Mod0|auto_generated|divider|divider|op_3~0_combout ))))

	.dataa(\core2|Mod0|auto_generated|divider|divider|op_4~6_combout ),
	.datab(\core2|Mod0|auto_generated|divider|divider|op_3~0_combout ),
	.datac(\core2|Mod0|auto_generated|divider|divider|op_3~6_combout ),
	.datad(\core2|i [3]),
	.cin(gnd),
	.combout(\core2|Mod0|auto_generated|divider|divider|StageOut[16]~54_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[16]~54 .lut_mask = 16'hA808;
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[16]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N8
cycloneii_lcell_comb \core2|Mod0|auto_generated|divider|divider|StageOut[19]~55 (
// Equation(s):
// \core2|Mod0|auto_generated|divider|divider|StageOut[19]~55_combout  = (\core2|Mod0|auto_generated|divider|divider|op_5~6_combout  & ((\core2|Mod0|auto_generated|divider|divider|op_4~6_combout  & (\core2|i [2])) # 
// (!\core2|Mod0|auto_generated|divider|divider|op_4~6_combout  & ((\core2|Mod0|auto_generated|divider|divider|op_4~0_combout )))))

	.dataa(\core2|Mod0|auto_generated|divider|divider|op_4~6_combout ),
	.datab(\core2|Mod0|auto_generated|divider|divider|op_5~6_combout ),
	.datac(\core2|i [2]),
	.datad(\core2|Mod0|auto_generated|divider|divider|op_4~0_combout ),
	.cin(gnd),
	.combout(\core2|Mod0|auto_generated|divider|divider|StageOut[19]~55_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[19]~55 .lut_mask = 16'hC480;
defparam \core2|Mod0|auto_generated|divider|divider|StageOut[19]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N26
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|StageOut[19]~55 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|StageOut[19]~55_combout  = (\core3|Mod0|auto_generated|divider|divider|op_5~6_combout  & ((\core3|Mod0|auto_generated|divider|divider|op_4~6_combout  & (\core3|i [2])) # 
// (!\core3|Mod0|auto_generated|divider|divider|op_4~6_combout  & ((\core3|Mod0|auto_generated|divider|divider|op_4~0_combout )))))

	.dataa(\core3|i [2]),
	.datab(\core3|Mod0|auto_generated|divider|divider|op_4~0_combout ),
	.datac(\core3|Mod0|auto_generated|divider|divider|op_5~6_combout ),
	.datad(\core3|Mod0|auto_generated|divider|divider|op_4~6_combout ),
	.cin(gnd),
	.combout(\core3|Mod0|auto_generated|divider|divider|StageOut[19]~55_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[19]~55 .lut_mask = 16'hA0C0;
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[19]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N30
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|StageOut[13]~53 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|StageOut[13]~53_combout  = (\core4|Mod0|auto_generated|divider|divider|op_3~6_combout  & ((\core4|Mod0|auto_generated|divider|divider|op_2~6_combout  & (\core4|i [4])) # 
// (!\core4|Mod0|auto_generated|divider|divider|op_2~6_combout  & ((\core4|Mod0|auto_generated|divider|divider|op_2~0_combout )))))

	.dataa(\core4|Mod0|auto_generated|divider|divider|op_3~6_combout ),
	.datab(\core4|Mod0|auto_generated|divider|divider|op_2~6_combout ),
	.datac(\core4|i [4]),
	.datad(\core4|Mod0|auto_generated|divider|divider|op_2~0_combout ),
	.cin(gnd),
	.combout(\core4|Mod0|auto_generated|divider|divider|StageOut[13]~53_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[13]~53 .lut_mask = 16'hA280;
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[13]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N20
cycloneii_lcell_comb \core1|Equal28~0 (
// Equation(s):
// \core1|Equal28~0_combout  = (\core1|state [2] & !\core1|state [1])

	.dataa(vcc),
	.datab(\core1|state [2]),
	.datac(\core1|state [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|Equal28~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Equal28~0 .lut_mask = 16'h0C0C;
defparam \core1|Equal28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N22
cycloneii_lcell_comb \core2|Equal2~2 (
// Equation(s):
// \core2|Equal2~2_combout  = ((\core2|state [4]) # ((\core2|state [1]) # (!\core2|Equal3~1_combout ))) # (!\core2|state [0])

	.dataa(\core2|state [0]),
	.datab(\core2|state [4]),
	.datac(\core2|Equal3~1_combout ),
	.datad(\core2|state [1]),
	.cin(gnd),
	.combout(\core2|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Equal2~2 .lut_mask = 16'hFFDF;
defparam \core2|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneii_lcell_comb \core3|Selector72~3 (
// Equation(s):
// \core3|Selector72~3_combout  = (\core3|state [5]) # (\core3|state [0])

	.dataa(\core3|state [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(\core3|state [0]),
	.cin(gnd),
	.combout(\core3|Selector72~3_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector72~3 .lut_mask = 16'hFFAA;
defparam \core3|Selector72~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N6
cycloneii_lcell_comb \core1|Selector73~9 (
// Equation(s):
// \core1|Selector73~9_combout  = (!\core1|state [2] & ((\core1|swapped_flag~regout ) # ((\core1|state [3]) # (!\core1|state [4]))))

	.dataa(\core1|swapped_flag~regout ),
	.datab(\core1|state [4]),
	.datac(\core1|state [2]),
	.datad(\core1|state [3]),
	.cin(gnd),
	.combout(\core1|Selector73~9_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector73~9 .lut_mask = 16'h0F0B;
defparam \core1|Selector73~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N24
cycloneii_lcell_comb \core3|secret_key[21]~1 (
// Equation(s):
// \core3|secret_key[21]~1_combout  = !\core3|Add4~40_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\core3|Add4~40_combout ),
	.cin(gnd),
	.combout(\core3|secret_key[21]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|secret_key[21]~1 .lut_mask = 16'h00FF;
defparam \core3|secret_key[21]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N24
cycloneii_lcell_comb \core4|secret_key[20]~3 (
// Equation(s):
// \core4|secret_key[20]~3_combout  = !\core4|Add4~38_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\core4|Add4~38_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|secret_key[20]~3_combout ),
	.cout());
// synopsys translate_off
defparam \core4|secret_key[20]~3 .lut_mask = 16'h0F0F;
defparam \core4|secret_key[20]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y16_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[6]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~29_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [6]));

// Location: LCCOMB_X17_Y16_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~25 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~24 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~25_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~26 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~25 .lut_mask = 16'h3C3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[6]~27 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~26 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[6]~27 .lut_mask = 16'hA5A5;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y20_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~regout ));

// Location: LCFF_X21_Y20_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~regout ));

// Location: LCFF_X20_Y17_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout ));

// Location: LCFF_X20_Y17_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]~regout ));

// Location: LCFF_X20_Y17_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~17_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]~regout ));

// Location: LCFF_X21_Y16_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~24_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]~regout ));

// Location: LCFF_X21_Y16_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~25_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]~regout ));

// Location: LCFF_X21_Y18_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~32_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][5]~regout ));

// Location: LCFF_X21_Y18_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~33_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][6]~regout ));

// Location: LCFF_X19_Y16_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~40_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][5]~regout ));

// Location: LCFF_X19_Y16_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~41_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][6]~regout ));

// Location: LCFF_X22_Y17_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~48_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][5]~regout ));

// Location: LCFF_X22_Y17_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~49_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][6]~regout ));

// Location: LCFF_X20_Y21_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~56_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][5]~regout ));

// Location: LCFF_X20_Y21_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~57_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][6]~regout ));

// Location: LCFF_X21_Y21_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~64_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][5]~regout ));

// Location: LCFF_X21_Y21_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~65_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][6]~regout ));

// Location: LCFF_X19_Y21_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~66_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][0]~regout ));

// Location: LCFF_X19_Y21_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~68_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][1]~regout ));

// Location: LCFF_X19_Y21_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~69_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][2]~regout ));

// Location: LCFF_X19_Y21_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~70_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][3]~regout ));

// Location: LCFF_X19_Y21_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~71_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][4]~regout ));

// Location: LCFF_X19_Y21_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~72_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][5]~regout ));

// Location: LCFF_X19_Y21_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~73_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][6]~regout ));

// Location: LCFF_X21_Y17_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~79_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][4]~regout ));

// Location: LCFF_X21_Y17_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~80_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][5]~regout ));

// Location: LCFF_X21_Y17_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~81_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][6]~regout ));

// Location: LCFF_X22_Y18_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~87_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][0]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][4]~regout ));

// Location: LCFF_X22_Y18_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~88_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][0]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][5]~regout ));

// Location: LCFF_X22_Y18_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~89_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][0]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][6]~regout ));

// Location: LCFF_X22_Y19_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~95_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][0]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][4]~regout ));

// Location: LCFF_X22_Y19_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~96_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][0]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][5]~regout ));

// Location: LCFF_X22_Y19_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~97_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][0]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][6]~regout ));

// Location: LCFF_X17_Y19_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[9]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~11_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[9]~reg0_regout ));

// Location: LCFF_X18_Y21_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]));

// Location: LCCOMB_X19_Y18_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.datab(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.datac(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~0 .lut_mask = 16'hEE50;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~2 (
	.dataa(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~2 .lut_mask = 16'hCEC2;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~2_combout ),
	.datab(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.datad(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~3 .lut_mask = 16'hEA4A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y17_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_tdo_mux_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]));

// Location: LCFF_X21_Y20_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~regout ));

// Location: LCFF_X21_Y20_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~8_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]~regout ));

// Location: LCCOMB_X21_Y20_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 .lut_mask = 16'hACAC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y20_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~9_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]~regout ));

// Location: LCCOMB_X21_Y20_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y17_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~15_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~regout ));

// Location: LCCOMB_X20_Y17_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15 .lut_mask = 16'hEE22;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y17_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~16_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]~regout ));

// Location: LCCOMB_X20_Y17_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16 .lut_mask = 16'hF3C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y17_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~17_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]~regout ));

// Location: LCCOMB_X20_Y17_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~17 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~17 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~21_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]~regout ));

// Location: LCFF_X21_Y16_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~24_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][5]~regout ));

// Location: LCCOMB_X21_Y16_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~24 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][5]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~24 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~25_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][6]~regout ));

// Location: LCCOMB_X21_Y16_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~25 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][6]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~25 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~28_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][1]~regout ));

// Location: LCFF_X21_Y18_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~32_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][5]~regout ));

// Location: LCCOMB_X21_Y18_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~32 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][5]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~32_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~32 .lut_mask = 16'hACAC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~33_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][6]~regout ));

// Location: LCCOMB_X21_Y18_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~33 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][6]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~33_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~33 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~36_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][1]~regout ));

// Location: LCFF_X19_Y16_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~40_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][5]~regout ));

// Location: LCCOMB_X19_Y16_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~40 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][5]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~40_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~40 .lut_mask = 16'hE2E2;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~41_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][6]~regout ));

// Location: LCCOMB_X19_Y16_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~41 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][6]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~41_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~41 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~45_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][2]~regout ));

// Location: LCFF_X22_Y17_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~46_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][3]~regout ));

// Location: LCFF_X22_Y17_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~48_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][5]~regout ));

// Location: LCCOMB_X22_Y17_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~48 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][5]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~48_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~48 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~49_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][6]~regout ));

// Location: LCCOMB_X22_Y17_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~49 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][6]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~49_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~49 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y21_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~56_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][5]~regout ));

// Location: LCCOMB_X20_Y21_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~56 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][5]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~56_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~56 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y21_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~57_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][6]~regout ));

// Location: LCCOMB_X20_Y21_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~57 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][6]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~57_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~57 .lut_mask = 16'hE2E2;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~60_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][1]~regout ));

// Location: LCFF_X21_Y21_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~61_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][2]~regout ));

// Location: LCFF_X21_Y21_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~62_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][3]~regout ));

// Location: LCFF_X21_Y21_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~64_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][5]~regout ));

// Location: LCCOMB_X21_Y21_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~64 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][5]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~64_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~64 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~65_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][6]~regout ));

// Location: LCCOMB_X21_Y21_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~65 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][6]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~65_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~65 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y21_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~66_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][0]~regout ));

// Location: LCCOMB_X19_Y21_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~66 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][0]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~66_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~66 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~9 .lut_mask = 16'h0008;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][0]~67 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~9_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][0]~67_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][0]~67 .lut_mask = 16'hF040;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][0]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y21_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~68_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][1]~regout ));

// Location: LCCOMB_X19_Y21_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~68 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][1]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~68_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~68 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y21_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~69_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][2]~regout ));

// Location: LCCOMB_X19_Y21_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~69 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][2]~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~69_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~69 .lut_mask = 16'hAFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y21_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~70_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][3]~regout ));

// Location: LCCOMB_X19_Y21_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~70 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][3]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~70_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~70 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y21_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~71_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][4]~regout ));

// Location: LCCOMB_X19_Y21_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~71 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][4]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~71_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~71 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y21_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~72_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][5]~regout ));

// Location: LCCOMB_X19_Y21_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~72 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][5]~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~72_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~72 .lut_mask = 16'hAFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y21_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~73_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][6]~regout ));

// Location: LCCOMB_X19_Y21_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~73 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][6]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~73_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~73 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~76_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][1]~regout ));

// Location: LCFF_X21_Y17_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~77_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][2]~regout ));

// Location: LCFF_X21_Y17_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~79_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][4]~regout ));

// Location: LCCOMB_X21_Y17_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~79 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][4]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~79_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~79 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~80_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][5]~regout ));

// Location: LCCOMB_X21_Y17_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~80 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][5]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~80_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~80 .lut_mask = 16'hE2E2;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~81_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][6]~regout ));

// Location: LCCOMB_X21_Y17_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~81 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][6]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~81_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~81 .lut_mask = 16'hEE22;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~82_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][0]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][0]~regout ));

// Location: LCFF_X22_Y18_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~84_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][0]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][1]~regout ));

// Location: LCFF_X22_Y18_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~87_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][0]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][4]~regout ));

// Location: LCCOMB_X22_Y18_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~87 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][4]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~87_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~87 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~88_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][0]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][5]~regout ));

// Location: LCCOMB_X22_Y18_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~88 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][5]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~88_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~88 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~89_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][0]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][6]~regout ));

// Location: LCCOMB_X22_Y18_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~89 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][6]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~89_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~89 .lut_mask = 16'hACAC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~92_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][0]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][1]~regout ));

// Location: LCFF_X22_Y19_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~93_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][0]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][2]~regout ));

// Location: LCFF_X22_Y19_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~95_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][0]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][4]~regout ));

// Location: LCCOMB_X22_Y19_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~95 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][4]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~95_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~95 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~96_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][0]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][5]~regout ));

// Location: LCCOMB_X22_Y19_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~96 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][5]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~96_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~96 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~97_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][0]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][6]~regout ));

// Location: LCCOMB_X22_Y19_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~97 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][6]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~97_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~97 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~2 .lut_mask = 16'h0040;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~8 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~8 .lut_mask = 16'h0200;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~9_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~8_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~11 .lut_mask = 16'hC0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~9 .lut_mask = 16'h1000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~10 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~10 .lut_mask = 16'h2000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y21_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]));

// Location: LCCOMB_X23_Y18_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~10_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~9_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11 .lut_mask = 16'hF0FC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 (
	.dataa(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.datab(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 .lut_mask = 16'h0AFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~14 (
	.dataa(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~14 .lut_mask = 16'hAFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~24 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~20_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~23_combout ),
	.datac(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.datad(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~24 .lut_mask = 16'hBA98;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~25 (
	.dataa(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.datab(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~24_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~23_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~25 .lut_mask = 16'hACF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~27 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~25_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~21_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~26_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~27 .lut_mask = 16'hFA0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~29 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~29 .lut_mask = 16'hFFFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~30 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~29_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~30 .lut_mask = 16'hF377;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal6~0 (
	.dataa(\~GND~combout ),
	.datab(\~GND~combout ),
	.datac(\~GND~combout ),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal6~0 .lut_mask = 16'hFFFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal6~1 (
	.dataa(vcc),
	.datab(\~GND~combout ),
	.datac(vcc),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal6~1 .lut_mask = 16'hFFCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~36 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout ),
	.datac(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~36_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~36 .lut_mask = 16'hEA62;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~37 (
	.dataa(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datab(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~36_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~37_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~37 .lut_mask = 16'hFA0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~39 (
	.dataa(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~20_combout ),
	.datac(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~23_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~39_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~39 .lut_mask = 16'hEE30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~40 (
	.dataa(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datab(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~20_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~39_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~40_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~40 .lut_mask = 16'hCFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y17_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_tdo_mux_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]));

// Location: LCCOMB_X18_Y17_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .lut_mask = 16'hFCFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 .lut_mask = 16'hAA00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~9 .lut_mask = 16'h8000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~43 (
	.dataa(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~23_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~20_combout ),
	.datad(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~43_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~43 .lut_mask = 16'hE3E0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~45 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~7_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~4_combout ),
	.datac(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datad(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~45_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~45 .lut_mask = 16'hBA98;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~46 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout ),
	.datac(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datad(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~46_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~46 .lut_mask = 16'h7632;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~47 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11_combout ),
	.datab(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~46_combout ),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~47_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~47 .lut_mask = 16'hDAD0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~48 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~45_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~47_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~4_combout ),
	.datad(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~48_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~48 .lut_mask = 16'hDA8A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [6]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .lut_mask = 16'h0001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .lut_mask = 16'h0A11;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~51 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~7_combout ),
	.datab(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~4_combout ),
	.datad(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~51_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~51 .lut_mask = 16'hF4A4;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~52 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout ),
	.datac(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~52_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~52 .lut_mask = 16'hEA62;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~53 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~52_combout ),
	.datab(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout ),
	.datad(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~53_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~53 .lut_mask = 16'hAEA4;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~54 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~7_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~53_combout ),
	.datac(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~51_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~54_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~54 .lut_mask = 16'hDDA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~55 (
	.dataa(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datab(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~20_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~23_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~55_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~55 .lut_mask = 16'hFC0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~59 (
	.dataa(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~23_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~20_combout ),
	.datad(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~59_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~59 .lut_mask = 16'hF2C2;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~62 (
	.dataa(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11_combout ),
	.datad(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~62_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~62 .lut_mask = 16'h3E32;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~63 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~62_combout ),
	.datac(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~63_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~63 .lut_mask = 16'hE6C4;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~8 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~8 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~68 (
	.dataa(\~GND~combout ),
	.datab(\~GND~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~68_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~68 .lut_mask = 16'hACF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~71 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~23_combout ),
	.datab(\~GND~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~20_combout ),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~71_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~71 .lut_mask = 16'hADA8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~72 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~20_combout ),
	.datab(\~GND~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~71_combout ),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~72_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~72 .lut_mask = 16'hF858;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~73 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~72_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~21_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~26_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~73_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~73 .lut_mask = 16'hEE30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~9 .lut_mask = 16'hACAC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~77 (
	.dataa(\~GND~combout ),
	.datab(\~GND~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~4_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~77_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~77 .lut_mask = 16'hFA0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~78 (
	.dataa(\~GND~combout ),
	.datab(\~GND~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~78_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~78 .lut_mask = 16'h0CFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~79 (
	.dataa(\~GND~combout ),
	.datab(\~GND~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~78_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~79_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~79 .lut_mask = 16'hCFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~80 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~79_combout ),
	.datab(\~GND~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~4_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~77_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~80_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~80 .lut_mask = 16'hAFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~81 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~80_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~21_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~26_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~81_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~81 .lut_mask = 16'hCCB8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~15 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~15 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~16 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~16 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~17 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~17 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~21 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~21 .lut_mask = 16'hD8D8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~24 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~24 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~25 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~25 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~28 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][1]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~28 .lut_mask = 16'hF5A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~32 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][5]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~32_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~32 .lut_mask = 16'hEE44;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~33 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][6]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~33_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~33 .lut_mask = 16'hF5A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~36 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][1]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~36_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~36 .lut_mask = 16'hB8B8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~40 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][5]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~40_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~40 .lut_mask = 16'hE2E2;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~41 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][6]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~41_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~41 .lut_mask = 16'hF3C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~45 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][2]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~45_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~45 .lut_mask = 16'hACAC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~46 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][3]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~46_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~46 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~48 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][5]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~48_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~48 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~49 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][6]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~49_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~49 .lut_mask = 16'hCACA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~56 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][5]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~56_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~56 .lut_mask = 16'hF3C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~57 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][6]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~57_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~57 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~60 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][1]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~60_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~60 .lut_mask = 16'hCACA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~61 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][2]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~61_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~61 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~62 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][3]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~62_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~62 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~64 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][5]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~64_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~64 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~65 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][6]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~65_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~65 .lut_mask = 16'hACAC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~66 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][0]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~66_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~66 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][0]~67 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~9_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][0]~67_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][0]~67 .lut_mask = 16'hEC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][0]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~68 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][1]~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~68_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~68 .lut_mask = 16'hAFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~69 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][2]~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~69_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~69 .lut_mask = 16'hAFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~70 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][3]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~70_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~70 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~71 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][4]~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~71_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~71 .lut_mask = 16'hAFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~72 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][5]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~72_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~72 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~73 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][6]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~73_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~73 .lut_mask = 16'hACAC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~76 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][1]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~76_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~76 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~77 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][2]~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~77_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~77 .lut_mask = 16'hAFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~79 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][4]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~79_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~79 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~80 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][5]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~80_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~80 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~81 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][6]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~81_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~81 .lut_mask = 16'hCACA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~82 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][0]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~82_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~82 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~84 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][1]~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~84_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~84 .lut_mask = 16'hAFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~87 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][4]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~87_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~87 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~88 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][5]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~88_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~88 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~89 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][6]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~89_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~89 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~92 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][1]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~92_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~92 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~93 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][2]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~93_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~93 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~95 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][4]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~95_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~95 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~96 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][5]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~96_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~96 .lut_mask = 16'hB8B8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~97 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][6]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~97_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~97 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 .lut_mask = 16'h0800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y17_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_tdo_mux_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]));

// Location: LCCOMB_X18_Y17_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .lut_mask = 16'h0C0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y17_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_tdo_mux_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]));

// Location: LCCOMB_X18_Y17_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .lut_mask = 16'hFCFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]));

// Location: LCCOMB_X17_Y16_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 .lut_mask = 16'h000F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [6]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 .lut_mask = 16'hF1FC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .lut_mask = 16'h3030;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [6]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~19 .lut_mask = 16'hA2A8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~20 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~19_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~20 .lut_mask = 16'hBFAE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~21 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~20_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~21 .lut_mask = 16'hC5C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~83 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~17_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~83_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~83 .lut_mask = 16'h0131;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~24 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~21_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~24 .lut_mask = 16'h44CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N10
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hF0F0;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hF0F0;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hF0F0;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N12
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hF0F0;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N2
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hF0F0;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N6
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hF0F0;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N24
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hF0F0;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N28
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hF0F0;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N0
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N4
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hF0F0;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N10
cycloneii_lcell_comb \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.cin(gnd),
	.combout(\core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \core3|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N30
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N4
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N6
cycloneii_lcell_comb \core1|Equal3~5 (
// Equation(s):
// \core1|Equal3~5_combout  = (!\core1|state [3] & (!\core1|state [5] & !\core1|state [2]))

	.dataa(\core1|state [3]),
	.datab(vcc),
	.datac(\core1|state [5]),
	.datad(\core1|state [2]),
	.cin(gnd),
	.combout(\core1|Equal3~5_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Equal3~5 .lut_mask = 16'h0005;
defparam \core1|Equal3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tck~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tck~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tck));
// synopsys translate_off
defparam \altera_reserved_tck~I .input_async_reset = "none";
defparam \altera_reserved_tck~I .input_power_up = "low";
defparam \altera_reserved_tck~I .input_register_mode = "none";
defparam \altera_reserved_tck~I .input_sync_reset = "none";
defparam \altera_reserved_tck~I .oe_async_reset = "none";
defparam \altera_reserved_tck~I .oe_power_up = "low";
defparam \altera_reserved_tck~I .oe_register_mode = "none";
defparam \altera_reserved_tck~I .oe_sync_reset = "none";
defparam \altera_reserved_tck~I .operation_mode = "input";
defparam \altera_reserved_tck~I .output_async_reset = "none";
defparam \altera_reserved_tck~I .output_power_up = "low";
defparam \altera_reserved_tck~I .output_register_mode = "none";
defparam \altera_reserved_tck~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tdi~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tdi~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tdi));
// synopsys translate_off
defparam \altera_reserved_tdi~I .input_async_reset = "none";
defparam \altera_reserved_tdi~I .input_power_up = "low";
defparam \altera_reserved_tdi~I .input_register_mode = "none";
defparam \altera_reserved_tdi~I .input_sync_reset = "none";
defparam \altera_reserved_tdi~I .oe_async_reset = "none";
defparam \altera_reserved_tdi~I .oe_power_up = "low";
defparam \altera_reserved_tdi~I .oe_register_mode = "none";
defparam \altera_reserved_tdi~I .oe_sync_reset = "none";
defparam \altera_reserved_tdi~I .operation_mode = "input";
defparam \altera_reserved_tdi~I .output_async_reset = "none";
defparam \altera_reserved_tdi~I .output_power_up = "low";
defparam \altera_reserved_tdi~I .output_register_mode = "none";
defparam \altera_reserved_tdi~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 .lut_mask = 16'h33CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 .lut_mask = 16'hC303;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .lut_mask = 16'hFCFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y20_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]));

// Location: LCCOMB_X20_Y20_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y20_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]));

// Location: LCCOMB_X20_Y20_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .lut_mask = 16'hFFFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y20_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]));

// Location: LCCOMB_X20_Y20_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .lut_mask = 16'hFC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y20_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]));

// Location: LCCOMB_X20_Y20_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .lut_mask = 16'hC8C8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y20_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]));

// Location: JTAG_X1_Y19_N0
cycloneii_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~combout ),
	.tck(\altera_reserved_tck~combout ),
	.tdi(\altera_reserved_tdi~combout ),
	.ntrst(gnd),
	.tdoutap(gnd),
	.tdouser(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCCOMB_X17_Y21_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y21_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]));

// Location: LCCOMB_X16_Y21_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y21_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]));

// Location: LCCOMB_X16_Y21_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .lut_mask = 16'h3CF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y21_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]));

// Location: LCCOMB_X18_Y21_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .lut_mask = 16'h3373;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y21_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]));

// Location: CLKCTRL_G4
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .lut_mask = 16'h0A0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y21_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]));

// Location: LCCOMB_X18_Y21_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .lut_mask = 16'hE0E0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y21_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]));

// Location: LCCOMB_X18_Y21_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .lut_mask = 16'hFCFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y21_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]));

// Location: LCCOMB_X18_Y21_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y21_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]));

// Location: LCCOMB_X18_Y21_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .lut_mask = 16'hFFFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y21_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]));

// Location: LCFF_X17_Y21_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]));

// Location: LCFF_X17_Y21_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]));

// Location: LCCOMB_X17_Y21_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y21_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]));

// Location: LCFF_X17_Y21_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]));

// Location: LCCOMB_X17_Y21_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y21_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]));

// Location: LCCOMB_X17_Y21_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y21_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]));

// Location: LCCOMB_X17_Y21_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y21_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]));

// Location: LCCOMB_X17_Y21_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y21_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]));

// Location: LCCOMB_X17_Y21_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .lut_mask = 16'h0100;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y21_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]));

// Location: LCCOMB_X17_Y21_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .lut_mask = 16'h0400;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hF0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y21_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ));

// Location: LCCOMB_X16_Y17_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12 .lut_mask = 16'hF888;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y17_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]));

// Location: LCCOMB_X15_Y17_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9 .lut_mask = 16'h5AAF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y17_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]));

// Location: LCCOMB_X16_Y17_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .lut_mask = 16'h0005;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .lut_mask = 16'hAA00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11 .lut_mask = 16'hFF04;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y17_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]));

// Location: LCCOMB_X15_Y17_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 .lut_mask = 16'hC303;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y17_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]));

// Location: LCCOMB_X15_Y17_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .lut_mask = 16'h60B2;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .lut_mask = 16'h000F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 .lut_mask = 16'hD850;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .lut_mask = 16'hFEFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y21_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]));

// Location: LCCOMB_X20_Y20_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .lut_mask = 16'h8880;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y20_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ));

// Location: LCCOMB_X20_Y20_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4 .lut_mask = 16'h88F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y20_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]));

// Location: LCCOMB_X20_Y20_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y20_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ));

// Location: CLKCTRL_G9
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]~32 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]~32_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]~32 .lut_mask = 16'h00A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y19_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]));

// Location: LCCOMB_X18_Y19_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y19_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]));

// Location: LCCOMB_X18_Y19_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0 .lut_mask = 16'h0001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .lut_mask = 16'hA000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y17_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]));

// Location: LCCOMB_X17_Y17_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y17_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]));

// Location: LCCOMB_X17_Y17_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y17_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]));

// Location: LCCOMB_X17_Y17_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y17_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]));

// Location: LCCOMB_X17_Y17_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5 (
	.dataa(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5_combout ),
	.cout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~6 ));
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5 .lut_mask = 16'h55AA;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8 (
	.dataa(vcc),
	.datab(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~6 ),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8_combout ),
	.cout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~9 ));
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8 .lut_mask = 16'h3C3F;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~34 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~34_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~34 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1 .lut_mask = 16'h44CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y19_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]));

// Location: LCCOMB_X19_Y19_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~5 .lut_mask = 16'h0040;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][0]~35 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][0]~35 .lut_mask = 16'hC8C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~34_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][0]~regout ));

// Location: LCCOMB_X19_Y20_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 .lut_mask = 16'h30A4;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 .lut_mask = 16'h8080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 .lut_mask = 16'h3CF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y20_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]));

// Location: LCCOMB_X19_Y16_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~34 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][0]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~34_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~34 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]~2 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]~2 .lut_mask = 16'h00F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 .lut_mask = 16'h9000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 .lut_mask = 16'h0040;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]~35 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~5_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]~35 .lut_mask = 16'hF020;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~34_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]~regout ));

// Location: CLKCTRL_G14
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~38 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~38_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~38 .lut_mask = 16'hF3C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~38_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][3]~regout ));

// Location: LCCOMB_X19_Y16_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~38 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][3]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~38_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~38 .lut_mask = 16'hF3C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~38_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]~regout ));

// Location: LCCOMB_X22_Y16_N26
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0_regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .lut_mask = 16'h0080;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .lut_mask = 16'hCCC8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y21_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]));

// Location: LCCOMB_X19_Y21_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .lut_mask = 16'h1313;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~4 .lut_mask = 16'h0008;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~5_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~7 .lut_mask = 16'hC840;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y21_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]));

// Location: LCCOMB_X18_Y21_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .lut_mask = 16'hFF20;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .lut_mask = 16'hFCEC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~7_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0_regout ));

// Location: LCCOMB_X22_Y16_N30
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][2]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0_regout ),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .lut_mask = 16'h2000;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~36 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][1]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~36_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~36 .lut_mask = 16'hB8B8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~36_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][1]~regout ));

// Location: LCCOMB_X20_Y16_N10
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0_regout ),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 16'h0F00;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][2]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][1]~regout ),
	.datac(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h1FFF;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 16'h703C;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y16_N7
cycloneii_lcell_ff \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]));

// Location: LCCOMB_X22_Y16_N2
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h43C3;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y16_N3
cycloneii_lcell_ff \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]));

// Location: LCCOMB_X22_Y16_N4
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 (
	.dataa(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][1]~regout ),
	.datad(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .lut_mask = 16'h0080;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~7 (
	.dataa(vcc),
	.datab(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.datac(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.datad(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~7 .lut_mask = 16'hFFFC;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y16_N15
cycloneii_lcell_ff \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8_combout ),
	.sdata(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]));

// Location: LCCOMB_X22_Y16_N16
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 (
	.dataa(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~9 ),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10_combout ),
	.cout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11 ));
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 .lut_mask = 16'hA50A;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12 (
	.dataa(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11 ),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12_combout ),
	.cout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13 ));
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12 .lut_mask = 16'h5A5F;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14 (
	.dataa(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13 ),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14 .lut_mask = 16'hA5A5;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y16_N21
cycloneii_lcell_ff \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14_combout ),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]));

// Location: LCFF_X22_Y16_N19
cycloneii_lcell_ff \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12_combout ),
	.sdata(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]));

// Location: LCFF_X22_Y16_N17
cycloneii_lcell_ff \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10_combout ),
	.sdata(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]));

// Location: LCCOMB_X23_Y16_N4
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N0
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~75 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~23_combout ),
	.datab(\~GND~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~20_combout ),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~75_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~75 .lut_mask = 16'hE5E0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~76 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~23_combout ),
	.datab(\~GND~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~75_combout ),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~76_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~76 .lut_mask = 16'hF858;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~18 .lut_mask = 16'h5550;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~18_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~19 .lut_mask = 16'hFAF8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~26 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~83_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~20_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~19_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~26 .lut_mask = 16'hB0F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~82 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~81_combout ),
	.datab(\~GND~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~76_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~26_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~82_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~82 .lut_mask = 16'hD8AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~31 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~30_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~31 .lut_mask = 16'hA080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~82_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]));

// Location: LCCOMB_X19_Y18_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~22 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~22 .lut_mask = 16'hF0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~3 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~23 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~20_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~22_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~18_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~23 .lut_mask = 16'hFFA8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0_regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h0080;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y16_N15
cycloneii_lcell_ff \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]));

// Location: LCCOMB_X24_Y16_N10
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5 (
	.dataa(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5_combout ),
	.cout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~6 ));
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5 .lut_mask = 16'h55AA;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8 (
	.dataa(vcc),
	.datab(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~6 ),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8_combout ),
	.cout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~9 ));
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8 .lut_mask = 16'h3C3F;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~18 .lut_mask = 16'hAFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]~2 .lut_mask = 16'h8880;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~3 .lut_mask = 16'h0008;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]~2_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~19 .lut_mask = 16'hC888;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~18_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~regout ));

// Location: LCCOMB_X21_Y16_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~18 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~18 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~3_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~19 .lut_mask = 16'hF200;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~18_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~regout ));

// Location: CLKCTRL_G12
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5 .lut_mask = 16'h8C80;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0_regout ));

// Location: LCCOMB_X24_Y16_N4
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .lut_mask = 16'h2000;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~21 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~21 .lut_mask = 16'hACAC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~21_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]~regout ));

// Location: LCCOMB_X24_Y16_N22
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0_regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .lut_mask = 16'h2000;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~20 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~20 .lut_mask = 16'hACAC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~20_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]~regout ));

// Location: LCCOMB_X21_Y16_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~20 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~20 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~20_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]~regout ));

// Location: LCCOMB_X24_Y16_N26
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h57FF;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 (
	.dataa(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .lut_mask = 16'h52F0;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~22 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~22 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~22_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]~regout ));

// Location: LCCOMB_X21_Y16_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~22 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~22 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~22_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]~regout ));

// Location: LCFF_X25_Y16_N11
cycloneii_lcell_ff \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]));

// Location: LCCOMB_X25_Y16_N28
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h43C3;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y16_N29
cycloneii_lcell_ff \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]));

// Location: LCCOMB_X25_Y16_N24
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 16'h43F0;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y16_N25
cycloneii_lcell_ff \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]));

// Location: LCCOMB_X25_Y16_N30
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 (
	.dataa(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]~regout ),
	.datac(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .lut_mask = 16'h0800;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~7 (
	.dataa(vcc),
	.datab(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.datac(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.datad(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~7 .lut_mask = 16'hFFFC;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y16_N13
cycloneii_lcell_ff \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8_combout ),
	.sdata(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]));

// Location: LCCOMB_X24_Y16_N14
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 (
	.dataa(vcc),
	.datab(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~9 ),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10_combout ),
	.cout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11 ));
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 .lut_mask = 16'hC30C;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y16_N15
cycloneii_lcell_ff \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10_combout ),
	.sdata(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]));

// Location: LCCOMB_X24_Y16_N16
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12 (
	.dataa(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11 ),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12_combout ),
	.cout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13 ));
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12 .lut_mask = 16'h5A5F;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14 (
	.dataa(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13 ),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14 .lut_mask = 16'hA5A5;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y16_N19
cycloneii_lcell_ff \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14_combout ),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]));

// Location: LCFF_X24_Y16_N17
cycloneii_lcell_ff \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12_combout ),
	.sdata(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]));

// Location: LCCOMB_X21_Y16_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~23 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~23 .lut_mask = 16'hFA50;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~23_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]~regout ));

// Location: LCCOMB_X21_Y16_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~23 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~23 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~23_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]~regout ));

// Location: LCCOMB_X21_Y16_N20
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]~regout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~regout ),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFCC;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]~regout ),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h2000;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y16_N27
cycloneii_lcell_ff \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.aclr(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]));

// Location: LCCOMB_X23_Y16_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~60 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~59_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~23_combout ),
	.datac(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datad(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~60_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~60 .lut_mask = 16'hE6A2;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~4 .lut_mask = 16'hD8D8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~5 .lut_mask = 16'h0F0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~6 .lut_mask = 16'hF0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~4_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~5_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~6_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~7 .lut_mask = 16'hFFA8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~67 (
	.dataa(\~GND~combout ),
	.datab(\~GND~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~4_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~67_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~67 .lut_mask = 16'hF0AC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~10 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~9 .lut_mask = 16'hFA50;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~10_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~9_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12 .lut_mask = 16'h030F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~69 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~68_combout ),
	.datab(\~GND~combout ),
	.datac(\~GND~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~69_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~69 .lut_mask = 16'hAAD8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~70 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~7_combout ),
	.datab(\~GND~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~67_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~69_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~70_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~70 .lut_mask = 16'hF858;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~74 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~73_combout ),
	.datab(\~GND~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~70_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~21_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~74_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~74 .lut_mask = 16'hD8AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~74_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]));

// Location: LCCOMB_X23_Y13_N12
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8 (
	.dataa(vcc),
	.datab(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~6 ),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8_combout ),
	.cout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~9 ));
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8 .lut_mask = 16'h3C3F;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~42 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~42_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~42 .lut_mask = 16'hAFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~6 .lut_mask = 16'h0200;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][0]~43 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]~2_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][0]~43_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][0]~43 .lut_mask = 16'hC888;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][0]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~42_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][0]~regout ));

// Location: LCCOMB_X22_Y17_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~42 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][0]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~42_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~42 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]~43 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~6_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]~43_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]~43 .lut_mask = 16'hF200;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~42_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]~regout ));

// Location: CLKCTRL_G13
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~5 .lut_mask = 16'h0008;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~6_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~8 .lut_mask = 16'hC840;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[6]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~8_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[6]~reg0_regout ));

// Location: LCCOMB_X22_Y17_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~46 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][3]~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~46_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~46 .lut_mask = 16'hAFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~46_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][3]~regout ));

// Location: LCCOMB_X23_Y13_N24
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[6]~reg0_regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][3]~regout ),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .lut_mask = 16'h0800;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~45 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][2]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~45_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~45 .lut_mask = 16'hACAC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~45_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][2]~regout ));

// Location: LCCOMB_X23_Y13_N20
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][2]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[6]~reg0_regout ),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .lut_mask = 16'h2000;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[6]~reg0_regout ),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 16'h0F00;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~44 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][1]~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~44_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~44 .lut_mask = 16'hAFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~44_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][1]~regout ));

// Location: LCCOMB_X22_Y17_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~44 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][1]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~44_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~44 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~44_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][1]~regout ));

// Location: LCCOMB_X23_Y13_N26
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][2]~regout ),
	.datab(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][1]~regout ),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h3F7F;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 16'h52D2;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y13_N13
cycloneii_lcell_ff \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][3]~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]));

// Location: LCCOMB_X25_Y13_N22
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 (
	.dataa(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .lut_mask = 16'h52F0;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y13_N23
cycloneii_lcell_ff \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][3]~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]));

// Location: LCCOMB_X25_Y13_N30
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 (
	.dataa(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][1]~regout ),
	.datad(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .lut_mask = 16'h0080;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~7 (
	.dataa(vcc),
	.datab(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.datac(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.datad(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~7 .lut_mask = 16'hFFFC;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y13_N13
cycloneii_lcell_ff \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8_combout ),
	.sdata(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]));

// Location: LCCOMB_X23_Y13_N14
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 (
	.dataa(vcc),
	.datab(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~9 ),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10_combout ),
	.cout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11 ));
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 .lut_mask = 16'hC30C;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y13_N15
cycloneii_lcell_ff \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10_combout ),
	.sdata(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]));

// Location: LCCOMB_X23_Y13_N16
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12 (
	.dataa(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11 ),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12_combout ),
	.cout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13 ));
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12 .lut_mask = 16'h5A5F;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14 (
	.dataa(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13 ),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14 .lut_mask = 16'hA5A5;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y13_N19
cycloneii_lcell_ff \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14_combout ),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]));

// Location: LCFF_X23_Y13_N17
cycloneii_lcell_ff \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12_combout ),
	.sdata(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]));

// Location: LCCOMB_X23_Y17_N28
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~47 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][4]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~47_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~47 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~47_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][4]~regout ));

// Location: LCCOMB_X22_Y17_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~47 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][4]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~47_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~47 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~47_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][4]~regout ));

// Location: LCCOMB_X23_Y17_N20
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][4]~regout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]~regout ),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFCC;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[6]~reg0_regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][3]~regout ),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h0800;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N29
cycloneii_lcell_ff \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]));

// Location: LCCOMB_X24_Y21_N8
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 (
	.dataa(vcc),
	.datab(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout ),
	.cout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 ));
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 .lut_mask = 16'h33CC;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~50 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~50_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~50 .lut_mask = 16'hACAC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~7 .lut_mask = 16'h2000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][0]~51 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~7_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]~2_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][0]~51_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][0]~51 .lut_mask = 16'hEA00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][0]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y21_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~50_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][0]~regout ));

// Location: LCCOMB_X20_Y21_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~50 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][0]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~50_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~50 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]~51 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~7_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]~51_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]~51 .lut_mask = 16'hF400;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y21_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~50_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]~regout ));

// Location: CLKCTRL_G11
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~6 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~6 .lut_mask = 16'h4000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~7_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~6_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~9 .lut_mask = 16'hA088;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y19_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[7]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~9_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[7]~reg0_regout ));

// Location: LCCOMB_X23_Y21_N14
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][3]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[7]~reg0_regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .lut_mask = 16'h0080;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~52 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][1]~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~52_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~52 .lut_mask = 16'hAFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y21_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~52_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][1]~regout ));

// Location: LCCOMB_X20_Y21_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~52 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][1]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~52_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~52 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y21_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~52_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][1]~regout ));

// Location: LCCOMB_X23_Y21_N16
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[7]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 16'h00F0;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N26
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][2]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][1]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h1FFF;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N30
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 (
	.dataa(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .lut_mask = 16'h52F0;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~54 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][3]~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~54_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~54 .lut_mask = 16'hAFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y21_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~54_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][3]~regout ));

// Location: LCCOMB_X20_Y21_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~54 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][3]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~54_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~54 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y21_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~54_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][3]~regout ));

// Location: LCFF_X25_Y21_N31
cycloneii_lcell_ff \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][3]~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]));

// Location: LCCOMB_X25_Y21_N28
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 16'h52D2;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N29
cycloneii_lcell_ff \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][3]~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]));

// Location: LCCOMB_X25_Y21_N26
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 (
	.dataa(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][1]~regout ),
	.datad(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .lut_mask = 16'h2000;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N0
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10 (
	.dataa(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.datab(vcc),
	.datac(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.datad(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10 .lut_mask = 16'hFFFA;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N9
cycloneii_lcell_ff \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout ),
	.sdata(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]));

// Location: LCCOMB_X24_Y21_N10
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 (
	.dataa(vcc),
	.datab(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 ),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout ),
	.cout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 ));
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 .lut_mask = 16'h3C3F;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y21_N11
cycloneii_lcell_ff \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout ),
	.sdata(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]));

// Location: LCCOMB_X24_Y21_N12
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 (
	.dataa(vcc),
	.datab(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 ),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout ),
	.cout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 ));
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 .lut_mask = 16'hC30C;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y21_N13
cycloneii_lcell_ff \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout ),
	.sdata(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]));

// Location: LCCOMB_X24_Y21_N14
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 (
	.dataa(vcc),
	.datab(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 ),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout ),
	.cout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 ));
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 .lut_mask = 16'h3C3F;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N16
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 (
	.dataa(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 ),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout ),
	.cout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 ));
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 .lut_mask = 16'hA50A;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N18
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 (
	.dataa(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 ),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout ),
	.cout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 ));
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 .lut_mask = 16'h5A5F;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N20
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 (
	.dataa(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 ),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout ),
	.cout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 ));
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 .lut_mask = 16'hA50A;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N22
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23 (
	.dataa(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 ),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23 .lut_mask = 16'h5A5A;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y21_N23
cycloneii_lcell_ff \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23_combout ),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]));

// Location: LCFF_X24_Y21_N21
cycloneii_lcell_ff \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout ),
	.sdata(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]));

// Location: LCFF_X24_Y21_N19
cycloneii_lcell_ff \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout ),
	.sdata(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]));

// Location: LCFF_X24_Y21_N17
cycloneii_lcell_ff \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout ),
	.sdata(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]));

// Location: LCFF_X24_Y21_N15
cycloneii_lcell_ff \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout ),
	.sdata(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]));

// Location: LCCOMB_X24_Y21_N26
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hF0F0;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~55 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][4]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~55_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~55 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y21_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~55_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][4]~regout ));

// Location: LCCOMB_X20_Y21_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~55 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][4]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~55_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~55 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y21_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~55_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][4]~regout ));

// Location: LCCOMB_X22_Y21_N18
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][4]~regout ),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFF0;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N6
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[7]~reg0_regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][3]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h0080;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N27
cycloneii_lcell_ff \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]));

// Location: LCCOMB_X23_Y17_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~61 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~7_combout ),
	.datab(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~4_combout ),
	.datad(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~61_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~61 .lut_mask = 16'hAEA4;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N12
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5 (
	.dataa(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5_combout ),
	.cout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~6 ));
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5 .lut_mask = 16'h55AA;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N14
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8 (
	.dataa(vcc),
	.datab(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~6 ),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8_combout ),
	.cout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~9 ));
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8 .lut_mask = 16'h3C3F;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N16
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 (
	.dataa(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~9 ),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10_combout ),
	.cout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11 ));
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 .lut_mask = 16'hA50A;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~58 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~58_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~58 .lut_mask = 16'hCACA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~8 .lut_mask = 16'h0010;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][0]~59 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]~2_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][0]~59_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][0]~59 .lut_mask = 16'hC888;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][0]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~58_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][0]~regout ));

// Location: LCCOMB_X21_Y21_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~58 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][0]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~58_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~58 .lut_mask = 16'hCACA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]~59 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~8_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]~59_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]~59 .lut_mask = 16'hF400;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~58_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]~regout ));

// Location: CLKCTRL_G8
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~62 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][3]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~62_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~62 .lut_mask = 16'hACAC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~62_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][3]~regout ));

// Location: LCCOMB_X20_Y19_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~7 .lut_mask = 16'h0010;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~7_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~10 .lut_mask = 16'hC480;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[8]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~10_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[8]~reg0_regout ));

// Location: LCCOMB_X23_Y22_N30
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][3]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[8]~reg0_regout ),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .lut_mask = 16'h0800;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~60 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][1]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~60_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~60 .lut_mask = 16'hB8B8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~60_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][1]~regout ));

// Location: LCCOMB_X21_Y21_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~61 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][2]~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~61_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~61 .lut_mask = 16'hAFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~61_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][2]~regout ));

// Location: LCCOMB_X24_Y22_N28
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[8]~reg0_regout ),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 16'h0F00;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N26
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][2]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][1]~regout ),
	.datad(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h57FF;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N12
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 16'h52D2;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N13
cycloneii_lcell_ff \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][3]~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]));

// Location: LCCOMB_X25_Y22_N10
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 (
	.dataa(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .lut_mask = 16'h52F0;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N11
cycloneii_lcell_ff \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][3]~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]));

// Location: LCCOMB_X25_Y22_N20
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h43C3;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N21
cycloneii_lcell_ff \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][3]~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]));

// Location: LCCOMB_X25_Y22_N26
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 (
	.dataa(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][1]~regout ),
	.datac(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .lut_mask = 16'h4000;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N12
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[8]~reg0_regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][2]~regout ),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .lut_mask = 16'h0800;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N14
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~7 (
	.dataa(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.datab(vcc),
	.datac(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.datad(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~7 .lut_mask = 16'hFFFA;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y22_N17
cycloneii_lcell_ff \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10_combout ),
	.sdata(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]));

// Location: LCFF_X23_Y22_N15
cycloneii_lcell_ff \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8_combout ),
	.sdata(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]));

// Location: LCCOMB_X23_Y22_N18
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12 (
	.dataa(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11 ),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12_combout ),
	.cout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13 ));
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12 .lut_mask = 16'h5A5F;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N20
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14 (
	.dataa(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13 ),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14 .lut_mask = 16'hA5A5;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y22_N21
cycloneii_lcell_ff \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14_combout ),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]));

// Location: LCFF_X23_Y22_N19
cycloneii_lcell_ff \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12_combout ),
	.sdata(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]));

// Location: LCCOMB_X23_Y22_N22
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hF0F0;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~63 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][4]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~63_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~63 .lut_mask = 16'hACAC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~63_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][4]~regout ));

// Location: LCCOMB_X21_Y21_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~63 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][4]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~63_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~63 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~63_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][4]~regout ));

// Location: LCCOMB_X22_Y21_N0
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][4]~regout ),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFAA;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N24
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[8]~reg0_regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][3]~regout ),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h0800;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y22_N23
cycloneii_lcell_ff \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]));

// Location: LCCOMB_X23_Y18_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~64 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~63_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~4_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~61_combout ),
	.datad(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~64_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~64 .lut_mask = 16'hBCB0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~65 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~26_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~21_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~64_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~65_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~65 .lut_mask = 16'hDC98;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~66 (
	.dataa(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~60_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~65_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~26_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~66_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~66 .lut_mask = 16'hACF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~66_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]));

// Location: LCCOMB_X19_Y16_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~39 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~39_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~39 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~39_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][4]~regout ));

// Location: LCCOMB_X19_Y16_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~39 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][4]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~39_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~39 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~39_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4]~regout ));

// Location: LCCOMB_X20_Y16_N24
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4]~regout ),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFF0;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y16_N5
cycloneii_lcell_ff \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]));

// Location: LCCOMB_X27_Y14_N14
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 (
	.dataa(vcc),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout ),
	.cout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 ));
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 .lut_mask = 16'h33CC;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N16
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 (
	.dataa(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 ),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout ),
	.cout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 ));
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 .lut_mask = 16'h5A5F;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~26 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~26 .lut_mask = 16'hFA50;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~4 .lut_mask = 16'h0010;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][0]~27 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][0]~27 .lut_mask = 16'hC8C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~26_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][0]~regout ));

// Location: LCCOMB_X21_Y18_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~26 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][0]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~26 .lut_mask = 16'hCACA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~27 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~4_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~27 .lut_mask = 16'hF020;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~26_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~regout ));

// Location: CLKCTRL_G3
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~3 .lut_mask = 16'h0004;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~3_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~6 .lut_mask = 16'hC480;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[4]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~6_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[4]~reg0_regout ));

// Location: LCCOMB_X21_Y18_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~30 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]~regout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~30 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~30_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][3]~regout ));

// Location: LCCOMB_X21_Y18_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~30 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][3]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~30 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~30_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]~regout ));

// Location: LCCOMB_X23_Y21_N20
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[4]~reg0_regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]~regout ),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .lut_mask = 16'h0800;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~29 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][2]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~29 .lut_mask = 16'hD8D8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~29_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][2]~regout ));

// Location: LCCOMB_X21_Y18_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~29 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][2]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~29 .lut_mask = 16'hCACA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~29_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][2]~regout ));

// Location: LCCOMB_X23_Y21_N18
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[4]~reg0_regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][2]~regout ),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .lut_mask = 16'h4000;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N20
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[4]~reg0_regout ),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 16'h0F00;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N16
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][1]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][2]~regout ),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h3F7F;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 16'h52D2;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N29
cycloneii_lcell_ff \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]));

// Location: LCCOMB_X25_Y14_N22
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 (
	.dataa(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .lut_mask = 16'h52F0;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N23
cycloneii_lcell_ff \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]));

// Location: LCCOMB_X21_Y18_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~28 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][1]~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~28 .lut_mask = 16'hAFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~28_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][1]~regout ));

// Location: LCCOMB_X25_Y14_N6
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 (
	.dataa(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][1]~regout ),
	.datad(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .lut_mask = 16'h0080;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N0
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10 (
	.dataa(vcc),
	.datab(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.datac(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.datad(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10 .lut_mask = 16'hFFFC;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y14_N17
cycloneii_lcell_ff \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout ),
	.sdata(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]));

// Location: LCFF_X27_Y14_N15
cycloneii_lcell_ff \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout ),
	.sdata(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]));

// Location: LCCOMB_X27_Y14_N18
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 (
	.dataa(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 ),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout ),
	.cout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 ));
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 .lut_mask = 16'hA50A;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N20
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 (
	.dataa(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 ),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout ),
	.cout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 ));
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 .lut_mask = 16'h5A5F;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N22
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 (
	.dataa(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 ),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout ),
	.cout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 ));
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 .lut_mask = 16'hA50A;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N24
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 (
	.dataa(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 ),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout ),
	.cout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 ));
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 .lut_mask = 16'h5A5F;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N26
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 (
	.dataa(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 ),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout ),
	.cout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 ));
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 .lut_mask = 16'hA50A;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N28
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23 (
	.dataa(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 ),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23 .lut_mask = 16'h5A5A;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y14_N29
cycloneii_lcell_ff \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23_combout ),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]));

// Location: LCFF_X27_Y14_N27
cycloneii_lcell_ff \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout ),
	.sdata(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]));

// Location: LCFF_X27_Y14_N25
cycloneii_lcell_ff \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout ),
	.sdata(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]));

// Location: LCFF_X27_Y14_N23
cycloneii_lcell_ff \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout ),
	.sdata(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]));

// Location: LCFF_X27_Y14_N21
cycloneii_lcell_ff \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout ),
	.sdata(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]));

// Location: LCFF_X27_Y14_N19
cycloneii_lcell_ff \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout ),
	.sdata(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]));

// Location: LCCOMB_X27_Y14_N8
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hF0F0;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~31 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~31_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~31 .lut_mask = 16'hD8D8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~31_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][4]~regout ));

// Location: LCCOMB_X21_Y18_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~31 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][4]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~31_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~31 .lut_mask = 16'hCACA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~31_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4]~regout ));

// Location: LCCOMB_X20_Y18_N20
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~regout ),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFF0;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N10
cycloneii_lcell_comb \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[4]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]~regout ),
	.cin(gnd),
	.combout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h2000;
defparam \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y14_N9
cycloneii_lcell_ff \core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]));

// Location: LCCOMB_X23_Y16_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~56 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~55_combout ),
	.datab(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~20_combout ),
	.datad(\core2|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~56_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~56 .lut_mask = 16'hDA8A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~57 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~56_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~21_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~26_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~57_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~57 .lut_mask = 16'hFC0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N2
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 (
	.dataa(vcc),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout ),
	.cout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 ));
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 .lut_mask = 16'h33CC;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 .lut_mask = 16'hAFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 .lut_mask = 16'hF200;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y20_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ));

// Location: CLKCTRL_G10
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~0 .lut_mask = 16'h0010;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .lut_mask = 16'hCA00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ));

// Location: LCCOMB_X21_Y20_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 .lut_mask = 16'hCACA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~1 .lut_mask = 16'h0004;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]~2_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~3 .lut_mask = 16'hC888;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y20_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~regout ));

// Location: LCCOMB_X21_Y20_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y20_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ));

// Location: LCCOMB_X24_Y20_N24
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .lut_mask = 16'h2000;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y20_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~regout ));

// Location: LCCOMB_X21_Y20_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y20_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ));

// Location: LCCOMB_X24_Y20_N30
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .lut_mask = 16'h2000;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 .lut_mask = 16'hCACA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y20_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~regout ));

// Location: LCCOMB_X21_Y20_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~4 .lut_mask = 16'hCACA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y20_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~4_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ));

// Location: LCCOMB_X24_Y20_N20
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 16'h3030;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N26
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datac(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h1FFF;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N12
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 16'h52D2;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N13
cycloneii_lcell_ff \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]));

// Location: LCCOMB_X25_Y20_N10
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 (
	.dataa(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .lut_mask = 16'h52F0;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N11
cycloneii_lcell_ff \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]));

// Location: LCCOMB_X25_Y20_N20
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h43C3;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N21
cycloneii_lcell_ff \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]));

// Location: LCCOMB_X25_Y20_N30
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 (
	.dataa(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datac(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .lut_mask = 16'h4000;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N0
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 (
	.dataa(vcc),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.datac(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.datad(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 .lut_mask = 16'hFFFC;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N3
cycloneii_lcell_ff \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout ),
	.sdata(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]));

// Location: LCCOMB_X24_Y20_N4
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 (
	.dataa(vcc),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 ),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout ),
	.cout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 ));
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 .lut_mask = 16'h3C3F;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y20_N5
cycloneii_lcell_ff \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout ),
	.sdata(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]));

// Location: LCCOMB_X24_Y20_N6
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 (
	.dataa(vcc),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 ),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout ),
	.cout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 ));
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 .lut_mask = 16'hC30C;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N8
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 (
	.dataa(vcc),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 ),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout ),
	.cout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 ));
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 .lut_mask = 16'h3C3F;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N10
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 (
	.dataa(vcc),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 ),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout ),
	.cout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 ));
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 .lut_mask = 16'hC30C;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N12
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 (
	.dataa(vcc),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 ),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout ),
	.cout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 ));
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 .lut_mask = 16'h3C3F;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N14
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 (
	.dataa(vcc),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 ),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout ),
	.cout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 ));
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 .lut_mask = 16'hC30C;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N16
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23 (
	.dataa(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 ),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23 .lut_mask = 16'h5A5A;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y20_N17
cycloneii_lcell_ff \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23_combout ),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]));

// Location: LCFF_X24_Y20_N15
cycloneii_lcell_ff \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout ),
	.sdata(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]));

// Location: LCFF_X24_Y20_N13
cycloneii_lcell_ff \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout ),
	.sdata(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]));

// Location: LCFF_X24_Y20_N11
cycloneii_lcell_ff \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout ),
	.sdata(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]));

// Location: LCFF_X24_Y20_N9
cycloneii_lcell_ff \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout ),
	.sdata(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]));

// Location: LCFF_X24_Y20_N7
cycloneii_lcell_ff \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout ),
	.sdata(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]));

// Location: LCCOMB_X22_Y20_N28
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y20_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~regout ));

// Location: LCCOMB_X21_Y20_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y20_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ));

// Location: LCCOMB_X21_Y20_N30
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFCC;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N8
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h2000;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N29
cycloneii_lcell_ff \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]));

// Location: LCCOMB_X22_Y20_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~58 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~54_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~21_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~57_combout ),
	.datad(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~58_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~58 .lut_mask = 16'hF838;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~58_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]));

// Location: LCCOMB_X22_Y20_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~41 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~40_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~21_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~26_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~41_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~41 .lut_mask = 16'hFA0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N1
cycloneii_lcell_ff \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.aclr(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]));

// Location: LCCOMB_X23_Y22_N26
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hF0F0;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y22_N27
cycloneii_lcell_ff \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]));

// Location: LCCOMB_X23_Y17_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~35 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~7_combout ),
	.datab(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~4_combout ),
	.datad(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~35_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~35 .lut_mask = 16'hF4A4;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N2
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hF0F0;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N3
cycloneii_lcell_ff \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]));

// Location: LCCOMB_X23_Y17_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~38 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~37_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~35_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~7_combout ),
	.datad(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~38_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~38 .lut_mask = 16'hBC8C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~42 (
	.dataa(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~41_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~21_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~38_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~42_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~42 .lut_mask = 16'hBC8C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~42_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]));

// Location: LCCOMB_X22_Y20_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~49 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~48_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~21_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~26_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~49_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~49 .lut_mask = 16'hF0AC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y16_N11
cycloneii_lcell_ff \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5_combout ),
	.sdata(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]));

// Location: LCFF_X23_Y16_N9
cycloneii_lcell_ff \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.aclr(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]));

// Location: LCFF_X22_Y16_N13
cycloneii_lcell_ff \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5_combout ),
	.sdata(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]));

// Location: LCCOMB_X23_Y16_N12
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y16_N13
cycloneii_lcell_ff \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]));

// Location: LCCOMB_X23_Y16_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~44 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~43_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~23_combout ),
	.datac(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datad(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~44_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~44 .lut_mask = 16'hEA62;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~50 (
	.dataa(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~49_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~44_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~26_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~50_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~50 .lut_mask = 16'hB8CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~50_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]));

// Location: LCCOMB_X19_Y20_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .lut_mask = 16'h4400;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~5 .lut_mask = 16'h88F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y20_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]));

// Location: LCCOMB_X19_Y18_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16 .lut_mask = 16'h0E0E;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~17 .lut_mask = 16'hEEEC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~20 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~4_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~17_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~9_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~20 .lut_mask = 16'hFAC8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~21 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~83_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~20_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~19_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~21 .lut_mask = 16'hE0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N16
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.datab(vcc),
	.datac(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hFF50;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y21_N17
cycloneii_lcell_ff \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ));

// Location: LCCOMB_X22_Y21_N2
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]~regout ),
	.datac(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][4]~regout ),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hCCFC;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y21_N3
cycloneii_lcell_ff \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ));

// Location: LCCOMB_X23_Y17_N12
cycloneii_lcell_comb \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][4]~regout ),
	.datac(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]~regout ),
	.cin(gnd),
	.combout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hFF30;
defparam \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N13
cycloneii_lcell_ff \core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ));

// Location: LCCOMB_X23_Y20_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 (
	.dataa(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~4_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~7_combout ),
	.datad(\core2|d_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 .lut_mask = 16'hCBC8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~14_combout ),
	.datab(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~7_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~15 .lut_mask = 16'hAFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~28 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~27_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~21_combout ),
	.datac(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~15_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~28 .lut_mask = 16'hE6A2;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~28_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]));

// Location: LCCOMB_X17_Y21_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .lut_mask = 16'h4000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y21_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ));

// Location: LCCOMB_X18_Y17_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h2000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .lut_mask = 16'h0800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y17_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]));

// Location: LCCOMB_X16_Y17_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~9_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .lut_mask = 16'hEE44;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y17_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]));

// Location: LCCOMB_X15_Y17_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 .lut_mask = 16'h0FF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y17_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]));

// Location: LCCOMB_X16_Y17_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 .lut_mask = 16'h1235;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 .lut_mask = 16'hE310;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~9_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 .lut_mask = 16'hDFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .lut_mask = 16'hDD8C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y17_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]));

// Location: LCCOMB_X16_Y17_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~9_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .lut_mask = 16'hEE44;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y17_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]));

// Location: LCCOMB_X15_Y17_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .lut_mask = 16'hAA0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .lut_mask = 16'hAE68;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 .lut_mask = 16'h88F8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~9_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .lut_mask = 16'h55FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .lut_mask = 16'hAA88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y17_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]));

// Location: LCFF_X16_Y17_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]));

// Location: LCFF_X16_Y17_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]));

// Location: LCFF_X16_Y17_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]));

// Location: LCCOMB_X18_Y17_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .lut_mask = 16'hF0AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~14 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13 .lut_mask = 16'h55AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~14 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~18 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 .lut_mask = 16'h3C3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~18 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~19_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~20 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~19 .lut_mask = 16'hA50A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~21 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~20 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~21_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~22 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~21 .lut_mask = 16'h3C3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~30 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~30 .lut_mask = 16'hDCCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y16_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~29_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]));

// Location: LCCOMB_X17_Y16_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~22 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~24 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23 .lut_mask = 16'hA50A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X17_Y16_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~29_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]));

// Location: LCFF_X17_Y16_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~29_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]));

// Location: LCCOMB_X18_Y16_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~15 .lut_mask = 16'hFFFB;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y16_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~29_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [5]));

// Location: LCCOMB_X17_Y16_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [6]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~16 .lut_mask = 16'hF5FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~29 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~15_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~16_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~29 .lut_mask = 16'hAB03;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y16_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~29_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]));

// Location: LCFF_X17_Y16_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~29_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]));

// Location: LCCOMB_X17_Y16_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .lut_mask = 16'h2C00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 .lut_mask = 16'hCCCE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18 .lut_mask = 16'h2320;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~23 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~23 .lut_mask = 16'hFCEC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]));

// Location: LCCOMB_X17_Y16_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .lut_mask = 16'hFCCF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .lut_mask = 16'hFF04;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .lut_mask = 16'h00D8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]));

// Location: LCCOMB_X18_Y16_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .lut_mask = 16'hC0CA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~22 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~22 .lut_mask = 16'h50F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]));

// Location: LCCOMB_X17_Y18_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .lut_mask = 16'hFA50;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y18_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ));

// Location: LCCOMB_X18_Y17_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .lut_mask = 16'hF0E4;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .lut_mask = 16'hFD08;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~90 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][0]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~90_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~90 .lut_mask = 16'hF3C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~12 .lut_mask = 16'h0040;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][0]~91 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~12_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][0]~91_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][0]~91 .lut_mask = 16'hEA00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][0]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~90_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][0]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][0]~regout ));

// Location: LCCOMB_X22_Y19_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~90 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][0]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~90_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~90 .lut_mask = 16'hEE22;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][0]~91 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~12_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][0]~91_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][0]~91 .lut_mask = 16'hDC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][0]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~90_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][0]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][0]~regout ));

// Location: LCCOMB_X21_Y15_N6
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h55AA;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 (
	.dataa(vcc),
	.datab(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ),
	.cout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ));
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 .lut_mask = 16'h3C3F;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hA0A0;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~11 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~11 .lut_mask = 16'h0008;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~11_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~12_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~14 .lut_mask = 16'h88A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y19_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[12]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~14_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[12]~reg0_regout ));

// Location: LCCOMB_X24_Y19_N28
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[12]~reg0_regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 16'h5050;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10 .lut_mask = 16'hF4F0;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y15_N7
cycloneii_lcell_ff \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]));

// Location: LCCOMB_X21_Y15_N26
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9 (
	.dataa(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9 .lut_mask = 16'hFFF7;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 (
	.dataa(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.cout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ));
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .lut_mask = 16'h5A5F;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y15_N13
cycloneii_lcell_ff \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]));

// Location: LCCOMB_X22_Y15_N14
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 .lut_mask = 16'hA0B3;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y15_N9
cycloneii_lcell_ff \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]));

// Location: LCCOMB_X21_Y15_N14
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 (
	.dataa(vcc),
	.datab(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .lut_mask = 16'hC3C3;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y15_N15
cycloneii_lcell_ff \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]));

// Location: LCCOMB_X21_Y15_N22
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datab(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h8082;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datab(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datac(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h0E0C;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~3 .lut_mask = 16'hFEF0;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y15_N1
cycloneii_lcell_ff \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]));

// Location: LCCOMB_X21_Y15_N4
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h0A01;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datac(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datad(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h88D8;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h5F00;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y15_N19
cycloneii_lcell_ff \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]));

// Location: LCCOMB_X22_Y15_N10
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h4C00;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y15_N11
cycloneii_lcell_ff \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]));

// Location: LCCOMB_X24_Y19_N26
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[12]~reg0_regout ),
	.datac(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hFC30;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y19_N27
cycloneii_lcell_ff \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ));

// Location: LCCOMB_X22_Y19_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~92 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][1]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~92_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~92 .lut_mask = 16'hB8B8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~92_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][0]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][1]~regout ));

// Location: LCCOMB_X22_Y19_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~93 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][2]~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~93_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~93 .lut_mask = 16'hAFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~93_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][0]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][2]~regout ));

// Location: LCCOMB_X24_Y19_N16
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][1]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][2]~regout ),
	.datad(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h37FF;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N30
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 16'h705A;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~94 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][3]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~94_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~94 .lut_mask = 16'hE2E2;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~94_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][0]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][3]~regout ));

// Location: LCCOMB_X22_Y19_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~94 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][3]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~94_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~94 .lut_mask = 16'hCACA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~94_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][0]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][3]~regout ));

// Location: LCFF_X25_Y19_N31
cycloneii_lcell_ff \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][3]~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]));

// Location: LCCOMB_X25_Y19_N8
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 (
	.dataa(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .lut_mask = 16'h52F0;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N9
cycloneii_lcell_ff \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][3]~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]));

// Location: LCCOMB_X25_Y19_N28
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][1]~regout ),
	.datac(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'h8000;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N2
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[12]~reg0_regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][2]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h4000;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_50~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK_50~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_50));
// synopsys translate_off
defparam \CLOCK_50~I .input_async_reset = "none";
defparam \CLOCK_50~I .input_power_up = "low";
defparam \CLOCK_50~I .input_register_mode = "none";
defparam \CLOCK_50~I .input_sync_reset = "none";
defparam \CLOCK_50~I .oe_async_reset = "none";
defparam \CLOCK_50~I .oe_power_up = "low";
defparam \CLOCK_50~I .oe_register_mode = "none";
defparam \CLOCK_50~I .oe_sync_reset = "none";
defparam \CLOCK_50~I .operation_mode = "input";
defparam \CLOCK_50~I .output_async_reset = "none";
defparam \CLOCK_50~I .output_power_up = "low";
defparam \CLOCK_50~I .output_register_mode = "none";
defparam \CLOCK_50~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \CLOCK_50~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLOCK_50~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~clkctrl .clock_type = "global clock";
defparam \CLOCK_50~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneii_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~10 .lut_mask = 16'h0020;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~9_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~12 .lut_mask = 16'h8C80;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[10]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~12_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[10]~reg0_regout ));

// Location: LCCOMB_X21_Y17_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~77 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][2]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~77_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~77 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][0]~75 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~10_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][0]~75_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][0]~75 .lut_mask = 16'hF400;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][0]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~77_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][2]~regout ));

// Location: LCCOMB_X22_Y15_N26
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[10]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][2]~regout ),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h4000;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N28
cycloneii_lcell_comb \core4|Equal4~2 (
// Equation(s):
// \core4|Equal4~2_combout  = (\core4|state [1] & \core4|state [0])

	.dataa(vcc),
	.datab(\core4|state [1]),
	.datac(vcc),
	.datad(\core4|state [0]),
	.cin(gnd),
	.combout(\core4|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Equal4~2 .lut_mask = 16'hCC00;
defparam \core4|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N16
cycloneii_lcell_comb \core4|Equal27~0 (
// Equation(s):
// \core4|Equal27~0_combout  = (!\core4|state [2] & (\core4|Equal4~2_combout  & (\core4|state [4] & \core4|Equal12~0_combout )))

	.dataa(\core4|state [2]),
	.datab(\core4|Equal4~2_combout ),
	.datac(\core4|state [4]),
	.datad(\core4|Equal12~0_combout ),
	.cin(gnd),
	.combout(\core4|Equal27~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Equal27~0 .lut_mask = 16'h4000;
defparam \core4|Equal27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N14
cycloneii_lcell_comb \core4|Equal3~4 (
// Equation(s):
// \core4|Equal3~4_combout  = (!\core4|state [3] & (!\core4|state [2] & !\core4|state [5]))

	.dataa(\core4|state [3]),
	.datab(\core4|state [2]),
	.datac(\core4|state [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|Equal3~4_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Equal3~4 .lut_mask = 16'h0101;
defparam \core4|Equal3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N2
cycloneii_lcell_comb \core4|Equal19~0 (
// Equation(s):
// \core4|Equal19~0_combout  = (\core4|state [1] & (\core4|Equal3~4_combout  & (\core4|state [4] & \core4|state [0])))

	.dataa(\core4|state [1]),
	.datab(\core4|Equal3~4_combout ),
	.datac(\core4|state [4]),
	.datad(\core4|state [0]),
	.cin(gnd),
	.combout(\core4|Equal19~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Equal19~0 .lut_mask = 16'h8000;
defparam \core4|Equal19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cycloneii_lcell_comb \core4|Selector71~1 (
// Equation(s):
// \core4|Selector71~1_combout  = (!\core4|Equal27~0_combout  & !\core4|Equal19~0_combout )

	.dataa(vcc),
	.datab(\core4|Equal27~0_combout ),
	.datac(vcc),
	.datad(\core4|Equal19~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector71~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector71~1 .lut_mask = 16'h0033;
defparam \core4|Selector71~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N14
cycloneii_lcell_comb \core4|Equal21~1 (
// Equation(s):
// \core4|Equal21~1_combout  = (!\core4|state [1] & \core4|state [0])

	.dataa(vcc),
	.datab(\core4|state [1]),
	.datac(\core4|state [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|Equal21~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Equal21~1 .lut_mask = 16'h3030;
defparam \core4|Equal21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N30
cycloneii_lcell_comb \core4|Equal5~0 (
// Equation(s):
// \core4|Equal5~0_combout  = (\core4|state [2] & !\core4|state [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\core4|state [2]),
	.datad(\core4|state [5]),
	.cin(gnd),
	.combout(\core4|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Equal5~0 .lut_mask = 16'h00F0;
defparam \core4|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N0
cycloneii_lcell_comb \core4|Equal21~0 (
// Equation(s):
// \core4|Equal21~0_combout  = (\core4|state [4] & (\core4|Equal21~1_combout  & (!\core4|state [3] & \core4|Equal5~0_combout )))

	.dataa(\core4|state [4]),
	.datab(\core4|Equal21~1_combout ),
	.datac(\core4|state [3]),
	.datad(\core4|Equal5~0_combout ),
	.cin(gnd),
	.combout(\core4|Equal21~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Equal21~0 .lut_mask = 16'h0800;
defparam \core4|Equal21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N6
cycloneii_lcell_comb \core4|Equal28~0 (
// Equation(s):
// \core4|Equal28~0_combout  = (!\core4|state [1] & \core4|state [2])

	.dataa(vcc),
	.datab(\core4|state [1]),
	.datac(\core4|state [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|Equal28~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Equal28~0 .lut_mask = 16'h3030;
defparam \core4|Equal28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N20
cycloneii_lcell_comb \core4|Equal29~0 (
// Equation(s):
// \core4|Equal29~0_combout  = (\core4|state [4] & (\core4|state [0] & (\core4|Equal12~0_combout  & \core4|Equal28~0_combout )))

	.dataa(\core4|state [4]),
	.datab(\core4|state [0]),
	.datac(\core4|Equal12~0_combout ),
	.datad(\core4|Equal28~0_combout ),
	.cin(gnd),
	.combout(\core4|Equal29~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Equal29~0 .lut_mask = 16'h8000;
defparam \core4|Equal29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N14
cycloneii_lcell_comb \core4|Selector73~26 (
// Equation(s):
// \core4|Selector73~26_combout  = (\core4|Selector73~25_combout  & (\core4|Selector71~3_combout  & (!\core4|Equal21~0_combout  & !\core4|Equal29~0_combout )))

	.dataa(\core4|Selector73~25_combout ),
	.datab(\core4|Selector71~3_combout ),
	.datac(\core4|Equal21~0_combout ),
	.datad(\core4|Equal29~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector73~26_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector73~26 .lut_mask = 16'h0008;
defparam \core4|Selector73~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N28
cycloneii_lcell_comb \core4|Equal33~0 (
// Equation(s):
// \core4|Equal33~0_combout  = (!\core4|state [2] & !\core4|state [3])

	.dataa(vcc),
	.datab(\core4|state [2]),
	.datac(\core4|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|Equal33~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Equal33~0 .lut_mask = 16'h0303;
defparam \core4|Equal33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N8
cycloneii_lcell_comb \core4|Equal35~0 (
// Equation(s):
// \core4|Equal35~0_combout  = (!\core4|state [4] & (\core4|Equal33~0_combout  & (\core4|Equal4~2_combout  & \core4|state [5])))

	.dataa(\core4|state [4]),
	.datab(\core4|Equal33~0_combout ),
	.datac(\core4|Equal4~2_combout ),
	.datad(\core4|state [5]),
	.cin(gnd),
	.combout(\core4|Equal35~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Equal35~0 .lut_mask = 16'h4000;
defparam \core4|Equal35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cycloneii_lcell_comb \core4|WideOr3~2 (
// Equation(s):
// \core4|WideOr3~2_combout  = (\core4|state [0] & (((\core4|state [4]) # (!\core4|state [5])) # (!\core4|state [1]))) # (!\core4|state [0] & ((\core4|state [5]) # (\core4|state [1] $ (\core4|state [4]))))

	.dataa(\core4|state [1]),
	.datab(\core4|state [4]),
	.datac(\core4|state [0]),
	.datad(\core4|state [5]),
	.cin(gnd),
	.combout(\core4|WideOr3~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|WideOr3~2 .lut_mask = 16'hDFF6;
defparam \core4|WideOr3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneii_lcell_comb \core4|WideOr3~3 (
// Equation(s):
// \core4|WideOr3~3_combout  = (\core4|state [3]) # ((\core4|WideOr3~2_combout ) # (\core4|state [2]))

	.dataa(\core4|state [3]),
	.datab(\core4|WideOr3~2_combout ),
	.datac(\core4|state [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|WideOr3~3_combout ),
	.cout());
// synopsys translate_off
defparam \core4|WideOr3~3 .lut_mask = 16'hFEFE;
defparam \core4|WideOr3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneii_lcell_comb \core4|Selector21~0 (
// Equation(s):
// \core4|Selector21~0_combout  = (\core4|Add5~4_combout  & ((\core4|Equal35~0_combout ) # ((\core4|WideOr3~3_combout  & \core4|k [2])))) # (!\core4|Add5~4_combout  & (\core4|WideOr3~3_combout  & (\core4|k [2])))

	.dataa(\core4|Add5~4_combout ),
	.datab(\core4|WideOr3~3_combout ),
	.datac(\core4|k [2]),
	.datad(\core4|Equal35~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector21~0 .lut_mask = 16'hEAC0;
defparam \core4|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N7
cycloneii_lcell_ff \core4|k[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector21~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|k [2]));

// Location: LCCOMB_X28_Y18_N16
cycloneii_lcell_comb \core4|Selector22~0 (
// Equation(s):
// \core4|Selector22~0_combout  = (\core4|Add5~2_combout  & ((\core4|Equal35~0_combout ) # ((\core4|WideOr3~3_combout  & \core4|k [1])))) # (!\core4|Add5~2_combout  & (\core4|WideOr3~3_combout  & (\core4|k [1])))

	.dataa(\core4|Add5~2_combout ),
	.datab(\core4|WideOr3~3_combout ),
	.datac(\core4|k [1]),
	.datad(\core4|Equal35~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector22~0 .lut_mask = 16'hEAC0;
defparam \core4|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N17
cycloneii_lcell_ff \core4|k[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector22~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|k [1]));

// Location: LCCOMB_X29_Y18_N0
cycloneii_lcell_comb \core4|Add5~0 (
// Equation(s):
// \core4|Add5~0_combout  = (\core4|k [0] & (\core4|LessThan5~2_combout  $ (VCC))) # (!\core4|k [0] & (\core4|LessThan5~2_combout  & VCC))
// \core4|Add5~1  = CARRY((\core4|k [0] & \core4|LessThan5~2_combout ))

	.dataa(\core4|k [0]),
	.datab(\core4|LessThan5~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|Add5~0_combout ),
	.cout(\core4|Add5~1 ));
// synopsys translate_off
defparam \core4|Add5~0 .lut_mask = 16'h6688;
defparam \core4|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cycloneii_lcell_comb \core4|Add5~6 (
// Equation(s):
// \core4|Add5~6_combout  = (\core4|k [3] & (!\core4|Add5~5 )) # (!\core4|k [3] & ((\core4|Add5~5 ) # (GND)))
// \core4|Add5~7  = CARRY((!\core4|Add5~5 ) # (!\core4|k [3]))

	.dataa(vcc),
	.datab(\core4|k [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add5~5 ),
	.combout(\core4|Add5~6_combout ),
	.cout(\core4|Add5~7 ));
// synopsys translate_off
defparam \core4|Add5~6 .lut_mask = 16'h3C3F;
defparam \core4|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N30
cycloneii_lcell_comb \core4|Selector20~0 (
// Equation(s):
// \core4|Selector20~0_combout  = (\core4|WideOr3~3_combout  & ((\core4|k [3]) # ((\core4|Add5~6_combout  & \core4|Equal35~0_combout )))) # (!\core4|WideOr3~3_combout  & (\core4|Add5~6_combout  & ((\core4|Equal35~0_combout ))))

	.dataa(\core4|WideOr3~3_combout ),
	.datab(\core4|Add5~6_combout ),
	.datac(\core4|k [3]),
	.datad(\core4|Equal35~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector20~0 .lut_mask = 16'hECA0;
defparam \core4|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y18_N31
cycloneii_lcell_ff \core4|k[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector20~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|k [3]));

// Location: LCCOMB_X29_Y18_N8
cycloneii_lcell_comb \core4|Add5~8 (
// Equation(s):
// \core4|Add5~8_combout  = (\core4|k [4] & (\core4|Add5~7  $ (GND))) # (!\core4|k [4] & (!\core4|Add5~7  & VCC))
// \core4|Add5~9  = CARRY((\core4|k [4] & !\core4|Add5~7 ))

	.dataa(\core4|k [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add5~7 ),
	.combout(\core4|Add5~8_combout ),
	.cout(\core4|Add5~9 ));
// synopsys translate_off
defparam \core4|Add5~8 .lut_mask = 16'hA50A;
defparam \core4|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cycloneii_lcell_comb \core4|Add5~10 (
// Equation(s):
// \core4|Add5~10_combout  = (\core4|k [5] & (!\core4|Add5~9 )) # (!\core4|k [5] & ((\core4|Add5~9 ) # (GND)))
// \core4|Add5~11  = CARRY((!\core4|Add5~9 ) # (!\core4|k [5]))

	.dataa(vcc),
	.datab(\core4|k [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add5~9 ),
	.combout(\core4|Add5~10_combout ),
	.cout(\core4|Add5~11 ));
// synopsys translate_off
defparam \core4|Add5~10 .lut_mask = 16'h3C3F;
defparam \core4|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cycloneii_lcell_comb \core4|Selector18~0 (
// Equation(s):
// \core4|Selector18~0_combout  = (\core4|WideOr3~3_combout  & ((\core4|k [5]) # ((\core4|Add5~10_combout  & \core4|Equal35~0_combout )))) # (!\core4|WideOr3~3_combout  & (\core4|Add5~10_combout  & ((\core4|Equal35~0_combout ))))

	.dataa(\core4|WideOr3~3_combout ),
	.datab(\core4|Add5~10_combout ),
	.datac(\core4|k [5]),
	.datad(\core4|Equal35~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector18~0 .lut_mask = 16'hECA0;
defparam \core4|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y18_N29
cycloneii_lcell_ff \core4|k[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector18~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|k [5]));

// Location: LCCOMB_X29_Y18_N12
cycloneii_lcell_comb \core4|Add5~12 (
// Equation(s):
// \core4|Add5~12_combout  = (\core4|k [6] & (\core4|Add5~11  $ (GND))) # (!\core4|k [6] & (!\core4|Add5~11  & VCC))
// \core4|Add5~13  = CARRY((\core4|k [6] & !\core4|Add5~11 ))

	.dataa(vcc),
	.datab(\core4|k [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add5~11 ),
	.combout(\core4|Add5~12_combout ),
	.cout(\core4|Add5~13 ));
// synopsys translate_off
defparam \core4|Add5~12 .lut_mask = 16'hC30C;
defparam \core4|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cycloneii_lcell_comb \core4|Selector17~0 (
// Equation(s):
// \core4|Selector17~0_combout  = (\core4|WideOr3~3_combout  & ((\core4|k [6]) # ((\core4|Add5~12_combout  & \core4|Equal35~0_combout )))) # (!\core4|WideOr3~3_combout  & (\core4|Add5~12_combout  & ((\core4|Equal35~0_combout ))))

	.dataa(\core4|WideOr3~3_combout ),
	.datab(\core4|Add5~12_combout ),
	.datac(\core4|k [6]),
	.datad(\core4|Equal35~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector17~0 .lut_mask = 16'hECA0;
defparam \core4|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y18_N23
cycloneii_lcell_ff \core4|k[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector17~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|k [6]));

// Location: LCCOMB_X29_Y18_N14
cycloneii_lcell_comb \core4|Add5~14 (
// Equation(s):
// \core4|Add5~14_combout  = \core4|k [7] $ (\core4|Add5~13 )

	.dataa(\core4|k [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add5~13 ),
	.combout(\core4|Add5~14_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Add5~14 .lut_mask = 16'h5A5A;
defparam \core4|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneii_lcell_comb \core4|Selector16~0 (
// Equation(s):
// \core4|Selector16~0_combout  = (\core4|WideOr3~3_combout  & ((\core4|k [7]) # ((\core4|Add5~14_combout  & \core4|Equal35~0_combout )))) # (!\core4|WideOr3~3_combout  & (\core4|Add5~14_combout  & ((\core4|Equal35~0_combout ))))

	.dataa(\core4|WideOr3~3_combout ),
	.datab(\core4|Add5~14_combout ),
	.datac(\core4|k [7]),
	.datad(\core4|Equal35~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector16~0 .lut_mask = 16'hECA0;
defparam \core4|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y18_N17
cycloneii_lcell_ff \core4|k[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector16~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|k [7]));

// Location: LCCOMB_X29_Y18_N26
cycloneii_lcell_comb \core4|LessThan5~0 (
// Equation(s):
// \core4|LessThan5~0_combout  = (!\core4|k [6] & (!\core4|k [7] & !\core4|k [5]))

	.dataa(vcc),
	.datab(\core4|k [6]),
	.datac(\core4|k [7]),
	.datad(\core4|k [5]),
	.cin(gnd),
	.combout(\core4|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|LessThan5~0 .lut_mask = 16'h0003;
defparam \core4|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cycloneii_lcell_comb \core4|Selector23~0 (
// Equation(s):
// \core4|Selector23~0_combout  = (\core4|WideOr3~3_combout  & ((\core4|k [0]) # ((\core4|Add5~0_combout  & \core4|Equal35~0_combout )))) # (!\core4|WideOr3~3_combout  & (\core4|Add5~0_combout  & ((\core4|Equal35~0_combout ))))

	.dataa(\core4|WideOr3~3_combout ),
	.datab(\core4|Add5~0_combout ),
	.datac(\core4|k [0]),
	.datad(\core4|Equal35~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector23~0 .lut_mask = 16'hECA0;
defparam \core4|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y18_N25
cycloneii_lcell_ff \core4|k[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector23~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|k [0]));

// Location: LCCOMB_X28_Y18_N20
cycloneii_lcell_comb \core4|LessThan5~1 (
// Equation(s):
// \core4|LessThan5~1_combout  = (((!\core4|k [0]) # (!\core4|k [1])) # (!\core4|k [3])) # (!\core4|k [2])

	.dataa(\core4|k [2]),
	.datab(\core4|k [3]),
	.datac(\core4|k [1]),
	.datad(\core4|k [0]),
	.cin(gnd),
	.combout(\core4|LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|LessThan5~1 .lut_mask = 16'h7FFF;
defparam \core4|LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneii_lcell_comb \core4|LessThan5~2 (
// Equation(s):
// \core4|LessThan5~2_combout  = (\core4|LessThan5~0_combout  & ((\core4|LessThan5~1_combout ) # (!\core4|k [4])))

	.dataa(\core4|k [4]),
	.datab(\core4|LessThan5~0_combout ),
	.datac(\core4|LessThan5~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|LessThan5~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|LessThan5~2 .lut_mask = 16'hC4C4;
defparam \core4|LessThan5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N8
cycloneii_lcell_comb \core4|secret_key[0]~2 (
// Equation(s):
// \core4|secret_key[0]~2_combout  = !\core4|secret_key [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\core4|secret_key [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|secret_key[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|secret_key[0]~2 .lut_mask = 16'h0F0F;
defparam \core4|secret_key[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N2
cycloneii_lcell_comb \core4|secret_key[0]~1 (
// Equation(s):
// \core4|secret_key[0]~1_combout  = (\core4|state [5] & (\core4|Equal33~0_combout  & (\core4|Equal3~5_combout  & \core4|secret_key[0]~0_combout )))

	.dataa(\core4|state [5]),
	.datab(\core4|Equal33~0_combout ),
	.datac(\core4|Equal3~5_combout ),
	.datad(\core4|secret_key[0]~0_combout ),
	.cin(gnd),
	.combout(\core4|secret_key[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|secret_key[0]~1 .lut_mask = 16'h8000;
defparam \core4|secret_key[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y14_N9
cycloneii_lcell_ff \core4|secret_key[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|secret_key[0]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|secret_key [0]));

// Location: LCCOMB_X32_Y14_N14
cycloneii_lcell_comb \core4|Add4~4 (
// Equation(s):
// \core4|Add4~4_combout  = (\core4|secret_key [3] & (\core4|Add4~3  $ (GND))) # (!\core4|secret_key [3] & (!\core4|Add4~3  & VCC))
// \core4|Add4~5  = CARRY((\core4|secret_key [3] & !\core4|Add4~3 ))

	.dataa(vcc),
	.datab(\core4|secret_key [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add4~3 ),
	.combout(\core4|Add4~4_combout ),
	.cout(\core4|Add4~5 ));
// synopsys translate_off
defparam \core4|Add4~4 .lut_mask = 16'hC30C;
defparam \core4|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y14_N15
cycloneii_lcell_ff \core4|secret_key[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Add4~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|secret_key [3]));

// Location: LCCOMB_X32_Y14_N16
cycloneii_lcell_comb \core4|Add4~6 (
// Equation(s):
// \core4|Add4~6_combout  = (\core4|secret_key [4] & (!\core4|Add4~5 )) # (!\core4|secret_key [4] & ((\core4|Add4~5 ) # (GND)))
// \core4|Add4~7  = CARRY((!\core4|Add4~5 ) # (!\core4|secret_key [4]))

	.dataa(\core4|secret_key [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add4~5 ),
	.combout(\core4|Add4~6_combout ),
	.cout(\core4|Add4~7 ));
// synopsys translate_off
defparam \core4|Add4~6 .lut_mask = 16'h5A5F;
defparam \core4|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N18
cycloneii_lcell_comb \core4|Add4~8 (
// Equation(s):
// \core4|Add4~8_combout  = (\core4|secret_key [5] & (\core4|Add4~7  $ (GND))) # (!\core4|secret_key [5] & (!\core4|Add4~7  & VCC))
// \core4|Add4~9  = CARRY((\core4|secret_key [5] & !\core4|Add4~7 ))

	.dataa(vcc),
	.datab(\core4|secret_key [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add4~7 ),
	.combout(\core4|Add4~8_combout ),
	.cout(\core4|Add4~9 ));
// synopsys translate_off
defparam \core4|Add4~8 .lut_mask = 16'hC30C;
defparam \core4|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y14_N19
cycloneii_lcell_ff \core4|secret_key[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Add4~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|secret_key [5]));

// Location: LCCOMB_X32_Y14_N20
cycloneii_lcell_comb \core4|Add4~10 (
// Equation(s):
// \core4|Add4~10_combout  = (\core4|secret_key [6] & (!\core4|Add4~9 )) # (!\core4|secret_key [6] & ((\core4|Add4~9 ) # (GND)))
// \core4|Add4~11  = CARRY((!\core4|Add4~9 ) # (!\core4|secret_key [6]))

	.dataa(\core4|secret_key [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add4~9 ),
	.combout(\core4|Add4~10_combout ),
	.cout(\core4|Add4~11 ));
// synopsys translate_off
defparam \core4|Add4~10 .lut_mask = 16'h5A5F;
defparam \core4|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N22
cycloneii_lcell_comb \core4|Add4~12 (
// Equation(s):
// \core4|Add4~12_combout  = (\core4|secret_key [7] & (\core4|Add4~11  $ (GND))) # (!\core4|secret_key [7] & (!\core4|Add4~11  & VCC))
// \core4|Add4~13  = CARRY((\core4|secret_key [7] & !\core4|Add4~11 ))

	.dataa(vcc),
	.datab(\core4|secret_key [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add4~11 ),
	.combout(\core4|Add4~12_combout ),
	.cout(\core4|Add4~13 ));
// synopsys translate_off
defparam \core4|Add4~12 .lut_mask = 16'hC30C;
defparam \core4|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y14_N23
cycloneii_lcell_ff \core4|secret_key[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Add4~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|secret_key [7]));

// Location: LCCOMB_X32_Y14_N24
cycloneii_lcell_comb \core4|Add4~14 (
// Equation(s):
// \core4|Add4~14_combout  = (\core4|secret_key [8] & (!\core4|Add4~13 )) # (!\core4|secret_key [8] & ((\core4|Add4~13 ) # (GND)))
// \core4|Add4~15  = CARRY((!\core4|Add4~13 ) # (!\core4|secret_key [8]))

	.dataa(\core4|secret_key [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add4~13 ),
	.combout(\core4|Add4~14_combout ),
	.cout(\core4|Add4~15 ));
// synopsys translate_off
defparam \core4|Add4~14 .lut_mask = 16'h5A5F;
defparam \core4|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N26
cycloneii_lcell_comb \core4|Add4~16 (
// Equation(s):
// \core4|Add4~16_combout  = (\core4|secret_key [9] & (\core4|Add4~15  $ (GND))) # (!\core4|secret_key [9] & (!\core4|Add4~15  & VCC))
// \core4|Add4~17  = CARRY((\core4|secret_key [9] & !\core4|Add4~15 ))

	.dataa(vcc),
	.datab(\core4|secret_key [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add4~15 ),
	.combout(\core4|Add4~16_combout ),
	.cout(\core4|Add4~17 ));
// synopsys translate_off
defparam \core4|Add4~16 .lut_mask = 16'hC30C;
defparam \core4|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y14_N27
cycloneii_lcell_ff \core4|secret_key[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Add4~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|secret_key [9]));

// Location: LCCOMB_X32_Y14_N28
cycloneii_lcell_comb \core4|Add4~18 (
// Equation(s):
// \core4|Add4~18_combout  = (\core4|secret_key [10] & (!\core4|Add4~17 )) # (!\core4|secret_key [10] & ((\core4|Add4~17 ) # (GND)))
// \core4|Add4~19  = CARRY((!\core4|Add4~17 ) # (!\core4|secret_key [10]))

	.dataa(vcc),
	.datab(\core4|secret_key [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add4~17 ),
	.combout(\core4|Add4~18_combout ),
	.cout(\core4|Add4~19 ));
// synopsys translate_off
defparam \core4|Add4~18 .lut_mask = 16'h3C3F;
defparam \core4|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y14_N29
cycloneii_lcell_ff \core4|secret_key[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Add4~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|secret_key [10]));

// Location: LCCOMB_X32_Y14_N30
cycloneii_lcell_comb \core4|Add4~20 (
// Equation(s):
// \core4|Add4~20_combout  = (\core4|secret_key [11] & (\core4|Add4~19  $ (GND))) # (!\core4|secret_key [11] & (!\core4|Add4~19  & VCC))
// \core4|Add4~21  = CARRY((\core4|secret_key [11] & !\core4|Add4~19 ))

	.dataa(vcc),
	.datab(\core4|secret_key [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add4~19 ),
	.combout(\core4|Add4~20_combout ),
	.cout(\core4|Add4~21 ));
// synopsys translate_off
defparam \core4|Add4~20 .lut_mask = 16'hC30C;
defparam \core4|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y14_N31
cycloneii_lcell_ff \core4|secret_key[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Add4~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|secret_key [11]));

// Location: LCCOMB_X32_Y13_N0
cycloneii_lcell_comb \core4|Add4~22 (
// Equation(s):
// \core4|Add4~22_combout  = (\core4|secret_key [12] & (!\core4|Add4~21 )) # (!\core4|secret_key [12] & ((\core4|Add4~21 ) # (GND)))
// \core4|Add4~23  = CARRY((!\core4|Add4~21 ) # (!\core4|secret_key [12]))

	.dataa(vcc),
	.datab(\core4|secret_key [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add4~21 ),
	.combout(\core4|Add4~22_combout ),
	.cout(\core4|Add4~23 ));
// synopsys translate_off
defparam \core4|Add4~22 .lut_mask = 16'h3C3F;
defparam \core4|Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y13_N1
cycloneii_lcell_ff \core4|secret_key[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Add4~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|secret_key [12]));

// Location: LCCOMB_X32_Y13_N2
cycloneii_lcell_comb \core4|Add4~24 (
// Equation(s):
// \core4|Add4~24_combout  = (\core4|secret_key [13] & (\core4|Add4~23  $ (GND))) # (!\core4|secret_key [13] & (!\core4|Add4~23  & VCC))
// \core4|Add4~25  = CARRY((\core4|secret_key [13] & !\core4|Add4~23 ))

	.dataa(vcc),
	.datab(\core4|secret_key [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add4~23 ),
	.combout(\core4|Add4~24_combout ),
	.cout(\core4|Add4~25 ));
// synopsys translate_off
defparam \core4|Add4~24 .lut_mask = 16'hC30C;
defparam \core4|Add4~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y13_N3
cycloneii_lcell_ff \core4|secret_key[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Add4~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|secret_key [13]));

// Location: LCCOMB_X32_Y13_N4
cycloneii_lcell_comb \core4|Add4~26 (
// Equation(s):
// \core4|Add4~26_combout  = (\core4|secret_key [14] & (!\core4|Add4~25 )) # (!\core4|secret_key [14] & ((\core4|Add4~25 ) # (GND)))
// \core4|Add4~27  = CARRY((!\core4|Add4~25 ) # (!\core4|secret_key [14]))

	.dataa(vcc),
	.datab(\core4|secret_key [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add4~25 ),
	.combout(\core4|Add4~26_combout ),
	.cout(\core4|Add4~27 ));
// synopsys translate_off
defparam \core4|Add4~26 .lut_mask = 16'h3C3F;
defparam \core4|Add4~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y13_N5
cycloneii_lcell_ff \core4|secret_key[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Add4~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|secret_key [14]));

// Location: LCCOMB_X32_Y13_N6
cycloneii_lcell_comb \core4|Add4~28 (
// Equation(s):
// \core4|Add4~28_combout  = (\core4|secret_key [15] & (\core4|Add4~27  $ (GND))) # (!\core4|secret_key [15] & (!\core4|Add4~27  & VCC))
// \core4|Add4~29  = CARRY((\core4|secret_key [15] & !\core4|Add4~27 ))

	.dataa(\core4|secret_key [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add4~27 ),
	.combout(\core4|Add4~28_combout ),
	.cout(\core4|Add4~29 ));
// synopsys translate_off
defparam \core4|Add4~28 .lut_mask = 16'hA50A;
defparam \core4|Add4~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N8
cycloneii_lcell_comb \core4|Add4~30 (
// Equation(s):
// \core4|Add4~30_combout  = (\core4|secret_key [16] & (!\core4|Add4~29 )) # (!\core4|secret_key [16] & ((\core4|Add4~29 ) # (GND)))
// \core4|Add4~31  = CARRY((!\core4|Add4~29 ) # (!\core4|secret_key [16]))

	.dataa(vcc),
	.datab(\core4|secret_key [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add4~29 ),
	.combout(\core4|Add4~30_combout ),
	.cout(\core4|Add4~31 ));
// synopsys translate_off
defparam \core4|Add4~30 .lut_mask = 16'h3C3F;
defparam \core4|Add4~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y13_N9
cycloneii_lcell_ff \core4|secret_key[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Add4~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|secret_key [16]));

// Location: LCCOMB_X32_Y13_N10
cycloneii_lcell_comb \core4|Add4~32 (
// Equation(s):
// \core4|Add4~32_combout  = (\core4|secret_key [17] & (\core4|Add4~31  $ (GND))) # (!\core4|secret_key [17] & (!\core4|Add4~31  & VCC))
// \core4|Add4~33  = CARRY((\core4|secret_key [17] & !\core4|Add4~31 ))

	.dataa(\core4|secret_key [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add4~31 ),
	.combout(\core4|Add4~32_combout ),
	.cout(\core4|Add4~33 ));
// synopsys translate_off
defparam \core4|Add4~32 .lut_mask = 16'hA50A;
defparam \core4|Add4~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N14
cycloneii_lcell_comb \core4|Add4~36 (
// Equation(s):
// \core4|Add4~36_combout  = (\core4|secret_key [19] & (\core4|Add4~35  $ (GND))) # (!\core4|secret_key [19] & (!\core4|Add4~35  & VCC))
// \core4|Add4~37  = CARRY((\core4|secret_key [19] & !\core4|Add4~35 ))

	.dataa(vcc),
	.datab(\core4|secret_key [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add4~35 ),
	.combout(\core4|Add4~36_combout ),
	.cout(\core4|Add4~37 ));
// synopsys translate_off
defparam \core4|Add4~36 .lut_mask = 16'hC30C;
defparam \core4|Add4~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y13_N15
cycloneii_lcell_ff \core4|secret_key[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Add4~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|secret_key [19]));

// Location: LCCOMB_X32_Y13_N18
cycloneii_lcell_comb \core4|Add4~40 (
// Equation(s):
// \core4|Add4~40_combout  = (\core4|secret_key [21] & (!\core4|Add4~39  & VCC)) # (!\core4|secret_key [21] & (\core4|Add4~39  $ (GND)))
// \core4|Add4~41  = CARRY((!\core4|secret_key [21] & !\core4|Add4~39 ))

	.dataa(vcc),
	.datab(\core4|secret_key [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add4~39 ),
	.combout(\core4|Add4~40_combout ),
	.cout(\core4|Add4~41 ));
// synopsys translate_off
defparam \core4|Add4~40 .lut_mask = 16'h3C03;
defparam \core4|Add4~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N30
cycloneii_lcell_comb \core4|secret_key[21]~4 (
// Equation(s):
// \core4|secret_key[21]~4_combout  = !\core4|Add4~40_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\core4|Add4~40_combout ),
	.cin(gnd),
	.combout(\core4|secret_key[21]~4_combout ),
	.cout());
// synopsys translate_off
defparam \core4|secret_key[21]~4 .lut_mask = 16'h00FF;
defparam \core4|secret_key[21]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y13_N31
cycloneii_lcell_ff \core4|secret_key[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|secret_key[21]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|secret_key [21]));

// Location: LCCOMB_X32_Y13_N20
cycloneii_lcell_comb \core4|Add4~42 (
// Equation(s):
// \core4|Add4~42_combout  = (\core4|secret_key [22] & (!\core4|Add4~41 )) # (!\core4|secret_key [22] & ((\core4|Add4~41 ) # (GND)))
// \core4|Add4~43  = CARRY((!\core4|Add4~41 ) # (!\core4|secret_key [22]))

	.dataa(\core4|secret_key [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add4~41 ),
	.combout(\core4|Add4~42_combout ),
	.cout(\core4|Add4~43 ));
// synopsys translate_off
defparam \core4|Add4~42 .lut_mask = 16'h5A5F;
defparam \core4|Add4~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N22
cycloneii_lcell_comb \core4|Add4~44 (
// Equation(s):
// \core4|Add4~44_combout  = \core4|Add4~43  $ (!\core4|secret_key [23])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\core4|secret_key [23]),
	.cin(\core4|Add4~43 ),
	.combout(\core4|Add4~44_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Add4~44 .lut_mask = 16'hF00F;
defparam \core4|Add4~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y13_N23
cycloneii_lcell_ff \core4|secret_key[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Add4~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|secret_key [23]));

// Location: LCFF_X32_Y13_N21
cycloneii_lcell_ff \core4|secret_key[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Add4~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|secret_key [22]));

// Location: LCCOMB_X32_Y15_N2
cycloneii_lcell_comb \core4|secret_key[0]~0 (
// Equation(s):
// \core4|secret_key[0]~0_combout  = (!\core4|secret_key [23] & !\core4|secret_key [22])

	.dataa(vcc),
	.datab(\core4|secret_key [23]),
	.datac(vcc),
	.datad(\core4|secret_key [22]),
	.cin(gnd),
	.combout(\core4|secret_key[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|secret_key[0]~0 .lut_mask = 16'h0033;
defparam \core4|secret_key[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N18
cycloneii_lcell_comb \core4|Selector70~1 (
// Equation(s):
// \core4|Selector70~1_combout  = (\core4|state [5] & (\core4|Equal33~0_combout  & (\core4|Equal3~5_combout  & !\core4|secret_key[0]~0_combout )))

	.dataa(\core4|state [5]),
	.datab(\core4|Equal33~0_combout ),
	.datac(\core4|Equal3~5_combout ),
	.datad(\core4|secret_key[0]~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector70~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector70~1 .lut_mask = 16'h0080;
defparam \core4|Selector70~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N20
cycloneii_lcell_comb \core4|Selector70~2 (
// Equation(s):
// \core4|Selector70~2_combout  = (!\core4|Selector70~1_combout  & ((\core4|LessThan5~2_combout ) # (!\core4|Equal35~0_combout )))

	.dataa(vcc),
	.datab(\core4|Equal35~0_combout ),
	.datac(\core4|LessThan5~2_combout ),
	.datad(\core4|Selector70~1_combout ),
	.cin(gnd),
	.combout(\core4|Selector70~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector70~2 .lut_mask = 16'h00F3;
defparam \core4|Selector70~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N28
cycloneii_lcell_comb \core4|Selector72~13 (
// Equation(s):
// \core4|Selector72~13_combout  = (\core4|Selector72~12_combout ) # (((!\core4|Selector70~2_combout ) # (!\core4|Selector73~26_combout )) # (!\core4|Selector71~1_combout ))

	.dataa(\core4|Selector72~12_combout ),
	.datab(\core4|Selector71~1_combout ),
	.datac(\core4|Selector73~26_combout ),
	.datad(\core4|Selector70~2_combout ),
	.cin(gnd),
	.combout(\core4|Selector72~13_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector72~13 .lut_mask = 16'hBFFF;
defparam \core4|Selector72~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N6
cycloneii_lcell_comb \core4|Equal5~1 (
// Equation(s):
// \core4|Equal5~1_combout  = (!\core4|state [1] & !\core4|state [4])

	.dataa(vcc),
	.datab(\core4|state [1]),
	.datac(vcc),
	.datad(\core4|state [4]),
	.cin(gnd),
	.combout(\core4|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Equal5~1 .lut_mask = 16'h0033;
defparam \core4|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N16
cycloneii_lcell_comb \core4|Equal12~1 (
// Equation(s):
// \core4|Equal12~1_combout  = (!\core4|state [0] & (\core4|state [2] & (\core4|Equal12~0_combout  & \core4|Equal5~1_combout )))

	.dataa(\core4|state [0]),
	.datab(\core4|state [2]),
	.datac(\core4|Equal12~0_combout ),
	.datad(\core4|Equal5~1_combout ),
	.cin(gnd),
	.combout(\core4|Equal12~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Equal12~1 .lut_mask = 16'h4000;
defparam \core4|Equal12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N12
cycloneii_lcell_comb \core4|Equal4~4 (
// Equation(s):
// \core4|Equal4~4_combout  = (\core4|Equal3~4_combout  & (!\core4|state [4] & (\core4|state [0] & \core4|state [1])))

	.dataa(\core4|Equal3~4_combout ),
	.datab(\core4|state [4]),
	.datac(\core4|state [0]),
	.datad(\core4|state [1]),
	.cin(gnd),
	.combout(\core4|Equal4~4_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Equal4~4 .lut_mask = 16'h2000;
defparam \core4|Equal4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N10
cycloneii_lcell_comb \core4|Selector72~14 (
// Equation(s):
// \core4|Selector72~14_combout  = (\core4|Selector72~13_combout ) # ((\core4|Equal12~1_combout ) # ((\core4|filled_flag~regout  & \core4|Equal4~4_combout )))

	.dataa(\core4|filled_flag~regout ),
	.datab(\core4|Selector72~13_combout ),
	.datac(\core4|Equal12~1_combout ),
	.datad(\core4|Equal4~4_combout ),
	.cin(gnd),
	.combout(\core4|Selector72~14_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector72~14 .lut_mask = 16'hFEFC;
defparam \core4|Selector72~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y16_N11
cycloneii_lcell_ff \core4|state[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector72~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|state [2]));

// Location: LCCOMB_X28_Y17_N16
cycloneii_lcell_comb \core4|WideOr21~0 (
// Equation(s):
// \core4|WideOr21~0_combout  = \core4|state [3] $ (((\core4|state [0] & (\core4|state [2] & \core4|state [1]))))

	.dataa(\core4|state [0]),
	.datab(\core4|state [2]),
	.datac(\core4|state [3]),
	.datad(\core4|state [1]),
	.cin(gnd),
	.combout(\core4|WideOr21~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|WideOr21~0 .lut_mask = 16'h78F0;
defparam \core4|WideOr21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y17_N17
cycloneii_lcell_ff \core4|state[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|WideOr21~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core4|state [5]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|state [3]));

// Location: LCCOMB_X30_Y16_N12
cycloneii_lcell_comb \core4|Equal20~0 (
// Equation(s):
// \core4|Equal20~0_combout  = (!\core4|state [0] & (!\core4|state [3] & (\core4|state [4] & \core4|Equal5~0_combout )))

	.dataa(\core4|state [0]),
	.datab(\core4|state [3]),
	.datac(\core4|state [4]),
	.datad(\core4|Equal5~0_combout ),
	.cin(gnd),
	.combout(\core4|Equal20~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Equal20~0 .lut_mask = 16'h1000;
defparam \core4|Equal20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N18
cycloneii_lcell_comb \core4|Selector71~3 (
// Equation(s):
// \core4|Selector71~3_combout  = (\core4|state [0] & (((!\core4|Equal20~0_combout ) # (!\core4|state [1])))) # (!\core4|state [0] & (!\core4|Equal30~0_combout  & ((!\core4|Equal20~0_combout ) # (!\core4|state [1]))))

	.dataa(\core4|state [0]),
	.datab(\core4|Equal30~0_combout ),
	.datac(\core4|state [1]),
	.datad(\core4|Equal20~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector71~3_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector71~3 .lut_mask = 16'h0BBB;
defparam \core4|Selector71~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N14
cycloneii_lcell_comb \core4|Equal5~2 (
// Equation(s):
// \core4|Equal5~2_combout  = (\core4|state [0] & (\core4|Equal5~0_combout  & (!\core4|state [3] & \core4|Equal5~1_combout )))

	.dataa(\core4|state [0]),
	.datab(\core4|Equal5~0_combout ),
	.datac(\core4|state [3]),
	.datad(\core4|Equal5~1_combout ),
	.cin(gnd),
	.combout(\core4|Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Equal5~2 .lut_mask = 16'h0800;
defparam \core4|Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N4
cycloneii_lcell_comb \core4|Equal16~0 (
// Equation(s):
// \core4|Equal16~0_combout  = (!\core4|state [0] & (!\core4|state [3] & (!\core4|state [2] & !\core4|state [5])))

	.dataa(\core4|state [0]),
	.datab(\core4|state [3]),
	.datac(\core4|state [2]),
	.datad(\core4|state [5]),
	.cin(gnd),
	.combout(\core4|Equal16~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Equal16~0 .lut_mask = 16'h0001;
defparam \core4|Equal16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N28
cycloneii_lcell_comb \core4|WideOr1 (
// Equation(s):
// \core4|WideOr1~combout  = (\core4|Equal5~2_combout ) # ((\core4|Equal16~0_combout  & (\core4|state [4] $ (!\core4|state [1]))))

	.dataa(\core4|state [4]),
	.datab(\core4|Equal5~2_combout ),
	.datac(\core4|Equal16~0_combout ),
	.datad(\core4|state [1]),
	.cin(gnd),
	.combout(\core4|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \core4|WideOr1 .lut_mask = 16'hECDC;
defparam \core4|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N0
cycloneii_lcell_comb \core4|Selector7~0 (
// Equation(s):
// \core4|Selector7~0_combout  = (\core4|Add2~0_combout  & !\core4|WideOr1~combout )

	.dataa(\core4|Add2~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\core4|WideOr1~combout ),
	.cin(gnd),
	.combout(\core4|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector7~0 .lut_mask = 16'h00AA;
defparam \core4|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneii_lcell_comb \core4|i[5]~1 (
// Equation(s):
// \core4|i[5]~1_combout  = (\core4|i[5]~0_combout ) # ((\core4|state [5]) # (\core4|state [3]))

	.dataa(\core4|i[5]~0_combout ),
	.datab(\core4|state [5]),
	.datac(\core4|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|i[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|i[5]~1 .lut_mask = 16'hFEFE;
defparam \core4|i[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N24
cycloneii_lcell_comb \core4|Equal16~1 (
// Equation(s):
// \core4|Equal16~1_combout  = (\core4|state [4] & (!\core4|state [1] & \core4|Equal16~0_combout ))

	.dataa(\core4|state [4]),
	.datab(\core4|state [1]),
	.datac(\core4|Equal16~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|Equal16~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Equal16~1 .lut_mask = 16'h2020;
defparam \core4|Equal16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N18
cycloneii_lcell_comb \core4|i[5]~2 (
// Equation(s):
// \core4|i[5]~2_combout  = (!\core4|i[5]~1_combout  & (((!\core4|Equal3~6_combout  & !\core4|Equal16~1_combout )) # (!\core4|LessThan0~2_combout )))

	.dataa(\core4|Equal3~6_combout ),
	.datab(\core4|LessThan0~2_combout ),
	.datac(\core4|i[5]~1_combout ),
	.datad(\core4|Equal16~1_combout ),
	.cin(gnd),
	.combout(\core4|i[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|i[5]~2 .lut_mask = 16'h0307;
defparam \core4|i[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y14_N1
cycloneii_lcell_ff \core4|i[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector7~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|i[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|i [0]));

// Location: LCCOMB_X29_Y14_N14
cycloneii_lcell_comb \core4|Add2~2 (
// Equation(s):
// \core4|Add2~2_combout  = (\core4|i [1] & (!\core4|Add2~1 )) # (!\core4|i [1] & ((\core4|Add2~1 ) # (GND)))
// \core4|Add2~3  = CARRY((!\core4|Add2~1 ) # (!\core4|i [1]))

	.dataa(vcc),
	.datab(\core4|i [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add2~1 ),
	.combout(\core4|Add2~2_combout ),
	.cout(\core4|Add2~3 ));
// synopsys translate_off
defparam \core4|Add2~2 .lut_mask = 16'h3C3F;
defparam \core4|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N30
cycloneii_lcell_comb \core4|Selector6~0 (
// Equation(s):
// \core4|Selector6~0_combout  = (\core4|Add2~2_combout  & !\core4|WideOr1~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\core4|Add2~2_combout ),
	.datad(\core4|WideOr1~combout ),
	.cin(gnd),
	.combout(\core4|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector6~0 .lut_mask = 16'h00F0;
defparam \core4|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y14_N31
cycloneii_lcell_ff \core4|i[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector6~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|i[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|i [1]));

// Location: LCCOMB_X29_Y14_N16
cycloneii_lcell_comb \core4|Add2~4 (
// Equation(s):
// \core4|Add2~4_combout  = (\core4|i [2] & (\core4|Add2~3  $ (GND))) # (!\core4|i [2] & (!\core4|Add2~3  & VCC))
// \core4|Add2~5  = CARRY((\core4|i [2] & !\core4|Add2~3 ))

	.dataa(vcc),
	.datab(\core4|i [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add2~3 ),
	.combout(\core4|Add2~4_combout ),
	.cout(\core4|Add2~5 ));
// synopsys translate_off
defparam \core4|Add2~4 .lut_mask = 16'hC30C;
defparam \core4|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N8
cycloneii_lcell_comb \core4|Selector5~0 (
// Equation(s):
// \core4|Selector5~0_combout  = (\core4|Add2~4_combout  & !\core4|WideOr1~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\core4|Add2~4_combout ),
	.datad(\core4|WideOr1~combout ),
	.cin(gnd),
	.combout(\core4|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector5~0 .lut_mask = 16'h00F0;
defparam \core4|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y14_N9
cycloneii_lcell_ff \core4|i[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector5~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|i[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|i [2]));

// Location: LCCOMB_X29_Y14_N18
cycloneii_lcell_comb \core4|Add2~6 (
// Equation(s):
// \core4|Add2~6_combout  = (\core4|i [3] & (!\core4|Add2~5 )) # (!\core4|i [3] & ((\core4|Add2~5 ) # (GND)))
// \core4|Add2~7  = CARRY((!\core4|Add2~5 ) # (!\core4|i [3]))

	.dataa(vcc),
	.datab(\core4|i [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add2~5 ),
	.combout(\core4|Add2~6_combout ),
	.cout(\core4|Add2~7 ));
// synopsys translate_off
defparam \core4|Add2~6 .lut_mask = 16'h3C3F;
defparam \core4|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N2
cycloneii_lcell_comb \core4|Selector4~0 (
// Equation(s):
// \core4|Selector4~0_combout  = (\core4|Add2~6_combout  & !\core4|WideOr1~combout )

	.dataa(vcc),
	.datab(\core4|Add2~6_combout ),
	.datac(vcc),
	.datad(\core4|WideOr1~combout ),
	.cin(gnd),
	.combout(\core4|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector4~0 .lut_mask = 16'h00CC;
defparam \core4|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y14_N3
cycloneii_lcell_ff \core4|i[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector4~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|i[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|i [3]));

// Location: LCCOMB_X29_Y14_N20
cycloneii_lcell_comb \core4|Add2~8 (
// Equation(s):
// \core4|Add2~8_combout  = (\core4|i [4] & (\core4|Add2~7  $ (GND))) # (!\core4|i [4] & (!\core4|Add2~7  & VCC))
// \core4|Add2~9  = CARRY((\core4|i [4] & !\core4|Add2~7 ))

	.dataa(vcc),
	.datab(\core4|i [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add2~7 ),
	.combout(\core4|Add2~8_combout ),
	.cout(\core4|Add2~9 ));
// synopsys translate_off
defparam \core4|Add2~8 .lut_mask = 16'hC30C;
defparam \core4|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N4
cycloneii_lcell_comb \core4|Selector3~0 (
// Equation(s):
// \core4|Selector3~0_combout  = (\core4|Add2~8_combout  & !\core4|WideOr1~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\core4|Add2~8_combout ),
	.datad(\core4|WideOr1~combout ),
	.cin(gnd),
	.combout(\core4|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector3~0 .lut_mask = 16'h00F0;
defparam \core4|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y14_N5
cycloneii_lcell_ff \core4|i[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|i[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|i [4]));

// Location: LCCOMB_X29_Y14_N22
cycloneii_lcell_comb \core4|Add2~10 (
// Equation(s):
// \core4|Add2~10_combout  = (\core4|i [5] & (!\core4|Add2~9 )) # (!\core4|i [5] & ((\core4|Add2~9 ) # (GND)))
// \core4|Add2~11  = CARRY((!\core4|Add2~9 ) # (!\core4|i [5]))

	.dataa(\core4|i [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add2~9 ),
	.combout(\core4|Add2~10_combout ),
	.cout(\core4|Add2~11 ));
// synopsys translate_off
defparam \core4|Add2~10 .lut_mask = 16'h5A5F;
defparam \core4|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N24
cycloneii_lcell_comb \core4|Add2~12 (
// Equation(s):
// \core4|Add2~12_combout  = (\core4|i [6] & (\core4|Add2~11  $ (GND))) # (!\core4|i [6] & (!\core4|Add2~11  & VCC))
// \core4|Add2~13  = CARRY((\core4|i [6] & !\core4|Add2~11 ))

	.dataa(vcc),
	.datab(\core4|i [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add2~11 ),
	.combout(\core4|Add2~12_combout ),
	.cout(\core4|Add2~13 ));
// synopsys translate_off
defparam \core4|Add2~12 .lut_mask = 16'hC30C;
defparam \core4|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N28
cycloneii_lcell_comb \core4|Selector1~0 (
// Equation(s):
// \core4|Selector1~0_combout  = (\core4|Add2~12_combout  & !\core4|WideOr1~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\core4|Add2~12_combout ),
	.datad(\core4|WideOr1~combout ),
	.cin(gnd),
	.combout(\core4|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector1~0 .lut_mask = 16'h00F0;
defparam \core4|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y14_N29
cycloneii_lcell_ff \core4|i[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|i[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|i [6]));

// Location: LCCOMB_X29_Y14_N26
cycloneii_lcell_comb \core4|Add2~14 (
// Equation(s):
// \core4|Add2~14_combout  = \core4|Add2~13  $ (\core4|i [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\core4|i [7]),
	.cin(\core4|Add2~13 ),
	.combout(\core4|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Add2~14 .lut_mask = 16'h0FF0;
defparam \core4|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N10
cycloneii_lcell_comb \core4|Selector0~0 (
// Equation(s):
// \core4|Selector0~0_combout  = (\core4|Add2~14_combout  & !\core4|WideOr1~combout )

	.dataa(vcc),
	.datab(\core4|Add2~14_combout ),
	.datac(vcc),
	.datad(\core4|WideOr1~combout ),
	.cin(gnd),
	.combout(\core4|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector0~0 .lut_mask = 16'h00CC;
defparam \core4|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y14_N11
cycloneii_lcell_ff \core4|i[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|i[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|i [7]));

// Location: LCCOMB_X30_Y14_N12
cycloneii_lcell_comb \core4|LessThan0~0 (
// Equation(s):
// \core4|LessThan0~0_combout  = (\core4|i [1] & (\core4|i [6] & (\core4|i [0] & \core4|i [7])))

	.dataa(\core4|i [1]),
	.datab(\core4|i [6]),
	.datac(\core4|i [0]),
	.datad(\core4|i [7]),
	.cin(gnd),
	.combout(\core4|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|LessThan0~0 .lut_mask = 16'h8000;
defparam \core4|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N6
cycloneii_lcell_comb \core4|Selector2~0 (
// Equation(s):
// \core4|Selector2~0_combout  = (\core4|Add2~10_combout  & !\core4|WideOr1~combout )

	.dataa(vcc),
	.datab(\core4|Add2~10_combout ),
	.datac(vcc),
	.datad(\core4|WideOr1~combout ),
	.cin(gnd),
	.combout(\core4|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector2~0 .lut_mask = 16'h00CC;
defparam \core4|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y14_N7
cycloneii_lcell_ff \core4|i[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|i[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|i [5]));

// Location: LCCOMB_X31_Y14_N28
cycloneii_lcell_comb \core4|LessThan0~1 (
// Equation(s):
// \core4|LessThan0~1_combout  = (\core4|i [3] & (\core4|i [5] & (\core4|i [4] & \core4|i [2])))

	.dataa(\core4|i [3]),
	.datab(\core4|i [5]),
	.datac(\core4|i [4]),
	.datad(\core4|i [2]),
	.cin(gnd),
	.combout(\core4|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|LessThan0~1 .lut_mask = 16'h8000;
defparam \core4|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N26
cycloneii_lcell_comb \core4|LessThan0~2 (
// Equation(s):
// \core4|LessThan0~2_combout  = (\core4|LessThan0~0_combout  & \core4|LessThan0~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\core4|LessThan0~0_combout ),
	.datad(\core4|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\core4|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|LessThan0~2 .lut_mask = 16'hF000;
defparam \core4|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N14
cycloneii_lcell_comb \core4|Equal26~0 (
// Equation(s):
// \core4|Equal26~0_combout  = (!\core4|state [0] & (\core4|state [3] & (!\core4|state [2] & !\core4|state [5])))

	.dataa(\core4|state [0]),
	.datab(\core4|state [3]),
	.datac(\core4|state [2]),
	.datad(\core4|state [5]),
	.cin(gnd),
	.combout(\core4|Equal26~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Equal26~0 .lut_mask = 16'h0004;
defparam \core4|Equal26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N30
cycloneii_lcell_comb \core4|Selector73~19 (
// Equation(s):
// \core4|Selector73~19_combout  = (((!\core4|Equal26~0_combout  & !\core4|Equal16~0_combout )) # (!\core4|state [1])) # (!\core4|state [4])

	.dataa(\core4|state [4]),
	.datab(\core4|state [1]),
	.datac(\core4|Equal26~0_combout ),
	.datad(\core4|Equal16~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector73~19_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector73~19 .lut_mask = 16'h777F;
defparam \core4|Selector73~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneii_lcell_comb \core4|Selector73~20 (
// Equation(s):
// \core4|Selector73~20_combout  = (\core4|Selector73~19_combout  & ((!\core4|Equal35~0_combout ) # (!\core4|LessThan5~2_combout )))

	.dataa(vcc),
	.datab(\core4|LessThan5~2_combout ),
	.datac(\core4|Equal35~0_combout ),
	.datad(\core4|Selector73~19_combout ),
	.cin(gnd),
	.combout(\core4|Selector73~20_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector73~20 .lut_mask = 16'h3F00;
defparam \core4|Selector73~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N4
cycloneii_lcell_comb \core4|Selector71~4 (
// Equation(s):
// \core4|Selector71~4_combout  = (!\core4|Equal24~0_combout  & (\core4|Selector73~20_combout  & ((!\core4|Equal16~1_combout ) # (!\core4|LessThan0~2_combout ))))

	.dataa(\core4|Equal24~0_combout ),
	.datab(\core4|LessThan0~2_combout ),
	.datac(\core4|Selector73~20_combout ),
	.datad(\core4|Equal16~1_combout ),
	.cin(gnd),
	.combout(\core4|Selector71~4_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector71~4 .lut_mask = 16'h1050;
defparam \core4|Selector71~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N12
cycloneii_lcell_comb \core4|Selector72~3 (
// Equation(s):
// \core4|Selector72~3_combout  = (\core4|state [0]) # (\core4|state [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\core4|state [0]),
	.datad(\core4|state [5]),
	.cin(gnd),
	.combout(\core4|Selector72~3_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector72~3 .lut_mask = 16'hFFF0;
defparam \core4|Selector72~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneii_lcell_comb \core4|Selector72~15 (
// Equation(s):
// \core4|Selector72~15_combout  = ((\core4|state [1]) # ((\core4|Selector72~3_combout ) # (!\core4|state [2]))) # (!\core4|state [4])

	.dataa(\core4|state [4]),
	.datab(\core4|state [1]),
	.datac(\core4|state [2]),
	.datad(\core4|Selector72~3_combout ),
	.cin(gnd),
	.combout(\core4|Selector72~15_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector72~15 .lut_mask = 16'hFFDF;
defparam \core4|Selector72~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N30
cycloneii_lcell_comb \core4|Selector71~5 (
// Equation(s):
// \core4|Selector71~5_combout  = (\core4|Selector71~3_combout  & (\core4|Selector71~4_combout  & \core4|Selector72~15_combout ))

	.dataa(vcc),
	.datab(\core4|Selector71~3_combout ),
	.datac(\core4|Selector71~4_combout ),
	.datad(\core4|Selector72~15_combout ),
	.cin(gnd),
	.combout(\core4|Selector71~5_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector71~5 .lut_mask = 16'hC000;
defparam \core4|Selector71~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N26
cycloneii_lcell_comb \core4|Selector71~0 (
// Equation(s):
// \core4|Selector71~0_combout  = (\core4|Equal4~2_combout  & (\core4|Equal5~0_combout  & (\core4|state [3] $ (\core4|state [4]))))

	.dataa(\core4|Equal4~2_combout ),
	.datab(\core4|state [3]),
	.datac(\core4|state [4]),
	.datad(\core4|Equal5~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector71~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector71~0 .lut_mask = 16'h2800;
defparam \core4|Selector71~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cycloneii_lcell_comb \core4|Equal17~0 (
// Equation(s):
// \core4|Equal17~0_combout  = (!\core4|state [1] & (\core4|Equal3~4_combout  & (\core4|state [4] & \core4|state [0])))

	.dataa(\core4|state [1]),
	.datab(\core4|Equal3~4_combout ),
	.datac(\core4|state [4]),
	.datad(\core4|state [0]),
	.cin(gnd),
	.combout(\core4|Equal17~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Equal17~0 .lut_mask = 16'h4000;
defparam \core4|Equal17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N0
cycloneii_lcell_comb \core4|Selector71~6 (
// Equation(s):
// \core4|Selector71~6_combout  = (\core4|Selector71~2_combout ) # (((\core4|Selector71~0_combout ) # (\core4|Equal17~0_combout )) # (!\core4|Selector71~5_combout ))

	.dataa(\core4|Selector71~2_combout ),
	.datab(\core4|Selector71~5_combout ),
	.datac(\core4|Selector71~0_combout ),
	.datad(\core4|Equal17~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector71~6_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector71~6 .lut_mask = 16'hFFFB;
defparam \core4|Selector71~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y16_N1
cycloneii_lcell_ff \core4|state[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector71~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|state [4]));

// Location: LCCOMB_X28_Y16_N18
cycloneii_lcell_comb \core4|Equal3~5 (
// Equation(s):
// \core4|Equal3~5_combout  = (\core4|state [1] & (!\core4|state [4] & !\core4|state [0]))

	.dataa(\core4|state [1]),
	.datab(\core4|state [4]),
	.datac(\core4|state [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|Equal3~5_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Equal3~5 .lut_mask = 16'h0202;
defparam \core4|Equal3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cycloneii_lcell_comb \core4|Selector74~7 (
// Equation(s):
// \core4|Selector74~7_combout  = ((\core4|state [5]) # (!\core4|state [2])) # (!\core4|Equal3~5_combout )

	.dataa(vcc),
	.datab(\core4|Equal3~5_combout ),
	.datac(\core4|state [5]),
	.datad(\core4|state [2]),
	.cin(gnd),
	.combout(\core4|Selector74~7_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector74~7 .lut_mask = 16'hF3FF;
defparam \core4|Selector74~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N2
cycloneii_lcell_comb \core4|Selector65~3 (
// Equation(s):
// \core4|Selector65~3_combout  = (\core4|Selector65~2_combout ) # ((\core4|Equal16~1_combout  & (\core4|LessThan0~0_combout  & \core4|LessThan0~1_combout )))

	.dataa(\core4|Selector65~2_combout ),
	.datab(\core4|Equal16~1_combout ),
	.datac(\core4|LessThan0~0_combout ),
	.datad(\core4|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\core4|Selector65~3_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector65~3 .lut_mask = 16'hEAAA;
defparam \core4|Selector65~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y16_N3
cycloneii_lcell_ff \core4|swapped_flag (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector65~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|swapped_flag~regout ));

// Location: LCCOMB_X31_Y16_N0
cycloneii_lcell_comb \core4|Equal4~3 (
// Equation(s):
// \core4|Equal4~3_combout  = (\core4|state [0] & (\core4|state [1] & !\core4|state [4]))

	.dataa(vcc),
	.datab(\core4|state [0]),
	.datac(\core4|state [1]),
	.datad(\core4|state [4]),
	.cin(gnd),
	.combout(\core4|Equal4~3_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Equal4~3 .lut_mask = 16'h00C0;
defparam \core4|Equal4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N30
cycloneii_lcell_comb \core4|Selector74~0 (
// Equation(s):
// \core4|Selector74~0_combout  = (!\core4|state [5] & (\core4|Equal33~0_combout  & ((\core4|Equal3~5_combout ) # (\core4|Equal4~3_combout ))))

	.dataa(\core4|Equal3~5_combout ),
	.datab(\core4|state [5]),
	.datac(\core4|Equal4~3_combout ),
	.datad(\core4|Equal33~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector74~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector74~0 .lut_mask = 16'h3200;
defparam \core4|Selector74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N2
cycloneii_lcell_comb \core4|Selector74~1 (
// Equation(s):
// \core4|Selector74~1_combout  = (!\core4|state [2] & ((\core4|state [3] & ((!\core4|state [5]))) # (!\core4|state [3] & (!\core4|state [1]))))

	.dataa(\core4|state [1]),
	.datab(\core4|state [3]),
	.datac(\core4|state [2]),
	.datad(\core4|state [5]),
	.cin(gnd),
	.combout(\core4|Selector74~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector74~1 .lut_mask = 16'h010D;
defparam \core4|Selector74~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N0
cycloneii_lcell_comb \core4|Selector74~2 (
// Equation(s):
// \core4|Selector74~2_combout  = (\core4|Equal12~1_combout ) # ((!\core4|state [4] & (\core4|Selector74~1_combout  & !\core4|state [0])))

	.dataa(\core4|state [4]),
	.datab(\core4|Selector74~1_combout ),
	.datac(\core4|state [0]),
	.datad(\core4|Equal12~1_combout ),
	.cin(gnd),
	.combout(\core4|Selector74~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector74~2 .lut_mask = 16'hFF04;
defparam \core4|Selector74~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N8
cycloneii_lcell_comb \core4|Selector74~3 (
// Equation(s):
// \core4|Selector74~3_combout  = (\core4|Selector74~0_combout ) # ((\core4|Selector74~2_combout ) # ((\core4|Equal17~0_combout  & !\core4|swapped_flag~regout )))

	.dataa(\core4|Equal17~0_combout ),
	.datab(\core4|swapped_flag~regout ),
	.datac(\core4|Selector74~0_combout ),
	.datad(\core4|Selector74~2_combout ),
	.cin(gnd),
	.combout(\core4|Selector74~3_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector74~3 .lut_mask = 16'hFFF2;
defparam \core4|Selector74~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N4
cycloneii_lcell_comb \core4|Selector74~8 (
// Equation(s):
// \core4|Selector74~8_combout  = (\core4|Selector74~6_combout ) # (((\core4|Selector74~3_combout ) # (!\core4|Selector71~5_combout )) # (!\core4|Selector74~7_combout ))

	.dataa(\core4|Selector74~6_combout ),
	.datab(\core4|Selector74~7_combout ),
	.datac(\core4|Selector74~3_combout ),
	.datad(\core4|Selector71~5_combout ),
	.cin(gnd),
	.combout(\core4|Selector74~8_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector74~8 .lut_mask = 16'hFBFF;
defparam \core4|Selector74~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y16_N5
cycloneii_lcell_ff \core4|state[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector74~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|state [0]));

// Location: LCCOMB_X31_Y16_N26
cycloneii_lcell_comb \core4|Selector73~23 (
// Equation(s):
// \core4|Selector73~23_combout  = (!\core4|state [4] & ((\core4|state [2] & (!\core4|state [1] & \core4|state [0])) # (!\core4|state [2] & (\core4|state [1] & !\core4|state [0]))))

	.dataa(\core4|state [2]),
	.datab(\core4|state [1]),
	.datac(\core4|state [0]),
	.datad(\core4|state [4]),
	.cin(gnd),
	.combout(\core4|Selector73~23_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector73~23 .lut_mask = 16'h0024;
defparam \core4|Selector73~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N20
cycloneii_lcell_comb \core4|Equal33~1 (
// Equation(s):
// \core4|Equal33~1_combout  = (\core4|state [5] & (\core4|state [0] & (\core4|Equal5~1_combout  & \core4|Equal33~0_combout )))

	.dataa(\core4|state [5]),
	.datab(\core4|state [0]),
	.datac(\core4|Equal5~1_combout ),
	.datad(\core4|Equal33~0_combout ),
	.cin(gnd),
	.combout(\core4|Equal33~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Equal33~1 .lut_mask = 16'h8000;
defparam \core4|Equal33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N8
cycloneii_lcell_comb \core4|Selector73~24 (
// Equation(s):
// \core4|Selector73~24_combout  = (\core4|Selector73~22_combout ) # ((\core4|Equal33~1_combout ) # ((\core4|Selector73~23_combout  & \core4|Equal12~0_combout )))

	.dataa(\core4|Selector73~22_combout ),
	.datab(\core4|Selector73~23_combout ),
	.datac(\core4|Equal33~1_combout ),
	.datad(\core4|Equal12~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector73~24_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector73~24 .lut_mask = 16'hFEFA;
defparam \core4|Selector73~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N6
cycloneii_lcell_comb \core4|Selector73~21 (
// Equation(s):
// \core4|Selector73~21_combout  = ((\core4|Equal3~4_combout  & (\core4|Equal3~5_combout  & \core4|LessThan0~2_combout ))) # (!\core4|Selector73~20_combout )

	.dataa(\core4|Equal3~4_combout ),
	.datab(\core4|Equal3~5_combout ),
	.datac(\core4|Selector73~20_combout ),
	.datad(\core4|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\core4|Selector73~21_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector73~21 .lut_mask = 16'h8F0F;
defparam \core4|Selector73~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N10
cycloneii_lcell_comb \core4|Selector73~7 (
// Equation(s):
// \core4|Selector73~7_combout  = (!\core4|state [2] & ((\core4|state [3]) # ((\core4|swapped_flag~regout ) # (!\core4|state [4]))))

	.dataa(\core4|state [3]),
	.datab(\core4|state [4]),
	.datac(\core4|state [2]),
	.datad(\core4|swapped_flag~regout ),
	.cin(gnd),
	.combout(\core4|Selector73~7_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector73~7 .lut_mask = 16'h0F0B;
defparam \core4|Selector73~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N4
cycloneii_lcell_comb \core4|Selector73~28 (
// Equation(s):
// \core4|Selector73~28_combout  = (!\core4|state [5] & (\core4|state [0] & (!\core4|state [1] & \core4|Selector73~7_combout )))

	.dataa(\core4|state [5]),
	.datab(\core4|state [0]),
	.datac(\core4|state [1]),
	.datad(\core4|Selector73~7_combout ),
	.cin(gnd),
	.combout(\core4|Selector73~28_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector73~28 .lut_mask = 16'h0400;
defparam \core4|Selector73~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N4
cycloneii_lcell_comb \core4|Selector73~27 (
// Equation(s):
// \core4|Selector73~27_combout  = ((\core4|Selector73~24_combout ) # ((\core4|Selector73~21_combout ) # (\core4|Selector73~28_combout ))) # (!\core4|Selector73~26_combout )

	.dataa(\core4|Selector73~26_combout ),
	.datab(\core4|Selector73~24_combout ),
	.datac(\core4|Selector73~21_combout ),
	.datad(\core4|Selector73~28_combout ),
	.cin(gnd),
	.combout(\core4|Selector73~27_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector73~27 .lut_mask = 16'hFFFD;
defparam \core4|Selector73~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y16_N5
cycloneii_lcell_ff \core4|state[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector73~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|state [1]));

// Location: LCCOMB_X27_Y16_N22
cycloneii_lcell_comb \core4|Equal30~0 (
// Equation(s):
// \core4|Equal30~0_combout  = (\core4|state [2] & (\core4|state [1] & (\core4|state [4] & \core4|Equal12~0_combout )))

	.dataa(\core4|state [2]),
	.datab(\core4|state [1]),
	.datac(\core4|state [4]),
	.datad(\core4|Equal12~0_combout ),
	.cin(gnd),
	.combout(\core4|Equal30~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Equal30~0 .lut_mask = 16'h8000;
defparam \core4|Equal30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N22
cycloneii_lcell_comb \core4|Equal5~3 (
// Equation(s):
// \core4|Equal5~3_combout  = (!\core4|state [3] & (!\core4|state [1] & !\core4|state [4]))

	.dataa(\core4|state [3]),
	.datab(vcc),
	.datac(\core4|state [1]),
	.datad(\core4|state [4]),
	.cin(gnd),
	.combout(\core4|Equal5~3_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Equal5~3 .lut_mask = 16'h0005;
defparam \core4|Equal5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N24
cycloneii_lcell_comb \core4|Selector70~0 (
// Equation(s):
// \core4|Selector70~0_combout  = (\core4|Equal33~1_combout ) # ((\core4|Equal5~3_combout  & (!\core4|state [0] & \core4|state [5])))

	.dataa(\core4|Equal33~1_combout ),
	.datab(\core4|Equal5~3_combout ),
	.datac(\core4|state [0]),
	.datad(\core4|state [5]),
	.cin(gnd),
	.combout(\core4|Selector70~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector70~0 .lut_mask = 16'hAEAA;
defparam \core4|Selector70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N2
cycloneii_lcell_comb \core4|Selector70~3 (
// Equation(s):
// \core4|Selector70~3_combout  = ((\core4|Selector70~0_combout ) # ((\core4|state [0] & \core4|Equal30~0_combout ))) # (!\core4|Selector70~2_combout )

	.dataa(\core4|state [0]),
	.datab(\core4|Equal30~0_combout ),
	.datac(\core4|Selector70~2_combout ),
	.datad(\core4|Selector70~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector70~3_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector70~3 .lut_mask = 16'hFF8F;
defparam \core4|Selector70~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y16_N3
cycloneii_lcell_ff \core4|state[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector70~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|state [5]));

// Location: LCCOMB_X27_Y16_N10
cycloneii_lcell_comb \core4|Equal12~0 (
// Equation(s):
// \core4|Equal12~0_combout  = (!\core4|state [5] & \core4|state [3])

	.dataa(vcc),
	.datab(\core4|state [5]),
	.datac(\core4|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Equal12~0 .lut_mask = 16'h3030;
defparam \core4|Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N10
cycloneii_lcell_comb \core4|q_j~0 (
// Equation(s):
// \core4|q_j~0_combout  = (\core4|Equal24~0_combout ) # ((\core4|Equal12~0_combout  & (\core4|Equal4~3_combout  & !\core4|state [2])))

	.dataa(\core4|Equal24~0_combout ),
	.datab(\core4|Equal12~0_combout ),
	.datac(\core4|Equal4~3_combout ),
	.datad(\core4|state [2]),
	.cin(gnd),
	.combout(\core4|q_j~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|q_j~0 .lut_mask = 16'hAAEA;
defparam \core4|q_j~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N22
cycloneii_lcell_comb \core4|WideOr29~0 (
// Equation(s):
// \core4|WideOr29~0_combout  = (\core4|state [4] & ((\core4|state [0]) # (\core4|state [3] $ (!\core4|state [1])))) # (!\core4|state [4] & (((!\core4|state [1]) # (!\core4|state [0])) # (!\core4|state [3])))

	.dataa(\core4|state [3]),
	.datab(\core4|state [4]),
	.datac(\core4|state [0]),
	.datad(\core4|state [1]),
	.cin(gnd),
	.combout(\core4|WideOr29~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|WideOr29~0 .lut_mask = 16'hDBF7;
defparam \core4|WideOr29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneii_lcell_comb \core4|WideOr29~1 (
// Equation(s):
// \core4|WideOr29~1_combout  = (\core4|WideOr29~0_combout ) # ((\core4|state [2]) # (\core4|state [5]))

	.dataa(vcc),
	.datab(\core4|WideOr29~0_combout ),
	.datac(\core4|state [2]),
	.datad(\core4|state [5]),
	.cin(gnd),
	.combout(\core4|WideOr29~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|WideOr29~1 .lut_mask = 16'hFFFC;
defparam \core4|WideOr29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
cycloneii_lcell_comb \core4|Selector90~0 (
// Equation(s):
// \core4|Selector90~0_combout  = (\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0] & ((\core4|q_j~0_combout ) # ((\core4|q_j [0] & \core4|WideOr29~1_combout )))) # 
// (!\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0] & (((\core4|q_j [0] & \core4|WideOr29~1_combout ))))

	.dataa(\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0]),
	.datab(\core4|q_j~0_combout ),
	.datac(\core4|q_j [0]),
	.datad(\core4|WideOr29~1_combout ),
	.cin(gnd),
	.combout(\core4|Selector90~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector90~0 .lut_mask = 16'hF888;
defparam \core4|Selector90~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y15_N15
cycloneii_lcell_ff \core4|q_j[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector90~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|q_j [0]));

// Location: LCCOMB_X30_Y15_N6
cycloneii_lcell_comb \core4|q_i~2 (
// Equation(s):
// \core4|q_i~2_combout  = (\core4|Equal21~0_combout ) # ((!\core4|state [1] & (!\core4|state [4] & \core4|Equal26~0_combout )))

	.dataa(\core4|state [1]),
	.datab(\core4|Equal21~0_combout ),
	.datac(\core4|state [4]),
	.datad(\core4|Equal26~0_combout ),
	.cin(gnd),
	.combout(\core4|q_i~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|q_i~2 .lut_mask = 16'hCDCC;
defparam \core4|q_i~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cycloneii_lcell_comb \core4|Selector82~0 (
// Equation(s):
// \core4|Selector82~0_combout  = (\core4|WideOr28~1_combout  & ((\core4|q_i [0]) # ((\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0] & \core4|q_i~2_combout )))) # (!\core4|WideOr28~1_combout  & 
// (\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0] & ((\core4|q_i~2_combout ))))

	.dataa(\core4|WideOr28~1_combout ),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0]),
	.datac(\core4|q_i [0]),
	.datad(\core4|q_i~2_combout ),
	.cin(gnd),
	.combout(\core4|Selector82~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector82~0 .lut_mask = 16'hECA0;
defparam \core4|Selector82~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y15_N9
cycloneii_lcell_ff \core4|q_i[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector82~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|q_i [0]));

// Location: LCCOMB_X29_Y15_N30
cycloneii_lcell_comb \core4|Selector55~0 (
// Equation(s):
// \core4|Selector55~0_combout  = (\core4|Equal25~0_combout  & (\core4|q_i [0])) # (!\core4|Equal25~0_combout  & ((\core4|Equal12~1_combout  & (\core4|q_i [0])) # (!\core4|Equal12~1_combout  & ((\core4|i [0])))))

	.dataa(\core4|Equal25~0_combout ),
	.datab(\core4|q_i [0]),
	.datac(\core4|Equal12~1_combout ),
	.datad(\core4|i [0]),
	.cin(gnd),
	.combout(\core4|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector55~0 .lut_mask = 16'hCDC8;
defparam \core4|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cycloneii_lcell_comb \core4|Equal2~2 (
// Equation(s):
// \core4|Equal2~2_combout  = (\core4|state [1]) # (((\core4|state [4]) # (!\core4|state [0])) # (!\core4|Equal3~4_combout ))

	.dataa(\core4|state [1]),
	.datab(\core4|Equal3~4_combout ),
	.datac(\core4|state [4]),
	.datad(\core4|state [0]),
	.cin(gnd),
	.combout(\core4|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Equal2~2 .lut_mask = 16'hFBFF;
defparam \core4|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N22
cycloneii_lcell_comb \core4|Equal25~0 (
// Equation(s):
// \core4|Equal25~0_combout  = (\core4|state [4] & (!\core4|state [2] & (\core4|Equal12~0_combout  & \core4|Equal21~1_combout )))

	.dataa(\core4|state [4]),
	.datab(\core4|state [2]),
	.datac(\core4|Equal12~0_combout ),
	.datad(\core4|Equal21~1_combout ),
	.cin(gnd),
	.combout(\core4|Equal25~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Equal25~0 .lut_mask = 16'h2000;
defparam \core4|Equal25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N0
cycloneii_lcell_comb \core4|Selector55~1 (
// Equation(s):
// \core4|Selector55~1_combout  = ((\core4|Equal2~2_combout  & (!\core4|Equal12~1_combout  & !\core4|Equal25~0_combout ))) # (!\core4|data~0_combout )

	.dataa(\core4|data~0_combout ),
	.datab(\core4|Equal2~2_combout ),
	.datac(\core4|Equal12~1_combout ),
	.datad(\core4|Equal25~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector55~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector55~1 .lut_mask = 16'h555D;
defparam \core4|Selector55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cycloneii_lcell_comb \core4|Selector55~2 (
// Equation(s):
// \core4|Selector55~2_combout  = (\core4|data~0_combout  & (((\core4|Selector55~0_combout  & !\core4|Selector55~1_combout )))) # (!\core4|data~0_combout  & ((\core4|q_j [0]) # ((\core4|Selector55~0_combout  & !\core4|Selector55~1_combout ))))

	.dataa(\core4|data~0_combout ),
	.datab(\core4|q_j [0]),
	.datac(\core4|Selector55~0_combout ),
	.datad(\core4|Selector55~1_combout ),
	.cin(gnd),
	.combout(\core4|Selector55~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector55~2 .lut_mask = 16'h44F4;
defparam \core4|Selector55~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cycloneii_lcell_comb \core4|WideOr7~0 (
// Equation(s):
// \core4|WideOr7~0_combout  = (\core4|state [2] & (((!\core4|state [0] & !\core4|state [4])) # (!\core4|state [3]))) # (!\core4|state [2] & (\core4|state [4] & ((\core4|state [0]) # (!\core4|state [3]))))

	.dataa(\core4|state [3]),
	.datab(\core4|state [2]),
	.datac(\core4|state [0]),
	.datad(\core4|state [4]),
	.cin(gnd),
	.combout(\core4|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|WideOr7~0 .lut_mask = 16'h754C;
defparam \core4|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cycloneii_lcell_comb \core4|WideOr7~1 (
// Equation(s):
// \core4|WideOr7~1_combout  = (!\core4|state [5] & ((\core4|WideOr7~0_combout  & ((\core4|state [3]))) # (!\core4|WideOr7~0_combout  & (!\core4|state [1] & !\core4|state [3]))))

	.dataa(\core4|state [1]),
	.datab(\core4|WideOr7~0_combout ),
	.datac(\core4|state [3]),
	.datad(\core4|state [5]),
	.cin(gnd),
	.combout(\core4|WideOr7~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|WideOr7~1 .lut_mask = 16'h00C1;
defparam \core4|WideOr7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y15_N9
cycloneii_lcell_ff \core4|data[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector55~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|WideOr7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|data [0]));

// Location: LCCOMB_X29_Y15_N10
cycloneii_lcell_comb \core4|Add3~0 (
// Equation(s):
// \core4|Add3~0_combout  = (\core4|q_j [0] & (\core4|q_i [0] $ (VCC))) # (!\core4|q_j [0] & (\core4|q_i [0] & VCC))
// \core4|Add3~1  = CARRY((\core4|q_j [0] & \core4|q_i [0]))

	.dataa(\core4|q_j [0]),
	.datab(\core4|q_i [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|Add3~0_combout ),
	.cout(\core4|Add3~1 ));
// synopsys translate_off
defparam \core4|Add3~0 .lut_mask = 16'h6688;
defparam \core4|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N28
cycloneii_lcell_comb \core4|Selector31~0 (
// Equation(s):
// \core4|Selector31~0_combout  = (\core4|Add2~0_combout  & ((\core4|Equal19~0_combout ) # ((\core4|Add3~0_combout  & \core4|Equal29~0_combout )))) # (!\core4|Add2~0_combout  & (\core4|Add3~0_combout  & ((\core4|Equal29~0_combout ))))

	.dataa(\core4|Add2~0_combout ),
	.datab(\core4|Add3~0_combout ),
	.datac(\core4|Equal19~0_combout ),
	.datad(\core4|Equal29~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector31~0 .lut_mask = 16'hECA0;
defparam \core4|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N20
cycloneii_lcell_comb \core4|Equal6~0 (
// Equation(s):
// \core4|Equal6~0_combout  = (\core4|state [2] & (!\core4|state [5] & !\core4|state [3]))

	.dataa(\core4|state [2]),
	.datab(\core4|state [5]),
	.datac(\core4|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Equal6~0 .lut_mask = 16'h0202;
defparam \core4|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cycloneii_lcell_comb \core4|WideOr4 (
// Equation(s):
// \core4|WideOr4~combout  = (((\core4|Equal6~0_combout  & \core4|Equal3~5_combout )) # (!\core4|Equal2~2_combout )) # (!\core4|data~0_combout )

	.dataa(\core4|data~0_combout ),
	.datab(\core4|Equal2~2_combout ),
	.datac(\core4|Equal6~0_combout ),
	.datad(\core4|Equal3~5_combout ),
	.cin(gnd),
	.combout(\core4|WideOr4~combout ),
	.cout());
// synopsys translate_off
defparam \core4|WideOr4 .lut_mask = 16'hF777;
defparam \core4|WideOr4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N6
cycloneii_lcell_comb \core4|Selector31~2 (
// Equation(s):
// \core4|Selector31~2_combout  = (\core4|Selector31~1_combout ) # ((\core4|Selector31~0_combout ) # ((\core4|i [0] & \core4|WideOr4~combout )))

	.dataa(\core4|Selector31~1_combout ),
	.datab(\core4|Selector31~0_combout ),
	.datac(\core4|i [0]),
	.datad(\core4|WideOr4~combout ),
	.cin(gnd),
	.combout(\core4|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector31~2 .lut_mask = 16'hFEEE;
defparam \core4|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cycloneii_lcell_comb \core4|WideOr5~1 (
// Equation(s):
// \core4|WideOr5~1_combout  = (\core4|state [3] & ((\core4|state [2] $ (\core4|state [4])) # (!\core4|state [0]))) # (!\core4|state [3] & ((\core4|state [2]) # ((\core4|state [4]))))

	.dataa(\core4|state [3]),
	.datab(\core4|state [2]),
	.datac(\core4|state [0]),
	.datad(\core4|state [4]),
	.cin(gnd),
	.combout(\core4|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|WideOr5~1 .lut_mask = 16'h7FCE;
defparam \core4|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cycloneii_lcell_comb \core4|WideOr5~0 (
// Equation(s):
// \core4|WideOr5~0_combout  = (\core4|state [2] & ((\core4|state [0]) # ((\core4|state [3] & \core4|state [4])))) # (!\core4|state [2] & (((!\core4|state [4]) # (!\core4|state [0]))))

	.dataa(\core4|state [3]),
	.datab(\core4|state [2]),
	.datac(\core4|state [0]),
	.datad(\core4|state [4]),
	.cin(gnd),
	.combout(\core4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|WideOr5~0 .lut_mask = 16'hCBF3;
defparam \core4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cycloneii_lcell_comb \core4|WideOr5~2 (
// Equation(s):
// \core4|WideOr5~2_combout  = (!\core4|state [5] & ((\core4|state [1] & ((!\core4|WideOr5~0_combout ))) # (!\core4|state [1] & (!\core4|WideOr5~1_combout ))))

	.dataa(\core4|state [1]),
	.datab(\core4|WideOr5~1_combout ),
	.datac(\core4|WideOr5~0_combout ),
	.datad(\core4|state [5]),
	.cin(gnd),
	.combout(\core4|WideOr5~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|WideOr5~2 .lut_mask = 16'h001B;
defparam \core4|WideOr5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y14_N7
cycloneii_lcell_ff \core4|address[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector31~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|address [0]));

// Location: LCCOMB_X30_Y14_N4
cycloneii_lcell_comb \core4|Selector29~0 (
// Equation(s):
// \core4|Selector29~0_combout  = (\core4|Add3~4_combout  & ((\core4|Equal29~0_combout ) # ((\core4|Add2~4_combout  & \core4|Equal19~0_combout )))) # (!\core4|Add3~4_combout  & (\core4|Add2~4_combout  & (\core4|Equal19~0_combout )))

	.dataa(\core4|Add3~4_combout ),
	.datab(\core4|Add2~4_combout ),
	.datac(\core4|Equal19~0_combout ),
	.datad(\core4|Equal29~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector29~0 .lut_mask = 16'hEAC0;
defparam \core4|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cycloneii_lcell_comb \core4|WideOr2~0 (
// Equation(s):
// \core4|WideOr2~0_combout  = (\core4|state [3] & ((\core4|state [2]) # ((\core4|state [4]) # (!\core4|state [0])))) # (!\core4|state [3] & (\core4|state [0] $ (((\core4|state [2] & !\core4|state [4])))))

	.dataa(\core4|state [3]),
	.datab(\core4|state [2]),
	.datac(\core4|state [0]),
	.datad(\core4|state [4]),
	.cin(gnd),
	.combout(\core4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|WideOr2~0 .lut_mask = 16'hFA9E;
defparam \core4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cycloneii_lcell_comb \core4|WideOr2~1 (
// Equation(s):
// \core4|WideOr2~1_combout  = (!\core4|WideOr2~0_combout  & (!\core4|state [5] & (\core4|state [1] $ (!\core4|state [4]))))

	.dataa(\core4|state [1]),
	.datab(\core4|state [4]),
	.datac(\core4|WideOr2~0_combout ),
	.datad(\core4|state [5]),
	.cin(gnd),
	.combout(\core4|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|WideOr2~1 .lut_mask = 16'h0009;
defparam \core4|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y15_N1
cycloneii_lcell_ff \core4|j[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector29~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|WideOr2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|j [2]));

// Location: LCCOMB_X30_Y15_N2
cycloneii_lcell_comb \core4|Equal22~0 (
// Equation(s):
// \core4|Equal22~0_combout  = (\core4|state [1] & \core4|Equal20~0_combout )

	.dataa(\core4|state [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\core4|Equal20~0_combout ),
	.cin(gnd),
	.combout(\core4|Equal22~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Equal22~0 .lut_mask = 16'hAA00;
defparam \core4|Equal22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y14_N25
cycloneii_lcell_ff \core4|secret_key[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Add4~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|secret_key [8]));

// Location: LCCOMB_X36_Y15_N8
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|op_3~0 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|op_3~0_combout  = \core4|i [3] $ (VCC)
// \core4|Mod0|auto_generated|divider|divider|op_3~1  = CARRY(\core4|i [3])

	.dataa(vcc),
	.datab(\core4|i [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|Mod0|auto_generated|divider|divider|op_3~0_combout ),
	.cout(\core4|Mod0|auto_generated|divider|divider|op_3~1 ));
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|op_3~0 .lut_mask = 16'h33CC;
defparam \core4|Mod0|auto_generated|divider|divider|op_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N22
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|StageOut[3]~33 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|StageOut[3]~33_combout  = (!\core4|i [7] & \core4|i [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(\core4|i [7]),
	.datad(\core4|i [6]),
	.cin(gnd),
	.combout(\core4|Mod0|auto_generated|divider|divider|StageOut[3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[3]~33 .lut_mask = 16'h0F00;
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N6
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|op_1~0 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|op_1~0_combout  = \core4|i [5] $ (VCC)
// \core4|Mod0|auto_generated|divider|divider|op_1~1  = CARRY(\core4|i [5])

	.dataa(vcc),
	.datab(\core4|i [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|Mod0|auto_generated|divider|divider|op_1~0_combout ),
	.cout(\core4|Mod0|auto_generated|divider|divider|op_1~1 ));
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|op_1~0 .lut_mask = 16'h33CC;
defparam \core4|Mod0|auto_generated|divider|divider|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N8
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|op_1~2 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|op_1~2_combout  = (\core4|Mod0|auto_generated|divider|divider|StageOut[3]~33_combout  & (!\core4|Mod0|auto_generated|divider|divider|op_1~1 )) # (!\core4|Mod0|auto_generated|divider|divider|StageOut[3]~33_combout 
//  & ((\core4|Mod0|auto_generated|divider|divider|op_1~1 ) # (GND)))
// \core4|Mod0|auto_generated|divider|divider|op_1~3  = CARRY((!\core4|Mod0|auto_generated|divider|divider|op_1~1 ) # (!\core4|Mod0|auto_generated|divider|divider|StageOut[3]~33_combout ))

	.dataa(vcc),
	.datab(\core4|Mod0|auto_generated|divider|divider|StageOut[3]~33_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Mod0|auto_generated|divider|divider|op_1~1 ),
	.combout(\core4|Mod0|auto_generated|divider|divider|op_1~2_combout ),
	.cout(\core4|Mod0|auto_generated|divider|divider|op_1~3 ));
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|op_1~2 .lut_mask = 16'h3C3F;
defparam \core4|Mod0|auto_generated|divider|divider|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N4
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|StageOut[4]~32 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|StageOut[4]~32_combout  = (\core4|i [7] & !\core4|i [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(\core4|i [7]),
	.datad(\core4|i [6]),
	.cin(gnd),
	.combout(\core4|Mod0|auto_generated|divider|divider|StageOut[4]~32_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[4]~32 .lut_mask = 16'h00F0;
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[4]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N10
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|op_1~5 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|op_1~5_cout  = CARRY((\core4|Mod0|auto_generated|divider|divider|StageOut[4]~32_combout ) # (!\core4|Mod0|auto_generated|divider|divider|op_1~3 ))

	.dataa(vcc),
	.datab(\core4|Mod0|auto_generated|divider|divider|StageOut[4]~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Mod0|auto_generated|divider|divider|op_1~3 ),
	.combout(),
	.cout(\core4|Mod0|auto_generated|divider|divider|op_1~5_cout ));
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|op_1~5 .lut_mask = 16'h00CF;
defparam \core4|Mod0|auto_generated|divider|divider|op_1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N12
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|op_1~6 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|op_1~6_combout  = !\core4|Mod0|auto_generated|divider|divider|op_1~5_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Mod0|auto_generated|divider|divider|op_1~5_cout ),
	.combout(\core4|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|op_1~6 .lut_mask = 16'h0F0F;
defparam \core4|Mod0|auto_generated|divider|divider|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N0
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|StageOut[7]~35 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|StageOut[7]~35_combout  = (\core4|Mod0|auto_generated|divider|divider|op_1~2_combout  & !\core4|Mod0|auto_generated|divider|divider|op_1~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\core4|Mod0|auto_generated|divider|divider|op_1~2_combout ),
	.datad(\core4|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\core4|Mod0|auto_generated|divider|divider|StageOut[7]~35_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[7]~35 .lut_mask = 16'h00F0;
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[7]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N18
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|StageOut[6]~36 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|StageOut[6]~36_combout  = (\core4|Mod0|auto_generated|divider|divider|op_1~6_combout  & \core4|i [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\core4|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.datad(\core4|i [5]),
	.cin(gnd),
	.combout(\core4|Mod0|auto_generated|divider|divider|StageOut[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[6]~36 .lut_mask = 16'hF000;
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N26
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|op_2~5 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|op_2~5_cout  = CARRY((\core4|Mod0|auto_generated|divider|divider|StageOut[7]~34_combout ) # ((\core4|Mod0|auto_generated|divider|divider|StageOut[7]~35_combout ) # 
// (!\core4|Mod0|auto_generated|divider|divider|op_2~3 )))

	.dataa(\core4|Mod0|auto_generated|divider|divider|StageOut[7]~34_combout ),
	.datab(\core4|Mod0|auto_generated|divider|divider|StageOut[7]~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Mod0|auto_generated|divider|divider|op_2~3 ),
	.combout(),
	.cout(\core4|Mod0|auto_generated|divider|divider|op_2~5_cout ));
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|op_2~5 .lut_mask = 16'h00EF;
defparam \core4|Mod0|auto_generated|divider|divider|op_2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N28
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|op_2~6 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|op_2~6_combout  = !\core4|Mod0|auto_generated|divider|divider|op_2~5_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Mod0|auto_generated|divider|divider|op_2~5_cout ),
	.combout(\core4|Mod0|auto_generated|divider|divider|op_2~6_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|op_2~6 .lut_mask = 16'h0F0F;
defparam \core4|Mod0|auto_generated|divider|divider|op_2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N0
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|StageOut[10]~52 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|StageOut[10]~52_combout  = (\core4|Mod0|auto_generated|divider|divider|op_2~6_combout  & ((\core4|Mod0|auto_generated|divider|divider|op_1~6_combout  & (\core4|i [5])) # 
// (!\core4|Mod0|auto_generated|divider|divider|op_1~6_combout  & ((\core4|Mod0|auto_generated|divider|divider|op_1~0_combout )))))

	.dataa(\core4|i [5]),
	.datab(\core4|Mod0|auto_generated|divider|divider|op_2~6_combout ),
	.datac(\core4|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.datad(\core4|Mod0|auto_generated|divider|divider|op_1~0_combout ),
	.cin(gnd),
	.combout(\core4|Mod0|auto_generated|divider|divider|StageOut[10]~52_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[10]~52 .lut_mask = 16'h8C80;
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[10]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N4
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|StageOut[9]~39 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|StageOut[9]~39_combout  = (\core4|i [4] & \core4|Mod0|auto_generated|divider|divider|op_2~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\core4|i [4]),
	.datad(\core4|Mod0|auto_generated|divider|divider|op_2~6_combout ),
	.cin(gnd),
	.combout(\core4|Mod0|auto_generated|divider|divider|StageOut[9]~39_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[9]~39 .lut_mask = 16'hF000;
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[9]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N10
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|op_3~2 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|op_3~2_combout  = (\core4|Mod0|auto_generated|divider|divider|StageOut[9]~40_combout  & (((!\core4|Mod0|auto_generated|divider|divider|op_3~1 )))) # 
// (!\core4|Mod0|auto_generated|divider|divider|StageOut[9]~40_combout  & ((\core4|Mod0|auto_generated|divider|divider|StageOut[9]~39_combout  & (!\core4|Mod0|auto_generated|divider|divider|op_3~1 )) # 
// (!\core4|Mod0|auto_generated|divider|divider|StageOut[9]~39_combout  & ((\core4|Mod0|auto_generated|divider|divider|op_3~1 ) # (GND)))))
// \core4|Mod0|auto_generated|divider|divider|op_3~3  = CARRY(((!\core4|Mod0|auto_generated|divider|divider|StageOut[9]~40_combout  & !\core4|Mod0|auto_generated|divider|divider|StageOut[9]~39_combout )) # (!\core4|Mod0|auto_generated|divider|divider|op_3~1 
// ))

	.dataa(\core4|Mod0|auto_generated|divider|divider|StageOut[9]~40_combout ),
	.datab(\core4|Mod0|auto_generated|divider|divider|StageOut[9]~39_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Mod0|auto_generated|divider|divider|op_3~1 ),
	.combout(\core4|Mod0|auto_generated|divider|divider|op_3~2_combout ),
	.cout(\core4|Mod0|auto_generated|divider|divider|op_3~3 ));
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|op_3~2 .lut_mask = 16'h1E1F;
defparam \core4|Mod0|auto_generated|divider|divider|op_3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N12
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|op_3~5 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|op_3~5_cout  = CARRY((\core4|Mod0|auto_generated|divider|divider|StageOut[10]~38_combout ) # ((\core4|Mod0|auto_generated|divider|divider|StageOut[10]~52_combout ) # 
// (!\core4|Mod0|auto_generated|divider|divider|op_3~3 )))

	.dataa(\core4|Mod0|auto_generated|divider|divider|StageOut[10]~38_combout ),
	.datab(\core4|Mod0|auto_generated|divider|divider|StageOut[10]~52_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Mod0|auto_generated|divider|divider|op_3~3 ),
	.combout(),
	.cout(\core4|Mod0|auto_generated|divider|divider|op_3~5_cout ));
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|op_3~5 .lut_mask = 16'h00EF;
defparam \core4|Mod0|auto_generated|divider|divider|op_3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N14
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|op_3~6 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|op_3~6_combout  = !\core4|Mod0|auto_generated|divider|divider|op_3~5_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Mod0|auto_generated|divider|divider|op_3~5_cout ),
	.combout(\core4|Mod0|auto_generated|divider|divider|op_3~6_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|op_3~6 .lut_mask = 16'h0F0F;
defparam \core4|Mod0|auto_generated|divider|divider|op_3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N0
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|StageOut[13]~41 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|StageOut[13]~41_combout  = (\core4|Mod0|auto_generated|divider|divider|op_3~2_combout  & !\core4|Mod0|auto_generated|divider|divider|op_3~6_combout )

	.dataa(vcc),
	.datab(\core4|Mod0|auto_generated|divider|divider|op_3~2_combout ),
	.datac(\core4|Mod0|auto_generated|divider|divider|op_3~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|Mod0|auto_generated|divider|divider|StageOut[13]~41_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[13]~41 .lut_mask = 16'h0C0C;
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[13]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N26
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|StageOut[12]~42 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|StageOut[12]~42_combout  = (\core4|Mod0|auto_generated|divider|divider|op_3~6_combout  & \core4|i [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\core4|Mod0|auto_generated|divider|divider|op_3~6_combout ),
	.datad(\core4|i [3]),
	.cin(gnd),
	.combout(\core4|Mod0|auto_generated|divider|divider|StageOut[12]~42_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[12]~42 .lut_mask = 16'hF000;
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[12]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N6
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|op_4~0 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|op_4~0_combout  = \core4|i [2] $ (VCC)
// \core4|Mod0|auto_generated|divider|divider|op_4~1  = CARRY(\core4|i [2])

	.dataa(\core4|i [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|Mod0|auto_generated|divider|divider|op_4~0_combout ),
	.cout(\core4|Mod0|auto_generated|divider|divider|op_4~1 ));
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|op_4~0 .lut_mask = 16'h55AA;
defparam \core4|Mod0|auto_generated|divider|divider|op_4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N10
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|op_4~5_cout  = CARRY((\core4|Mod0|auto_generated|divider|divider|StageOut[13]~53_combout ) # ((\core4|Mod0|auto_generated|divider|divider|StageOut[13]~41_combout ) # 
// (!\core4|Mod0|auto_generated|divider|divider|op_4~3 )))

	.dataa(\core4|Mod0|auto_generated|divider|divider|StageOut[13]~53_combout ),
	.datab(\core4|Mod0|auto_generated|divider|divider|StageOut[13]~41_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Mod0|auto_generated|divider|divider|op_4~3 ),
	.combout(),
	.cout(\core4|Mod0|auto_generated|divider|divider|op_4~5_cout ));
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|op_4~5 .lut_mask = 16'h00EF;
defparam \core4|Mod0|auto_generated|divider|divider|op_4~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N12
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|op_4~6 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|op_4~6_combout  = !\core4|Mod0|auto_generated|divider|divider|op_4~5_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Mod0|auto_generated|divider|divider|op_4~5_cout ),
	.combout(\core4|Mod0|auto_generated|divider|divider|op_4~6_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|op_4~6 .lut_mask = 16'h0F0F;
defparam \core4|Mod0|auto_generated|divider|divider|op_4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N4
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|StageOut[16]~54 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|StageOut[16]~54_combout  = (\core4|Mod0|auto_generated|divider|divider|op_4~6_combout  & ((\core4|Mod0|auto_generated|divider|divider|op_3~6_combout  & (\core4|i [3])) # 
// (!\core4|Mod0|auto_generated|divider|divider|op_3~6_combout  & ((\core4|Mod0|auto_generated|divider|divider|op_3~0_combout )))))

	.dataa(\core4|i [3]),
	.datab(\core4|Mod0|auto_generated|divider|divider|op_3~0_combout ),
	.datac(\core4|Mod0|auto_generated|divider|divider|op_3~6_combout ),
	.datad(\core4|Mod0|auto_generated|divider|divider|op_4~6_combout ),
	.cin(gnd),
	.combout(\core4|Mod0|auto_generated|divider|divider|StageOut[16]~54_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[16]~54 .lut_mask = 16'hAC00;
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[16]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N28
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|StageOut[15]~45 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|StageOut[15]~45_combout  = (\core4|i [2] & \core4|Mod0|auto_generated|divider|divider|op_4~6_combout )

	.dataa(\core4|i [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\core4|Mod0|auto_generated|divider|divider|op_4~6_combout ),
	.cin(gnd),
	.combout(\core4|Mod0|auto_generated|divider|divider|StageOut[15]~45_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[15]~45 .lut_mask = 16'hAA00;
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[15]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N18
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|op_5~0 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|op_5~0_combout  = \core4|i [1] $ (VCC)
// \core4|Mod0|auto_generated|divider|divider|op_5~1  = CARRY(\core4|i [1])

	.dataa(vcc),
	.datab(\core4|i [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|Mod0|auto_generated|divider|divider|op_5~0_combout ),
	.cout(\core4|Mod0|auto_generated|divider|divider|op_5~1 ));
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|op_5~0 .lut_mask = 16'h33CC;
defparam \core4|Mod0|auto_generated|divider|divider|op_5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N22
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|op_5~5_cout  = CARRY((\core4|Mod0|auto_generated|divider|divider|StageOut[16]~44_combout ) # ((\core4|Mod0|auto_generated|divider|divider|StageOut[16]~54_combout ) # 
// (!\core4|Mod0|auto_generated|divider|divider|op_5~3 )))

	.dataa(\core4|Mod0|auto_generated|divider|divider|StageOut[16]~44_combout ),
	.datab(\core4|Mod0|auto_generated|divider|divider|StageOut[16]~54_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Mod0|auto_generated|divider|divider|op_5~3 ),
	.combout(),
	.cout(\core4|Mod0|auto_generated|divider|divider|op_5~5_cout ));
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|op_5~5 .lut_mask = 16'h00EF;
defparam \core4|Mod0|auto_generated|divider|divider|op_5~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N24
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|op_5~6_combout  = !\core4|Mod0|auto_generated|divider|divider|op_5~5_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Mod0|auto_generated|divider|divider|op_5~5_cout ),
	.combout(\core4|Mod0|auto_generated|divider|divider|op_5~6_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|op_5~6 .lut_mask = 16'h0F0F;
defparam \core4|Mod0|auto_generated|divider|divider|op_5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N2
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|StageOut[18]~48 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout  = (\core4|i [1] & \core4|Mod0|auto_generated|divider|divider|op_5~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\core4|i [1]),
	.datad(\core4|Mod0|auto_generated|divider|divider|op_5~6_combout ),
	.cin(gnd),
	.combout(\core4|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[18]~48 .lut_mask = 16'hF000;
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[18]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N4
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|StageOut[18]~49 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout  = (!\core4|Mod0|auto_generated|divider|divider|op_5~6_combout  & \core4|Mod0|auto_generated|divider|divider|op_5~0_combout )

	.dataa(vcc),
	.datab(\core4|Mod0|auto_generated|divider|divider|op_5~6_combout ),
	.datac(vcc),
	.datad(\core4|Mod0|auto_generated|divider|divider|op_5~0_combout ),
	.cin(gnd),
	.combout(\core4|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[18]~49 .lut_mask = 16'h3300;
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[18]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N20
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|op_6~0 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|op_6~0_combout  = \core4|i [0] $ (VCC)
// \core4|Mod0|auto_generated|divider|divider|op_6~1  = CARRY(\core4|i [0])

	.dataa(vcc),
	.datab(\core4|i [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|Mod0|auto_generated|divider|divider|op_6~0_combout ),
	.cout(\core4|Mod0|auto_generated|divider|divider|op_6~1 ));
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|op_6~0 .lut_mask = 16'h33CC;
defparam \core4|Mod0|auto_generated|divider|divider|op_6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N22
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|op_6~2 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|op_6~2_combout  = (\core4|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout  & (((!\core4|Mod0|auto_generated|divider|divider|op_6~1 )))) # 
// (!\core4|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout  & ((\core4|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout  & (!\core4|Mod0|auto_generated|divider|divider|op_6~1 )) # 
// (!\core4|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout  & ((\core4|Mod0|auto_generated|divider|divider|op_6~1 ) # (GND)))))
// \core4|Mod0|auto_generated|divider|divider|op_6~3  = CARRY(((!\core4|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout  & !\core4|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout )) # 
// (!\core4|Mod0|auto_generated|divider|divider|op_6~1 ))

	.dataa(\core4|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout ),
	.datab(\core4|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Mod0|auto_generated|divider|divider|op_6~1 ),
	.combout(\core4|Mod0|auto_generated|divider|divider|op_6~2_combout ),
	.cout(\core4|Mod0|auto_generated|divider|divider|op_6~3 ));
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|op_6~2 .lut_mask = 16'h1E1F;
defparam \core4|Mod0|auto_generated|divider|divider|op_6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N18
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|StageOut[22]~51 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  = (\core4|Mod0|auto_generated|divider|divider|op_6~6_combout  & ((\core4|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout ) # 
// ((\core4|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout )))) # (!\core4|Mod0|auto_generated|divider|divider|op_6~6_combout  & (((\core4|Mod0|auto_generated|divider|divider|op_6~2_combout ))))

	.dataa(\core4|Mod0|auto_generated|divider|divider|op_6~6_combout ),
	.datab(\core4|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout ),
	.datac(\core4|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout ),
	.datad(\core4|Mod0|auto_generated|divider|divider|op_6~2_combout ),
	.cin(gnd),
	.combout(\core4|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[22]~51 .lut_mask = 16'hFDA8;
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[22]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N18
cycloneii_lcell_comb \core4|Mux7~0 (
// Equation(s):
// \core4|Mux7~0_combout  = (!\core4|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & ((\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & ((\core4|secret_key [8]))) # 
// (!\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core4|secret_key [16]))))

	.dataa(\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datab(\core4|secret_key [16]),
	.datac(\core4|secret_key [8]),
	.datad(\core4|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.cin(gnd),
	.combout(\core4|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mux7~0 .lut_mask = 16'h00E4;
defparam \core4|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N0
cycloneii_lcell_comb \core4|Mux7~1 (
// Equation(s):
// \core4|Mux7~1_combout  = (\core4|Mux7~0_combout ) # ((!\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core4|secret_key [0] & \core4|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout )))

	.dataa(\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datab(\core4|Mux7~0_combout ),
	.datac(\core4|secret_key [0]),
	.datad(\core4|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.cin(gnd),
	.combout(\core4|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mux7~1 .lut_mask = 16'hDCCC;
defparam \core4|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N4
cycloneii_lcell_comb \core4|Add1~0 (
// Equation(s):
// \core4|Add1~0_combout  = (\core4|Add0~0_combout  & (\core4|Mux7~1_combout  $ (VCC))) # (!\core4|Add0~0_combout  & (\core4|Mux7~1_combout  & VCC))
// \core4|Add1~1  = CARRY((\core4|Add0~0_combout  & \core4|Mux7~1_combout ))

	.dataa(\core4|Add0~0_combout ),
	.datab(\core4|Mux7~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|Add1~0_combout ),
	.cout(\core4|Add1~1 ));
// synopsys translate_off
defparam \core4|Add1~0 .lut_mask = 16'h6688;
defparam \core4|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N16
cycloneii_lcell_comb \core4|Equal9~0 (
// Equation(s):
// \core4|Equal9~0_combout  = (\core4|Equal12~0_combout  & (!\core4|state [2] & (\core4|Equal21~1_combout  & !\core4|state [4])))

	.dataa(\core4|Equal12~0_combout ),
	.datab(\core4|state [2]),
	.datac(\core4|Equal21~1_combout ),
	.datad(\core4|state [4]),
	.cin(gnd),
	.combout(\core4|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Equal9~0 .lut_mask = 16'h0020;
defparam \core4|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N28
cycloneii_lcell_comb \core4|Selector31~1 (
// Equation(s):
// \core4|Selector31~1_combout  = (\core4|Add0~0_combout  & ((\core4|Equal22~0_combout ) # ((\core4|Add1~0_combout  & \core4|Equal9~0_combout )))) # (!\core4|Add0~0_combout  & (((\core4|Add1~0_combout  & \core4|Equal9~0_combout ))))

	.dataa(\core4|Add0~0_combout ),
	.datab(\core4|Equal22~0_combout ),
	.datac(\core4|Add1~0_combout ),
	.datad(\core4|Equal9~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector31~1 .lut_mask = 16'hF888;
defparam \core4|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y15_N29
cycloneii_lcell_ff \core4|j[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector31~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|WideOr2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|j [0]));

// Location: LCCOMB_X30_Y15_N16
cycloneii_lcell_comb \core4|Add0~2 (
// Equation(s):
// \core4|Add0~2_combout  = (\core4|q_i [1] & ((\core4|j [1] & (\core4|Add0~1  & VCC)) # (!\core4|j [1] & (!\core4|Add0~1 )))) # (!\core4|q_i [1] & ((\core4|j [1] & (!\core4|Add0~1 )) # (!\core4|j [1] & ((\core4|Add0~1 ) # (GND)))))
// \core4|Add0~3  = CARRY((\core4|q_i [1] & (!\core4|j [1] & !\core4|Add0~1 )) # (!\core4|q_i [1] & ((!\core4|Add0~1 ) # (!\core4|j [1]))))

	.dataa(\core4|q_i [1]),
	.datab(\core4|j [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add0~1 ),
	.combout(\core4|Add0~2_combout ),
	.cout(\core4|Add0~3 ));
// synopsys translate_off
defparam \core4|Add0~2 .lut_mask = 16'h9617;
defparam \core4|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N30
cycloneii_lcell_comb \core4|Selector30~1 (
// Equation(s):
// \core4|Selector30~1_combout  = (\core4|Add1~2_combout  & ((\core4|Equal9~0_combout ) # ((\core4|Add0~2_combout  & \core4|Equal22~0_combout )))) # (!\core4|Add1~2_combout  & (\core4|Add0~2_combout  & (\core4|Equal22~0_combout )))

	.dataa(\core4|Add1~2_combout ),
	.datab(\core4|Add0~2_combout ),
	.datac(\core4|Equal22~0_combout ),
	.datad(\core4|Equal9~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector30~1 .lut_mask = 16'hEAC0;
defparam \core4|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y15_N31
cycloneii_lcell_ff \core4|j[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector30~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|WideOr2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|j [1]));

// Location: LCCOMB_X30_Y15_N18
cycloneii_lcell_comb \core4|Add0~4 (
// Equation(s):
// \core4|Add0~4_combout  = ((\core4|q_i [2] $ (\core4|j [2] $ (!\core4|Add0~3 )))) # (GND)
// \core4|Add0~5  = CARRY((\core4|q_i [2] & ((\core4|j [2]) # (!\core4|Add0~3 ))) # (!\core4|q_i [2] & (\core4|j [2] & !\core4|Add0~3 )))

	.dataa(\core4|q_i [2]),
	.datab(\core4|j [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add0~3 ),
	.combout(\core4|Add0~4_combout ),
	.cout(\core4|Add0~5 ));
// synopsys translate_off
defparam \core4|Add0~4 .lut_mask = 16'h698E;
defparam \core4|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N8
cycloneii_lcell_comb \core4|Add1~4 (
// Equation(s):
// \core4|Add1~4_combout  = ((\core4|Mux5~1_combout  $ (\core4|Add0~4_combout  $ (!\core4|Add1~3 )))) # (GND)
// \core4|Add1~5  = CARRY((\core4|Mux5~1_combout  & ((\core4|Add0~4_combout ) # (!\core4|Add1~3 ))) # (!\core4|Mux5~1_combout  & (\core4|Add0~4_combout  & !\core4|Add1~3 )))

	.dataa(\core4|Mux5~1_combout ),
	.datab(\core4|Add0~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add1~3 ),
	.combout(\core4|Add1~4_combout ),
	.cout(\core4|Add1~5 ));
// synopsys translate_off
defparam \core4|Add1~4 .lut_mask = 16'h698E;
defparam \core4|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N0
cycloneii_lcell_comb \core4|Selector29~1 (
// Equation(s):
// \core4|Selector29~1_combout  = (\core4|Equal9~0_combout  & ((\core4|Add1~4_combout ) # ((\core4|Add0~4_combout  & \core4|Equal22~0_combout )))) # (!\core4|Equal9~0_combout  & (\core4|Add0~4_combout  & ((\core4|Equal22~0_combout ))))

	.dataa(\core4|Equal9~0_combout ),
	.datab(\core4|Add0~4_combout ),
	.datac(\core4|Add1~4_combout ),
	.datad(\core4|Equal22~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector29~1 .lut_mask = 16'hECA0;
defparam \core4|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N10
cycloneii_lcell_comb \core4|Selector29~2 (
// Equation(s):
// \core4|Selector29~2_combout  = (\core4|Selector29~0_combout ) # ((\core4|Selector29~1_combout ) # ((\core4|i [2] & \core4|WideOr4~combout )))

	.dataa(\core4|i [2]),
	.datab(\core4|WideOr4~combout ),
	.datac(\core4|Selector29~0_combout ),
	.datad(\core4|Selector29~1_combout ),
	.cin(gnd),
	.combout(\core4|Selector29~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector29~2 .lut_mask = 16'hFFF8;
defparam \core4|Selector29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y14_N11
cycloneii_lcell_ff \core4|address[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector29~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|address [2]));

// Location: LCFF_X31_Y15_N25
cycloneii_lcell_ff \core4|j[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector27~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|WideOr2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|j [4]));

// Location: LCCOMB_X30_Y15_N20
cycloneii_lcell_comb \core4|Add0~6 (
// Equation(s):
// \core4|Add0~6_combout  = (\core4|j [3] & ((\core4|q_i [3] & (\core4|Add0~5  & VCC)) # (!\core4|q_i [3] & (!\core4|Add0~5 )))) # (!\core4|j [3] & ((\core4|q_i [3] & (!\core4|Add0~5 )) # (!\core4|q_i [3] & ((\core4|Add0~5 ) # (GND)))))
// \core4|Add0~7  = CARRY((\core4|j [3] & (!\core4|q_i [3] & !\core4|Add0~5 )) # (!\core4|j [3] & ((!\core4|Add0~5 ) # (!\core4|q_i [3]))))

	.dataa(\core4|j [3]),
	.datab(\core4|q_i [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add0~5 ),
	.combout(\core4|Add0~6_combout ),
	.cout(\core4|Add0~7 ));
// synopsys translate_off
defparam \core4|Add0~6 .lut_mask = 16'h9617;
defparam \core4|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N22
cycloneii_lcell_comb \core4|Add0~8 (
// Equation(s):
// \core4|Add0~8_combout  = ((\core4|q_i [4] $ (\core4|j [4] $ (!\core4|Add0~7 )))) # (GND)
// \core4|Add0~9  = CARRY((\core4|q_i [4] & ((\core4|j [4]) # (!\core4|Add0~7 ))) # (!\core4|q_i [4] & (\core4|j [4] & !\core4|Add0~7 )))

	.dataa(\core4|q_i [4]),
	.datab(\core4|j [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add0~7 ),
	.combout(\core4|Add0~8_combout ),
	.cout(\core4|Add0~9 ));
// synopsys translate_off
defparam \core4|Add0~8 .lut_mask = 16'h698E;
defparam \core4|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N24
cycloneii_lcell_comb \core4|Selector27~1 (
// Equation(s):
// \core4|Selector27~1_combout  = (\core4|Add1~8_combout  & ((\core4|Equal9~0_combout ) # ((\core4|Add0~8_combout  & \core4|Equal22~0_combout )))) # (!\core4|Add1~8_combout  & (\core4|Add0~8_combout  & (\core4|Equal22~0_combout )))

	.dataa(\core4|Add1~8_combout ),
	.datab(\core4|Add0~8_combout ),
	.datac(\core4|Equal22~0_combout ),
	.datad(\core4|Equal9~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector27~1 .lut_mask = 16'hEAC0;
defparam \core4|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N12
cycloneii_lcell_comb \core4|Selector27~2 (
// Equation(s):
// \core4|Selector27~2_combout  = (\core4|Selector27~0_combout ) # ((\core4|Selector27~1_combout ) # ((\core4|i [4] & \core4|WideOr4~combout )))

	.dataa(\core4|Selector27~0_combout ),
	.datab(\core4|i [4]),
	.datac(\core4|WideOr4~combout ),
	.datad(\core4|Selector27~1_combout ),
	.cin(gnd),
	.combout(\core4|Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector27~2 .lut_mask = 16'hFFEA;
defparam \core4|Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y15_N13
cycloneii_lcell_ff \core4|address[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector27~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|address [4]));

// Location: LCFF_X31_Y15_N23
cycloneii_lcell_ff \core4|j[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector26~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|WideOr2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|j [5]));

// Location: LCCOMB_X30_Y15_N24
cycloneii_lcell_comb \core4|Add0~10 (
// Equation(s):
// \core4|Add0~10_combout  = (\core4|q_i [5] & ((\core4|j [5] & (\core4|Add0~9  & VCC)) # (!\core4|j [5] & (!\core4|Add0~9 )))) # (!\core4|q_i [5] & ((\core4|j [5] & (!\core4|Add0~9 )) # (!\core4|j [5] & ((\core4|Add0~9 ) # (GND)))))
// \core4|Add0~11  = CARRY((\core4|q_i [5] & (!\core4|j [5] & !\core4|Add0~9 )) # (!\core4|q_i [5] & ((!\core4|Add0~9 ) # (!\core4|j [5]))))

	.dataa(\core4|q_i [5]),
	.datab(\core4|j [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add0~9 ),
	.combout(\core4|Add0~10_combout ),
	.cout(\core4|Add0~11 ));
// synopsys translate_off
defparam \core4|Add0~10 .lut_mask = 16'h9617;
defparam \core4|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N30
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|StageOut[19]~55 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|StageOut[19]~55_combout  = (\core4|Mod0|auto_generated|divider|divider|op_5~6_combout  & ((\core4|Mod0|auto_generated|divider|divider|op_4~6_combout  & ((\core4|i [2]))) # 
// (!\core4|Mod0|auto_generated|divider|divider|op_4~6_combout  & (\core4|Mod0|auto_generated|divider|divider|op_4~0_combout ))))

	.dataa(\core4|Mod0|auto_generated|divider|divider|op_4~6_combout ),
	.datab(\core4|Mod0|auto_generated|divider|divider|op_5~6_combout ),
	.datac(\core4|Mod0|auto_generated|divider|divider|op_4~0_combout ),
	.datad(\core4|i [2]),
	.cin(gnd),
	.combout(\core4|Mod0|auto_generated|divider|divider|StageOut[19]~55_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[19]~55 .lut_mask = 16'hC840;
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[19]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N24
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|op_6~5_cout  = CARRY((\core4|Mod0|auto_generated|divider|divider|StageOut[19]~47_combout ) # ((\core4|Mod0|auto_generated|divider|divider|StageOut[19]~55_combout ) # 
// (!\core4|Mod0|auto_generated|divider|divider|op_6~3 )))

	.dataa(\core4|Mod0|auto_generated|divider|divider|StageOut[19]~47_combout ),
	.datab(\core4|Mod0|auto_generated|divider|divider|StageOut[19]~55_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Mod0|auto_generated|divider|divider|op_6~3 ),
	.combout(),
	.cout(\core4|Mod0|auto_generated|divider|divider|op_6~5_cout ));
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|op_6~5 .lut_mask = 16'h00EF;
defparam \core4|Mod0|auto_generated|divider|divider|op_6~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N26
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|op_6~6_combout  = !\core4|Mod0|auto_generated|divider|divider|op_6~5_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Mod0|auto_generated|divider|divider|op_6~5_cout ),
	.combout(\core4|Mod0|auto_generated|divider|divider|op_6~6_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|op_6~6 .lut_mask = 16'h0F0F;
defparam \core4|Mod0|auto_generated|divider|divider|op_6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N16
cycloneii_lcell_comb \core4|Mod0|auto_generated|divider|divider|StageOut[21]~50 (
// Equation(s):
// \core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  = (\core4|Mod0|auto_generated|divider|divider|op_6~6_combout  & (\core4|i [0])) # (!\core4|Mod0|auto_generated|divider|divider|op_6~6_combout  & 
// ((\core4|Mod0|auto_generated|divider|divider|op_6~0_combout )))

	.dataa(\core4|i [0]),
	.datab(vcc),
	.datac(\core4|Mod0|auto_generated|divider|divider|op_6~6_combout ),
	.datad(\core4|Mod0|auto_generated|divider|divider|op_6~0_combout ),
	.cin(gnd),
	.combout(\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[21]~50 .lut_mask = 16'hAFA0;
defparam \core4|Mod0|auto_generated|divider|divider|StageOut[21]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N18
cycloneii_lcell_comb \core4|Mux4~1 (
// Equation(s):
// \core4|Mux4~1_combout  = (\core4|Mux4~0_combout ) # ((!\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core4|secret_key [3] & \core4|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout )))

	.dataa(\core4|Mux4~0_combout ),
	.datab(\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datac(\core4|secret_key [3]),
	.datad(\core4|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.cin(gnd),
	.combout(\core4|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mux4~1 .lut_mask = 16'hBAAA;
defparam \core4|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N14
cycloneii_lcell_comb \core4|Add1~10 (
// Equation(s):
// \core4|Add1~10_combout  = (\core4|Mux2~1_combout  & ((\core4|Add0~10_combout  & (\core4|Add1~9  & VCC)) # (!\core4|Add0~10_combout  & (!\core4|Add1~9 )))) # (!\core4|Mux2~1_combout  & ((\core4|Add0~10_combout  & (!\core4|Add1~9 )) # 
// (!\core4|Add0~10_combout  & ((\core4|Add1~9 ) # (GND)))))
// \core4|Add1~11  = CARRY((\core4|Mux2~1_combout  & (!\core4|Add0~10_combout  & !\core4|Add1~9 )) # (!\core4|Mux2~1_combout  & ((!\core4|Add1~9 ) # (!\core4|Add0~10_combout ))))

	.dataa(\core4|Mux2~1_combout ),
	.datab(\core4|Add0~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add1~9 ),
	.combout(\core4|Add1~10_combout ),
	.cout(\core4|Add1~11 ));
// synopsys translate_off
defparam \core4|Add1~10 .lut_mask = 16'h9617;
defparam \core4|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N22
cycloneii_lcell_comb \core4|Selector26~1 (
// Equation(s):
// \core4|Selector26~1_combout  = (\core4|Equal9~0_combout  & ((\core4|Add1~10_combout ) # ((\core4|Add0~10_combout  & \core4|Equal22~0_combout )))) # (!\core4|Equal9~0_combout  & (\core4|Add0~10_combout  & ((\core4|Equal22~0_combout ))))

	.dataa(\core4|Equal9~0_combout ),
	.datab(\core4|Add0~10_combout ),
	.datac(\core4|Add1~10_combout ),
	.datad(\core4|Equal22~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector26~1 .lut_mask = 16'hECA0;
defparam \core4|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N0
cycloneii_lcell_comb \core4|Selector26~2 (
// Equation(s):
// \core4|Selector26~2_combout  = (\core4|Selector26~0_combout ) # ((\core4|Selector26~1_combout ) # ((\core4|i [5] & \core4|WideOr4~combout )))

	.dataa(\core4|Selector26~0_combout ),
	.datab(\core4|i [5]),
	.datac(\core4|WideOr4~combout ),
	.datad(\core4|Selector26~1_combout ),
	.cin(gnd),
	.combout(\core4|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector26~2 .lut_mask = 16'hFFEA;
defparam \core4|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y14_N1
cycloneii_lcell_ff \core4|address[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector26~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|address [5]));

// Location: LCCOMB_X30_Y14_N2
cycloneii_lcell_comb \core4|Selector24~0 (
// Equation(s):
// \core4|Selector24~0_combout  = (\core4|Add3~14_combout  & ((\core4|Equal29~0_combout ) # ((\core4|Add2~14_combout  & \core4|Equal19~0_combout )))) # (!\core4|Add3~14_combout  & (\core4|Add2~14_combout  & (\core4|Equal19~0_combout )))

	.dataa(\core4|Add3~14_combout ),
	.datab(\core4|Add2~14_combout ),
	.datac(\core4|Equal19~0_combout ),
	.datad(\core4|Equal29~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector24~0 .lut_mask = 16'hEAC0;
defparam \core4|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N22
cycloneii_lcell_comb \core4|WideOr28~0 (
// Equation(s):
// \core4|WideOr28~0_combout  = (\core4|state [2]) # ((\core4|state [4] & ((\core4|state [3]) # (!\core4|state [1]))) # (!\core4|state [4] & ((\core4|state [1]) # (!\core4|state [3]))))

	.dataa(\core4|state [4]),
	.datab(\core4|state [2]),
	.datac(\core4|state [1]),
	.datad(\core4|state [3]),
	.cin(gnd),
	.combout(\core4|WideOr28~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|WideOr28~0 .lut_mask = 16'hFEDF;
defparam \core4|WideOr28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N8
cycloneii_lcell_comb \core4|WideOr28~1 (
// Equation(s):
// \core4|WideOr28~1_combout  = (\core4|state [5]) # ((\core4|state [0] & (!\core4|Selector72~10_combout )) # (!\core4|state [0] & ((\core4|WideOr28~0_combout ))))

	.dataa(\core4|Selector72~10_combout ),
	.datab(\core4|WideOr28~0_combout ),
	.datac(\core4|state [0]),
	.datad(\core4|state [5]),
	.cin(gnd),
	.combout(\core4|WideOr28~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|WideOr28~1 .lut_mask = 16'hFF5C;
defparam \core4|WideOr28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cycloneii_lcell_comb \core4|Selector75~0 (
// Equation(s):
// \core4|Selector75~0_combout  = (\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7] & ((\core4|q_i~2_combout ) # ((\core4|q_i [7] & \core4|WideOr28~1_combout )))) # 
// (!\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7] & (((\core4|q_i [7] & \core4|WideOr28~1_combout ))))

	.dataa(\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7]),
	.datab(\core4|q_i~2_combout ),
	.datac(\core4|q_i [7]),
	.datad(\core4|WideOr28~1_combout ),
	.cin(gnd),
	.combout(\core4|Selector75~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector75~0 .lut_mask = 16'hF888;
defparam \core4|Selector75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y15_N21
cycloneii_lcell_ff \core4|q_i[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector75~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|q_i [7]));

// Location: LCFF_X31_Y15_N3
cycloneii_lcell_ff \core4|j[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector24~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|WideOr2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|j [7]));

// Location: LCCOMB_X30_Y15_N26
cycloneii_lcell_comb \core4|Add0~12 (
// Equation(s):
// \core4|Add0~12_combout  = ((\core4|j [6] $ (\core4|q_i [6] $ (!\core4|Add0~11 )))) # (GND)
// \core4|Add0~13  = CARRY((\core4|j [6] & ((\core4|q_i [6]) # (!\core4|Add0~11 ))) # (!\core4|j [6] & (\core4|q_i [6] & !\core4|Add0~11 )))

	.dataa(\core4|j [6]),
	.datab(\core4|q_i [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add0~11 ),
	.combout(\core4|Add0~12_combout ),
	.cout(\core4|Add0~13 ));
// synopsys translate_off
defparam \core4|Add0~12 .lut_mask = 16'h698E;
defparam \core4|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N28
cycloneii_lcell_comb \core4|Add0~14 (
// Equation(s):
// \core4|Add0~14_combout  = \core4|q_i [7] $ (\core4|Add0~13  $ (\core4|j [7]))

	.dataa(vcc),
	.datab(\core4|q_i [7]),
	.datac(vcc),
	.datad(\core4|j [7]),
	.cin(\core4|Add0~13 ),
	.combout(\core4|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Add0~14 .lut_mask = 16'hC33C;
defparam \core4|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y13_N7
cycloneii_lcell_ff \core4|secret_key[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Add4~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|secret_key [15]));

// Location: LCCOMB_X33_Y12_N4
cycloneii_lcell_comb \core4|Mux0~0 (
// Equation(s):
// \core4|Mux0~0_combout  = (!\core4|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & ((\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core4|secret_key [15])) # 
// (!\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & ((\core4|secret_key [23])))))

	.dataa(\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datab(\core4|secret_key [15]),
	.datac(\core4|secret_key [23]),
	.datad(\core4|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.cin(gnd),
	.combout(\core4|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mux0~0 .lut_mask = 16'h00D8;
defparam \core4|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N2
cycloneii_lcell_comb \core4|Mux0~1 (
// Equation(s):
// \core4|Mux0~1_combout  = (\core4|Mux0~0_combout ) # ((!\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core4|secret_key [7] & \core4|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout )))

	.dataa(\core4|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datab(\core4|Mux0~0_combout ),
	.datac(\core4|secret_key [7]),
	.datad(\core4|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.cin(gnd),
	.combout(\core4|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Mux0~1 .lut_mask = 16'hDCCC;
defparam \core4|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N16
cycloneii_lcell_comb \core4|Add1~12 (
// Equation(s):
// \core4|Add1~12_combout  = ((\core4|Mux1~1_combout  $ (\core4|Add0~12_combout  $ (!\core4|Add1~11 )))) # (GND)
// \core4|Add1~13  = CARRY((\core4|Mux1~1_combout  & ((\core4|Add0~12_combout ) # (!\core4|Add1~11 ))) # (!\core4|Mux1~1_combout  & (\core4|Add0~12_combout  & !\core4|Add1~11 )))

	.dataa(\core4|Mux1~1_combout ),
	.datab(\core4|Add0~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|Add1~11 ),
	.combout(\core4|Add1~12_combout ),
	.cout(\core4|Add1~13 ));
// synopsys translate_off
defparam \core4|Add1~12 .lut_mask = 16'h698E;
defparam \core4|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N18
cycloneii_lcell_comb \core4|Add1~14 (
// Equation(s):
// \core4|Add1~14_combout  = \core4|Add0~14_combout  $ (\core4|Add1~13  $ (\core4|Mux0~1_combout ))

	.dataa(vcc),
	.datab(\core4|Add0~14_combout ),
	.datac(vcc),
	.datad(\core4|Mux0~1_combout ),
	.cin(\core4|Add1~13 ),
	.combout(\core4|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Add1~14 .lut_mask = 16'hC33C;
defparam \core4|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N2
cycloneii_lcell_comb \core4|Selector24~1 (
// Equation(s):
// \core4|Selector24~1_combout  = (\core4|Equal9~0_combout  & ((\core4|Add1~14_combout ) # ((\core4|Equal22~0_combout  & \core4|Add0~14_combout )))) # (!\core4|Equal9~0_combout  & (((\core4|Equal22~0_combout  & \core4|Add0~14_combout ))))

	.dataa(\core4|Equal9~0_combout ),
	.datab(\core4|Add1~14_combout ),
	.datac(\core4|Equal22~0_combout ),
	.datad(\core4|Add0~14_combout ),
	.cin(gnd),
	.combout(\core4|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector24~1 .lut_mask = 16'hF888;
defparam \core4|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N18
cycloneii_lcell_comb \core4|Selector24~2 (
// Equation(s):
// \core4|Selector24~2_combout  = (\core4|Selector24~0_combout ) # ((\core4|Selector24~1_combout ) # ((\core4|i [7] & \core4|WideOr4~combout )))

	.dataa(\core4|i [7]),
	.datab(\core4|Selector24~0_combout ),
	.datac(\core4|Selector24~1_combout ),
	.datad(\core4|WideOr4~combout ),
	.cin(gnd),
	.combout(\core4|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector24~2 .lut_mask = 16'hFEFC;
defparam \core4|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y14_N19
cycloneii_lcell_ff \core4|address[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector24~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|address [7]));

// Location: LCCOMB_X22_Y15_N0
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[10]~reg0_regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 16'h5050;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][1]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][2]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h1FFF;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 16'h52D2;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~78 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][3]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~78_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~78 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][0]~75 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]~2_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][0]~75_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][0]~75 .lut_mask = 16'hC888;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][0]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~78_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][3]~regout ));

// Location: LCCOMB_X21_Y17_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~78 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][3]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~78_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~78 .lut_mask = 16'hF3C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~78_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][3]~regout ));

// Location: LCFF_X25_Y15_N13
cycloneii_lcell_ff \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][3]~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]));

// Location: LCCOMB_X25_Y15_N26
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 (
	.dataa(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .lut_mask = 16'h52F0;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y15_N27
cycloneii_lcell_ff \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][3]~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]));

// Location: LCCOMB_X21_Y17_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~76 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][1]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~76_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~76 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~76_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][1]~regout ));

// Location: LCCOMB_X25_Y15_N22
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][1]~regout ),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'h8000;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 (
	.dataa(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout ),
	.cout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 ));
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 .lut_mask = 16'h55AA;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 (
	.dataa(vcc),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 ),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout ),
	.cout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 ));
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 .lut_mask = 16'h3C3F;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 (
	.dataa(vcc),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 ),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout ),
	.cout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 ));
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 .lut_mask = 16'hC30C;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 (
	.dataa(vcc),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 ),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout ),
	.cout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 ));
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 .lut_mask = 16'h3C3F;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 (
	.dataa(vcc),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 ),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout ),
	.cout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 ));
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 .lut_mask = 16'hC30C;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 (
	.dataa(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 ),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout ),
	.cout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 ));
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 .lut_mask = 16'h5A5F;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 (
	.dataa(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 ),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout ),
	.cout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 ));
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 .lut_mask = 16'hA50A;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23 (
	.dataa(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 ),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23 .lut_mask = 16'h5A5A;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~74 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][0]~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~74_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~74 .lut_mask = 16'hAFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~74_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][0]~regout ));

// Location: LCCOMB_X21_Y17_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~74 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][0]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~74_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~74 .lut_mask = 16'hF3C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~74_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][0]~regout ));

// Location: CLKCTRL_G7
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][0]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][0]~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][0]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][0]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][3]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[10]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .lut_mask = 16'h4000;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[10]~reg0_regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][2]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .lut_mask = 16'h0080;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 (
	.dataa(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][1]~regout ),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .lut_mask = 16'h0080;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 (
	.dataa(vcc),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.datac(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 .lut_mask = 16'hFFFC;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y15_N21
cycloneii_lcell_ff \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23_combout ),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]));

// Location: LCFF_X24_Y15_N19
cycloneii_lcell_ff \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout ),
	.sdata(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]));

// Location: LCFF_X24_Y15_N17
cycloneii_lcell_ff \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout ),
	.sdata(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]));

// Location: LCFF_X24_Y15_N15
cycloneii_lcell_ff \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout ),
	.sdata(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]));

// Location: LCFF_X24_Y15_N13
cycloneii_lcell_ff \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout ),
	.sdata(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]));

// Location: LCFF_X24_Y15_N11
cycloneii_lcell_ff \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout ),
	.sdata(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]));

// Location: LCFF_X24_Y15_N9
cycloneii_lcell_ff \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout ),
	.sdata(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]));

// Location: LCFF_X24_Y15_N7
cycloneii_lcell_ff \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout ),
	.sdata(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]));

// Location: LCCOMB_X28_Y16_N16
cycloneii_lcell_comb \core4|data~0 (
// Equation(s):
// \core4|data~0_combout  = (!\core4|Equal27~0_combout  & (((!\core4|Equal3~5_combout ) # (!\core4|state [2])) # (!\core4|Equal12~0_combout )))

	.dataa(\core4|Equal12~0_combout ),
	.datab(\core4|Equal27~0_combout ),
	.datac(\core4|state [2]),
	.datad(\core4|Equal3~5_combout ),
	.cin(gnd),
	.combout(\core4|data~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|data~0 .lut_mask = 16'h1333;
defparam \core4|data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneii_lcell_comb \core4|Selector54~1 (
// Equation(s):
// \core4|Selector54~1_combout  = (\core4|Selector54~0_combout  & (((\core4|q_j [1] & !\core4|data~0_combout )) # (!\core4|Selector55~1_combout ))) # (!\core4|Selector54~0_combout  & (((\core4|q_j [1] & !\core4|data~0_combout ))))

	.dataa(\core4|Selector54~0_combout ),
	.datab(\core4|Selector55~1_combout ),
	.datac(\core4|q_j [1]),
	.datad(\core4|data~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector54~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector54~1 .lut_mask = 16'h22F2;
defparam \core4|Selector54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y15_N5
cycloneii_lcell_ff \core4|data[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector54~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|WideOr7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|data [1]));

// Location: LCCOMB_X29_Y15_N28
cycloneii_lcell_comb \core4|Selector52~0 (
// Equation(s):
// \core4|Selector52~0_combout  = (\core4|Equal12~1_combout  & (((\core4|q_i [3])))) # (!\core4|Equal12~1_combout  & ((\core4|Equal25~0_combout  & ((\core4|q_i [3]))) # (!\core4|Equal25~0_combout  & (\core4|i [3]))))

	.dataa(\core4|i [3]),
	.datab(\core4|q_i [3]),
	.datac(\core4|Equal12~1_combout ),
	.datad(\core4|Equal25~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector52~0 .lut_mask = 16'hCCCA;
defparam \core4|Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N20
cycloneii_lcell_comb \core4|Selector87~0 (
// Equation(s):
// \core4|Selector87~0_combout  = (\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3] & ((\core4|q_j~0_combout ) # ((\core4|WideOr29~1_combout  & \core4|q_j [3])))) # 
// (!\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3] & (\core4|WideOr29~1_combout  & (\core4|q_j [3])))

	.dataa(\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3]),
	.datab(\core4|WideOr29~1_combout ),
	.datac(\core4|q_j [3]),
	.datad(\core4|q_j~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector87~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector87~0 .lut_mask = 16'hEAC0;
defparam \core4|Selector87~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y15_N21
cycloneii_lcell_ff \core4|q_j[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector87~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|q_j [3]));

// Location: LCCOMB_X28_Y15_N10
cycloneii_lcell_comb \core4|Selector52~1 (
// Equation(s):
// \core4|Selector52~1_combout  = (\core4|data~0_combout  & (!\core4|Selector55~1_combout  & (\core4|Selector52~0_combout ))) # (!\core4|data~0_combout  & ((\core4|q_j [3]) # ((!\core4|Selector55~1_combout  & \core4|Selector52~0_combout ))))

	.dataa(\core4|data~0_combout ),
	.datab(\core4|Selector55~1_combout ),
	.datac(\core4|Selector52~0_combout ),
	.datad(\core4|q_j [3]),
	.cin(gnd),
	.combout(\core4|Selector52~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector52~1 .lut_mask = 16'h7530;
defparam \core4|Selector52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y15_N11
cycloneii_lcell_ff \core4|data[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector52~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|WideOr7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|data [3]));

// Location: LCCOMB_X28_Y15_N28
cycloneii_lcell_comb \core4|Selector86~0 (
// Equation(s):
// \core4|Selector86~0_combout  = (\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4] & ((\core4|q_j~0_combout ) # ((\core4|q_j [4] & \core4|WideOr29~1_combout )))) # 
// (!\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4] & (((\core4|q_j [4] & \core4|WideOr29~1_combout ))))

	.dataa(\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4]),
	.datab(\core4|q_j~0_combout ),
	.datac(\core4|q_j [4]),
	.datad(\core4|WideOr29~1_combout ),
	.cin(gnd),
	.combout(\core4|Selector86~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector86~0 .lut_mask = 16'hF888;
defparam \core4|Selector86~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y15_N29
cycloneii_lcell_ff \core4|q_j[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector86~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|q_j [4]));

// Location: LCCOMB_X28_Y15_N30
cycloneii_lcell_comb \core4|Selector51~1 (
// Equation(s):
// \core4|Selector51~1_combout  = (\core4|Selector51~0_combout  & (((\core4|q_j [4] & !\core4|data~0_combout )) # (!\core4|Selector55~1_combout ))) # (!\core4|Selector51~0_combout  & (((\core4|q_j [4] & !\core4|data~0_combout ))))

	.dataa(\core4|Selector51~0_combout ),
	.datab(\core4|Selector55~1_combout ),
	.datac(\core4|q_j [4]),
	.datad(\core4|data~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector51~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector51~1 .lut_mask = 16'h22F2;
defparam \core4|Selector51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y15_N31
cycloneii_lcell_ff \core4|data[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector51~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|WideOr7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|data [4]));

// Location: LCCOMB_X29_Y15_N6
cycloneii_lcell_comb \core4|Selector49~0 (
// Equation(s):
// \core4|Selector49~0_combout  = (\core4|Equal12~1_combout  & (\core4|q_i [6])) # (!\core4|Equal12~1_combout  & ((\core4|Equal25~0_combout  & (\core4|q_i [6])) # (!\core4|Equal25~0_combout  & ((\core4|i [6])))))

	.dataa(\core4|q_i [6]),
	.datab(\core4|Equal12~1_combout ),
	.datac(\core4|i [6]),
	.datad(\core4|Equal25~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector49~0 .lut_mask = 16'hAAB8;
defparam \core4|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N6
cycloneii_lcell_comb \core4|Selector84~0 (
// Equation(s):
// \core4|Selector84~0_combout  = (\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6] & ((\core4|q_j~0_combout ) # ((\core4|WideOr29~1_combout  & \core4|q_j [6])))) # 
// (!\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6] & (\core4|WideOr29~1_combout  & (\core4|q_j [6])))

	.dataa(\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6]),
	.datab(\core4|WideOr29~1_combout ),
	.datac(\core4|q_j [6]),
	.datad(\core4|q_j~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector84~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector84~0 .lut_mask = 16'hEAC0;
defparam \core4|Selector84~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y15_N7
cycloneii_lcell_ff \core4|q_j[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector84~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|q_j [6]));

// Location: LCCOMB_X28_Y15_N24
cycloneii_lcell_comb \core4|Selector49~1 (
// Equation(s):
// \core4|Selector49~1_combout  = (\core4|data~0_combout  & (!\core4|Selector55~1_combout  & (\core4|Selector49~0_combout ))) # (!\core4|data~0_combout  & ((\core4|q_j [6]) # ((!\core4|Selector55~1_combout  & \core4|Selector49~0_combout ))))

	.dataa(\core4|data~0_combout ),
	.datab(\core4|Selector55~1_combout ),
	.datac(\core4|Selector49~0_combout ),
	.datad(\core4|q_j [6]),
	.cin(gnd),
	.combout(\core4|Selector49~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector49~1 .lut_mask = 16'h7530;
defparam \core4|Selector49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y15_N25
cycloneii_lcell_ff \core4|data[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector49~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|WideOr7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|data [6]));

// Location: LCCOMB_X28_Y15_N18
cycloneii_lcell_comb \core4|Selector83~0 (
// Equation(s):
// \core4|Selector83~0_combout  = (\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7] & ((\core4|q_j~0_combout ) # ((\core4|q_j [7] & \core4|WideOr29~1_combout )))) # 
// (!\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7] & (((\core4|q_j [7] & \core4|WideOr29~1_combout ))))

	.dataa(\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7]),
	.datab(\core4|q_j~0_combout ),
	.datac(\core4|q_j [7]),
	.datad(\core4|WideOr29~1_combout ),
	.cin(gnd),
	.combout(\core4|Selector83~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector83~0 .lut_mask = 16'hF888;
defparam \core4|Selector83~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y15_N19
cycloneii_lcell_ff \core4|q_j[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector83~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|q_j [7]));

// Location: LCCOMB_X28_Y15_N12
cycloneii_lcell_comb \core4|Selector48~1 (
// Equation(s):
// \core4|Selector48~1_combout  = (\core4|Selector48~0_combout  & (((\core4|q_j [7] & !\core4|data~0_combout )) # (!\core4|Selector55~1_combout ))) # (!\core4|Selector48~0_combout  & (\core4|q_j [7] & (!\core4|data~0_combout )))

	.dataa(\core4|Selector48~0_combout ),
	.datab(\core4|q_j [7]),
	.datac(\core4|data~0_combout ),
	.datad(\core4|Selector55~1_combout ),
	.cin(gnd),
	.combout(\core4|Selector48~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector48~1 .lut_mask = 16'h0CAE;
defparam \core4|Selector48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y15_N13
cycloneii_lcell_ff \core4|data[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector48~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|WideOr7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|data [7]));

// Location: LCCOMB_X25_Y15_N10
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [7]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][3]~regout ),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hAAAC;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N4
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1 (
	.dataa(vcc),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][3]~regout ),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1 .lut_mask = 16'hFFF3;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y15_N11
cycloneii_lcell_ff \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]));

// Location: LCCOMB_X25_Y15_N6
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][3]~regout ),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [6]),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hFE02;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y15_N7
cycloneii_lcell_ff \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]));

// Location: LCCOMB_X25_Y15_N24
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][3]~regout ),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [5]),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hFE02;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y15_N25
cycloneii_lcell_ff \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]));

// Location: LCCOMB_X25_Y15_N16
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][3]~regout ),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [4]),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hFE02;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y15_N17
cycloneii_lcell_ff \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]));

// Location: LCCOMB_X25_Y15_N18
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][3]~regout ),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [3]),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hFE02;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y15_N19
cycloneii_lcell_ff \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]));

// Location: LCCOMB_X25_Y15_N28
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][3]~regout ),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [2]),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hF1E0;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y15_N29
cycloneii_lcell_ff \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]));

// Location: LCCOMB_X25_Y15_N2
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][3]~regout ),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [1]),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hFE02;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y15_N3
cycloneii_lcell_ff \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]));

// Location: LCCOMB_X30_Y15_N10
cycloneii_lcell_comb \core4|Selector77~0 (
// Equation(s):
// \core4|Selector77~0_combout  = (\core4|WideOr28~1_combout  & ((\core4|q_i [5]) # ((\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5] & \core4|q_i~2_combout )))) # (!\core4|WideOr28~1_combout  & 
// (\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5] & ((\core4|q_i~2_combout ))))

	.dataa(\core4|WideOr28~1_combout ),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5]),
	.datac(\core4|q_i [5]),
	.datad(\core4|q_i~2_combout ),
	.cin(gnd),
	.combout(\core4|Selector77~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector77~0 .lut_mask = 16'hECA0;
defparam \core4|Selector77~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y15_N11
cycloneii_lcell_ff \core4|q_i[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector77~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|q_i [5]));

// Location: LCCOMB_X29_Y15_N0
cycloneii_lcell_comb \core4|Selector50~0 (
// Equation(s):
// \core4|Selector50~0_combout  = (\core4|Equal25~0_combout  & (\core4|q_i [5])) # (!\core4|Equal25~0_combout  & ((\core4|Equal12~1_combout  & (\core4|q_i [5])) # (!\core4|Equal12~1_combout  & ((\core4|i [5])))))

	.dataa(\core4|Equal25~0_combout ),
	.datab(\core4|q_i [5]),
	.datac(\core4|Equal12~1_combout ),
	.datad(\core4|i [5]),
	.cin(gnd),
	.combout(\core4|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector50~0 .lut_mask = 16'hCDC8;
defparam \core4|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneii_lcell_comb \core4|Selector85~0 (
// Equation(s):
// \core4|Selector85~0_combout  = (\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5] & ((\core4|q_j~0_combout ) # ((\core4|q_j [5] & \core4|WideOr29~1_combout )))) # 
// (!\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5] & (((\core4|q_j [5] & \core4|WideOr29~1_combout ))))

	.dataa(\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5]),
	.datab(\core4|q_j~0_combout ),
	.datac(\core4|q_j [5]),
	.datad(\core4|WideOr29~1_combout ),
	.cin(gnd),
	.combout(\core4|Selector85~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector85~0 .lut_mask = 16'hF888;
defparam \core4|Selector85~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y15_N23
cycloneii_lcell_ff \core4|q_j[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector85~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|q_j [5]));

// Location: LCCOMB_X28_Y15_N26
cycloneii_lcell_comb \core4|Selector50~1 (
// Equation(s):
// \core4|Selector50~1_combout  = (\core4|data~0_combout  & (!\core4|Selector55~1_combout  & (\core4|Selector50~0_combout ))) # (!\core4|data~0_combout  & ((\core4|q_j [5]) # ((!\core4|Selector55~1_combout  & \core4|Selector50~0_combout ))))

	.dataa(\core4|data~0_combout ),
	.datab(\core4|Selector55~1_combout ),
	.datac(\core4|Selector50~0_combout ),
	.datad(\core4|q_j [5]),
	.cin(gnd),
	.combout(\core4|Selector50~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector50~1 .lut_mask = 16'h7530;
defparam \core4|Selector50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y15_N27
cycloneii_lcell_ff \core4|data[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector50~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|WideOr7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|data [5]));

// Location: LCCOMB_X30_Y15_N30
cycloneii_lcell_comb \core4|Selector80~0 (
// Equation(s):
// \core4|Selector80~0_combout  = (\core4|WideOr28~1_combout  & ((\core4|q_i [2]) # ((\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2] & \core4|q_i~2_combout )))) # (!\core4|WideOr28~1_combout  & 
// (\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2] & ((\core4|q_i~2_combout ))))

	.dataa(\core4|WideOr28~1_combout ),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2]),
	.datac(\core4|q_i [2]),
	.datad(\core4|q_i~2_combout ),
	.cin(gnd),
	.combout(\core4|Selector80~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector80~0 .lut_mask = 16'hECA0;
defparam \core4|Selector80~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y15_N31
cycloneii_lcell_ff \core4|q_i[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector80~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|q_i [2]));

// Location: LCCOMB_X29_Y15_N26
cycloneii_lcell_comb \core4|Selector53~0 (
// Equation(s):
// \core4|Selector53~0_combout  = (\core4|Equal12~1_combout  & (((\core4|q_i [2])))) # (!\core4|Equal12~1_combout  & ((\core4|Equal25~0_combout  & ((\core4|q_i [2]))) # (!\core4|Equal25~0_combout  & (\core4|i [2]))))

	.dataa(\core4|i [2]),
	.datab(\core4|q_i [2]),
	.datac(\core4|Equal12~1_combout ),
	.datad(\core4|Equal25~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector53~0 .lut_mask = 16'hCCCA;
defparam \core4|Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N2
cycloneii_lcell_comb \core4|Selector88~0 (
// Equation(s):
// \core4|Selector88~0_combout  = (\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2] & ((\core4|q_j~0_combout ) # ((\core4|WideOr29~1_combout  & \core4|q_j [2])))) # 
// (!\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2] & (\core4|WideOr29~1_combout  & (\core4|q_j [2])))

	.dataa(\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2]),
	.datab(\core4|WideOr29~1_combout ),
	.datac(\core4|q_j [2]),
	.datad(\core4|q_j~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector88~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector88~0 .lut_mask = 16'hEAC0;
defparam \core4|Selector88~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y15_N3
cycloneii_lcell_ff \core4|q_j[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector88~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|q_j [2]));

// Location: LCCOMB_X28_Y15_N16
cycloneii_lcell_comb \core4|Selector53~1 (
// Equation(s):
// \core4|Selector53~1_combout  = (\core4|data~0_combout  & (!\core4|Selector55~1_combout  & (\core4|Selector53~0_combout ))) # (!\core4|data~0_combout  & ((\core4|q_j [2]) # ((!\core4|Selector55~1_combout  & \core4|Selector53~0_combout ))))

	.dataa(\core4|data~0_combout ),
	.datab(\core4|Selector55~1_combout ),
	.datac(\core4|Selector53~0_combout ),
	.datad(\core4|q_j [2]),
	.cin(gnd),
	.combout(\core4|Selector53~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector53~1 .lut_mask = 16'h7530;
defparam \core4|Selector53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y15_N17
cycloneii_lcell_ff \core4|data[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector53~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|WideOr7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|data [2]));

// Location: LCCOMB_X25_Y15_N8
cycloneii_lcell_comb \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][3]~regout ),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [0]),
	.cin(gnd),
	.combout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hFE02;
defparam \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y15_N9
cycloneii_lcell_ff \core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]));

// Location: LCCOMB_X30_Y15_N4
cycloneii_lcell_comb \core4|Selector76~0 (
// Equation(s):
// \core4|Selector76~0_combout  = (\core4|WideOr28~1_combout  & ((\core4|q_i [6]) # ((\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6] & \core4|q_i~2_combout )))) # (!\core4|WideOr28~1_combout  & 
// (\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6] & ((\core4|q_i~2_combout ))))

	.dataa(\core4|WideOr28~1_combout ),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6]),
	.datac(\core4|q_i [6]),
	.datad(\core4|q_i~2_combout ),
	.cin(gnd),
	.combout(\core4|Selector76~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector76~0 .lut_mask = 16'hECA0;
defparam \core4|Selector76~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y15_N5
cycloneii_lcell_ff \core4|q_i[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector76~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|q_i [6]));

// Location: LCCOMB_X31_Y15_N20
cycloneii_lcell_comb \core4|Selector25~1 (
// Equation(s):
// \core4|Selector25~1_combout  = (\core4|Equal22~0_combout  & ((\core4|Add0~12_combout ) # ((\core4|Add1~12_combout  & \core4|Equal9~0_combout )))) # (!\core4|Equal22~0_combout  & (((\core4|Add1~12_combout  & \core4|Equal9~0_combout ))))

	.dataa(\core4|Equal22~0_combout ),
	.datab(\core4|Add0~12_combout ),
	.datac(\core4|Add1~12_combout ),
	.datad(\core4|Equal9~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector25~1 .lut_mask = 16'hF888;
defparam \core4|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N0
cycloneii_lcell_comb \core4|Selector25~2 (
// Equation(s):
// \core4|Selector25~2_combout  = (\core4|Selector25~0_combout ) # ((\core4|Selector25~1_combout ) # ((\core4|i [6] & \core4|WideOr4~combout )))

	.dataa(\core4|Selector25~0_combout ),
	.datab(\core4|i [6]),
	.datac(\core4|Selector25~1_combout ),
	.datad(\core4|WideOr4~combout ),
	.cin(gnd),
	.combout(\core4|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector25~2 .lut_mask = 16'hFEFA;
defparam \core4|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y14_N1
cycloneii_lcell_ff \core4|address[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector25~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|address [6]));

// Location: LCCOMB_X30_Y15_N8
cycloneii_lcell_comb \core4|Selector79~0 (
// Equation(s):
// \core4|Selector79~0_combout  = (\core4|WideOr28~1_combout  & ((\core4|q_i [3]) # ((\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3] & \core4|q_i~2_combout )))) # (!\core4|WideOr28~1_combout  & 
// (\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3] & ((\core4|q_i~2_combout ))))

	.dataa(\core4|WideOr28~1_combout ),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3]),
	.datac(\core4|q_i [3]),
	.datad(\core4|q_i~2_combout ),
	.cin(gnd),
	.combout(\core4|Selector79~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector79~0 .lut_mask = 16'hECA0;
defparam \core4|Selector79~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y15_N9
cycloneii_lcell_ff \core4|q_i[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector79~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|q_i [3]));

// Location: LCCOMB_X31_Y15_N26
cycloneii_lcell_comb \core4|Selector28~1 (
// Equation(s):
// \core4|Selector28~1_combout  = (\core4|Add1~6_combout  & ((\core4|Equal9~0_combout ) # ((\core4|Equal22~0_combout  & \core4|Add0~6_combout )))) # (!\core4|Add1~6_combout  & (\core4|Equal22~0_combout  & (\core4|Add0~6_combout )))

	.dataa(\core4|Add1~6_combout ),
	.datab(\core4|Equal22~0_combout ),
	.datac(\core4|Add0~6_combout ),
	.datad(\core4|Equal9~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector28~1 .lut_mask = 16'hEAC0;
defparam \core4|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N14
cycloneii_lcell_comb \core4|Selector28~0 (
// Equation(s):
// \core4|Selector28~0_combout  = (\core4|Add3~6_combout  & ((\core4|Equal29~0_combout ) # ((\core4|Add2~6_combout  & \core4|Equal19~0_combout )))) # (!\core4|Add3~6_combout  & (\core4|Add2~6_combout  & (\core4|Equal19~0_combout )))

	.dataa(\core4|Add3~6_combout ),
	.datab(\core4|Add2~6_combout ),
	.datac(\core4|Equal19~0_combout ),
	.datad(\core4|Equal29~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector28~0 .lut_mask = 16'hEAC0;
defparam \core4|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N6
cycloneii_lcell_comb \core4|Selector28~2 (
// Equation(s):
// \core4|Selector28~2_combout  = (\core4|Selector28~1_combout ) # ((\core4|Selector28~0_combout ) # ((\core4|i [3] & \core4|WideOr4~combout )))

	.dataa(\core4|i [3]),
	.datab(\core4|Selector28~1_combout ),
	.datac(\core4|WideOr4~combout ),
	.datad(\core4|Selector28~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector28~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector28~2 .lut_mask = 16'hFFEC;
defparam \core4|Selector28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y14_N7
cycloneii_lcell_ff \core4|address[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector28~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|address [3]));

// Location: LCCOMB_X27_Y15_N16
cycloneii_lcell_comb \core4|Selector89~0 (
// Equation(s):
// \core4|Selector89~0_combout  = (\core4|q_j~0_combout  & ((\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1]) # ((\core4|WideOr29~1_combout  & \core4|q_j [1])))) # (!\core4|q_j~0_combout  & (\core4|WideOr29~1_combout  & 
// (\core4|q_j [1])))

	.dataa(\core4|q_j~0_combout ),
	.datab(\core4|WideOr29~1_combout ),
	.datac(\core4|q_j [1]),
	.datad(\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1]),
	.cin(gnd),
	.combout(\core4|Selector89~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector89~0 .lut_mask = 16'hEAC0;
defparam \core4|Selector89~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y15_N17
cycloneii_lcell_ff \core4|q_j[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector89~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|q_j [1]));

// Location: LCCOMB_X30_Y14_N26
cycloneii_lcell_comb \core4|Selector30~0 (
// Equation(s):
// \core4|Selector30~0_combout  = (\core4|Add2~2_combout  & ((\core4|Equal19~0_combout ) # ((\core4|Add3~2_combout  & \core4|Equal29~0_combout )))) # (!\core4|Add2~2_combout  & (\core4|Add3~2_combout  & ((\core4|Equal29~0_combout ))))

	.dataa(\core4|Add2~2_combout ),
	.datab(\core4|Add3~2_combout ),
	.datac(\core4|Equal19~0_combout ),
	.datad(\core4|Equal29~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector30~0 .lut_mask = 16'hECA0;
defparam \core4|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N16
cycloneii_lcell_comb \core4|Selector30~2 (
// Equation(s):
// \core4|Selector30~2_combout  = (\core4|Selector30~0_combout ) # ((\core4|Selector30~1_combout ) # ((\core4|i [1] & \core4|WideOr4~combout )))

	.dataa(\core4|i [1]),
	.datab(\core4|Selector30~0_combout ),
	.datac(\core4|Selector30~1_combout ),
	.datad(\core4|WideOr4~combout ),
	.cin(gnd),
	.combout(\core4|Selector30~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector30~2 .lut_mask = 16'hFEFC;
defparam \core4|Selector30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y14_N17
cycloneii_lcell_ff \core4|address[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector30~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|address [1]));

// Location: LCCOMB_X22_Y18_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~85 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][2]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~85_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~85 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~11 .lut_mask = 16'h0800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][0]~83 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~11_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]~2_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][0]~83_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][0]~83 .lut_mask = 16'hEA00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][0]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~85_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][0]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][2]~regout ));

// Location: LCCOMB_X22_Y18_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~85 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][2]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~85_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~85 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][0]~83 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~11_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][0]~83_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][0]~83 .lut_mask = 16'hF400;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][0]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~85_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][0]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][2]~regout ));

// Location: LCCOMB_X24_Y18_N0
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[11]~reg0_regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][2]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h2000;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N14
cycloneii_lcell_comb \core4|Selector47~0 (
// Equation(s):
// \core4|Selector47~0_combout  = (\core4|WideOr6~0_combout  & ((\core4|address_d [0]) # ((\core4|Equal19~0_combout  & \core4|k [0])))) # (!\core4|WideOr6~0_combout  & (\core4|Equal19~0_combout  & ((\core4|k [0]))))

	.dataa(\core4|WideOr6~0_combout ),
	.datab(\core4|Equal19~0_combout ),
	.datac(\core4|address_d [0]),
	.datad(\core4|k [0]),
	.cin(gnd),
	.combout(\core4|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector47~0 .lut_mask = 16'hECA0;
defparam \core4|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N15
cycloneii_lcell_ff \core4|address_d[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector47~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|address_d [0]));

// Location: LCCOMB_X28_Y16_N10
cycloneii_lcell_comb \core4|WideOr6~0 (
// Equation(s):
// \core4|WideOr6~0_combout  = ((\core4|state [1] & ((!\core4|state [0]) # (!\core4|state [4]))) # (!\core4|state [1] & ((\core4|state [4]) # (\core4|state [0])))) # (!\core4|Equal3~4_combout )

	.dataa(\core4|state [1]),
	.datab(\core4|Equal3~4_combout ),
	.datac(\core4|state [4]),
	.datad(\core4|state [0]),
	.cin(gnd),
	.combout(\core4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|WideOr6~0 .lut_mask = 16'h7FFB;
defparam \core4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneii_lcell_comb \core4|Selector46~0 (
// Equation(s):
// \core4|Selector46~0_combout  = (\core4|k [1] & ((\core4|Equal19~0_combout ) # ((\core4|address_d [1] & \core4|WideOr6~0_combout )))) # (!\core4|k [1] & (((\core4|address_d [1] & \core4|WideOr6~0_combout ))))

	.dataa(\core4|k [1]),
	.datab(\core4|Equal19~0_combout ),
	.datac(\core4|address_d [1]),
	.datad(\core4|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector46~0 .lut_mask = 16'hF888;
defparam \core4|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N25
cycloneii_lcell_ff \core4|address_d[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector46~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|address_d [1]));

// Location: LCCOMB_X28_Y18_N22
cycloneii_lcell_comb \core4|Selector45~0 (
// Equation(s):
// \core4|Selector45~0_combout  = (\core4|WideOr6~0_combout  & ((\core4|address_d [2]) # ((\core4|Equal19~0_combout  & \core4|k [2])))) # (!\core4|WideOr6~0_combout  & (\core4|Equal19~0_combout  & ((\core4|k [2]))))

	.dataa(\core4|WideOr6~0_combout ),
	.datab(\core4|Equal19~0_combout ),
	.datac(\core4|address_d [2]),
	.datad(\core4|k [2]),
	.cin(gnd),
	.combout(\core4|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector45~0 .lut_mask = 16'hECA0;
defparam \core4|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N23
cycloneii_lcell_ff \core4|address_d[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector45~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|address_d [2]));

// Location: LCCOMB_X28_Y18_N12
cycloneii_lcell_comb \core4|Selector44~0 (
// Equation(s):
// \core4|Selector44~0_combout  = (\core4|WideOr6~0_combout  & ((\core4|address_d [3]) # ((\core4|Equal19~0_combout  & \core4|k [3])))) # (!\core4|WideOr6~0_combout  & (\core4|Equal19~0_combout  & ((\core4|k [3]))))

	.dataa(\core4|WideOr6~0_combout ),
	.datab(\core4|Equal19~0_combout ),
	.datac(\core4|address_d [3]),
	.datad(\core4|k [3]),
	.cin(gnd),
	.combout(\core4|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector44~0 .lut_mask = 16'hECA0;
defparam \core4|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N13
cycloneii_lcell_ff \core4|address_d[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector44~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|address_d [3]));

// Location: LCCOMB_X29_Y18_N20
cycloneii_lcell_comb \core4|Selector19~0 (
// Equation(s):
// \core4|Selector19~0_combout  = (\core4|WideOr3~3_combout  & ((\core4|k [4]) # ((\core4|Add5~8_combout  & \core4|Equal35~0_combout )))) # (!\core4|WideOr3~3_combout  & (\core4|Add5~8_combout  & ((\core4|Equal35~0_combout ))))

	.dataa(\core4|WideOr3~3_combout ),
	.datab(\core4|Add5~8_combout ),
	.datac(\core4|k [4]),
	.datad(\core4|Equal35~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector19~0 .lut_mask = 16'hECA0;
defparam \core4|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y18_N21
cycloneii_lcell_ff \core4|k[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector19~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|k [4]));

// Location: LCCOMB_X28_Y18_N10
cycloneii_lcell_comb \core4|Selector43~0 (
// Equation(s):
// \core4|Selector43~0_combout  = (\core4|WideOr6~0_combout  & ((\core4|address_d [4]) # ((\core4|Equal19~0_combout  & \core4|k [4])))) # (!\core4|WideOr6~0_combout  & (\core4|Equal19~0_combout  & ((\core4|k [4]))))

	.dataa(\core4|WideOr6~0_combout ),
	.datab(\core4|Equal19~0_combout ),
	.datac(\core4|address_d [4]),
	.datad(\core4|k [4]),
	.cin(gnd),
	.combout(\core4|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector43~0 .lut_mask = 16'hECA0;
defparam \core4|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N11
cycloneii_lcell_ff \core4|address_d[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector43~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|address_d [4]));

// Location: LCCOMB_X22_Y18_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~86 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][3]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~86_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~86 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~86_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][0]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][3]~regout ));

// Location: LCCOMB_X22_Y18_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~86 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][3]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~86_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~86 .lut_mask = 16'hD8D8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~86_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][0]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][3]~regout ));

// Location: LCCOMB_X22_Y18_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~84 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][1]~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~84_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~84 .lut_mask = 16'hAFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~84_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][0]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][1]~regout ));

// Location: LCCOMB_X17_Y19_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~10_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~13 .lut_mask = 16'hB080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y19_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[11]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~13_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[11]~reg0_regout ));

// Location: LCCOMB_X24_Y18_N2
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[11]~reg0_regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 16'h3030;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N28
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][1]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][2]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h1FFF;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N10
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 (
	.dataa(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .lut_mask = 16'h52F0;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y18_N11
cycloneii_lcell_ff \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][3]~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]));

// Location: LCCOMB_X25_Y18_N12
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h43C3;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y18_N13
cycloneii_lcell_ff \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][3]~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]));

// Location: LCCOMB_X25_Y18_N24
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 16'h43F0;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y18_N25
cycloneii_lcell_ff \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][3]~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]));

// Location: LCCOMB_X25_Y18_N14
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][1]~regout ),
	.datac(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'h8000;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N4
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5 (
	.dataa(vcc),
	.datab(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5_combout ),
	.cout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~6 ));
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5 .lut_mask = 16'h33CC;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N6
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8 (
	.dataa(vcc),
	.datab(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~6 ),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8_combout ),
	.cout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~9 ));
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8 .lut_mask = 16'h3C3F;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N8
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 (
	.dataa(vcc),
	.datab(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~9 ),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10_combout ),
	.cout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11 ));
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 .lut_mask = 16'hC30C;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N10
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12 (
	.dataa(vcc),
	.datab(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11 ),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12_combout ),
	.cout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13 ));
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12 .lut_mask = 16'h3C3F;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N12
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14 (
	.dataa(vcc),
	.datab(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13 ),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14 .lut_mask = 16'hC3C3;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~82 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][0]~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~82_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~82 .lut_mask = 16'hAFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~82_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][0]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][0]~regout ));

// Location: CLKCTRL_G15
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][0]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][0]~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][0]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][0]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N10
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[11]~reg0_regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][3]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .lut_mask = 16'h2000;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N20
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[11]~reg0_regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][2]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .lut_mask = 16'h2000;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N30
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 (
	.dataa(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][1]~regout ),
	.datac(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .lut_mask = 16'h0800;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~7 (
	.dataa(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.datab(vcc),
	.datac(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.datad(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~7 .lut_mask = 16'hFFFA;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y18_N13
cycloneii_lcell_ff \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14_combout ),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]));

// Location: LCFF_X27_Y18_N11
cycloneii_lcell_ff \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12_combout ),
	.sdata(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]));

// Location: LCFF_X27_Y18_N9
cycloneii_lcell_ff \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10_combout ),
	.sdata(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]));

// Location: LCFF_X27_Y18_N7
cycloneii_lcell_ff \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8_combout ),
	.sdata(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]));

// Location: LCFF_X27_Y18_N5
cycloneii_lcell_ff \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5_combout ),
	.sdata(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]));

// Location: LCCOMB_X25_Y18_N6
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][3]~regout ),
	.datac(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [7]),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hFE02;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N20
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][3]~regout ),
	.datac(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1 .lut_mask = 16'hFCFF;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y18_N7
cycloneii_lcell_ff \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]));

// Location: LCCOMB_X25_Y18_N26
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][3]~regout ),
	.datac(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [6]),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hFE02;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y18_N27
cycloneii_lcell_ff \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]));

// Location: LCCOMB_X25_Y18_N28
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][3]~regout ),
	.datac(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hABA8;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y18_N29
cycloneii_lcell_ff \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]));

// Location: LCCOMB_X25_Y18_N16
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][3]~regout ),
	.datac(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [4]),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hFE02;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y18_N17
cycloneii_lcell_ff \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]));

// Location: LCCOMB_X25_Y18_N18
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][3]~regout ),
	.datac(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [3]),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hFE02;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y18_N19
cycloneii_lcell_ff \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]));

// Location: LCCOMB_X25_Y18_N4
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][3]~regout ),
	.datac(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [2]),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hFE02;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y18_N5
cycloneii_lcell_ff \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]));

// Location: LCCOMB_X25_Y18_N2
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datab(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][3]~regout ),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hF0E2;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y18_N3
cycloneii_lcell_ff \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]));

// Location: LCCOMB_X25_Y18_N0
cycloneii_lcell_comb \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][3]~regout ),
	.datac(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.cin(gnd),
	.combout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hABA8;
defparam \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y18_N1
cycloneii_lcell_ff \core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]));

// Location: LCCOMB_X27_Y15_N26
cycloneii_lcell_comb \core4|Selector63~0 (
// Equation(s):
// \core4|Selector63~0_combout  = (\core4|Equal30~0_combout  & (\core4|state [0] & (\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0] $ (\core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0]))))

	.dataa(\core4|Equal30~0_combout ),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0]),
	.datac(\core4|state [0]),
	.datad(\core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0]),
	.cin(gnd),
	.combout(\core4|Selector63~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector63~0 .lut_mask = 16'h2080;
defparam \core4|Selector63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N8
cycloneii_lcell_comb \core4|WideOr8~4 (
// Equation(s):
// \core4|WideOr8~4_combout  = (((!\core4|state [1]) # (!\core4|state [4])) # (!\core4|state [3])) # (!\core4|state [2])

	.dataa(\core4|state [2]),
	.datab(\core4|state [3]),
	.datac(\core4|state [4]),
	.datad(\core4|state [1]),
	.cin(gnd),
	.combout(\core4|WideOr8~4_combout ),
	.cout());
// synopsys translate_off
defparam \core4|WideOr8~4 .lut_mask = 16'h7FFF;
defparam \core4|WideOr8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N6
cycloneii_lcell_comb \core4|WideOr8~6 (
// Equation(s):
// \core4|WideOr8~6_combout  = (!\core4|state [0] & ((\core4|state [2]) # ((\core4|state [3]) # (!\core4|Equal5~1_combout ))))

	.dataa(\core4|state [0]),
	.datab(\core4|state [2]),
	.datac(\core4|state [3]),
	.datad(\core4|Equal5~1_combout ),
	.cin(gnd),
	.combout(\core4|WideOr8~6_combout ),
	.cout());
// synopsys translate_off
defparam \core4|WideOr8~6 .lut_mask = 16'h5455;
defparam \core4|WideOr8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N18
cycloneii_lcell_comb \core4|WideOr8~5 (
// Equation(s):
// \core4|WideOr8~5_combout  = (\core4|state [5]) # ((\core4|WideOr8~6_combout ) # ((\core4|state [0] & \core4|WideOr8~4_combout )))

	.dataa(\core4|state [0]),
	.datab(\core4|state [5]),
	.datac(\core4|WideOr8~4_combout ),
	.datad(\core4|WideOr8~6_combout ),
	.cin(gnd),
	.combout(\core4|WideOr8~5_combout ),
	.cout());
// synopsys translate_off
defparam \core4|WideOr8~5 .lut_mask = 16'hFFEC;
defparam \core4|WideOr8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N4
cycloneii_lcell_comb \core4|Selector63~1 (
// Equation(s):
// \core4|Selector63~1_combout  = (\core4|Selector63~0_combout ) # ((\core4|data_d [0] & \core4|WideOr8~5_combout ))

	.dataa(vcc),
	.datab(\core4|Selector63~0_combout ),
	.datac(\core4|data_d [0]),
	.datad(\core4|WideOr8~5_combout ),
	.cin(gnd),
	.combout(\core4|Selector63~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector63~1 .lut_mask = 16'hFCCC;
defparam \core4|Selector63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y15_N5
cycloneii_lcell_ff \core4|data_d[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector63~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|data_d [0]));

// Location: LCCOMB_X24_Y19_N6
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5 (
	.dataa(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5_combout ),
	.cout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~6 ));
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5 .lut_mask = 16'h55AA;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8 (
	.dataa(vcc),
	.datab(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~6 ),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8_combout ),
	.cout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~9 ));
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8 .lut_mask = 16'h3C3F;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 (
	.dataa(vcc),
	.datab(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~9 ),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10_combout ),
	.cout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11 ));
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 .lut_mask = 16'hC30C;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12 (
	.dataa(vcc),
	.datab(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11 ),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12_combout ),
	.cout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13 ));
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12 .lut_mask = 16'h3C3F;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N14
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14 (
	.dataa(vcc),
	.datab(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13 ),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14 .lut_mask = 16'hC3C3;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][0]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][0]~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][0]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][0]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[12]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][3]~regout ),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .lut_mask = 16'h4000;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N22
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[12]~reg0_regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][2]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .lut_mask = 16'h4000;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N24
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 (
	.dataa(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][1]~regout ),
	.datac(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .lut_mask = 16'h0080;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~7 (
	.dataa(vcc),
	.datab(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.datac(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.datad(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~7 .lut_mask = 16'hFFFC;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y19_N15
cycloneii_lcell_ff \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14_combout ),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]));

// Location: LCFF_X24_Y19_N13
cycloneii_lcell_ff \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12_combout ),
	.sdata(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]));

// Location: LCFF_X24_Y19_N11
cycloneii_lcell_ff \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10_combout ),
	.sdata(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]));

// Location: LCFF_X24_Y19_N9
cycloneii_lcell_ff \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8_combout ),
	.sdata(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]));

// Location: LCFF_X24_Y19_N7
cycloneii_lcell_ff \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5_combout ),
	.sdata(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]));

// Location: LCCOMB_X27_Y15_N8
cycloneii_lcell_comb \core4|Selector62~0 (
// Equation(s):
// \core4|Selector62~0_combout  = (\core4|Equal30~0_combout  & (\core4|state [0] & (\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1] $ (\core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1]))))

	.dataa(\core4|Equal30~0_combout ),
	.datab(\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1]),
	.datac(\core4|state [0]),
	.datad(\core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1]),
	.cin(gnd),
	.combout(\core4|Selector62~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector62~0 .lut_mask = 16'h2080;
defparam \core4|Selector62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N14
cycloneii_lcell_comb \core4|Selector62~1 (
// Equation(s):
// \core4|Selector62~1_combout  = (\core4|Selector62~0_combout ) # ((\core4|data_d [1] & \core4|WideOr8~5_combout ))

	.dataa(vcc),
	.datab(\core4|Selector62~0_combout ),
	.datac(\core4|data_d [1]),
	.datad(\core4|WideOr8~5_combout ),
	.cin(gnd),
	.combout(\core4|Selector62~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector62~1 .lut_mask = 16'hFCCC;
defparam \core4|Selector62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y15_N15
cycloneii_lcell_ff \core4|data_d[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector62~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|data_d [1]));

// Location: LCCOMB_X27_Y15_N18
cycloneii_lcell_comb \core4|Selector61~0 (
// Equation(s):
// \core4|Selector61~0_combout  = (\core4|state [0] & (\core4|Equal30~0_combout  & (\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2] $ (\core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2]))))

	.dataa(\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2]),
	.datab(\core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2]),
	.datac(\core4|state [0]),
	.datad(\core4|Equal30~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector61~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector61~0 .lut_mask = 16'h6000;
defparam \core4|Selector61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N24
cycloneii_lcell_comb \core4|Selector61~1 (
// Equation(s):
// \core4|Selector61~1_combout  = (\core4|Selector61~0_combout ) # ((\core4|data_d [2] & \core4|WideOr8~5_combout ))

	.dataa(vcc),
	.datab(\core4|Selector61~0_combout ),
	.datac(\core4|data_d [2]),
	.datad(\core4|WideOr8~5_combout ),
	.cin(gnd),
	.combout(\core4|Selector61~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector61~1 .lut_mask = 16'hFCCC;
defparam \core4|Selector61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y15_N25
cycloneii_lcell_ff \core4|data_d[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector61~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|data_d [2]));

// Location: LCCOMB_X27_Y15_N28
cycloneii_lcell_comb \core4|Selector60~0 (
// Equation(s):
// \core4|Selector60~0_combout  = (\core4|state [0] & (\core4|Equal30~0_combout  & (\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3] $ (\core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3]))))

	.dataa(\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3]),
	.datab(\core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3]),
	.datac(\core4|state [0]),
	.datad(\core4|Equal30~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector60~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector60~0 .lut_mask = 16'h6000;
defparam \core4|Selector60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N10
cycloneii_lcell_comb \core4|Selector60~1 (
// Equation(s):
// \core4|Selector60~1_combout  = (\core4|Selector60~0_combout ) # ((\core4|data_d [3] & \core4|WideOr8~5_combout ))

	.dataa(vcc),
	.datab(\core4|Selector60~0_combout ),
	.datac(\core4|data_d [3]),
	.datad(\core4|WideOr8~5_combout ),
	.cin(gnd),
	.combout(\core4|Selector60~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector60~1 .lut_mask = 16'hFCCC;
defparam \core4|Selector60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y15_N11
cycloneii_lcell_ff \core4|data_d[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector60~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|data_d [3]));

// Location: LCCOMB_X27_Y16_N26
cycloneii_lcell_comb \core4|Selector59~0 (
// Equation(s):
// \core4|Selector59~0_combout  = (\core4|Equal30~0_combout  & (\core4|state [0] & (\core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4] $ (\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4]))))

	.dataa(\core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4]),
	.datab(\core4|Equal30~0_combout ),
	.datac(\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4]),
	.datad(\core4|state [0]),
	.cin(gnd),
	.combout(\core4|Selector59~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector59~0 .lut_mask = 16'h4800;
defparam \core4|Selector59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N12
cycloneii_lcell_comb \core4|Selector59~1 (
// Equation(s):
// \core4|Selector59~1_combout  = (\core4|Selector59~0_combout ) # ((\core4|data_d [4] & \core4|WideOr8~5_combout ))

	.dataa(vcc),
	.datab(\core4|Selector59~0_combout ),
	.datac(\core4|data_d [4]),
	.datad(\core4|WideOr8~5_combout ),
	.cin(gnd),
	.combout(\core4|Selector59~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector59~1 .lut_mask = 16'hFCCC;
defparam \core4|Selector59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y16_N13
cycloneii_lcell_ff \core4|data_d[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector59~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|data_d [4]));

// Location: LCCOMB_X27_Y16_N4
cycloneii_lcell_comb \core4|Selector58~0 (
// Equation(s):
// \core4|Selector58~0_combout  = (\core4|Equal30~0_combout  & (\core4|state [0] & (\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5] $ (\core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5]))))

	.dataa(\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5]),
	.datab(\core4|Equal30~0_combout ),
	.datac(\core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5]),
	.datad(\core4|state [0]),
	.cin(gnd),
	.combout(\core4|Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector58~0 .lut_mask = 16'h4800;
defparam \core4|Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N2
cycloneii_lcell_comb \core4|Selector58~1 (
// Equation(s):
// \core4|Selector58~1_combout  = (\core4|Selector58~0_combout ) # ((\core4|data_d [5] & \core4|WideOr8~5_combout ))

	.dataa(vcc),
	.datab(\core4|Selector58~0_combout ),
	.datac(\core4|data_d [5]),
	.datad(\core4|WideOr8~5_combout ),
	.cin(gnd),
	.combout(\core4|Selector58~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector58~1 .lut_mask = 16'hFCCC;
defparam \core4|Selector58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y16_N3
cycloneii_lcell_ff \core4|data_d[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector58~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|data_d [5]));

// Location: LCCOMB_X27_Y15_N22
cycloneii_lcell_comb \core4|Selector57~0 (
// Equation(s):
// \core4|Selector57~0_combout  = (\core4|state [0] & (\core4|Equal30~0_combout  & (\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6] $ (\core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6]))))

	.dataa(\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6]),
	.datab(\core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6]),
	.datac(\core4|state [0]),
	.datad(\core4|Equal30~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector57~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector57~0 .lut_mask = 16'h6000;
defparam \core4|Selector57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N12
cycloneii_lcell_comb \core4|Selector57~1 (
// Equation(s):
// \core4|Selector57~1_combout  = (\core4|Selector57~0_combout ) # ((\core4|data_d [6] & \core4|WideOr8~5_combout ))

	.dataa(vcc),
	.datab(\core4|Selector57~0_combout ),
	.datac(\core4|data_d [6]),
	.datad(\core4|WideOr8~5_combout ),
	.cin(gnd),
	.combout(\core4|Selector57~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector57~1 .lut_mask = 16'hFCCC;
defparam \core4|Selector57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y15_N13
cycloneii_lcell_ff \core4|data_d[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector57~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|data_d [6]));

// Location: LCCOMB_X27_Y16_N14
cycloneii_lcell_comb \core4|Selector56~0 (
// Equation(s):
// \core4|Selector56~0_combout  = (\core4|Equal30~0_combout  & (\core4|state [0] & (\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7] $ (\core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7]))))

	.dataa(\core4|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7]),
	.datab(\core4|Equal30~0_combout ),
	.datac(\core4|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7]),
	.datad(\core4|state [0]),
	.cin(gnd),
	.combout(\core4|Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector56~0 .lut_mask = 16'h4800;
defparam \core4|Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N0
cycloneii_lcell_comb \core4|Selector56~1 (
// Equation(s):
// \core4|Selector56~1_combout  = (\core4|Selector56~0_combout ) # ((\core4|data_d [7] & \core4|WideOr8~5_combout ))

	.dataa(vcc),
	.datab(\core4|Selector56~0_combout ),
	.datac(\core4|data_d [7]),
	.datad(\core4|WideOr8~5_combout ),
	.cin(gnd),
	.combout(\core4|Selector56~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector56~1 .lut_mask = 16'hFCCC;
defparam \core4|Selector56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y16_N1
cycloneii_lcell_ff \core4|data_d[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector56~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|data_d [7]));

// Location: LCCOMB_X25_Y19_N16
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [7]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][3]~regout ),
	.datad(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hAAAC;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N22
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1 (
	.dataa(vcc),
	.datab(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][3]~regout ),
	.datad(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1 .lut_mask = 16'hFFF3;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N17
cycloneii_lcell_ff \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]));

// Location: LCCOMB_X25_Y19_N2
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [6]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][3]~regout ),
	.datac(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datad(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hAAB8;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N3
cycloneii_lcell_ff \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]));

// Location: LCCOMB_X25_Y19_N20
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [5]),
	.datab(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][3]~regout ),
	.datad(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hAAAC;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N21
cycloneii_lcell_ff \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]));

// Location: LCCOMB_X25_Y19_N14
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [4]),
	.datab(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][3]~regout ),
	.datad(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hAAAC;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N15
cycloneii_lcell_ff \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]));

// Location: LCCOMB_X25_Y19_N4
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [3]),
	.datab(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][3]~regout ),
	.datad(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hAAAC;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N5
cycloneii_lcell_ff \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]));

// Location: LCCOMB_X25_Y19_N18
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][3]~regout ),
	.datac(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datad(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hAAB8;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N19
cycloneii_lcell_ff \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]));

// Location: LCCOMB_X25_Y19_N12
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [1]),
	.datab(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][3]~regout ),
	.datad(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hAAAC;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N13
cycloneii_lcell_ff \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]));

// Location: LCCOMB_X25_Y19_N0
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datab(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][3]~regout ),
	.datad(\core4|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [0]),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hFE02;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N1
cycloneii_lcell_ff \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]));

// Location: LCCOMB_X25_Y19_N26
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][2]~regout ),
	.datab(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][1]~regout ),
	.datad(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .lut_mask = 16'hFE04;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N20
cycloneii_lcell_comb \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][0]~regout ),
	.datac(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datad(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cin(gnd),
	.combout(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .lut_mask = 16'hF3C0;
defparam \core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~7 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.datad(\core4|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~7 .lut_mask = 16'h0300;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 .lut_mask = 16'hAFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~2 .lut_mask = 16'h0004;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~2_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~11 .lut_mask = 16'hEC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y17_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~regout ));

// Location: LCCOMB_X20_Y17_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10 .lut_mask = 16'hF3C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11 .lut_mask = 16'hF040;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y17_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ));

// Location: LCCOMB_X18_Y18_N18
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hA0A0;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h55AA;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 (
	.dataa(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.cout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ));
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .lut_mask = 16'h5A5F;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 (
	.dataa(vcc),
	.datab(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.cout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ));
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .lut_mask = 16'hC30C;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N2
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18 (
	.dataa(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datab(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18 .lut_mask = 16'hCCEC;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N13
cycloneii_lcell_ff \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]));

// Location: LCCOMB_X18_Y14_N2
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~17 (
	.dataa(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~17 .lut_mask = 16'hFFBF;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19 (
	.dataa(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~17_combout ),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19 .lut_mask = 16'hC0D5;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N15
cycloneii_lcell_ff \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]));

// Location: LCCOMB_X18_Y14_N16
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 (
	.dataa(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.cout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ));
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .lut_mask = 16'h5A5F;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 .lut_mask = 16'hF00F;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y14_N19
cycloneii_lcell_ff \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]));

// Location: LCFF_X18_Y14_N17
cycloneii_lcell_ff \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]));

// Location: LCCOMB_X18_Y14_N20
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(vcc),
	.datab(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h0003;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N11
cycloneii_lcell_ff \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]));

// Location: LCCOMB_X18_Y14_N28
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datad(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h8090;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datab(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.datac(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h0E0C;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N10
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5 (
	.dataa(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datab(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5 .lut_mask = 16'hEEEC;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N9
cycloneii_lcell_ff \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]));

// Location: LCCOMB_X18_Y14_N22
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datab(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datac(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'hCC0A;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'h3F00;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N1
cycloneii_lcell_ff \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]));

// Location: LCCOMB_X18_Y18_N24
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datab(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h3222;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N25
cycloneii_lcell_ff \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]));

// Location: LCCOMB_X20_Y17_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13 .lut_mask = 16'hAFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y17_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~regout ));

// Location: LCCOMB_X20_Y17_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 .lut_mask = 16'hEE22;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y17_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout ));

// Location: LCCOMB_X20_Y17_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y17_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~regout ));

// Location: LCCOMB_X20_Y17_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12 .lut_mask = 16'hF3C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y17_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout ));

// Location: LCCOMB_X18_Y18_N12
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 16'h00F0;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N10
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout ),
	.datac(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout ),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h5F7F;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 16'h52D2;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~14 .lut_mask = 16'hB8B8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y17_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~14_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~regout ));

// Location: LCCOMB_X20_Y17_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 .lut_mask = 16'hE2E2;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y17_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ));

// Location: LCFF_X25_Y17_N13
cycloneii_lcell_ff \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]));

// Location: LCCOMB_X25_Y17_N10
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 (
	.dataa(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .lut_mask = 16'h52F0;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N11
cycloneii_lcell_ff \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]));

// Location: LCCOMB_X25_Y17_N20
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h43C3;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N21
cycloneii_lcell_ff \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]));

// Location: LCCOMB_X25_Y17_N22
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout ),
	.datac(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'h8000;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N14
cycloneii_lcell_comb \core1|Add5~0 (
// Equation(s):
// \core1|Add5~0_combout  = (\core1|LessThan5~2_combout  & (\core1|k [0] $ (VCC))) # (!\core1|LessThan5~2_combout  & (\core1|k [0] & VCC))
// \core1|Add5~1  = CARRY((\core1|LessThan5~2_combout  & \core1|k [0]))

	.dataa(\core1|LessThan5~2_combout ),
	.datab(\core1|k [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|Add5~0_combout ),
	.cout(\core1|Add5~1 ));
// synopsys translate_off
defparam \core1|Add5~0 .lut_mask = 16'h6688;
defparam \core1|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N12
cycloneii_lcell_comb \core1|WideOr3~3 (
// Equation(s):
// \core1|WideOr3~3_combout  = (\core1|WideOr3~2_combout ) # ((\core1|state [2]) # (\core1|state [3]))

	.dataa(\core1|WideOr3~2_combout ),
	.datab(\core1|state [2]),
	.datac(\core1|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|WideOr3~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|WideOr3~3 .lut_mask = 16'hFEFE;
defparam \core1|WideOr3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N8
cycloneii_lcell_comb \core1|Selector23~0 (
// Equation(s):
// \core1|Selector23~0_combout  = (\core1|Equal35~0_combout  & ((\core1|Add5~0_combout ) # ((\core1|k [0] & \core1|WideOr3~3_combout )))) # (!\core1|Equal35~0_combout  & (((\core1|k [0] & \core1|WideOr3~3_combout ))))

	.dataa(\core1|Equal35~0_combout ),
	.datab(\core1|Add5~0_combout ),
	.datac(\core1|k [0]),
	.datad(\core1|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\core1|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector23~0 .lut_mask = 16'hF888;
defparam \core1|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y16_N9
cycloneii_lcell_ff \core1|k[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector23~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|k [0]));

// Location: LCCOMB_X33_Y17_N18
cycloneii_lcell_comb \core1|Equal19~0 (
// Equation(s):
// \core1|Equal19~0_combout  = (\core1|state [4] & (\core1|state [0] & (\core1|state [1] & \core1|Equal3~5_combout )))

	.dataa(\core1|state [4]),
	.datab(\core1|state [0]),
	.datac(\core1|state [1]),
	.datad(\core1|Equal3~5_combout ),
	.cin(gnd),
	.combout(\core1|Equal19~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Equal19~0 .lut_mask = 16'h8000;
defparam \core1|Equal19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N22
cycloneii_lcell_comb \core1|Selector47~0 (
// Equation(s):
// \core1|Selector47~0_combout  = (\core1|WideOr6~0_combout  & ((\core1|address_d [0]) # ((\core1|k [0] & \core1|Equal19~0_combout )))) # (!\core1|WideOr6~0_combout  & (\core1|k [0] & ((\core1|Equal19~0_combout ))))

	.dataa(\core1|WideOr6~0_combout ),
	.datab(\core1|k [0]),
	.datac(\core1|address_d [0]),
	.datad(\core1|Equal19~0_combout ),
	.cin(gnd),
	.combout(\core1|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector47~0 .lut_mask = 16'hECA0;
defparam \core1|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y16_N23
cycloneii_lcell_ff \core1|address_d[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector47~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|address_d [0]));

// Location: LCCOMB_X35_Y16_N30
cycloneii_lcell_comb \core1|Selector22~0 (
// Equation(s):
// \core1|Selector22~0_combout  = (\core1|Add5~2_combout  & ((\core1|Equal35~0_combout ) # ((\core1|k [1] & \core1|WideOr3~3_combout )))) # (!\core1|Add5~2_combout  & (((\core1|k [1] & \core1|WideOr3~3_combout ))))

	.dataa(\core1|Add5~2_combout ),
	.datab(\core1|Equal35~0_combout ),
	.datac(\core1|k [1]),
	.datad(\core1|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\core1|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector22~0 .lut_mask = 16'hF888;
defparam \core1|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y16_N31
cycloneii_lcell_ff \core1|k[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector22~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|k [1]));

// Location: LCCOMB_X34_Y16_N0
cycloneii_lcell_comb \core1|Selector46~0 (
// Equation(s):
// \core1|Selector46~0_combout  = (\core1|WideOr6~0_combout  & ((\core1|address_d [1]) # ((\core1|Equal19~0_combout  & \core1|k [1])))) # (!\core1|WideOr6~0_combout  & (\core1|Equal19~0_combout  & ((\core1|k [1]))))

	.dataa(\core1|WideOr6~0_combout ),
	.datab(\core1|Equal19~0_combout ),
	.datac(\core1|address_d [1]),
	.datad(\core1|k [1]),
	.cin(gnd),
	.combout(\core1|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector46~0 .lut_mask = 16'hECA0;
defparam \core1|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y16_N1
cycloneii_lcell_ff \core1|address_d[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector46~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|address_d [1]));

// Location: LCCOMB_X35_Y16_N18
cycloneii_lcell_comb \core1|Add5~4 (
// Equation(s):
// \core1|Add5~4_combout  = (\core1|k [2] & (\core1|Add5~3  $ (GND))) # (!\core1|k [2] & (!\core1|Add5~3  & VCC))
// \core1|Add5~5  = CARRY((\core1|k [2] & !\core1|Add5~3 ))

	.dataa(vcc),
	.datab(\core1|k [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Add5~3 ),
	.combout(\core1|Add5~4_combout ),
	.cout(\core1|Add5~5 ));
// synopsys translate_off
defparam \core1|Add5~4 .lut_mask = 16'hC30C;
defparam \core1|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N4
cycloneii_lcell_comb \core1|Selector21~0 (
// Equation(s):
// \core1|Selector21~0_combout  = (\core1|WideOr3~3_combout  & ((\core1|k [2]) # ((\core1|Equal35~0_combout  & \core1|Add5~4_combout )))) # (!\core1|WideOr3~3_combout  & (\core1|Equal35~0_combout  & ((\core1|Add5~4_combout ))))

	.dataa(\core1|WideOr3~3_combout ),
	.datab(\core1|Equal35~0_combout ),
	.datac(\core1|k [2]),
	.datad(\core1|Add5~4_combout ),
	.cin(gnd),
	.combout(\core1|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector21~0 .lut_mask = 16'hECA0;
defparam \core1|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y16_N5
cycloneii_lcell_ff \core1|k[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector21~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|k [2]));

// Location: LCCOMB_X34_Y16_N14
cycloneii_lcell_comb \core1|Selector45~0 (
// Equation(s):
// \core1|Selector45~0_combout  = (\core1|WideOr6~0_combout  & ((\core1|address_d [2]) # ((\core1|Equal19~0_combout  & \core1|k [2])))) # (!\core1|WideOr6~0_combout  & (\core1|Equal19~0_combout  & ((\core1|k [2]))))

	.dataa(\core1|WideOr6~0_combout ),
	.datab(\core1|Equal19~0_combout ),
	.datac(\core1|address_d [2]),
	.datad(\core1|k [2]),
	.cin(gnd),
	.combout(\core1|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector45~0 .lut_mask = 16'hECA0;
defparam \core1|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y16_N15
cycloneii_lcell_ff \core1|address_d[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector45~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|address_d [2]));

// Location: LCCOMB_X34_Y16_N16
cycloneii_lcell_comb \core1|Selector20~0 (
// Equation(s):
// \core1|Selector20~0_combout  = (\core1|Equal35~0_combout  & ((\core1|Add5~6_combout ) # ((\core1|WideOr3~3_combout  & \core1|k [3])))) # (!\core1|Equal35~0_combout  & (\core1|WideOr3~3_combout  & (\core1|k [3])))

	.dataa(\core1|Equal35~0_combout ),
	.datab(\core1|WideOr3~3_combout ),
	.datac(\core1|k [3]),
	.datad(\core1|Add5~6_combout ),
	.cin(gnd),
	.combout(\core1|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector20~0 .lut_mask = 16'hEAC0;
defparam \core1|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y16_N17
cycloneii_lcell_ff \core1|k[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector20~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|k [3]));

// Location: LCCOMB_X34_Y16_N24
cycloneii_lcell_comb \core1|Selector44~0 (
// Equation(s):
// \core1|Selector44~0_combout  = (\core1|WideOr6~0_combout  & ((\core1|address_d [3]) # ((\core1|Equal19~0_combout  & \core1|k [3])))) # (!\core1|WideOr6~0_combout  & (\core1|Equal19~0_combout  & ((\core1|k [3]))))

	.dataa(\core1|WideOr6~0_combout ),
	.datab(\core1|Equal19~0_combout ),
	.datac(\core1|address_d [3]),
	.datad(\core1|k [3]),
	.cin(gnd),
	.combout(\core1|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector44~0 .lut_mask = 16'hECA0;
defparam \core1|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y16_N25
cycloneii_lcell_ff \core1|address_d[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector44~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|address_d [3]));

// Location: LCCOMB_X34_Y16_N28
cycloneii_lcell_comb \core1|Selector19~0 (
// Equation(s):
// \core1|Selector19~0_combout  = (\core1|Add5~8_combout  & ((\core1|Equal35~0_combout ) # ((\core1|WideOr3~3_combout  & \core1|k [4])))) # (!\core1|Add5~8_combout  & (\core1|WideOr3~3_combout  & (\core1|k [4])))

	.dataa(\core1|Add5~8_combout ),
	.datab(\core1|WideOr3~3_combout ),
	.datac(\core1|k [4]),
	.datad(\core1|Equal35~0_combout ),
	.cin(gnd),
	.combout(\core1|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector19~0 .lut_mask = 16'hEAC0;
defparam \core1|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y16_N29
cycloneii_lcell_ff \core1|k[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector19~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|k [4]));

// Location: LCCOMB_X34_Y16_N10
cycloneii_lcell_comb \core1|Selector43~0 (
// Equation(s):
// \core1|Selector43~0_combout  = (\core1|WideOr6~0_combout  & ((\core1|address_d [4]) # ((\core1|Equal19~0_combout  & \core1|k [4])))) # (!\core1|WideOr6~0_combout  & (\core1|Equal19~0_combout  & ((\core1|k [4]))))

	.dataa(\core1|WideOr6~0_combout ),
	.datab(\core1|Equal19~0_combout ),
	.datac(\core1|address_d [4]),
	.datad(\core1|k [4]),
	.cin(gnd),
	.combout(\core1|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector43~0 .lut_mask = 16'hECA0;
defparam \core1|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y16_N11
cycloneii_lcell_ff \core1|address_d[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector43~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|address_d [4]));

// Location: LCCOMB_X24_Y17_N2
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5 (
	.dataa(vcc),
	.datab(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5_combout ),
	.cout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~6 ));
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5 .lut_mask = 16'h33CC;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8 (
	.dataa(vcc),
	.datab(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~6 ),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8_combout ),
	.cout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~9 ));
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8 .lut_mask = 16'h3C3F;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 (
	.dataa(vcc),
	.datab(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~9 ),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10_combout ),
	.cout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11 ));
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 .lut_mask = 16'hC30C;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12 (
	.dataa(vcc),
	.datab(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11 ),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12_combout ),
	.cout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13 ));
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12 .lut_mask = 16'h3C3F;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14 (
	.dataa(vcc),
	.datab(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13 ),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14 .lut_mask = 16'hC3C3;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .lut_mask = 16'h4000;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .lut_mask = 16'h4000;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N30
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 (
	.dataa(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout ),
	.datac(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .lut_mask = 16'h4000;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~7 (
	.dataa(vcc),
	.datab(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.datac(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.datad(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~7 .lut_mask = 16'hFFFC;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y17_N11
cycloneii_lcell_ff \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~14_combout ),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]));

// Location: LCFF_X24_Y17_N9
cycloneii_lcell_ff \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12_combout ),
	.sdata(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]));

// Location: LCFF_X24_Y17_N7
cycloneii_lcell_ff \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10_combout ),
	.sdata(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]));

// Location: LCFF_X24_Y17_N5
cycloneii_lcell_ff \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~8_combout ),
	.sdata(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]));

// Location: LCFF_X24_Y17_N3
cycloneii_lcell_ff \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5_combout ),
	.sdata(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]));

// Location: LCCOMB_X25_Y17_N26
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ),
	.datab(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [7]),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hFE10;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1 (
	.dataa(vcc),
	.datab(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ),
	.datad(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1 .lut_mask = 16'hFFF3;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N27
cycloneii_lcell_ff \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]));

// Location: LCCOMB_X25_Y17_N6
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [6]),
	.datab(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ),
	.datad(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hABA8;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N7
cycloneii_lcell_ff \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]));

// Location: LCCOMB_X25_Y17_N24
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datab(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ),
	.datad(\core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [5]),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hFE02;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N25
cycloneii_lcell_ff \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]));

// Location: LCCOMB_X25_Y17_N16
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datab(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ),
	.datad(\core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [4]),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hFE02;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N17
cycloneii_lcell_ff \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]));

// Location: LCCOMB_X25_Y17_N18
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datab(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ),
	.datad(\core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [3]),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hFE02;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N19
cycloneii_lcell_ff \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]));

// Location: LCCOMB_X25_Y17_N28
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ),
	.datab(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [2]),
	.datad(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hF1E0;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N29
cycloneii_lcell_ff \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]));

// Location: LCCOMB_X25_Y17_N2
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datab(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ),
	.datad(\core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [1]),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hFE02;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N3
cycloneii_lcell_ff \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]));

// Location: LCCOMB_X25_Y17_N0
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ),
	.datad(\core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [0]),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hFE04;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N1
cycloneii_lcell_ff \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]));

// Location: LCCOMB_X21_Y18_N8
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 (
	.dataa(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout ),
	.datad(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .lut_mask = 16'hFE02;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N22
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ),
	.datac(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datad(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .lut_mask = 16'hF3C0;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N0
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h2A00;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0_regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 16'h3030;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hA0A0;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datad(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3 .lut_mask = 16'hFFE0;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y15_N1
cycloneii_lcell_ff \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]));

// Location: LCCOMB_X25_Y16_N26
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]~regout ),
	.datac(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'h8000;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0_regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h2000;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N2
cycloneii_lcell_comb \core1|Equal12~0 (
// Equation(s):
// \core1|Equal12~0_combout  = (\core1|state [3] & !\core1|state [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\core1|state [3]),
	.datad(\core1|state [5]),
	.cin(gnd),
	.combout(\core1|Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Equal12~0 .lut_mask = 16'h00F0;
defparam \core1|Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N8
cycloneii_lcell_comb \core1|Equal29~0 (
// Equation(s):
// \core1|Equal29~0_combout  = (\core1|Equal28~0_combout  & (\core1|state [0] & (\core1|Equal12~0_combout  & \core1|state [4])))

	.dataa(\core1|Equal28~0_combout ),
	.datab(\core1|state [0]),
	.datac(\core1|Equal12~0_combout ),
	.datad(\core1|state [4]),
	.cin(gnd),
	.combout(\core1|Equal29~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Equal29~0 .lut_mask = 16'h8000;
defparam \core1|Equal29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N16
cycloneii_lcell_comb \core1|Equal25~0 (
// Equation(s):
// \core1|Equal25~0_combout  = (\core1|Equal21~1_combout  & (\core1|state [4] & (!\core1|state [2] & \core1|Equal12~0_combout )))

	.dataa(\core1|Equal21~1_combout ),
	.datab(\core1|state [4]),
	.datac(\core1|state [2]),
	.datad(\core1|Equal12~0_combout ),
	.cin(gnd),
	.combout(\core1|Equal25~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Equal25~0 .lut_mask = 16'h0800;
defparam \core1|Equal25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N24
cycloneii_lcell_comb \core1|Equal4~2 (
// Equation(s):
// \core1|Equal4~2_combout  = (\core1|state [1] & \core1|state [0])

	.dataa(\core1|state [1]),
	.datab(vcc),
	.datac(\core1|state [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Equal4~2 .lut_mask = 16'hA0A0;
defparam \core1|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N24
cycloneii_lcell_comb \core1|Equal27~0 (
// Equation(s):
// \core1|Equal27~0_combout  = (\core1|state [4] & (\core1|Equal12~0_combout  & (!\core1|state [2] & \core1|Equal4~2_combout )))

	.dataa(\core1|state [4]),
	.datab(\core1|Equal12~0_combout ),
	.datac(\core1|state [2]),
	.datad(\core1|Equal4~2_combout ),
	.cin(gnd),
	.combout(\core1|Equal27~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Equal27~0 .lut_mask = 16'h0800;
defparam \core1|Equal27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N2
cycloneii_lcell_comb \core1|Selector71~3 (
// Equation(s):
// \core1|Selector71~3_combout  = (!\core1|Equal19~0_combout  & !\core1|Equal27~0_combout )

	.dataa(vcc),
	.datab(\core1|Equal19~0_combout ),
	.datac(\core1|Equal27~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|Selector71~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector71~3 .lut_mask = 16'h0303;
defparam \core1|Selector71~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N4
cycloneii_lcell_comb \core1|Selector71~5 (
// Equation(s):
// \core1|Selector71~5_combout  = (\core1|Equal21~0_combout ) # ((\core1|Equal29~0_combout ) # ((\core1|Equal25~0_combout ) # (!\core1|Selector71~3_combout )))

	.dataa(\core1|Equal21~0_combout ),
	.datab(\core1|Equal29~0_combout ),
	.datac(\core1|Equal25~0_combout ),
	.datad(\core1|Selector71~3_combout ),
	.cin(gnd),
	.combout(\core1|Selector71~5_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector71~5 .lut_mask = 16'hFEFF;
defparam \core1|Selector71~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N0
cycloneii_lcell_comb \core1|Equal5~1 (
// Equation(s):
// \core1|Equal5~1_combout  = (!\core1|state [5] & \core1|state [2])

	.dataa(vcc),
	.datab(\core1|state [5]),
	.datac(\core1|state [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Equal5~1 .lut_mask = 16'h3030;
defparam \core1|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N4
cycloneii_lcell_comb \core1|Selector71~4 (
// Equation(s):
// \core1|Selector71~4_combout  = (\core1|Equal4~2_combout  & (\core1|Equal5~1_combout  & (\core1|state [3] $ (\core1|state [4]))))

	.dataa(\core1|Equal4~2_combout ),
	.datab(\core1|state [3]),
	.datac(\core1|state [4]),
	.datad(\core1|Equal5~1_combout ),
	.cin(gnd),
	.combout(\core1|Selector71~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector71~4 .lut_mask = 16'h2800;
defparam \core1|Selector71~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N28
cycloneii_lcell_comb \core1|Equal17~0 (
// Equation(s):
// \core1|Equal17~0_combout  = (\core1|state [4] & (\core1|state [0] & (!\core1|state [1] & \core1|Equal3~5_combout )))

	.dataa(\core1|state [4]),
	.datab(\core1|state [0]),
	.datac(\core1|state [1]),
	.datad(\core1|Equal3~5_combout ),
	.cin(gnd),
	.combout(\core1|Equal17~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Equal17~0 .lut_mask = 16'h0800;
defparam \core1|Equal17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N26
cycloneii_lcell_comb \core1|Selector71~6 (
// Equation(s):
// \core1|Selector71~6_combout  = ((\core1|Selector71~5_combout ) # ((\core1|Selector71~4_combout ) # (\core1|Equal17~0_combout ))) # (!\core1|Selector71~2_combout )

	.dataa(\core1|Selector71~2_combout ),
	.datab(\core1|Selector71~5_combout ),
	.datac(\core1|Selector71~4_combout ),
	.datad(\core1|Equal17~0_combout ),
	.cin(gnd),
	.combout(\core1|Selector71~6_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector71~6 .lut_mask = 16'hFFFD;
defparam \core1|Selector71~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y17_N27
cycloneii_lcell_ff \core1|state[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector71~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|state [4]));

// Location: LCCOMB_X32_Y17_N30
cycloneii_lcell_comb \core1|Equal30~0 (
// Equation(s):
// \core1|Equal30~0_combout  = (\core1|Equal12~0_combout  & (\core1|state [4] & (\core1|state [1] & \core1|state [2])))

	.dataa(\core1|Equal12~0_combout ),
	.datab(\core1|state [4]),
	.datac(\core1|state [1]),
	.datad(\core1|state [2]),
	.cin(gnd),
	.combout(\core1|Equal30~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Equal30~0 .lut_mask = 16'h8000;
defparam \core1|Equal30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N2
cycloneii_lcell_comb \core1|Selector63~0 (
// Equation(s):
// \core1|Selector63~0_combout  = (\core1|Equal30~0_combout  & (\core1|state [0] & (\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0] $ (\core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0]))))

	.dataa(\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0]),
	.datab(\core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0]),
	.datac(\core1|Equal30~0_combout ),
	.datad(\core1|state [0]),
	.cin(gnd),
	.combout(\core1|Selector63~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector63~0 .lut_mask = 16'h6000;
defparam \core1|Selector63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N8
cycloneii_lcell_comb \core1|WideOr8~4 (
// Equation(s):
// \core1|WideOr8~4_combout  = (((!\core1|state [4]) # (!\core1|state [1])) # (!\core1|state [3])) # (!\core1|state [2])

	.dataa(\core1|state [2]),
	.datab(\core1|state [3]),
	.datac(\core1|state [1]),
	.datad(\core1|state [4]),
	.cin(gnd),
	.combout(\core1|WideOr8~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|WideOr8~4 .lut_mask = 16'h7FFF;
defparam \core1|WideOr8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N14
cycloneii_lcell_comb \core1|WideOr8~5 (
// Equation(s):
// \core1|WideOr8~5_combout  = (\core1|WideOr8~6_combout ) # ((\core1|state [5]) # ((\core1|WideOr8~4_combout  & \core1|state [0])))

	.dataa(\core1|WideOr8~6_combout ),
	.datab(\core1|WideOr8~4_combout ),
	.datac(\core1|state [0]),
	.datad(\core1|state [5]),
	.cin(gnd),
	.combout(\core1|WideOr8~5_combout ),
	.cout());
// synopsys translate_off
defparam \core1|WideOr8~5 .lut_mask = 16'hFFEA;
defparam \core1|WideOr8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N14
cycloneii_lcell_comb \core1|Selector63~1 (
// Equation(s):
// \core1|Selector63~1_combout  = (\core1|Selector63~0_combout ) # ((\core1|data_d [0] & \core1|WideOr8~5_combout ))

	.dataa(vcc),
	.datab(\core1|Selector63~0_combout ),
	.datac(\core1|data_d [0]),
	.datad(\core1|WideOr8~5_combout ),
	.cin(gnd),
	.combout(\core1|Selector63~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector63~1 .lut_mask = 16'hFCCC;
defparam \core1|Selector63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y17_N15
cycloneii_lcell_ff \core1|data_d[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector63~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|data_d [0]));

// Location: LCCOMB_X27_Y17_N4
cycloneii_lcell_comb \core1|Selector62~1 (
// Equation(s):
// \core1|Selector62~1_combout  = (\core1|Selector62~0_combout ) # ((\core1|data_d [1] & \core1|WideOr8~5_combout ))

	.dataa(\core1|Selector62~0_combout ),
	.datab(vcc),
	.datac(\core1|data_d [1]),
	.datad(\core1|WideOr8~5_combout ),
	.cin(gnd),
	.combout(\core1|Selector62~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector62~1 .lut_mask = 16'hFAAA;
defparam \core1|Selector62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y17_N5
cycloneii_lcell_ff \core1|data_d[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector62~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|data_d [1]));

// Location: LCCOMB_X22_Y20_N18
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h2000;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N12
cycloneii_lcell_comb \core1|Add2~0 (
// Equation(s):
// \core1|Add2~0_combout  = \core1|i [0] $ (VCC)
// \core1|Add2~1  = CARRY(\core1|i [0])

	.dataa(vcc),
	.datab(\core1|i [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|Add2~0_combout ),
	.cout(\core1|Add2~1 ));
// synopsys translate_off
defparam \core1|Add2~0 .lut_mask = 16'h33CC;
defparam \core1|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N16
cycloneii_lcell_comb \core1|Selector7~0 (
// Equation(s):
// \core1|Selector7~0_combout  = (!\core1|WideOr1~combout  & \core1|Add2~0_combout )

	.dataa(\core1|WideOr1~combout ),
	.datab(vcc),
	.datac(\core1|Add2~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector7~0 .lut_mask = 16'h5050;
defparam \core1|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N22
cycloneii_lcell_comb \core1|i[5]~0 (
// Equation(s):
// \core1|i[5]~0_combout  = (\core1|state [2] & ((\core1|state [1]) # ((\core1|state [4]) # (!\core1|state [0])))) # (!\core1|state [2] & (\core1|state [0] & ((!\core1|state [4]) # (!\core1|state [1]))))

	.dataa(\core1|state [2]),
	.datab(\core1|state [1]),
	.datac(\core1|state [0]),
	.datad(\core1|state [4]),
	.cin(gnd),
	.combout(\core1|i[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|i[5]~0 .lut_mask = 16'hBADA;
defparam \core1|i[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N0
cycloneii_lcell_comb \core1|i[5]~1 (
// Equation(s):
// \core1|i[5]~1_combout  = (\core1|state [3]) # ((\core1|state [5]) # (\core1|i[5]~0_combout ))

	.dataa(\core1|state [3]),
	.datab(vcc),
	.datac(\core1|state [5]),
	.datad(\core1|i[5]~0_combout ),
	.cin(gnd),
	.combout(\core1|i[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|i[5]~1 .lut_mask = 16'hFFFA;
defparam \core1|i[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N18
cycloneii_lcell_comb \core1|Equal16~0 (
// Equation(s):
// \core1|Equal16~0_combout  = (!\core1|state [3] & (!\core1|state [2] & (!\core1|state [5] & !\core1|state [0])))

	.dataa(\core1|state [3]),
	.datab(\core1|state [2]),
	.datac(\core1|state [5]),
	.datad(\core1|state [0]),
	.cin(gnd),
	.combout(\core1|Equal16~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Equal16~0 .lut_mask = 16'h0001;
defparam \core1|Equal16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N14
cycloneii_lcell_comb \core1|Equal16~1 (
// Equation(s):
// \core1|Equal16~1_combout  = (\core1|Equal16~0_combout  & (\core1|state [4] & !\core1|state [1]))

	.dataa(vcc),
	.datab(\core1|Equal16~0_combout ),
	.datac(\core1|state [4]),
	.datad(\core1|state [1]),
	.cin(gnd),
	.combout(\core1|Equal16~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Equal16~1 .lut_mask = 16'h00C0;
defparam \core1|Equal16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N12
cycloneii_lcell_comb \core1|Equal3~6 (
// Equation(s):
// \core1|Equal3~6_combout  = (!\core1|state [4] & (\core1|Equal3~5_combout  & (\core1|state [1] & !\core1|state [0])))

	.dataa(\core1|state [4]),
	.datab(\core1|Equal3~5_combout ),
	.datac(\core1|state [1]),
	.datad(\core1|state [0]),
	.cin(gnd),
	.combout(\core1|Equal3~6_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Equal3~6 .lut_mask = 16'h0040;
defparam \core1|Equal3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N10
cycloneii_lcell_comb \core1|i[5]~2 (
// Equation(s):
// \core1|i[5]~2_combout  = (!\core1|i[5]~1_combout  & (((!\core1|Equal16~1_combout  & !\core1|Equal3~6_combout )) # (!\core1|LessThan0~2_combout )))

	.dataa(\core1|LessThan0~2_combout ),
	.datab(\core1|i[5]~1_combout ),
	.datac(\core1|Equal16~1_combout ),
	.datad(\core1|Equal3~6_combout ),
	.cin(gnd),
	.combout(\core1|i[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|i[5]~2 .lut_mask = 16'h1113;
defparam \core1|i[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N17
cycloneii_lcell_ff \core1|i[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector7~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|i[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|i [0]));

// Location: LCCOMB_X32_Y17_N12
cycloneii_lcell_comb \core1|Equal20~0 (
// Equation(s):
// \core1|Equal20~0_combout  = (\core1|state [4] & (!\core1|state [3] & (!\core1|state [0] & \core1|Equal5~1_combout )))

	.dataa(\core1|state [4]),
	.datab(\core1|state [3]),
	.datac(\core1|state [0]),
	.datad(\core1|Equal5~1_combout ),
	.cin(gnd),
	.combout(\core1|Equal20~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Equal20~0 .lut_mask = 16'h0200;
defparam \core1|Equal20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N10
cycloneii_lcell_comb \core1|Equal22~0 (
// Equation(s):
// \core1|Equal22~0_combout  = (\core1|state [1] & \core1|Equal20~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\core1|state [1]),
	.datad(\core1|Equal20~0_combout ),
	.cin(gnd),
	.combout(\core1|Equal22~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Equal22~0 .lut_mask = 16'hF000;
defparam \core1|Equal22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N24
cycloneii_lcell_comb \core1|WideOr2~0 (
// Equation(s):
// \core1|WideOr2~0_combout  = (\core1|state [0] & ((\core1|state [4]) # (\core1|state [2] $ (!\core1|state [3])))) # (!\core1|state [0] & ((\core1|state [3]) # ((\core1|state [2] & !\core1|state [4]))))

	.dataa(\core1|state [0]),
	.datab(\core1|state [2]),
	.datac(\core1|state [3]),
	.datad(\core1|state [4]),
	.cin(gnd),
	.combout(\core1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|WideOr2~0 .lut_mask = 16'hFAD6;
defparam \core1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N2
cycloneii_lcell_comb \core1|WideOr2~1 (
// Equation(s):
// \core1|WideOr2~1_combout  = (!\core1|state [5] & (!\core1|WideOr2~0_combout  & (\core1|state [4] $ (!\core1|state [1]))))

	.dataa(\core1|state [4]),
	.datab(\core1|state [5]),
	.datac(\core1|WideOr2~0_combout ),
	.datad(\core1|state [1]),
	.cin(gnd),
	.combout(\core1|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|WideOr2~1 .lut_mask = 16'h0201;
defparam \core1|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N1
cycloneii_lcell_ff \core1|j[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector31~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|WideOr2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|j [0]));

// Location: LCCOMB_X36_Y19_N6
cycloneii_lcell_comb \core1|Add0~0 (
// Equation(s):
// \core1|Add0~0_combout  = (\core1|q_i [0] & (\core1|j [0] $ (VCC))) # (!\core1|q_i [0] & (\core1|j [0] & VCC))
// \core1|Add0~1  = CARRY((\core1|q_i [0] & \core1|j [0]))

	.dataa(\core1|q_i [0]),
	.datab(\core1|j [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|Add0~0_combout ),
	.cout(\core1|Add0~1 ));
// synopsys translate_off
defparam \core1|Add0~0 .lut_mask = 16'h6688;
defparam \core1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N8
cycloneii_lcell_comb \core1|Equal9~0 (
// Equation(s):
// \core1|Equal9~0_combout  = (\core1|Equal21~1_combout  & (!\core1|state [4] & (!\core1|state [2] & \core1|Equal12~0_combout )))

	.dataa(\core1|Equal21~1_combout ),
	.datab(\core1|state [4]),
	.datac(\core1|state [2]),
	.datad(\core1|Equal12~0_combout ),
	.cin(gnd),
	.combout(\core1|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Equal9~0 .lut_mask = 16'h0200;
defparam \core1|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N0
cycloneii_lcell_comb \core1|Selector31~1 (
// Equation(s):
// \core1|Selector31~1_combout  = (\core1|Add1~0_combout  & ((\core1|Equal9~0_combout ) # ((\core1|Equal22~0_combout  & \core1|Add0~0_combout )))) # (!\core1|Add1~0_combout  & (\core1|Equal22~0_combout  & (\core1|Add0~0_combout )))

	.dataa(\core1|Add1~0_combout ),
	.datab(\core1|Equal22~0_combout ),
	.datac(\core1|Add0~0_combout ),
	.datad(\core1|Equal9~0_combout ),
	.cin(gnd),
	.combout(\core1|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector31~1 .lut_mask = 16'hEAC0;
defparam \core1|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N4
cycloneii_lcell_comb \core1|Selector31~0 (
// Equation(s):
// \core1|Selector31~0_combout  = (\core1|Add3~0_combout  & ((\core1|Equal29~0_combout ) # ((\core1|Equal19~0_combout  & \core1|Add2~0_combout )))) # (!\core1|Add3~0_combout  & (\core1|Equal19~0_combout  & ((\core1|Add2~0_combout ))))

	.dataa(\core1|Add3~0_combout ),
	.datab(\core1|Equal19~0_combout ),
	.datac(\core1|Equal29~0_combout ),
	.datad(\core1|Add2~0_combout ),
	.cin(gnd),
	.combout(\core1|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector31~0 .lut_mask = 16'hECA0;
defparam \core1|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N28
cycloneii_lcell_comb \core1|Selector31~2 (
// Equation(s):
// \core1|Selector31~2_combout  = (\core1|Selector31~1_combout ) # ((\core1|Selector31~0_combout ) # ((\core1|WideOr4~combout  & \core1|i [0])))

	.dataa(\core1|WideOr4~combout ),
	.datab(\core1|Selector31~1_combout ),
	.datac(\core1|i [0]),
	.datad(\core1|Selector31~0_combout ),
	.cin(gnd),
	.combout(\core1|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector31~2 .lut_mask = 16'hFFEC;
defparam \core1|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N16
cycloneii_lcell_comb \core1|WideOr5~1 (
// Equation(s):
// \core1|WideOr5~1_combout  = (\core1|state [3] & ((\core1|state [2] $ (\core1|state [4])) # (!\core1|state [0]))) # (!\core1|state [3] & (((\core1|state [2]) # (\core1|state [4]))))

	.dataa(\core1|state [3]),
	.datab(\core1|state [0]),
	.datac(\core1|state [2]),
	.datad(\core1|state [4]),
	.cin(gnd),
	.combout(\core1|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|WideOr5~1 .lut_mask = 16'h7FF2;
defparam \core1|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N6
cycloneii_lcell_comb \core1|WideOr5~0 (
// Equation(s):
// \core1|WideOr5~0_combout  = (\core1|state [0] & (((\core1|state [2]) # (!\core1|state [4])))) # (!\core1|state [0] & (((\core1|state [3] & \core1|state [4])) # (!\core1|state [2])))

	.dataa(\core1|state [3]),
	.datab(\core1|state [0]),
	.datac(\core1|state [2]),
	.datad(\core1|state [4]),
	.cin(gnd),
	.combout(\core1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|WideOr5~0 .lut_mask = 16'hE3CF;
defparam \core1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N22
cycloneii_lcell_comb \core1|WideOr5~2 (
// Equation(s):
// \core1|WideOr5~2_combout  = (!\core1|state [5] & ((\core1|state [1] & ((!\core1|WideOr5~0_combout ))) # (!\core1|state [1] & (!\core1|WideOr5~1_combout ))))

	.dataa(\core1|state [1]),
	.datab(\core1|state [5]),
	.datac(\core1|WideOr5~1_combout ),
	.datad(\core1|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\core1|WideOr5~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|WideOr5~2 .lut_mask = 16'h0123;
defparam \core1|WideOr5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N29
cycloneii_lcell_ff \core1|address[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector31~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|address [0]));

// Location: LCCOMB_X35_Y20_N14
cycloneii_lcell_comb \core1|Add2~2 (
// Equation(s):
// \core1|Add2~2_combout  = (\core1|i [1] & (!\core1|Add2~1 )) # (!\core1|i [1] & ((\core1|Add2~1 ) # (GND)))
// \core1|Add2~3  = CARRY((!\core1|Add2~1 ) # (!\core1|i [1]))

	.dataa(\core1|i [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Add2~1 ),
	.combout(\core1|Add2~2_combout ),
	.cout(\core1|Add2~3 ));
// synopsys translate_off
defparam \core1|Add2~2 .lut_mask = 16'h5A5F;
defparam \core1|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N2
cycloneii_lcell_comb \core1|Selector6~0 (
// Equation(s):
// \core1|Selector6~0_combout  = (!\core1|WideOr1~combout  & \core1|Add2~2_combout )

	.dataa(\core1|WideOr1~combout ),
	.datab(vcc),
	.datac(\core1|Add2~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector6~0 .lut_mask = 16'h5050;
defparam \core1|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N3
cycloneii_lcell_ff \core1|i[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector6~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|i[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|i [1]));

// Location: LCCOMB_X34_Y17_N14
cycloneii_lcell_comb \core1|Equal2~2 (
// Equation(s):
// \core1|Equal2~2_combout  = (\core1|state [1]) # ((\core1|state [4]) # ((!\core1|Equal3~5_combout ) # (!\core1|state [0])))

	.dataa(\core1|state [1]),
	.datab(\core1|state [4]),
	.datac(\core1|state [0]),
	.datad(\core1|Equal3~5_combout ),
	.cin(gnd),
	.combout(\core1|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Equal2~2 .lut_mask = 16'hEFFF;
defparam \core1|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N0
cycloneii_lcell_comb \core1|Equal3~4 (
// Equation(s):
// \core1|Equal3~4_combout  = (!\core1|state [4] & (!\core1|state [0] & \core1|state [1]))

	.dataa(vcc),
	.datab(\core1|state [4]),
	.datac(\core1|state [0]),
	.datad(\core1|state [1]),
	.cin(gnd),
	.combout(\core1|Equal3~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Equal3~4 .lut_mask = 16'h0300;
defparam \core1|Equal3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N2
cycloneii_lcell_comb \core1|data~0 (
// Equation(s):
// \core1|data~0_combout  = (!\core1|Equal27~0_combout  & (((!\core1|state [2]) # (!\core1|Equal12~0_combout )) # (!\core1|Equal3~4_combout )))

	.dataa(\core1|Equal3~4_combout ),
	.datab(\core1|Equal27~0_combout ),
	.datac(\core1|Equal12~0_combout ),
	.datad(\core1|state [2]),
	.cin(gnd),
	.combout(\core1|data~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|data~0 .lut_mask = 16'h1333;
defparam \core1|data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N18
cycloneii_lcell_comb \core1|WideOr4 (
// Equation(s):
// \core1|WideOr4~combout  = (((\core1|Equal6~0_combout  & \core1|Equal3~4_combout )) # (!\core1|data~0_combout )) # (!\core1|Equal2~2_combout )

	.dataa(\core1|Equal6~0_combout ),
	.datab(\core1|Equal2~2_combout ),
	.datac(\core1|Equal3~4_combout ),
	.datad(\core1|data~0_combout ),
	.cin(gnd),
	.combout(\core1|WideOr4~combout ),
	.cout());
// synopsys translate_off
defparam \core1|WideOr4 .lut_mask = 16'hB3FF;
defparam \core1|WideOr4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N16
cycloneii_lcell_comb \core1|Add2~4 (
// Equation(s):
// \core1|Add2~4_combout  = (\core1|i [2] & (\core1|Add2~3  $ (GND))) # (!\core1|i [2] & (!\core1|Add2~3  & VCC))
// \core1|Add2~5  = CARRY((\core1|i [2] & !\core1|Add2~3 ))

	.dataa(\core1|i [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Add2~3 ),
	.combout(\core1|Add2~4_combout ),
	.cout(\core1|Add2~5 ));
// synopsys translate_off
defparam \core1|Add2~4 .lut_mask = 16'hA50A;
defparam \core1|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N28
cycloneii_lcell_comb \core1|Selector29~0 (
// Equation(s):
// \core1|Selector29~0_combout  = (\core1|Add3~4_combout  & ((\core1|Equal29~0_combout ) # ((\core1|Add2~4_combout  & \core1|Equal19~0_combout )))) # (!\core1|Add3~4_combout  & (((\core1|Add2~4_combout  & \core1|Equal19~0_combout ))))

	.dataa(\core1|Add3~4_combout ),
	.datab(\core1|Equal29~0_combout ),
	.datac(\core1|Add2~4_combout ),
	.datad(\core1|Equal19~0_combout ),
	.cin(gnd),
	.combout(\core1|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector29~0 .lut_mask = 16'hF888;
defparam \core1|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N20
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|op_5~0 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|op_5~0_combout  = \core1|i [1] $ (VCC)
// \core1|Mod0|auto_generated|divider|divider|op_5~1  = CARRY(\core1|i [1])

	.dataa(\core1|i [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|Mod0|auto_generated|divider|divider|op_5~0_combout ),
	.cout(\core1|Mod0|auto_generated|divider|divider|op_5~1 ));
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|op_5~0 .lut_mask = 16'h55AA;
defparam \core1|Mod0|auto_generated|divider|divider|op_5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N18
cycloneii_lcell_comb \core1|Add2~6 (
// Equation(s):
// \core1|Add2~6_combout  = (\core1|i [3] & (!\core1|Add2~5 )) # (!\core1|i [3] & ((\core1|Add2~5 ) # (GND)))
// \core1|Add2~7  = CARRY((!\core1|Add2~5 ) # (!\core1|i [3]))

	.dataa(vcc),
	.datab(\core1|i [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Add2~5 ),
	.combout(\core1|Add2~6_combout ),
	.cout(\core1|Add2~7 ));
// synopsys translate_off
defparam \core1|Add2~6 .lut_mask = 16'h3C3F;
defparam \core1|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N22
cycloneii_lcell_comb \core1|Selector4~0 (
// Equation(s):
// \core1|Selector4~0_combout  = (!\core1|WideOr1~combout  & \core1|Add2~6_combout )

	.dataa(\core1|WideOr1~combout ),
	.datab(vcc),
	.datac(\core1|Add2~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector4~0 .lut_mask = 16'h5050;
defparam \core1|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N23
cycloneii_lcell_ff \core1|i[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector4~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|i[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|i [3]));

// Location: LCCOMB_X35_Y18_N14
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|op_3~0 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|op_3~0_combout  = \core1|i [3] $ (VCC)
// \core1|Mod0|auto_generated|divider|divider|op_3~1  = CARRY(\core1|i [3])

	.dataa(vcc),
	.datab(\core1|i [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|Mod0|auto_generated|divider|divider|op_3~0_combout ),
	.cout(\core1|Mod0|auto_generated|divider|divider|op_3~1 ));
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|op_3~0 .lut_mask = 16'h33CC;
defparam \core1|Mod0|auto_generated|divider|divider|op_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N2
cycloneii_lcell_comb \core1|WideOr1 (
// Equation(s):
// \core1|WideOr1~combout  = (\core1|Equal5~2_combout ) # ((\core1|Equal16~0_combout  & (\core1|state [4] $ (!\core1|state [1]))))

	.dataa(\core1|Equal5~2_combout ),
	.datab(\core1|Equal16~0_combout ),
	.datac(\core1|state [4]),
	.datad(\core1|state [1]),
	.cin(gnd),
	.combout(\core1|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \core1|WideOr1 .lut_mask = 16'hEAAE;
defparam \core1|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N20
cycloneii_lcell_comb \core1|Add2~8 (
// Equation(s):
// \core1|Add2~8_combout  = (\core1|i [4] & (\core1|Add2~7  $ (GND))) # (!\core1|i [4] & (!\core1|Add2~7  & VCC))
// \core1|Add2~9  = CARRY((\core1|i [4] & !\core1|Add2~7 ))

	.dataa(vcc),
	.datab(\core1|i [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Add2~7 ),
	.combout(\core1|Add2~8_combout ),
	.cout(\core1|Add2~9 ));
// synopsys translate_off
defparam \core1|Add2~8 .lut_mask = 16'hC30C;
defparam \core1|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N8
cycloneii_lcell_comb \core1|Selector3~0 (
// Equation(s):
// \core1|Selector3~0_combout  = (!\core1|WideOr1~combout  & \core1|Add2~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\core1|WideOr1~combout ),
	.datad(\core1|Add2~8_combout ),
	.cin(gnd),
	.combout(\core1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector3~0 .lut_mask = 16'h0F00;
defparam \core1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N9
cycloneii_lcell_ff \core1|i[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|i[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|i [4]));

// Location: LCCOMB_X35_Y20_N22
cycloneii_lcell_comb \core1|Add2~10 (
// Equation(s):
// \core1|Add2~10_combout  = (\core1|i [5] & (!\core1|Add2~9 )) # (!\core1|i [5] & ((\core1|Add2~9 ) # (GND)))
// \core1|Add2~11  = CARRY((!\core1|Add2~9 ) # (!\core1|i [5]))

	.dataa(vcc),
	.datab(\core1|i [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Add2~9 ),
	.combout(\core1|Add2~10_combout ),
	.cout(\core1|Add2~11 ));
// synopsys translate_off
defparam \core1|Add2~10 .lut_mask = 16'h3C3F;
defparam \core1|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N26
cycloneii_lcell_comb \core1|Selector2~0 (
// Equation(s):
// \core1|Selector2~0_combout  = (!\core1|WideOr1~combout  & \core1|Add2~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\core1|WideOr1~combout ),
	.datad(\core1|Add2~10_combout ),
	.cin(gnd),
	.combout(\core1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector2~0 .lut_mask = 16'h0F00;
defparam \core1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N27
cycloneii_lcell_ff \core1|i[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|i[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|i [5]));

// Location: LCCOMB_X35_Y20_N24
cycloneii_lcell_comb \core1|Add2~12 (
// Equation(s):
// \core1|Add2~12_combout  = (\core1|i [6] & (\core1|Add2~11  $ (GND))) # (!\core1|i [6] & (!\core1|Add2~11  & VCC))
// \core1|Add2~13  = CARRY((\core1|i [6] & !\core1|Add2~11 ))

	.dataa(vcc),
	.datab(\core1|i [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Add2~11 ),
	.combout(\core1|Add2~12_combout ),
	.cout(\core1|Add2~13 ));
// synopsys translate_off
defparam \core1|Add2~12 .lut_mask = 16'hC30C;
defparam \core1|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N24
cycloneii_lcell_comb \core1|Selector1~0 (
// Equation(s):
// \core1|Selector1~0_combout  = (!\core1|WideOr1~combout  & \core1|Add2~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\core1|WideOr1~combout ),
	.datad(\core1|Add2~12_combout ),
	.cin(gnd),
	.combout(\core1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector1~0 .lut_mask = 16'h0F00;
defparam \core1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N25
cycloneii_lcell_ff \core1|i[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|i[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|i [6]));

// Location: LCCOMB_X35_Y20_N26
cycloneii_lcell_comb \core1|Add2~14 (
// Equation(s):
// \core1|Add2~14_combout  = \core1|i [7] $ (\core1|Add2~13 )

	.dataa(\core1|i [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Add2~13 ),
	.combout(\core1|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Add2~14 .lut_mask = 16'h5A5A;
defparam \core1|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N18
cycloneii_lcell_comb \core1|Selector0~0 (
// Equation(s):
// \core1|Selector0~0_combout  = (!\core1|WideOr1~combout  & \core1|Add2~14_combout )

	.dataa(\core1|WideOr1~combout ),
	.datab(vcc),
	.datac(\core1|Add2~14_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector0~0 .lut_mask = 16'h5050;
defparam \core1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N19
cycloneii_lcell_ff \core1|i[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|i[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|i [7]));

// Location: LCCOMB_X36_Y18_N0
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|StageOut[4]~32 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|StageOut[4]~32_combout  = (!\core1|i [6] & \core1|i [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\core1|i [6]),
	.datad(\core1|i [7]),
	.cin(gnd),
	.combout(\core1|Mod0|auto_generated|divider|divider|StageOut[4]~32_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[4]~32 .lut_mask = 16'h0F00;
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[4]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N2
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|StageOut[3]~33 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|StageOut[3]~33_combout  = (\core1|i [6] & !\core1|i [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\core1|i [6]),
	.datad(\core1|i [7]),
	.cin(gnd),
	.combout(\core1|Mod0|auto_generated|divider|divider|StageOut[3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[3]~33 .lut_mask = 16'h00F0;
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N20
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|op_1~0 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|op_1~0_combout  = \core1|i [5] $ (VCC)
// \core1|Mod0|auto_generated|divider|divider|op_1~1  = CARRY(\core1|i [5])

	.dataa(vcc),
	.datab(\core1|i [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|Mod0|auto_generated|divider|divider|op_1~0_combout ),
	.cout(\core1|Mod0|auto_generated|divider|divider|op_1~1 ));
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|op_1~0 .lut_mask = 16'h33CC;
defparam \core1|Mod0|auto_generated|divider|divider|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N24
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|op_1~5 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|op_1~5_cout  = CARRY((\core1|Mod0|auto_generated|divider|divider|StageOut[4]~32_combout ) # (!\core1|Mod0|auto_generated|divider|divider|op_1~3 ))

	.dataa(vcc),
	.datab(\core1|Mod0|auto_generated|divider|divider|StageOut[4]~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Mod0|auto_generated|divider|divider|op_1~3 ),
	.combout(),
	.cout(\core1|Mod0|auto_generated|divider|divider|op_1~5_cout ));
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|op_1~5 .lut_mask = 16'h00CF;
defparam \core1|Mod0|auto_generated|divider|divider|op_1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N26
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|op_1~6 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|op_1~6_combout  = !\core1|Mod0|auto_generated|divider|divider|op_1~5_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Mod0|auto_generated|divider|divider|op_1~5_cout ),
	.combout(\core1|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|op_1~6 .lut_mask = 16'h0F0F;
defparam \core1|Mod0|auto_generated|divider|divider|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N8
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|StageOut[7]~34 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|StageOut[7]~34_combout  = (!\core1|i [7] & (\core1|i [6] & \core1|Mod0|auto_generated|divider|divider|op_1~6_combout ))

	.dataa(\core1|i [7]),
	.datab(vcc),
	.datac(\core1|i [6]),
	.datad(\core1|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\core1|Mod0|auto_generated|divider|divider|StageOut[7]~34_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[7]~34 .lut_mask = 16'h5000;
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[7]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N0
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|StageOut[6]~36 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|StageOut[6]~36_combout  = (\core1|i [5] & \core1|Mod0|auto_generated|divider|divider|op_1~6_combout )

	.dataa(\core1|i [5]),
	.datab(vcc),
	.datac(\core1|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|Mod0|auto_generated|divider|divider|StageOut[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[6]~36 .lut_mask = 16'hA0A0;
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N28
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|op_2~5 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|op_2~5_cout  = CARRY((\core1|Mod0|auto_generated|divider|divider|StageOut[7]~35_combout ) # ((\core1|Mod0|auto_generated|divider|divider|StageOut[7]~34_combout ) # 
// (!\core1|Mod0|auto_generated|divider|divider|op_2~3 )))

	.dataa(\core1|Mod0|auto_generated|divider|divider|StageOut[7]~35_combout ),
	.datab(\core1|Mod0|auto_generated|divider|divider|StageOut[7]~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Mod0|auto_generated|divider|divider|op_2~3 ),
	.combout(),
	.cout(\core1|Mod0|auto_generated|divider|divider|op_2~5_cout ));
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|op_2~5 .lut_mask = 16'h00EF;
defparam \core1|Mod0|auto_generated|divider|divider|op_2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N30
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|op_2~6 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|op_2~6_combout  = !\core1|Mod0|auto_generated|divider|divider|op_2~5_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Mod0|auto_generated|divider|divider|op_2~5_cout ),
	.combout(\core1|Mod0|auto_generated|divider|divider|op_2~6_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|op_2~6 .lut_mask = 16'h0F0F;
defparam \core1|Mod0|auto_generated|divider|divider|op_2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N8
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|StageOut[10]~52 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|StageOut[10]~52_combout  = (\core1|Mod0|auto_generated|divider|divider|op_2~6_combout  & ((\core1|Mod0|auto_generated|divider|divider|op_1~6_combout  & (\core1|i [5])) # 
// (!\core1|Mod0|auto_generated|divider|divider|op_1~6_combout  & ((\core1|Mod0|auto_generated|divider|divider|op_1~0_combout )))))

	.dataa(\core1|i [5]),
	.datab(\core1|Mod0|auto_generated|divider|divider|op_2~6_combout ),
	.datac(\core1|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.datad(\core1|Mod0|auto_generated|divider|divider|op_1~0_combout ),
	.cin(gnd),
	.combout(\core1|Mod0|auto_generated|divider|divider|StageOut[10]~52_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[10]~52 .lut_mask = 16'h8C80;
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[10]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N2
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|StageOut[9]~39 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|StageOut[9]~39_combout  = (\core1|i [4] & \core1|Mod0|auto_generated|divider|divider|op_2~6_combout )

	.dataa(vcc),
	.datab(\core1|i [4]),
	.datac(vcc),
	.datad(\core1|Mod0|auto_generated|divider|divider|op_2~6_combout ),
	.cin(gnd),
	.combout(\core1|Mod0|auto_generated|divider|divider|StageOut[9]~39_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[9]~39 .lut_mask = 16'hCC00;
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[9]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N18
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|op_3~5 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|op_3~5_cout  = CARRY((\core1|Mod0|auto_generated|divider|divider|StageOut[10]~38_combout ) # ((\core1|Mod0|auto_generated|divider|divider|StageOut[10]~52_combout ) # 
// (!\core1|Mod0|auto_generated|divider|divider|op_3~3 )))

	.dataa(\core1|Mod0|auto_generated|divider|divider|StageOut[10]~38_combout ),
	.datab(\core1|Mod0|auto_generated|divider|divider|StageOut[10]~52_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Mod0|auto_generated|divider|divider|op_3~3 ),
	.combout(),
	.cout(\core1|Mod0|auto_generated|divider|divider|op_3~5_cout ));
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|op_3~5 .lut_mask = 16'h00EF;
defparam \core1|Mod0|auto_generated|divider|divider|op_3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N20
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|op_3~6 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|op_3~6_combout  = !\core1|Mod0|auto_generated|divider|divider|op_3~5_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Mod0|auto_generated|divider|divider|op_3~5_cout ),
	.combout(\core1|Mod0|auto_generated|divider|divider|op_3~6_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|op_3~6 .lut_mask = 16'h0F0F;
defparam \core1|Mod0|auto_generated|divider|divider|op_3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N10
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|StageOut[13]~41 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|StageOut[13]~41_combout  = (\core1|Mod0|auto_generated|divider|divider|op_3~2_combout  & !\core1|Mod0|auto_generated|divider|divider|op_3~6_combout )

	.dataa(\core1|Mod0|auto_generated|divider|divider|op_3~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\core1|Mod0|auto_generated|divider|divider|op_3~6_combout ),
	.cin(gnd),
	.combout(\core1|Mod0|auto_generated|divider|divider|StageOut[13]~41_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[13]~41 .lut_mask = 16'h00AA;
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[13]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N28
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|StageOut[12]~42 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|StageOut[12]~42_combout  = (\core1|i [3] & \core1|Mod0|auto_generated|divider|divider|op_3~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\core1|i [3]),
	.datad(\core1|Mod0|auto_generated|divider|divider|op_3~6_combout ),
	.cin(gnd),
	.combout(\core1|Mod0|auto_generated|divider|divider|StageOut[12]~42_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[12]~42 .lut_mask = 16'hF000;
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[12]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N14
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|op_4~5_cout  = CARRY((\core1|Mod0|auto_generated|divider|divider|StageOut[13]~53_combout ) # ((\core1|Mod0|auto_generated|divider|divider|StageOut[13]~41_combout ) # 
// (!\core1|Mod0|auto_generated|divider|divider|op_4~3 )))

	.dataa(\core1|Mod0|auto_generated|divider|divider|StageOut[13]~53_combout ),
	.datab(\core1|Mod0|auto_generated|divider|divider|StageOut[13]~41_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Mod0|auto_generated|divider|divider|op_4~3 ),
	.combout(),
	.cout(\core1|Mod0|auto_generated|divider|divider|op_4~5_cout ));
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|op_4~5 .lut_mask = 16'h00EF;
defparam \core1|Mod0|auto_generated|divider|divider|op_4~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N16
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|op_4~6 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|op_4~6_combout  = !\core1|Mod0|auto_generated|divider|divider|op_4~5_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Mod0|auto_generated|divider|divider|op_4~5_cout ),
	.combout(\core1|Mod0|auto_generated|divider|divider|op_4~6_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|op_4~6 .lut_mask = 16'h0F0F;
defparam \core1|Mod0|auto_generated|divider|divider|op_4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N8
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|StageOut[16]~54 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|StageOut[16]~54_combout  = (\core1|Mod0|auto_generated|divider|divider|op_4~6_combout  & ((\core1|Mod0|auto_generated|divider|divider|op_3~6_combout  & (\core1|i [3])) # 
// (!\core1|Mod0|auto_generated|divider|divider|op_3~6_combout  & ((\core1|Mod0|auto_generated|divider|divider|op_3~0_combout )))))

	.dataa(\core1|i [3]),
	.datab(\core1|Mod0|auto_generated|divider|divider|op_3~0_combout ),
	.datac(\core1|Mod0|auto_generated|divider|divider|op_4~6_combout ),
	.datad(\core1|Mod0|auto_generated|divider|divider|op_3~6_combout ),
	.cin(gnd),
	.combout(\core1|Mod0|auto_generated|divider|divider|StageOut[16]~54_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[16]~54 .lut_mask = 16'hA0C0;
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[16]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N12
cycloneii_lcell_comb \core1|Selector5~0 (
// Equation(s):
// \core1|Selector5~0_combout  = (!\core1|WideOr1~combout  & \core1|Add2~4_combout )

	.dataa(\core1|WideOr1~combout ),
	.datab(vcc),
	.datac(\core1|Add2~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector5~0 .lut_mask = 16'h5050;
defparam \core1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N13
cycloneii_lcell_ff \core1|i[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector5~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|i[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|i [2]));

// Location: LCCOMB_X35_Y17_N18
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|StageOut[15]~45 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|StageOut[15]~45_combout  = (\core1|Mod0|auto_generated|divider|divider|op_4~6_combout  & \core1|i [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\core1|Mod0|auto_generated|divider|divider|op_4~6_combout ),
	.datad(\core1|i [2]),
	.cin(gnd),
	.combout(\core1|Mod0|auto_generated|divider|divider|StageOut[15]~45_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[15]~45 .lut_mask = 16'hF000;
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[15]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N22
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|op_5~2 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|op_5~2_combout  = (\core1|Mod0|auto_generated|divider|divider|StageOut[15]~46_combout  & (((!\core1|Mod0|auto_generated|divider|divider|op_5~1 )))) # 
// (!\core1|Mod0|auto_generated|divider|divider|StageOut[15]~46_combout  & ((\core1|Mod0|auto_generated|divider|divider|StageOut[15]~45_combout  & (!\core1|Mod0|auto_generated|divider|divider|op_5~1 )) # 
// (!\core1|Mod0|auto_generated|divider|divider|StageOut[15]~45_combout  & ((\core1|Mod0|auto_generated|divider|divider|op_5~1 ) # (GND)))))
// \core1|Mod0|auto_generated|divider|divider|op_5~3  = CARRY(((!\core1|Mod0|auto_generated|divider|divider|StageOut[15]~46_combout  & !\core1|Mod0|auto_generated|divider|divider|StageOut[15]~45_combout )) # 
// (!\core1|Mod0|auto_generated|divider|divider|op_5~1 ))

	.dataa(\core1|Mod0|auto_generated|divider|divider|StageOut[15]~46_combout ),
	.datab(\core1|Mod0|auto_generated|divider|divider|StageOut[15]~45_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Mod0|auto_generated|divider|divider|op_5~1 ),
	.combout(\core1|Mod0|auto_generated|divider|divider|op_5~2_combout ),
	.cout(\core1|Mod0|auto_generated|divider|divider|op_5~3 ));
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|op_5~2 .lut_mask = 16'h1E1F;
defparam \core1|Mod0|auto_generated|divider|divider|op_5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N24
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|op_5~5_cout  = CARRY((\core1|Mod0|auto_generated|divider|divider|StageOut[16]~44_combout ) # ((\core1|Mod0|auto_generated|divider|divider|StageOut[16]~54_combout ) # 
// (!\core1|Mod0|auto_generated|divider|divider|op_5~3 )))

	.dataa(\core1|Mod0|auto_generated|divider|divider|StageOut[16]~44_combout ),
	.datab(\core1|Mod0|auto_generated|divider|divider|StageOut[16]~54_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Mod0|auto_generated|divider|divider|op_5~3 ),
	.combout(),
	.cout(\core1|Mod0|auto_generated|divider|divider|op_5~5_cout ));
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|op_5~5 .lut_mask = 16'h00EF;
defparam \core1|Mod0|auto_generated|divider|divider|op_5~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N26
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|op_5~6_combout  = !\core1|Mod0|auto_generated|divider|divider|op_5~5_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Mod0|auto_generated|divider|divider|op_5~5_cout ),
	.combout(\core1|Mod0|auto_generated|divider|divider|op_5~6_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|op_5~6 .lut_mask = 16'h0F0F;
defparam \core1|Mod0|auto_generated|divider|divider|op_5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N2
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|StageOut[18]~49 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout  = (\core1|Mod0|auto_generated|divider|divider|op_5~0_combout  & !\core1|Mod0|auto_generated|divider|divider|op_5~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\core1|Mod0|auto_generated|divider|divider|op_5~0_combout ),
	.datad(\core1|Mod0|auto_generated|divider|divider|op_5~6_combout ),
	.cin(gnd),
	.combout(\core1|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[18]~49 .lut_mask = 16'h00F0;
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[18]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N0
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|StageOut[19]~47 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|StageOut[19]~47_combout  = (!\core1|Mod0|auto_generated|divider|divider|op_5~6_combout  & \core1|Mod0|auto_generated|divider|divider|op_5~2_combout )

	.dataa(vcc),
	.datab(\core1|Mod0|auto_generated|divider|divider|op_5~6_combout ),
	.datac(vcc),
	.datad(\core1|Mod0|auto_generated|divider|divider|op_5~2_combout ),
	.cin(gnd),
	.combout(\core1|Mod0|auto_generated|divider|divider|StageOut[19]~47_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[19]~47 .lut_mask = 16'h3300;
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[19]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N18
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|op_6~0 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|op_6~0_combout  = \core1|i [0] $ (VCC)
// \core1|Mod0|auto_generated|divider|divider|op_6~1  = CARRY(\core1|i [0])

	.dataa(vcc),
	.datab(\core1|i [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|Mod0|auto_generated|divider|divider|op_6~0_combout ),
	.cout(\core1|Mod0|auto_generated|divider|divider|op_6~1 ));
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|op_6~0 .lut_mask = 16'h33CC;
defparam \core1|Mod0|auto_generated|divider|divider|op_6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N22
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|op_6~5_cout  = CARRY((\core1|Mod0|auto_generated|divider|divider|StageOut[19]~55_combout ) # ((\core1|Mod0|auto_generated|divider|divider|StageOut[19]~47_combout ) # 
// (!\core1|Mod0|auto_generated|divider|divider|op_6~3 )))

	.dataa(\core1|Mod0|auto_generated|divider|divider|StageOut[19]~55_combout ),
	.datab(\core1|Mod0|auto_generated|divider|divider|StageOut[19]~47_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Mod0|auto_generated|divider|divider|op_6~3 ),
	.combout(),
	.cout(\core1|Mod0|auto_generated|divider|divider|op_6~5_cout ));
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|op_6~5 .lut_mask = 16'h00EF;
defparam \core1|Mod0|auto_generated|divider|divider|op_6~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N24
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|op_6~6_combout  = !\core1|Mod0|auto_generated|divider|divider|op_6~5_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Mod0|auto_generated|divider|divider|op_6~5_cout ),
	.combout(\core1|Mod0|auto_generated|divider|divider|op_6~6_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|op_6~6 .lut_mask = 16'h0F0F;
defparam \core1|Mod0|auto_generated|divider|divider|op_6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N2
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|StageOut[18]~48 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout  = (\core1|i [1] & \core1|Mod0|auto_generated|divider|divider|op_5~6_combout )

	.dataa(\core1|i [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\core1|Mod0|auto_generated|divider|divider|op_5~6_combout ),
	.cin(gnd),
	.combout(\core1|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[18]~48 .lut_mask = 16'hAA00;
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[18]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N26
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|StageOut[22]~51 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  = (\core1|Mod0|auto_generated|divider|divider|op_6~6_combout  & (((\core1|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout ) # 
// (\core1|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout )))) # (!\core1|Mod0|auto_generated|divider|divider|op_6~6_combout  & (\core1|Mod0|auto_generated|divider|divider|op_6~2_combout ))

	.dataa(\core1|Mod0|auto_generated|divider|divider|op_6~2_combout ),
	.datab(\core1|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout ),
	.datac(\core1|Mod0|auto_generated|divider|divider|op_6~6_combout ),
	.datad(\core1|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout ),
	.cin(gnd),
	.combout(\core1|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[22]~51 .lut_mask = 16'hFACA;
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[22]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N26
cycloneii_lcell_comb \core1|secret_key[0]~70 (
// Equation(s):
// \core1|secret_key[0]~70_combout  = \core1|secret_key[0]~23_combout  $ (\core1|secret_key [0])

	.dataa(\core1|secret_key[0]~23_combout ),
	.datab(vcc),
	.datac(\core1|secret_key [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|secret_key[0]~70_combout ),
	.cout());
// synopsys translate_off
defparam \core1|secret_key[0]~70 .lut_mask = 16'h5A5A;
defparam \core1|secret_key[0]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y13_N27
cycloneii_lcell_ff \core1|secret_key[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|secret_key[0]~70_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|secret_key [0]));

// Location: LCCOMB_X36_Y14_N10
cycloneii_lcell_comb \core1|secret_key[1]~24 (
// Equation(s):
// \core1|secret_key[1]~24_combout  = (\core1|secret_key [1] & (\core1|secret_key [0] $ (VCC))) # (!\core1|secret_key [1] & (\core1|secret_key [0] & VCC))
// \core1|secret_key[1]~25  = CARRY((\core1|secret_key [1] & \core1|secret_key [0]))

	.dataa(\core1|secret_key [1]),
	.datab(\core1|secret_key [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|secret_key[1]~24_combout ),
	.cout(\core1|secret_key[1]~25 ));
// synopsys translate_off
defparam \core1|secret_key[1]~24 .lut_mask = 16'h6688;
defparam \core1|secret_key[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N14
cycloneii_lcell_comb \core1|secret_key[3]~28 (
// Equation(s):
// \core1|secret_key[3]~28_combout  = (\core1|secret_key [3] & (\core1|secret_key[2]~27  $ (GND))) # (!\core1|secret_key [3] & (!\core1|secret_key[2]~27  & VCC))
// \core1|secret_key[3]~29  = CARRY((\core1|secret_key [3] & !\core1|secret_key[2]~27 ))

	.dataa(vcc),
	.datab(\core1|secret_key [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|secret_key[2]~27 ),
	.combout(\core1|secret_key[3]~28_combout ),
	.cout(\core1|secret_key[3]~29 ));
// synopsys translate_off
defparam \core1|secret_key[3]~28 .lut_mask = 16'hC30C;
defparam \core1|secret_key[3]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N0
cycloneii_lcell_comb \core1|secret_key[0]~23 (
// Equation(s):
// \core1|secret_key[0]~23_combout  = (!\core1|LessThan4~0_combout  & (\core1|Equal33~0_combout  & (\core1|Equal3~4_combout  & \core1|state [5])))

	.dataa(\core1|LessThan4~0_combout ),
	.datab(\core1|Equal33~0_combout ),
	.datac(\core1|Equal3~4_combout ),
	.datad(\core1|state [5]),
	.cin(gnd),
	.combout(\core1|secret_key[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \core1|secret_key[0]~23 .lut_mask = 16'h4000;
defparam \core1|secret_key[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y14_N15
cycloneii_lcell_ff \core1|secret_key[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|secret_key[3]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|secret_key[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|secret_key [3]));

// Location: LCCOMB_X36_Y14_N16
cycloneii_lcell_comb \core1|secret_key[4]~30 (
// Equation(s):
// \core1|secret_key[4]~30_combout  = (\core1|secret_key [4] & (!\core1|secret_key[3]~29 )) # (!\core1|secret_key [4] & ((\core1|secret_key[3]~29 ) # (GND)))
// \core1|secret_key[4]~31  = CARRY((!\core1|secret_key[3]~29 ) # (!\core1|secret_key [4]))

	.dataa(\core1|secret_key [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|secret_key[3]~29 ),
	.combout(\core1|secret_key[4]~30_combout ),
	.cout(\core1|secret_key[4]~31 ));
// synopsys translate_off
defparam \core1|secret_key[4]~30 .lut_mask = 16'h5A5F;
defparam \core1|secret_key[4]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N18
cycloneii_lcell_comb \core1|secret_key[5]~32 (
// Equation(s):
// \core1|secret_key[5]~32_combout  = (\core1|secret_key [5] & (\core1|secret_key[4]~31  $ (GND))) # (!\core1|secret_key [5] & (!\core1|secret_key[4]~31  & VCC))
// \core1|secret_key[5]~33  = CARRY((\core1|secret_key [5] & !\core1|secret_key[4]~31 ))

	.dataa(vcc),
	.datab(\core1|secret_key [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|secret_key[4]~31 ),
	.combout(\core1|secret_key[5]~32_combout ),
	.cout(\core1|secret_key[5]~33 ));
// synopsys translate_off
defparam \core1|secret_key[5]~32 .lut_mask = 16'hC30C;
defparam \core1|secret_key[5]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y14_N19
cycloneii_lcell_ff \core1|secret_key[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|secret_key[5]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|secret_key[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|secret_key [5]));

// Location: LCCOMB_X36_Y14_N20
cycloneii_lcell_comb \core1|secret_key[6]~34 (
// Equation(s):
// \core1|secret_key[6]~34_combout  = (\core1|secret_key [6] & (!\core1|secret_key[5]~33 )) # (!\core1|secret_key [6] & ((\core1|secret_key[5]~33 ) # (GND)))
// \core1|secret_key[6]~35  = CARRY((!\core1|secret_key[5]~33 ) # (!\core1|secret_key [6]))

	.dataa(\core1|secret_key [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|secret_key[5]~33 ),
	.combout(\core1|secret_key[6]~34_combout ),
	.cout(\core1|secret_key[6]~35 ));
// synopsys translate_off
defparam \core1|secret_key[6]~34 .lut_mask = 16'h5A5F;
defparam \core1|secret_key[6]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N22
cycloneii_lcell_comb \core1|secret_key[7]~36 (
// Equation(s):
// \core1|secret_key[7]~36_combout  = (\core1|secret_key [7] & (\core1|secret_key[6]~35  $ (GND))) # (!\core1|secret_key [7] & (!\core1|secret_key[6]~35  & VCC))
// \core1|secret_key[7]~37  = CARRY((\core1|secret_key [7] & !\core1|secret_key[6]~35 ))

	.dataa(vcc),
	.datab(\core1|secret_key [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|secret_key[6]~35 ),
	.combout(\core1|secret_key[7]~36_combout ),
	.cout(\core1|secret_key[7]~37 ));
// synopsys translate_off
defparam \core1|secret_key[7]~36 .lut_mask = 16'hC30C;
defparam \core1|secret_key[7]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y14_N23
cycloneii_lcell_ff \core1|secret_key[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|secret_key[7]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|secret_key[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|secret_key [7]));

// Location: LCCOMB_X36_Y14_N24
cycloneii_lcell_comb \core1|secret_key[8]~38 (
// Equation(s):
// \core1|secret_key[8]~38_combout  = (\core1|secret_key [8] & (!\core1|secret_key[7]~37 )) # (!\core1|secret_key [8] & ((\core1|secret_key[7]~37 ) # (GND)))
// \core1|secret_key[8]~39  = CARRY((!\core1|secret_key[7]~37 ) # (!\core1|secret_key [8]))

	.dataa(\core1|secret_key [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|secret_key[7]~37 ),
	.combout(\core1|secret_key[8]~38_combout ),
	.cout(\core1|secret_key[8]~39 ));
// synopsys translate_off
defparam \core1|secret_key[8]~38 .lut_mask = 16'h5A5F;
defparam \core1|secret_key[8]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N26
cycloneii_lcell_comb \core1|secret_key[9]~40 (
// Equation(s):
// \core1|secret_key[9]~40_combout  = (\core1|secret_key [9] & (\core1|secret_key[8]~39  $ (GND))) # (!\core1|secret_key [9] & (!\core1|secret_key[8]~39  & VCC))
// \core1|secret_key[9]~41  = CARRY((\core1|secret_key [9] & !\core1|secret_key[8]~39 ))

	.dataa(vcc),
	.datab(\core1|secret_key [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|secret_key[8]~39 ),
	.combout(\core1|secret_key[9]~40_combout ),
	.cout(\core1|secret_key[9]~41 ));
// synopsys translate_off
defparam \core1|secret_key[9]~40 .lut_mask = 16'hC30C;
defparam \core1|secret_key[9]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y14_N27
cycloneii_lcell_ff \core1|secret_key[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|secret_key[9]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|secret_key[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|secret_key [9]));

// Location: LCCOMB_X36_Y14_N28
cycloneii_lcell_comb \core1|secret_key[10]~42 (
// Equation(s):
// \core1|secret_key[10]~42_combout  = (\core1|secret_key [10] & (!\core1|secret_key[9]~41 )) # (!\core1|secret_key [10] & ((\core1|secret_key[9]~41 ) # (GND)))
// \core1|secret_key[10]~43  = CARRY((!\core1|secret_key[9]~41 ) # (!\core1|secret_key [10]))

	.dataa(vcc),
	.datab(\core1|secret_key [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|secret_key[9]~41 ),
	.combout(\core1|secret_key[10]~42_combout ),
	.cout(\core1|secret_key[10]~43 ));
// synopsys translate_off
defparam \core1|secret_key[10]~42 .lut_mask = 16'h3C3F;
defparam \core1|secret_key[10]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y14_N29
cycloneii_lcell_ff \core1|secret_key[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|secret_key[10]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|secret_key[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|secret_key [10]));

// Location: LCCOMB_X36_Y14_N30
cycloneii_lcell_comb \core1|secret_key[11]~44 (
// Equation(s):
// \core1|secret_key[11]~44_combout  = (\core1|secret_key [11] & (\core1|secret_key[10]~43  $ (GND))) # (!\core1|secret_key [11] & (!\core1|secret_key[10]~43  & VCC))
// \core1|secret_key[11]~45  = CARRY((\core1|secret_key [11] & !\core1|secret_key[10]~43 ))

	.dataa(vcc),
	.datab(\core1|secret_key [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|secret_key[10]~43 ),
	.combout(\core1|secret_key[11]~44_combout ),
	.cout(\core1|secret_key[11]~45 ));
// synopsys translate_off
defparam \core1|secret_key[11]~44 .lut_mask = 16'hC30C;
defparam \core1|secret_key[11]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y14_N31
cycloneii_lcell_ff \core1|secret_key[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|secret_key[11]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|secret_key[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|secret_key [11]));

// Location: LCCOMB_X36_Y13_N0
cycloneii_lcell_comb \core1|secret_key[12]~46 (
// Equation(s):
// \core1|secret_key[12]~46_combout  = (\core1|secret_key [12] & (!\core1|secret_key[11]~45 )) # (!\core1|secret_key [12] & ((\core1|secret_key[11]~45 ) # (GND)))
// \core1|secret_key[12]~47  = CARRY((!\core1|secret_key[11]~45 ) # (!\core1|secret_key [12]))

	.dataa(vcc),
	.datab(\core1|secret_key [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|secret_key[11]~45 ),
	.combout(\core1|secret_key[12]~46_combout ),
	.cout(\core1|secret_key[12]~47 ));
// synopsys translate_off
defparam \core1|secret_key[12]~46 .lut_mask = 16'h3C3F;
defparam \core1|secret_key[12]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y13_N1
cycloneii_lcell_ff \core1|secret_key[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|secret_key[12]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|secret_key[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|secret_key [12]));

// Location: LCCOMB_X36_Y13_N2
cycloneii_lcell_comb \core1|secret_key[13]~48 (
// Equation(s):
// \core1|secret_key[13]~48_combout  = (\core1|secret_key [13] & (\core1|secret_key[12]~47  $ (GND))) # (!\core1|secret_key [13] & (!\core1|secret_key[12]~47  & VCC))
// \core1|secret_key[13]~49  = CARRY((\core1|secret_key [13] & !\core1|secret_key[12]~47 ))

	.dataa(vcc),
	.datab(\core1|secret_key [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|secret_key[12]~47 ),
	.combout(\core1|secret_key[13]~48_combout ),
	.cout(\core1|secret_key[13]~49 ));
// synopsys translate_off
defparam \core1|secret_key[13]~48 .lut_mask = 16'hC30C;
defparam \core1|secret_key[13]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y13_N3
cycloneii_lcell_ff \core1|secret_key[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|secret_key[13]~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|secret_key[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|secret_key [13]));

// Location: LCCOMB_X36_Y13_N4
cycloneii_lcell_comb \core1|secret_key[14]~50 (
// Equation(s):
// \core1|secret_key[14]~50_combout  = (\core1|secret_key [14] & (!\core1|secret_key[13]~49 )) # (!\core1|secret_key [14] & ((\core1|secret_key[13]~49 ) # (GND)))
// \core1|secret_key[14]~51  = CARRY((!\core1|secret_key[13]~49 ) # (!\core1|secret_key [14]))

	.dataa(vcc),
	.datab(\core1|secret_key [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|secret_key[13]~49 ),
	.combout(\core1|secret_key[14]~50_combout ),
	.cout(\core1|secret_key[14]~51 ));
// synopsys translate_off
defparam \core1|secret_key[14]~50 .lut_mask = 16'h3C3F;
defparam \core1|secret_key[14]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y13_N5
cycloneii_lcell_ff \core1|secret_key[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|secret_key[14]~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|secret_key[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|secret_key [14]));

// Location: LCCOMB_X36_Y13_N6
cycloneii_lcell_comb \core1|secret_key[15]~52 (
// Equation(s):
// \core1|secret_key[15]~52_combout  = (\core1|secret_key [15] & (\core1|secret_key[14]~51  $ (GND))) # (!\core1|secret_key [15] & (!\core1|secret_key[14]~51  & VCC))
// \core1|secret_key[15]~53  = CARRY((\core1|secret_key [15] & !\core1|secret_key[14]~51 ))

	.dataa(\core1|secret_key [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|secret_key[14]~51 ),
	.combout(\core1|secret_key[15]~52_combout ),
	.cout(\core1|secret_key[15]~53 ));
// synopsys translate_off
defparam \core1|secret_key[15]~52 .lut_mask = 16'hA50A;
defparam \core1|secret_key[15]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N8
cycloneii_lcell_comb \core1|secret_key[16]~54 (
// Equation(s):
// \core1|secret_key[16]~54_combout  = (\core1|secret_key [16] & (!\core1|secret_key[15]~53 )) # (!\core1|secret_key [16] & ((\core1|secret_key[15]~53 ) # (GND)))
// \core1|secret_key[16]~55  = CARRY((!\core1|secret_key[15]~53 ) # (!\core1|secret_key [16]))

	.dataa(vcc),
	.datab(\core1|secret_key [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|secret_key[15]~53 ),
	.combout(\core1|secret_key[16]~54_combout ),
	.cout(\core1|secret_key[16]~55 ));
// synopsys translate_off
defparam \core1|secret_key[16]~54 .lut_mask = 16'h3C3F;
defparam \core1|secret_key[16]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y13_N9
cycloneii_lcell_ff \core1|secret_key[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|secret_key[16]~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|secret_key[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|secret_key [16]));

// Location: LCCOMB_X36_Y13_N10
cycloneii_lcell_comb \core1|secret_key[17]~56 (
// Equation(s):
// \core1|secret_key[17]~56_combout  = (\core1|secret_key [17] & (\core1|secret_key[16]~55  $ (GND))) # (!\core1|secret_key [17] & (!\core1|secret_key[16]~55  & VCC))
// \core1|secret_key[17]~57  = CARRY((\core1|secret_key [17] & !\core1|secret_key[16]~55 ))

	.dataa(\core1|secret_key [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|secret_key[16]~55 ),
	.combout(\core1|secret_key[17]~56_combout ),
	.cout(\core1|secret_key[17]~57 ));
// synopsys translate_off
defparam \core1|secret_key[17]~56 .lut_mask = 16'hA50A;
defparam \core1|secret_key[17]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N12
cycloneii_lcell_comb \core1|secret_key[18]~58 (
// Equation(s):
// \core1|secret_key[18]~58_combout  = (\core1|secret_key [18] & (!\core1|secret_key[17]~57 )) # (!\core1|secret_key [18] & ((\core1|secret_key[17]~57 ) # (GND)))
// \core1|secret_key[18]~59  = CARRY((!\core1|secret_key[17]~57 ) # (!\core1|secret_key [18]))

	.dataa(\core1|secret_key [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|secret_key[17]~57 ),
	.combout(\core1|secret_key[18]~58_combout ),
	.cout(\core1|secret_key[18]~59 ));
// synopsys translate_off
defparam \core1|secret_key[18]~58 .lut_mask = 16'h5A5F;
defparam \core1|secret_key[18]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y13_N13
cycloneii_lcell_ff \core1|secret_key[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|secret_key[18]~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|secret_key[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|secret_key [18]));

// Location: LCCOMB_X36_Y17_N16
cycloneii_lcell_comb \core1|Mod0|auto_generated|divider|divider|StageOut[21]~50 (
// Equation(s):
// \core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  = (\core1|Mod0|auto_generated|divider|divider|op_6~6_combout  & (\core1|i [0])) # (!\core1|Mod0|auto_generated|divider|divider|op_6~6_combout  & 
// ((\core1|Mod0|auto_generated|divider|divider|op_6~0_combout )))

	.dataa(vcc),
	.datab(\core1|i [0]),
	.datac(\core1|Mod0|auto_generated|divider|divider|op_6~6_combout ),
	.datad(\core1|Mod0|auto_generated|divider|divider|op_6~0_combout ),
	.cin(gnd),
	.combout(\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[21]~50 .lut_mask = 16'hCFC0;
defparam \core1|Mod0|auto_generated|divider|divider|StageOut[21]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N4
cycloneii_lcell_comb \core1|Mux5~0 (
// Equation(s):
// \core1|Mux5~0_combout  = (!\core1|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & ((\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core1|secret_key [10])) # 
// (!\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & ((\core1|secret_key [18])))))

	.dataa(\core1|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.datab(\core1|secret_key [10]),
	.datac(\core1|secret_key [18]),
	.datad(\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.cin(gnd),
	.combout(\core1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mux5~0 .lut_mask = 16'h4450;
defparam \core1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N2
cycloneii_lcell_comb \core1|Mux5~1 (
// Equation(s):
// \core1|Mux5~1_combout  = (\core1|Mux5~0_combout ) # ((\core1|secret_key [2] & (\core1|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & !\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout )))

	.dataa(\core1|secret_key [2]),
	.datab(\core1|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.datac(\core1|Mux5~0_combout ),
	.datad(\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.cin(gnd),
	.combout(\core1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mux5~1 .lut_mask = 16'hF0F8;
defparam \core1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y13_N11
cycloneii_lcell_ff \core1|secret_key[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|secret_key[17]~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|secret_key[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|secret_key [17]));

// Location: LCCOMB_X35_Y14_N30
cycloneii_lcell_comb \core1|Mux6~0 (
// Equation(s):
// \core1|Mux6~0_combout  = (!\core1|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & ((\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & ((\core1|secret_key [9]))) # 
// (!\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core1|secret_key [17]))))

	.dataa(\core1|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.datab(\core1|secret_key [17]),
	.datac(\core1|secret_key [9]),
	.datad(\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.cin(gnd),
	.combout(\core1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mux6~0 .lut_mask = 16'h5044;
defparam \core1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N0
cycloneii_lcell_comb \core1|Mux6~1 (
// Equation(s):
// \core1|Mux6~1_combout  = (\core1|Mux6~0_combout ) # ((\core1|secret_key [1] & (\core1|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & !\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout )))

	.dataa(\core1|secret_key [1]),
	.datab(\core1|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.datac(\core1|Mux6~0_combout ),
	.datad(\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.cin(gnd),
	.combout(\core1|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mux6~1 .lut_mask = 16'hF0F8;
defparam \core1|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N4
cycloneii_lcell_comb \core1|Add1~2 (
// Equation(s):
// \core1|Add1~2_combout  = (\core1|Add0~2_combout  & ((\core1|Mux6~1_combout  & (\core1|Add1~1  & VCC)) # (!\core1|Mux6~1_combout  & (!\core1|Add1~1 )))) # (!\core1|Add0~2_combout  & ((\core1|Mux6~1_combout  & (!\core1|Add1~1 )) # (!\core1|Mux6~1_combout  & 
// ((\core1|Add1~1 ) # (GND)))))
// \core1|Add1~3  = CARRY((\core1|Add0~2_combout  & (!\core1|Mux6~1_combout  & !\core1|Add1~1 )) # (!\core1|Add0~2_combout  & ((!\core1|Add1~1 ) # (!\core1|Mux6~1_combout ))))

	.dataa(\core1|Add0~2_combout ),
	.datab(\core1|Mux6~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Add1~1 ),
	.combout(\core1|Add1~2_combout ),
	.cout(\core1|Add1~3 ));
// synopsys translate_off
defparam \core1|Add1~2 .lut_mask = 16'h9617;
defparam \core1|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N6
cycloneii_lcell_comb \core1|Add1~4 (
// Equation(s):
// \core1|Add1~4_combout  = ((\core1|Add0~4_combout  $ (\core1|Mux5~1_combout  $ (!\core1|Add1~3 )))) # (GND)
// \core1|Add1~5  = CARRY((\core1|Add0~4_combout  & ((\core1|Mux5~1_combout ) # (!\core1|Add1~3 ))) # (!\core1|Add0~4_combout  & (\core1|Mux5~1_combout  & !\core1|Add1~3 )))

	.dataa(\core1|Add0~4_combout ),
	.datab(\core1|Mux5~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Add1~3 ),
	.combout(\core1|Add1~4_combout ),
	.cout(\core1|Add1~5 ));
// synopsys translate_off
defparam \core1|Add1~4 .lut_mask = 16'h698E;
defparam \core1|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N24
cycloneii_lcell_comb \core1|Selector29~1 (
// Equation(s):
// \core1|Selector29~1_combout  = (\core1|Add0~4_combout  & ((\core1|Equal22~0_combout ) # ((\core1|Equal9~0_combout  & \core1|Add1~4_combout )))) # (!\core1|Add0~4_combout  & (\core1|Equal9~0_combout  & ((\core1|Add1~4_combout ))))

	.dataa(\core1|Add0~4_combout ),
	.datab(\core1|Equal9~0_combout ),
	.datac(\core1|Equal22~0_combout ),
	.datad(\core1|Add1~4_combout ),
	.cin(gnd),
	.combout(\core1|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector29~1 .lut_mask = 16'hECA0;
defparam \core1|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N0
cycloneii_lcell_comb \core1|Selector29~2 (
// Equation(s):
// \core1|Selector29~2_combout  = (\core1|Selector29~0_combout ) # ((\core1|Selector29~1_combout ) # ((\core1|i [2] & \core1|WideOr4~combout )))

	.dataa(\core1|i [2]),
	.datab(\core1|Selector29~0_combout ),
	.datac(\core1|WideOr4~combout ),
	.datad(\core1|Selector29~1_combout ),
	.cin(gnd),
	.combout(\core1|Selector29~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector29~2 .lut_mask = 16'hFFEC;
defparam \core1|Selector29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N1
cycloneii_lcell_ff \core1|address[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector29~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|address [2]));

// Location: LCCOMB_X36_Y14_N4
cycloneii_lcell_comb \core1|Mux4~1 (
// Equation(s):
// \core1|Mux4~1_combout  = (\core1|Mux4~0_combout ) # ((\core1|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & (\core1|secret_key [3] & !\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout )))

	.dataa(\core1|Mux4~0_combout ),
	.datab(\core1|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.datac(\core1|secret_key [3]),
	.datad(\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.cin(gnd),
	.combout(\core1|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mux4~1 .lut_mask = 16'hAAEA;
defparam \core1|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N8
cycloneii_lcell_comb \core1|Add1~6 (
// Equation(s):
// \core1|Add1~6_combout  = (\core1|Add0~6_combout  & ((\core1|Mux4~1_combout  & (\core1|Add1~5  & VCC)) # (!\core1|Mux4~1_combout  & (!\core1|Add1~5 )))) # (!\core1|Add0~6_combout  & ((\core1|Mux4~1_combout  & (!\core1|Add1~5 )) # (!\core1|Mux4~1_combout  & 
// ((\core1|Add1~5 ) # (GND)))))
// \core1|Add1~7  = CARRY((\core1|Add0~6_combout  & (!\core1|Mux4~1_combout  & !\core1|Add1~5 )) # (!\core1|Add0~6_combout  & ((!\core1|Add1~5 ) # (!\core1|Mux4~1_combout ))))

	.dataa(\core1|Add0~6_combout ),
	.datab(\core1|Mux4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Add1~5 ),
	.combout(\core1|Add1~6_combout ),
	.cout(\core1|Add1~7 ));
// synopsys translate_off
defparam \core1|Add1~6 .lut_mask = 16'h9617;
defparam \core1|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N30
cycloneii_lcell_comb \core1|Selector28~1 (
// Equation(s):
// \core1|Selector28~1_combout  = (\core1|Add0~6_combout  & ((\core1|Equal22~0_combout ) # ((\core1|Add1~6_combout  & \core1|Equal9~0_combout )))) # (!\core1|Add0~6_combout  & (((\core1|Add1~6_combout  & \core1|Equal9~0_combout ))))

	.dataa(\core1|Add0~6_combout ),
	.datab(\core1|Equal22~0_combout ),
	.datac(\core1|Add1~6_combout ),
	.datad(\core1|Equal9~0_combout ),
	.cin(gnd),
	.combout(\core1|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector28~1 .lut_mask = 16'hF888;
defparam \core1|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N6
cycloneii_lcell_comb \core1|Selector28~2 (
// Equation(s):
// \core1|Selector28~2_combout  = (\core1|Selector28~0_combout ) # ((\core1|Selector28~1_combout ) # ((\core1|i [3] & \core1|WideOr4~combout )))

	.dataa(\core1|Selector28~0_combout ),
	.datab(\core1|i [3]),
	.datac(\core1|WideOr4~combout ),
	.datad(\core1|Selector28~1_combout ),
	.cin(gnd),
	.combout(\core1|Selector28~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector28~2 .lut_mask = 16'hFFEA;
defparam \core1|Selector28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N7
cycloneii_lcell_ff \core1|address[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector28~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|address [3]));

// Location: LCCOMB_X35_Y20_N0
cycloneii_lcell_comb \core1|Selector25~0 (
// Equation(s):
// \core1|Selector25~0_combout  = (\core1|Add3~12_combout  & ((\core1|Equal29~0_combout ) # ((\core1|Add2~12_combout  & \core1|Equal19~0_combout )))) # (!\core1|Add3~12_combout  & (((\core1|Add2~12_combout  & \core1|Equal19~0_combout ))))

	.dataa(\core1|Add3~12_combout ),
	.datab(\core1|Equal29~0_combout ),
	.datac(\core1|Add2~12_combout ),
	.datad(\core1|Equal19~0_combout ),
	.cin(gnd),
	.combout(\core1|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector25~0 .lut_mask = 16'hF888;
defparam \core1|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y13_N7
cycloneii_lcell_ff \core1|secret_key[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|secret_key[15]~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|secret_key[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|secret_key [15]));

// Location: LCCOMB_X36_Y13_N14
cycloneii_lcell_comb \core1|secret_key[19]~60 (
// Equation(s):
// \core1|secret_key[19]~60_combout  = (\core1|secret_key [19] & (\core1|secret_key[18]~59  $ (GND))) # (!\core1|secret_key [19] & (!\core1|secret_key[18]~59  & VCC))
// \core1|secret_key[19]~61  = CARRY((\core1|secret_key [19] & !\core1|secret_key[18]~59 ))

	.dataa(vcc),
	.datab(\core1|secret_key [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|secret_key[18]~59 ),
	.combout(\core1|secret_key[19]~60_combout ),
	.cout(\core1|secret_key[19]~61 ));
// synopsys translate_off
defparam \core1|secret_key[19]~60 .lut_mask = 16'hC30C;
defparam \core1|secret_key[19]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y13_N15
cycloneii_lcell_ff \core1|secret_key[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|secret_key[19]~60_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|secret_key[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|secret_key [19]));

// Location: LCCOMB_X36_Y13_N18
cycloneii_lcell_comb \core1|secret_key[21]~64 (
// Equation(s):
// \core1|secret_key[21]~64_combout  = (\core1|secret_key [21] & (\core1|secret_key[20]~63  $ (GND))) # (!\core1|secret_key [21] & (!\core1|secret_key[20]~63  & VCC))
// \core1|secret_key[21]~65  = CARRY((\core1|secret_key [21] & !\core1|secret_key[20]~63 ))

	.dataa(vcc),
	.datab(\core1|secret_key [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|secret_key[20]~63 ),
	.combout(\core1|secret_key[21]~64_combout ),
	.cout(\core1|secret_key[21]~65 ));
// synopsys translate_off
defparam \core1|secret_key[21]~64 .lut_mask = 16'hC30C;
defparam \core1|secret_key[21]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y13_N19
cycloneii_lcell_ff \core1|secret_key[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|secret_key[21]~64_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|secret_key[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|secret_key [21]));

// Location: LCCOMB_X36_Y13_N20
cycloneii_lcell_comb \core1|secret_key[22]~66 (
// Equation(s):
// \core1|secret_key[22]~66_combout  = (\core1|secret_key [22] & (!\core1|secret_key[21]~65 )) # (!\core1|secret_key [22] & ((\core1|secret_key[21]~65 ) # (GND)))
// \core1|secret_key[22]~67  = CARRY((!\core1|secret_key[21]~65 ) # (!\core1|secret_key [22]))

	.dataa(\core1|secret_key [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|secret_key[21]~65 ),
	.combout(\core1|secret_key[22]~66_combout ),
	.cout(\core1|secret_key[22]~67 ));
// synopsys translate_off
defparam \core1|secret_key[22]~66 .lut_mask = 16'h5A5F;
defparam \core1|secret_key[22]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N22
cycloneii_lcell_comb \core1|secret_key[23]~68 (
// Equation(s):
// \core1|secret_key[23]~68_combout  = \core1|secret_key[22]~67  $ (!\core1|secret_key [23])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\core1|secret_key [23]),
	.cin(\core1|secret_key[22]~67 ),
	.combout(\core1|secret_key[23]~68_combout ),
	.cout());
// synopsys translate_off
defparam \core1|secret_key[23]~68 .lut_mask = 16'hF00F;
defparam \core1|secret_key[23]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y13_N23
cycloneii_lcell_ff \core1|secret_key[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|secret_key[23]~68_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|secret_key[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|secret_key [23]));

// Location: LCCOMB_X33_Y12_N6
cycloneii_lcell_comb \core1|Mux0~0 (
// Equation(s):
// \core1|Mux0~0_combout  = (!\core1|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & ((\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core1|secret_key [15])) # 
// (!\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & ((\core1|secret_key [23])))))

	.dataa(\core1|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.datab(\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datac(\core1|secret_key [15]),
	.datad(\core1|secret_key [23]),
	.cin(gnd),
	.combout(\core1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mux0~0 .lut_mask = 16'h5140;
defparam \core1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N0
cycloneii_lcell_comb \core1|Mux0~1 (
// Equation(s):
// \core1|Mux0~1_combout  = (\core1|Mux0~0_combout ) # ((\core1|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & (\core1|secret_key [7] & !\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout )))

	.dataa(\core1|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.datab(\core1|secret_key [7]),
	.datac(\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datad(\core1|Mux0~0_combout ),
	.cin(gnd),
	.combout(\core1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mux0~1 .lut_mask = 16'hFF08;
defparam \core1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N16
cycloneii_lcell_comb \core1|WideOr28~0 (
// Equation(s):
// \core1|WideOr28~0_combout  = (\core1|state [2]) # ((\core1|state [4] & ((\core1|state [3]) # (!\core1|state [1]))) # (!\core1|state [4] & ((\core1|state [1]) # (!\core1|state [3]))))

	.dataa(\core1|state [4]),
	.datab(\core1|state [2]),
	.datac(\core1|state [3]),
	.datad(\core1|state [1]),
	.cin(gnd),
	.combout(\core1|WideOr28~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|WideOr28~0 .lut_mask = 16'hFDEF;
defparam \core1|WideOr28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N26
cycloneii_lcell_comb \core1|Selector72~12 (
// Equation(s):
// \core1|Selector72~12_combout  = (!\core1|state [1] & (!\core1|state [3] & \core1|state [2]))

	.dataa(\core1|state [1]),
	.datab(vcc),
	.datac(\core1|state [3]),
	.datad(\core1|state [2]),
	.cin(gnd),
	.combout(\core1|Selector72~12_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector72~12 .lut_mask = 16'h0500;
defparam \core1|Selector72~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N6
cycloneii_lcell_comb \core1|WideOr28~1 (
// Equation(s):
// \core1|WideOr28~1_combout  = (\core1|state [5]) # ((\core1|state [0] & ((!\core1|Selector72~12_combout ))) # (!\core1|state [0] & (\core1|WideOr28~0_combout )))

	.dataa(\core1|state [0]),
	.datab(\core1|state [5]),
	.datac(\core1|WideOr28~0_combout ),
	.datad(\core1|Selector72~12_combout ),
	.cin(gnd),
	.combout(\core1|WideOr28~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|WideOr28~1 .lut_mask = 16'hDCFE;
defparam \core1|WideOr28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N2
cycloneii_lcell_comb \core1|Selector77~0 (
// Equation(s):
// \core1|Selector77~0_combout  = (\core1|q_i~2_combout  & ((\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5]) # ((\core1|q_i [5] & \core1|WideOr28~1_combout )))) # (!\core1|q_i~2_combout  & (((\core1|q_i [5] & 
// \core1|WideOr28~1_combout ))))

	.dataa(\core1|q_i~2_combout ),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5]),
	.datac(\core1|q_i [5]),
	.datad(\core1|WideOr28~1_combout ),
	.cin(gnd),
	.combout(\core1|Selector77~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector77~0 .lut_mask = 16'hF888;
defparam \core1|Selector77~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N3
cycloneii_lcell_ff \core1|q_i[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector77~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|q_i [5]));

// Location: LCCOMB_X35_Y13_N14
cycloneii_lcell_comb \core1|Mux3~0 (
// Equation(s):
// \core1|Mux3~0_combout  = (!\core1|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & ((\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & ((\core1|secret_key [12]))) # 
// (!\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core1|secret_key [20]))))

	.dataa(\core1|secret_key [20]),
	.datab(\core1|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.datac(\core1|secret_key [12]),
	.datad(\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.cin(gnd),
	.combout(\core1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mux3~0 .lut_mask = 16'h3022;
defparam \core1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y14_N17
cycloneii_lcell_ff \core1|secret_key[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|secret_key[4]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|secret_key[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|secret_key [4]));

// Location: LCCOMB_X35_Y13_N4
cycloneii_lcell_comb \core1|Mux3~1 (
// Equation(s):
// \core1|Mux3~1_combout  = (\core1|Mux3~0_combout ) # ((!\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core1|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & \core1|secret_key [4])))

	.dataa(\core1|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datab(\core1|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.datac(\core1|Mux3~0_combout ),
	.datad(\core1|secret_key [4]),
	.cin(gnd),
	.combout(\core1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Mux3~1 .lut_mask = 16'hF4F0;
defparam \core1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N10
cycloneii_lcell_comb \core1|Add1~8 (
// Equation(s):
// \core1|Add1~8_combout  = ((\core1|Add0~8_combout  $ (\core1|Mux3~1_combout  $ (!\core1|Add1~7 )))) # (GND)
// \core1|Add1~9  = CARRY((\core1|Add0~8_combout  & ((\core1|Mux3~1_combout ) # (!\core1|Add1~7 ))) # (!\core1|Add0~8_combout  & (\core1|Mux3~1_combout  & !\core1|Add1~7 )))

	.dataa(\core1|Add0~8_combout ),
	.datab(\core1|Mux3~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Add1~7 ),
	.combout(\core1|Add1~8_combout ),
	.cout(\core1|Add1~9 ));
// synopsys translate_off
defparam \core1|Add1~8 .lut_mask = 16'h698E;
defparam \core1|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N28
cycloneii_lcell_comb \core1|Selector27~1 (
// Equation(s):
// \core1|Selector27~1_combout  = (\core1|Add0~8_combout  & ((\core1|Equal22~0_combout ) # ((\core1|Equal9~0_combout  & \core1|Add1~8_combout )))) # (!\core1|Add0~8_combout  & (\core1|Equal9~0_combout  & ((\core1|Add1~8_combout ))))

	.dataa(\core1|Add0~8_combout ),
	.datab(\core1|Equal9~0_combout ),
	.datac(\core1|Equal22~0_combout ),
	.datad(\core1|Add1~8_combout ),
	.cin(gnd),
	.combout(\core1|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector27~1 .lut_mask = 16'hECA0;
defparam \core1|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N29
cycloneii_lcell_ff \core1|j[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector27~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|WideOr2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|j [4]));

// Location: LCFF_X37_Y19_N31
cycloneii_lcell_ff \core1|j[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector28~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|WideOr2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|j [3]));

// Location: LCFF_X37_Y19_N25
cycloneii_lcell_ff \core1|j[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector29~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|WideOr2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|j [2]));

// Location: LCCOMB_X37_Y19_N18
cycloneii_lcell_comb \core1|Selector30~1 (
// Equation(s):
// \core1|Selector30~1_combout  = (\core1|Add0~2_combout  & ((\core1|Equal22~0_combout ) # ((\core1|Add1~2_combout  & \core1|Equal9~0_combout )))) # (!\core1|Add0~2_combout  & (((\core1|Add1~2_combout  & \core1|Equal9~0_combout ))))

	.dataa(\core1|Add0~2_combout ),
	.datab(\core1|Equal22~0_combout ),
	.datac(\core1|Add1~2_combout ),
	.datad(\core1|Equal9~0_combout ),
	.cin(gnd),
	.combout(\core1|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector30~1 .lut_mask = 16'hF888;
defparam \core1|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N19
cycloneii_lcell_ff \core1|j[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector30~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|WideOr2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|j [1]));

// Location: LCCOMB_X36_Y19_N16
cycloneii_lcell_comb \core1|Add0~10 (
// Equation(s):
// \core1|Add0~10_combout  = (\core1|j [5] & ((\core1|q_i [5] & (\core1|Add0~9  & VCC)) # (!\core1|q_i [5] & (!\core1|Add0~9 )))) # (!\core1|j [5] & ((\core1|q_i [5] & (!\core1|Add0~9 )) # (!\core1|q_i [5] & ((\core1|Add0~9 ) # (GND)))))
// \core1|Add0~11  = CARRY((\core1|j [5] & (!\core1|q_i [5] & !\core1|Add0~9 )) # (!\core1|j [5] & ((!\core1|Add0~9 ) # (!\core1|q_i [5]))))

	.dataa(\core1|j [5]),
	.datab(\core1|q_i [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Add0~9 ),
	.combout(\core1|Add0~10_combout ),
	.cout(\core1|Add0~11 ));
// synopsys translate_off
defparam \core1|Add0~10 .lut_mask = 16'h9617;
defparam \core1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N14
cycloneii_lcell_comb \core1|Add1~12 (
// Equation(s):
// \core1|Add1~12_combout  = ((\core1|Mux1~1_combout  $ (\core1|Add0~12_combout  $ (!\core1|Add1~11 )))) # (GND)
// \core1|Add1~13  = CARRY((\core1|Mux1~1_combout  & ((\core1|Add0~12_combout ) # (!\core1|Add1~11 ))) # (!\core1|Mux1~1_combout  & (\core1|Add0~12_combout  & !\core1|Add1~11 )))

	.dataa(\core1|Mux1~1_combout ),
	.datab(\core1|Add0~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Add1~11 ),
	.combout(\core1|Add1~12_combout ),
	.cout(\core1|Add1~13 ));
// synopsys translate_off
defparam \core1|Add1~12 .lut_mask = 16'h698E;
defparam \core1|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N16
cycloneii_lcell_comb \core1|Add1~14 (
// Equation(s):
// \core1|Add1~14_combout  = \core1|Add0~14_combout  $ (\core1|Add1~13  $ (\core1|Mux0~1_combout ))

	.dataa(\core1|Add0~14_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\core1|Mux0~1_combout ),
	.cin(\core1|Add1~13 ),
	.combout(\core1|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Add1~14 .lut_mask = 16'hA55A;
defparam \core1|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N22
cycloneii_lcell_comb \core1|Selector24~1 (
// Equation(s):
// \core1|Selector24~1_combout  = (\core1|Add0~14_combout  & ((\core1|Equal22~0_combout ) # ((\core1|Add1~14_combout  & \core1|Equal9~0_combout )))) # (!\core1|Add0~14_combout  & (((\core1|Add1~14_combout  & \core1|Equal9~0_combout ))))

	.dataa(\core1|Add0~14_combout ),
	.datab(\core1|Equal22~0_combout ),
	.datac(\core1|Add1~14_combout ),
	.datad(\core1|Equal9~0_combout ),
	.cin(gnd),
	.combout(\core1|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector24~1 .lut_mask = 16'hF888;
defparam \core1|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N30
cycloneii_lcell_comb \core1|Selector24~2 (
// Equation(s):
// \core1|Selector24~2_combout  = (\core1|Selector24~0_combout ) # ((\core1|Selector24~1_combout ) # ((\core1|i [7] & \core1|WideOr4~combout )))

	.dataa(\core1|Selector24~0_combout ),
	.datab(\core1|i [7]),
	.datac(\core1|WideOr4~combout ),
	.datad(\core1|Selector24~1_combout ),
	.cin(gnd),
	.combout(\core1|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector24~2 .lut_mask = 16'hFFEA;
defparam \core1|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N31
cycloneii_lcell_ff \core1|address[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector24~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|address [7]));

// Location: LCCOMB_X25_Y20_N22
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datac(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'h8000;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N26
cycloneii_lcell_comb \core1|Selector81~0 (
// Equation(s):
// \core1|Selector81~0_combout  = (\core1|q_i~2_combout  & ((\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1]) # ((\core1|q_i [1] & \core1|WideOr28~1_combout )))) # (!\core1|q_i~2_combout  & (((\core1|q_i [1] & 
// \core1|WideOr28~1_combout ))))

	.dataa(\core1|q_i~2_combout ),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1]),
	.datac(\core1|q_i [1]),
	.datad(\core1|WideOr28~1_combout ),
	.cin(gnd),
	.combout(\core1|Selector81~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector81~0 .lut_mask = 16'hF888;
defparam \core1|Selector81~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N27
cycloneii_lcell_ff \core1|q_i[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector81~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|q_i [1]));

// Location: LCCOMB_X32_Y17_N26
cycloneii_lcell_comb \core1|Equal12~1 (
// Equation(s):
// \core1|Equal12~1_combout  = (\core1|Equal5~0_combout  & (!\core1|state [0] & (\core1|Equal12~0_combout  & \core1|state [2])))

	.dataa(\core1|Equal5~0_combout ),
	.datab(\core1|state [0]),
	.datac(\core1|Equal12~0_combout ),
	.datad(\core1|state [2]),
	.cin(gnd),
	.combout(\core1|Equal12~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Equal12~1 .lut_mask = 16'h2000;
defparam \core1|Equal12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N14
cycloneii_lcell_comb \core1|Selector54~0 (
// Equation(s):
// \core1|Selector54~0_combout  = (\core1|Equal25~0_combout  & (\core1|q_i [1])) # (!\core1|Equal25~0_combout  & ((\core1|Equal12~1_combout  & (\core1|q_i [1])) # (!\core1|Equal12~1_combout  & ((\core1|i [1])))))

	.dataa(\core1|Equal25~0_combout ),
	.datab(\core1|q_i [1]),
	.datac(\core1|Equal12~1_combout ),
	.datad(\core1|i [1]),
	.cin(gnd),
	.combout(\core1|Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector54~0 .lut_mask = 16'hCDC8;
defparam \core1|Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N16
cycloneii_lcell_comb \core1|Selector54~1 (
// Equation(s):
// \core1|Selector54~1_combout  = (\core1|Selector55~1_combout  & (((!\core1|data~0_combout  & \core1|q_j [1])))) # (!\core1|Selector55~1_combout  & ((\core1|Selector54~0_combout ) # ((!\core1|data~0_combout  & \core1|q_j [1]))))

	.dataa(\core1|Selector55~1_combout ),
	.datab(\core1|Selector54~0_combout ),
	.datac(\core1|data~0_combout ),
	.datad(\core1|q_j [1]),
	.cin(gnd),
	.combout(\core1|Selector54~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector54~1 .lut_mask = 16'h4F44;
defparam \core1|Selector54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N12
cycloneii_lcell_comb \core1|WideOr7~0 (
// Equation(s):
// \core1|WideOr7~0_combout  = (\core1|state [0] & ((\core1|state [2] & (!\core1|state [3])) # (!\core1|state [2] & ((\core1|state [4]))))) # (!\core1|state [0] & ((\core1|state [4] & ((!\core1|state [3]))) # (!\core1|state [4] & (\core1|state [2]))))

	.dataa(\core1|state [0]),
	.datab(\core1|state [2]),
	.datac(\core1|state [3]),
	.datad(\core1|state [4]),
	.cin(gnd),
	.combout(\core1|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|WideOr7~0 .lut_mask = 16'h2F4C;
defparam \core1|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N14
cycloneii_lcell_comb \core1|WideOr7~1 (
// Equation(s):
// \core1|WideOr7~1_combout  = (!\core1|state [5] & ((\core1|state [3] & ((\core1|WideOr7~0_combout ))) # (!\core1|state [3] & (!\core1|state [1] & !\core1|WideOr7~0_combout ))))

	.dataa(\core1|state [1]),
	.datab(\core1|state [5]),
	.datac(\core1|state [3]),
	.datad(\core1|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\core1|WideOr7~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|WideOr7~1 .lut_mask = 16'h3001;
defparam \core1|WideOr7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y19_N17
cycloneii_lcell_ff \core1|data[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector54~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|WideOr7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|data [1]));

// Location: LCCOMB_X33_Y19_N30
cycloneii_lcell_comb \core1|WideOr29~1 (
// Equation(s):
// \core1|WideOr29~1_combout  = (\core1|WideOr29~0_combout ) # ((\core1|state [2]) # (\core1|state [5]))

	.dataa(\core1|WideOr29~0_combout ),
	.datab(\core1|state [2]),
	.datac(\core1|state [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|WideOr29~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|WideOr29~1 .lut_mask = 16'hFEFE;
defparam \core1|WideOr29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N8
cycloneii_lcell_comb \core1|Selector88~0 (
// Equation(s):
// \core1|Selector88~0_combout  = (\core1|q_j~0_combout  & ((\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2]) # ((\core1|q_j [2] & \core1|WideOr29~1_combout )))) # (!\core1|q_j~0_combout  & (((\core1|q_j [2] & 
// \core1|WideOr29~1_combout ))))

	.dataa(\core1|q_j~0_combout ),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2]),
	.datac(\core1|q_j [2]),
	.datad(\core1|WideOr29~1_combout ),
	.cin(gnd),
	.combout(\core1|Selector88~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector88~0 .lut_mask = 16'hF888;
defparam \core1|Selector88~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N9
cycloneii_lcell_ff \core1|q_j[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector88~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|q_j [2]));

// Location: LCCOMB_X36_Y19_N24
cycloneii_lcell_comb \core1|Selector80~0 (
// Equation(s):
// \core1|Selector80~0_combout  = (\core1|q_i~2_combout  & ((\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2]) # ((\core1|WideOr28~1_combout  & \core1|q_i [2])))) # (!\core1|q_i~2_combout  & (\core1|WideOr28~1_combout  & 
// (\core1|q_i [2])))

	.dataa(\core1|q_i~2_combout ),
	.datab(\core1|WideOr28~1_combout ),
	.datac(\core1|q_i [2]),
	.datad(\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2]),
	.cin(gnd),
	.combout(\core1|Selector80~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector80~0 .lut_mask = 16'hEAC0;
defparam \core1|Selector80~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N25
cycloneii_lcell_ff \core1|q_i[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector80~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|q_i [2]));

// Location: LCCOMB_X34_Y19_N26
cycloneii_lcell_comb \core1|Selector53~0 (
// Equation(s):
// \core1|Selector53~0_combout  = (\core1|Equal12~1_combout  & (((\core1|q_i [2])))) # (!\core1|Equal12~1_combout  & ((\core1|Equal25~0_combout  & (\core1|q_i [2])) # (!\core1|Equal25~0_combout  & ((\core1|i [2])))))

	.dataa(\core1|Equal12~1_combout ),
	.datab(\core1|Equal25~0_combout ),
	.datac(\core1|q_i [2]),
	.datad(\core1|i [2]),
	.cin(gnd),
	.combout(\core1|Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector53~0 .lut_mask = 16'hF1E0;
defparam \core1|Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N24
cycloneii_lcell_comb \core1|Selector53~1 (
// Equation(s):
// \core1|Selector53~1_combout  = (\core1|Selector55~1_combout  & (!\core1|data~0_combout  & (\core1|q_j [2]))) # (!\core1|Selector55~1_combout  & ((\core1|Selector53~0_combout ) # ((!\core1|data~0_combout  & \core1|q_j [2]))))

	.dataa(\core1|Selector55~1_combout ),
	.datab(\core1|data~0_combout ),
	.datac(\core1|q_j [2]),
	.datad(\core1|Selector53~0_combout ),
	.cin(gnd),
	.combout(\core1|Selector53~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector53~1 .lut_mask = 16'h7530;
defparam \core1|Selector53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y19_N25
cycloneii_lcell_ff \core1|data[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector53~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|WideOr7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|data [2]));

// Location: LCCOMB_X32_Y16_N14
cycloneii_lcell_comb \core1|Equal21~1 (
// Equation(s):
// \core1|Equal21~1_combout  = (\core1|state [0] & !\core1|state [1])

	.dataa(vcc),
	.datab(\core1|state [0]),
	.datac(\core1|state [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|Equal21~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Equal21~1 .lut_mask = 16'h0C0C;
defparam \core1|Equal21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N10
cycloneii_lcell_comb \core1|Equal21~0 (
// Equation(s):
// \core1|Equal21~0_combout  = (!\core1|state [3] & (\core1|Equal5~1_combout  & (\core1|Equal21~1_combout  & \core1|state [4])))

	.dataa(\core1|state [3]),
	.datab(\core1|Equal5~1_combout ),
	.datac(\core1|Equal21~1_combout ),
	.datad(\core1|state [4]),
	.cin(gnd),
	.combout(\core1|Equal21~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Equal21~0 .lut_mask = 16'h4000;
defparam \core1|Equal21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N24
cycloneii_lcell_comb \core1|Equal26~0 (
// Equation(s):
// \core1|Equal26~0_combout  = (\core1|state [3] & (!\core1|state [2] & (!\core1|state [5] & !\core1|state [0])))

	.dataa(\core1|state [3]),
	.datab(\core1|state [2]),
	.datac(\core1|state [5]),
	.datad(\core1|state [0]),
	.cin(gnd),
	.combout(\core1|Equal26~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Equal26~0 .lut_mask = 16'h0002;
defparam \core1|Equal26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N6
cycloneii_lcell_comb \core1|q_i~2 (
// Equation(s):
// \core1|q_i~2_combout  = (\core1|Equal21~0_combout ) # ((!\core1|state [1] & (!\core1|state [4] & \core1|Equal26~0_combout )))

	.dataa(\core1|state [1]),
	.datab(\core1|Equal21~0_combout ),
	.datac(\core1|state [4]),
	.datad(\core1|Equal26~0_combout ),
	.cin(gnd),
	.combout(\core1|q_i~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|q_i~2 .lut_mask = 16'hCDCC;
defparam \core1|q_i~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N28
cycloneii_lcell_comb \core1|Selector78~0 (
// Equation(s):
// \core1|Selector78~0_combout  = (\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4] & ((\core1|q_i~2_combout ) # ((\core1|WideOr28~1_combout  & \core1|q_i [4])))) # 
// (!\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4] & (\core1|WideOr28~1_combout  & (\core1|q_i [4])))

	.dataa(\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4]),
	.datab(\core1|WideOr28~1_combout ),
	.datac(\core1|q_i [4]),
	.datad(\core1|q_i~2_combout ),
	.cin(gnd),
	.combout(\core1|Selector78~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector78~0 .lut_mask = 16'hEAC0;
defparam \core1|Selector78~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N29
cycloneii_lcell_ff \core1|q_i[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector78~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|q_i [4]));

// Location: LCCOMB_X34_Y19_N8
cycloneii_lcell_comb \core1|Selector51~0 (
// Equation(s):
// \core1|Selector51~0_combout  = (\core1|Equal12~1_combout  & (((\core1|q_i [4])))) # (!\core1|Equal12~1_combout  & ((\core1|Equal25~0_combout  & (\core1|q_i [4])) # (!\core1|Equal25~0_combout  & ((\core1|i [4])))))

	.dataa(\core1|Equal12~1_combout ),
	.datab(\core1|Equal25~0_combout ),
	.datac(\core1|q_i [4]),
	.datad(\core1|i [4]),
	.cin(gnd),
	.combout(\core1|Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector51~0 .lut_mask = 16'hF1E0;
defparam \core1|Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N22
cycloneii_lcell_comb \core1|Selector51~1 (
// Equation(s):
// \core1|Selector51~1_combout  = (\core1|Selector55~1_combout  & (((!\core1|data~0_combout  & \core1|q_j [4])))) # (!\core1|Selector55~1_combout  & ((\core1|Selector51~0_combout ) # ((!\core1|data~0_combout  & \core1|q_j [4]))))

	.dataa(\core1|Selector55~1_combout ),
	.datab(\core1|Selector51~0_combout ),
	.datac(\core1|data~0_combout ),
	.datad(\core1|q_j [4]),
	.cin(gnd),
	.combout(\core1|Selector51~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector51~1 .lut_mask = 16'h4F44;
defparam \core1|Selector51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y19_N23
cycloneii_lcell_ff \core1|data[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector51~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|WideOr7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|data [4]));

// Location: LCCOMB_X34_Y19_N28
cycloneii_lcell_comb \core1|Selector50~0 (
// Equation(s):
// \core1|Selector50~0_combout  = (\core1|Equal12~1_combout  & (((\core1|q_i [5])))) # (!\core1|Equal12~1_combout  & ((\core1|Equal25~0_combout  & ((\core1|q_i [5]))) # (!\core1|Equal25~0_combout  & (\core1|i [5]))))

	.dataa(\core1|i [5]),
	.datab(\core1|q_i [5]),
	.datac(\core1|Equal12~1_combout ),
	.datad(\core1|Equal25~0_combout ),
	.cin(gnd),
	.combout(\core1|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector50~0 .lut_mask = 16'hCCCA;
defparam \core1|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N6
cycloneii_lcell_comb \core1|Selector50~1 (
// Equation(s):
// \core1|Selector50~1_combout  = (\core1|Selector55~1_combout  & (!\core1|data~0_combout  & (\core1|q_j [5]))) # (!\core1|Selector55~1_combout  & ((\core1|Selector50~0_combout ) # ((!\core1|data~0_combout  & \core1|q_j [5]))))

	.dataa(\core1|Selector55~1_combout ),
	.datab(\core1|data~0_combout ),
	.datac(\core1|q_j [5]),
	.datad(\core1|Selector50~0_combout ),
	.cin(gnd),
	.combout(\core1|Selector50~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector50~1 .lut_mask = 16'h7530;
defparam \core1|Selector50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y19_N7
cycloneii_lcell_ff \core1|data[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector50~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|WideOr7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|data [5]));

// Location: LCCOMB_X35_Y19_N0
cycloneii_lcell_comb \core1|Selector84~0 (
// Equation(s):
// \core1|Selector84~0_combout  = (\core1|q_j~0_combout  & ((\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6]) # ((\core1|q_j [6] & \core1|WideOr29~1_combout )))) # (!\core1|q_j~0_combout  & (((\core1|q_j [6] & 
// \core1|WideOr29~1_combout ))))

	.dataa(\core1|q_j~0_combout ),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6]),
	.datac(\core1|q_j [6]),
	.datad(\core1|WideOr29~1_combout ),
	.cin(gnd),
	.combout(\core1|Selector84~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector84~0 .lut_mask = 16'hF888;
defparam \core1|Selector84~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N1
cycloneii_lcell_ff \core1|q_j[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector84~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|q_j [6]));

// Location: LCCOMB_X34_Y19_N30
cycloneii_lcell_comb \core1|Selector49~0 (
// Equation(s):
// \core1|Selector49~0_combout  = (\core1|Equal12~1_combout  & (((\core1|q_i [6])))) # (!\core1|Equal12~1_combout  & ((\core1|Equal25~0_combout  & ((\core1|q_i [6]))) # (!\core1|Equal25~0_combout  & (\core1|i [6]))))

	.dataa(\core1|i [6]),
	.datab(\core1|q_i [6]),
	.datac(\core1|Equal12~1_combout ),
	.datad(\core1|Equal25~0_combout ),
	.cin(gnd),
	.combout(\core1|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector49~0 .lut_mask = 16'hCCCA;
defparam \core1|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N20
cycloneii_lcell_comb \core1|Selector49~1 (
// Equation(s):
// \core1|Selector49~1_combout  = (\core1|Selector55~1_combout  & (!\core1|data~0_combout  & (\core1|q_j [6]))) # (!\core1|Selector55~1_combout  & ((\core1|Selector49~0_combout ) # ((!\core1|data~0_combout  & \core1|q_j [6]))))

	.dataa(\core1|Selector55~1_combout ),
	.datab(\core1|data~0_combout ),
	.datac(\core1|q_j [6]),
	.datad(\core1|Selector49~0_combout ),
	.cin(gnd),
	.combout(\core1|Selector49~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector49~1 .lut_mask = 16'h7530;
defparam \core1|Selector49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y19_N21
cycloneii_lcell_ff \core1|data[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector49~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|WideOr7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|data [6]));

// Location: LCCOMB_X25_Y20_N26
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hAAB8;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N16
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1 (
	.dataa(vcc),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datad(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1 .lut_mask = 16'hFFF3;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N27
cycloneii_lcell_ff \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]));

// Location: LCCOMB_X25_Y20_N6
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datad(\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [6]),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hFE02;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N7
cycloneii_lcell_ff \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]));

// Location: LCCOMB_X25_Y20_N24
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datad(\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [5]),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hFE02;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N25
cycloneii_lcell_ff \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]));

// Location: LCCOMB_X25_Y20_N28
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datad(\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [4]),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hFE02;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N29
cycloneii_lcell_ff \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]));

// Location: LCCOMB_X25_Y20_N18
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datad(\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [3]),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hFE02;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N19
cycloneii_lcell_ff \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]));

// Location: LCCOMB_X36_Y19_N22
cycloneii_lcell_comb \core1|Selector75~0 (
// Equation(s):
// \core1|Selector75~0_combout  = (\core1|q_i~2_combout  & ((\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7]) # ((\core1|q_i [7] & \core1|WideOr28~1_combout )))) # (!\core1|q_i~2_combout  & (((\core1|q_i [7] & 
// \core1|WideOr28~1_combout ))))

	.dataa(\core1|q_i~2_combout ),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7]),
	.datac(\core1|q_i [7]),
	.datad(\core1|WideOr28~1_combout ),
	.cin(gnd),
	.combout(\core1|Selector75~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector75~0 .lut_mask = 16'hF888;
defparam \core1|Selector75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N23
cycloneii_lcell_ff \core1|q_i[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector75~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|q_i [7]));

// Location: LCCOMB_X34_Y19_N2
cycloneii_lcell_comb \core1|Selector48~0 (
// Equation(s):
// \core1|Selector48~0_combout  = (\core1|Equal12~1_combout  & (((\core1|q_i [7])))) # (!\core1|Equal12~1_combout  & ((\core1|Equal25~0_combout  & ((\core1|q_i [7]))) # (!\core1|Equal25~0_combout  & (\core1|i [7]))))

	.dataa(\core1|Equal12~1_combout ),
	.datab(\core1|Equal25~0_combout ),
	.datac(\core1|i [7]),
	.datad(\core1|q_i [7]),
	.cin(gnd),
	.combout(\core1|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector48~0 .lut_mask = 16'hFE10;
defparam \core1|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N2
cycloneii_lcell_comb \core1|Selector83~0 (
// Equation(s):
// \core1|Selector83~0_combout  = (\core1|q_j~0_combout  & ((\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7]) # ((\core1|q_j [7] & \core1|WideOr29~1_combout )))) # (!\core1|q_j~0_combout  & (((\core1|q_j [7] & 
// \core1|WideOr29~1_combout ))))

	.dataa(\core1|q_j~0_combout ),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7]),
	.datac(\core1|q_j [7]),
	.datad(\core1|WideOr29~1_combout ),
	.cin(gnd),
	.combout(\core1|Selector83~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector83~0 .lut_mask = 16'hF888;
defparam \core1|Selector83~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N3
cycloneii_lcell_ff \core1|q_j[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector83~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|q_j [7]));

// Location: LCCOMB_X34_Y19_N12
cycloneii_lcell_comb \core1|Selector48~1 (
// Equation(s):
// \core1|Selector48~1_combout  = (\core1|Selector55~1_combout  & (((!\core1|data~0_combout  & \core1|q_j [7])))) # (!\core1|Selector55~1_combout  & ((\core1|Selector48~0_combout ) # ((!\core1|data~0_combout  & \core1|q_j [7]))))

	.dataa(\core1|Selector55~1_combout ),
	.datab(\core1|Selector48~0_combout ),
	.datac(\core1|data~0_combout ),
	.datad(\core1|q_j [7]),
	.cin(gnd),
	.combout(\core1|Selector48~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector48~1 .lut_mask = 16'h4F44;
defparam \core1|Selector48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y19_N13
cycloneii_lcell_ff \core1|data[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector48~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|WideOr7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|data [7]));

// Location: LCCOMB_X36_Y19_N30
cycloneii_lcell_comb \core1|Selector79~0 (
// Equation(s):
// \core1|Selector79~0_combout  = (\core1|q_i~2_combout  & ((\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3]) # ((\core1|q_i [3] & \core1|WideOr28~1_combout )))) # (!\core1|q_i~2_combout  & (((\core1|q_i [3] & 
// \core1|WideOr28~1_combout ))))

	.dataa(\core1|q_i~2_combout ),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3]),
	.datac(\core1|q_i [3]),
	.datad(\core1|WideOr28~1_combout ),
	.cin(gnd),
	.combout(\core1|Selector79~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector79~0 .lut_mask = 16'hF888;
defparam \core1|Selector79~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N31
cycloneii_lcell_ff \core1|q_i[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector79~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|q_i [3]));

// Location: LCCOMB_X34_Y19_N4
cycloneii_lcell_comb \core1|Selector52~0 (
// Equation(s):
// \core1|Selector52~0_combout  = (\core1|Equal12~1_combout  & (((\core1|q_i [3])))) # (!\core1|Equal12~1_combout  & ((\core1|Equal25~0_combout  & ((\core1|q_i [3]))) # (!\core1|Equal25~0_combout  & (\core1|i [3]))))

	.dataa(\core1|Equal12~1_combout ),
	.datab(\core1|Equal25~0_combout ),
	.datac(\core1|i [3]),
	.datad(\core1|q_i [3]),
	.cin(gnd),
	.combout(\core1|Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector52~0 .lut_mask = 16'hFE10;
defparam \core1|Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N6
cycloneii_lcell_comb \core1|Selector87~0 (
// Equation(s):
// \core1|Selector87~0_combout  = (\core1|q_j~0_combout  & ((\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3]) # ((\core1|q_j [3] & \core1|WideOr29~1_combout )))) # (!\core1|q_j~0_combout  & (((\core1|q_j [3] & 
// \core1|WideOr29~1_combout ))))

	.dataa(\core1|q_j~0_combout ),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3]),
	.datac(\core1|q_j [3]),
	.datad(\core1|WideOr29~1_combout ),
	.cin(gnd),
	.combout(\core1|Selector87~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector87~0 .lut_mask = 16'hF888;
defparam \core1|Selector87~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N7
cycloneii_lcell_ff \core1|q_j[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector87~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|q_j [3]));

// Location: LCCOMB_X34_Y19_N10
cycloneii_lcell_comb \core1|Selector52~1 (
// Equation(s):
// \core1|Selector52~1_combout  = (\core1|Selector55~1_combout  & (((!\core1|data~0_combout  & \core1|q_j [3])))) # (!\core1|Selector55~1_combout  & ((\core1|Selector52~0_combout ) # ((!\core1|data~0_combout  & \core1|q_j [3]))))

	.dataa(\core1|Selector55~1_combout ),
	.datab(\core1|Selector52~0_combout ),
	.datac(\core1|data~0_combout ),
	.datad(\core1|q_j [3]),
	.cin(gnd),
	.combout(\core1|Selector52~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector52~1 .lut_mask = 16'h4F44;
defparam \core1|Selector52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y19_N11
cycloneii_lcell_ff \core1|data[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector52~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|WideOr7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|data [3]));

// Location: LCCOMB_X25_Y20_N0
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datad(\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [2]),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hFE02;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N1
cycloneii_lcell_ff \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]));

// Location: LCCOMB_X25_Y20_N2
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [1]),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datad(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hABA8;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N3
cycloneii_lcell_ff \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]));

// Location: LCCOMB_X25_Y20_N4
cycloneii_lcell_comb \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [0]),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datad(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.cin(gnd),
	.combout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hABA8;
defparam \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N5
cycloneii_lcell_ff \core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]));

// Location: LCCOMB_X36_Y19_N4
cycloneii_lcell_comb \core1|Selector76~0 (
// Equation(s):
// \core1|Selector76~0_combout  = (\core1|q_i~2_combout  & ((\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6]) # ((\core1|q_i [6] & \core1|WideOr28~1_combout )))) # (!\core1|q_i~2_combout  & (((\core1|q_i [6] & 
// \core1|WideOr28~1_combout ))))

	.dataa(\core1|q_i~2_combout ),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6]),
	.datac(\core1|q_i [6]),
	.datad(\core1|WideOr28~1_combout ),
	.cin(gnd),
	.combout(\core1|Selector76~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector76~0 .lut_mask = 16'hF888;
defparam \core1|Selector76~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N5
cycloneii_lcell_ff \core1|q_i[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector76~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|q_i [6]));

// Location: LCCOMB_X37_Y19_N20
cycloneii_lcell_comb \core1|Selector25~1 (
// Equation(s):
// \core1|Selector25~1_combout  = (\core1|Equal22~0_combout  & ((\core1|Add0~12_combout ) # ((\core1|Equal9~0_combout  & \core1|Add1~12_combout )))) # (!\core1|Equal22~0_combout  & (\core1|Equal9~0_combout  & (\core1|Add1~12_combout )))

	.dataa(\core1|Equal22~0_combout ),
	.datab(\core1|Equal9~0_combout ),
	.datac(\core1|Add1~12_combout ),
	.datad(\core1|Add0~12_combout ),
	.cin(gnd),
	.combout(\core1|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector25~1 .lut_mask = 16'hEAC0;
defparam \core1|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N4
cycloneii_lcell_comb \core1|Selector25~2 (
// Equation(s):
// \core1|Selector25~2_combout  = (\core1|Selector25~0_combout ) # ((\core1|Selector25~1_combout ) # ((\core1|i [6] & \core1|WideOr4~combout )))

	.dataa(\core1|i [6]),
	.datab(\core1|Selector25~0_combout ),
	.datac(\core1|WideOr4~combout ),
	.datad(\core1|Selector25~1_combout ),
	.cin(gnd),
	.combout(\core1|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector25~2 .lut_mask = 16'hFFEC;
defparam \core1|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N5
cycloneii_lcell_ff \core1|address[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector25~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|address [6]));

// Location: LCCOMB_X35_Y19_N26
cycloneii_lcell_comb \core1|Selector85~0 (
// Equation(s):
// \core1|Selector85~0_combout  = (\core1|q_j~0_combout  & ((\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5]) # ((\core1|q_j [5] & \core1|WideOr29~1_combout )))) # (!\core1|q_j~0_combout  & (((\core1|q_j [5] & 
// \core1|WideOr29~1_combout ))))

	.dataa(\core1|q_j~0_combout ),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5]),
	.datac(\core1|q_j [5]),
	.datad(\core1|WideOr29~1_combout ),
	.cin(gnd),
	.combout(\core1|Selector85~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector85~0 .lut_mask = 16'hF888;
defparam \core1|Selector85~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N27
cycloneii_lcell_ff \core1|q_j[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector85~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|q_j [5]));

// Location: LCCOMB_X35_Y19_N12
cycloneii_lcell_comb \core1|Add3~2 (
// Equation(s):
// \core1|Add3~2_combout  = (\core1|q_i [1] & ((\core1|q_j [1] & (\core1|Add3~1  & VCC)) # (!\core1|q_j [1] & (!\core1|Add3~1 )))) # (!\core1|q_i [1] & ((\core1|q_j [1] & (!\core1|Add3~1 )) # (!\core1|q_j [1] & ((\core1|Add3~1 ) # (GND)))))
// \core1|Add3~3  = CARRY((\core1|q_i [1] & (!\core1|q_j [1] & !\core1|Add3~1 )) # (!\core1|q_i [1] & ((!\core1|Add3~1 ) # (!\core1|q_j [1]))))

	.dataa(\core1|q_i [1]),
	.datab(\core1|q_j [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Add3~1 ),
	.combout(\core1|Add3~2_combout ),
	.cout(\core1|Add3~3 ));
// synopsys translate_off
defparam \core1|Add3~2 .lut_mask = 16'h9617;
defparam \core1|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N18
cycloneii_lcell_comb \core1|Add3~8 (
// Equation(s):
// \core1|Add3~8_combout  = ((\core1|q_i [4] $ (\core1|q_j [4] $ (!\core1|Add3~7 )))) # (GND)
// \core1|Add3~9  = CARRY((\core1|q_i [4] & ((\core1|q_j [4]) # (!\core1|Add3~7 ))) # (!\core1|q_i [4] & (\core1|q_j [4] & !\core1|Add3~7 )))

	.dataa(\core1|q_i [4]),
	.datab(\core1|q_j [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core1|Add3~7 ),
	.combout(\core1|Add3~8_combout ),
	.cout(\core1|Add3~9 ));
// synopsys translate_off
defparam \core1|Add3~8 .lut_mask = 16'h698E;
defparam \core1|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N10
cycloneii_lcell_comb \core1|Selector26~0 (
// Equation(s):
// \core1|Selector26~0_combout  = (\core1|Equal19~0_combout  & ((\core1|Add2~10_combout ) # ((\core1|Add3~10_combout  & \core1|Equal29~0_combout )))) # (!\core1|Equal19~0_combout  & (\core1|Add3~10_combout  & (\core1|Equal29~0_combout )))

	.dataa(\core1|Equal19~0_combout ),
	.datab(\core1|Add3~10_combout ),
	.datac(\core1|Equal29~0_combout ),
	.datad(\core1|Add2~10_combout ),
	.cin(gnd),
	.combout(\core1|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector26~0 .lut_mask = 16'hEAC0;
defparam \core1|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N26
cycloneii_lcell_comb \core1|Selector26~1 (
// Equation(s):
// \core1|Selector26~1_combout  = (\core1|Add1~10_combout  & ((\core1|Equal9~0_combout ) # ((\core1|Equal22~0_combout  & \core1|Add0~10_combout )))) # (!\core1|Add1~10_combout  & (((\core1|Equal22~0_combout  & \core1|Add0~10_combout ))))

	.dataa(\core1|Add1~10_combout ),
	.datab(\core1|Equal9~0_combout ),
	.datac(\core1|Equal22~0_combout ),
	.datad(\core1|Add0~10_combout ),
	.cin(gnd),
	.combout(\core1|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector26~1 .lut_mask = 16'hF888;
defparam \core1|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N14
cycloneii_lcell_comb \core1|Selector26~2 (
// Equation(s):
// \core1|Selector26~2_combout  = (\core1|Selector26~0_combout ) # ((\core1|Selector26~1_combout ) # ((\core1|WideOr4~combout  & \core1|i [5])))

	.dataa(\core1|WideOr4~combout ),
	.datab(\core1|Selector26~0_combout ),
	.datac(\core1|Selector26~1_combout ),
	.datad(\core1|i [5]),
	.cin(gnd),
	.combout(\core1|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector26~2 .lut_mask = 16'hFEFC;
defparam \core1|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N15
cycloneii_lcell_ff \core1|address[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector26~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|address [5]));

// Location: LCCOMB_X35_Y19_N28
cycloneii_lcell_comb \core1|Selector86~0 (
// Equation(s):
// \core1|Selector86~0_combout  = (\core1|q_j~0_combout  & ((\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4]) # ((\core1|q_j [4] & \core1|WideOr29~1_combout )))) # (!\core1|q_j~0_combout  & (((\core1|q_j [4] & 
// \core1|WideOr29~1_combout ))))

	.dataa(\core1|q_j~0_combout ),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4]),
	.datac(\core1|q_j [4]),
	.datad(\core1|WideOr29~1_combout ),
	.cin(gnd),
	.combout(\core1|Selector86~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector86~0 .lut_mask = 16'hF888;
defparam \core1|Selector86~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N29
cycloneii_lcell_ff \core1|q_j[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector86~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|q_j [4]));

// Location: LCCOMB_X35_Y20_N8
cycloneii_lcell_comb \core1|Selector27~0 (
// Equation(s):
// \core1|Selector27~0_combout  = (\core1|Add2~8_combout  & ((\core1|Equal19~0_combout ) # ((\core1|Equal29~0_combout  & \core1|Add3~8_combout )))) # (!\core1|Add2~8_combout  & (((\core1|Equal29~0_combout  & \core1|Add3~8_combout ))))

	.dataa(\core1|Add2~8_combout ),
	.datab(\core1|Equal19~0_combout ),
	.datac(\core1|Equal29~0_combout ),
	.datad(\core1|Add3~8_combout ),
	.cin(gnd),
	.combout(\core1|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector27~0 .lut_mask = 16'hF888;
defparam \core1|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N20
cycloneii_lcell_comb \core1|Selector27~2 (
// Equation(s):
// \core1|Selector27~2_combout  = (\core1|Selector27~0_combout ) # ((\core1|Selector27~1_combout ) # ((\core1|WideOr4~combout  & \core1|i [4])))

	.dataa(\core1|WideOr4~combout ),
	.datab(\core1|Selector27~0_combout ),
	.datac(\core1|i [4]),
	.datad(\core1|Selector27~1_combout ),
	.cin(gnd),
	.combout(\core1|Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector27~2 .lut_mask = 16'hFFEC;
defparam \core1|Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N21
cycloneii_lcell_ff \core1|address[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector27~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|address [4]));

// Location: LCCOMB_X35_Y19_N30
cycloneii_lcell_comb \core1|Selector89~0 (
// Equation(s):
// \core1|Selector89~0_combout  = (\core1|q_j~0_combout  & ((\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1]) # ((\core1|q_j [1] & \core1|WideOr29~1_combout )))) # (!\core1|q_j~0_combout  & (((\core1|q_j [1] & 
// \core1|WideOr29~1_combout ))))

	.dataa(\core1|q_j~0_combout ),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1]),
	.datac(\core1|q_j [1]),
	.datad(\core1|WideOr29~1_combout ),
	.cin(gnd),
	.combout(\core1|Selector89~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector89~0 .lut_mask = 16'hF888;
defparam \core1|Selector89~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N31
cycloneii_lcell_ff \core1|q_j[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector89~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|q_j [1]));

// Location: LCCOMB_X35_Y20_N30
cycloneii_lcell_comb \core1|Selector30~0 (
// Equation(s):
// \core1|Selector30~0_combout  = (\core1|Add2~2_combout  & ((\core1|Equal19~0_combout ) # ((\core1|Equal29~0_combout  & \core1|Add3~2_combout )))) # (!\core1|Add2~2_combout  & (\core1|Equal29~0_combout  & (\core1|Add3~2_combout )))

	.dataa(\core1|Add2~2_combout ),
	.datab(\core1|Equal29~0_combout ),
	.datac(\core1|Add3~2_combout ),
	.datad(\core1|Equal19~0_combout ),
	.cin(gnd),
	.combout(\core1|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector30~0 .lut_mask = 16'hEAC0;
defparam \core1|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N10
cycloneii_lcell_comb \core1|Selector30~2 (
// Equation(s):
// \core1|Selector30~2_combout  = (\core1|Selector30~1_combout ) # ((\core1|Selector30~0_combout ) # ((\core1|i [1] & \core1|WideOr4~combout )))

	.dataa(\core1|Selector30~1_combout ),
	.datab(\core1|i [1]),
	.datac(\core1|WideOr4~combout ),
	.datad(\core1|Selector30~0_combout ),
	.cin(gnd),
	.combout(\core1|Selector30~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector30~2 .lut_mask = 16'hFFEA;
defparam \core1|Selector30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N11
cycloneii_lcell_ff \core1|address[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector30~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|address [1]));

// Location: LCCOMB_X36_Y19_N0
cycloneii_lcell_comb \core1|Selector82~0 (
// Equation(s):
// \core1|Selector82~0_combout  = (\core1|q_i~2_combout  & ((\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0]) # ((\core1|q_i [0] & \core1|WideOr28~1_combout )))) # (!\core1|q_i~2_combout  & (((\core1|q_i [0] & 
// \core1|WideOr28~1_combout ))))

	.dataa(\core1|q_i~2_combout ),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0]),
	.datac(\core1|q_i [0]),
	.datad(\core1|WideOr28~1_combout ),
	.cin(gnd),
	.combout(\core1|Selector82~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector82~0 .lut_mask = 16'hF888;
defparam \core1|Selector82~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N1
cycloneii_lcell_ff \core1|q_i[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector82~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|q_i [0]));

// Location: LCCOMB_X34_Y19_N18
cycloneii_lcell_comb \core1|Selector55~0 (
// Equation(s):
// \core1|Selector55~0_combout  = (\core1|Equal12~1_combout  & (((\core1|q_i [0])))) # (!\core1|Equal12~1_combout  & ((\core1|Equal25~0_combout  & ((\core1|q_i [0]))) # (!\core1|Equal25~0_combout  & (\core1|i [0]))))

	.dataa(\core1|Equal12~1_combout ),
	.datab(\core1|i [0]),
	.datac(\core1|q_i [0]),
	.datad(\core1|Equal25~0_combout ),
	.cin(gnd),
	.combout(\core1|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector55~0 .lut_mask = 16'hF0E4;
defparam \core1|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N4
cycloneii_lcell_comb \core1|Selector90~0 (
// Equation(s):
// \core1|Selector90~0_combout  = (\core1|q_j~0_combout  & ((\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0]) # ((\core1|q_j [0] & \core1|WideOr29~1_combout )))) # (!\core1|q_j~0_combout  & (((\core1|q_j [0] & 
// \core1|WideOr29~1_combout ))))

	.dataa(\core1|q_j~0_combout ),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0]),
	.datac(\core1|q_j [0]),
	.datad(\core1|WideOr29~1_combout ),
	.cin(gnd),
	.combout(\core1|Selector90~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector90~0 .lut_mask = 16'hF888;
defparam \core1|Selector90~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N5
cycloneii_lcell_ff \core1|q_j[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector90~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|q_j [0]));

// Location: LCCOMB_X34_Y19_N0
cycloneii_lcell_comb \core1|Selector55~2 (
// Equation(s):
// \core1|Selector55~2_combout  = (\core1|Selector55~1_combout  & (((!\core1|data~0_combout  & \core1|q_j [0])))) # (!\core1|Selector55~1_combout  & ((\core1|Selector55~0_combout ) # ((!\core1|data~0_combout  & \core1|q_j [0]))))

	.dataa(\core1|Selector55~1_combout ),
	.datab(\core1|Selector55~0_combout ),
	.datac(\core1|data~0_combout ),
	.datad(\core1|q_j [0]),
	.cin(gnd),
	.combout(\core1|Selector55~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector55~2 .lut_mask = 16'h4F44;
defparam \core1|Selector55~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y19_N1
cycloneii_lcell_ff \core1|data[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector55~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|WideOr7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|data [0]));

// Location: LCCOMB_X27_Y17_N26
cycloneii_lcell_comb \core1|Selector61~0 (
// Equation(s):
// \core1|Selector61~0_combout  = (\core1|Equal30~0_combout  & (\core1|state [0] & (\core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2] $ (\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2]))))

	.dataa(\core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2]),
	.datab(\core1|Equal30~0_combout ),
	.datac(\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2]),
	.datad(\core1|state [0]),
	.cin(gnd),
	.combout(\core1|Selector61~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector61~0 .lut_mask = 16'h4800;
defparam \core1|Selector61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N10
cycloneii_lcell_comb \core1|Selector61~1 (
// Equation(s):
// \core1|Selector61~1_combout  = (\core1|Selector61~0_combout ) # ((\core1|data_d [2] & \core1|WideOr8~5_combout ))

	.dataa(vcc),
	.datab(\core1|Selector61~0_combout ),
	.datac(\core1|data_d [2]),
	.datad(\core1|WideOr8~5_combout ),
	.cin(gnd),
	.combout(\core1|Selector61~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector61~1 .lut_mask = 16'hFCCC;
defparam \core1|Selector61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y17_N11
cycloneii_lcell_ff \core1|data_d[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector61~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|data_d [2]));

// Location: LCCOMB_X27_Y17_N28
cycloneii_lcell_comb \core1|Selector60~0 (
// Equation(s):
// \core1|Selector60~0_combout  = (\core1|Equal30~0_combout  & (\core1|state [0] & (\core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3] $ (\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3]))))

	.dataa(\core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3]),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3]),
	.datac(\core1|Equal30~0_combout ),
	.datad(\core1|state [0]),
	.cin(gnd),
	.combout(\core1|Selector60~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector60~0 .lut_mask = 16'h6000;
defparam \core1|Selector60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N16
cycloneii_lcell_comb \core1|Selector60~1 (
// Equation(s):
// \core1|Selector60~1_combout  = (\core1|Selector60~0_combout ) # ((\core1|data_d [3] & \core1|WideOr8~5_combout ))

	.dataa(vcc),
	.datab(\core1|Selector60~0_combout ),
	.datac(\core1|data_d [3]),
	.datad(\core1|WideOr8~5_combout ),
	.cin(gnd),
	.combout(\core1|Selector60~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector60~1 .lut_mask = 16'hFCCC;
defparam \core1|Selector60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y17_N17
cycloneii_lcell_ff \core1|data_d[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector60~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|data_d [3]));

// Location: LCCOMB_X27_Y17_N0
cycloneii_lcell_comb \core1|Selector59~1 (
// Equation(s):
// \core1|Selector59~1_combout  = (\core1|Selector59~0_combout ) # ((\core1|data_d [4] & \core1|WideOr8~5_combout ))

	.dataa(\core1|Selector59~0_combout ),
	.datab(vcc),
	.datac(\core1|data_d [4]),
	.datad(\core1|WideOr8~5_combout ),
	.cin(gnd),
	.combout(\core1|Selector59~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector59~1 .lut_mask = 16'hFAAA;
defparam \core1|Selector59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y17_N1
cycloneii_lcell_ff \core1|data_d[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector59~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|data_d [4]));

// Location: LCCOMB_X27_Y17_N18
cycloneii_lcell_comb \core1|Selector57~0 (
// Equation(s):
// \core1|Selector57~0_combout  = (\core1|state [0] & (\core1|Equal30~0_combout  & (\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6] $ (\core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6]))))

	.dataa(\core1|state [0]),
	.datab(\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6]),
	.datac(\core1|Equal30~0_combout ),
	.datad(\core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6]),
	.cin(gnd),
	.combout(\core1|Selector57~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector57~0 .lut_mask = 16'h2080;
defparam \core1|Selector57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N22
cycloneii_lcell_comb \core1|Selector57~1 (
// Equation(s):
// \core1|Selector57~1_combout  = (\core1|Selector57~0_combout ) # ((\core1|data_d [6] & \core1|WideOr8~5_combout ))

	.dataa(vcc),
	.datab(\core1|Selector57~0_combout ),
	.datac(\core1|data_d [6]),
	.datad(\core1|WideOr8~5_combout ),
	.cin(gnd),
	.combout(\core1|Selector57~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector57~1 .lut_mask = 16'hFCCC;
defparam \core1|Selector57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y17_N23
cycloneii_lcell_ff \core1|data_d[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector57~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|data_d [6]));

// Location: LCCOMB_X29_Y17_N2
cycloneii_lcell_comb \core1|Selector56~0 (
// Equation(s):
// \core1|Selector56~0_combout  = (\core1|Equal30~0_combout  & (\core1|state [0] & (\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7] $ (\core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7]))))

	.dataa(\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7]),
	.datab(\core1|Equal30~0_combout ),
	.datac(\core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7]),
	.datad(\core1|state [0]),
	.cin(gnd),
	.combout(\core1|Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector56~0 .lut_mask = 16'h4800;
defparam \core1|Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneii_lcell_comb \core1|Selector56~1 (
// Equation(s):
// \core1|Selector56~1_combout  = (\core1|Selector56~0_combout ) # ((\core1|data_d [7] & \core1|WideOr8~5_combout ))

	.dataa(vcc),
	.datab(\core1|Selector56~0_combout ),
	.datac(\core1|data_d [7]),
	.datad(\core1|WideOr8~5_combout ),
	.cin(gnd),
	.combout(\core1|Selector56~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector56~1 .lut_mask = 16'hFCCC;
defparam \core1|Selector56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y17_N13
cycloneii_lcell_ff \core1|data_d[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector56~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|data_d [7]));

// Location: LCCOMB_X25_Y16_N22
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]~regout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hAAB8;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1 (
	.dataa(vcc),
	.datab(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]~regout ),
	.datad(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1 .lut_mask = 16'hFFF3;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y16_N23
cycloneii_lcell_ff \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]));

// Location: LCCOMB_X25_Y16_N12
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datab(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]~regout ),
	.datad(\core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [6]),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hFE02;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y16_N13
cycloneii_lcell_ff \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]));

// Location: LCCOMB_X25_Y16_N14
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datab(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]~regout ),
	.datad(\core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [5]),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hFE02;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y16_N15
cycloneii_lcell_ff \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]));

// Location: LCCOMB_X25_Y16_N16
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datab(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]~regout ),
	.datad(\core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [4]),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hFE02;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y16_N17
cycloneii_lcell_ff \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]));

// Location: LCCOMB_X25_Y16_N2
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datab(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]~regout ),
	.datad(\core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [3]),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hFE02;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y16_N3
cycloneii_lcell_ff \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]));

// Location: LCCOMB_X25_Y16_N4
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datab(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]~regout ),
	.datad(\core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [2]),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hFE02;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y16_N5
cycloneii_lcell_ff \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]));

// Location: LCCOMB_X25_Y16_N18
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datab(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]~regout ),
	.datad(\core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [1]),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hFE02;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y16_N19
cycloneii_lcell_ff \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]));

// Location: LCCOMB_X25_Y16_N0
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\core1|d_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [0]),
	.datab(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]~regout ),
	.datad(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hABA8;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y16_N1
cycloneii_lcell_ff \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]));

// Location: LCCOMB_X24_Y16_N24
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 (
	.dataa(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]~regout ),
	.datad(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .lut_mask = 16'hFE02;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N26
cycloneii_lcell_comb \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 (
	.dataa(vcc),
	.datab(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~regout ),
	.datad(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cin(gnd),
	.combout(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .lut_mask = 16'hCFC0;
defparam \core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~4 (
	.dataa(\core1|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datad(\core1|d_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~4 .lut_mask = 16'hC808;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datac(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~5 .lut_mask = 16'hFF40;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~3_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~5_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~6 .lut_mask = 16'hF0AC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'h0AAA;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hF000;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~5 (
	.dataa(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~5 .lut_mask = 16'hFAF8;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y15_N19
cycloneii_lcell_ff \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]));

// Location: LCCOMB_X19_Y15_N0
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datab(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datac(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h0E0A;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y15_N1
cycloneii_lcell_ff \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]));

// Location: LCCOMB_X19_Y16_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~37 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][2]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~37_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~37 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~37_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][2]~regout ));

// Location: LCCOMB_X19_Y16_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~37 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][2]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~37_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~37 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~37_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][2]~regout ));

// Location: LCCOMB_X22_Y16_N24
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][1]~regout ),
	.datad(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'h8000;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0_regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][2]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h2000;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N16
cycloneii_lcell_comb \core2|Equal17~0 (
// Equation(s):
// \core2|Equal17~0_combout  = (\core2|state [4] & (\core2|state [0] & (\core2|Equal3~1_combout  & !\core2|state [1])))

	.dataa(\core2|state [4]),
	.datab(\core2|state [0]),
	.datac(\core2|Equal3~1_combout ),
	.datad(\core2|state [1]),
	.cin(gnd),
	.combout(\core2|Equal17~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Equal17~0 .lut_mask = 16'h0080;
defparam \core2|Equal17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N20
cycloneii_lcell_comb \core2|Equal20~0 (
// Equation(s):
// \core2|Equal20~0_combout  = (\core2|Equal5~1_combout  & (!\core2|state [3] & (\core2|state [4] & !\core2|state [0])))

	.dataa(\core2|Equal5~1_combout ),
	.datab(\core2|state [3]),
	.datac(\core2|state [4]),
	.datad(\core2|state [0]),
	.cin(gnd),
	.combout(\core2|Equal20~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Equal20~0 .lut_mask = 16'h0020;
defparam \core2|Equal20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N4
cycloneii_lcell_comb \core2|Equal30~0 (
// Equation(s):
// \core2|Equal30~0_combout  = (\core2|Equal12~0_combout  & (\core2|state [2] & (\core2|state [1] & \core2|state [4])))

	.dataa(\core2|Equal12~0_combout ),
	.datab(\core2|state [2]),
	.datac(\core2|state [1]),
	.datad(\core2|state [4]),
	.cin(gnd),
	.combout(\core2|Equal30~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Equal30~0 .lut_mask = 16'h8000;
defparam \core2|Equal30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N14
cycloneii_lcell_comb \core2|Selector71~0 (
// Equation(s):
// \core2|Selector71~0_combout  = (\core2|state [1] & (!\core2|Equal20~0_combout  & ((\core2|state [0]) # (!\core2|Equal30~0_combout )))) # (!\core2|state [1] & ((\core2|state [0]) # ((!\core2|Equal30~0_combout ))))

	.dataa(\core2|state [1]),
	.datab(\core2|state [0]),
	.datac(\core2|Equal20~0_combout ),
	.datad(\core2|Equal30~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector71~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector71~0 .lut_mask = 16'h4C5F;
defparam \core2|Selector71~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N12
cycloneii_lcell_comb \core2|Selector72~3 (
// Equation(s):
// \core2|Selector72~3_combout  = (\core2|state [5]) # (\core2|state [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\core2|state [5]),
	.datad(\core2|state [0]),
	.cin(gnd),
	.combout(\core2|Selector72~3_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector72~3 .lut_mask = 16'hFFF0;
defparam \core2|Selector72~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N26
cycloneii_lcell_comb \core2|Selector72~15 (
// Equation(s):
// \core2|Selector72~15_combout  = (((\core2|state [1]) # (\core2|Selector72~3_combout )) # (!\core2|state [4])) # (!\core2|state [2])

	.dataa(\core2|state [2]),
	.datab(\core2|state [4]),
	.datac(\core2|state [1]),
	.datad(\core2|Selector72~3_combout ),
	.cin(gnd),
	.combout(\core2|Selector72~15_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector72~15 .lut_mask = 16'hFFF7;
defparam \core2|Selector72~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N14
cycloneii_lcell_comb \core2|Selector71~5 (
// Equation(s):
// \core2|Selector71~5_combout  = (\core2|Selector71~4_combout  & (\core2|Selector71~0_combout  & \core2|Selector72~15_combout ))

	.dataa(\core2|Selector71~4_combout ),
	.datab(vcc),
	.datac(\core2|Selector71~0_combout ),
	.datad(\core2|Selector72~15_combout ),
	.cin(gnd),
	.combout(\core2|Selector71~5_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector71~5 .lut_mask = 16'hA000;
defparam \core2|Selector71~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N28
cycloneii_lcell_comb \core2|Equal19~0 (
// Equation(s):
// \core2|Equal19~0_combout  = (\core2|state [0] & (\core2|state [4] & (\core2|Equal3~1_combout  & \core2|state [1])))

	.dataa(\core2|state [0]),
	.datab(\core2|state [4]),
	.datac(\core2|Equal3~1_combout ),
	.datad(\core2|state [1]),
	.cin(gnd),
	.combout(\core2|Equal19~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Equal19~0 .lut_mask = 16'h8000;
defparam \core2|Equal19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N2
cycloneii_lcell_comb \core2|Equal4~0 (
// Equation(s):
// \core2|Equal4~0_combout  = (\core2|state [0] & \core2|state [1])

	.dataa(vcc),
	.datab(\core2|state [0]),
	.datac(\core2|state [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Equal4~0 .lut_mask = 16'hC0C0;
defparam \core2|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N26
cycloneii_lcell_comb \core2|Equal12~0 (
// Equation(s):
// \core2|Equal12~0_combout  = (!\core2|state [5] & \core2|state [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\core2|state [5]),
	.datad(\core2|state [3]),
	.cin(gnd),
	.combout(\core2|Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Equal12~0 .lut_mask = 16'h0F00;
defparam \core2|Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N12
cycloneii_lcell_comb \core2|Equal27~0 (
// Equation(s):
// \core2|Equal27~0_combout  = (\core2|state [4] & (\core2|Equal4~0_combout  & (\core2|Equal12~0_combout  & !\core2|state [2])))

	.dataa(\core2|state [4]),
	.datab(\core2|Equal4~0_combout ),
	.datac(\core2|Equal12~0_combout ),
	.datad(\core2|state [2]),
	.cin(gnd),
	.combout(\core2|Equal27~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Equal27~0 .lut_mask = 16'h0080;
defparam \core2|Equal27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N2
cycloneii_lcell_comb \core2|Selector71~1 (
// Equation(s):
// \core2|Selector71~1_combout  = (!\core2|Equal19~0_combout  & !\core2|Equal27~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\core2|Equal19~0_combout ),
	.datad(\core2|Equal27~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector71~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector71~1 .lut_mask = 16'h000F;
defparam \core2|Selector71~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N22
cycloneii_lcell_comb \core2|Equal21~1 (
// Equation(s):
// \core2|Equal21~1_combout  = (\core2|state [0] & !\core2|state [1])

	.dataa(vcc),
	.datab(\core2|state [0]),
	.datac(\core2|state [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|Equal21~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Equal21~1 .lut_mask = 16'h0C0C;
defparam \core2|Equal21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N28
cycloneii_lcell_comb \core2|Equal25~0 (
// Equation(s):
// \core2|Equal25~0_combout  = (\core2|state [4] & (!\core2|state [2] & (\core2|Equal12~0_combout  & \core2|Equal21~1_combout )))

	.dataa(\core2|state [4]),
	.datab(\core2|state [2]),
	.datac(\core2|Equal12~0_combout ),
	.datad(\core2|Equal21~1_combout ),
	.cin(gnd),
	.combout(\core2|Equal25~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Equal25~0 .lut_mask = 16'h2000;
defparam \core2|Equal25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N20
cycloneii_lcell_comb \core2|Equal28~0 (
// Equation(s):
// \core2|Equal28~0_combout  = (\core2|state [2] & !\core2|state [1])

	.dataa(vcc),
	.datab(\core2|state [2]),
	.datac(\core2|state [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|Equal28~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Equal28~0 .lut_mask = 16'h0C0C;
defparam \core2|Equal28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N22
cycloneii_lcell_comb \core2|Equal29~0 (
// Equation(s):
// \core2|Equal29~0_combout  = (\core2|state [0] & (\core2|state [4] & (\core2|Equal28~0_combout  & \core2|Equal12~0_combout )))

	.dataa(\core2|state [0]),
	.datab(\core2|state [4]),
	.datac(\core2|Equal28~0_combout ),
	.datad(\core2|Equal12~0_combout ),
	.cin(gnd),
	.combout(\core2|Equal29~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Equal29~0 .lut_mask = 16'h8000;
defparam \core2|Equal29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N18
cycloneii_lcell_comb \core2|Selector71~3 (
// Equation(s):
// \core2|Selector71~3_combout  = (\core2|Equal21~0_combout ) # (((\core2|Equal25~0_combout ) # (\core2|Equal29~0_combout )) # (!\core2|Selector71~1_combout ))

	.dataa(\core2|Equal21~0_combout ),
	.datab(\core2|Selector71~1_combout ),
	.datac(\core2|Equal25~0_combout ),
	.datad(\core2|Equal29~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector71~3_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector71~3 .lut_mask = 16'hFFFB;
defparam \core2|Selector71~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N6
cycloneii_lcell_comb \core2|Selector71~6 (
// Equation(s):
// \core2|Selector71~6_combout  = (\core2|Selector71~2_combout ) # ((\core2|Equal17~0_combout ) # ((\core2|Selector71~3_combout ) # (!\core2|Selector71~5_combout )))

	.dataa(\core2|Selector71~2_combout ),
	.datab(\core2|Equal17~0_combout ),
	.datac(\core2|Selector71~5_combout ),
	.datad(\core2|Selector71~3_combout ),
	.cin(gnd),
	.combout(\core2|Selector71~6_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector71~6 .lut_mask = 16'hFFEF;
defparam \core2|Selector71~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y12_N7
cycloneii_lcell_ff \core2|state[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector71~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|state [4]));

// Location: LCCOMB_X28_Y13_N2
cycloneii_lcell_comb \core2|Equal3~2 (
// Equation(s):
// \core2|Equal3~2_combout  = (!\core2|state [4] & (!\core2|state [0] & \core2|state [1]))

	.dataa(vcc),
	.datab(\core2|state [4]),
	.datac(\core2|state [0]),
	.datad(\core2|state [1]),
	.cin(gnd),
	.combout(\core2|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Equal3~2 .lut_mask = 16'h0300;
defparam \core2|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N20
cycloneii_lcell_comb \core2|Equal34~0 (
// Equation(s):
// \core2|Equal34~0_combout  = (!\core2|state [3] & (\core2|Equal3~2_combout  & (!\core2|state [2] & \core2|state [5])))

	.dataa(\core2|state [3]),
	.datab(\core2|Equal3~2_combout ),
	.datac(\core2|state [2]),
	.datad(\core2|state [5]),
	.cin(gnd),
	.combout(\core2|Equal34~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Equal34~0 .lut_mask = 16'h0400;
defparam \core2|Equal34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N22
cycloneii_lcell_comb \core2|Selector70~1 (
// Equation(s):
// \core2|Selector70~1_combout  = (\core2|secret_key[0]~0_combout  & (((\core2|LessThan5~2_combout )) # (!\core2|Equal35~0_combout ))) # (!\core2|secret_key[0]~0_combout  & (!\core2|Equal34~0_combout  & ((\core2|LessThan5~2_combout ) # 
// (!\core2|Equal35~0_combout ))))

	.dataa(\core2|secret_key[0]~0_combout ),
	.datab(\core2|Equal35~0_combout ),
	.datac(\core2|Equal34~0_combout ),
	.datad(\core2|LessThan5~2_combout ),
	.cin(gnd),
	.combout(\core2|Selector70~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector70~1 .lut_mask = 16'hAF23;
defparam \core2|Selector70~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N26
cycloneii_lcell_comb \core2|Equal5~0 (
// Equation(s):
// \core2|Equal5~0_combout  = (!\core2|state [1] & !\core2|state [4])

	.dataa(\core2|state [1]),
	.datab(vcc),
	.datac(\core2|state [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Equal5~0 .lut_mask = 16'h0505;
defparam \core2|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N30
cycloneii_lcell_comb \core2|Equal33~1 (
// Equation(s):
// \core2|Equal33~1_combout  = (\core2|state [0] & (\core2|Equal5~0_combout  & (\core2|Equal33~0_combout  & \core2|state [5])))

	.dataa(\core2|state [0]),
	.datab(\core2|Equal5~0_combout ),
	.datac(\core2|Equal33~0_combout ),
	.datad(\core2|state [5]),
	.cin(gnd),
	.combout(\core2|Equal33~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Equal33~1 .lut_mask = 16'h8000;
defparam \core2|Equal33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N8
cycloneii_lcell_comb \core2|Selector70~0 (
// Equation(s):
// \core2|Selector70~0_combout  = (\core2|Equal33~1_combout ) # ((\core2|Equal5~3_combout  & (!\core2|state [0] & \core2|state [5])))

	.dataa(\core2|Equal5~3_combout ),
	.datab(\core2|Equal33~1_combout ),
	.datac(\core2|state [0]),
	.datad(\core2|state [5]),
	.cin(gnd),
	.combout(\core2|Selector70~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector70~0 .lut_mask = 16'hCECC;
defparam \core2|Selector70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N2
cycloneii_lcell_comb \core2|Selector70~2 (
// Equation(s):
// \core2|Selector70~2_combout  = ((\core2|Selector70~0_combout ) # ((\core2|state [0] & \core2|Equal30~0_combout ))) # (!\core2|Selector70~1_combout )

	.dataa(\core2|state [0]),
	.datab(\core2|Selector70~1_combout ),
	.datac(\core2|Selector70~0_combout ),
	.datad(\core2|Equal30~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector70~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector70~2 .lut_mask = 16'hFBF3;
defparam \core2|Selector70~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y10_N3
cycloneii_lcell_ff \core2|state[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector70~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|state [5]));

// Location: LCCOMB_X29_Y10_N4
cycloneii_lcell_comb \core2|Selector74~2 (
// Equation(s):
// \core2|Selector74~2_combout  = (!\core2|state [2] & ((\core2|state [3] & (!\core2|state [5])) # (!\core2|state [3] & ((!\core2|state [1])))))

	.dataa(\core2|state [2]),
	.datab(\core2|state [5]),
	.datac(\core2|state [3]),
	.datad(\core2|state [1]),
	.cin(gnd),
	.combout(\core2|Selector74~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector74~2 .lut_mask = 16'h1015;
defparam \core2|Selector74~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N14
cycloneii_lcell_comb \core2|Equal3~0 (
// Equation(s):
// \core2|Equal3~0_combout  = (!\core2|state [0] & !\core2|state [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\core2|state [0]),
	.datad(\core2|state [4]),
	.cin(gnd),
	.combout(\core2|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Equal3~0 .lut_mask = 16'h000F;
defparam \core2|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N30
cycloneii_lcell_comb \core2|Selector74~1 (
// Equation(s):
// \core2|Selector74~1_combout  = (\core2|Equal3~1_combout  & ((\core2|Equal3~2_combout ) # ((!\core2|state [4] & \core2|Equal4~0_combout ))))

	.dataa(\core2|state [4]),
	.datab(\core2|Equal3~1_combout ),
	.datac(\core2|Equal3~2_combout ),
	.datad(\core2|Equal4~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector74~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector74~1 .lut_mask = 16'hC4C0;
defparam \core2|Selector74~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N26
cycloneii_lcell_comb \core2|Selector74~3 (
// Equation(s):
// \core2|Selector74~3_combout  = (\core2|Equal12~1_combout ) # ((\core2|Selector74~1_combout ) # ((\core2|Selector74~2_combout  & \core2|Equal3~0_combout )))

	.dataa(\core2|Equal12~1_combout ),
	.datab(\core2|Selector74~2_combout ),
	.datac(\core2|Equal3~0_combout ),
	.datad(\core2|Selector74~1_combout ),
	.cin(gnd),
	.combout(\core2|Selector74~3_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector74~3 .lut_mask = 16'hFFEA;
defparam \core2|Selector74~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N28
cycloneii_lcell_comb \core2|Selector74~4 (
// Equation(s):
// \core2|Selector74~4_combout  = (\core2|Selector74~3_combout ) # ((!\core2|swapped_flag~regout  & \core2|Equal17~0_combout ))

	.dataa(\core2|swapped_flag~regout ),
	.datab(vcc),
	.datac(\core2|Equal17~0_combout ),
	.datad(\core2|Selector74~3_combout ),
	.cin(gnd),
	.combout(\core2|Selector74~4_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector74~4 .lut_mask = 16'hFF50;
defparam \core2|Selector74~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N26
cycloneii_lcell_comb \core2|Selector74~0 (
// Equation(s):
// \core2|Selector74~0_combout  = ((\core2|state [5]) # (!\core2|state [2])) # (!\core2|Equal3~2_combout )

	.dataa(vcc),
	.datab(\core2|Equal3~2_combout ),
	.datac(\core2|state [5]),
	.datad(\core2|state [2]),
	.cin(gnd),
	.combout(\core2|Selector74~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector74~0 .lut_mask = 16'hF3FF;
defparam \core2|Selector74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N0
cycloneii_lcell_comb \core2|Selector74~8 (
// Equation(s):
// \core2|Selector74~8_combout  = (\core2|Selector74~7_combout ) # ((\core2|Selector74~4_combout ) # ((!\core2|Selector74~0_combout ) # (!\core2|Selector71~5_combout )))

	.dataa(\core2|Selector74~7_combout ),
	.datab(\core2|Selector74~4_combout ),
	.datac(\core2|Selector71~5_combout ),
	.datad(\core2|Selector74~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector74~8_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector74~8 .lut_mask = 16'hEFFF;
defparam \core2|Selector74~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y12_N1
cycloneii_lcell_ff \core2|state[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector74~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|state [0]));

// Location: LCCOMB_X29_Y12_N18
cycloneii_lcell_comb \core2|Equal16~0 (
// Equation(s):
// \core2|Equal16~0_combout  = (!\core2|state [3] & (!\core2|state [0] & (!\core2|state [5] & !\core2|state [2])))

	.dataa(\core2|state [3]),
	.datab(\core2|state [0]),
	.datac(\core2|state [5]),
	.datad(\core2|state [2]),
	.cin(gnd),
	.combout(\core2|Equal16~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Equal16~0 .lut_mask = 16'h0001;
defparam \core2|Equal16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N6
cycloneii_lcell_comb \core2|Equal5~1 (
// Equation(s):
// \core2|Equal5~1_combout  = (!\core2|state [5] & \core2|state [2])

	.dataa(\core2|state [5]),
	.datab(vcc),
	.datac(\core2|state [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Equal5~1 .lut_mask = 16'h5050;
defparam \core2|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N20
cycloneii_lcell_comb \core2|Equal5~2 (
// Equation(s):
// \core2|Equal5~2_combout  = (\core2|state [0] & (\core2|Equal5~0_combout  & (!\core2|state [3] & \core2|Equal5~1_combout )))

	.dataa(\core2|state [0]),
	.datab(\core2|Equal5~0_combout ),
	.datac(\core2|state [3]),
	.datad(\core2|Equal5~1_combout ),
	.cin(gnd),
	.combout(\core2|Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Equal5~2 .lut_mask = 16'h0800;
defparam \core2|Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N24
cycloneii_lcell_comb \core2|WideOr1 (
// Equation(s):
// \core2|WideOr1~combout  = (\core2|Equal5~2_combout ) # ((\core2|Equal16~0_combout  & (\core2|state [4] $ (!\core2|state [1]))))

	.dataa(\core2|state [4]),
	.datab(\core2|Equal16~0_combout ),
	.datac(\core2|Equal5~2_combout ),
	.datad(\core2|state [1]),
	.cin(gnd),
	.combout(\core2|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \core2|WideOr1 .lut_mask = 16'hF8F4;
defparam \core2|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N2
cycloneii_lcell_comb \core2|Selector6~0 (
// Equation(s):
// \core2|Selector6~0_combout  = (\core2|Add2~2_combout  & !\core2|WideOr1~combout )

	.dataa(\core2|Add2~2_combout ),
	.datab(vcc),
	.datac(\core2|WideOr1~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector6~0 .lut_mask = 16'h0A0A;
defparam \core2|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N20
cycloneii_lcell_comb \core2|i[7]~1 (
// Equation(s):
// \core2|i[7]~1_combout  = (\core2|state [2] & ((\core2|state [4]) # ((\core2|state [1]) # (!\core2|state [0])))) # (!\core2|state [2] & (\core2|state [0] & ((!\core2|state [1]) # (!\core2|state [4]))))

	.dataa(\core2|state [4]),
	.datab(\core2|state [2]),
	.datac(\core2|state [1]),
	.datad(\core2|state [0]),
	.cin(gnd),
	.combout(\core2|i[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|i[7]~1 .lut_mask = 16'hDBCC;
defparam \core2|i[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N6
cycloneii_lcell_comb \core2|i[7]~0 (
// Equation(s):
// \core2|i[7]~0_combout  = (\core2|LessThan0~2_combout  & ((\core2|Equal16~1_combout ) # ((\core2|Equal3~2_combout  & \core2|Equal3~1_combout ))))

	.dataa(\core2|Equal16~1_combout ),
	.datab(\core2|Equal3~2_combout ),
	.datac(\core2|Equal3~1_combout ),
	.datad(\core2|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\core2|i[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|i[7]~0 .lut_mask = 16'hEA00;
defparam \core2|i[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N14
cycloneii_lcell_comb \core2|i[7]~2 (
// Equation(s):
// \core2|i[7]~2_combout  = (!\core2|state [3] & (!\core2|state [5] & (!\core2|i[7]~1_combout  & !\core2|i[7]~0_combout )))

	.dataa(\core2|state [3]),
	.datab(\core2|state [5]),
	.datac(\core2|i[7]~1_combout ),
	.datad(\core2|i[7]~0_combout ),
	.cin(gnd),
	.combout(\core2|i[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|i[7]~2 .lut_mask = 16'h0001;
defparam \core2|i[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y12_N3
cycloneii_lcell_ff \core2|i[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector6~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|i[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|i [1]));

// Location: LCCOMB_X27_Y12_N8
cycloneii_lcell_comb \core2|Selector7~0 (
// Equation(s):
// \core2|Selector7~0_combout  = (\core2|Add2~0_combout  & !\core2|WideOr1~combout )

	.dataa(\core2|Add2~0_combout ),
	.datab(vcc),
	.datac(\core2|WideOr1~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector7~0 .lut_mask = 16'h0A0A;
defparam \core2|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y12_N9
cycloneii_lcell_ff \core2|i[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector7~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|i[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|i [0]));

// Location: LCCOMB_X27_Y12_N14
cycloneii_lcell_comb \core2|Add2~4 (
// Equation(s):
// \core2|Add2~4_combout  = (\core2|i [2] & (\core2|Add2~3  $ (GND))) # (!\core2|i [2] & (!\core2|Add2~3  & VCC))
// \core2|Add2~5  = CARRY((\core2|i [2] & !\core2|Add2~3 ))

	.dataa(vcc),
	.datab(\core2|i [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add2~3 ),
	.combout(\core2|Add2~4_combout ),
	.cout(\core2|Add2~5 ));
// synopsys translate_off
defparam \core2|Add2~4 .lut_mask = 16'hC30C;
defparam \core2|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N28
cycloneii_lcell_comb \core2|Selector5~0 (
// Equation(s):
// \core2|Selector5~0_combout  = (!\core2|WideOr1~combout  & \core2|Add2~4_combout )

	.dataa(\core2|WideOr1~combout ),
	.datab(vcc),
	.datac(\core2|Add2~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector5~0 .lut_mask = 16'h5050;
defparam \core2|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y12_N29
cycloneii_lcell_ff \core2|i[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector5~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|i[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|i [2]));

// Location: LCCOMB_X27_Y12_N16
cycloneii_lcell_comb \core2|Add2~6 (
// Equation(s):
// \core2|Add2~6_combout  = (\core2|i [3] & (!\core2|Add2~5 )) # (!\core2|i [3] & ((\core2|Add2~5 ) # (GND)))
// \core2|Add2~7  = CARRY((!\core2|Add2~5 ) # (!\core2|i [3]))

	.dataa(vcc),
	.datab(\core2|i [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add2~5 ),
	.combout(\core2|Add2~6_combout ),
	.cout(\core2|Add2~7 ));
// synopsys translate_off
defparam \core2|Add2~6 .lut_mask = 16'h3C3F;
defparam \core2|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N30
cycloneii_lcell_comb \core2|Selector4~0 (
// Equation(s):
// \core2|Selector4~0_combout  = (!\core2|WideOr1~combout  & \core2|Add2~6_combout )

	.dataa(\core2|WideOr1~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\core2|Add2~6_combout ),
	.cin(gnd),
	.combout(\core2|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector4~0 .lut_mask = 16'h5500;
defparam \core2|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y12_N31
cycloneii_lcell_ff \core2|i[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector4~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|i[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|i [3]));

// Location: LCCOMB_X27_Y12_N18
cycloneii_lcell_comb \core2|Add2~8 (
// Equation(s):
// \core2|Add2~8_combout  = (\core2|i [4] & (\core2|Add2~7  $ (GND))) # (!\core2|i [4] & (!\core2|Add2~7  & VCC))
// \core2|Add2~9  = CARRY((\core2|i [4] & !\core2|Add2~7 ))

	.dataa(vcc),
	.datab(\core2|i [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add2~7 ),
	.combout(\core2|Add2~8_combout ),
	.cout(\core2|Add2~9 ));
// synopsys translate_off
defparam \core2|Add2~8 .lut_mask = 16'hC30C;
defparam \core2|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N18
cycloneii_lcell_comb \core2|Selector3~0 (
// Equation(s):
// \core2|Selector3~0_combout  = (\core2|Add2~8_combout  & !\core2|WideOr1~combout )

	.dataa(vcc),
	.datab(\core2|Add2~8_combout ),
	.datac(\core2|WideOr1~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector3~0 .lut_mask = 16'h0C0C;
defparam \core2|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y12_N19
cycloneii_lcell_ff \core2|i[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|i[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|i [4]));

// Location: LCCOMB_X27_Y12_N20
cycloneii_lcell_comb \core2|Add2~10 (
// Equation(s):
// \core2|Add2~10_combout  = (\core2|i [5] & (!\core2|Add2~9 )) # (!\core2|i [5] & ((\core2|Add2~9 ) # (GND)))
// \core2|Add2~11  = CARRY((!\core2|Add2~9 ) # (!\core2|i [5]))

	.dataa(vcc),
	.datab(\core2|i [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add2~9 ),
	.combout(\core2|Add2~10_combout ),
	.cout(\core2|Add2~11 ));
// synopsys translate_off
defparam \core2|Add2~10 .lut_mask = 16'h3C3F;
defparam \core2|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N0
cycloneii_lcell_comb \core2|Selector2~0 (
// Equation(s):
// \core2|Selector2~0_combout  = (!\core2|WideOr1~combout  & \core2|Add2~10_combout )

	.dataa(\core2|WideOr1~combout ),
	.datab(vcc),
	.datac(\core2|Add2~10_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector2~0 .lut_mask = 16'h5050;
defparam \core2|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y12_N1
cycloneii_lcell_ff \core2|i[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|i[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|i [5]));

// Location: LCCOMB_X28_Y12_N20
cycloneii_lcell_comb \core2|LessThan0~1 (
// Equation(s):
// \core2|LessThan0~1_combout  = (\core2|i [3] & (\core2|i [2] & (\core2|i [5] & \core2|i [4])))

	.dataa(\core2|i [3]),
	.datab(\core2|i [2]),
	.datac(\core2|i [5]),
	.datad(\core2|i [4]),
	.cin(gnd),
	.combout(\core2|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|LessThan0~1 .lut_mask = 16'h8000;
defparam \core2|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N22
cycloneii_lcell_comb \core2|Add2~12 (
// Equation(s):
// \core2|Add2~12_combout  = (\core2|i [6] & (\core2|Add2~11  $ (GND))) # (!\core2|i [6] & (!\core2|Add2~11  & VCC))
// \core2|Add2~13  = CARRY((\core2|i [6] & !\core2|Add2~11 ))

	.dataa(vcc),
	.datab(\core2|i [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add2~11 ),
	.combout(\core2|Add2~12_combout ),
	.cout(\core2|Add2~13 ));
// synopsys translate_off
defparam \core2|Add2~12 .lut_mask = 16'hC30C;
defparam \core2|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N4
cycloneii_lcell_comb \core2|Selector1~0 (
// Equation(s):
// \core2|Selector1~0_combout  = (\core2|Add2~12_combout  & !\core2|WideOr1~combout )

	.dataa(vcc),
	.datab(\core2|Add2~12_combout ),
	.datac(\core2|WideOr1~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector1~0 .lut_mask = 16'h0C0C;
defparam \core2|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y12_N5
cycloneii_lcell_ff \core2|i[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|i[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|i [6]));

// Location: LCCOMB_X27_Y12_N24
cycloneii_lcell_comb \core2|Add2~14 (
// Equation(s):
// \core2|Add2~14_combout  = \core2|Add2~13  $ (\core2|i [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\core2|i [7]),
	.cin(\core2|Add2~13 ),
	.combout(\core2|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Add2~14 .lut_mask = 16'h0FF0;
defparam \core2|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N6
cycloneii_lcell_comb \core2|Selector0~0 (
// Equation(s):
// \core2|Selector0~0_combout  = (!\core2|WideOr1~combout  & \core2|Add2~14_combout )

	.dataa(\core2|WideOr1~combout ),
	.datab(vcc),
	.datac(\core2|Add2~14_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector0~0 .lut_mask = 16'h5050;
defparam \core2|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y12_N7
cycloneii_lcell_ff \core2|i[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|i[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|i [7]));

// Location: LCCOMB_X28_Y12_N16
cycloneii_lcell_comb \core2|LessThan0~0 (
// Equation(s):
// \core2|LessThan0~0_combout  = (\core2|i [1] & (\core2|i [6] & (\core2|i [7] & \core2|i [0])))

	.dataa(\core2|i [1]),
	.datab(\core2|i [6]),
	.datac(\core2|i [7]),
	.datad(\core2|i [0]),
	.cin(gnd),
	.combout(\core2|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|LessThan0~0 .lut_mask = 16'h8000;
defparam \core2|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N4
cycloneii_lcell_comb \core2|LessThan0~2 (
// Equation(s):
// \core2|LessThan0~2_combout  = (\core2|LessThan0~1_combout  & \core2|LessThan0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\core2|LessThan0~1_combout ),
	.datad(\core2|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\core2|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|LessThan0~2 .lut_mask = 16'hF000;
defparam \core2|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N8
cycloneii_lcell_comb \core2|Selector64~1 (
// Equation(s):
// \core2|Selector64~1_combout  = (\core2|Selector64~0_combout ) # ((\core2|Equal3~1_combout  & (\core2|LessThan0~2_combout  & \core2|Equal3~2_combout )))

	.dataa(\core2|Selector64~0_combout ),
	.datab(\core2|Equal3~1_combout ),
	.datac(\core2|LessThan0~2_combout ),
	.datad(\core2|Equal3~2_combout ),
	.cin(gnd),
	.combout(\core2|Selector64~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector64~1 .lut_mask = 16'hEAAA;
defparam \core2|Selector64~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y12_N9
cycloneii_lcell_ff \core2|filled_flag (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector64~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|filled_flag~regout ));

// Location: LCCOMB_X30_Y12_N26
cycloneii_lcell_comb \core2|Selector72~9 (
// Equation(s):
// \core2|Selector72~9_combout  = (!\core2|state [4] & (\core2|Equal3~1_combout  & (\core2|filled_flag~regout  & \core2|Equal4~0_combout )))

	.dataa(\core2|state [4]),
	.datab(\core2|Equal3~1_combout ),
	.datac(\core2|filled_flag~regout ),
	.datad(\core2|Equal4~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector72~9_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector72~9 .lut_mask = 16'h4000;
defparam \core2|Selector72~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N4
cycloneii_lcell_comb \core2|Selector72~13 (
// Equation(s):
// \core2|Selector72~13_combout  = (\core2|Selector72~12_combout ) # (((!\core2|Selector72~15_combout ) # (!\core2|Selector70~1_combout )) # (!\core2|Selector71~1_combout ))

	.dataa(\core2|Selector72~12_combout ),
	.datab(\core2|Selector71~1_combout ),
	.datac(\core2|Selector70~1_combout ),
	.datad(\core2|Selector72~15_combout ),
	.cin(gnd),
	.combout(\core2|Selector72~13_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector72~13 .lut_mask = 16'hBFFF;
defparam \core2|Selector72~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N30
cycloneii_lcell_comb \core2|Selector73~25 (
// Equation(s):
// \core2|Selector73~25_combout  = (\core2|Selector74~0_combout  & (!\core2|Equal5~2_combout  & ((\core2|LessThan0~2_combout ) # (!\core2|Equal16~1_combout ))))

	.dataa(\core2|Equal16~1_combout ),
	.datab(\core2|Selector74~0_combout ),
	.datac(\core2|Equal5~2_combout ),
	.datad(\core2|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\core2|Selector73~25_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector73~25 .lut_mask = 16'h0C04;
defparam \core2|Selector73~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N0
cycloneii_lcell_comb \core2|Selector73~26 (
// Equation(s):
// \core2|Selector73~26_combout  = (!\core2|Equal21~0_combout  & (\core2|Selector71~0_combout  & (\core2|Selector73~25_combout  & !\core2|Equal29~0_combout )))

	.dataa(\core2|Equal21~0_combout ),
	.datab(\core2|Selector71~0_combout ),
	.datac(\core2|Selector73~25_combout ),
	.datad(\core2|Equal29~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector73~26_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector73~26 .lut_mask = 16'h0040;
defparam \core2|Selector73~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N28
cycloneii_lcell_comb \core2|Selector72~14 (
// Equation(s):
// \core2|Selector72~14_combout  = (\core2|Equal12~1_combout ) # ((\core2|Selector72~9_combout ) # ((\core2|Selector72~13_combout ) # (!\core2|Selector73~26_combout )))

	.dataa(\core2|Equal12~1_combout ),
	.datab(\core2|Selector72~9_combout ),
	.datac(\core2|Selector72~13_combout ),
	.datad(\core2|Selector73~26_combout ),
	.cin(gnd),
	.combout(\core2|Selector72~14_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector72~14 .lut_mask = 16'hFEFF;
defparam \core2|Selector72~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y12_N29
cycloneii_lcell_ff \core2|state[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector72~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|state [2]));

// Location: LCCOMB_X28_Y13_N16
cycloneii_lcell_comb \core2|Equal3~1 (
// Equation(s):
// \core2|Equal3~1_combout  = (!\core2|state [5] & (!\core2|state [3] & !\core2|state [2]))

	.dataa(\core2|state [5]),
	.datab(\core2|state [3]),
	.datac(vcc),
	.datad(\core2|state [2]),
	.cin(gnd),
	.combout(\core2|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Equal3~1 .lut_mask = 16'h0011;
defparam \core2|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N16
cycloneii_lcell_comb \core2|Selector73~21 (
// Equation(s):
// \core2|Selector73~21_combout  = ((\core2|Equal3~1_combout  & (\core2|LessThan0~2_combout  & \core2|Equal3~2_combout ))) # (!\core2|Selector73~20_combout )

	.dataa(\core2|Selector73~20_combout ),
	.datab(\core2|Equal3~1_combout ),
	.datac(\core2|LessThan0~2_combout ),
	.datad(\core2|Equal3~2_combout ),
	.cin(gnd),
	.combout(\core2|Selector73~21_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector73~21 .lut_mask = 16'hD555;
defparam \core2|Selector73~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N30
cycloneii_lcell_comb \core2|Selector73~7 (
// Equation(s):
// \core2|Selector73~7_combout  = (!\core2|state [2] & ((\core2|swapped_flag~regout ) # ((\core2|state [3]) # (!\core2|state [4]))))

	.dataa(\core2|swapped_flag~regout ),
	.datab(\core2|state [3]),
	.datac(\core2|state [4]),
	.datad(\core2|state [2]),
	.cin(gnd),
	.combout(\core2|Selector73~7_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector73~7 .lut_mask = 16'h00EF;
defparam \core2|Selector73~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N28
cycloneii_lcell_comb \core2|Selector73~28 (
// Equation(s):
// \core2|Selector73~28_combout  = (\core2|state [0] & (!\core2|state [1] & (!\core2|state [5] & \core2|Selector73~7_combout )))

	.dataa(\core2|state [0]),
	.datab(\core2|state [1]),
	.datac(\core2|state [5]),
	.datad(\core2|Selector73~7_combout ),
	.cin(gnd),
	.combout(\core2|Selector73~28_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector73~28 .lut_mask = 16'h0200;
defparam \core2|Selector73~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N8
cycloneii_lcell_comb \core2|Selector73~27 (
// Equation(s):
// \core2|Selector73~27_combout  = (\core2|Selector73~24_combout ) # ((\core2|Selector73~21_combout ) # ((\core2|Selector73~28_combout ) # (!\core2|Selector73~26_combout )))

	.dataa(\core2|Selector73~24_combout ),
	.datab(\core2|Selector73~21_combout ),
	.datac(\core2|Selector73~26_combout ),
	.datad(\core2|Selector73~28_combout ),
	.cin(gnd),
	.combout(\core2|Selector73~27_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector73~27 .lut_mask = 16'hFFEF;
defparam \core2|Selector73~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y12_N9
cycloneii_lcell_ff \core2|state[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector73~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|state [1]));

// Location: LCCOMB_X29_Y10_N0
cycloneii_lcell_comb \core2|WideOr21~0 (
// Equation(s):
// \core2|WideOr21~0_combout  = \core2|state [3] $ (((\core2|state [0] & (\core2|state [1] & \core2|state [2]))))

	.dataa(\core2|state [0]),
	.datab(\core2|state [1]),
	.datac(\core2|state [3]),
	.datad(\core2|state [2]),
	.cin(gnd),
	.combout(\core2|WideOr21~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|WideOr21~0 .lut_mask = 16'h78F0;
defparam \core2|WideOr21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y10_N1
cycloneii_lcell_ff \core2|state[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|WideOr21~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core2|state [5]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|state [3]));

// Location: LCCOMB_X29_Y10_N16
cycloneii_lcell_comb \core2|Equal33~0 (
// Equation(s):
// \core2|Equal33~0_combout  = (!\core2|state [3] & !\core2|state [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\core2|state [3]),
	.datad(\core2|state [2]),
	.cin(gnd),
	.combout(\core2|Equal33~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Equal33~0 .lut_mask = 16'h000F;
defparam \core2|Equal33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N16
cycloneii_lcell_comb \core2|Equal35~0 (
// Equation(s):
// \core2|Equal35~0_combout  = (\core2|state [5] & (\core2|Equal33~0_combout  & (!\core2|state [4] & \core2|Equal4~0_combout )))

	.dataa(\core2|state [5]),
	.datab(\core2|Equal33~0_combout ),
	.datac(\core2|state [4]),
	.datad(\core2|Equal4~0_combout ),
	.cin(gnd),
	.combout(\core2|Equal35~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Equal35~0 .lut_mask = 16'h0800;
defparam \core2|Equal35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N24
cycloneii_lcell_comb \core2|WideOr3~2 (
// Equation(s):
// \core2|WideOr3~2_combout  = (\core2|state [5] & ((\core2|state [4]) # ((!\core2|state [0]) # (!\core2|state [1])))) # (!\core2|state [5] & ((\core2|state [0]) # (\core2|state [4] $ (\core2|state [1]))))

	.dataa(\core2|state [4]),
	.datab(\core2|state [5]),
	.datac(\core2|state [1]),
	.datad(\core2|state [0]),
	.cin(gnd),
	.combout(\core2|WideOr3~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|WideOr3~2 .lut_mask = 16'hBFDE;
defparam \core2|WideOr3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N24
cycloneii_lcell_comb \core2|WideOr3~3 (
// Equation(s):
// \core2|WideOr3~3_combout  = (\core2|state [3]) # ((\core2|state [2]) # (\core2|WideOr3~2_combout ))

	.dataa(\core2|state [3]),
	.datab(vcc),
	.datac(\core2|state [2]),
	.datad(\core2|WideOr3~2_combout ),
	.cin(gnd),
	.combout(\core2|WideOr3~3_combout ),
	.cout());
// synopsys translate_off
defparam \core2|WideOr3~3 .lut_mask = 16'hFFFA;
defparam \core2|WideOr3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N8
cycloneii_lcell_comb \core2|Add5~0 (
// Equation(s):
// \core2|Add5~0_combout  = (\core2|k [0] & (\core2|LessThan5~2_combout  $ (VCC))) # (!\core2|k [0] & (\core2|LessThan5~2_combout  & VCC))
// \core2|Add5~1  = CARRY((\core2|k [0] & \core2|LessThan5~2_combout ))

	.dataa(\core2|k [0]),
	.datab(\core2|LessThan5~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|Add5~0_combout ),
	.cout(\core2|Add5~1 ));
// synopsys translate_off
defparam \core2|Add5~0 .lut_mask = 16'h6688;
defparam \core2|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N10
cycloneii_lcell_comb \core2|Add5~2 (
// Equation(s):
// \core2|Add5~2_combout  = (\core2|k [1] & (!\core2|Add5~1 )) # (!\core2|k [1] & ((\core2|Add5~1 ) # (GND)))
// \core2|Add5~3  = CARRY((!\core2|Add5~1 ) # (!\core2|k [1]))

	.dataa(vcc),
	.datab(\core2|k [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add5~1 ),
	.combout(\core2|Add5~2_combout ),
	.cout(\core2|Add5~3 ));
// synopsys translate_off
defparam \core2|Add5~2 .lut_mask = 16'h3C3F;
defparam \core2|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N2
cycloneii_lcell_comb \core2|Selector22~0 (
// Equation(s):
// \core2|Selector22~0_combout  = (\core2|Equal35~0_combout  & ((\core2|Add5~2_combout ) # ((\core2|WideOr3~3_combout  & \core2|k [1])))) # (!\core2|Equal35~0_combout  & (\core2|WideOr3~3_combout  & (\core2|k [1])))

	.dataa(\core2|Equal35~0_combout ),
	.datab(\core2|WideOr3~3_combout ),
	.datac(\core2|k [1]),
	.datad(\core2|Add5~2_combout ),
	.cin(gnd),
	.combout(\core2|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector22~0 .lut_mask = 16'hEAC0;
defparam \core2|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y13_N3
cycloneii_lcell_ff \core2|k[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector22~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|k [1]));

// Location: LCCOMB_X29_Y13_N12
cycloneii_lcell_comb \core2|Add5~4 (
// Equation(s):
// \core2|Add5~4_combout  = (\core2|k [2] & (\core2|Add5~3  $ (GND))) # (!\core2|k [2] & (!\core2|Add5~3  & VCC))
// \core2|Add5~5  = CARRY((\core2|k [2] & !\core2|Add5~3 ))

	.dataa(vcc),
	.datab(\core2|k [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add5~3 ),
	.combout(\core2|Add5~4_combout ),
	.cout(\core2|Add5~5 ));
// synopsys translate_off
defparam \core2|Add5~4 .lut_mask = 16'hC30C;
defparam \core2|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N14
cycloneii_lcell_comb \core2|Selector21~0 (
// Equation(s):
// \core2|Selector21~0_combout  = (\core2|WideOr3~3_combout  & ((\core2|k [2]) # ((\core2|Equal35~0_combout  & \core2|Add5~4_combout )))) # (!\core2|WideOr3~3_combout  & (\core2|Equal35~0_combout  & ((\core2|Add5~4_combout ))))

	.dataa(\core2|WideOr3~3_combout ),
	.datab(\core2|Equal35~0_combout ),
	.datac(\core2|k [2]),
	.datad(\core2|Add5~4_combout ),
	.cin(gnd),
	.combout(\core2|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector21~0 .lut_mask = 16'hECA0;
defparam \core2|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y13_N15
cycloneii_lcell_ff \core2|k[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector21~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|k [2]));

// Location: LCCOMB_X29_Y13_N14
cycloneii_lcell_comb \core2|Add5~6 (
// Equation(s):
// \core2|Add5~6_combout  = (\core2|k [3] & (!\core2|Add5~5 )) # (!\core2|k [3] & ((\core2|Add5~5 ) # (GND)))
// \core2|Add5~7  = CARRY((!\core2|Add5~5 ) # (!\core2|k [3]))

	.dataa(vcc),
	.datab(\core2|k [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add5~5 ),
	.combout(\core2|Add5~6_combout ),
	.cout(\core2|Add5~7 ));
// synopsys translate_off
defparam \core2|Add5~6 .lut_mask = 16'h3C3F;
defparam \core2|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N28
cycloneii_lcell_comb \core2|Selector20~0 (
// Equation(s):
// \core2|Selector20~0_combout  = (\core2|Equal35~0_combout  & ((\core2|Add5~6_combout ) # ((\core2|k [3] & \core2|WideOr3~3_combout )))) # (!\core2|Equal35~0_combout  & (((\core2|k [3] & \core2|WideOr3~3_combout ))))

	.dataa(\core2|Equal35~0_combout ),
	.datab(\core2|Add5~6_combout ),
	.datac(\core2|k [3]),
	.datad(\core2|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\core2|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector20~0 .lut_mask = 16'hF888;
defparam \core2|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y13_N29
cycloneii_lcell_ff \core2|k[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector20~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|k [3]));

// Location: LCCOMB_X29_Y13_N16
cycloneii_lcell_comb \core2|Add5~8 (
// Equation(s):
// \core2|Add5~8_combout  = (\core2|k [4] & (\core2|Add5~7  $ (GND))) # (!\core2|k [4] & (!\core2|Add5~7  & VCC))
// \core2|Add5~9  = CARRY((\core2|k [4] & !\core2|Add5~7 ))

	.dataa(vcc),
	.datab(\core2|k [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add5~7 ),
	.combout(\core2|Add5~8_combout ),
	.cout(\core2|Add5~9 ));
// synopsys translate_off
defparam \core2|Add5~8 .lut_mask = 16'hC30C;
defparam \core2|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N18
cycloneii_lcell_comb \core2|Selector19~0 (
// Equation(s):
// \core2|Selector19~0_combout  = (\core2|WideOr3~3_combout  & ((\core2|k [4]) # ((\core2|Add5~8_combout  & \core2|Equal35~0_combout )))) # (!\core2|WideOr3~3_combout  & (\core2|Add5~8_combout  & ((\core2|Equal35~0_combout ))))

	.dataa(\core2|WideOr3~3_combout ),
	.datab(\core2|Add5~8_combout ),
	.datac(\core2|k [4]),
	.datad(\core2|Equal35~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector19~0 .lut_mask = 16'hECA0;
defparam \core2|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y13_N19
cycloneii_lcell_ff \core2|k[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector19~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|k [4]));

// Location: LCCOMB_X29_Y13_N18
cycloneii_lcell_comb \core2|Add5~10 (
// Equation(s):
// \core2|Add5~10_combout  = (\core2|k [5] & (!\core2|Add5~9 )) # (!\core2|k [5] & ((\core2|Add5~9 ) # (GND)))
// \core2|Add5~11  = CARRY((!\core2|Add5~9 ) # (!\core2|k [5]))

	.dataa(vcc),
	.datab(\core2|k [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add5~9 ),
	.combout(\core2|Add5~10_combout ),
	.cout(\core2|Add5~11 ));
// synopsys translate_off
defparam \core2|Add5~10 .lut_mask = 16'h3C3F;
defparam \core2|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N0
cycloneii_lcell_comb \core2|Selector18~0 (
// Equation(s):
// \core2|Selector18~0_combout  = (\core2|Equal35~0_combout  & ((\core2|Add5~10_combout ) # ((\core2|k [5] & \core2|WideOr3~3_combout )))) # (!\core2|Equal35~0_combout  & (((\core2|k [5] & \core2|WideOr3~3_combout ))))

	.dataa(\core2|Equal35~0_combout ),
	.datab(\core2|Add5~10_combout ),
	.datac(\core2|k [5]),
	.datad(\core2|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\core2|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector18~0 .lut_mask = 16'hF888;
defparam \core2|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y13_N1
cycloneii_lcell_ff \core2|k[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector18~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|k [5]));

// Location: LCCOMB_X29_Y13_N20
cycloneii_lcell_comb \core2|Add5~12 (
// Equation(s):
// \core2|Add5~12_combout  = (\core2|k [6] & (\core2|Add5~11  $ (GND))) # (!\core2|k [6] & (!\core2|Add5~11  & VCC))
// \core2|Add5~13  = CARRY((\core2|k [6] & !\core2|Add5~11 ))

	.dataa(vcc),
	.datab(\core2|k [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add5~11 ),
	.combout(\core2|Add5~12_combout ),
	.cout(\core2|Add5~13 ));
// synopsys translate_off
defparam \core2|Add5~12 .lut_mask = 16'hC30C;
defparam \core2|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N30
cycloneii_lcell_comb \core2|Selector17~0 (
// Equation(s):
// \core2|Selector17~0_combout  = (\core2|Equal35~0_combout  & ((\core2|Add5~12_combout ) # ((\core2|k [6] & \core2|WideOr3~3_combout )))) # (!\core2|Equal35~0_combout  & (((\core2|k [6] & \core2|WideOr3~3_combout ))))

	.dataa(\core2|Equal35~0_combout ),
	.datab(\core2|Add5~12_combout ),
	.datac(\core2|k [6]),
	.datad(\core2|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\core2|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector17~0 .lut_mask = 16'hF888;
defparam \core2|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y13_N31
cycloneii_lcell_ff \core2|k[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector17~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|k [6]));

// Location: LCCOMB_X29_Y13_N22
cycloneii_lcell_comb \core2|Add5~14 (
// Equation(s):
// \core2|Add5~14_combout  = \core2|k [7] $ (\core2|Add5~13 )

	.dataa(\core2|k [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add5~13 ),
	.combout(\core2|Add5~14_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Add5~14 .lut_mask = 16'h5A5A;
defparam \core2|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N24
cycloneii_lcell_comb \core2|Selector16~0 (
// Equation(s):
// \core2|Selector16~0_combout  = (\core2|Equal35~0_combout  & ((\core2|Add5~14_combout ) # ((\core2|k [7] & \core2|WideOr3~3_combout )))) # (!\core2|Equal35~0_combout  & (((\core2|k [7] & \core2|WideOr3~3_combout ))))

	.dataa(\core2|Equal35~0_combout ),
	.datab(\core2|Add5~14_combout ),
	.datac(\core2|k [7]),
	.datad(\core2|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\core2|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector16~0 .lut_mask = 16'hF888;
defparam \core2|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y13_N25
cycloneii_lcell_ff \core2|k[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector16~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|k [7]));

// Location: LCCOMB_X29_Y13_N6
cycloneii_lcell_comb \core2|LessThan5~0 (
// Equation(s):
// \core2|LessThan5~0_combout  = (!\core2|k [6] & (!\core2|k [7] & !\core2|k [5]))

	.dataa(vcc),
	.datab(\core2|k [6]),
	.datac(\core2|k [7]),
	.datad(\core2|k [5]),
	.cin(gnd),
	.combout(\core2|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|LessThan5~0 .lut_mask = 16'h0003;
defparam \core2|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N0
cycloneii_lcell_comb \core2|LessThan5~2 (
// Equation(s):
// \core2|LessThan5~2_combout  = (\core2|LessThan5~0_combout  & ((\core2|LessThan5~1_combout ) # (!\core2|k [4])))

	.dataa(\core2|LessThan5~1_combout ),
	.datab(vcc),
	.datac(\core2|LessThan5~0_combout ),
	.datad(\core2|k [4]),
	.cin(gnd),
	.combout(\core2|LessThan5~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|LessThan5~2 .lut_mask = 16'hA0F0;
defparam \core2|LessThan5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N4
cycloneii_lcell_comb \core2|Selector23~0 (
// Equation(s):
// \core2|Selector23~0_combout  = (\core2|Equal35~0_combout  & ((\core2|Add5~0_combout ) # ((\core2|k [0] & \core2|WideOr3~3_combout )))) # (!\core2|Equal35~0_combout  & (((\core2|k [0] & \core2|WideOr3~3_combout ))))

	.dataa(\core2|Equal35~0_combout ),
	.datab(\core2|Add5~0_combout ),
	.datac(\core2|k [0]),
	.datad(\core2|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\core2|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector23~0 .lut_mask = 16'hF888;
defparam \core2|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y13_N5
cycloneii_lcell_ff \core2|k[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector23~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|k [0]));

// Location: LCCOMB_X30_Y13_N2
cycloneii_lcell_comb \core2|Selector47~0 (
// Equation(s):
// \core2|Selector47~0_combout  = (\core2|WideOr6~0_combout  & ((\core2|address_d [0]) # ((\core2|k [0] & \core2|Equal19~0_combout )))) # (!\core2|WideOr6~0_combout  & (\core2|k [0] & ((\core2|Equal19~0_combout ))))

	.dataa(\core2|WideOr6~0_combout ),
	.datab(\core2|k [0]),
	.datac(\core2|address_d [0]),
	.datad(\core2|Equal19~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector47~0 .lut_mask = 16'hECA0;
defparam \core2|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y13_N3
cycloneii_lcell_ff \core2|address_d[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector47~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|address_d [0]));

// Location: LCCOMB_X30_Y13_N30
cycloneii_lcell_comb \core2|WideOr6~0 (
// Equation(s):
// \core2|WideOr6~0_combout  = ((\core2|state [0] & ((!\core2|state [1]) # (!\core2|state [4]))) # (!\core2|state [0] & ((\core2|state [4]) # (\core2|state [1])))) # (!\core2|Equal3~1_combout )

	.dataa(\core2|state [0]),
	.datab(\core2|state [4]),
	.datac(\core2|Equal3~1_combout ),
	.datad(\core2|state [1]),
	.cin(gnd),
	.combout(\core2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|WideOr6~0 .lut_mask = 16'h7FEF;
defparam \core2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N16
cycloneii_lcell_comb \core2|Selector46~0 (
// Equation(s):
// \core2|Selector46~0_combout  = (\core2|k [1] & ((\core2|Equal19~0_combout ) # ((\core2|address_d [1] & \core2|WideOr6~0_combout )))) # (!\core2|k [1] & (((\core2|address_d [1] & \core2|WideOr6~0_combout ))))

	.dataa(\core2|k [1]),
	.datab(\core2|Equal19~0_combout ),
	.datac(\core2|address_d [1]),
	.datad(\core2|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector46~0 .lut_mask = 16'hF888;
defparam \core2|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y13_N17
cycloneii_lcell_ff \core2|address_d[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector46~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|address_d [1]));

// Location: LCCOMB_X30_Y13_N26
cycloneii_lcell_comb \core2|Selector45~0 (
// Equation(s):
// \core2|Selector45~0_combout  = (\core2|k [2] & ((\core2|Equal19~0_combout ) # ((\core2|address_d [2] & \core2|WideOr6~0_combout )))) # (!\core2|k [2] & (((\core2|address_d [2] & \core2|WideOr6~0_combout ))))

	.dataa(\core2|k [2]),
	.datab(\core2|Equal19~0_combout ),
	.datac(\core2|address_d [2]),
	.datad(\core2|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector45~0 .lut_mask = 16'hF888;
defparam \core2|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y13_N27
cycloneii_lcell_ff \core2|address_d[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector45~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|address_d [2]));

// Location: LCCOMB_X29_Y13_N26
cycloneii_lcell_comb \core2|Selector44~0 (
// Equation(s):
// \core2|Selector44~0_combout  = (\core2|Equal19~0_combout  & ((\core2|k [3]) # ((\core2|address_d [3] & \core2|WideOr6~0_combout )))) # (!\core2|Equal19~0_combout  & (((\core2|address_d [3] & \core2|WideOr6~0_combout ))))

	.dataa(\core2|Equal19~0_combout ),
	.datab(\core2|k [3]),
	.datac(\core2|address_d [3]),
	.datad(\core2|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\core2|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector44~0 .lut_mask = 16'hF888;
defparam \core2|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y13_N27
cycloneii_lcell_ff \core2|address_d[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector44~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|address_d [3]));

// Location: LCCOMB_X30_Y13_N8
cycloneii_lcell_comb \core2|Selector43~0 (
// Equation(s):
// \core2|Selector43~0_combout  = (\core2|WideOr6~0_combout  & ((\core2|address_d [4]) # ((\core2|Equal19~0_combout  & \core2|k [4])))) # (!\core2|WideOr6~0_combout  & (\core2|Equal19~0_combout  & ((\core2|k [4]))))

	.dataa(\core2|WideOr6~0_combout ),
	.datab(\core2|Equal19~0_combout ),
	.datac(\core2|address_d [4]),
	.datad(\core2|k [4]),
	.cin(gnd),
	.combout(\core2|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector43~0 .lut_mask = 16'hECA0;
defparam \core2|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y13_N9
cycloneii_lcell_ff \core2|address_d[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector43~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|address_d [4]));

// Location: LCCOMB_X25_Y12_N28
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]~regout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hAAB8;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1 (
	.dataa(vcc),
	.datab(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]~regout ),
	.datad(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1 .lut_mask = 16'hFCFF;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y12_N29
cycloneii_lcell_ff \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]));

// Location: LCCOMB_X25_Y12_N16
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datab(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]~regout ),
	.datad(\core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [6]),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hFE02;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y12_N17
cycloneii_lcell_ff \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]));

// Location: LCCOMB_X25_Y12_N26
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datab(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]~regout ),
	.datad(\core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [5]),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hFE02;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y12_N27
cycloneii_lcell_ff \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]));

// Location: LCCOMB_X25_Y12_N6
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]~regout ),
	.datad(\core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [4]),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hFE04;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y12_N7
cycloneii_lcell_ff \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]));

// Location: LCCOMB_X25_Y12_N0
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datab(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]~regout ),
	.datad(\core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [3]),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hFE02;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y12_N1
cycloneii_lcell_ff \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]));

// Location: LCCOMB_X25_Y12_N18
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]~regout ),
	.datad(\core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [2]),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hFE04;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y12_N19
cycloneii_lcell_ff \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]));

// Location: LCCOMB_X25_Y12_N2
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [1]),
	.datab(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]~regout ),
	.datad(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hABA8;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y12_N3
cycloneii_lcell_ff \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]));

// Location: LCCOMB_X25_Y12_N8
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\core2|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [0]),
	.datab(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]~regout ),
	.datad(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hABA8;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y12_N9
cycloneii_lcell_ff \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]));

// Location: LCCOMB_X20_Y16_N30
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0_regout ),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hCCF0;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y16_N31
cycloneii_lcell_ff \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ));

// Location: LCCOMB_X19_Y16_N24
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][1]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][2]~regout ),
	.datac(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datad(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .lut_mask = 16'hF1E0;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cycloneii_lcell_comb \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 (
	.dataa(vcc),
	.datab(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datac(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]~regout ),
	.cin(gnd),
	.combout(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .lut_mask = 16'hCCF0;
defparam \core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N10
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h55AA;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N12
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 (
	.dataa(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.cout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ));
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .lut_mask = 16'h5A5F;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N14
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 (
	.dataa(vcc),
	.datab(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.cout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ));
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .lut_mask = 16'hC30C;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N16
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hF000;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N6
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12 .lut_mask = 16'hCECC;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y20_N13
cycloneii_lcell_ff \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]));

// Location: LCCOMB_X18_Y20_N30
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11 (
	.dataa(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11 .lut_mask = 16'hFFBF;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N16
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 (
	.dataa(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.cout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ));
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .lut_mask = 16'h5A5F;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y20_N17
cycloneii_lcell_ff \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]));

// Location: LCCOMB_X17_Y20_N14
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11_combout ),
	.datac(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 .lut_mask = 16'hAB03;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y20_N15
cycloneii_lcell_ff \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]));

// Location: LCCOMB_X18_Y20_N18
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .lut_mask = 16'hF00F;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y20_N19
cycloneii_lcell_ff \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]));

// Location: LCCOMB_X18_Y20_N22
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h5C00;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N26
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h0101;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y20_N11
cycloneii_lcell_ff \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]));

// Location: LCCOMB_X18_Y20_N4
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datad(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h0090;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N28
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datab(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h00EC;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N30
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~4 .lut_mask = 16'hFECC;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y20_N29
cycloneii_lcell_ff \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]));

// Location: LCCOMB_X18_Y20_N0
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datac(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'hAE04;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N26
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(vcc),
	.datab(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'h0CCC;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y20_N27
cycloneii_lcell_ff \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]));

// Location: LCCOMB_X23_Y21_N22
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[7]~reg0_regout ),
	.datac(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hFC30;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N23
cycloneii_lcell_ff \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ));

// Location: LCCOMB_X25_Y21_N22
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][1]~regout ),
	.datad(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'h8000;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~53 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][2]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~53_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~53 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y21_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~53_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][2]~regout ));

// Location: LCCOMB_X20_Y21_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~53 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][2]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~53_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~53 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y21_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~53_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][2]~regout ));

// Location: LCCOMB_X23_Y21_N2
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[7]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][2]~regout ),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h2000;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N8
cycloneii_lcell_comb \core3|Equal3~5 (
// Equation(s):
// \core3|Equal3~5_combout  = (!\core3|state [3] & (!\core3|state [5] & !\core3|state [2]))

	.dataa(\core3|state [3]),
	.datab(vcc),
	.datac(\core3|state [5]),
	.datad(\core3|state [2]),
	.cin(gnd),
	.combout(\core3|Equal3~5_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Equal3~5 .lut_mask = 16'h0005;
defparam \core3|Equal3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N6
cycloneii_lcell_comb \core3|Equal5~0 (
// Equation(s):
// \core3|Equal5~0_combout  = (!\core3|state [1] & !\core3|state [4])

	.dataa(\core3|state [1]),
	.datab(vcc),
	.datac(\core3|state [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Equal5~0 .lut_mask = 16'h0505;
defparam \core3|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneii_lcell_comb \core3|Equal33~1 (
// Equation(s):
// \core3|Equal33~1_combout  = (\core3|state [0] & (\core3|state [5] & (\core3|Equal33~0_combout  & \core3|Equal5~0_combout )))

	.dataa(\core3|state [0]),
	.datab(\core3|state [5]),
	.datac(\core3|Equal33~0_combout ),
	.datad(\core3|Equal5~0_combout ),
	.cin(gnd),
	.combout(\core3|Equal33~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Equal33~1 .lut_mask = 16'h8000;
defparam \core3|Equal33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneii_lcell_comb \core3|Selector73~28 (
// Equation(s):
// \core3|Selector73~28_combout  = (\core3|Equal33~1_combout ) # ((\core3|Selector73~23_combout  & (!\core3|state [5] & \core3|state [3])))

	.dataa(\core3|Selector73~23_combout ),
	.datab(\core3|state [5]),
	.datac(\core3|state [3]),
	.datad(\core3|Equal33~1_combout ),
	.cin(gnd),
	.combout(\core3|Selector73~28_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector73~28 .lut_mask = 16'hFF20;
defparam \core3|Selector73~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N18
cycloneii_lcell_comb \core3|Equal16~0 (
// Equation(s):
// \core3|Equal16~0_combout  = (!\core3|state [3] & (!\core3|state [5] & (!\core3|state [2] & !\core3|state [0])))

	.dataa(\core3|state [3]),
	.datab(\core3|state [5]),
	.datac(\core3|state [2]),
	.datad(\core3|state [0]),
	.cin(gnd),
	.combout(\core3|Equal16~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Equal16~0 .lut_mask = 16'h0001;
defparam \core3|Equal16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N2
cycloneii_lcell_comb \core3|Selector65~2 (
// Equation(s):
// \core3|Selector65~2_combout  = (\core3|swapped_flag~regout  & ((\core3|state [1]) # ((\core3|state [4]) # (!\core3|Equal16~0_combout ))))

	.dataa(\core3|swapped_flag~regout ),
	.datab(\core3|state [1]),
	.datac(\core3|state [4]),
	.datad(\core3|Equal16~0_combout ),
	.cin(gnd),
	.combout(\core3|Selector65~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector65~2 .lut_mask = 16'hA8AA;
defparam \core3|Selector65~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N12
cycloneii_lcell_comb \core3|Equal16~1 (
// Equation(s):
// \core3|Equal16~1_combout  = (!\core3|state [1] & (\core3|Equal16~0_combout  & \core3|state [4]))

	.dataa(\core3|state [1]),
	.datab(\core3|Equal16~0_combout ),
	.datac(\core3|state [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|Equal16~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Equal16~1 .lut_mask = 16'h4040;
defparam \core3|Equal16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneii_lcell_comb \core3|Equal5~1 (
// Equation(s):
// \core3|Equal5~1_combout  = (\core3|state [2] & !\core3|state [5])

	.dataa(\core3|state [2]),
	.datab(vcc),
	.datac(\core3|state [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Equal5~1 .lut_mask = 16'h0A0A;
defparam \core3|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N26
cycloneii_lcell_comb \core3|Equal5~2 (
// Equation(s):
// \core3|Equal5~2_combout  = (!\core3|state [3] & (\core3|Equal5~1_combout  & (\core3|state [0] & \core3|Equal5~0_combout )))

	.dataa(\core3|state [3]),
	.datab(\core3|Equal5~1_combout ),
	.datac(\core3|state [0]),
	.datad(\core3|Equal5~0_combout ),
	.cin(gnd),
	.combout(\core3|Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Equal5~2 .lut_mask = 16'h4000;
defparam \core3|Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N30
cycloneii_lcell_comb \core3|WideOr1 (
// Equation(s):
// \core3|WideOr1~combout  = (\core3|Equal5~2_combout ) # ((\core3|Equal16~0_combout  & (\core3|state [1] $ (!\core3|state [4]))))

	.dataa(\core3|state [1]),
	.datab(\core3|Equal5~2_combout ),
	.datac(\core3|state [4]),
	.datad(\core3|Equal16~0_combout ),
	.cin(gnd),
	.combout(\core3|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \core3|WideOr1 .lut_mask = 16'hEDCC;
defparam \core3|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N22
cycloneii_lcell_comb \core3|Selector4~0 (
// Equation(s):
// \core3|Selector4~0_combout  = (\core3|Add2~6_combout  & !\core3|WideOr1~combout )

	.dataa(\core3|Add2~6_combout ),
	.datab(vcc),
	.datac(\core3|WideOr1~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector4~0 .lut_mask = 16'h0A0A;
defparam \core3|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N22
cycloneii_lcell_comb \core3|i[2]~2 (
// Equation(s):
// \core3|i[2]~2_combout  = (\core3|state [2] & ((\core3|state [4]) # ((\core3|state [1]) # (!\core3|state [0])))) # (!\core3|state [2] & (\core3|state [0] & ((!\core3|state [1]) # (!\core3|state [4]))))

	.dataa(\core3|state [4]),
	.datab(\core3|state [1]),
	.datac(\core3|state [2]),
	.datad(\core3|state [0]),
	.cin(gnd),
	.combout(\core3|i[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|i[2]~2 .lut_mask = 16'hE7F0;
defparam \core3|i[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N18
cycloneii_lcell_comb \core3|Equal3~6 (
// Equation(s):
// \core3|Equal3~6_combout  = (!\core3|state [0] & (\core3|state [1] & (!\core3|state [4] & \core3|Equal3~5_combout )))

	.dataa(\core3|state [0]),
	.datab(\core3|state [1]),
	.datac(\core3|state [4]),
	.datad(\core3|Equal3~5_combout ),
	.cin(gnd),
	.combout(\core3|Equal3~6_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Equal3~6 .lut_mask = 16'h0400;
defparam \core3|Equal3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N26
cycloneii_lcell_comb \core3|i[2]~4 (
// Equation(s):
// \core3|i[2]~4_combout  = (\core3|LessThan0~0_combout  & (\core3|LessThan0~1_combout  & ((\core3|Equal3~6_combout ) # (\core3|Equal16~1_combout ))))

	.dataa(\core3|LessThan0~0_combout ),
	.datab(\core3|Equal3~6_combout ),
	.datac(\core3|Equal16~1_combout ),
	.datad(\core3|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\core3|i[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \core3|i[2]~4 .lut_mask = 16'hA800;
defparam \core3|i[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
cycloneii_lcell_comb \core3|i[2]~3 (
// Equation(s):
// \core3|i[2]~3_combout  = (!\core3|state [3] & (!\core3|i[2]~2_combout  & (!\core3|i[2]~4_combout  & !\core3|state [5])))

	.dataa(\core3|state [3]),
	.datab(\core3|i[2]~2_combout ),
	.datac(\core3|i[2]~4_combout ),
	.datad(\core3|state [5]),
	.cin(gnd),
	.combout(\core3|i[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \core3|i[2]~3 .lut_mask = 16'h0001;
defparam \core3|i[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N23
cycloneii_lcell_ff \core3|i[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector4~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|i[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|i [3]));

// Location: LCCOMB_X31_Y21_N20
cycloneii_lcell_comb \core3|Selector3~0 (
// Equation(s):
// \core3|Selector3~0_combout  = (\core3|Add2~8_combout  & !\core3|WideOr1~combout )

	.dataa(\core3|Add2~8_combout ),
	.datab(vcc),
	.datac(\core3|WideOr1~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector3~0 .lut_mask = 16'h0A0A;
defparam \core3|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N21
cycloneii_lcell_ff \core3|i[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|i[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|i [4]));

// Location: LCCOMB_X31_Y21_N18
cycloneii_lcell_comb \core3|Selector2~0 (
// Equation(s):
// \core3|Selector2~0_combout  = (\core3|Add2~10_combout  & !\core3|WideOr1~combout )

	.dataa(\core3|Add2~10_combout ),
	.datab(vcc),
	.datac(\core3|WideOr1~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector2~0 .lut_mask = 16'h0A0A;
defparam \core3|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N19
cycloneii_lcell_ff \core3|i[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|i[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|i [5]));

// Location: LCCOMB_X30_Y21_N28
cycloneii_lcell_comb \core3|LessThan0~1 (
// Equation(s):
// \core3|LessThan0~1_combout  = (\core3|i [2] & (\core3|i [3] & (\core3|i [4] & \core3|i [5])))

	.dataa(\core3|i [2]),
	.datab(\core3|i [3]),
	.datac(\core3|i [4]),
	.datad(\core3|i [5]),
	.cin(gnd),
	.combout(\core3|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|LessThan0~1 .lut_mask = 16'h8000;
defparam \core3|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N6
cycloneii_lcell_comb \core3|Selector65~3 (
// Equation(s):
// \core3|Selector65~3_combout  = (\core3|Selector65~2_combout ) # ((\core3|LessThan0~0_combout  & (\core3|Equal16~1_combout  & \core3|LessThan0~1_combout )))

	.dataa(\core3|LessThan0~0_combout ),
	.datab(\core3|Selector65~2_combout ),
	.datac(\core3|Equal16~1_combout ),
	.datad(\core3|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\core3|Selector65~3_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector65~3 .lut_mask = 16'hECCC;
defparam \core3|Selector65~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y19_N7
cycloneii_lcell_ff \core3|swapped_flag (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector65~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|swapped_flag~regout ));

// Location: LCCOMB_X31_Y20_N18
cycloneii_lcell_comb \core3|Selector73~9 (
// Equation(s):
// \core3|Selector73~9_combout  = (!\core3|state [2] & (((\core3|state [3]) # (\core3|swapped_flag~regout )) # (!\core3|state [4])))

	.dataa(\core3|state [4]),
	.datab(\core3|state [2]),
	.datac(\core3|state [3]),
	.datad(\core3|swapped_flag~regout ),
	.cin(gnd),
	.combout(\core3|Selector73~9_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector73~9 .lut_mask = 16'h3331;
defparam \core3|Selector73~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N16
cycloneii_lcell_comb \core3|Selector73~29 (
// Equation(s):
// \core3|Selector73~29_combout  = (!\core3|state [5] & (\core3|Selector73~9_combout  & (!\core3|state [1] & \core3|state [0])))

	.dataa(\core3|state [5]),
	.datab(\core3|Selector73~9_combout ),
	.datac(\core3|state [1]),
	.datad(\core3|state [0]),
	.cin(gnd),
	.combout(\core3|Selector73~29_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector73~29 .lut_mask = 16'h0400;
defparam \core3|Selector73~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N28
cycloneii_lcell_comb \core3|Selector73~24 (
// Equation(s):
// \core3|Selector73~24_combout  = (\core3|Selector73~28_combout ) # ((\core3|Selector73~29_combout ) # ((!\core3|filled_flag~regout  & \core3|Equal4~4_combout )))

	.dataa(\core3|filled_flag~regout ),
	.datab(\core3|Selector73~28_combout ),
	.datac(\core3|Selector73~29_combout ),
	.datad(\core3|Equal4~4_combout ),
	.cin(gnd),
	.combout(\core3|Selector73~24_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector73~24 .lut_mask = 16'hFDFC;
defparam \core3|Selector73~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N28
cycloneii_lcell_comb \core3|WideOr3~2 (
// Equation(s):
// \core3|WideOr3~2_combout  = (\core3|state [5] & ((\core3|state [4]) # ((!\core3|state [0]) # (!\core3|state [1])))) # (!\core3|state [5] & ((\core3|state [0]) # (\core3|state [4] $ (\core3|state [1]))))

	.dataa(\core3|state [4]),
	.datab(\core3|state [5]),
	.datac(\core3|state [1]),
	.datad(\core3|state [0]),
	.cin(gnd),
	.combout(\core3|WideOr3~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|WideOr3~2 .lut_mask = 16'hBFDE;
defparam \core3|WideOr3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N30
cycloneii_lcell_comb \core3|WideOr3~3 (
// Equation(s):
// \core3|WideOr3~3_combout  = (\core3|state [3]) # ((\core3|state [2]) # (\core3|WideOr3~2_combout ))

	.dataa(\core3|state [3]),
	.datab(vcc),
	.datac(\core3|state [2]),
	.datad(\core3|WideOr3~2_combout ),
	.cin(gnd),
	.combout(\core3|WideOr3~3_combout ),
	.cout());
// synopsys translate_off
defparam \core3|WideOr3~3 .lut_mask = 16'hFFFA;
defparam \core3|WideOr3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N0
cycloneii_lcell_comb \core3|Add5~0 (
// Equation(s):
// \core3|Add5~0_combout  = (\core3|LessThan5~2_combout  & (\core3|k [0] $ (VCC))) # (!\core3|LessThan5~2_combout  & (\core3|k [0] & VCC))
// \core3|Add5~1  = CARRY((\core3|LessThan5~2_combout  & \core3|k [0]))

	.dataa(\core3|LessThan5~2_combout ),
	.datab(\core3|k [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|Add5~0_combout ),
	.cout(\core3|Add5~1 ));
// synopsys translate_off
defparam \core3|Add5~0 .lut_mask = 16'h6688;
defparam \core3|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N24
cycloneii_lcell_comb \core3|Selector23~0 (
// Equation(s):
// \core3|Selector23~0_combout  = (\core3|WideOr3~3_combout  & ((\core3|k [0]) # ((\core3|Equal35~0_combout  & \core3|Add5~0_combout )))) # (!\core3|WideOr3~3_combout  & (\core3|Equal35~0_combout  & ((\core3|Add5~0_combout ))))

	.dataa(\core3|WideOr3~3_combout ),
	.datab(\core3|Equal35~0_combout ),
	.datac(\core3|k [0]),
	.datad(\core3|Add5~0_combout ),
	.cin(gnd),
	.combout(\core3|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector23~0 .lut_mask = 16'hECA0;
defparam \core3|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N25
cycloneii_lcell_ff \core3|k[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector23~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|k [0]));

// Location: LCCOMB_X30_Y22_N2
cycloneii_lcell_comb \core3|Add5~2 (
// Equation(s):
// \core3|Add5~2_combout  = (\core3|k [1] & (!\core3|Add5~1 )) # (!\core3|k [1] & ((\core3|Add5~1 ) # (GND)))
// \core3|Add5~3  = CARRY((!\core3|Add5~1 ) # (!\core3|k [1]))

	.dataa(vcc),
	.datab(\core3|k [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add5~1 ),
	.combout(\core3|Add5~2_combout ),
	.cout(\core3|Add5~3 ));
// synopsys translate_off
defparam \core3|Add5~2 .lut_mask = 16'h3C3F;
defparam \core3|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N30
cycloneii_lcell_comb \core3|Selector22~0 (
// Equation(s):
// \core3|Selector22~0_combout  = (\core3|WideOr3~3_combout  & ((\core3|k [1]) # ((\core3|Equal35~0_combout  & \core3|Add5~2_combout )))) # (!\core3|WideOr3~3_combout  & (\core3|Equal35~0_combout  & ((\core3|Add5~2_combout ))))

	.dataa(\core3|WideOr3~3_combout ),
	.datab(\core3|Equal35~0_combout ),
	.datac(\core3|k [1]),
	.datad(\core3|Add5~2_combout ),
	.cin(gnd),
	.combout(\core3|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector22~0 .lut_mask = 16'hECA0;
defparam \core3|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N31
cycloneii_lcell_ff \core3|k[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector22~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|k [1]));

// Location: LCCOMB_X30_Y22_N4
cycloneii_lcell_comb \core3|Add5~4 (
// Equation(s):
// \core3|Add5~4_combout  = (\core3|k [2] & (\core3|Add5~3  $ (GND))) # (!\core3|k [2] & (!\core3|Add5~3  & VCC))
// \core3|Add5~5  = CARRY((\core3|k [2] & !\core3|Add5~3 ))

	.dataa(vcc),
	.datab(\core3|k [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add5~3 ),
	.combout(\core3|Add5~4_combout ),
	.cout(\core3|Add5~5 ));
// synopsys translate_off
defparam \core3|Add5~4 .lut_mask = 16'hC30C;
defparam \core3|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N16
cycloneii_lcell_comb \core3|Selector21~0 (
// Equation(s):
// \core3|Selector21~0_combout  = (\core3|Equal35~0_combout  & ((\core3|Add5~4_combout ) # ((\core3|WideOr3~3_combout  & \core3|k [2])))) # (!\core3|Equal35~0_combout  & (\core3|WideOr3~3_combout  & (\core3|k [2])))

	.dataa(\core3|Equal35~0_combout ),
	.datab(\core3|WideOr3~3_combout ),
	.datac(\core3|k [2]),
	.datad(\core3|Add5~4_combout ),
	.cin(gnd),
	.combout(\core3|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector21~0 .lut_mask = 16'hEAC0;
defparam \core3|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y22_N17
cycloneii_lcell_ff \core3|k[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector21~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|k [2]));

// Location: LCCOMB_X30_Y22_N6
cycloneii_lcell_comb \core3|Add5~6 (
// Equation(s):
// \core3|Add5~6_combout  = (\core3|k [3] & (!\core3|Add5~5 )) # (!\core3|k [3] & ((\core3|Add5~5 ) # (GND)))
// \core3|Add5~7  = CARRY((!\core3|Add5~5 ) # (!\core3|k [3]))

	.dataa(vcc),
	.datab(\core3|k [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add5~5 ),
	.combout(\core3|Add5~6_combout ),
	.cout(\core3|Add5~7 ));
// synopsys translate_off
defparam \core3|Add5~6 .lut_mask = 16'h3C3F;
defparam \core3|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N6
cycloneii_lcell_comb \core3|Selector20~0 (
// Equation(s):
// \core3|Selector20~0_combout  = (\core3|Equal35~0_combout  & ((\core3|Add5~6_combout ) # ((\core3|WideOr3~3_combout  & \core3|k [3])))) # (!\core3|Equal35~0_combout  & (\core3|WideOr3~3_combout  & (\core3|k [3])))

	.dataa(\core3|Equal35~0_combout ),
	.datab(\core3|WideOr3~3_combout ),
	.datac(\core3|k [3]),
	.datad(\core3|Add5~6_combout ),
	.cin(gnd),
	.combout(\core3|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector20~0 .lut_mask = 16'hEAC0;
defparam \core3|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y22_N7
cycloneii_lcell_ff \core3|k[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector20~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|k [3]));

// Location: LCCOMB_X30_Y22_N8
cycloneii_lcell_comb \core3|Add5~8 (
// Equation(s):
// \core3|Add5~8_combout  = (\core3|k [4] & (\core3|Add5~7  $ (GND))) # (!\core3|k [4] & (!\core3|Add5~7  & VCC))
// \core3|Add5~9  = CARRY((\core3|k [4] & !\core3|Add5~7 ))

	.dataa(\core3|k [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add5~7 ),
	.combout(\core3|Add5~8_combout ),
	.cout(\core3|Add5~9 ));
// synopsys translate_off
defparam \core3|Add5~8 .lut_mask = 16'hA50A;
defparam \core3|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N10
cycloneii_lcell_comb \core3|Add5~10 (
// Equation(s):
// \core3|Add5~10_combout  = (\core3|k [5] & (!\core3|Add5~9 )) # (!\core3|k [5] & ((\core3|Add5~9 ) # (GND)))
// \core3|Add5~11  = CARRY((!\core3|Add5~9 ) # (!\core3|k [5]))

	.dataa(vcc),
	.datab(\core3|k [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add5~9 ),
	.combout(\core3|Add5~10_combout ),
	.cout(\core3|Add5~11 ));
// synopsys translate_off
defparam \core3|Add5~10 .lut_mask = 16'h3C3F;
defparam \core3|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
cycloneii_lcell_comb \core3|Selector18~0 (
// Equation(s):
// \core3|Selector18~0_combout  = (\core3|WideOr3~3_combout  & ((\core3|k [5]) # ((\core3|Equal35~0_combout  & \core3|Add5~10_combout )))) # (!\core3|WideOr3~3_combout  & (\core3|Equal35~0_combout  & ((\core3|Add5~10_combout ))))

	.dataa(\core3|WideOr3~3_combout ),
	.datab(\core3|Equal35~0_combout ),
	.datac(\core3|k [5]),
	.datad(\core3|Add5~10_combout ),
	.cin(gnd),
	.combout(\core3|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector18~0 .lut_mask = 16'hECA0;
defparam \core3|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N29
cycloneii_lcell_ff \core3|k[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector18~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|k [5]));

// Location: LCCOMB_X30_Y22_N12
cycloneii_lcell_comb \core3|Add5~12 (
// Equation(s):
// \core3|Add5~12_combout  = (\core3|k [6] & (\core3|Add5~11  $ (GND))) # (!\core3|k [6] & (!\core3|Add5~11  & VCC))
// \core3|Add5~13  = CARRY((\core3|k [6] & !\core3|Add5~11 ))

	.dataa(vcc),
	.datab(\core3|k [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add5~11 ),
	.combout(\core3|Add5~12_combout ),
	.cout(\core3|Add5~13 ));
// synopsys translate_off
defparam \core3|Add5~12 .lut_mask = 16'hC30C;
defparam \core3|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cycloneii_lcell_comb \core3|Selector17~0 (
// Equation(s):
// \core3|Selector17~0_combout  = (\core3|WideOr3~3_combout  & ((\core3|k [6]) # ((\core3|Equal35~0_combout  & \core3|Add5~12_combout )))) # (!\core3|WideOr3~3_combout  & (\core3|Equal35~0_combout  & ((\core3|Add5~12_combout ))))

	.dataa(\core3|WideOr3~3_combout ),
	.datab(\core3|Equal35~0_combout ),
	.datac(\core3|k [6]),
	.datad(\core3|Add5~12_combout ),
	.cin(gnd),
	.combout(\core3|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector17~0 .lut_mask = 16'hECA0;
defparam \core3|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N27
cycloneii_lcell_ff \core3|k[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector17~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|k [6]));

// Location: LCCOMB_X30_Y22_N14
cycloneii_lcell_comb \core3|Add5~14 (
// Equation(s):
// \core3|Add5~14_combout  = \core3|k [7] $ (\core3|Add5~13 )

	.dataa(\core3|k [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add5~13 ),
	.combout(\core3|Add5~14_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Add5~14 .lut_mask = 16'h5A5A;
defparam \core3|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N16
cycloneii_lcell_comb \core3|Selector16~0 (
// Equation(s):
// \core3|Selector16~0_combout  = (\core3|WideOr3~3_combout  & ((\core3|k [7]) # ((\core3|Add5~14_combout  & \core3|Equal35~0_combout )))) # (!\core3|WideOr3~3_combout  & (\core3|Add5~14_combout  & ((\core3|Equal35~0_combout ))))

	.dataa(\core3|WideOr3~3_combout ),
	.datab(\core3|Add5~14_combout ),
	.datac(\core3|k [7]),
	.datad(\core3|Equal35~0_combout ),
	.cin(gnd),
	.combout(\core3|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector16~0 .lut_mask = 16'hECA0;
defparam \core3|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N17
cycloneii_lcell_ff \core3|k[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector16~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|k [7]));

// Location: LCCOMB_X30_Y22_N18
cycloneii_lcell_comb \core3|LessThan5~0 (
// Equation(s):
// \core3|LessThan5~0_combout  = (!\core3|k [6] & (!\core3|k [7] & !\core3|k [5]))

	.dataa(vcc),
	.datab(\core3|k [6]),
	.datac(\core3|k [7]),
	.datad(\core3|k [5]),
	.cin(gnd),
	.combout(\core3|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|LessThan5~0 .lut_mask = 16'h0003;
defparam \core3|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N20
cycloneii_lcell_comb \core3|Selector19~0 (
// Equation(s):
// \core3|Selector19~0_combout  = (\core3|WideOr3~3_combout  & ((\core3|k [4]) # ((\core3|Add5~8_combout  & \core3|Equal35~0_combout )))) # (!\core3|WideOr3~3_combout  & (\core3|Add5~8_combout  & ((\core3|Equal35~0_combout ))))

	.dataa(\core3|WideOr3~3_combout ),
	.datab(\core3|Add5~8_combout ),
	.datac(\core3|k [4]),
	.datad(\core3|Equal35~0_combout ),
	.cin(gnd),
	.combout(\core3|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector19~0 .lut_mask = 16'hECA0;
defparam \core3|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N21
cycloneii_lcell_ff \core3|k[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector19~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|k [4]));

// Location: LCCOMB_X30_Y22_N22
cycloneii_lcell_comb \core3|LessThan5~2 (
// Equation(s):
// \core3|LessThan5~2_combout  = (\core3|LessThan5~0_combout  & ((\core3|LessThan5~1_combout ) # (!\core3|k [4])))

	.dataa(\core3|LessThan5~1_combout ),
	.datab(\core3|LessThan5~0_combout ),
	.datac(\core3|k [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|LessThan5~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|LessThan5~2 .lut_mask = 16'h8C8C;
defparam \core3|LessThan5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneii_lcell_comb \core3|Selector73~22 (
// Equation(s):
// \core3|Selector73~22_combout  = (\core3|Selector73~21_combout  & ((!\core3|LessThan5~2_combout ) # (!\core3|Equal35~0_combout )))

	.dataa(\core3|Selector73~21_combout ),
	.datab(vcc),
	.datac(\core3|Equal35~0_combout ),
	.datad(\core3|LessThan5~2_combout ),
	.cin(gnd),
	.combout(\core3|Selector73~22_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector73~22 .lut_mask = 16'h0AAA;
defparam \core3|Selector73~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N28
cycloneii_lcell_comb \core3|Selector1~0 (
// Equation(s):
// \core3|Selector1~0_combout  = (\core3|Add2~12_combout  & !\core3|WideOr1~combout )

	.dataa(\core3|Add2~12_combout ),
	.datab(vcc),
	.datac(\core3|WideOr1~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector1~0 .lut_mask = 16'h0A0A;
defparam \core3|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N29
cycloneii_lcell_ff \core3|i[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|i[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|i [6]));

// Location: LCCOMB_X31_Y21_N0
cycloneii_lcell_comb \core3|Add2~0 (
// Equation(s):
// \core3|Add2~0_combout  = \core3|i [0] $ (VCC)
// \core3|Add2~1  = CARRY(\core3|i [0])

	.dataa(\core3|i [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|Add2~0_combout ),
	.cout(\core3|Add2~1 ));
// synopsys translate_off
defparam \core3|Add2~0 .lut_mask = 16'h55AA;
defparam \core3|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N2
cycloneii_lcell_comb \core3|Add2~2 (
// Equation(s):
// \core3|Add2~2_combout  = (\core3|i [1] & (!\core3|Add2~1 )) # (!\core3|i [1] & ((\core3|Add2~1 ) # (GND)))
// \core3|Add2~3  = CARRY((!\core3|Add2~1 ) # (!\core3|i [1]))

	.dataa(vcc),
	.datab(\core3|i [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add2~1 ),
	.combout(\core3|Add2~2_combout ),
	.cout(\core3|Add2~3 ));
// synopsys translate_off
defparam \core3|Add2~2 .lut_mask = 16'h3C3F;
defparam \core3|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N30
cycloneii_lcell_comb \core3|Selector6~0 (
// Equation(s):
// \core3|Selector6~0_combout  = (!\core3|WideOr1~combout  & \core3|Add2~2_combout )

	.dataa(\core3|WideOr1~combout ),
	.datab(vcc),
	.datac(\core3|Add2~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector6~0 .lut_mask = 16'h5050;
defparam \core3|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N31
cycloneii_lcell_ff \core3|i[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector6~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|i[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|i [1]));

// Location: LCCOMB_X31_Y21_N26
cycloneii_lcell_comb \core3|Selector0~0 (
// Equation(s):
// \core3|Selector0~0_combout  = (\core3|Add2~14_combout  & !\core3|WideOr1~combout )

	.dataa(\core3|Add2~14_combout ),
	.datab(vcc),
	.datac(\core3|WideOr1~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector0~0 .lut_mask = 16'h0A0A;
defparam \core3|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N27
cycloneii_lcell_ff \core3|i[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|i[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|i [7]));

// Location: LCCOMB_X32_Y21_N28
cycloneii_lcell_comb \core3|LessThan0~0 (
// Equation(s):
// \core3|LessThan0~0_combout  = (\core3|i [0] & (\core3|i [6] & (\core3|i [1] & \core3|i [7])))

	.dataa(\core3|i [0]),
	.datab(\core3|i [6]),
	.datac(\core3|i [1]),
	.datad(\core3|i [7]),
	.cin(gnd),
	.combout(\core3|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|LessThan0~0 .lut_mask = 16'h8000;
defparam \core3|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N22
cycloneii_lcell_comb \core3|LessThan0~2 (
// Equation(s):
// \core3|LessThan0~2_combout  = (\core3|LessThan0~1_combout  & \core3|LessThan0~0_combout )

	.dataa(vcc),
	.datab(\core3|LessThan0~1_combout ),
	.datac(vcc),
	.datad(\core3|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\core3|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|LessThan0~2 .lut_mask = 16'hCC00;
defparam \core3|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N20
cycloneii_lcell_comb \core3|Selector73~25 (
// Equation(s):
// \core3|Selector73~25_combout  = (\core3|Selector74~7_combout  & (!\core3|Equal5~2_combout  & ((\core3|LessThan0~2_combout ) # (!\core3|Equal16~1_combout ))))

	.dataa(\core3|Equal16~1_combout ),
	.datab(\core3|Selector74~7_combout ),
	.datac(\core3|Equal5~2_combout ),
	.datad(\core3|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\core3|Selector73~25_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector73~25 .lut_mask = 16'h0C04;
defparam \core3|Selector73~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneii_lcell_comb \core3|Equal12~0 (
// Equation(s):
// \core3|Equal12~0_combout  = (\core3|state [3] & !\core3|state [5])

	.dataa(vcc),
	.datab(\core3|state [3]),
	.datac(\core3|state [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Equal12~0 .lut_mask = 16'h0C0C;
defparam \core3|Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneii_lcell_comb \core3|Equal30~0 (
// Equation(s):
// \core3|Equal30~0_combout  = (\core3|state [2] & (\core3|state [1] & (\core3|Equal12~0_combout  & \core3|state [4])))

	.dataa(\core3|state [2]),
	.datab(\core3|state [1]),
	.datac(\core3|Equal12~0_combout ),
	.datad(\core3|state [4]),
	.cin(gnd),
	.combout(\core3|Equal30~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Equal30~0 .lut_mask = 16'h8000;
defparam \core3|Equal30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N0
cycloneii_lcell_comb \core3|Equal20~0 (
// Equation(s):
// \core3|Equal20~0_combout  = (!\core3|state [0] & (\core3|Equal5~1_combout  & (\core3|state [4] & !\core3|state [3])))

	.dataa(\core3|state [0]),
	.datab(\core3|Equal5~1_combout ),
	.datac(\core3|state [4]),
	.datad(\core3|state [3]),
	.cin(gnd),
	.combout(\core3|Equal20~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Equal20~0 .lut_mask = 16'h0040;
defparam \core3|Equal20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N2
cycloneii_lcell_comb \core3|Selector71~0 (
// Equation(s):
// \core3|Selector71~0_combout  = (\core3|state [1] & (!\core3|Equal20~0_combout  & ((\core3|state [0]) # (!\core3|Equal30~0_combout )))) # (!\core3|state [1] & (((\core3|state [0])) # (!\core3|Equal30~0_combout )))

	.dataa(\core3|state [1]),
	.datab(\core3|Equal30~0_combout ),
	.datac(\core3|state [0]),
	.datad(\core3|Equal20~0_combout ),
	.cin(gnd),
	.combout(\core3|Selector71~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector71~0 .lut_mask = 16'h51F3;
defparam \core3|Selector71~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N22
cycloneii_lcell_comb \core3|Selector73~26 (
// Equation(s):
// \core3|Selector73~26_combout  = (!\core3|Equal21~0_combout  & (!\core3|Equal29~0_combout  & (\core3|Selector73~25_combout  & \core3|Selector71~0_combout )))

	.dataa(\core3|Equal21~0_combout ),
	.datab(\core3|Equal29~0_combout ),
	.datac(\core3|Selector73~25_combout ),
	.datad(\core3|Selector71~0_combout ),
	.cin(gnd),
	.combout(\core3|Selector73~26_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector73~26 .lut_mask = 16'h1000;
defparam \core3|Selector73~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N10
cycloneii_lcell_comb \core3|Selector73~27 (
// Equation(s):
// \core3|Selector73~27_combout  = (\core3|Selector64~2_combout ) # ((\core3|Selector73~24_combout ) # ((!\core3|Selector73~26_combout ) # (!\core3|Selector73~22_combout )))

	.dataa(\core3|Selector64~2_combout ),
	.datab(\core3|Selector73~24_combout ),
	.datac(\core3|Selector73~22_combout ),
	.datad(\core3|Selector73~26_combout ),
	.cin(gnd),
	.combout(\core3|Selector73~27_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector73~27 .lut_mask = 16'hEFFF;
defparam \core3|Selector73~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y19_N11
cycloneii_lcell_ff \core3|state[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector73~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|state [1]));

// Location: LCCOMB_X30_Y19_N24
cycloneii_lcell_comb \core3|Equal4~4 (
// Equation(s):
// \core3|Equal4~4_combout  = (!\core3|state [4] & (\core3|Equal3~5_combout  & (\core3|state [1] & \core3|state [0])))

	.dataa(\core3|state [4]),
	.datab(\core3|Equal3~5_combout ),
	.datac(\core3|state [1]),
	.datad(\core3|state [0]),
	.cin(gnd),
	.combout(\core3|Equal4~4_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Equal4~4 .lut_mask = 16'h4000;
defparam \core3|Equal4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N12
cycloneii_lcell_comb \core3|Equal12~1 (
// Equation(s):
// \core3|Equal12~1_combout  = (\core3|Equal5~0_combout  & (\core3|Equal12~0_combout  & (\core3|state [2] & !\core3|state [0])))

	.dataa(\core3|Equal5~0_combout ),
	.datab(\core3|Equal12~0_combout ),
	.datac(\core3|state [2]),
	.datad(\core3|state [0]),
	.cin(gnd),
	.combout(\core3|Equal12~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Equal12~1 .lut_mask = 16'h0080;
defparam \core3|Equal12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N26
cycloneii_lcell_comb \core3|Selector72~10 (
// Equation(s):
// \core3|Selector72~10_combout  = (\core3|state [3] & (!\core3|state [5] & (\core3|state [2] $ (\core3|state [1]))))

	.dataa(\core3|state [3]),
	.datab(\core3|state [2]),
	.datac(\core3|state [5]),
	.datad(\core3|state [1]),
	.cin(gnd),
	.combout(\core3|Selector72~10_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector72~10 .lut_mask = 16'h0208;
defparam \core3|Selector72~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cycloneii_lcell_comb \core3|Selector72~11 (
// Equation(s):
// \core3|Selector72~11_combout  = (\core3|state [2] & (!\core3|state [3] & !\core3|state [1]))

	.dataa(vcc),
	.datab(\core3|state [2]),
	.datac(\core3|state [3]),
	.datad(\core3|state [1]),
	.cin(gnd),
	.combout(\core3|Selector72~11_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector72~11 .lut_mask = 16'h000C;
defparam \core3|Selector72~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cycloneii_lcell_comb \core3|Selector72~12 (
// Equation(s):
// \core3|Selector72~12_combout  = (\core3|state [0] & (((\core3|Selector72~10_combout )))) # (!\core3|state [0] & (\core3|state [5] & ((\core3|Selector72~11_combout ))))

	.dataa(\core3|state [5]),
	.datab(\core3|Selector72~10_combout ),
	.datac(\core3|Selector72~11_combout ),
	.datad(\core3|state [0]),
	.cin(gnd),
	.combout(\core3|Selector72~12_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector72~12 .lut_mask = 16'hCCA0;
defparam \core3|Selector72~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneii_lcell_comb \core3|Selector72~16 (
// Equation(s):
// \core3|Selector72~16_combout  = (\core3|Selector72~3_combout ) # (((\core3|state [1]) # (!\core3|state [4])) # (!\core3|state [2]))

	.dataa(\core3|Selector72~3_combout ),
	.datab(\core3|state [2]),
	.datac(\core3|state [4]),
	.datad(\core3|state [1]),
	.cin(gnd),
	.combout(\core3|Selector72~16_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector72~16 .lut_mask = 16'hFFBF;
defparam \core3|Selector72~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N8
cycloneii_lcell_comb \core3|Selector72~13 (
// Equation(s):
// \core3|Selector72~13_combout  = ((\core3|Selector72~12_combout  & !\core3|state [4])) # (!\core3|Selector72~16_combout )

	.dataa(vcc),
	.datab(\core3|Selector72~12_combout ),
	.datac(\core3|state [4]),
	.datad(\core3|Selector72~16_combout ),
	.cin(gnd),
	.combout(\core3|Selector72~13_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector72~13 .lut_mask = 16'h0CFF;
defparam \core3|Selector72~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N28
cycloneii_lcell_comb \core3|Selector72~14 (
// Equation(s):
// \core3|Selector72~14_combout  = (((\core3|Selector72~13_combout ) # (!\core3|Selector73~26_combout )) # (!\core3|Selector72~9_combout )) # (!\core3|Selector71~3_combout )

	.dataa(\core3|Selector71~3_combout ),
	.datab(\core3|Selector72~9_combout ),
	.datac(\core3|Selector72~13_combout ),
	.datad(\core3|Selector73~26_combout ),
	.cin(gnd),
	.combout(\core3|Selector72~14_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector72~14 .lut_mask = 16'hF7FF;
defparam \core3|Selector72~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N20
cycloneii_lcell_comb \core3|Selector72~15 (
// Equation(s):
// \core3|Selector72~15_combout  = (\core3|Equal12~1_combout ) # ((\core3|Selector72~14_combout ) # ((\core3|filled_flag~regout  & \core3|Equal4~4_combout )))

	.dataa(\core3|filled_flag~regout ),
	.datab(\core3|Equal4~4_combout ),
	.datac(\core3|Equal12~1_combout ),
	.datad(\core3|Selector72~14_combout ),
	.cin(gnd),
	.combout(\core3|Selector72~15_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector72~15 .lut_mask = 16'hFFF8;
defparam \core3|Selector72~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y19_N21
cycloneii_lcell_ff \core3|state[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector72~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|state [2]));

// Location: LCCOMB_X28_Y20_N16
cycloneii_lcell_comb \core3|WideOr21~0 (
// Equation(s):
// \core3|WideOr21~0_combout  = \core3|state [3] $ (((\core3|state [0] & (\core3|state [2] & \core3|state [1]))))

	.dataa(\core3|state [0]),
	.datab(\core3|state [2]),
	.datac(\core3|state [3]),
	.datad(\core3|state [1]),
	.cin(gnd),
	.combout(\core3|WideOr21~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|WideOr21~0 .lut_mask = 16'h78F0;
defparam \core3|WideOr21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N17
cycloneii_lcell_ff \core3|state[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|WideOr21~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core3|state [5]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|state [3]));

// Location: LCCOMB_X28_Y19_N20
cycloneii_lcell_comb \core3|Equal33~0 (
// Equation(s):
// \core3|Equal33~0_combout  = (!\core3|state [3] & !\core3|state [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\core3|state [3]),
	.datad(\core3|state [2]),
	.cin(gnd),
	.combout(\core3|Equal33~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Equal33~0 .lut_mask = 16'h000F;
defparam \core3|Equal33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneii_lcell_comb \core3|Equal35~0 (
// Equation(s):
// \core3|Equal35~0_combout  = (\core3|Equal4~2_combout  & (\core3|state [5] & (\core3|Equal33~0_combout  & !\core3|state [4])))

	.dataa(\core3|Equal4~2_combout ),
	.datab(\core3|state [5]),
	.datac(\core3|Equal33~0_combout ),
	.datad(\core3|state [4]),
	.cin(gnd),
	.combout(\core3|Equal35~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Equal35~0 .lut_mask = 16'h0080;
defparam \core3|Equal35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneii_lcell_comb \core3|Equal34~0 (
// Equation(s):
// \core3|Equal34~0_combout  = (\core3|Equal3~4_combout  & (\core3|state [5] & (!\core3|state [3] & !\core3|state [2])))

	.dataa(\core3|Equal3~4_combout ),
	.datab(\core3|state [5]),
	.datac(\core3|state [3]),
	.datad(\core3|state [2]),
	.cin(gnd),
	.combout(\core3|Equal34~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Equal34~0 .lut_mask = 16'h0008;
defparam \core3|Equal34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneii_lcell_comb \core3|Selector72~9 (
// Equation(s):
// \core3|Selector72~9_combout  = (\core3|LessThan4~0_combout  & (!\core3|Equal34~0_combout  & ((\core3|LessThan5~2_combout ) # (!\core3|Equal35~0_combout )))) # (!\core3|LessThan4~0_combout  & (((\core3|LessThan5~2_combout )) # (!\core3|Equal35~0_combout 
// )))

	.dataa(\core3|LessThan4~0_combout ),
	.datab(\core3|Equal35~0_combout ),
	.datac(\core3|Equal34~0_combout ),
	.datad(\core3|LessThan5~2_combout ),
	.cin(gnd),
	.combout(\core3|Selector72~9_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector72~9 .lut_mask = 16'h5F13;
defparam \core3|Selector72~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneii_lcell_comb \core3|Selector70~1 (
// Equation(s):
// \core3|Selector70~1_combout  = (\core3|Selector70~0_combout ) # (((\core3|state [0] & \core3|Equal30~0_combout )) # (!\core3|Selector72~9_combout ))

	.dataa(\core3|Selector70~0_combout ),
	.datab(\core3|Selector72~9_combout ),
	.datac(\core3|state [0]),
	.datad(\core3|Equal30~0_combout ),
	.cin(gnd),
	.combout(\core3|Selector70~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector70~1 .lut_mask = 16'hFBBB;
defparam \core3|Selector70~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y19_N23
cycloneii_lcell_ff \core3|state[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector70~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|state [5]));

// Location: LCCOMB_X31_Y19_N10
cycloneii_lcell_comb \core3|Equal3~4 (
// Equation(s):
// \core3|Equal3~4_combout  = (!\core3|state [0] & (!\core3|state [4] & \core3|state [1]))

	.dataa(\core3|state [0]),
	.datab(\core3|state [4]),
	.datac(\core3|state [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|Equal3~4_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Equal3~4 .lut_mask = 16'h1010;
defparam \core3|Equal3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N24
cycloneii_lcell_comb \core3|Selector74~7 (
// Equation(s):
// \core3|Selector74~7_combout  = ((\core3|state [5]) # (!\core3|Equal3~4_combout )) # (!\core3|state [2])

	.dataa(\core3|state [2]),
	.datab(vcc),
	.datac(\core3|state [5]),
	.datad(\core3|Equal3~4_combout ),
	.cin(gnd),
	.combout(\core3|Selector74~7_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector74~7 .lut_mask = 16'hF5FF;
defparam \core3|Selector74~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N2
cycloneii_lcell_comb \core3|WideOr8~4 (
// Equation(s):
// \core3|WideOr8~4_combout  = (((!\core3|state [1]) # (!\core3|state [4])) # (!\core3|state [2])) # (!\core3|state [3])

	.dataa(\core3|state [3]),
	.datab(\core3|state [2]),
	.datac(\core3|state [4]),
	.datad(\core3|state [1]),
	.cin(gnd),
	.combout(\core3|WideOr8~4_combout ),
	.cout());
// synopsys translate_off
defparam \core3|WideOr8~4 .lut_mask = 16'h7FFF;
defparam \core3|WideOr8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N0
cycloneii_lcell_comb \core3|WideOr8~5 (
// Equation(s):
// \core3|WideOr8~5_combout  = (\core3|WideOr8~6_combout ) # ((\core3|state [5]) # ((\core3|WideOr8~4_combout  & \core3|state [0])))

	.dataa(\core3|WideOr8~6_combout ),
	.datab(\core3|WideOr8~4_combout ),
	.datac(\core3|state [5]),
	.datad(\core3|state [0]),
	.cin(gnd),
	.combout(\core3|WideOr8~5_combout ),
	.cout());
// synopsys translate_off
defparam \core3|WideOr8~5 .lut_mask = 16'hFEFA;
defparam \core3|WideOr8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cycloneii_lcell_comb \core3|WideOr28~0 (
// Equation(s):
// \core3|WideOr28~0_combout  = (\core3|state [2]) # ((\core3|state [3] & ((\core3|state [4]) # (\core3|state [1]))) # (!\core3|state [3] & ((!\core3|state [1]) # (!\core3|state [4]))))

	.dataa(\core3|state [3]),
	.datab(\core3|state [2]),
	.datac(\core3|state [4]),
	.datad(\core3|state [1]),
	.cin(gnd),
	.combout(\core3|WideOr28~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|WideOr28~0 .lut_mask = 16'hEFFD;
defparam \core3|WideOr28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N4
cycloneii_lcell_comb \core3|WideOr28~1 (
// Equation(s):
// \core3|WideOr28~1_combout  = (\core3|state [5]) # ((\core3|state [0] & ((!\core3|Selector72~11_combout ))) # (!\core3|state [0] & (\core3|WideOr28~0_combout )))

	.dataa(\core3|state [5]),
	.datab(\core3|WideOr28~0_combout ),
	.datac(\core3|Selector72~11_combout ),
	.datad(\core3|state [0]),
	.cin(gnd),
	.combout(\core3|WideOr28~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|WideOr28~1 .lut_mask = 16'hAFEE;
defparam \core3|WideOr28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N4
cycloneii_lcell_comb \core3|secret_key[0]~2 (
// Equation(s):
// \core3|secret_key[0]~2_combout  = !\core3|secret_key [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\core3|secret_key [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|secret_key[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|secret_key[0]~2 .lut_mask = 16'h0F0F;
defparam \core3|secret_key[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N26
cycloneii_lcell_comb \core3|Add4~16 (
// Equation(s):
// \core3|Add4~16_combout  = (\core3|secret_key [9] & (\core3|Add4~15  $ (GND))) # (!\core3|secret_key [9] & (!\core3|Add4~15  & VCC))
// \core3|Add4~17  = CARRY((\core3|secret_key [9] & !\core3|Add4~15 ))

	.dataa(vcc),
	.datab(\core3|secret_key [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add4~15 ),
	.combout(\core3|Add4~16_combout ),
	.cout(\core3|Add4~17 ));
// synopsys translate_off
defparam \core3|Add4~16 .lut_mask = 16'hC30C;
defparam \core3|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N28
cycloneii_lcell_comb \core3|Add4~18 (
// Equation(s):
// \core3|Add4~18_combout  = (\core3|secret_key [10] & (!\core3|Add4~17 )) # (!\core3|secret_key [10] & ((\core3|Add4~17 ) # (GND)))
// \core3|Add4~19  = CARRY((!\core3|Add4~17 ) # (!\core3|secret_key [10]))

	.dataa(vcc),
	.datab(\core3|secret_key [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add4~17 ),
	.combout(\core3|Add4~18_combout ),
	.cout(\core3|Add4~19 ));
// synopsys translate_off
defparam \core3|Add4~18 .lut_mask = 16'h3C3F;
defparam \core3|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y14_N29
cycloneii_lcell_ff \core3|secret_key[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Add4~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|secret_key[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|secret_key [10]));

// Location: LCCOMB_X34_Y14_N30
cycloneii_lcell_comb \core3|Add4~20 (
// Equation(s):
// \core3|Add4~20_combout  = (\core3|secret_key [11] & (\core3|Add4~19  $ (GND))) # (!\core3|secret_key [11] & (!\core3|Add4~19  & VCC))
// \core3|Add4~21  = CARRY((\core3|secret_key [11] & !\core3|Add4~19 ))

	.dataa(vcc),
	.datab(\core3|secret_key [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add4~19 ),
	.combout(\core3|Add4~20_combout ),
	.cout(\core3|Add4~21 ));
// synopsys translate_off
defparam \core3|Add4~20 .lut_mask = 16'hC30C;
defparam \core3|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y14_N31
cycloneii_lcell_ff \core3|secret_key[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Add4~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|secret_key[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|secret_key [11]));

// Location: LCCOMB_X34_Y13_N0
cycloneii_lcell_comb \core3|Add4~22 (
// Equation(s):
// \core3|Add4~22_combout  = (\core3|secret_key [12] & (!\core3|Add4~21 )) # (!\core3|secret_key [12] & ((\core3|Add4~21 ) # (GND)))
// \core3|Add4~23  = CARRY((!\core3|Add4~21 ) # (!\core3|secret_key [12]))

	.dataa(vcc),
	.datab(\core3|secret_key [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add4~21 ),
	.combout(\core3|Add4~22_combout ),
	.cout(\core3|Add4~23 ));
// synopsys translate_off
defparam \core3|Add4~22 .lut_mask = 16'h3C3F;
defparam \core3|Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y13_N1
cycloneii_lcell_ff \core3|secret_key[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Add4~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|secret_key[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|secret_key [12]));

// Location: LCCOMB_X34_Y13_N2
cycloneii_lcell_comb \core3|Add4~24 (
// Equation(s):
// \core3|Add4~24_combout  = (\core3|secret_key [13] & (\core3|Add4~23  $ (GND))) # (!\core3|secret_key [13] & (!\core3|Add4~23  & VCC))
// \core3|Add4~25  = CARRY((\core3|secret_key [13] & !\core3|Add4~23 ))

	.dataa(vcc),
	.datab(\core3|secret_key [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add4~23 ),
	.combout(\core3|Add4~24_combout ),
	.cout(\core3|Add4~25 ));
// synopsys translate_off
defparam \core3|Add4~24 .lut_mask = 16'hC30C;
defparam \core3|Add4~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y13_N3
cycloneii_lcell_ff \core3|secret_key[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Add4~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|secret_key[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|secret_key [13]));

// Location: LCCOMB_X34_Y13_N4
cycloneii_lcell_comb \core3|Add4~26 (
// Equation(s):
// \core3|Add4~26_combout  = (\core3|secret_key [14] & (!\core3|Add4~25 )) # (!\core3|secret_key [14] & ((\core3|Add4~25 ) # (GND)))
// \core3|Add4~27  = CARRY((!\core3|Add4~25 ) # (!\core3|secret_key [14]))

	.dataa(vcc),
	.datab(\core3|secret_key [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add4~25 ),
	.combout(\core3|Add4~26_combout ),
	.cout(\core3|Add4~27 ));
// synopsys translate_off
defparam \core3|Add4~26 .lut_mask = 16'h3C3F;
defparam \core3|Add4~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y13_N5
cycloneii_lcell_ff \core3|secret_key[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Add4~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|secret_key[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|secret_key [14]));

// Location: LCCOMB_X34_Y13_N6
cycloneii_lcell_comb \core3|Add4~28 (
// Equation(s):
// \core3|Add4~28_combout  = (\core3|secret_key [15] & (\core3|Add4~27  $ (GND))) # (!\core3|secret_key [15] & (!\core3|Add4~27  & VCC))
// \core3|Add4~29  = CARRY((\core3|secret_key [15] & !\core3|Add4~27 ))

	.dataa(\core3|secret_key [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add4~27 ),
	.combout(\core3|Add4~28_combout ),
	.cout(\core3|Add4~29 ));
// synopsys translate_off
defparam \core3|Add4~28 .lut_mask = 16'hA50A;
defparam \core3|Add4~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N8
cycloneii_lcell_comb \core3|Add4~30 (
// Equation(s):
// \core3|Add4~30_combout  = (\core3|secret_key [16] & (!\core3|Add4~29 )) # (!\core3|secret_key [16] & ((\core3|Add4~29 ) # (GND)))
// \core3|Add4~31  = CARRY((!\core3|Add4~29 ) # (!\core3|secret_key [16]))

	.dataa(vcc),
	.datab(\core3|secret_key [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add4~29 ),
	.combout(\core3|Add4~30_combout ),
	.cout(\core3|Add4~31 ));
// synopsys translate_off
defparam \core3|Add4~30 .lut_mask = 16'h3C3F;
defparam \core3|Add4~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y13_N9
cycloneii_lcell_ff \core3|secret_key[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Add4~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|secret_key[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|secret_key [16]));

// Location: LCCOMB_X34_Y13_N10
cycloneii_lcell_comb \core3|Add4~32 (
// Equation(s):
// \core3|Add4~32_combout  = (\core3|secret_key [17] & (\core3|Add4~31  $ (GND))) # (!\core3|secret_key [17] & (!\core3|Add4~31  & VCC))
// \core3|Add4~33  = CARRY((\core3|secret_key [17] & !\core3|Add4~31 ))

	.dataa(\core3|secret_key [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add4~31 ),
	.combout(\core3|Add4~32_combout ),
	.cout(\core3|Add4~33 ));
// synopsys translate_off
defparam \core3|Add4~32 .lut_mask = 16'hA50A;
defparam \core3|Add4~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N12
cycloneii_lcell_comb \core3|Add4~34 (
// Equation(s):
// \core3|Add4~34_combout  = (\core3|secret_key [18] & (!\core3|Add4~33 )) # (!\core3|secret_key [18] & ((\core3|Add4~33 ) # (GND)))
// \core3|Add4~35  = CARRY((!\core3|Add4~33 ) # (!\core3|secret_key [18]))

	.dataa(\core3|secret_key [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add4~33 ),
	.combout(\core3|Add4~34_combout ),
	.cout(\core3|Add4~35 ));
// synopsys translate_off
defparam \core3|Add4~34 .lut_mask = 16'h5A5F;
defparam \core3|Add4~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N14
cycloneii_lcell_comb \core3|Add4~36 (
// Equation(s):
// \core3|Add4~36_combout  = (\core3|secret_key [19] & (\core3|Add4~35  $ (GND))) # (!\core3|secret_key [19] & (!\core3|Add4~35  & VCC))
// \core3|Add4~37  = CARRY((\core3|secret_key [19] & !\core3|Add4~35 ))

	.dataa(vcc),
	.datab(\core3|secret_key [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add4~35 ),
	.combout(\core3|Add4~36_combout ),
	.cout(\core3|Add4~37 ));
// synopsys translate_off
defparam \core3|Add4~36 .lut_mask = 16'hC30C;
defparam \core3|Add4~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y13_N15
cycloneii_lcell_ff \core3|secret_key[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Add4~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|secret_key[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|secret_key [19]));

// Location: LCCOMB_X34_Y13_N16
cycloneii_lcell_comb \core3|Add4~38 (
// Equation(s):
// \core3|Add4~38_combout  = (\core3|secret_key [20] & (!\core3|Add4~37 )) # (!\core3|secret_key [20] & ((\core3|Add4~37 ) # (GND)))
// \core3|Add4~39  = CARRY((!\core3|Add4~37 ) # (!\core3|secret_key [20]))

	.dataa(\core3|secret_key [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add4~37 ),
	.combout(\core3|Add4~38_combout ),
	.cout(\core3|Add4~39 ));
// synopsys translate_off
defparam \core3|Add4~38 .lut_mask = 16'h5A5F;
defparam \core3|Add4~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N20
cycloneii_lcell_comb \core3|Add4~42 (
// Equation(s):
// \core3|Add4~42_combout  = (\core3|secret_key [22] & (!\core3|Add4~41 )) # (!\core3|secret_key [22] & ((\core3|Add4~41 ) # (GND)))
// \core3|Add4~43  = CARRY((!\core3|Add4~41 ) # (!\core3|secret_key [22]))

	.dataa(\core3|secret_key [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add4~41 ),
	.combout(\core3|Add4~42_combout ),
	.cout(\core3|Add4~43 ));
// synopsys translate_off
defparam \core3|Add4~42 .lut_mask = 16'h5A5F;
defparam \core3|Add4~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N22
cycloneii_lcell_comb \core3|Add4~44 (
// Equation(s):
// \core3|Add4~44_combout  = \core3|Add4~43  $ (!\core3|secret_key [23])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\core3|secret_key [23]),
	.cin(\core3|Add4~43 ),
	.combout(\core3|Add4~44_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Add4~44 .lut_mask = 16'hF00F;
defparam \core3|Add4~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y13_N23
cycloneii_lcell_ff \core3|secret_key[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Add4~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|secret_key[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|secret_key [23]));

// Location: LCFF_X34_Y13_N17
cycloneii_lcell_ff \core3|secret_key[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Add4~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|secret_key[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|secret_key [20]));

// Location: LCFF_X34_Y13_N21
cycloneii_lcell_ff \core3|secret_key[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Add4~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|secret_key[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|secret_key [22]));

// Location: LCCOMB_X34_Y13_N30
cycloneii_lcell_comb \core3|LessThan4~0 (
// Equation(s):
// \core3|LessThan4~0_combout  = (\core3|secret_key [23]) # ((\core3|secret_key [22]) # ((!\core3|secret_key [21] & \core3|secret_key [20])))

	.dataa(\core3|secret_key [21]),
	.datab(\core3|secret_key [23]),
	.datac(\core3|secret_key [20]),
	.datad(\core3|secret_key [22]),
	.cin(gnd),
	.combout(\core3|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|LessThan4~0 .lut_mask = 16'hFFDC;
defparam \core3|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneii_lcell_comb \core3|secret_key[0]~0 (
// Equation(s):
// \core3|secret_key[0]~0_combout  = (\core3|Equal3~4_combout  & (\core3|state [5] & (\core3|Equal33~0_combout  & !\core3|LessThan4~0_combout )))

	.dataa(\core3|Equal3~4_combout ),
	.datab(\core3|state [5]),
	.datac(\core3|Equal33~0_combout ),
	.datad(\core3|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\core3|secret_key[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|secret_key[0]~0 .lut_mask = 16'h0080;
defparam \core3|secret_key[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y14_N5
cycloneii_lcell_ff \core3|secret_key[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|secret_key[0]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|secret_key[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|secret_key [0]));

// Location: LCCOMB_X34_Y14_N10
cycloneii_lcell_comb \core3|Add4~0 (
// Equation(s):
// \core3|Add4~0_combout  = (\core3|secret_key [1] & (\core3|secret_key [0] $ (VCC))) # (!\core3|secret_key [1] & (\core3|secret_key [0] & VCC))
// \core3|Add4~1  = CARRY((\core3|secret_key [1] & \core3|secret_key [0]))

	.dataa(\core3|secret_key [1]),
	.datab(\core3|secret_key [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|Add4~0_combout ),
	.cout(\core3|Add4~1 ));
// synopsys translate_off
defparam \core3|Add4~0 .lut_mask = 16'h6688;
defparam \core3|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N12
cycloneii_lcell_comb \core3|Add4~2 (
// Equation(s):
// \core3|Add4~2_combout  = (\core3|secret_key [2] & (!\core3|Add4~1 )) # (!\core3|secret_key [2] & ((\core3|Add4~1 ) # (GND)))
// \core3|Add4~3  = CARRY((!\core3|Add4~1 ) # (!\core3|secret_key [2]))

	.dataa(\core3|secret_key [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add4~1 ),
	.combout(\core3|Add4~2_combout ),
	.cout(\core3|Add4~3 ));
// synopsys translate_off
defparam \core3|Add4~2 .lut_mask = 16'h5A5F;
defparam \core3|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N14
cycloneii_lcell_comb \core3|Add4~4 (
// Equation(s):
// \core3|Add4~4_combout  = (\core3|secret_key [3] & (\core3|Add4~3  $ (GND))) # (!\core3|secret_key [3] & (!\core3|Add4~3  & VCC))
// \core3|Add4~5  = CARRY((\core3|secret_key [3] & !\core3|Add4~3 ))

	.dataa(vcc),
	.datab(\core3|secret_key [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add4~3 ),
	.combout(\core3|Add4~4_combout ),
	.cout(\core3|Add4~5 ));
// synopsys translate_off
defparam \core3|Add4~4 .lut_mask = 16'hC30C;
defparam \core3|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y14_N15
cycloneii_lcell_ff \core3|secret_key[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Add4~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|secret_key[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|secret_key [3]));

// Location: LCCOMB_X34_Y14_N16
cycloneii_lcell_comb \core3|Add4~6 (
// Equation(s):
// \core3|Add4~6_combout  = (\core3|secret_key [4] & (!\core3|Add4~5 )) # (!\core3|secret_key [4] & ((\core3|Add4~5 ) # (GND)))
// \core3|Add4~7  = CARRY((!\core3|Add4~5 ) # (!\core3|secret_key [4]))

	.dataa(\core3|secret_key [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add4~5 ),
	.combout(\core3|Add4~6_combout ),
	.cout(\core3|Add4~7 ));
// synopsys translate_off
defparam \core3|Add4~6 .lut_mask = 16'h5A5F;
defparam \core3|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N18
cycloneii_lcell_comb \core3|Add4~8 (
// Equation(s):
// \core3|Add4~8_combout  = (\core3|secret_key [5] & (\core3|Add4~7  $ (GND))) # (!\core3|secret_key [5] & (!\core3|Add4~7  & VCC))
// \core3|Add4~9  = CARRY((\core3|secret_key [5] & !\core3|Add4~7 ))

	.dataa(vcc),
	.datab(\core3|secret_key [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add4~7 ),
	.combout(\core3|Add4~8_combout ),
	.cout(\core3|Add4~9 ));
// synopsys translate_off
defparam \core3|Add4~8 .lut_mask = 16'hC30C;
defparam \core3|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y14_N19
cycloneii_lcell_ff \core3|secret_key[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Add4~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|secret_key[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|secret_key [5]));

// Location: LCCOMB_X34_Y14_N20
cycloneii_lcell_comb \core3|Add4~10 (
// Equation(s):
// \core3|Add4~10_combout  = (\core3|secret_key [6] & (!\core3|Add4~9 )) # (!\core3|secret_key [6] & ((\core3|Add4~9 ) # (GND)))
// \core3|Add4~11  = CARRY((!\core3|Add4~9 ) # (!\core3|secret_key [6]))

	.dataa(\core3|secret_key [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add4~9 ),
	.combout(\core3|Add4~10_combout ),
	.cout(\core3|Add4~11 ));
// synopsys translate_off
defparam \core3|Add4~10 .lut_mask = 16'h5A5F;
defparam \core3|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N22
cycloneii_lcell_comb \core3|Add4~12 (
// Equation(s):
// \core3|Add4~12_combout  = (\core3|secret_key [7] & (\core3|Add4~11  $ (GND))) # (!\core3|secret_key [7] & (!\core3|Add4~11  & VCC))
// \core3|Add4~13  = CARRY((\core3|secret_key [7] & !\core3|Add4~11 ))

	.dataa(vcc),
	.datab(\core3|secret_key [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add4~11 ),
	.combout(\core3|Add4~12_combout ),
	.cout(\core3|Add4~13 ));
// synopsys translate_off
defparam \core3|Add4~12 .lut_mask = 16'hC30C;
defparam \core3|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y14_N23
cycloneii_lcell_ff \core3|secret_key[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Add4~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|secret_key[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|secret_key [7]));

// Location: LCCOMB_X34_Y14_N24
cycloneii_lcell_comb \core3|Add4~14 (
// Equation(s):
// \core3|Add4~14_combout  = (\core3|secret_key [8] & (!\core3|Add4~13 )) # (!\core3|secret_key [8] & ((\core3|Add4~13 ) # (GND)))
// \core3|Add4~15  = CARRY((!\core3|Add4~13 ) # (!\core3|secret_key [8]))

	.dataa(\core3|secret_key [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add4~13 ),
	.combout(\core3|Add4~14_combout ),
	.cout(\core3|Add4~15 ));
// synopsys translate_off
defparam \core3|Add4~14 .lut_mask = 16'h5A5F;
defparam \core3|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y14_N27
cycloneii_lcell_ff \core3|secret_key[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Add4~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|secret_key[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|secret_key [9]));

// Location: LCCOMB_X31_Y21_N16
cycloneii_lcell_comb \core3|Selector7~0 (
// Equation(s):
// \core3|Selector7~0_combout  = (!\core3|WideOr1~combout  & \core3|Add2~0_combout )

	.dataa(\core3|WideOr1~combout ),
	.datab(vcc),
	.datac(\core3|Add2~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector7~0 .lut_mask = 16'h5050;
defparam \core3|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N17
cycloneii_lcell_ff \core3|i[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector7~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|i[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|i [0]));

// Location: LCCOMB_X33_Y20_N4
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|op_6~0 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|op_6~0_combout  = \core3|i [0] $ (VCC)
// \core3|Mod0|auto_generated|divider|divider|op_6~1  = CARRY(\core3|i [0])

	.dataa(vcc),
	.datab(\core3|i [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|Mod0|auto_generated|divider|divider|op_6~0_combout ),
	.cout(\core3|Mod0|auto_generated|divider|divider|op_6~1 ));
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|op_6~0 .lut_mask = 16'h33CC;
defparam \core3|Mod0|auto_generated|divider|divider|op_6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N0
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|StageOut[4]~32 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|StageOut[4]~32_combout  = (\core3|i [7] & !\core3|i [6])

	.dataa(vcc),
	.datab(\core3|i [7]),
	.datac(vcc),
	.datad(\core3|i [6]),
	.cin(gnd),
	.combout(\core3|Mod0|auto_generated|divider|divider|StageOut[4]~32_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[4]~32 .lut_mask = 16'h00CC;
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[4]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N22
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|StageOut[3]~33 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|StageOut[3]~33_combout  = (!\core3|i [7] & \core3|i [6])

	.dataa(vcc),
	.datab(\core3|i [7]),
	.datac(vcc),
	.datad(\core3|i [6]),
	.cin(gnd),
	.combout(\core3|Mod0|auto_generated|divider|divider|StageOut[3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[3]~33 .lut_mask = 16'h3300;
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N12
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|op_1~5 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|op_1~5_cout  = CARRY((\core3|Mod0|auto_generated|divider|divider|StageOut[4]~32_combout ) # (!\core3|Mod0|auto_generated|divider|divider|op_1~3 ))

	.dataa(vcc),
	.datab(\core3|Mod0|auto_generated|divider|divider|StageOut[4]~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Mod0|auto_generated|divider|divider|op_1~3 ),
	.combout(),
	.cout(\core3|Mod0|auto_generated|divider|divider|op_1~5_cout ));
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|op_1~5 .lut_mask = 16'h00CF;
defparam \core3|Mod0|auto_generated|divider|divider|op_1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N14
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|op_1~6 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|op_1~6_combout  = !\core3|Mod0|auto_generated|divider|divider|op_1~5_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Mod0|auto_generated|divider|divider|op_1~5_cout ),
	.combout(\core3|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|op_1~6 .lut_mask = 16'h0F0F;
defparam \core3|Mod0|auto_generated|divider|divider|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N16
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|StageOut[7]~34 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|StageOut[7]~34_combout  = (!\core3|i [7] & (\core3|Mod0|auto_generated|divider|divider|op_1~6_combout  & \core3|i [6]))

	.dataa(vcc),
	.datab(\core3|i [7]),
	.datac(\core3|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.datad(\core3|i [6]),
	.cin(gnd),
	.combout(\core3|Mod0|auto_generated|divider|divider|StageOut[7]~34_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[7]~34 .lut_mask = 16'h3000;
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[7]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N8
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|StageOut[6]~36 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|StageOut[6]~36_combout  = (\core3|i [5] & \core3|Mod0|auto_generated|divider|divider|op_1~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\core3|i [5]),
	.datad(\core3|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\core3|Mod0|auto_generated|divider|divider|StageOut[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[6]~36 .lut_mask = 16'hF000;
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N16
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|op_2~5 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|op_2~5_cout  = CARRY((\core3|Mod0|auto_generated|divider|divider|StageOut[7]~35_combout ) # ((\core3|Mod0|auto_generated|divider|divider|StageOut[7]~34_combout ) # 
// (!\core3|Mod0|auto_generated|divider|divider|op_2~3 )))

	.dataa(\core3|Mod0|auto_generated|divider|divider|StageOut[7]~35_combout ),
	.datab(\core3|Mod0|auto_generated|divider|divider|StageOut[7]~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Mod0|auto_generated|divider|divider|op_2~3 ),
	.combout(),
	.cout(\core3|Mod0|auto_generated|divider|divider|op_2~5_cout ));
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|op_2~5 .lut_mask = 16'h00EF;
defparam \core3|Mod0|auto_generated|divider|divider|op_2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N18
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|op_2~6 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|op_2~6_combout  = !\core3|Mod0|auto_generated|divider|divider|op_2~5_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Mod0|auto_generated|divider|divider|op_2~5_cout ),
	.combout(\core3|Mod0|auto_generated|divider|divider|op_2~6_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|op_2~6 .lut_mask = 16'h0F0F;
defparam \core3|Mod0|auto_generated|divider|divider|op_2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N28
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|StageOut[10]~52 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|StageOut[10]~52_combout  = (\core3|Mod0|auto_generated|divider|divider|op_2~6_combout  & ((\core3|Mod0|auto_generated|divider|divider|op_1~6_combout  & ((\core3|i [5]))) # 
// (!\core3|Mod0|auto_generated|divider|divider|op_1~6_combout  & (\core3|Mod0|auto_generated|divider|divider|op_1~0_combout ))))

	.dataa(\core3|Mod0|auto_generated|divider|divider|op_1~0_combout ),
	.datab(\core3|Mod0|auto_generated|divider|divider|op_2~6_combout ),
	.datac(\core3|i [5]),
	.datad(\core3|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\core3|Mod0|auto_generated|divider|divider|StageOut[10]~52_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[10]~52 .lut_mask = 16'hC088;
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[10]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N22
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|StageOut[9]~39 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|StageOut[9]~39_combout  = (\core3|i [4] & \core3|Mod0|auto_generated|divider|divider|op_2~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\core3|i [4]),
	.datad(\core3|Mod0|auto_generated|divider|divider|op_2~6_combout ),
	.cin(gnd),
	.combout(\core3|Mod0|auto_generated|divider|divider|StageOut[9]~39_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[9]~39 .lut_mask = 16'hF000;
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[9]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N4
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|op_3~5 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|op_3~5_cout  = CARRY((\core3|Mod0|auto_generated|divider|divider|StageOut[10]~38_combout ) # ((\core3|Mod0|auto_generated|divider|divider|StageOut[10]~52_combout ) # 
// (!\core3|Mod0|auto_generated|divider|divider|op_3~3 )))

	.dataa(\core3|Mod0|auto_generated|divider|divider|StageOut[10]~38_combout ),
	.datab(\core3|Mod0|auto_generated|divider|divider|StageOut[10]~52_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Mod0|auto_generated|divider|divider|op_3~3 ),
	.combout(),
	.cout(\core3|Mod0|auto_generated|divider|divider|op_3~5_cout ));
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|op_3~5 .lut_mask = 16'h00EF;
defparam \core3|Mod0|auto_generated|divider|divider|op_3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N6
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|op_3~6 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|op_3~6_combout  = !\core3|Mod0|auto_generated|divider|divider|op_3~5_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Mod0|auto_generated|divider|divider|op_3~5_cout ),
	.combout(\core3|Mod0|auto_generated|divider|divider|op_3~6_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|op_3~6 .lut_mask = 16'h0F0F;
defparam \core3|Mod0|auto_generated|divider|divider|op_3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N26
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|StageOut[13]~53 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|StageOut[13]~53_combout  = (\core3|Mod0|auto_generated|divider|divider|op_3~6_combout  & ((\core3|Mod0|auto_generated|divider|divider|op_2~6_combout  & ((\core3|i [4]))) # 
// (!\core3|Mod0|auto_generated|divider|divider|op_2~6_combout  & (\core3|Mod0|auto_generated|divider|divider|op_2~0_combout ))))

	.dataa(\core3|Mod0|auto_generated|divider|divider|op_2~0_combout ),
	.datab(\core3|Mod0|auto_generated|divider|divider|op_2~6_combout ),
	.datac(\core3|i [4]),
	.datad(\core3|Mod0|auto_generated|divider|divider|op_3~6_combout ),
	.cin(gnd),
	.combout(\core3|Mod0|auto_generated|divider|divider|StageOut[13]~53_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[13]~53 .lut_mask = 16'hE200;
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[13]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N28
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|StageOut[12]~42 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|StageOut[12]~42_combout  = (\core3|Mod0|auto_generated|divider|divider|op_3~6_combout  & \core3|i [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\core3|Mod0|auto_generated|divider|divider|op_3~6_combout ),
	.datad(\core3|i [3]),
	.cin(gnd),
	.combout(\core3|Mod0|auto_generated|divider|divider|StageOut[12]~42_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[12]~42 .lut_mask = 16'hF000;
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[12]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N4
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|op_4~5_cout  = CARRY((\core3|Mod0|auto_generated|divider|divider|StageOut[13]~41_combout ) # ((\core3|Mod0|auto_generated|divider|divider|StageOut[13]~53_combout ) # 
// (!\core3|Mod0|auto_generated|divider|divider|op_4~3 )))

	.dataa(\core3|Mod0|auto_generated|divider|divider|StageOut[13]~41_combout ),
	.datab(\core3|Mod0|auto_generated|divider|divider|StageOut[13]~53_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Mod0|auto_generated|divider|divider|op_4~3 ),
	.combout(),
	.cout(\core3|Mod0|auto_generated|divider|divider|op_4~5_cout ));
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|op_4~5 .lut_mask = 16'h00EF;
defparam \core3|Mod0|auto_generated|divider|divider|op_4~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N6
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|op_4~6 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|op_4~6_combout  = !\core3|Mod0|auto_generated|divider|divider|op_4~5_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Mod0|auto_generated|divider|divider|op_4~5_cout ),
	.combout(\core3|Mod0|auto_generated|divider|divider|op_4~6_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|op_4~6 .lut_mask = 16'h0F0F;
defparam \core3|Mod0|auto_generated|divider|divider|op_4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N8
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|StageOut[16]~54 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|StageOut[16]~54_combout  = (\core3|Mod0|auto_generated|divider|divider|op_4~6_combout  & ((\core3|Mod0|auto_generated|divider|divider|op_3~6_combout  & ((\core3|i [3]))) # 
// (!\core3|Mod0|auto_generated|divider|divider|op_3~6_combout  & (\core3|Mod0|auto_generated|divider|divider|op_3~0_combout ))))

	.dataa(\core3|Mod0|auto_generated|divider|divider|op_3~0_combout ),
	.datab(\core3|i [3]),
	.datac(\core3|Mod0|auto_generated|divider|divider|op_3~6_combout ),
	.datad(\core3|Mod0|auto_generated|divider|divider|op_4~6_combout ),
	.cin(gnd),
	.combout(\core3|Mod0|auto_generated|divider|divider|StageOut[16]~54_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[16]~54 .lut_mask = 16'hCA00;
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[16]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N24
cycloneii_lcell_comb \core3|Selector5~0 (
// Equation(s):
// \core3|Selector5~0_combout  = (\core3|Add2~4_combout  & !\core3|WideOr1~combout )

	.dataa(\core3|Add2~4_combout ),
	.datab(vcc),
	.datac(\core3|WideOr1~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector5~0 .lut_mask = 16'h0A0A;
defparam \core3|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N25
cycloneii_lcell_ff \core3|i[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector5~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|i[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|i [2]));

// Location: LCCOMB_X34_Y21_N30
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|StageOut[15]~45 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|StageOut[15]~45_combout  = (\core3|i [2] & \core3|Mod0|auto_generated|divider|divider|op_4~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\core3|i [2]),
	.datad(\core3|Mod0|auto_generated|divider|divider|op_4~6_combout ),
	.cin(gnd),
	.combout(\core3|Mod0|auto_generated|divider|divider|StageOut[15]~45_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[15]~45 .lut_mask = 16'hF000;
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[15]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N10
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|op_5~0 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|op_5~0_combout  = \core3|i [1] $ (VCC)
// \core3|Mod0|auto_generated|divider|divider|op_5~1  = CARRY(\core3|i [1])

	.dataa(\core3|i [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|Mod0|auto_generated|divider|divider|op_5~0_combout ),
	.cout(\core3|Mod0|auto_generated|divider|divider|op_5~1 ));
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|op_5~0 .lut_mask = 16'h55AA;
defparam \core3|Mod0|auto_generated|divider|divider|op_5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N12
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|op_5~2 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|op_5~2_combout  = (\core3|Mod0|auto_generated|divider|divider|StageOut[15]~46_combout  & (((!\core3|Mod0|auto_generated|divider|divider|op_5~1 )))) # 
// (!\core3|Mod0|auto_generated|divider|divider|StageOut[15]~46_combout  & ((\core3|Mod0|auto_generated|divider|divider|StageOut[15]~45_combout  & (!\core3|Mod0|auto_generated|divider|divider|op_5~1 )) # 
// (!\core3|Mod0|auto_generated|divider|divider|StageOut[15]~45_combout  & ((\core3|Mod0|auto_generated|divider|divider|op_5~1 ) # (GND)))))
// \core3|Mod0|auto_generated|divider|divider|op_5~3  = CARRY(((!\core3|Mod0|auto_generated|divider|divider|StageOut[15]~46_combout  & !\core3|Mod0|auto_generated|divider|divider|StageOut[15]~45_combout )) # 
// (!\core3|Mod0|auto_generated|divider|divider|op_5~1 ))

	.dataa(\core3|Mod0|auto_generated|divider|divider|StageOut[15]~46_combout ),
	.datab(\core3|Mod0|auto_generated|divider|divider|StageOut[15]~45_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Mod0|auto_generated|divider|divider|op_5~1 ),
	.combout(\core3|Mod0|auto_generated|divider|divider|op_5~2_combout ),
	.cout(\core3|Mod0|auto_generated|divider|divider|op_5~3 ));
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|op_5~2 .lut_mask = 16'h1E1F;
defparam \core3|Mod0|auto_generated|divider|divider|op_5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N14
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|op_5~5_cout  = CARRY((\core3|Mod0|auto_generated|divider|divider|StageOut[16]~44_combout ) # ((\core3|Mod0|auto_generated|divider|divider|StageOut[16]~54_combout ) # 
// (!\core3|Mod0|auto_generated|divider|divider|op_5~3 )))

	.dataa(\core3|Mod0|auto_generated|divider|divider|StageOut[16]~44_combout ),
	.datab(\core3|Mod0|auto_generated|divider|divider|StageOut[16]~54_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Mod0|auto_generated|divider|divider|op_5~3 ),
	.combout(),
	.cout(\core3|Mod0|auto_generated|divider|divider|op_5~5_cout ));
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|op_5~5 .lut_mask = 16'h00EF;
defparam \core3|Mod0|auto_generated|divider|divider|op_5~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N16
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|op_5~6_combout  = !\core3|Mod0|auto_generated|divider|divider|op_5~5_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Mod0|auto_generated|divider|divider|op_5~5_cout ),
	.combout(\core3|Mod0|auto_generated|divider|divider|op_5~6_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|op_5~6 .lut_mask = 16'h0F0F;
defparam \core3|Mod0|auto_generated|divider|divider|op_5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N0
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|StageOut[19]~47 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|StageOut[19]~47_combout  = (!\core3|Mod0|auto_generated|divider|divider|op_5~6_combout  & \core3|Mod0|auto_generated|divider|divider|op_5~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\core3|Mod0|auto_generated|divider|divider|op_5~6_combout ),
	.datad(\core3|Mod0|auto_generated|divider|divider|op_5~2_combout ),
	.cin(gnd),
	.combout(\core3|Mod0|auto_generated|divider|divider|StageOut[19]~47_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[19]~47 .lut_mask = 16'h0F00;
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[19]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N22
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|StageOut[18]~48 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout  = (\core3|Mod0|auto_generated|divider|divider|op_5~6_combout  & \core3|i [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\core3|Mod0|auto_generated|divider|divider|op_5~6_combout ),
	.datad(\core3|i [1]),
	.cin(gnd),
	.combout(\core3|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[18]~48 .lut_mask = 16'hF000;
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[18]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N8
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|op_6~5_cout  = CARRY((\core3|Mod0|auto_generated|divider|divider|StageOut[19]~55_combout ) # ((\core3|Mod0|auto_generated|divider|divider|StageOut[19]~47_combout ) # 
// (!\core3|Mod0|auto_generated|divider|divider|op_6~3 )))

	.dataa(\core3|Mod0|auto_generated|divider|divider|StageOut[19]~55_combout ),
	.datab(\core3|Mod0|auto_generated|divider|divider|StageOut[19]~47_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Mod0|auto_generated|divider|divider|op_6~3 ),
	.combout(),
	.cout(\core3|Mod0|auto_generated|divider|divider|op_6~5_cout ));
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|op_6~5 .lut_mask = 16'h00EF;
defparam \core3|Mod0|auto_generated|divider|divider|op_6~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N10
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|op_6~6_combout  = !\core3|Mod0|auto_generated|divider|divider|op_6~5_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Mod0|auto_generated|divider|divider|op_6~5_cout ),
	.combout(\core3|Mod0|auto_generated|divider|divider|op_6~6_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|op_6~6 .lut_mask = 16'h0F0F;
defparam \core3|Mod0|auto_generated|divider|divider|op_6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N16
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|StageOut[21]~50 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  = (\core3|Mod0|auto_generated|divider|divider|op_6~6_combout  & (\core3|i [0])) # (!\core3|Mod0|auto_generated|divider|divider|op_6~6_combout  & 
// ((\core3|Mod0|auto_generated|divider|divider|op_6~0_combout )))

	.dataa(vcc),
	.datab(\core3|i [0]),
	.datac(\core3|Mod0|auto_generated|divider|divider|op_6~0_combout ),
	.datad(\core3|Mod0|auto_generated|divider|divider|op_6~6_combout ),
	.cin(gnd),
	.combout(\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[21]~50 .lut_mask = 16'hCCF0;
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[21]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y13_N11
cycloneii_lcell_ff \core3|secret_key[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Add4~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|secret_key[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|secret_key [17]));

// Location: LCCOMB_X34_Y14_N6
cycloneii_lcell_comb \core3|Mux6~0 (
// Equation(s):
// \core3|Mux6~0_combout  = (!\core3|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & ((\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core3|secret_key [9])) # 
// (!\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & ((\core3|secret_key [17])))))

	.dataa(\core3|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.datab(\core3|secret_key [9]),
	.datac(\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datad(\core3|secret_key [17]),
	.cin(gnd),
	.combout(\core3|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mux6~0 .lut_mask = 16'h4540;
defparam \core3|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N14
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|StageOut[18]~49 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout  = (!\core3|Mod0|auto_generated|divider|divider|op_5~6_combout  & \core3|Mod0|auto_generated|divider|divider|op_5~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\core3|Mod0|auto_generated|divider|divider|op_5~6_combout ),
	.datad(\core3|Mod0|auto_generated|divider|divider|op_5~0_combout ),
	.cin(gnd),
	.combout(\core3|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[18]~49 .lut_mask = 16'h0F00;
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[18]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N22
cycloneii_lcell_comb \core3|Mod0|auto_generated|divider|divider|StageOut[22]~51 (
// Equation(s):
// \core3|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  = (\core3|Mod0|auto_generated|divider|divider|op_6~6_combout  & (((\core3|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout ) # 
// (\core3|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout )))) # (!\core3|Mod0|auto_generated|divider|divider|op_6~6_combout  & (\core3|Mod0|auto_generated|divider|divider|op_6~2_combout ))

	.dataa(\core3|Mod0|auto_generated|divider|divider|op_6~2_combout ),
	.datab(\core3|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout ),
	.datac(\core3|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout ),
	.datad(\core3|Mod0|auto_generated|divider|divider|op_6~6_combout ),
	.cin(gnd),
	.combout(\core3|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[22]~51 .lut_mask = 16'hFCAA;
defparam \core3|Mod0|auto_generated|divider|divider|StageOut[22]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y14_N11
cycloneii_lcell_ff \core3|secret_key[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Add4~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|secret_key[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|secret_key [1]));

// Location: LCCOMB_X34_Y14_N0
cycloneii_lcell_comb \core3|Mux6~1 (
// Equation(s):
// \core3|Mux6~1_combout  = (\core3|Mux6~0_combout ) # ((!\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core3|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & \core3|secret_key [1])))

	.dataa(\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datab(\core3|Mux6~0_combout ),
	.datac(\core3|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.datad(\core3|secret_key [1]),
	.cin(gnd),
	.combout(\core3|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mux6~1 .lut_mask = 16'hDCCC;
defparam \core3|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N20
cycloneii_lcell_comb \core3|Equal9~0 (
// Equation(s):
// \core3|Equal9~0_combout  = (\core3|Equal21~1_combout  & (\core3|Equal12~0_combout  & (!\core3|state [2] & !\core3|state [4])))

	.dataa(\core3|Equal21~1_combout ),
	.datab(\core3|Equal12~0_combout ),
	.datac(\core3|state [2]),
	.datad(\core3|state [4]),
	.cin(gnd),
	.combout(\core3|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Equal9~0 .lut_mask = 16'h0008;
defparam \core3|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N30
cycloneii_lcell_comb \core3|Equal22~0 (
// Equation(s):
// \core3|Equal22~0_combout  = (\core3|state [1] & \core3|Equal20~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\core3|state [1]),
	.datad(\core3|Equal20~0_combout ),
	.cin(gnd),
	.combout(\core3|Equal22~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Equal22~0 .lut_mask = 16'hF000;
defparam \core3|Equal22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N0
cycloneii_lcell_comb \core3|Selector31~1 (
// Equation(s):
// \core3|Selector31~1_combout  = (\core3|Add1~0_combout  & ((\core3|Equal9~0_combout ) # ((\core3|Add0~0_combout  & \core3|Equal22~0_combout )))) # (!\core3|Add1~0_combout  & (((\core3|Add0~0_combout  & \core3|Equal22~0_combout ))))

	.dataa(\core3|Add1~0_combout ),
	.datab(\core3|Equal9~0_combout ),
	.datac(\core3|Add0~0_combout ),
	.datad(\core3|Equal22~0_combout ),
	.cin(gnd),
	.combout(\core3|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector31~1 .lut_mask = 16'hF888;
defparam \core3|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N4
cycloneii_lcell_comb \core3|WideOr2~1 (
// Equation(s):
// \core3|WideOr2~1_combout  = (!\core3|WideOr2~0_combout  & (!\core3|state [5] & (\core3|state [1] $ (!\core3|state [4]))))

	.dataa(\core3|WideOr2~0_combout ),
	.datab(\core3|state [1]),
	.datac(\core3|state [5]),
	.datad(\core3|state [4]),
	.cin(gnd),
	.combout(\core3|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|WideOr2~1 .lut_mask = 16'h0401;
defparam \core3|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N1
cycloneii_lcell_ff \core3|j[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector31~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|WideOr2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|j [0]));

// Location: LCCOMB_X29_Y20_N6
cycloneii_lcell_comb \core3|Add0~0 (
// Equation(s):
// \core3|Add0~0_combout  = (\core3|q_i [0] & (\core3|j [0] $ (VCC))) # (!\core3|q_i [0] & (\core3|j [0] & VCC))
// \core3|Add0~1  = CARRY((\core3|q_i [0] & \core3|j [0]))

	.dataa(\core3|q_i [0]),
	.datab(\core3|j [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|Add0~0_combout ),
	.cout(\core3|Add0~1 ));
// synopsys translate_off
defparam \core3|Add0~0 .lut_mask = 16'h6688;
defparam \core3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N18
cycloneii_lcell_comb \core3|Add1~2 (
// Equation(s):
// \core3|Add1~2_combout  = (\core3|Add0~2_combout  & ((\core3|Mux6~1_combout  & (\core3|Add1~1  & VCC)) # (!\core3|Mux6~1_combout  & (!\core3|Add1~1 )))) # (!\core3|Add0~2_combout  & ((\core3|Mux6~1_combout  & (!\core3|Add1~1 )) # (!\core3|Mux6~1_combout  & 
// ((\core3|Add1~1 ) # (GND)))))
// \core3|Add1~3  = CARRY((\core3|Add0~2_combout  & (!\core3|Mux6~1_combout  & !\core3|Add1~1 )) # (!\core3|Add0~2_combout  & ((!\core3|Add1~1 ) # (!\core3|Mux6~1_combout ))))

	.dataa(\core3|Add0~2_combout ),
	.datab(\core3|Mux6~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add1~1 ),
	.combout(\core3|Add1~2_combout ),
	.cout(\core3|Add1~3 ));
// synopsys translate_off
defparam \core3|Add1~2 .lut_mask = 16'h9617;
defparam \core3|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N2
cycloneii_lcell_comb \core3|Selector30~1 (
// Equation(s):
// \core3|Selector30~1_combout  = (\core3|Add0~2_combout  & ((\core3|Equal22~0_combout ) # ((\core3|Add1~2_combout  & \core3|Equal9~0_combout )))) # (!\core3|Add0~2_combout  & (\core3|Add1~2_combout  & (\core3|Equal9~0_combout )))

	.dataa(\core3|Add0~2_combout ),
	.datab(\core3|Add1~2_combout ),
	.datac(\core3|Equal9~0_combout ),
	.datad(\core3|Equal22~0_combout ),
	.cin(gnd),
	.combout(\core3|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector30~1 .lut_mask = 16'hEAC0;
defparam \core3|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N4
cycloneii_lcell_comb \core3|Add2~4 (
// Equation(s):
// \core3|Add2~4_combout  = (\core3|i [2] & (\core3|Add2~3  $ (GND))) # (!\core3|i [2] & (!\core3|Add2~3  & VCC))
// \core3|Add2~5  = CARRY((\core3|i [2] & !\core3|Add2~3 ))

	.dataa(\core3|i [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add2~3 ),
	.combout(\core3|Add2~4_combout ),
	.cout(\core3|Add2~5 ));
// synopsys translate_off
defparam \core3|Add2~4 .lut_mask = 16'hA50A;
defparam \core3|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N4
cycloneii_lcell_comb \core3|Equal19~0 (
// Equation(s):
// \core3|Equal19~0_combout  = (\core3|state [4] & (\core3|Equal3~5_combout  & (\core3|state [1] & \core3|state [0])))

	.dataa(\core3|state [4]),
	.datab(\core3|Equal3~5_combout ),
	.datac(\core3|state [1]),
	.datad(\core3|state [0]),
	.cin(gnd),
	.combout(\core3|Equal19~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Equal19~0 .lut_mask = 16'h8000;
defparam \core3|Equal19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N0
cycloneii_lcell_comb \core3|Selector29~0 (
// Equation(s):
// \core3|Selector29~0_combout  = (\core3|Add3~4_combout  & ((\core3|Equal29~0_combout ) # ((\core3|Add2~4_combout  & \core3|Equal19~0_combout )))) # (!\core3|Add3~4_combout  & (((\core3|Add2~4_combout  & \core3|Equal19~0_combout ))))

	.dataa(\core3|Add3~4_combout ),
	.datab(\core3|Equal29~0_combout ),
	.datac(\core3|Add2~4_combout ),
	.datad(\core3|Equal19~0_combout ),
	.cin(gnd),
	.combout(\core3|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector29~0 .lut_mask = 16'hF888;
defparam \core3|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N2
cycloneii_lcell_comb \core3|Equal2~2 (
// Equation(s):
// \core3|Equal2~2_combout  = ((\core3|state [1]) # ((\core3|state [4]) # (!\core3|Equal3~5_combout ))) # (!\core3|state [0])

	.dataa(\core3|state [0]),
	.datab(\core3|state [1]),
	.datac(\core3|Equal3~5_combout ),
	.datad(\core3|state [4]),
	.cin(gnd),
	.combout(\core3|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Equal2~2 .lut_mask = 16'hFFDF;
defparam \core3|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneii_lcell_comb \core3|data~0 (
// Equation(s):
// \core3|data~0_combout  = (!\core3|Equal27~0_combout  & (((!\core3|Equal3~4_combout ) # (!\core3|state [2])) # (!\core3|Equal12~0_combout )))

	.dataa(\core3|Equal27~0_combout ),
	.datab(\core3|Equal12~0_combout ),
	.datac(\core3|state [2]),
	.datad(\core3|Equal3~4_combout ),
	.cin(gnd),
	.combout(\core3|data~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|data~0 .lut_mask = 16'h1555;
defparam \core3|data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N8
cycloneii_lcell_comb \core3|WideOr4 (
// Equation(s):
// \core3|WideOr4~combout  = (((\core3|Equal6~0_combout  & \core3|Equal3~4_combout )) # (!\core3|data~0_combout )) # (!\core3|Equal2~2_combout )

	.dataa(\core3|Equal6~0_combout ),
	.datab(\core3|Equal2~2_combout ),
	.datac(\core3|data~0_combout ),
	.datad(\core3|Equal3~4_combout ),
	.cin(gnd),
	.combout(\core3|WideOr4~combout ),
	.cout());
// synopsys translate_off
defparam \core3|WideOr4 .lut_mask = 16'hBF3F;
defparam \core3|WideOr4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N2
cycloneii_lcell_comb \core3|Selector29~2 (
// Equation(s):
// \core3|Selector29~2_combout  = (\core3|Selector29~1_combout ) # ((\core3|Selector29~0_combout ) # ((\core3|i [2] & \core3|WideOr4~combout )))

	.dataa(\core3|Selector29~1_combout ),
	.datab(\core3|i [2]),
	.datac(\core3|Selector29~0_combout ),
	.datad(\core3|WideOr4~combout ),
	.cin(gnd),
	.combout(\core3|Selector29~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector29~2 .lut_mask = 16'hFEFA;
defparam \core3|Selector29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N26
cycloneii_lcell_comb \core3|WideOr5~0 (
// Equation(s):
// \core3|WideOr5~0_combout  = (\core3|state [0] & (((\core3|state [2]) # (!\core3|state [4])))) # (!\core3|state [0] & (((\core3|state [3] & \core3|state [4])) # (!\core3|state [2])))

	.dataa(\core3|state [3]),
	.datab(\core3|state [0]),
	.datac(\core3|state [2]),
	.datad(\core3|state [4]),
	.cin(gnd),
	.combout(\core3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|WideOr5~0 .lut_mask = 16'hE3CF;
defparam \core3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N6
cycloneii_lcell_comb \core3|WideOr5~2 (
// Equation(s):
// \core3|WideOr5~2_combout  = (!\core3|state [5] & ((\core3|state [1] & ((!\core3|WideOr5~0_combout ))) # (!\core3|state [1] & (!\core3|WideOr5~1_combout ))))

	.dataa(\core3|WideOr5~1_combout ),
	.datab(\core3|state [5]),
	.datac(\core3|state [1]),
	.datad(\core3|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\core3|WideOr5~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|WideOr5~2 .lut_mask = 16'h0131;
defparam \core3|WideOr5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N3
cycloneii_lcell_ff \core3|address[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector29~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|address [2]));

// Location: LCCOMB_X29_Y19_N14
cycloneii_lcell_comb \core3|Equal21~1 (
// Equation(s):
// \core3|Equal21~1_combout  = (!\core3|state [1] & \core3|state [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\core3|state [1]),
	.datad(\core3|state [0]),
	.cin(gnd),
	.combout(\core3|Equal21~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Equal21~1 .lut_mask = 16'h0F00;
defparam \core3|Equal21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneii_lcell_comb \core3|Equal21~0 (
// Equation(s):
// \core3|Equal21~0_combout  = (\core3|state [4] & (\core3|Equal21~1_combout  & (!\core3|state [3] & \core3|Equal5~1_combout )))

	.dataa(\core3|state [4]),
	.datab(\core3|Equal21~1_combout ),
	.datac(\core3|state [3]),
	.datad(\core3|Equal5~1_combout ),
	.cin(gnd),
	.combout(\core3|Equal21~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Equal21~0 .lut_mask = 16'h0800;
defparam \core3|Equal21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneii_lcell_comb \core3|q_i~2 (
// Equation(s):
// \core3|q_i~2_combout  = (\core3|Equal21~0_combout ) # ((\core3|Equal26~0_combout  & (!\core3|state [1] & !\core3|state [4])))

	.dataa(\core3|Equal26~0_combout ),
	.datab(\core3|state [1]),
	.datac(\core3|Equal21~0_combout ),
	.datad(\core3|state [4]),
	.cin(gnd),
	.combout(\core3|q_i~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|q_i~2 .lut_mask = 16'hF0F2;
defparam \core3|q_i~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneii_lcell_comb \core3|Selector79~0 (
// Equation(s):
// \core3|Selector79~0_combout  = (\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3] & ((\core3|q_i~2_combout ) # ((\core3|WideOr28~1_combout  & \core3|q_i [3])))) # 
// (!\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3] & (\core3|WideOr28~1_combout  & (\core3|q_i [3])))

	.dataa(\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3]),
	.datab(\core3|WideOr28~1_combout ),
	.datac(\core3|q_i [3]),
	.datad(\core3|q_i~2_combout ),
	.cin(gnd),
	.combout(\core3|Selector79~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector79~0 .lut_mask = 16'hEAC0;
defparam \core3|Selector79~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N31
cycloneii_lcell_ff \core3|q_i[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector79~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|q_i [3]));

// Location: LCCOMB_X29_Y20_N4
cycloneii_lcell_comb \core3|Selector80~0 (
// Equation(s):
// \core3|Selector80~0_combout  = (\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2] & ((\core3|q_i~2_combout ) # ((\core3|WideOr28~1_combout  & \core3|q_i [2])))) # 
// (!\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2] & (\core3|WideOr28~1_combout  & (\core3|q_i [2])))

	.dataa(\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2]),
	.datab(\core3|WideOr28~1_combout ),
	.datac(\core3|q_i [2]),
	.datad(\core3|q_i~2_combout ),
	.cin(gnd),
	.combout(\core3|Selector80~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector80~0 .lut_mask = 16'hEAC0;
defparam \core3|Selector80~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N5
cycloneii_lcell_ff \core3|q_i[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector80~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|q_i [2]));

// Location: LCCOMB_X29_Y21_N8
cycloneii_lcell_comb \core3|Add3~0 (
// Equation(s):
// \core3|Add3~0_combout  = (\core3|q_j [0] & (\core3|q_i [0] $ (VCC))) # (!\core3|q_j [0] & (\core3|q_i [0] & VCC))
// \core3|Add3~1  = CARRY((\core3|q_j [0] & \core3|q_i [0]))

	.dataa(\core3|q_j [0]),
	.datab(\core3|q_i [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|Add3~0_combout ),
	.cout(\core3|Add3~1 ));
// synopsys translate_off
defparam \core3|Add3~0 .lut_mask = 16'h6688;
defparam \core3|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N10
cycloneii_lcell_comb \core3|Add3~2 (
// Equation(s):
// \core3|Add3~2_combout  = (\core3|q_i [1] & ((\core3|q_j [1] & (\core3|Add3~1  & VCC)) # (!\core3|q_j [1] & (!\core3|Add3~1 )))) # (!\core3|q_i [1] & ((\core3|q_j [1] & (!\core3|Add3~1 )) # (!\core3|q_j [1] & ((\core3|Add3~1 ) # (GND)))))
// \core3|Add3~3  = CARRY((\core3|q_i [1] & (!\core3|q_j [1] & !\core3|Add3~1 )) # (!\core3|q_i [1] & ((!\core3|Add3~1 ) # (!\core3|q_j [1]))))

	.dataa(\core3|q_i [1]),
	.datab(\core3|q_j [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add3~1 ),
	.combout(\core3|Add3~2_combout ),
	.cout(\core3|Add3~3 ));
// synopsys translate_off
defparam \core3|Add3~2 .lut_mask = 16'h9617;
defparam \core3|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N14
cycloneii_lcell_comb \core3|Add3~6 (
// Equation(s):
// \core3|Add3~6_combout  = (\core3|q_j [3] & ((\core3|q_i [3] & (\core3|Add3~5  & VCC)) # (!\core3|q_i [3] & (!\core3|Add3~5 )))) # (!\core3|q_j [3] & ((\core3|q_i [3] & (!\core3|Add3~5 )) # (!\core3|q_i [3] & ((\core3|Add3~5 ) # (GND)))))
// \core3|Add3~7  = CARRY((\core3|q_j [3] & (!\core3|q_i [3] & !\core3|Add3~5 )) # (!\core3|q_j [3] & ((!\core3|Add3~5 ) # (!\core3|q_i [3]))))

	.dataa(\core3|q_j [3]),
	.datab(\core3|q_i [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add3~5 ),
	.combout(\core3|Add3~6_combout ),
	.cout(\core3|Add3~7 ));
// synopsys translate_off
defparam \core3|Add3~6 .lut_mask = 16'h9617;
defparam \core3|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N6
cycloneii_lcell_comb \core3|Add2~6 (
// Equation(s):
// \core3|Add2~6_combout  = (\core3|i [3] & (!\core3|Add2~5 )) # (!\core3|i [3] & ((\core3|Add2~5 ) # (GND)))
// \core3|Add2~7  = CARRY((!\core3|Add2~5 ) # (!\core3|i [3]))

	.dataa(vcc),
	.datab(\core3|i [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add2~5 ),
	.combout(\core3|Add2~6_combout ),
	.cout(\core3|Add2~7 ));
// synopsys translate_off
defparam \core3|Add2~6 .lut_mask = 16'h3C3F;
defparam \core3|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N30
cycloneii_lcell_comb \core3|Selector28~0 (
// Equation(s):
// \core3|Selector28~0_combout  = (\core3|Equal19~0_combout  & ((\core3|Add2~6_combout ) # ((\core3|Equal29~0_combout  & \core3|Add3~6_combout )))) # (!\core3|Equal19~0_combout  & (\core3|Equal29~0_combout  & (\core3|Add3~6_combout )))

	.dataa(\core3|Equal19~0_combout ),
	.datab(\core3|Equal29~0_combout ),
	.datac(\core3|Add3~6_combout ),
	.datad(\core3|Add2~6_combout ),
	.cin(gnd),
	.combout(\core3|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector28~0 .lut_mask = 16'hEAC0;
defparam \core3|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N24
cycloneii_lcell_comb \core3|Mux4~0 (
// Equation(s):
// \core3|Mux4~0_combout  = (!\core3|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & ((\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core3|secret_key [11])) # 
// (!\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & ((\core3|secret_key [19])))))

	.dataa(\core3|secret_key [11]),
	.datab(\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datac(\core3|secret_key [19]),
	.datad(\core3|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.cin(gnd),
	.combout(\core3|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mux4~0 .lut_mask = 16'h00B8;
defparam \core3|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N22
cycloneii_lcell_comb \core3|Mux4~1 (
// Equation(s):
// \core3|Mux4~1_combout  = (\core3|Mux4~0_combout ) # ((\core3|secret_key [3] & (!\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & \core3|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout )))

	.dataa(\core3|secret_key [3]),
	.datab(\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datac(\core3|Mux4~0_combout ),
	.datad(\core3|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.cin(gnd),
	.combout(\core3|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mux4~1 .lut_mask = 16'hF2F0;
defparam \core3|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y13_N13
cycloneii_lcell_ff \core3|secret_key[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Add4~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|secret_key[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|secret_key [18]));

// Location: LCCOMB_X34_Y14_N2
cycloneii_lcell_comb \core3|Mux5~0 (
// Equation(s):
// \core3|Mux5~0_combout  = (!\core3|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & ((\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & ((\core3|secret_key [10]))) # 
// (!\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core3|secret_key [18]))))

	.dataa(\core3|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.datab(\core3|secret_key [18]),
	.datac(\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datad(\core3|secret_key [10]),
	.cin(gnd),
	.combout(\core3|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mux5~0 .lut_mask = 16'h5404;
defparam \core3|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y14_N13
cycloneii_lcell_ff \core3|secret_key[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Add4~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|secret_key[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|secret_key [2]));

// Location: LCCOMB_X34_Y14_N8
cycloneii_lcell_comb \core3|Mux5~1 (
// Equation(s):
// \core3|Mux5~1_combout  = (\core3|Mux5~0_combout ) # ((\core3|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & (!\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & \core3|secret_key [2])))

	.dataa(\core3|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.datab(\core3|Mux5~0_combout ),
	.datac(\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datad(\core3|secret_key [2]),
	.cin(gnd),
	.combout(\core3|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mux5~1 .lut_mask = 16'hCECC;
defparam \core3|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N22
cycloneii_lcell_comb \core3|Add1~6 (
// Equation(s):
// \core3|Add1~6_combout  = (\core3|Add0~6_combout  & ((\core3|Mux4~1_combout  & (\core3|Add1~5  & VCC)) # (!\core3|Mux4~1_combout  & (!\core3|Add1~5 )))) # (!\core3|Add0~6_combout  & ((\core3|Mux4~1_combout  & (!\core3|Add1~5 )) # (!\core3|Mux4~1_combout  & 
// ((\core3|Add1~5 ) # (GND)))))
// \core3|Add1~7  = CARRY((\core3|Add0~6_combout  & (!\core3|Mux4~1_combout  & !\core3|Add1~5 )) # (!\core3|Add0~6_combout  & ((!\core3|Add1~5 ) # (!\core3|Mux4~1_combout ))))

	.dataa(\core3|Add0~6_combout ),
	.datab(\core3|Mux4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add1~5 ),
	.combout(\core3|Add1~6_combout ),
	.cout(\core3|Add1~7 ));
// synopsys translate_off
defparam \core3|Add1~6 .lut_mask = 16'h9617;
defparam \core3|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N6
cycloneii_lcell_comb \core3|Selector28~1 (
// Equation(s):
// \core3|Selector28~1_combout  = (\core3|Add0~6_combout  & ((\core3|Equal22~0_combout ) # ((\core3|Equal9~0_combout  & \core3|Add1~6_combout )))) # (!\core3|Add0~6_combout  & (\core3|Equal9~0_combout  & (\core3|Add1~6_combout )))

	.dataa(\core3|Add0~6_combout ),
	.datab(\core3|Equal9~0_combout ),
	.datac(\core3|Add1~6_combout ),
	.datad(\core3|Equal22~0_combout ),
	.cin(gnd),
	.combout(\core3|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector28~1 .lut_mask = 16'hEAC0;
defparam \core3|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N12
cycloneii_lcell_comb \core3|Selector28~2 (
// Equation(s):
// \core3|Selector28~2_combout  = (\core3|Selector28~0_combout ) # ((\core3|Selector28~1_combout ) # ((\core3|WideOr4~combout  & \core3|i [3])))

	.dataa(\core3|WideOr4~combout ),
	.datab(\core3|i [3]),
	.datac(\core3|Selector28~0_combout ),
	.datad(\core3|Selector28~1_combout ),
	.cin(gnd),
	.combout(\core3|Selector28~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector28~2 .lut_mask = 16'hFFF8;
defparam \core3|Selector28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N13
cycloneii_lcell_ff \core3|address[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector28~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|address [3]));

// Location: LCCOMB_X31_Y21_N8
cycloneii_lcell_comb \core3|Add2~8 (
// Equation(s):
// \core3|Add2~8_combout  = (\core3|i [4] & (\core3|Add2~7  $ (GND))) # (!\core3|i [4] & (!\core3|Add2~7  & VCC))
// \core3|Add2~9  = CARRY((\core3|i [4] & !\core3|Add2~7 ))

	.dataa(\core3|i [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add2~7 ),
	.combout(\core3|Add2~8_combout ),
	.cout(\core3|Add2~9 ));
// synopsys translate_off
defparam \core3|Add2~8 .lut_mask = 16'hA50A;
defparam \core3|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N28
cycloneii_lcell_comb \core3|Selector27~0 (
// Equation(s):
// \core3|Selector27~0_combout  = (\core3|Add3~8_combout  & ((\core3|Equal29~0_combout ) # ((\core3|Add2~8_combout  & \core3|Equal19~0_combout )))) # (!\core3|Add3~8_combout  & (((\core3|Add2~8_combout  & \core3|Equal19~0_combout ))))

	.dataa(\core3|Add3~8_combout ),
	.datab(\core3|Equal29~0_combout ),
	.datac(\core3|Add2~8_combout ),
	.datad(\core3|Equal19~0_combout ),
	.cin(gnd),
	.combout(\core3|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector27~0 .lut_mask = 16'hF888;
defparam \core3|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N6
cycloneii_lcell_comb \core3|Mux3~0 (
// Equation(s):
// \core3|Mux3~0_combout  = (!\core3|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & ((\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core3|secret_key [12])) # 
// (!\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & ((\core3|secret_key [20])))))

	.dataa(\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datab(\core3|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.datac(\core3|secret_key [12]),
	.datad(\core3|secret_key [20]),
	.cin(gnd),
	.combout(\core3|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mux3~0 .lut_mask = 16'h3120;
defparam \core3|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N0
cycloneii_lcell_comb \core3|Mux3~1 (
// Equation(s):
// \core3|Mux3~1_combout  = (\core3|Mux3~0_combout ) # ((\core3|secret_key [4] & (\core3|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & !\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout )))

	.dataa(\core3|secret_key [4]),
	.datab(\core3|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.datac(\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datad(\core3|Mux3~0_combout ),
	.cin(gnd),
	.combout(\core3|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mux3~1 .lut_mask = 16'hFF08;
defparam \core3|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N24
cycloneii_lcell_comb \core3|Add1~8 (
// Equation(s):
// \core3|Add1~8_combout  = ((\core3|Add0~8_combout  $ (\core3|Mux3~1_combout  $ (!\core3|Add1~7 )))) # (GND)
// \core3|Add1~9  = CARRY((\core3|Add0~8_combout  & ((\core3|Mux3~1_combout ) # (!\core3|Add1~7 ))) # (!\core3|Add0~8_combout  & (\core3|Mux3~1_combout  & !\core3|Add1~7 )))

	.dataa(\core3|Add0~8_combout ),
	.datab(\core3|Mux3~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add1~7 ),
	.combout(\core3|Add1~8_combout ),
	.cout(\core3|Add1~9 ));
// synopsys translate_off
defparam \core3|Add1~8 .lut_mask = 16'h698E;
defparam \core3|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N12
cycloneii_lcell_comb \core3|Selector27~1 (
// Equation(s):
// \core3|Selector27~1_combout  = (\core3|Add0~8_combout  & ((\core3|Equal22~0_combout ) # ((\core3|Equal9~0_combout  & \core3|Add1~8_combout )))) # (!\core3|Add0~8_combout  & (\core3|Equal9~0_combout  & (\core3|Add1~8_combout )))

	.dataa(\core3|Add0~8_combout ),
	.datab(\core3|Equal9~0_combout ),
	.datac(\core3|Add1~8_combout ),
	.datad(\core3|Equal22~0_combout ),
	.cin(gnd),
	.combout(\core3|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector27~1 .lut_mask = 16'hEAC0;
defparam \core3|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N30
cycloneii_lcell_comb \core3|Selector27~2 (
// Equation(s):
// \core3|Selector27~2_combout  = (\core3|Selector27~0_combout ) # ((\core3|Selector27~1_combout ) # ((\core3|WideOr4~combout  & \core3|i [4])))

	.dataa(\core3|WideOr4~combout ),
	.datab(\core3|Selector27~0_combout ),
	.datac(\core3|i [4]),
	.datad(\core3|Selector27~1_combout ),
	.cin(gnd),
	.combout(\core3|Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector27~2 .lut_mask = 16'hFFEC;
defparam \core3|Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N31
cycloneii_lcell_ff \core3|address[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector27~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|address [4]));

// Location: LCFF_X30_Y20_N11
cycloneii_lcell_ff \core3|j[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector26~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|WideOr2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|j [5]));

// Location: LCFF_X30_Y20_N13
cycloneii_lcell_ff \core3|j[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector27~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|WideOr2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|j [4]));

// Location: LCCOMB_X29_Y20_N26
cycloneii_lcell_comb \core3|Selector81~0 (
// Equation(s):
// \core3|Selector81~0_combout  = (\core3|q_i~2_combout  & ((\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1]) # ((\core3|WideOr28~1_combout  & \core3|q_i [1])))) # (!\core3|q_i~2_combout  & (\core3|WideOr28~1_combout  & 
// (\core3|q_i [1])))

	.dataa(\core3|q_i~2_combout ),
	.datab(\core3|WideOr28~1_combout ),
	.datac(\core3|q_i [1]),
	.datad(\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1]),
	.cin(gnd),
	.combout(\core3|Selector81~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector81~0 .lut_mask = 16'hEAC0;
defparam \core3|Selector81~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N27
cycloneii_lcell_ff \core3|q_i[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector81~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|q_i [1]));

// Location: LCCOMB_X29_Y20_N16
cycloneii_lcell_comb \core3|Add0~10 (
// Equation(s):
// \core3|Add0~10_combout  = (\core3|q_i [5] & ((\core3|j [5] & (\core3|Add0~9  & VCC)) # (!\core3|j [5] & (!\core3|Add0~9 )))) # (!\core3|q_i [5] & ((\core3|j [5] & (!\core3|Add0~9 )) # (!\core3|j [5] & ((\core3|Add0~9 ) # (GND)))))
// \core3|Add0~11  = CARRY((\core3|q_i [5] & (!\core3|j [5] & !\core3|Add0~9 )) # (!\core3|q_i [5] & ((!\core3|Add0~9 ) # (!\core3|j [5]))))

	.dataa(\core3|q_i [5]),
	.datab(\core3|j [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add0~9 ),
	.combout(\core3|Add0~10_combout ),
	.cout(\core3|Add0~11 ));
// synopsys translate_off
defparam \core3|Add0~10 .lut_mask = 16'h9617;
defparam \core3|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N26
cycloneii_lcell_comb \core3|Add1~10 (
// Equation(s):
// \core3|Add1~10_combout  = (\core3|Mux2~1_combout  & ((\core3|Add0~10_combout  & (\core3|Add1~9  & VCC)) # (!\core3|Add0~10_combout  & (!\core3|Add1~9 )))) # (!\core3|Mux2~1_combout  & ((\core3|Add0~10_combout  & (!\core3|Add1~9 )) # 
// (!\core3|Add0~10_combout  & ((\core3|Add1~9 ) # (GND)))))
// \core3|Add1~11  = CARRY((\core3|Mux2~1_combout  & (!\core3|Add0~10_combout  & !\core3|Add1~9 )) # (!\core3|Mux2~1_combout  & ((!\core3|Add1~9 ) # (!\core3|Add0~10_combout ))))

	.dataa(\core3|Mux2~1_combout ),
	.datab(\core3|Add0~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add1~9 ),
	.combout(\core3|Add1~10_combout ),
	.cout(\core3|Add1~11 ));
// synopsys translate_off
defparam \core3|Add1~10 .lut_mask = 16'h9617;
defparam \core3|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N10
cycloneii_lcell_comb \core3|Selector26~1 (
// Equation(s):
// \core3|Selector26~1_combout  = (\core3|Equal22~0_combout  & ((\core3|Add0~10_combout ) # ((\core3|Equal9~0_combout  & \core3|Add1~10_combout )))) # (!\core3|Equal22~0_combout  & (\core3|Equal9~0_combout  & (\core3|Add1~10_combout )))

	.dataa(\core3|Equal22~0_combout ),
	.datab(\core3|Equal9~0_combout ),
	.datac(\core3|Add1~10_combout ),
	.datad(\core3|Add0~10_combout ),
	.cin(gnd),
	.combout(\core3|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector26~1 .lut_mask = 16'hEAC0;
defparam \core3|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N0
cycloneii_lcell_comb \core3|Selector26~2 (
// Equation(s):
// \core3|Selector26~2_combout  = (\core3|Selector26~0_combout ) # ((\core3|Selector26~1_combout ) # ((\core3|i [5] & \core3|WideOr4~combout )))

	.dataa(\core3|Selector26~0_combout ),
	.datab(\core3|i [5]),
	.datac(\core3|Selector26~1_combout ),
	.datad(\core3|WideOr4~combout ),
	.cin(gnd),
	.combout(\core3|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector26~2 .lut_mask = 16'hFEFA;
defparam \core3|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N1
cycloneii_lcell_ff \core3|address[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector26~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|address [5]));

// Location: LCCOMB_X29_Y20_N28
cycloneii_lcell_comb \core3|Selector76~0 (
// Equation(s):
// \core3|Selector76~0_combout  = (\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6] & ((\core3|q_i~2_combout ) # ((\core3|WideOr28~1_combout  & \core3|q_i [6])))) # 
// (!\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6] & (\core3|WideOr28~1_combout  & (\core3|q_i [6])))

	.dataa(\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6]),
	.datab(\core3|WideOr28~1_combout ),
	.datac(\core3|q_i [6]),
	.datad(\core3|q_i~2_combout ),
	.cin(gnd),
	.combout(\core3|Selector76~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector76~0 .lut_mask = 16'hEAC0;
defparam \core3|Selector76~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N29
cycloneii_lcell_ff \core3|q_i[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector76~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|q_i [6]));

// Location: LCCOMB_X29_Y20_N22
cycloneii_lcell_comb \core3|Selector77~0 (
// Equation(s):
// \core3|Selector77~0_combout  = (\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5] & ((\core3|q_i~2_combout ) # ((\core3|WideOr28~1_combout  & \core3|q_i [5])))) # 
// (!\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5] & (\core3|WideOr28~1_combout  & (\core3|q_i [5])))

	.dataa(\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5]),
	.datab(\core3|WideOr28~1_combout ),
	.datac(\core3|q_i [5]),
	.datad(\core3|q_i~2_combout ),
	.cin(gnd),
	.combout(\core3|Selector77~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector77~0 .lut_mask = 16'hEAC0;
defparam \core3|Selector77~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N23
cycloneii_lcell_ff \core3|q_i[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector77~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|q_i [5]));

// Location: LCCOMB_X29_Y19_N30
cycloneii_lcell_comb \core3|Equal4~3 (
// Equation(s):
// \core3|Equal4~3_combout  = (\core3|state [0] & (\core3|state [1] & !\core3|state [4]))

	.dataa(vcc),
	.datab(\core3|state [0]),
	.datac(\core3|state [1]),
	.datad(\core3|state [4]),
	.cin(gnd),
	.combout(\core3|Equal4~3_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Equal4~3 .lut_mask = 16'h00C0;
defparam \core3|Equal4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N22
cycloneii_lcell_comb \core3|Equal24~0 (
// Equation(s):
// \core3|Equal24~0_combout  = (\core3|Equal26~0_combout  & (!\core3|state [1] & \core3|state [4]))

	.dataa(\core3|Equal26~0_combout ),
	.datab(vcc),
	.datac(\core3|state [1]),
	.datad(\core3|state [4]),
	.cin(gnd),
	.combout(\core3|Equal24~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Equal24~0 .lut_mask = 16'h0A00;
defparam \core3|Equal24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cycloneii_lcell_comb \core3|q_j~0 (
// Equation(s):
// \core3|q_j~0_combout  = (\core3|Equal24~0_combout ) # ((!\core3|state [2] & (\core3|Equal4~3_combout  & \core3|Equal12~0_combout )))

	.dataa(\core3|state [2]),
	.datab(\core3|Equal4~3_combout ),
	.datac(\core3|Equal12~0_combout ),
	.datad(\core3|Equal24~0_combout ),
	.cin(gnd),
	.combout(\core3|q_j~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|q_j~0 .lut_mask = 16'hFF40;
defparam \core3|q_j~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N6
cycloneii_lcell_comb \core3|Selector86~0 (
// Equation(s):
// \core3|Selector86~0_combout  = (\core3|WideOr29~1_combout  & ((\core3|q_j [4]) # ((\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4] & \core3|q_j~0_combout )))) # (!\core3|WideOr29~1_combout  & 
// (\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4] & ((\core3|q_j~0_combout ))))

	.dataa(\core3|WideOr29~1_combout ),
	.datab(\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4]),
	.datac(\core3|q_j [4]),
	.datad(\core3|q_j~0_combout ),
	.cin(gnd),
	.combout(\core3|Selector86~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector86~0 .lut_mask = 16'hECA0;
defparam \core3|Selector86~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y22_N7
cycloneii_lcell_ff \core3|q_j[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector86~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|q_j [4]));

// Location: LCCOMB_X29_Y21_N20
cycloneii_lcell_comb \core3|Add3~12 (
// Equation(s):
// \core3|Add3~12_combout  = ((\core3|q_j [6] $ (\core3|q_i [6] $ (!\core3|Add3~11 )))) # (GND)
// \core3|Add3~13  = CARRY((\core3|q_j [6] & ((\core3|q_i [6]) # (!\core3|Add3~11 ))) # (!\core3|q_j [6] & (\core3|q_i [6] & !\core3|Add3~11 )))

	.dataa(\core3|q_j [6]),
	.datab(\core3|q_i [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add3~11 ),
	.combout(\core3|Add3~12_combout ),
	.cout(\core3|Add3~13 ));
// synopsys translate_off
defparam \core3|Add3~12 .lut_mask = 16'h698E;
defparam \core3|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N24
cycloneii_lcell_comb \core3|Selector25~0 (
// Equation(s):
// \core3|Selector25~0_combout  = (\core3|Equal19~0_combout  & ((\core3|Add2~12_combout ) # ((\core3|Equal29~0_combout  & \core3|Add3~12_combout )))) # (!\core3|Equal19~0_combout  & (\core3|Equal29~0_combout  & (\core3|Add3~12_combout )))

	.dataa(\core3|Equal19~0_combout ),
	.datab(\core3|Equal29~0_combout ),
	.datac(\core3|Add3~12_combout ),
	.datad(\core3|Add2~12_combout ),
	.cin(gnd),
	.combout(\core3|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector25~0 .lut_mask = 16'hEAC0;
defparam \core3|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N9
cycloneii_lcell_ff \core3|j[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector25~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|WideOr2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|j [6]));

// Location: LCCOMB_X29_Y20_N18
cycloneii_lcell_comb \core3|Add0~12 (
// Equation(s):
// \core3|Add0~12_combout  = ((\core3|q_i [6] $ (\core3|j [6] $ (!\core3|Add0~11 )))) # (GND)
// \core3|Add0~13  = CARRY((\core3|q_i [6] & ((\core3|j [6]) # (!\core3|Add0~11 ))) # (!\core3|q_i [6] & (\core3|j [6] & !\core3|Add0~11 )))

	.dataa(\core3|q_i [6]),
	.datab(\core3|j [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add0~11 ),
	.combout(\core3|Add0~12_combout ),
	.cout(\core3|Add0~13 ));
// synopsys translate_off
defparam \core3|Add0~12 .lut_mask = 16'h698E;
defparam \core3|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N28
cycloneii_lcell_comb \core3|Add1~12 (
// Equation(s):
// \core3|Add1~12_combout  = ((\core3|Mux1~1_combout  $ (\core3|Add0~12_combout  $ (!\core3|Add1~11 )))) # (GND)
// \core3|Add1~13  = CARRY((\core3|Mux1~1_combout  & ((\core3|Add0~12_combout ) # (!\core3|Add1~11 ))) # (!\core3|Mux1~1_combout  & (\core3|Add0~12_combout  & !\core3|Add1~11 )))

	.dataa(\core3|Mux1~1_combout ),
	.datab(\core3|Add0~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\core3|Add1~11 ),
	.combout(\core3|Add1~12_combout ),
	.cout(\core3|Add1~13 ));
// synopsys translate_off
defparam \core3|Add1~12 .lut_mask = 16'h698E;
defparam \core3|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N8
cycloneii_lcell_comb \core3|Selector25~1 (
// Equation(s):
// \core3|Selector25~1_combout  = (\core3|Add0~12_combout  & ((\core3|Equal22~0_combout ) # ((\core3|Equal9~0_combout  & \core3|Add1~12_combout )))) # (!\core3|Add0~12_combout  & (\core3|Equal9~0_combout  & (\core3|Add1~12_combout )))

	.dataa(\core3|Add0~12_combout ),
	.datab(\core3|Equal9~0_combout ),
	.datac(\core3|Add1~12_combout ),
	.datad(\core3|Equal22~0_combout ),
	.cin(gnd),
	.combout(\core3|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector25~1 .lut_mask = 16'hEAC0;
defparam \core3|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N26
cycloneii_lcell_comb \core3|Selector25~2 (
// Equation(s):
// \core3|Selector25~2_combout  = (\core3|Selector25~0_combout ) # ((\core3|Selector25~1_combout ) # ((\core3|WideOr4~combout  & \core3|i [6])))

	.dataa(\core3|WideOr4~combout ),
	.datab(\core3|Selector25~0_combout ),
	.datac(\core3|Selector25~1_combout ),
	.datad(\core3|i [6]),
	.cin(gnd),
	.combout(\core3|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector25~2 .lut_mask = 16'hFEFC;
defparam \core3|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N27
cycloneii_lcell_ff \core3|address[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector25~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|address [6]));

// Location: LCFF_X34_Y13_N7
cycloneii_lcell_ff \core3|secret_key[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Add4~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|secret_key[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|secret_key [15]));

// Location: LCCOMB_X33_Y12_N12
cycloneii_lcell_comb \core3|Mux0~0 (
// Equation(s):
// \core3|Mux0~0_combout  = (!\core3|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & ((\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & (\core3|secret_key [15])) # 
// (!\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout  & ((\core3|secret_key [23])))))

	.dataa(\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.datab(\core3|secret_key [15]),
	.datac(\core3|secret_key [23]),
	.datad(\core3|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.cin(gnd),
	.combout(\core3|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mux0~0 .lut_mask = 16'h00D8;
defparam \core3|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N22
cycloneii_lcell_comb \core3|Mux0~1 (
// Equation(s):
// \core3|Mux0~1_combout  = (\core3|Mux0~0_combout ) # ((\core3|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout  & (\core3|secret_key [7] & !\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout )))

	.dataa(\core3|Mod0|auto_generated|divider|divider|StageOut[22]~51_combout ),
	.datab(\core3|Mux0~0_combout ),
	.datac(\core3|secret_key [7]),
	.datad(\core3|Mod0|auto_generated|divider|divider|StageOut[21]~50_combout ),
	.cin(gnd),
	.combout(\core3|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Mux0~1 .lut_mask = 16'hCCEC;
defparam \core3|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N30
cycloneii_lcell_comb \core3|Add1~14 (
// Equation(s):
// \core3|Add1~14_combout  = \core3|Add0~14_combout  $ (\core3|Add1~13  $ (\core3|Mux0~1_combout ))

	.dataa(\core3|Add0~14_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\core3|Mux0~1_combout ),
	.cin(\core3|Add1~13 ),
	.combout(\core3|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Add1~14 .lut_mask = 16'hA55A;
defparam \core3|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cycloneii_lcell_comb \core3|Selector75~0 (
// Equation(s):
// \core3|Selector75~0_combout  = (\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7] & ((\core3|q_i~2_combout ) # ((\core3|WideOr28~1_combout  & \core3|q_i [7])))) # 
// (!\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7] & (\core3|WideOr28~1_combout  & (\core3|q_i [7])))

	.dataa(\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7]),
	.datab(\core3|WideOr28~1_combout ),
	.datac(\core3|q_i [7]),
	.datad(\core3|q_i~2_combout ),
	.cin(gnd),
	.combout(\core3|Selector75~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector75~0 .lut_mask = 16'hEAC0;
defparam \core3|Selector75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N3
cycloneii_lcell_ff \core3|q_i[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector75~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|q_i [7]));

// Location: LCFF_X30_Y20_N15
cycloneii_lcell_ff \core3|j[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector24~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|WideOr2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|j [7]));

// Location: LCCOMB_X29_Y20_N20
cycloneii_lcell_comb \core3|Add0~14 (
// Equation(s):
// \core3|Add0~14_combout  = \core3|q_i [7] $ (\core3|Add0~13  $ (\core3|j [7]))

	.dataa(vcc),
	.datab(\core3|q_i [7]),
	.datac(vcc),
	.datad(\core3|j [7]),
	.cin(\core3|Add0~13 ),
	.combout(\core3|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Add0~14 .lut_mask = 16'hC33C;
defparam \core3|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N14
cycloneii_lcell_comb \core3|Selector24~1 (
// Equation(s):
// \core3|Selector24~1_combout  = (\core3|Equal9~0_combout  & ((\core3|Add1~14_combout ) # ((\core3|Add0~14_combout  & \core3|Equal22~0_combout )))) # (!\core3|Equal9~0_combout  & (((\core3|Add0~14_combout  & \core3|Equal22~0_combout ))))

	.dataa(\core3|Equal9~0_combout ),
	.datab(\core3|Add1~14_combout ),
	.datac(\core3|Add0~14_combout ),
	.datad(\core3|Equal22~0_combout ),
	.cin(gnd),
	.combout(\core3|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector24~1 .lut_mask = 16'hF888;
defparam \core3|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N28
cycloneii_lcell_comb \core3|Selector83~0 (
// Equation(s):
// \core3|Selector83~0_combout  = (\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7] & ((\core3|q_j~0_combout ) # ((\core3|WideOr29~1_combout  & \core3|q_j [7])))) # 
// (!\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7] & (\core3|WideOr29~1_combout  & (\core3|q_j [7])))

	.dataa(\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7]),
	.datab(\core3|WideOr29~1_combout ),
	.datac(\core3|q_j [7]),
	.datad(\core3|q_j~0_combout ),
	.cin(gnd),
	.combout(\core3|Selector83~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector83~0 .lut_mask = 16'hEAC0;
defparam \core3|Selector83~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y21_N29
cycloneii_lcell_ff \core3|q_j[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector83~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|q_j [7]));

// Location: LCCOMB_X29_Y21_N22
cycloneii_lcell_comb \core3|Add3~14 (
// Equation(s):
// \core3|Add3~14_combout  = \core3|q_j [7] $ (\core3|Add3~13  $ (\core3|q_i [7]))

	.dataa(vcc),
	.datab(\core3|q_j [7]),
	.datac(vcc),
	.datad(\core3|q_i [7]),
	.cin(\core3|Add3~13 ),
	.combout(\core3|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Add3~14 .lut_mask = 16'hC33C;
defparam \core3|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N26
cycloneii_lcell_comb \core3|Selector24~0 (
// Equation(s):
// \core3|Selector24~0_combout  = (\core3|Add2~14_combout  & ((\core3|Equal19~0_combout ) # ((\core3|Add3~14_combout  & \core3|Equal29~0_combout )))) # (!\core3|Add2~14_combout  & (\core3|Add3~14_combout  & (\core3|Equal29~0_combout )))

	.dataa(\core3|Add2~14_combout ),
	.datab(\core3|Add3~14_combout ),
	.datac(\core3|Equal29~0_combout ),
	.datad(\core3|Equal19~0_combout ),
	.cin(gnd),
	.combout(\core3|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector24~0 .lut_mask = 16'hEAC0;
defparam \core3|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N24
cycloneii_lcell_comb \core3|Selector24~2 (
// Equation(s):
// \core3|Selector24~2_combout  = (\core3|Selector24~1_combout ) # ((\core3|Selector24~0_combout ) # ((\core3|WideOr4~combout  & \core3|i [7])))

	.dataa(\core3|WideOr4~combout ),
	.datab(\core3|Selector24~1_combout ),
	.datac(\core3|i [7]),
	.datad(\core3|Selector24~0_combout ),
	.cin(gnd),
	.combout(\core3|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector24~2 .lut_mask = 16'hFFEC;
defparam \core3|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N25
cycloneii_lcell_ff \core3|address[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector24~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|address [7]));

// Location: LCCOMB_X29_Y19_N26
cycloneii_lcell_comb \core3|Equal25~0 (
// Equation(s):
// \core3|Equal25~0_combout  = (!\core3|state [2] & (\core3|Equal21~1_combout  & (\core3|Equal12~0_combout  & \core3|state [4])))

	.dataa(\core3|state [2]),
	.datab(\core3|Equal21~1_combout ),
	.datac(\core3|Equal12~0_combout ),
	.datad(\core3|state [4]),
	.cin(gnd),
	.combout(\core3|Equal25~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Equal25~0 .lut_mask = 16'h4000;
defparam \core3|Equal25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N6
cycloneii_lcell_comb \core3|Selector55~1 (
// Equation(s):
// \core3|Selector55~1_combout  = ((!\core3|Equal12~1_combout  & (!\core3|Equal25~0_combout  & \core3|Equal2~2_combout ))) # (!\core3|data~0_combout )

	.dataa(\core3|Equal12~1_combout ),
	.datab(\core3|Equal25~0_combout ),
	.datac(\core3|data~0_combout ),
	.datad(\core3|Equal2~2_combout ),
	.cin(gnd),
	.combout(\core3|Selector55~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector55~1 .lut_mask = 16'h1F0F;
defparam \core3|Selector55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N10
cycloneii_lcell_comb \core3|Selector54~1 (
// Equation(s):
// \core3|Selector54~1_combout  = (\core3|Selector54~0_combout  & (((\core3|q_j [1] & !\core3|data~0_combout )) # (!\core3|Selector55~1_combout ))) # (!\core3|Selector54~0_combout  & (\core3|q_j [1] & (!\core3|data~0_combout )))

	.dataa(\core3|Selector54~0_combout ),
	.datab(\core3|q_j [1]),
	.datac(\core3|data~0_combout ),
	.datad(\core3|Selector55~1_combout ),
	.cin(gnd),
	.combout(\core3|Selector54~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector54~1 .lut_mask = 16'h0CAE;
defparam \core3|Selector54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N14
cycloneii_lcell_comb \core3|WideOr7~0 (
// Equation(s):
// \core3|WideOr7~0_combout  = (\core3|state [0] & ((\core3|state [2] & (!\core3|state [3])) # (!\core3|state [2] & ((\core3|state [4]))))) # (!\core3|state [0] & ((\core3|state [4] & ((!\core3|state [3]))) # (!\core3|state [4] & (\core3|state [2]))))

	.dataa(\core3|state [0]),
	.datab(\core3|state [2]),
	.datac(\core3|state [3]),
	.datad(\core3|state [4]),
	.cin(gnd),
	.combout(\core3|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|WideOr7~0 .lut_mask = 16'h2F4C;
defparam \core3|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N0
cycloneii_lcell_comb \core3|WideOr7~1 (
// Equation(s):
// \core3|WideOr7~1_combout  = (!\core3|state [5] & ((\core3|state [3] & (\core3|WideOr7~0_combout )) # (!\core3|state [3] & (!\core3|WideOr7~0_combout  & !\core3|state [1]))))

	.dataa(\core3|state [3]),
	.datab(\core3|WideOr7~0_combout ),
	.datac(\core3|state [1]),
	.datad(\core3|state [5]),
	.cin(gnd),
	.combout(\core3|WideOr7~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|WideOr7~1 .lut_mask = 16'h0089;
defparam \core3|WideOr7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y21_N11
cycloneii_lcell_ff \core3|data[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector54~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|WideOr7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|data [1]));

// Location: LCCOMB_X30_Y21_N4
cycloneii_lcell_comb \core3|Selector53~0 (
// Equation(s):
// \core3|Selector53~0_combout  = (\core3|Equal25~0_combout  & (((\core3|q_i [2])))) # (!\core3|Equal25~0_combout  & ((\core3|Equal12~1_combout  & ((\core3|q_i [2]))) # (!\core3|Equal12~1_combout  & (\core3|i [2]))))

	.dataa(\core3|Equal25~0_combout ),
	.datab(\core3|i [2]),
	.datac(\core3|q_i [2]),
	.datad(\core3|Equal12~1_combout ),
	.cin(gnd),
	.combout(\core3|Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector53~0 .lut_mask = 16'hF0E4;
defparam \core3|Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cycloneii_lcell_comb \core3|Selector78~0 (
// Equation(s):
// \core3|Selector78~0_combout  = (\core3|q_i~2_combout  & ((\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4]) # ((\core3|WideOr28~1_combout  & \core3|q_i [4])))) # (!\core3|q_i~2_combout  & (\core3|WideOr28~1_combout  & 
// (\core3|q_i [4])))

	.dataa(\core3|q_i~2_combout ),
	.datab(\core3|WideOr28~1_combout ),
	.datac(\core3|q_i [4]),
	.datad(\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4]),
	.cin(gnd),
	.combout(\core3|Selector78~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector78~0 .lut_mask = 16'hEAC0;
defparam \core3|Selector78~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N25
cycloneii_lcell_ff \core3|q_i[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector78~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|q_i [4]));

// Location: LCCOMB_X28_Y21_N8
cycloneii_lcell_comb \core3|Selector51~0 (
// Equation(s):
// \core3|Selector51~0_combout  = (\core3|Equal12~1_combout  & (\core3|q_i [4])) # (!\core3|Equal12~1_combout  & ((\core3|Equal25~0_combout  & (\core3|q_i [4])) # (!\core3|Equal25~0_combout  & ((\core3|i [4])))))

	.dataa(\core3|Equal12~1_combout ),
	.datab(\core3|q_i [4]),
	.datac(\core3|Equal25~0_combout ),
	.datad(\core3|i [4]),
	.cin(gnd),
	.combout(\core3|Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector51~0 .lut_mask = 16'hCDC8;
defparam \core3|Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N12
cycloneii_lcell_comb \core3|Selector51~1 (
// Equation(s):
// \core3|Selector51~1_combout  = (\core3|data~0_combout  & (\core3|Selector51~0_combout  & ((!\core3|Selector55~1_combout )))) # (!\core3|data~0_combout  & ((\core3|q_j [4]) # ((\core3|Selector51~0_combout  & !\core3|Selector55~1_combout ))))

	.dataa(\core3|data~0_combout ),
	.datab(\core3|Selector51~0_combout ),
	.datac(\core3|q_j [4]),
	.datad(\core3|Selector55~1_combout ),
	.cin(gnd),
	.combout(\core3|Selector51~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector51~1 .lut_mask = 16'h50DC;
defparam \core3|Selector51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y21_N13
cycloneii_lcell_ff \core3|data[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector51~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|WideOr7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|data [4]));

// Location: LCCOMB_X28_Y21_N2
cycloneii_lcell_comb \core3|Selector48~0 (
// Equation(s):
// \core3|Selector48~0_combout  = (\core3|Equal12~1_combout  & (\core3|q_i [7])) # (!\core3|Equal12~1_combout  & ((\core3|Equal25~0_combout  & (\core3|q_i [7])) # (!\core3|Equal25~0_combout  & ((\core3|i [7])))))

	.dataa(\core3|Equal12~1_combout ),
	.datab(\core3|q_i [7]),
	.datac(\core3|Equal25~0_combout ),
	.datad(\core3|i [7]),
	.cin(gnd),
	.combout(\core3|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector48~0 .lut_mask = 16'hCDC8;
defparam \core3|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N6
cycloneii_lcell_comb \core3|Selector48~1 (
// Equation(s):
// \core3|Selector48~1_combout  = (\core3|Selector55~1_combout  & (\core3|q_j [7] & (!\core3|data~0_combout ))) # (!\core3|Selector55~1_combout  & ((\core3|Selector48~0_combout ) # ((\core3|q_j [7] & !\core3|data~0_combout ))))

	.dataa(\core3|Selector55~1_combout ),
	.datab(\core3|q_j [7]),
	.datac(\core3|data~0_combout ),
	.datad(\core3|Selector48~0_combout ),
	.cin(gnd),
	.combout(\core3|Selector48~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector48~1 .lut_mask = 16'h5D0C;
defparam \core3|Selector48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y21_N7
cycloneii_lcell_ff \core3|data[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector48~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|WideOr7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|data [7]));

// Location: M4K_X26_Y21
cycloneii_ram_block \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 (
	.portawe(\core3|wren~regout ),
	.portaaddrstall(gnd),
	.portbrewe(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core3|data [7],\core3|data [6],\core3|data [5],\core3|data [4],\core3|data [3],\core3|data [2],\core3|data [1],\core3|data [0]}),
	.portaaddr({\core3|address [7],\core3|address [6],\core3|address [5],\core3|address [4],\core3|address [3],\core3|address [2],\core3|address [1],\~GND~combout ,\core3|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],
\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4],\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],
\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\~GND~combout ,\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTADATAOUT_bus ),
	.portbdataout(\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .data_interleave_offset_in_bits = 1;
defparam \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .data_interleave_width_in_bits = 1;
defparam \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .logical_ram_name = "fsm_3:core3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|altsyncram_n632:altsyncram3|ALTSYNCRAM";
defparam \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .mixed_port_feed_through_mode = "dont_care";
defparam \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .operation_mode = "bidir_dual_port";
defparam \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_address_clear = "none";
defparam \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_address_width = 9;
defparam \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_byte_enable_clear = "none";
defparam \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_byte_enable_clock = "none";
defparam \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_in_clear = "none";
defparam \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_out_clear = "none";
defparam \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_out_clock = "none";
defparam \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_data_width = 8;
defparam \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_first_address = 0;
defparam \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_first_bit_number = 0;
defparam \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_last_address = 511;
defparam \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_logical_ram_depth = 512;
defparam \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_logical_ram_width = 8;
defparam \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_a_write_enable_clear = "none";
defparam \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_address_clear = "none";
defparam \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_address_clock = "clock1";
defparam \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_address_width = 9;
defparam \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_byte_enable_clear = "none";
defparam \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_in_clear = "none";
defparam \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_in_clock = "clock1";
defparam \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_out_clear = "none";
defparam \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_out_clock = "none";
defparam \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_data_width = 8;
defparam \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_first_address = 0;
defparam \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_first_bit_number = 0;
defparam \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_last_address = 511;
defparam \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_logical_ram_depth = 512;
defparam \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_logical_ram_width = 8;
defparam \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_read_enable_write_enable_clear = "none";
defparam \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .ram_block_type = "M4K";
defparam \core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N10
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][3]~regout ),
	.datab(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [7]),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hFE10;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N20
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1 (
	.dataa(vcc),
	.datab(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][3]~regout ),
	.datad(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1 .lut_mask = 16'hFFF3;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N11
cycloneii_lcell_ff \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]));

// Location: LCCOMB_X25_Y21_N14
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datab(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][3]~regout ),
	.datad(\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [6]),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hFE02;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N15
cycloneii_lcell_ff \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]));

// Location: LCCOMB_X25_Y21_N24
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][3]~regout ),
	.datab(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datad(\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [5]),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hFE10;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N25
cycloneii_lcell_ff \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]));

// Location: LCCOMB_X25_Y21_N16
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datab(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][3]~regout ),
	.datad(\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [4]),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hFE02;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N17
cycloneii_lcell_ff \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]));

// Location: LCCOMB_X25_Y21_N2
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datab(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][3]~regout ),
	.datad(\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [3]),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hFE02;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N3
cycloneii_lcell_ff \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]));

// Location: LCCOMB_X25_Y21_N4
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][3]~regout ),
	.datab(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [2]),
	.datad(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hF1E0;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N5
cycloneii_lcell_ff \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]));

// Location: LCCOMB_X25_Y21_N18
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datab(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][3]~regout ),
	.datad(\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [1]),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hFE02;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N19
cycloneii_lcell_ff \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]));

// Location: LCCOMB_X28_Y21_N14
cycloneii_lcell_comb \core3|Selector84~0 (
// Equation(s):
// \core3|Selector84~0_combout  = (\core3|q_j~0_combout  & ((\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6]) # ((\core3|WideOr29~1_combout  & \core3|q_j [6])))) # (!\core3|q_j~0_combout  & (\core3|WideOr29~1_combout  & 
// (\core3|q_j [6])))

	.dataa(\core3|q_j~0_combout ),
	.datab(\core3|WideOr29~1_combout ),
	.datac(\core3|q_j [6]),
	.datad(\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [6]),
	.cin(gnd),
	.combout(\core3|Selector84~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector84~0 .lut_mask = 16'hEAC0;
defparam \core3|Selector84~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y21_N15
cycloneii_lcell_ff \core3|q_j[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector84~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|q_j [6]));

// Location: LCCOMB_X28_Y21_N26
cycloneii_lcell_comb \core3|Selector49~1 (
// Equation(s):
// \core3|Selector49~1_combout  = (\core3|Selector49~0_combout  & (((\core3|q_j [6] & !\core3|data~0_combout )) # (!\core3|Selector55~1_combout ))) # (!\core3|Selector49~0_combout  & (\core3|q_j [6] & (!\core3|data~0_combout )))

	.dataa(\core3|Selector49~0_combout ),
	.datab(\core3|q_j [6]),
	.datac(\core3|data~0_combout ),
	.datad(\core3|Selector55~1_combout ),
	.cin(gnd),
	.combout(\core3|Selector49~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector49~1 .lut_mask = 16'h0CAE;
defparam \core3|Selector49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y21_N27
cycloneii_lcell_ff \core3|data[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector49~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|WideOr7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|data [6]));

// Location: LCCOMB_X28_Y21_N0
cycloneii_lcell_comb \core3|Selector85~0 (
// Equation(s):
// \core3|Selector85~0_combout  = (\core3|q_j~0_combout  & ((\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5]) # ((\core3|WideOr29~1_combout  & \core3|q_j [5])))) # (!\core3|q_j~0_combout  & (\core3|WideOr29~1_combout  & 
// (\core3|q_j [5])))

	.dataa(\core3|q_j~0_combout ),
	.datab(\core3|WideOr29~1_combout ),
	.datac(\core3|q_j [5]),
	.datad(\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5]),
	.cin(gnd),
	.combout(\core3|Selector85~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector85~0 .lut_mask = 16'hEAC0;
defparam \core3|Selector85~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y21_N1
cycloneii_lcell_ff \core3|q_j[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector85~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|q_j [5]));

// Location: LCCOMB_X32_Y21_N20
cycloneii_lcell_comb \core3|Selector50~0 (
// Equation(s):
// \core3|Selector50~0_combout  = (\core3|Equal12~1_combout  & (\core3|q_i [5])) # (!\core3|Equal12~1_combout  & ((\core3|Equal25~0_combout  & (\core3|q_i [5])) # (!\core3|Equal25~0_combout  & ((\core3|i [5])))))

	.dataa(\core3|Equal12~1_combout ),
	.datab(\core3|q_i [5]),
	.datac(\core3|Equal25~0_combout ),
	.datad(\core3|i [5]),
	.cin(gnd),
	.combout(\core3|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector50~0 .lut_mask = 16'hCDC8;
defparam \core3|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N24
cycloneii_lcell_comb \core3|Selector50~1 (
// Equation(s):
// \core3|Selector50~1_combout  = (\core3|Selector55~1_combout  & (\core3|q_j [5] & (!\core3|data~0_combout ))) # (!\core3|Selector55~1_combout  & ((\core3|Selector50~0_combout ) # ((\core3|q_j [5] & !\core3|data~0_combout ))))

	.dataa(\core3|Selector55~1_combout ),
	.datab(\core3|q_j [5]),
	.datac(\core3|data~0_combout ),
	.datad(\core3|Selector50~0_combout ),
	.cin(gnd),
	.combout(\core3|Selector50~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector50~1 .lut_mask = 16'h5D0C;
defparam \core3|Selector50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y21_N25
cycloneii_lcell_ff \core3|data[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector50~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|WideOr7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|data [5]));

// Location: LCCOMB_X28_Y21_N30
cycloneii_lcell_comb \core3|Selector87~0 (
// Equation(s):
// \core3|Selector87~0_combout  = (\core3|q_j~0_combout  & ((\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3]) # ((\core3|WideOr29~1_combout  & \core3|q_j [3])))) # (!\core3|q_j~0_combout  & (\core3|WideOr29~1_combout  & 
// (\core3|q_j [3])))

	.dataa(\core3|q_j~0_combout ),
	.datab(\core3|WideOr29~1_combout ),
	.datac(\core3|q_j [3]),
	.datad(\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3]),
	.cin(gnd),
	.combout(\core3|Selector87~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector87~0 .lut_mask = 16'hEAC0;
defparam \core3|Selector87~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y21_N31
cycloneii_lcell_ff \core3|q_j[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector87~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|q_j [3]));

// Location: LCCOMB_X28_Y21_N20
cycloneii_lcell_comb \core3|Selector52~1 (
// Equation(s):
// \core3|Selector52~1_combout  = (\core3|Selector52~0_combout  & (((\core3|q_j [3] & !\core3|data~0_combout )) # (!\core3|Selector55~1_combout ))) # (!\core3|Selector52~0_combout  & (\core3|q_j [3] & (!\core3|data~0_combout )))

	.dataa(\core3|Selector52~0_combout ),
	.datab(\core3|q_j [3]),
	.datac(\core3|data~0_combout ),
	.datad(\core3|Selector55~1_combout ),
	.cin(gnd),
	.combout(\core3|Selector52~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector52~1 .lut_mask = 16'h0CAE;
defparam \core3|Selector52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y21_N21
cycloneii_lcell_ff \core3|data[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector52~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|WideOr7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|data [3]));

// Location: LCCOMB_X28_Y22_N16
cycloneii_lcell_comb \core3|Selector88~0 (
// Equation(s):
// \core3|Selector88~0_combout  = (\core3|WideOr29~1_combout  & ((\core3|q_j [2]) # ((\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2] & \core3|q_j~0_combout )))) # (!\core3|WideOr29~1_combout  & 
// (\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2] & ((\core3|q_j~0_combout ))))

	.dataa(\core3|WideOr29~1_combout ),
	.datab(\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [2]),
	.datac(\core3|q_j [2]),
	.datad(\core3|q_j~0_combout ),
	.cin(gnd),
	.combout(\core3|Selector88~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector88~0 .lut_mask = 16'hECA0;
defparam \core3|Selector88~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y22_N17
cycloneii_lcell_ff \core3|q_j[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector88~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|q_j [2]));

// Location: LCCOMB_X28_Y21_N22
cycloneii_lcell_comb \core3|Selector53~1 (
// Equation(s):
// \core3|Selector53~1_combout  = (\core3|data~0_combout  & (\core3|Selector53~0_combout  & ((!\core3|Selector55~1_combout )))) # (!\core3|data~0_combout  & ((\core3|q_j [2]) # ((\core3|Selector53~0_combout  & !\core3|Selector55~1_combout ))))

	.dataa(\core3|data~0_combout ),
	.datab(\core3|Selector53~0_combout ),
	.datac(\core3|q_j [2]),
	.datad(\core3|Selector55~1_combout ),
	.cin(gnd),
	.combout(\core3|Selector53~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector53~1 .lut_mask = 16'h50DC;
defparam \core3|Selector53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y21_N23
cycloneii_lcell_ff \core3|data[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector53~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|WideOr7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|data [2]));

// Location: LCCOMB_X28_Y22_N10
cycloneii_lcell_comb \core3|Selector89~0 (
// Equation(s):
// \core3|Selector89~0_combout  = (\core3|WideOr29~1_combout  & ((\core3|q_j [1]) # ((\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1] & \core3|q_j~0_combout )))) # (!\core3|WideOr29~1_combout  & 
// (\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1] & ((\core3|q_j~0_combout ))))

	.dataa(\core3|WideOr29~1_combout ),
	.datab(\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [1]),
	.datac(\core3|q_j [1]),
	.datad(\core3|q_j~0_combout ),
	.cin(gnd),
	.combout(\core3|Selector89~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector89~0 .lut_mask = 16'hECA0;
defparam \core3|Selector89~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y22_N11
cycloneii_lcell_ff \core3|q_j[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector89~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|q_j [1]));

// Location: LCCOMB_X29_Y21_N6
cycloneii_lcell_comb \core3|Selector30~0 (
// Equation(s):
// \core3|Selector30~0_combout  = (\core3|Equal19~0_combout  & ((\core3|Add2~2_combout ) # ((\core3|Equal29~0_combout  & \core3|Add3~2_combout )))) # (!\core3|Equal19~0_combout  & (\core3|Equal29~0_combout  & ((\core3|Add3~2_combout ))))

	.dataa(\core3|Equal19~0_combout ),
	.datab(\core3|Equal29~0_combout ),
	.datac(\core3|Add2~2_combout ),
	.datad(\core3|Add3~2_combout ),
	.cin(gnd),
	.combout(\core3|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector30~0 .lut_mask = 16'hECA0;
defparam \core3|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N20
cycloneii_lcell_comb \core3|Selector30~2 (
// Equation(s):
// \core3|Selector30~2_combout  = (\core3|Selector30~1_combout ) # ((\core3|Selector30~0_combout ) # ((\core3|WideOr4~combout  & \core3|i [1])))

	.dataa(\core3|WideOr4~combout ),
	.datab(\core3|Selector30~1_combout ),
	.datac(\core3|Selector30~0_combout ),
	.datad(\core3|i [1]),
	.cin(gnd),
	.combout(\core3|Selector30~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector30~2 .lut_mask = 16'hFEFC;
defparam \core3|Selector30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N21
cycloneii_lcell_ff \core3|address[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector30~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|address [1]));

// Location: LCCOMB_X29_Y20_N0
cycloneii_lcell_comb \core3|Selector82~0 (
// Equation(s):
// \core3|Selector82~0_combout  = (\core3|q_i~2_combout  & ((\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0]) # ((\core3|WideOr28~1_combout  & \core3|q_i [0])))) # (!\core3|q_i~2_combout  & (\core3|WideOr28~1_combout  & 
// (\core3|q_i [0])))

	.dataa(\core3|q_i~2_combout ),
	.datab(\core3|WideOr28~1_combout ),
	.datac(\core3|q_i [0]),
	.datad(\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0]),
	.cin(gnd),
	.combout(\core3|Selector82~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector82~0 .lut_mask = 16'hEAC0;
defparam \core3|Selector82~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N1
cycloneii_lcell_ff \core3|q_i[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector82~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|q_i [0]));

// Location: LCCOMB_X29_Y21_N4
cycloneii_lcell_comb \core3|Selector31~0 (
// Equation(s):
// \core3|Selector31~0_combout  = (\core3|Equal19~0_combout  & ((\core3|Add2~0_combout ) # ((\core3|Equal29~0_combout  & \core3|Add3~0_combout )))) # (!\core3|Equal19~0_combout  & (\core3|Equal29~0_combout  & (\core3|Add3~0_combout )))

	.dataa(\core3|Equal19~0_combout ),
	.datab(\core3|Equal29~0_combout ),
	.datac(\core3|Add3~0_combout ),
	.datad(\core3|Add2~0_combout ),
	.cin(gnd),
	.combout(\core3|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector31~0 .lut_mask = 16'hEAC0;
defparam \core3|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N22
cycloneii_lcell_comb \core3|Selector31~2 (
// Equation(s):
// \core3|Selector31~2_combout  = (\core3|Selector31~0_combout ) # ((\core3|Selector31~1_combout ) # ((\core3|WideOr4~combout  & \core3|i [0])))

	.dataa(\core3|WideOr4~combout ),
	.datab(\core3|Selector31~0_combout ),
	.datac(\core3|i [0]),
	.datad(\core3|Selector31~1_combout ),
	.cin(gnd),
	.combout(\core3|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector31~2 .lut_mask = 16'hFFEC;
defparam \core3|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N23
cycloneii_lcell_ff \core3|address[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector31~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|address [0]));

// Location: LCCOMB_X28_Y22_N26
cycloneii_lcell_comb \core3|Selector59~0 (
// Equation(s):
// \core3|Selector59~0_combout  = (\core3|Equal30~0_combout  & (\core3|state [0] & (\core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4] $ (\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4]))))

	.dataa(\core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4]),
	.datab(\core3|Equal30~0_combout ),
	.datac(\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [4]),
	.datad(\core3|state [0]),
	.cin(gnd),
	.combout(\core3|Selector59~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector59~0 .lut_mask = 16'h4800;
defparam \core3|Selector59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N8
cycloneii_lcell_comb \core3|Selector59~1 (
// Equation(s):
// \core3|Selector59~1_combout  = (\core3|Selector59~0_combout ) # ((\core3|WideOr8~5_combout  & \core3|data_d [4]))

	.dataa(vcc),
	.datab(\core3|WideOr8~5_combout ),
	.datac(\core3|data_d [4]),
	.datad(\core3|Selector59~0_combout ),
	.cin(gnd),
	.combout(\core3|Selector59~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector59~1 .lut_mask = 16'hFFC0;
defparam \core3|Selector59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y22_N9
cycloneii_lcell_ff \core3|data_d[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector59~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|data_d [4]));

// Location: LCCOMB_X24_Y22_N24
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[8]~reg0_regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][2]~regout ),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h0800;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N28
cycloneii_lcell_comb \core3|WideOr6~0 (
// Equation(s):
// \core3|WideOr6~0_combout  = ((\core3|state [0] & ((!\core3|state [4]) # (!\core3|state [1]))) # (!\core3|state [0] & ((\core3|state [1]) # (\core3|state [4])))) # (!\core3|Equal3~5_combout )

	.dataa(\core3|state [0]),
	.datab(\core3|state [1]),
	.datac(\core3|Equal3~5_combout ),
	.datad(\core3|state [4]),
	.cin(gnd),
	.combout(\core3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|WideOr6~0 .lut_mask = 16'h7FEF;
defparam \core3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N22
cycloneii_lcell_comb \core3|Selector47~0 (
// Equation(s):
// \core3|Selector47~0_combout  = (\core3|Equal19~0_combout  & ((\core3|k [0]) # ((\core3|address_d [0] & \core3|WideOr6~0_combout )))) # (!\core3|Equal19~0_combout  & (((\core3|address_d [0] & \core3|WideOr6~0_combout ))))

	.dataa(\core3|Equal19~0_combout ),
	.datab(\core3|k [0]),
	.datac(\core3|address_d [0]),
	.datad(\core3|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\core3|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector47~0 .lut_mask = 16'hF888;
defparam \core3|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y22_N23
cycloneii_lcell_ff \core3|address_d[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector47~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|address_d [0]));

// Location: LCCOMB_X29_Y22_N28
cycloneii_lcell_comb \core3|Selector46~0 (
// Equation(s):
// \core3|Selector46~0_combout  = (\core3|Equal19~0_combout  & ((\core3|k [1]) # ((\core3|address_d [1] & \core3|WideOr6~0_combout )))) # (!\core3|Equal19~0_combout  & (((\core3|address_d [1] & \core3|WideOr6~0_combout ))))

	.dataa(\core3|Equal19~0_combout ),
	.datab(\core3|k [1]),
	.datac(\core3|address_d [1]),
	.datad(\core3|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\core3|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector46~0 .lut_mask = 16'hF888;
defparam \core3|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y22_N29
cycloneii_lcell_ff \core3|address_d[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector46~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|address_d [1]));

// Location: LCCOMB_X29_Y22_N2
cycloneii_lcell_comb \core3|Selector45~0 (
// Equation(s):
// \core3|Selector45~0_combout  = (\core3|k [2] & ((\core3|Equal19~0_combout ) # ((\core3|WideOr6~0_combout  & \core3|address_d [2])))) # (!\core3|k [2] & (\core3|WideOr6~0_combout  & (\core3|address_d [2])))

	.dataa(\core3|k [2]),
	.datab(\core3|WideOr6~0_combout ),
	.datac(\core3|address_d [2]),
	.datad(\core3|Equal19~0_combout ),
	.cin(gnd),
	.combout(\core3|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector45~0 .lut_mask = 16'hEAC0;
defparam \core3|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y22_N3
cycloneii_lcell_ff \core3|address_d[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector45~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|address_d [2]));

// Location: LCCOMB_X29_Y22_N0
cycloneii_lcell_comb \core3|Selector44~0 (
// Equation(s):
// \core3|Selector44~0_combout  = (\core3|k [3] & ((\core3|Equal19~0_combout ) # ((\core3|WideOr6~0_combout  & \core3|address_d [3])))) # (!\core3|k [3] & (\core3|WideOr6~0_combout  & (\core3|address_d [3])))

	.dataa(\core3|k [3]),
	.datab(\core3|WideOr6~0_combout ),
	.datac(\core3|address_d [3]),
	.datad(\core3|Equal19~0_combout ),
	.cin(gnd),
	.combout(\core3|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector44~0 .lut_mask = 16'hEAC0;
defparam \core3|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y22_N1
cycloneii_lcell_ff \core3|address_d[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector44~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|address_d [3]));

// Location: LCCOMB_X29_Y22_N14
cycloneii_lcell_comb \core3|Selector43~0 (
// Equation(s):
// \core3|Selector43~0_combout  = (\core3|Equal19~0_combout  & ((\core3|k [4]) # ((\core3|address_d [4] & \core3|WideOr6~0_combout )))) # (!\core3|Equal19~0_combout  & (((\core3|address_d [4] & \core3|WideOr6~0_combout ))))

	.dataa(\core3|Equal19~0_combout ),
	.datab(\core3|k [4]),
	.datac(\core3|address_d [4]),
	.datad(\core3|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\core3|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector43~0 .lut_mask = 16'hF888;
defparam \core3|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y22_N15
cycloneii_lcell_ff \core3|address_d[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector43~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|address_d [4]));

// Location: LCCOMB_X25_Y22_N30
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][1]~regout ),
	.datac(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'h8000;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y22_N13
cycloneii_lcell_ff \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5_combout ),
	.sdata(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]));

// Location: LCCOMB_X25_Y22_N6
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][3]~regout ),
	.datab(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [7]),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hFE10;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N28
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1 (
	.dataa(vcc),
	.datab(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][3]~regout ),
	.datad(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1 .lut_mask = 16'hFFF3;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N7
cycloneii_lcell_ff \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]));

// Location: LCCOMB_X25_Y22_N22
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datab(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][3]~regout ),
	.datad(\core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [6]),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hFE02;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N23
cycloneii_lcell_ff \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]));

// Location: LCCOMB_X25_Y22_N24
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [5]),
	.datab(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][3]~regout ),
	.datad(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hABA8;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N25
cycloneii_lcell_ff \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]));

// Location: LCCOMB_X25_Y22_N16
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datab(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][3]~regout ),
	.datad(\core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [4]),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hFE02;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N17
cycloneii_lcell_ff \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]));

// Location: LCCOMB_X25_Y22_N18
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datab(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][3]~regout ),
	.datad(\core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [3]),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hFE02;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N19
cycloneii_lcell_ff \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]));

// Location: LCCOMB_X25_Y22_N0
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datab(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][3]~regout ),
	.datad(\core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [2]),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hFE02;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N1
cycloneii_lcell_ff \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]));

// Location: LCCOMB_X25_Y22_N2
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [1]),
	.datab(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][3]~regout ),
	.datad(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hABA8;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N3
cycloneii_lcell_ff \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]));

// Location: LCCOMB_X25_Y22_N4
cycloneii_lcell_comb \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][3]~regout ),
	.datab(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [0]),
	.datad(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.cin(gnd),
	.combout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hF1E0;
defparam \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N5
cycloneii_lcell_ff \core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|e_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]));

// Location: LCCOMB_X27_Y22_N24
cycloneii_lcell_comb \core3|Selector60~0 (
// Equation(s):
// \core3|Selector60~0_combout  = (\core3|state [0] & (\core3|Equal30~0_combout  & (\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3] $ (\core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3]))))

	.dataa(\core3|state [0]),
	.datab(\core3|Equal30~0_combout ),
	.datac(\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3]),
	.datad(\core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [3]),
	.cin(gnd),
	.combout(\core3|Selector60~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector60~0 .lut_mask = 16'h0880;
defparam \core3|Selector60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N4
cycloneii_lcell_comb \core3|Selector60~1 (
// Equation(s):
// \core3|Selector60~1_combout  = (\core3|Selector60~0_combout ) # ((\core3|data_d [3] & \core3|WideOr8~5_combout ))

	.dataa(vcc),
	.datab(\core3|Selector60~0_combout ),
	.datac(\core3|data_d [3]),
	.datad(\core3|WideOr8~5_combout ),
	.cin(gnd),
	.combout(\core3|Selector60~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector60~1 .lut_mask = 16'hFCCC;
defparam \core3|Selector60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y22_N5
cycloneii_lcell_ff \core3|data_d[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector60~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|data_d [3]));

// Location: LCCOMB_X28_Y22_N2
cycloneii_lcell_comb \core3|Selector57~1 (
// Equation(s):
// \core3|Selector57~1_combout  = (\core3|Selector57~0_combout ) # ((\core3|data_d [6] & \core3|WideOr8~5_combout ))

	.dataa(\core3|Selector57~0_combout ),
	.datab(vcc),
	.datac(\core3|data_d [6]),
	.datad(\core3|WideOr8~5_combout ),
	.cin(gnd),
	.combout(\core3|Selector57~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector57~1 .lut_mask = 16'hFAAA;
defparam \core3|Selector57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y22_N3
cycloneii_lcell_ff \core3|data_d[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector57~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|data_d [6]));

// Location: LCCOMB_X28_Y22_N14
cycloneii_lcell_comb \core3|Selector74~5 (
// Equation(s):
// \core3|Selector74~5_combout  = (\core3|Selector74~4_combout  & (\core3|data_d [6] & ((!\core3|data_d [3]) # (!\core3|data_d [4])))) # (!\core3|Selector74~4_combout  & (\core3|data_d [6] $ (((!\core3|data_d [4] & !\core3|data_d [3])))))

	.dataa(\core3|Selector74~4_combout ),
	.datab(\core3|data_d [4]),
	.datac(\core3|data_d [3]),
	.datad(\core3|data_d [6]),
	.cin(gnd),
	.combout(\core3|Selector74~5_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector74~5 .lut_mask = 16'h7E01;
defparam \core3|Selector74~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N16
cycloneii_lcell_comb \core3|Selector56~0 (
// Equation(s):
// \core3|Selector56~0_combout  = (\core3|Equal30~0_combout  & (\core3|state [0] & (\core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7] $ (\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7]))))

	.dataa(\core3|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7]),
	.datab(\core3|Equal30~0_combout ),
	.datac(\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [7]),
	.datad(\core3|state [0]),
	.cin(gnd),
	.combout(\core3|Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector56~0 .lut_mask = 16'h4800;
defparam \core3|Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cycloneii_lcell_comb \core3|Selector56~1 (
// Equation(s):
// \core3|Selector56~1_combout  = (\core3|Selector56~0_combout ) # ((\core3|data_d [7] & \core3|WideOr8~5_combout ))

	.dataa(vcc),
	.datab(\core3|Selector56~0_combout ),
	.datac(\core3|data_d [7]),
	.datad(\core3|WideOr8~5_combout ),
	.cin(gnd),
	.combout(\core3|Selector56~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector56~1 .lut_mask = 16'hFCCC;
defparam \core3|Selector56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y22_N19
cycloneii_lcell_ff \core3|data_d[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector56~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|data_d [7]));

// Location: LCCOMB_X28_Y22_N28
cycloneii_lcell_comb \core3|Selector74~6 (
// Equation(s):
// \core3|Selector74~6_combout  = (\core3|data_d [5] & (\core3|Equal33~1_combout  & (\core3|Selector74~5_combout  & !\core3|data_d [7])))

	.dataa(\core3|data_d [5]),
	.datab(\core3|Equal33~1_combout ),
	.datac(\core3|Selector74~5_combout ),
	.datad(\core3|data_d [7]),
	.cin(gnd),
	.combout(\core3|Selector74~6_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector74~6 .lut_mask = 16'h0080;
defparam \core3|Selector74~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N0
cycloneii_lcell_comb \core3|Equal17~0 (
// Equation(s):
// \core3|Equal17~0_combout  = (\core3|state [0] & (!\core3|state [1] & (\core3|state [4] & \core3|Equal3~5_combout )))

	.dataa(\core3|state [0]),
	.datab(\core3|state [1]),
	.datac(\core3|state [4]),
	.datad(\core3|Equal3~5_combout ),
	.cin(gnd),
	.combout(\core3|Equal17~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Equal17~0 .lut_mask = 16'h2000;
defparam \core3|Equal17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N14
cycloneii_lcell_comb \core3|Selector74~0 (
// Equation(s):
// \core3|Selector74~0_combout  = (!\core3|swapped_flag~regout  & \core3|Equal17~0_combout )

	.dataa(\core3|swapped_flag~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\core3|Equal17~0_combout ),
	.cin(gnd),
	.combout(\core3|Selector74~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector74~0 .lut_mask = 16'h5500;
defparam \core3|Selector74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N16
cycloneii_lcell_comb \core3|Selector74~3 (
// Equation(s):
// \core3|Selector74~3_combout  = (\core3|Selector74~2_combout ) # ((\core3|Equal3~6_combout ) # ((\core3|Selector74~0_combout ) # (\core3|Equal4~4_combout )))

	.dataa(\core3|Selector74~2_combout ),
	.datab(\core3|Equal3~6_combout ),
	.datac(\core3|Selector74~0_combout ),
	.datad(\core3|Equal4~4_combout ),
	.cin(gnd),
	.combout(\core3|Selector74~3_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector74~3 .lut_mask = 16'hFFFE;
defparam \core3|Selector74~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N24
cycloneii_lcell_comb \core3|Selector74~8 (
// Equation(s):
// \core3|Selector74~8_combout  = (((\core3|Selector74~6_combout ) # (\core3|Selector74~3_combout )) # (!\core3|Selector74~7_combout )) # (!\core3|Selector71~2_combout )

	.dataa(\core3|Selector71~2_combout ),
	.datab(\core3|Selector74~7_combout ),
	.datac(\core3|Selector74~6_combout ),
	.datad(\core3|Selector74~3_combout ),
	.cin(gnd),
	.combout(\core3|Selector74~8_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector74~8 .lut_mask = 16'hFFF7;
defparam \core3|Selector74~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y19_N25
cycloneii_lcell_ff \core3|state[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector74~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|state [0]));

// Location: LCCOMB_X29_Y19_N8
cycloneii_lcell_comb \core3|Equal28~0 (
// Equation(s):
// \core3|Equal28~0_combout  = (!\core3|state [1] & \core3|state [2])

	.dataa(vcc),
	.datab(\core3|state [1]),
	.datac(\core3|state [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|Equal28~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Equal28~0 .lut_mask = 16'h3030;
defparam \core3|Equal28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cycloneii_lcell_comb \core3|Equal29~0 (
// Equation(s):
// \core3|Equal29~0_combout  = (\core3|Equal12~0_combout  & (\core3|state [0] & (\core3|Equal28~0_combout  & \core3|state [4])))

	.dataa(\core3|Equal12~0_combout ),
	.datab(\core3|state [0]),
	.datac(\core3|Equal28~0_combout ),
	.datad(\core3|state [4]),
	.cin(gnd),
	.combout(\core3|Equal29~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Equal29~0 .lut_mask = 16'h8000;
defparam \core3|Equal29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneii_lcell_comb \core3|Equal4~2 (
// Equation(s):
// \core3|Equal4~2_combout  = (\core3|state [0] & \core3|state [1])

	.dataa(\core3|state [0]),
	.datab(vcc),
	.datac(\core3|state [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Equal4~2 .lut_mask = 16'hA0A0;
defparam \core3|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N20
cycloneii_lcell_comb \core3|Equal27~0 (
// Equation(s):
// \core3|Equal27~0_combout  = (!\core3|state [2] & (\core3|Equal4~2_combout  & (\core3|Equal12~0_combout  & \core3|state [4])))

	.dataa(\core3|state [2]),
	.datab(\core3|Equal4~2_combout ),
	.datac(\core3|Equal12~0_combout ),
	.datad(\core3|state [4]),
	.cin(gnd),
	.combout(\core3|Equal27~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Equal27~0 .lut_mask = 16'h4000;
defparam \core3|Equal27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N10
cycloneii_lcell_comb \core3|Selector71~3 (
// Equation(s):
// \core3|Selector71~3_combout  = (!\core3|Equal19~0_combout  & !\core3|Equal27~0_combout )

	.dataa(vcc),
	.datab(\core3|Equal19~0_combout ),
	.datac(\core3|Equal27~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core3|Selector71~3_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector71~3 .lut_mask = 16'h0303;
defparam \core3|Selector71~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N4
cycloneii_lcell_comb \core3|Selector71~5 (
// Equation(s):
// \core3|Selector71~5_combout  = (\core3|Equal21~0_combout ) # ((\core3|Equal29~0_combout ) # ((\core3|Equal25~0_combout ) # (!\core3|Selector71~3_combout )))

	.dataa(\core3|Equal21~0_combout ),
	.datab(\core3|Equal29~0_combout ),
	.datac(\core3|Equal25~0_combout ),
	.datad(\core3|Selector71~3_combout ),
	.cin(gnd),
	.combout(\core3|Selector71~5_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector71~5 .lut_mask = 16'hFEFF;
defparam \core3|Selector71~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N14
cycloneii_lcell_comb \core3|Selector71~1 (
// Equation(s):
// \core3|Selector71~1_combout  = (!\core3|Equal24~0_combout  & (\core3|Selector73~22_combout  & ((!\core3|Equal16~1_combout ) # (!\core3|LessThan0~2_combout ))))

	.dataa(\core3|Equal24~0_combout ),
	.datab(\core3|LessThan0~2_combout ),
	.datac(\core3|Selector73~22_combout ),
	.datad(\core3|Equal16~1_combout ),
	.cin(gnd),
	.combout(\core3|Selector71~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector71~1 .lut_mask = 16'h1050;
defparam \core3|Selector71~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N16
cycloneii_lcell_comb \core3|Selector71~2 (
// Equation(s):
// \core3|Selector71~2_combout  = (\core3|Selector72~16_combout  & (\core3|Selector71~1_combout  & \core3|Selector71~0_combout ))

	.dataa(vcc),
	.datab(\core3|Selector72~16_combout ),
	.datac(\core3|Selector71~1_combout ),
	.datad(\core3|Selector71~0_combout ),
	.cin(gnd),
	.combout(\core3|Selector71~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector71~2 .lut_mask = 16'hC000;
defparam \core3|Selector71~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N18
cycloneii_lcell_comb \core3|Selector71~4 (
// Equation(s):
// \core3|Selector71~4_combout  = (\core3|Equal5~1_combout  & (\core3|Equal4~2_combout  & (\core3|state [3] $ (\core3|state [4]))))

	.dataa(\core3|state [3]),
	.datab(\core3|Equal5~1_combout ),
	.datac(\core3|state [4]),
	.datad(\core3|Equal4~2_combout ),
	.cin(gnd),
	.combout(\core3|Selector71~4_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector71~4 .lut_mask = 16'h4800;
defparam \core3|Selector71~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N8
cycloneii_lcell_comb \core3|Selector71~6 (
// Equation(s):
// \core3|Selector71~6_combout  = (\core3|Equal17~0_combout ) # ((\core3|Selector71~5_combout ) # ((\core3|Selector71~4_combout ) # (!\core3|Selector71~2_combout )))

	.dataa(\core3|Equal17~0_combout ),
	.datab(\core3|Selector71~5_combout ),
	.datac(\core3|Selector71~2_combout ),
	.datad(\core3|Selector71~4_combout ),
	.cin(gnd),
	.combout(\core3|Selector71~6_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector71~6 .lut_mask = 16'hFFEF;
defparam \core3|Selector71~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y19_N9
cycloneii_lcell_ff \core3|state[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector71~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|state [4]));

// Location: LCCOMB_X28_Y20_N18
cycloneii_lcell_comb \core3|WideOr29~0 (
// Equation(s):
// \core3|WideOr29~0_combout  = (\core3|state [4] & ((\core3|state [0]) # (\core3|state [1] $ (!\core3|state [3])))) # (!\core3|state [4] & (((!\core3|state [0]) # (!\core3|state [3])) # (!\core3|state [1])))

	.dataa(\core3|state [1]),
	.datab(\core3|state [4]),
	.datac(\core3|state [3]),
	.datad(\core3|state [0]),
	.cin(gnd),
	.combout(\core3|WideOr29~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|WideOr29~0 .lut_mask = 16'hDFB7;
defparam \core3|WideOr29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cycloneii_lcell_comb \core3|WideOr29~1 (
// Equation(s):
// \core3|WideOr29~1_combout  = (\core3|WideOr29~0_combout ) # ((\core3|state [5]) # (\core3|state [2]))

	.dataa(vcc),
	.datab(\core3|WideOr29~0_combout ),
	.datac(\core3|state [5]),
	.datad(\core3|state [2]),
	.cin(gnd),
	.combout(\core3|WideOr29~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|WideOr29~1 .lut_mask = 16'hFFFC;
defparam \core3|WideOr29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N18
cycloneii_lcell_comb \core3|Selector90~0 (
// Equation(s):
// \core3|Selector90~0_combout  = (\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0] & ((\core3|q_j~0_combout ) # ((\core3|WideOr29~1_combout  & \core3|q_j [0])))) # 
// (!\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0] & (\core3|WideOr29~1_combout  & (\core3|q_j [0])))

	.dataa(\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [0]),
	.datab(\core3|WideOr29~1_combout ),
	.datac(\core3|q_j [0]),
	.datad(\core3|q_j~0_combout ),
	.cin(gnd),
	.combout(\core3|Selector90~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector90~0 .lut_mask = 16'hEAC0;
defparam \core3|Selector90~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y21_N19
cycloneii_lcell_ff \core3|q_j[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector90~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|q_j [0]));

// Location: LCCOMB_X28_Y21_N4
cycloneii_lcell_comb \core3|Selector55~0 (
// Equation(s):
// \core3|Selector55~0_combout  = (\core3|Equal12~1_combout  & (\core3|q_i [0])) # (!\core3|Equal12~1_combout  & ((\core3|Equal25~0_combout  & (\core3|q_i [0])) # (!\core3|Equal25~0_combout  & ((\core3|i [0])))))

	.dataa(\core3|Equal12~1_combout ),
	.datab(\core3|q_i [0]),
	.datac(\core3|Equal25~0_combout ),
	.datad(\core3|i [0]),
	.cin(gnd),
	.combout(\core3|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector55~0 .lut_mask = 16'hCDC8;
defparam \core3|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N16
cycloneii_lcell_comb \core3|Selector55~2 (
// Equation(s):
// \core3|Selector55~2_combout  = (\core3|data~0_combout  & (((\core3|Selector55~0_combout  & !\core3|Selector55~1_combout )))) # (!\core3|data~0_combout  & ((\core3|q_j [0]) # ((\core3|Selector55~0_combout  & !\core3|Selector55~1_combout ))))

	.dataa(\core3|data~0_combout ),
	.datab(\core3|q_j [0]),
	.datac(\core3|Selector55~0_combout ),
	.datad(\core3|Selector55~1_combout ),
	.cin(gnd),
	.combout(\core3|Selector55~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector55~2 .lut_mask = 16'h44F4;
defparam \core3|Selector55~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y21_N17
cycloneii_lcell_ff \core3|data[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector55~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|WideOr7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|data [0]));

// Location: LCCOMB_X25_Y21_N8
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datab(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][3]~regout ),
	.datad(\core3|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_b [0]),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hFE02;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N9
cycloneii_lcell_ff \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]));

// Location: LCCOMB_X23_Y21_N28
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][2]~regout ),
	.datab(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][1]~regout ),
	.datad(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .lut_mask = 16'hFE04;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N28
cycloneii_lcell_comb \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]~regout ),
	.datab(vcc),
	.datac(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datad(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cin(gnd),
	.combout(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .lut_mask = 16'hF5A0;
defparam \core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.datac(\core2|e_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.datad(\core3|s_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~1 .lut_mask = 16'hEA62;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~7_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~6_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~8 .lut_mask = 16'hDAD0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Mux14~8_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .lut_mask = 16'hCC50;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .lut_mask = 16'h0B0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_tdo_mux_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_tdo_mux_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_tdo_mux_proc~0 .lut_mask = 16'hFAFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_tdo_mux_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y17_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_tdo_mux_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ));

// Location: LCCOMB_X10_Y22_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y21_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]));

// Location: LCCOMB_X18_Y16_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~33 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~33_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~33 .lut_mask = 16'h00CA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal6~2 (
	.dataa(\~GND~combout ),
	.datab(\~GND~combout ),
	.datac(\~GND~combout ),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal6~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal6~2 .lut_mask = 16'hFFFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal6~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal6~1_combout ),
	.datab(\~GND~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal6~2_combout ),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal6~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal6~3 .lut_mask = 16'hFFFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~34 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal6~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~33_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal6~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~34_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~34 .lut_mask = 16'hFCF8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~34_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]));

// Location: LCCOMB_X17_Y19_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~1 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~1 .lut_mask = 16'h0010;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal12~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4 .lut_mask = 16'hC0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y19_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout ));

// Location: LCCOMB_X24_Y17_N30
cycloneii_lcell_comb \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h4000;
defparam \core1|e_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cycloneii_lcell_comb \core1|Selector58~0 (
// Equation(s):
// \core1|Selector58~0_combout  = (\core1|Equal30~0_combout  & (\core1|state [0] & (\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5] $ (\core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5]))))

	.dataa(\core1|s_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5]),
	.datab(\core1|e_mem|altsyncram_component|auto_generated|altsyncram1|altsyncram3|q_a [5]),
	.datac(\core1|Equal30~0_combout ),
	.datad(\core1|state [0]),
	.cin(gnd),
	.combout(\core1|Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector58~0 .lut_mask = 16'h6000;
defparam \core1|Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneii_lcell_comb \core1|Selector58~1 (
// Equation(s):
// \core1|Selector58~1_combout  = (\core1|Selector58~0_combout ) # ((\core1|data_d [5] & \core1|WideOr8~5_combout ))

	.dataa(vcc),
	.datab(\core1|Selector58~0_combout ),
	.datac(\core1|data_d [5]),
	.datad(\core1|WideOr8~5_combout ),
	.cin(gnd),
	.combout(\core1|Selector58~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector58~1 .lut_mask = 16'hFCCC;
defparam \core1|Selector58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y17_N27
cycloneii_lcell_ff \core1|data_d[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector58~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|data_d [5]));

// Location: LCCOMB_X27_Y17_N20
cycloneii_lcell_comb \core1|Selector74~4 (
// Equation(s):
// \core1|Selector74~4_combout  = (\core1|data_d [2]) # ((\core1|data_d [3] & (\core1|data_d [0] & \core1|data_d [1])) # (!\core1|data_d [3] & ((\core1|data_d [0]) # (\core1|data_d [1]))))

	.dataa(\core1|data_d [3]),
	.datab(\core1|data_d [0]),
	.datac(\core1|data_d [1]),
	.datad(\core1|data_d [2]),
	.cin(gnd),
	.combout(\core1|Selector74~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector74~4 .lut_mask = 16'hFFD4;
defparam \core1|Selector74~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N6
cycloneii_lcell_comb \core1|Selector74~5 (
// Equation(s):
// \core1|Selector74~5_combout  = (\core1|data_d [3] & (\core1|data_d [6] & ((!\core1|Selector74~4_combout ) # (!\core1|data_d [4])))) # (!\core1|data_d [3] & (\core1|data_d [6] $ (((!\core1|data_d [4] & !\core1|Selector74~4_combout )))))

	.dataa(\core1|data_d [3]),
	.datab(\core1|data_d [4]),
	.datac(\core1|Selector74~4_combout ),
	.datad(\core1|data_d [6]),
	.cin(gnd),
	.combout(\core1|Selector74~5_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector74~5 .lut_mask = 16'h7E01;
defparam \core1|Selector74~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N24
cycloneii_lcell_comb \core1|Equal33~1 (
// Equation(s):
// \core1|Equal33~1_combout  = (\core1|Equal5~0_combout  & (\core1|state [5] & (\core1|state [0] & \core1|Equal33~0_combout )))

	.dataa(\core1|Equal5~0_combout ),
	.datab(\core1|state [5]),
	.datac(\core1|state [0]),
	.datad(\core1|Equal33~0_combout ),
	.cin(gnd),
	.combout(\core1|Equal33~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Equal33~1 .lut_mask = 16'h8000;
defparam \core1|Equal33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneii_lcell_comb \core1|Selector74~6 (
// Equation(s):
// \core1|Selector74~6_combout  = (!\core1|data_d [7] & (\core1|data_d [5] & (\core1|Selector74~5_combout  & \core1|Equal33~1_combout )))

	.dataa(\core1|data_d [7]),
	.datab(\core1|data_d [5]),
	.datac(\core1|Selector74~5_combout ),
	.datad(\core1|Equal33~1_combout ),
	.cin(gnd),
	.combout(\core1|Selector74~6_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector74~6 .lut_mask = 16'h4000;
defparam \core1|Selector74~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N20
cycloneii_lcell_comb \core1|Selector74~7 (
// Equation(s):
// \core1|Selector74~7_combout  = ((\core1|state [5]) # (!\core1|Equal3~4_combout )) # (!\core1|state [2])

	.dataa(\core1|state [2]),
	.datab(\core1|Equal3~4_combout ),
	.datac(\core1|state [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|Selector74~7_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector74~7 .lut_mask = 16'hF7F7;
defparam \core1|Selector74~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N30
cycloneii_lcell_comb \core1|Selector74~0 (
// Equation(s):
// \core1|Selector74~0_combout  = (\core1|Equal3~5_combout  & ((\core1|Equal3~4_combout ) # ((!\core1|state [4] & \core1|Equal4~2_combout ))))

	.dataa(\core1|state [4]),
	.datab(\core1|Equal4~2_combout ),
	.datac(\core1|Equal3~4_combout ),
	.datad(\core1|Equal3~5_combout ),
	.cin(gnd),
	.combout(\core1|Selector74~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector74~0 .lut_mask = 16'hF400;
defparam \core1|Selector74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N12
cycloneii_lcell_comb \core1|Selector74~1 (
// Equation(s):
// \core1|Selector74~1_combout  = (!\core1|state [2] & ((\core1|state [3] & ((!\core1|state [5]))) # (!\core1|state [3] & (!\core1|state [1]))))

	.dataa(\core1|state [2]),
	.datab(\core1|state [1]),
	.datac(\core1|state [5]),
	.datad(\core1|state [3]),
	.cin(gnd),
	.combout(\core1|Selector74~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector74~1 .lut_mask = 16'h0511;
defparam \core1|Selector74~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N14
cycloneii_lcell_comb \core1|Selector74~2 (
// Equation(s):
// \core1|Selector74~2_combout  = (\core1|Equal12~1_combout ) # ((!\core1|state [4] & (!\core1|state [0] & \core1|Selector74~1_combout )))

	.dataa(\core1|state [4]),
	.datab(\core1|Equal12~1_combout ),
	.datac(\core1|state [0]),
	.datad(\core1|Selector74~1_combout ),
	.cin(gnd),
	.combout(\core1|Selector74~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector74~2 .lut_mask = 16'hCDCC;
defparam \core1|Selector74~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N6
cycloneii_lcell_comb \core1|Selector74~3 (
// Equation(s):
// \core1|Selector74~3_combout  = (\core1|Selector74~0_combout ) # ((\core1|Selector74~2_combout ) # ((!\core1|swapped_flag~regout  & \core1|Equal17~0_combout )))

	.dataa(\core1|swapped_flag~regout ),
	.datab(\core1|Selector74~0_combout ),
	.datac(\core1|Selector74~2_combout ),
	.datad(\core1|Equal17~0_combout ),
	.cin(gnd),
	.combout(\core1|Selector74~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector74~3 .lut_mask = 16'hFDFC;
defparam \core1|Selector74~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N8
cycloneii_lcell_comb \core1|Selector74~8 (
// Equation(s):
// \core1|Selector74~8_combout  = ((\core1|Selector74~6_combout ) # ((\core1|Selector74~3_combout ) # (!\core1|Selector74~7_combout ))) # (!\core1|Selector71~2_combout )

	.dataa(\core1|Selector71~2_combout ),
	.datab(\core1|Selector74~6_combout ),
	.datac(\core1|Selector74~7_combout ),
	.datad(\core1|Selector74~3_combout ),
	.cin(gnd),
	.combout(\core1|Selector74~8_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector74~8 .lut_mask = 16'hFFDF;
defparam \core1|Selector74~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y17_N9
cycloneii_lcell_ff \core1|state[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector74~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|state [0]));

// Location: LCCOMB_X33_Y16_N12
cycloneii_lcell_comb \core1|Selector73~29 (
// Equation(s):
// \core1|Selector73~29_combout  = (\core1|Selector73~9_combout  & (!\core1|state [5] & (\core1|state [0] & !\core1|state [1])))

	.dataa(\core1|Selector73~9_combout ),
	.datab(\core1|state [5]),
	.datac(\core1|state [0]),
	.datad(\core1|state [1]),
	.cin(gnd),
	.combout(\core1|Selector73~29_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector73~29 .lut_mask = 16'h0020;
defparam \core1|Selector73~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N2
cycloneii_lcell_comb \core1|Selector73~28 (
// Equation(s):
// \core1|Selector73~28_combout  = (\core1|Equal33~1_combout ) # ((\core1|Selector73~23_combout  & (!\core1|state [5] & \core1|state [3])))

	.dataa(\core1|Selector73~23_combout ),
	.datab(\core1|state [5]),
	.datac(\core1|Equal33~1_combout ),
	.datad(\core1|state [3]),
	.cin(gnd),
	.combout(\core1|Selector73~28_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector73~28 .lut_mask = 16'hF2F0;
defparam \core1|Selector73~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N28
cycloneii_lcell_comb \core1|Selector73~24 (
// Equation(s):
// \core1|Selector73~24_combout  = (\core1|Selector73~29_combout ) # ((\core1|Selector73~28_combout ) # ((!\core1|filled_flag~regout  & \core1|Equal4~4_combout )))

	.dataa(\core1|filled_flag~regout ),
	.datab(\core1|Selector73~29_combout ),
	.datac(\core1|Equal4~4_combout ),
	.datad(\core1|Selector73~28_combout ),
	.cin(gnd),
	.combout(\core1|Selector73~24_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector73~24 .lut_mask = 16'hFFDC;
defparam \core1|Selector73~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N0
cycloneii_lcell_comb \core1|Selector71~0 (
// Equation(s):
// \core1|Selector71~0_combout  = (\core1|Equal20~0_combout  & (!\core1|state [1] & ((\core1|state [0]) # (!\core1|Equal30~0_combout )))) # (!\core1|Equal20~0_combout  & ((\core1|state [0]) # ((!\core1|Equal30~0_combout ))))

	.dataa(\core1|Equal20~0_combout ),
	.datab(\core1|state [0]),
	.datac(\core1|state [1]),
	.datad(\core1|Equal30~0_combout ),
	.cin(gnd),
	.combout(\core1|Selector71~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector71~0 .lut_mask = 16'h4C5F;
defparam \core1|Selector71~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N30
cycloneii_lcell_comb \core1|LessThan0~1 (
// Equation(s):
// \core1|LessThan0~1_combout  = (\core1|i [2] & (\core1|i [3] & (\core1|i [5] & \core1|i [4])))

	.dataa(\core1|i [2]),
	.datab(\core1|i [3]),
	.datac(\core1|i [5]),
	.datad(\core1|i [4]),
	.cin(gnd),
	.combout(\core1|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|LessThan0~1 .lut_mask = 16'h8000;
defparam \core1|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N4
cycloneii_lcell_comb \core1|LessThan0~0 (
// Equation(s):
// \core1|LessThan0~0_combout  = (\core1|i [1] & (\core1|i [6] & (\core1|i [7] & \core1|i [0])))

	.dataa(\core1|i [1]),
	.datab(\core1|i [6]),
	.datac(\core1|i [7]),
	.datad(\core1|i [0]),
	.cin(gnd),
	.combout(\core1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|LessThan0~0 .lut_mask = 16'h8000;
defparam \core1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N0
cycloneii_lcell_comb \core1|LessThan0~2 (
// Equation(s):
// \core1|LessThan0~2_combout  = (\core1|LessThan0~1_combout  & \core1|LessThan0~0_combout )

	.dataa(vcc),
	.datab(\core1|LessThan0~1_combout ),
	.datac(vcc),
	.datad(\core1|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\core1|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|LessThan0~2 .lut_mask = 16'hCC00;
defparam \core1|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N6
cycloneii_lcell_comb \core1|Equal5~2 (
// Equation(s):
// \core1|Equal5~2_combout  = (\core1|Equal5~0_combout  & (\core1|state [0] & (!\core1|state [3] & \core1|Equal5~1_combout )))

	.dataa(\core1|Equal5~0_combout ),
	.datab(\core1|state [0]),
	.datac(\core1|state [3]),
	.datad(\core1|Equal5~1_combout ),
	.cin(gnd),
	.combout(\core1|Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Equal5~2 .lut_mask = 16'h0800;
defparam \core1|Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N30
cycloneii_lcell_comb \core1|Selector73~25 (
// Equation(s):
// \core1|Selector73~25_combout  = (\core1|Selector74~7_combout  & (!\core1|Equal5~2_combout  & ((\core1|LessThan0~2_combout ) # (!\core1|Equal16~1_combout ))))

	.dataa(\core1|Equal16~1_combout ),
	.datab(\core1|Selector74~7_combout ),
	.datac(\core1|LessThan0~2_combout ),
	.datad(\core1|Equal5~2_combout ),
	.cin(gnd),
	.combout(\core1|Selector73~25_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector73~25 .lut_mask = 16'h00C4;
defparam \core1|Selector73~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N4
cycloneii_lcell_comb \core1|Selector73~26 (
// Equation(s):
// \core1|Selector73~26_combout  = (!\core1|Equal29~0_combout  & (\core1|Selector71~0_combout  & (!\core1|Equal21~0_combout  & \core1|Selector73~25_combout )))

	.dataa(\core1|Equal29~0_combout ),
	.datab(\core1|Selector71~0_combout ),
	.datac(\core1|Equal21~0_combout ),
	.datad(\core1|Selector73~25_combout ),
	.cin(gnd),
	.combout(\core1|Selector73~26_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector73~26 .lut_mask = 16'h0400;
defparam \core1|Selector73~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N2
cycloneii_lcell_comb \core1|Selector64~2 (
// Equation(s):
// \core1|Selector64~2_combout  = (\core1|LessThan0~0_combout  & (\core1|Equal3~5_combout  & (\core1|Equal3~4_combout  & \core1|LessThan0~1_combout )))

	.dataa(\core1|LessThan0~0_combout ),
	.datab(\core1|Equal3~5_combout ),
	.datac(\core1|Equal3~4_combout ),
	.datad(\core1|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\core1|Selector64~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector64~2 .lut_mask = 16'h8000;
defparam \core1|Selector64~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N4
cycloneii_lcell_comb \core1|Selector73~27 (
// Equation(s):
// \core1|Selector73~27_combout  = ((\core1|Selector73~24_combout ) # ((\core1|Selector64~2_combout ) # (!\core1|Selector73~26_combout ))) # (!\core1|Selector73~22_combout )

	.dataa(\core1|Selector73~22_combout ),
	.datab(\core1|Selector73~24_combout ),
	.datac(\core1|Selector73~26_combout ),
	.datad(\core1|Selector64~2_combout ),
	.cin(gnd),
	.combout(\core1|Selector73~27_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector73~27 .lut_mask = 16'hFFDF;
defparam \core1|Selector73~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N5
cycloneii_lcell_ff \core1|state[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector73~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|state [1]));

// Location: LCCOMB_X33_Y18_N14
cycloneii_lcell_comb \core1|Equal4~4 (
// Equation(s):
// \core1|Equal4~4_combout  = (!\core1|state [4] & (\core1|Equal3~5_combout  & (\core1|state [1] & \core1|state [0])))

	.dataa(\core1|state [4]),
	.datab(\core1|Equal3~5_combout ),
	.datac(\core1|state [1]),
	.datad(\core1|state [0]),
	.cin(gnd),
	.combout(\core1|Equal4~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Equal4~4 .lut_mask = 16'h4000;
defparam \core1|Equal4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N26
cycloneii_lcell_comb \core1|Selector64~4 (
// Equation(s):
// \core1|Selector64~4_combout  = (\core1|state [4]) # (((\core1|state [1]) # (\core1|state [0])) # (!\core1|Equal3~5_combout ))

	.dataa(\core1|state [4]),
	.datab(\core1|Equal3~5_combout ),
	.datac(\core1|state [1]),
	.datad(\core1|state [0]),
	.cin(gnd),
	.combout(\core1|Selector64~4_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector64~4 .lut_mask = 16'hFFFB;
defparam \core1|Selector64~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N20
cycloneii_lcell_comb \core1|Selector64~3 (
// Equation(s):
// \core1|Selector64~3_combout  = (\core1|LessThan0~2_combout  & ((\core1|Equal3~6_combout ) # ((\core1|Selector64~4_combout  & \core1|filled_flag~regout )))) # (!\core1|LessThan0~2_combout  & (\core1|Selector64~4_combout  & (\core1|filled_flag~regout )))

	.dataa(\core1|LessThan0~2_combout ),
	.datab(\core1|Selector64~4_combout ),
	.datac(\core1|filled_flag~regout ),
	.datad(\core1|Equal3~6_combout ),
	.cin(gnd),
	.combout(\core1|Selector64~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector64~3 .lut_mask = 16'hEAC0;
defparam \core1|Selector64~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N21
cycloneii_lcell_ff \core1|filled_flag (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector64~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|filled_flag~regout ));

// Location: LCCOMB_X33_Y19_N0
cycloneii_lcell_comb \core1|Selector72~11 (
// Equation(s):
// \core1|Selector72~11_combout  = (!\core1|state [5] & (\core1|state [3] & (\core1|state [1] $ (\core1|state [2]))))

	.dataa(\core1|state [1]),
	.datab(\core1|state [5]),
	.datac(\core1|state [3]),
	.datad(\core1|state [2]),
	.cin(gnd),
	.combout(\core1|Selector72~11_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector72~11 .lut_mask = 16'h1020;
defparam \core1|Selector72~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N28
cycloneii_lcell_comb \core1|Selector72~13 (
// Equation(s):
// \core1|Selector72~13_combout  = (\core1|state [0] & (((\core1|Selector72~11_combout )))) # (!\core1|state [0] & (\core1|Selector72~12_combout  & (\core1|state [5])))

	.dataa(\core1|state [0]),
	.datab(\core1|Selector72~12_combout ),
	.datac(\core1|state [5]),
	.datad(\core1|Selector72~11_combout ),
	.cin(gnd),
	.combout(\core1|Selector72~13_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector72~13 .lut_mask = 16'hEA40;
defparam \core1|Selector72~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N4
cycloneii_lcell_comb \core1|Selector72~3 (
// Equation(s):
// \core1|Selector72~3_combout  = (\core1|state [5]) # (\core1|state [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\core1|state [5]),
	.datad(\core1|state [0]),
	.cin(gnd),
	.combout(\core1|Selector72~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector72~3 .lut_mask = 16'hFFF0;
defparam \core1|Selector72~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N22
cycloneii_lcell_comb \core1|Selector72~17 (
// Equation(s):
// \core1|Selector72~17_combout  = (\core1|state [1]) # (((\core1|Selector72~3_combout ) # (!\core1|state [4])) # (!\core1|state [2]))

	.dataa(\core1|state [1]),
	.datab(\core1|state [2]),
	.datac(\core1|Selector72~3_combout ),
	.datad(\core1|state [4]),
	.cin(gnd),
	.combout(\core1|Selector72~17_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector72~17 .lut_mask = 16'hFBFF;
defparam \core1|Selector72~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N18
cycloneii_lcell_comb \core1|Selector72~14 (
// Equation(s):
// \core1|Selector72~14_combout  = ((!\core1|state [4] & \core1|Selector72~13_combout )) # (!\core1|Selector72~17_combout )

	.dataa(\core1|state [4]),
	.datab(\core1|Selector72~13_combout ),
	.datac(vcc),
	.datad(\core1|Selector72~17_combout ),
	.cin(gnd),
	.combout(\core1|Selector72~14_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector72~14 .lut_mask = 16'h44FF;
defparam \core1|Selector72~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N22
cycloneii_lcell_comb \core1|Selector72~15 (
// Equation(s):
// \core1|Selector72~15_combout  = (((\core1|Selector72~14_combout ) # (!\core1|Selector71~3_combout )) # (!\core1|Selector73~26_combout )) # (!\core1|Selector72~10_combout )

	.dataa(\core1|Selector72~10_combout ),
	.datab(\core1|Selector73~26_combout ),
	.datac(\core1|Selector71~3_combout ),
	.datad(\core1|Selector72~14_combout ),
	.cin(gnd),
	.combout(\core1|Selector72~15_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector72~15 .lut_mask = 16'hFF7F;
defparam \core1|Selector72~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N30
cycloneii_lcell_comb \core1|Selector72~16 (
// Equation(s):
// \core1|Selector72~16_combout  = (\core1|Equal12~1_combout ) # ((\core1|Selector72~15_combout ) # ((\core1|Equal4~4_combout  & \core1|filled_flag~regout )))

	.dataa(\core1|Equal12~1_combout ),
	.datab(\core1|Equal4~4_combout ),
	.datac(\core1|filled_flag~regout ),
	.datad(\core1|Selector72~15_combout ),
	.cin(gnd),
	.combout(\core1|Selector72~16_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector72~16 .lut_mask = 16'hFFEA;
defparam \core1|Selector72~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N31
cycloneii_lcell_ff \core1|state[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector72~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|state [2]));

// Location: LCCOMB_X32_Y16_N24
cycloneii_lcell_comb \core1|WideOr21~0 (
// Equation(s):
// \core1|WideOr21~0_combout  = \core1|state [3] $ (((\core1|state [1] & (\core1|state [2] & \core1|state [0]))))

	.dataa(\core1|state [1]),
	.datab(\core1|state [2]),
	.datac(\core1|state [3]),
	.datad(\core1|state [0]),
	.cin(gnd),
	.combout(\core1|WideOr21~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|WideOr21~0 .lut_mask = 16'h78F0;
defparam \core1|WideOr21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y16_N25
cycloneii_lcell_ff \core1|state[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|WideOr21~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\core1|state [5]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|state [3]));

// Location: LCCOMB_X33_Y16_N22
cycloneii_lcell_comb \core1|Equal33~0 (
// Equation(s):
// \core1|Equal33~0_combout  = (!\core1|state [3] & !\core1|state [2])

	.dataa(vcc),
	.datab(\core1|state [3]),
	.datac(\core1|state [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core1|Equal33~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Equal33~0 .lut_mask = 16'h0303;
defparam \core1|Equal33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N28
cycloneii_lcell_comb \core1|Selector72~9 (
// Equation(s):
// \core1|Selector72~9_combout  = (\core1|LessThan4~0_combout  & (\core1|Equal33~0_combout  & (\core1|Equal3~4_combout  & \core1|state [5])))

	.dataa(\core1|LessThan4~0_combout ),
	.datab(\core1|Equal33~0_combout ),
	.datac(\core1|Equal3~4_combout ),
	.datad(\core1|state [5]),
	.cin(gnd),
	.combout(\core1|Selector72~9_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector72~9 .lut_mask = 16'h8000;
defparam \core1|Selector72~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N26
cycloneii_lcell_comb \core1|LessThan5~1 (
// Equation(s):
// \core1|LessThan5~1_combout  = (((!\core1|k [2]) # (!\core1|k [0])) # (!\core1|k [1])) # (!\core1|k [3])

	.dataa(\core1|k [3]),
	.datab(\core1|k [1]),
	.datac(\core1|k [0]),
	.datad(\core1|k [2]),
	.cin(gnd),
	.combout(\core1|LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|LessThan5~1 .lut_mask = 16'h7FFF;
defparam \core1|LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N2
cycloneii_lcell_comb \core1|LessThan5~2 (
// Equation(s):
// \core1|LessThan5~2_combout  = (\core1|LessThan5~0_combout  & ((\core1|LessThan5~1_combout ) # (!\core1|k [4])))

	.dataa(\core1|LessThan5~0_combout ),
	.datab(\core1|LessThan5~1_combout ),
	.datac(vcc),
	.datad(\core1|k [4]),
	.cin(gnd),
	.combout(\core1|LessThan5~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|LessThan5~2 .lut_mask = 16'h88AA;
defparam \core1|LessThan5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N30
cycloneii_lcell_comb \core1|Selector72~10 (
// Equation(s):
// \core1|Selector72~10_combout  = (!\core1|Selector72~9_combout  & ((\core1|LessThan5~2_combout ) # (!\core1|Equal35~0_combout )))

	.dataa(vcc),
	.datab(\core1|Selector72~9_combout ),
	.datac(\core1|Equal35~0_combout ),
	.datad(\core1|LessThan5~2_combout ),
	.cin(gnd),
	.combout(\core1|Selector72~10_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector72~10 .lut_mask = 16'h3303;
defparam \core1|Selector72~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N2
cycloneii_lcell_comb \core1|Selector70~1 (
// Equation(s):
// \core1|Selector70~1_combout  = (\core1|Selector70~0_combout ) # (((\core1|state [0] & \core1|Equal30~0_combout )) # (!\core1|Selector72~10_combout ))

	.dataa(\core1|Selector70~0_combout ),
	.datab(\core1|Selector72~10_combout ),
	.datac(\core1|state [0]),
	.datad(\core1|Equal30~0_combout ),
	.cin(gnd),
	.combout(\core1|Selector70~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector70~1 .lut_mask = 16'hFBBB;
defparam \core1|Selector70~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y17_N3
cycloneii_lcell_ff \core1|state[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector70~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|state [5]));

// Location: LCCOMB_X33_Y17_N16
cycloneii_lcell_comb \core1|Equal35~0 (
// Equation(s):
// \core1|Equal35~0_combout  = (\core1|Equal33~0_combout  & (\core1|state [5] & (!\core1|state [4] & \core1|Equal4~2_combout )))

	.dataa(\core1|Equal33~0_combout ),
	.datab(\core1|state [5]),
	.datac(\core1|state [4]),
	.datad(\core1|Equal4~2_combout ),
	.cin(gnd),
	.combout(\core1|Equal35~0_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Equal35~0 .lut_mask = 16'h0800;
defparam \core1|Equal35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N18
cycloneii_lcell_comb \core1|Selector67~1 (
// Equation(s):
// \core1|Selector67~1_combout  = (\core1|Selector67~0_combout ) # (((\core1|Equal35~0_combout ) # (\core1|secret_key[0]~23_combout )) # (!\core1|Equal33~0_combout ))

	.dataa(\core1|Selector67~0_combout ),
	.datab(\core1|Equal33~0_combout ),
	.datac(\core1|Equal35~0_combout ),
	.datad(\core1|secret_key[0]~23_combout ),
	.cin(gnd),
	.combout(\core1|Selector67~1_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector67~1 .lut_mask = 16'hFFFB;
defparam \core1|Selector67~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N20
cycloneii_lcell_comb \core1|Selector67~2 (
// Equation(s):
// \core1|Selector67~2_combout  = (\core1|LessThan5~2_combout  & (((\core1|LEDG [7] & \core1|Selector67~1_combout )))) # (!\core1|LessThan5~2_combout  & ((\core1|Equal35~0_combout ) # ((\core1|LEDG [7] & \core1|Selector67~1_combout ))))

	.dataa(\core1|LessThan5~2_combout ),
	.datab(\core1|Equal35~0_combout ),
	.datac(\core1|LEDG [7]),
	.datad(\core1|Selector67~1_combout ),
	.cin(gnd),
	.combout(\core1|Selector67~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector67~2 .lut_mask = 16'hF444;
defparam \core1|Selector67~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y16_N21
cycloneii_lcell_ff \core1|LEDG[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector67~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|LEDG [7]));

// Location: LCCOMB_X32_Y15_N12
cycloneii_lcell_comb \core4|Selector67~0 (
// Equation(s):
// \core4|Selector67~0_combout  = (\core4|state [5] & (((!\core4|secret_key [23] & !\core4|secret_key [22])) # (!\core4|state [1]))) # (!\core4|state [5] & (((\core4|state [1]))))

	.dataa(\core4|state [5]),
	.datab(\core4|secret_key [23]),
	.datac(\core4|state [1]),
	.datad(\core4|secret_key [22]),
	.cin(gnd),
	.combout(\core4|Selector67~0_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector67~0 .lut_mask = 16'h5A7A;
defparam \core4|Selector67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N10
cycloneii_lcell_comb \core4|Selector67~1 (
// Equation(s):
// \core4|Selector67~1_combout  = ((\core4|state [0]) # ((\core4|state [4]) # (\core4|Selector67~0_combout ))) # (!\core4|Equal33~0_combout )

	.dataa(\core4|Equal33~0_combout ),
	.datab(\core4|state [0]),
	.datac(\core4|state [4]),
	.datad(\core4|Selector67~0_combout ),
	.cin(gnd),
	.combout(\core4|Selector67~1_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector67~1 .lut_mask = 16'hFFFD;
defparam \core4|Selector67~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N8
cycloneii_lcell_comb \core4|Selector67~2 (
// Equation(s):
// \core4|Selector67~2_combout  = (\core4|Equal35~0_combout  & (((\core4|LEDG [7] & \core4|Selector67~1_combout )) # (!\core4|LessThan5~2_combout ))) # (!\core4|Equal35~0_combout  & (((\core4|LEDG [7] & \core4|Selector67~1_combout ))))

	.dataa(\core4|Equal35~0_combout ),
	.datab(\core4|LessThan5~2_combout ),
	.datac(\core4|LEDG [7]),
	.datad(\core4|Selector67~1_combout ),
	.cin(gnd),
	.combout(\core4|Selector67~2_combout ),
	.cout());
// synopsys translate_off
defparam \core4|Selector67~2 .lut_mask = 16'hF222;
defparam \core4|Selector67~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y15_N9
cycloneii_lcell_ff \core4|LEDG[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Selector67~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|LEDG [7]));

// Location: LCCOMB_X30_Y13_N4
cycloneii_lcell_comb \core2|Selector67~2 (
// Equation(s):
// \core2|Selector67~2_combout  = (\core2|Selector67~1_combout  & ((\core2|LEDG [7]) # ((\core2|Equal35~0_combout  & !\core2|LessThan5~2_combout )))) # (!\core2|Selector67~1_combout  & (\core2|Equal35~0_combout  & ((!\core2|LessThan5~2_combout ))))

	.dataa(\core2|Selector67~1_combout ),
	.datab(\core2|Equal35~0_combout ),
	.datac(\core2|LEDG [7]),
	.datad(\core2|LessThan5~2_combout ),
	.cin(gnd),
	.combout(\core2|Selector67~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector67~2 .lut_mask = 16'hA0EC;
defparam \core2|Selector67~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y13_N5
cycloneii_lcell_ff \core2|LEDG[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector67~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|LEDG [7]));

// Location: LCCOMB_X28_Y19_N18
cycloneii_lcell_comb \core3|Selector67~0 (
// Equation(s):
// \core3|Selector67~0_combout  = (\core3|state [4]) # ((\core3|state [5] & ((!\core3|state [1]))) # (!\core3|state [5] & ((\core3|state [0]) # (\core3|state [1]))))

	.dataa(\core3|state [0]),
	.datab(\core3|state [5]),
	.datac(\core3|state [1]),
	.datad(\core3|state [4]),
	.cin(gnd),
	.combout(\core3|Selector67~0_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector67~0 .lut_mask = 16'hFF3E;
defparam \core3|Selector67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cycloneii_lcell_comb \core3|Selector67~1 (
// Equation(s):
// \core3|Selector67~1_combout  = ((\core3|Selector67~0_combout ) # ((\core3|Equal35~0_combout ) # (\core3|secret_key[0]~0_combout ))) # (!\core3|Equal33~0_combout )

	.dataa(\core3|Equal33~0_combout ),
	.datab(\core3|Selector67~0_combout ),
	.datac(\core3|Equal35~0_combout ),
	.datad(\core3|secret_key[0]~0_combout ),
	.cin(gnd),
	.combout(\core3|Selector67~1_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector67~1 .lut_mask = 16'hFFFD;
defparam \core3|Selector67~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N28
cycloneii_lcell_comb \core3|Selector67~2 (
// Equation(s):
// \core3|Selector67~2_combout  = (\core3|LessThan5~2_combout  & (((\core3|LEDG [7] & \core3|Selector67~1_combout )))) # (!\core3|LessThan5~2_combout  & ((\core3|Equal35~0_combout ) # ((\core3|LEDG [7] & \core3|Selector67~1_combout ))))

	.dataa(\core3|LessThan5~2_combout ),
	.datab(\core3|Equal35~0_combout ),
	.datac(\core3|LEDG [7]),
	.datad(\core3|Selector67~1_combout ),
	.cin(gnd),
	.combout(\core3|Selector67~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector67~2 .lut_mask = 16'hF444;
defparam \core3|Selector67~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y18_N29
cycloneii_lcell_ff \core3|LEDG[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector67~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|LEDG [7]));

// Location: LCCOMB_X32_Y15_N22
cycloneii_lcell_comb \control|LEDR[0]~0 (
// Equation(s):
// \control|LEDR[0]~0_combout  = (\core1|LEDG [7]) # ((\core4|LEDG [7]) # ((\core2|LEDG [7]) # (\core3|LEDG [7])))

	.dataa(\core1|LEDG [7]),
	.datab(\core4|LEDG [7]),
	.datac(\core2|LEDG [7]),
	.datad(\core3|LEDG [7]),
	.cin(gnd),
	.combout(\control|LEDR[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|LEDR[0]~0 .lut_mask = 16'hFFFE;
defparam \control|LEDR[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N16
cycloneii_lcell_comb \control|always0~0 (
// Equation(s):
// \control|always0~0_combout  = (!\core3|LEDG [7] & (!\core2|LEDG [7] & !\core1|LEDG [7]))

	.dataa(vcc),
	.datab(\core3|LEDG [7]),
	.datac(\core2|LEDG [7]),
	.datad(\core1|LEDG [7]),
	.cin(gnd),
	.combout(\control|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|always0~0 .lut_mask = 16'h0003;
defparam \control|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N28
cycloneii_lcell_comb \control|LEDR[14] (
// Equation(s):
// \control|LEDR [14] = (\control|always0~0_combout  & (\core4|LEDG [7])) # (!\control|always0~0_combout  & ((\control|LEDR [14])))

	.dataa(vcc),
	.datab(\core4|LEDG [7]),
	.datac(\control|always0~0_combout ),
	.datad(\control|LEDR [14]),
	.cin(gnd),
	.combout(\control|LEDR [14]),
	.cout());
// synopsys translate_off
defparam \control|LEDR[14] .lut_mask = 16'hCFC0;
defparam \control|LEDR[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N20
cycloneii_lcell_comb \control|LEDR[15]~2 (
// Equation(s):
// \control|LEDR[15]~2_combout  = (!\core2|LEDG [7] & !\core1|LEDG [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\core2|LEDG [7]),
	.datad(\core1|LEDG [7]),
	.cin(gnd),
	.combout(\control|LEDR[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|LEDR[15]~2 .lut_mask = 16'h000F;
defparam \control|LEDR[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N14
cycloneii_lcell_comb \control|LEDR[17]~1 (
// Equation(s):
// \control|LEDR[17]~1_combout  = (!\core4|LEDG [7] & !\core3|LEDG [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\core4|LEDG [7]),
	.datad(\core3|LEDG [7]),
	.cin(gnd),
	.combout(\control|LEDR[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|LEDR[17]~1 .lut_mask = 16'h000F;
defparam \control|LEDR[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N30
cycloneii_lcell_comb \control|LEDR[15] (
// Equation(s):
// \control|LEDR [15] = (\control|LEDR[15]~2_combout  & (!\control|LEDR[17]~1_combout )) # (!\control|LEDR[15]~2_combout  & ((\control|LEDR [15])))

	.dataa(\control|LEDR[15]~2_combout ),
	.datab(vcc),
	.datac(\control|LEDR[17]~1_combout ),
	.datad(\control|LEDR [15]),
	.cin(gnd),
	.combout(\control|LEDR [15]),
	.cout());
// synopsys translate_off
defparam \control|LEDR[15] .lut_mask = 16'h5F0A;
defparam \control|LEDR[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N18
cycloneii_lcell_comb \control|LEDR[17]~3 (
// Equation(s):
// \control|LEDR[17]~3_combout  = (!\core4|LEDG [7] & (!\core2|LEDG [7] & !\core3|LEDG [7]))

	.dataa(vcc),
	.datab(\core4|LEDG [7]),
	.datac(\core2|LEDG [7]),
	.datad(\core3|LEDG [7]),
	.cin(gnd),
	.combout(\control|LEDR[17]~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|LEDR[17]~3 .lut_mask = 16'h0003;
defparam \control|LEDR[17]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N0
cycloneii_lcell_comb \control|LEDR[16] (
// Equation(s):
// \control|LEDR [16] = (\core1|LEDG [7] & ((\control|LEDR [16]))) # (!\core1|LEDG [7] & (!\control|LEDR[17]~3_combout ))

	.dataa(\core1|LEDG [7]),
	.datab(\control|LEDR[17]~3_combout ),
	.datac(vcc),
	.datad(\control|LEDR [16]),
	.cin(gnd),
	.combout(\control|LEDR [16]),
	.cout());
// synopsys translate_off
defparam \control|LEDR[16] .lut_mask = 16'hBB11;
defparam \control|LEDR[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N4
cycloneii_lcell_comb \control|secret_key[8]~0 (
// Equation(s):
// \control|secret_key[8]~0_combout  = (\core1|LEDG [7]) # ((\core3|LEDG [7] & !\core2|LEDG [7]))

	.dataa(vcc),
	.datab(\core3|LEDG [7]),
	.datac(\core2|LEDG [7]),
	.datad(\core1|LEDG [7]),
	.cin(gnd),
	.combout(\control|secret_key[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[8]~0 .lut_mask = 16'hFF0C;
defparam \control|secret_key[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N4
cycloneii_lcell_comb \core3|Selector64~3 (
// Equation(s):
// \core3|Selector64~3_combout  = (\core3|Selector64~4_combout  & ((\core3|filled_flag~regout ) # ((\core3|Equal3~6_combout  & \core3|LessThan0~2_combout )))) # (!\core3|Selector64~4_combout  & (\core3|Equal3~6_combout  & ((\core3|LessThan0~2_combout ))))

	.dataa(\core3|Selector64~4_combout ),
	.datab(\core3|Equal3~6_combout ),
	.datac(\core3|filled_flag~regout ),
	.datad(\core3|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\core3|Selector64~3_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector64~3 .lut_mask = 16'hECA0;
defparam \core3|Selector64~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y19_N5
cycloneii_lcell_ff \core3|filled_flag (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector64~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|filled_flag~regout ));

// Location: LCCOMB_X32_Y15_N24
cycloneii_lcell_comb \control|LEDG[0]~1 (
// Equation(s):
// \control|LEDG[0]~1_combout  = (\control|LEDG[0]~0_combout  & (((\core1|filled_flag~regout )) # (!\control|secret_key[8]~0_combout ))) # (!\control|LEDG[0]~0_combout  & (\control|secret_key[8]~0_combout  & (\core3|filled_flag~regout )))

	.dataa(\control|LEDG[0]~0_combout ),
	.datab(\control|secret_key[8]~0_combout ),
	.datac(\core3|filled_flag~regout ),
	.datad(\core1|filled_flag~regout ),
	.cin(gnd),
	.combout(\control|LEDG[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|LEDG[0]~1 .lut_mask = 16'hEA62;
defparam \control|LEDG[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneii_clkctrl \control|LEDR[0]~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\control|LEDR[0]~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\control|LEDR[0]~0clkctrl_outclk ));
// synopsys translate_off
defparam \control|LEDR[0]~0clkctrl .clock_type = "global clock";
defparam \control|LEDR[0]~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N28
cycloneii_lcell_comb \control|LEDG[0] (
// Equation(s):
// \control|LEDG [0] = (GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & (\control|LEDG[0]~1_combout )) # (!GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & ((\control|LEDG [0])))

	.dataa(vcc),
	.datab(\control|LEDG[0]~1_combout ),
	.datac(\control|LEDR[0]~0clkctrl_outclk ),
	.datad(\control|LEDG [0]),
	.cin(gnd),
	.combout(\control|LEDG [0]),
	.cout());
// synopsys translate_off
defparam \control|LEDG[0] .lut_mask = 16'hCFC0;
defparam \control|LEDG[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N2
cycloneii_lcell_comb \core2|Selector65~2 (
// Equation(s):
// \core2|Selector65~2_combout  = (\core2|swapped_flag~regout  & ((\core2|state [4]) # ((\core2|state [1]) # (!\core2|Equal16~0_combout ))))

	.dataa(\core2|state [4]),
	.datab(\core2|Equal16~0_combout ),
	.datac(\core2|state [1]),
	.datad(\core2|swapped_flag~regout ),
	.cin(gnd),
	.combout(\core2|Selector65~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector65~2 .lut_mask = 16'hFB00;
defparam \core2|Selector65~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N10
cycloneii_lcell_comb \core2|Selector65~3 (
// Equation(s):
// \core2|Selector65~3_combout  = (\core2|Selector65~2_combout ) # ((\core2|Equal16~1_combout  & (\core2|LessThan0~0_combout  & \core2|LessThan0~1_combout )))

	.dataa(\core2|Equal16~1_combout ),
	.datab(\core2|LessThan0~0_combout ),
	.datac(\core2|LessThan0~1_combout ),
	.datad(\core2|Selector65~2_combout ),
	.cin(gnd),
	.combout(\core2|Selector65~3_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector65~3 .lut_mask = 16'hFF80;
defparam \core2|Selector65~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y12_N11
cycloneii_lcell_ff \core2|swapped_flag (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector65~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|swapped_flag~regout ));

// Location: LCCOMB_X33_Y18_N8
cycloneii_lcell_comb \core1|Selector65~2 (
// Equation(s):
// \core1|Selector65~2_combout  = (\core1|swapped_flag~regout  & (((\core1|state [1]) # (\core1|state [4])) # (!\core1|Equal16~0_combout )))

	.dataa(\core1|swapped_flag~regout ),
	.datab(\core1|Equal16~0_combout ),
	.datac(\core1|state [1]),
	.datad(\core1|state [4]),
	.cin(gnd),
	.combout(\core1|Selector65~2_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector65~2 .lut_mask = 16'hAAA2;
defparam \core1|Selector65~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N6
cycloneii_lcell_comb \core1|Selector65~3 (
// Equation(s):
// \core1|Selector65~3_combout  = (\core1|Selector65~2_combout ) # ((\core1|LessThan0~0_combout  & (\core1|Equal16~1_combout  & \core1|LessThan0~1_combout )))

	.dataa(\core1|LessThan0~0_combout ),
	.datab(\core1|Equal16~1_combout ),
	.datac(\core1|Selector65~2_combout ),
	.datad(\core1|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\core1|Selector65~3_combout ),
	.cout());
// synopsys translate_off
defparam \core1|Selector65~3 .lut_mask = 16'hF8F0;
defparam \core1|Selector65~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N7
cycloneii_lcell_ff \core1|swapped_flag (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|Selector65~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|swapped_flag~regout ));

// Location: LCCOMB_X33_Y16_N4
cycloneii_lcell_comb \control|LEDG[1]~3 (
// Equation(s):
// \control|LEDG[1]~3_combout  = (\control|LEDG[1]~2_combout  & (((\core1|swapped_flag~regout ) # (\control|LEDR[15]~2_combout )))) # (!\control|LEDG[1]~2_combout  & (\core2|swapped_flag~regout  & ((!\control|LEDR[15]~2_combout ))))

	.dataa(\control|LEDG[1]~2_combout ),
	.datab(\core2|swapped_flag~regout ),
	.datac(\core1|swapped_flag~regout ),
	.datad(\control|LEDR[15]~2_combout ),
	.cin(gnd),
	.combout(\control|LEDG[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|LEDG[1]~3 .lut_mask = 16'hAAE4;
defparam \control|LEDG[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N18
cycloneii_lcell_comb \control|LEDG[1] (
// Equation(s):
// \control|LEDG [1] = (GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & (\control|LEDG[1]~3_combout )) # (!GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & ((\control|LEDG [1])))

	.dataa(vcc),
	.datab(\control|LEDG[1]~3_combout ),
	.datac(\control|LEDR[0]~0clkctrl_outclk ),
	.datad(\control|LEDG [1]),
	.cin(gnd),
	.combout(\control|LEDG [1]),
	.cout());
// synopsys translate_off
defparam \control|LEDG[1] .lut_mask = 16'hCFC0;
defparam \control|LEDG[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N6
cycloneii_lcell_comb \core2|Selector66~2 (
// Equation(s):
// \core2|Selector66~2_combout  = (\core2|Selector66~3_combout ) # ((\core2|Equal35~0_combout  & !\core2|LessThan5~2_combout ))

	.dataa(\core2|Selector66~3_combout ),
	.datab(\core2|Equal35~0_combout ),
	.datac(vcc),
	.datad(\core2|LessThan5~2_combout ),
	.cin(gnd),
	.combout(\core2|Selector66~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Selector66~2 .lut_mask = 16'hAAEE;
defparam \core2|Selector66~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y13_N7
cycloneii_lcell_ff \core2|swapped_flag2 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Selector66~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|swapped_flag2~regout ));

// Location: LCCOMB_X32_Y16_N26
cycloneii_lcell_comb \control|LEDG[2]~4 (
// Equation(s):
// \control|LEDG[2]~4_combout  = (\control|secret_key[8]~0_combout  & (((!\control|LEDR[15]~2_combout )))) # (!\control|secret_key[8]~0_combout  & ((\control|LEDR[15]~2_combout  & (\core4|swapped_flag2~regout )) # (!\control|LEDR[15]~2_combout  & 
// ((\core2|swapped_flag2~regout )))))

	.dataa(\core4|swapped_flag2~regout ),
	.datab(\control|secret_key[8]~0_combout ),
	.datac(\core2|swapped_flag2~regout ),
	.datad(\control|LEDR[15]~2_combout ),
	.cin(gnd),
	.combout(\control|LEDG[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \control|LEDG[2]~4 .lut_mask = 16'h22FC;
defparam \control|LEDG[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N26
cycloneii_lcell_comb \core3|Selector66~3 (
// Equation(s):
// \core3|Selector66~3_combout  = (\core3|swapped_flag2~regout  & ((\core3|state [1]) # ((\core3|state [4]) # (!\core3|Equal16~0_combout ))))

	.dataa(\core3|swapped_flag2~regout ),
	.datab(\core3|state [1]),
	.datac(\core3|Equal16~0_combout ),
	.datad(\core3|state [4]),
	.cin(gnd),
	.combout(\core3|Selector66~3_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector66~3 .lut_mask = 16'hAA8A;
defparam \core3|Selector66~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N10
cycloneii_lcell_comb \core3|Selector66~2 (
// Equation(s):
// \core3|Selector66~2_combout  = (\core3|Selector66~3_combout ) # ((!\core3|LessThan5~2_combout  & \core3|Equal35~0_combout ))

	.dataa(vcc),
	.datab(\core3|LessThan5~2_combout ),
	.datac(\core3|Equal35~0_combout ),
	.datad(\core3|Selector66~3_combout ),
	.cin(gnd),
	.combout(\core3|Selector66~2_combout ),
	.cout());
// synopsys translate_off
defparam \core3|Selector66~2 .lut_mask = 16'hFF30;
defparam \core3|Selector66~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y18_N11
cycloneii_lcell_ff \core3|swapped_flag2 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Selector66~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|swapped_flag2~regout ));

// Location: LCCOMB_X32_Y16_N4
cycloneii_lcell_comb \control|LEDG[2]~5 (
// Equation(s):
// \control|LEDG[2]~5_combout  = (\control|LEDG[2]~4_combout  & ((\core1|swapped_flag2~regout ) # ((!\control|secret_key[8]~0_combout )))) # (!\control|LEDG[2]~4_combout  & (((\core3|swapped_flag2~regout  & \control|secret_key[8]~0_combout ))))

	.dataa(\core1|swapped_flag2~regout ),
	.datab(\control|LEDG[2]~4_combout ),
	.datac(\core3|swapped_flag2~regout ),
	.datad(\control|secret_key[8]~0_combout ),
	.cin(gnd),
	.combout(\control|LEDG[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \control|LEDG[2]~5 .lut_mask = 16'hB8CC;
defparam \control|LEDG[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N28
cycloneii_lcell_comb \control|LEDG[2] (
// Equation(s):
// \control|LEDG [2] = (GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & (\control|LEDG[2]~5_combout )) # (!GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & ((\control|LEDG [2])))

	.dataa(vcc),
	.datab(\control|LEDG[2]~5_combout ),
	.datac(\control|LEDR[0]~0clkctrl_outclk ),
	.datad(\control|LEDG [2]),
	.cin(gnd),
	.combout(\control|LEDG [2]),
	.cout());
// synopsys translate_off
defparam \control|LEDG[2] .lut_mask = 16'hCFC0;
defparam \control|LEDG[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N8
cycloneii_lcell_comb \control|secret_key[0]~1 (
// Equation(s):
// \control|secret_key[0]~1_combout  = (\control|secret_key[8]~0_combout  & (((\core3|secret_key [0]) # (!\control|LEDR[15]~2_combout )))) # (!\control|secret_key[8]~0_combout  & (\core4|secret_key [0] & (\control|LEDR[15]~2_combout )))

	.dataa(\core4|secret_key [0]),
	.datab(\control|secret_key[8]~0_combout ),
	.datac(\control|LEDR[15]~2_combout ),
	.datad(\core3|secret_key [0]),
	.cin(gnd),
	.combout(\control|secret_key[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[0]~1 .lut_mask = 16'hEC2C;
defparam \control|secret_key[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N10
cycloneii_lcell_comb \control|secret_key[0]~2 (
// Equation(s):
// \control|secret_key[0]~2_combout  = (\control|secret_key[0]~1_combout  & (((\control|LEDR[15]~2_combout ) # (\core1|secret_key [0])))) # (!\control|secret_key[0]~1_combout  & (\core2|secret_key [0] & (!\control|LEDR[15]~2_combout )))

	.dataa(\core2|secret_key [0]),
	.datab(\control|secret_key[0]~1_combout ),
	.datac(\control|LEDR[15]~2_combout ),
	.datad(\core1|secret_key [0]),
	.cin(gnd),
	.combout(\control|secret_key[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[0]~2 .lut_mask = 16'hCEC2;
defparam \control|secret_key[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N12
cycloneii_lcell_comb \control|secret_key[0] (
// Equation(s):
// \control|secret_key [0] = (GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & (\control|secret_key[0]~2_combout )) # (!GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & ((\control|secret_key [0])))

	.dataa(vcc),
	.datab(\control|secret_key[0]~2_combout ),
	.datac(\control|LEDR[0]~0clkctrl_outclk ),
	.datad(\control|secret_key [0]),
	.cin(gnd),
	.combout(\control|secret_key [0]),
	.cout());
// synopsys translate_off
defparam \control|secret_key[0] .lut_mask = 16'hCFC0;
defparam \control|secret_key[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y14_N11
cycloneii_lcell_ff \core1|secret_key[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|secret_key[1]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|secret_key[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|secret_key [1]));

// Location: LCCOMB_X33_Y14_N4
cycloneii_lcell_comb \control|secret_key[1]~4 (
// Equation(s):
// \control|secret_key[1]~4_combout  = (\control|secret_key[1]~3_combout  & (((\core1|secret_key [1])) # (!\control|secret_key[8]~0_combout ))) # (!\control|secret_key[1]~3_combout  & (\control|secret_key[8]~0_combout  & (\core3|secret_key [1])))

	.dataa(\control|secret_key[1]~3_combout ),
	.datab(\control|secret_key[8]~0_combout ),
	.datac(\core3|secret_key [1]),
	.datad(\core1|secret_key [1]),
	.cin(gnd),
	.combout(\control|secret_key[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[1]~4 .lut_mask = 16'hEA62;
defparam \control|secret_key[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N30
cycloneii_lcell_comb \control|secret_key[1] (
// Equation(s):
// \control|secret_key [1] = (GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & (\control|secret_key[1]~4_combout )) # (!GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & ((\control|secret_key [1])))

	.dataa(vcc),
	.datab(\control|secret_key[1]~4_combout ),
	.datac(\control|LEDR[0]~0clkctrl_outclk ),
	.datad(\control|secret_key [1]),
	.cin(gnd),
	.combout(\control|secret_key [1]),
	.cout());
// synopsys translate_off
defparam \control|secret_key[1] .lut_mask = 16'hCFC0;
defparam \control|secret_key[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N26
cycloneii_lcell_comb \control|secret_key[3] (
// Equation(s):
// \control|secret_key [3] = (GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & (\control|secret_key[3]~8_combout )) # (!GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & ((\control|secret_key [3])))

	.dataa(\control|secret_key[3]~8_combout ),
	.datab(vcc),
	.datac(\control|LEDR[0]~0clkctrl_outclk ),
	.datad(\control|secret_key [3]),
	.cin(gnd),
	.combout(\control|secret_key [3]),
	.cout());
// synopsys translate_off
defparam \control|secret_key[3] .lut_mask = 16'hAFA0;
defparam \control|secret_key[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N0
cycloneii_lcell_comb \control|secret_key[2] (
// Equation(s):
// \control|secret_key [2] = (GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & (\control|secret_key[2]~6_combout )) # (!GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & ((\control|secret_key [2])))

	.dataa(\control|secret_key[2]~6_combout ),
	.datab(vcc),
	.datac(\control|LEDR[0]~0clkctrl_outclk ),
	.datad(\control|secret_key [2]),
	.cin(gnd),
	.combout(\control|secret_key [2]),
	.cout());
// synopsys translate_off
defparam \control|secret_key[2] .lut_mask = 16'hAFA0;
defparam \control|secret_key[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N8
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst0|WideOr6~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst0|WideOr6~0_combout  = (\control|secret_key [3] & (\control|secret_key [0] & (\control|secret_key [1] $ (\control|secret_key [2])))) # (!\control|secret_key [3] & (!\control|secret_key [1] & (\control|secret_key [0] $ 
// (\control|secret_key [2]))))

	.dataa(\control|secret_key [0]),
	.datab(\control|secret_key [1]),
	.datac(\control|secret_key [3]),
	.datad(\control|secret_key [2]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst0|WideOr6~0 .lut_mask = 16'h2182;
defparam \SevenSegmentDisplayDecoder_inst0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N22
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst0|WideOr5~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst0|WideOr5~0_combout  = (\control|secret_key [1] & ((\control|secret_key [0] & (\control|secret_key [3])) # (!\control|secret_key [0] & ((\control|secret_key [2]))))) # (!\control|secret_key [1] & (\control|secret_key [2] & 
// (\control|secret_key [0] $ (\control|secret_key [3]))))

	.dataa(\control|secret_key [0]),
	.datab(\control|secret_key [1]),
	.datac(\control|secret_key [3]),
	.datad(\control|secret_key [2]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst0|WideOr5~0 .lut_mask = 16'hD680;
defparam \SevenSegmentDisplayDecoder_inst0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N24
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst0|WideOr4~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst0|WideOr4~0_combout  = (\control|secret_key [3] & (\control|secret_key [2] & ((\control|secret_key [1]) # (!\control|secret_key [0])))) # (!\control|secret_key [3] & (!\control|secret_key [0] & (\control|secret_key [1] & 
// !\control|secret_key [2])))

	.dataa(\control|secret_key [0]),
	.datab(\control|secret_key [1]),
	.datac(\control|secret_key [3]),
	.datad(\control|secret_key [2]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst0|WideOr4~0 .lut_mask = 16'hD004;
defparam \SevenSegmentDisplayDecoder_inst0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N14
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst0|WideOr3~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst0|WideOr3~0_combout  = (\control|secret_key [1] & ((\control|secret_key [0] & ((\control|secret_key [2]))) # (!\control|secret_key [0] & (\control|secret_key [3] & !\control|secret_key [2])))) # (!\control|secret_key [1] & 
// (!\control|secret_key [3] & (\control|secret_key [0] $ (\control|secret_key [2]))))

	.dataa(\control|secret_key [0]),
	.datab(\control|secret_key [1]),
	.datac(\control|secret_key [3]),
	.datad(\control|secret_key [2]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst0|WideOr3~0 .lut_mask = 16'h8942;
defparam \SevenSegmentDisplayDecoder_inst0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N28
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst0|WideOr2~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst0|WideOr2~0_combout  = (\control|secret_key [1] & (\control|secret_key [0] & (!\control|secret_key [3]))) # (!\control|secret_key [1] & ((\control|secret_key [2] & ((!\control|secret_key [3]))) # (!\control|secret_key [2] & 
// (\control|secret_key [0]))))

	.dataa(\control|secret_key [0]),
	.datab(\control|secret_key [1]),
	.datac(\control|secret_key [3]),
	.datad(\control|secret_key [2]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst0|WideOr2~0 .lut_mask = 16'h0B2A;
defparam \SevenSegmentDisplayDecoder_inst0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N10
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst0|WideOr1~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst0|WideOr1~0_combout  = (\control|secret_key [0] & (\control|secret_key [3] $ (((\control|secret_key [1]) # (!\control|secret_key [2]))))) # (!\control|secret_key [0] & (\control|secret_key [1] & (!\control|secret_key [3] & 
// !\control|secret_key [2])))

	.dataa(\control|secret_key [0]),
	.datab(\control|secret_key [1]),
	.datac(\control|secret_key [3]),
	.datad(\control|secret_key [2]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst0|WideOr1~0 .lut_mask = 16'h280E;
defparam \SevenSegmentDisplayDecoder_inst0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N20
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst0|WideOr0~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst0|WideOr0~0_combout  = (\control|secret_key [0] & ((\control|secret_key [3]) # (\control|secret_key [1] $ (\control|secret_key [2])))) # (!\control|secret_key [0] & ((\control|secret_key [1]) # (\control|secret_key [3] $ 
// (\control|secret_key [2]))))

	.dataa(\control|secret_key [0]),
	.datab(\control|secret_key [1]),
	.datac(\control|secret_key [3]),
	.datad(\control|secret_key [2]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst0|WideOr0~0 .lut_mask = 16'hE7FC;
defparam \SevenSegmentDisplayDecoder_inst0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N8
cycloneii_lcell_comb \control|secret_key[5]~11 (
// Equation(s):
// \control|secret_key[5]~11_combout  = (\control|LEDR[15]~2_combout  & (((\core4|secret_key [5] & !\control|secret_key[8]~0_combout )))) # (!\control|LEDR[15]~2_combout  & ((\core2|secret_key [5]) # ((\control|secret_key[8]~0_combout ))))

	.dataa(\core2|secret_key [5]),
	.datab(\control|LEDR[15]~2_combout ),
	.datac(\core4|secret_key [5]),
	.datad(\control|secret_key[8]~0_combout ),
	.cin(gnd),
	.combout(\control|secret_key[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[5]~11 .lut_mask = 16'h33E2;
defparam \control|secret_key[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N30
cycloneii_lcell_comb \control|secret_key[5]~12 (
// Equation(s):
// \control|secret_key[5]~12_combout  = (\control|secret_key[5]~11_combout  & ((\core1|secret_key [5]) # ((!\control|secret_key[8]~0_combout )))) # (!\control|secret_key[5]~11_combout  & (((\core3|secret_key [5] & \control|secret_key[8]~0_combout ))))

	.dataa(\core1|secret_key [5]),
	.datab(\core3|secret_key [5]),
	.datac(\control|secret_key[5]~11_combout ),
	.datad(\control|secret_key[8]~0_combout ),
	.cin(gnd),
	.combout(\control|secret_key[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[5]~12 .lut_mask = 16'hACF0;
defparam \control|secret_key[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N12
cycloneii_lcell_comb \control|secret_key[5] (
// Equation(s):
// \control|secret_key [5] = (GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & (\control|secret_key[5]~12_combout )) # (!GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & ((\control|secret_key [5])))

	.dataa(vcc),
	.datab(\control|secret_key[5]~12_combout ),
	.datac(\control|LEDR[0]~0clkctrl_outclk ),
	.datad(\control|secret_key [5]),
	.cin(gnd),
	.combout(\control|secret_key [5]),
	.cout());
// synopsys translate_off
defparam \control|secret_key[5] .lut_mask = 16'hCFC0;
defparam \control|secret_key[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y14_N17
cycloneii_lcell_ff \core4|secret_key[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Add4~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|secret_key [4]));

// Location: LCFF_X34_Y14_N17
cycloneii_lcell_ff \core3|secret_key[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Add4~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|secret_key[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|secret_key [4]));

// Location: LCCOMB_X35_Y13_N16
cycloneii_lcell_comb \control|secret_key[4]~9 (
// Equation(s):
// \control|secret_key[4]~9_combout  = (\control|secret_key[8]~0_combout  & (((\core3|secret_key [4])) # (!\control|LEDR[15]~2_combout ))) # (!\control|secret_key[8]~0_combout  & (\control|LEDR[15]~2_combout  & (\core4|secret_key [4])))

	.dataa(\control|secret_key[8]~0_combout ),
	.datab(\control|LEDR[15]~2_combout ),
	.datac(\core4|secret_key [4]),
	.datad(\core3|secret_key [4]),
	.cin(gnd),
	.combout(\control|secret_key[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[4]~9 .lut_mask = 16'hEA62;
defparam \control|secret_key[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N18
cycloneii_lcell_comb \control|secret_key[4]~10 (
// Equation(s):
// \control|secret_key[4]~10_combout  = (\control|LEDR[15]~2_combout  & (((\control|secret_key[4]~9_combout )))) # (!\control|LEDR[15]~2_combout  & ((\control|secret_key[4]~9_combout  & ((\core1|secret_key [4]))) # (!\control|secret_key[4]~9_combout  & 
// (\core2|secret_key [4]))))

	.dataa(\core2|secret_key [4]),
	.datab(\control|LEDR[15]~2_combout ),
	.datac(\control|secret_key[4]~9_combout ),
	.datad(\core1|secret_key [4]),
	.cin(gnd),
	.combout(\control|secret_key[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[4]~10 .lut_mask = 16'hF2C2;
defparam \control|secret_key[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N12
cycloneii_lcell_comb \control|secret_key[4] (
// Equation(s):
// \control|secret_key [4] = (GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & (\control|secret_key[4]~10_combout )) # (!GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & ((\control|secret_key [4])))

	.dataa(vcc),
	.datab(\control|secret_key[4]~10_combout ),
	.datac(\control|LEDR[0]~0clkctrl_outclk ),
	.datad(\control|secret_key [4]),
	.cin(gnd),
	.combout(\control|secret_key [4]),
	.cout());
// synopsys translate_off
defparam \control|secret_key[4] .lut_mask = 16'hCFC0;
defparam \control|secret_key[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y14_N21
cycloneii_lcell_ff \core4|secret_key[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Add4~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|secret_key [6]));

// Location: LCFF_X34_Y14_N21
cycloneii_lcell_ff \core3|secret_key[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Add4~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|secret_key[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|secret_key [6]));

// Location: LCCOMB_X35_Y12_N4
cycloneii_lcell_comb \control|secret_key[6]~13 (
// Equation(s):
// \control|secret_key[6]~13_combout  = (\control|LEDR[15]~2_combout  & ((\control|secret_key[8]~0_combout  & ((\core3|secret_key [6]))) # (!\control|secret_key[8]~0_combout  & (\core4|secret_key [6])))) # (!\control|LEDR[15]~2_combout  & 
// (((\control|secret_key[8]~0_combout ))))

	.dataa(\control|LEDR[15]~2_combout ),
	.datab(\core4|secret_key [6]),
	.datac(\control|secret_key[8]~0_combout ),
	.datad(\core3|secret_key [6]),
	.cin(gnd),
	.combout(\control|secret_key[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[6]~13 .lut_mask = 16'hF858;
defparam \control|secret_key[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y14_N21
cycloneii_lcell_ff \core1|secret_key[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|secret_key[6]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|secret_key[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|secret_key [6]));

// Location: LCCOMB_X35_Y12_N18
cycloneii_lcell_comb \control|secret_key[6]~14 (
// Equation(s):
// \control|secret_key[6]~14_combout  = (\control|secret_key[6]~13_combout  & (((\control|LEDR[15]~2_combout ) # (\core1|secret_key [6])))) # (!\control|secret_key[6]~13_combout  & (\core2|secret_key [6] & (!\control|LEDR[15]~2_combout )))

	.dataa(\core2|secret_key [6]),
	.datab(\control|secret_key[6]~13_combout ),
	.datac(\control|LEDR[15]~2_combout ),
	.datad(\core1|secret_key [6]),
	.cin(gnd),
	.combout(\control|secret_key[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[6]~14 .lut_mask = 16'hCEC2;
defparam \control|secret_key[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N18
cycloneii_lcell_comb \control|secret_key[6] (
// Equation(s):
// \control|secret_key [6] = (GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & (\control|secret_key[6]~14_combout )) # (!GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & ((\control|secret_key [6])))

	.dataa(vcc),
	.datab(\control|secret_key[6]~14_combout ),
	.datac(\control|LEDR[0]~0clkctrl_outclk ),
	.datad(\control|secret_key [6]),
	.cin(gnd),
	.combout(\control|secret_key [6]),
	.cout());
// synopsys translate_off
defparam \control|secret_key[6] .lut_mask = 16'hCFC0;
defparam \control|secret_key[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N8
cycloneii_lcell_comb \control|secret_key[7]~15 (
// Equation(s):
// \control|secret_key[7]~15_combout  = (\control|secret_key[8]~0_combout  & (((!\control|LEDR[15]~2_combout )))) # (!\control|secret_key[8]~0_combout  & ((\control|LEDR[15]~2_combout  & ((\core4|secret_key [7]))) # (!\control|LEDR[15]~2_combout  & 
// (\core2|secret_key [7]))))

	.dataa(\core2|secret_key [7]),
	.datab(\core4|secret_key [7]),
	.datac(\control|secret_key[8]~0_combout ),
	.datad(\control|LEDR[15]~2_combout ),
	.cin(gnd),
	.combout(\control|secret_key[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[7]~15 .lut_mask = 16'h0CFA;
defparam \control|secret_key[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N26
cycloneii_lcell_comb \control|secret_key[7]~16 (
// Equation(s):
// \control|secret_key[7]~16_combout  = (\control|secret_key[8]~0_combout  & ((\control|secret_key[7]~15_combout  & ((\core1|secret_key [7]))) # (!\control|secret_key[7]~15_combout  & (\core3|secret_key [7])))) # (!\control|secret_key[8]~0_combout  & 
// (\control|secret_key[7]~15_combout ))

	.dataa(\control|secret_key[8]~0_combout ),
	.datab(\control|secret_key[7]~15_combout ),
	.datac(\core3|secret_key [7]),
	.datad(\core1|secret_key [7]),
	.cin(gnd),
	.combout(\control|secret_key[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[7]~16 .lut_mask = 16'hEC64;
defparam \control|secret_key[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N28
cycloneii_lcell_comb \control|secret_key[7] (
// Equation(s):
// \control|secret_key [7] = (GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & (\control|secret_key[7]~16_combout )) # (!GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & ((\control|secret_key [7])))

	.dataa(vcc),
	.datab(\control|secret_key[7]~16_combout ),
	.datac(\control|LEDR[0]~0clkctrl_outclk ),
	.datad(\control|secret_key [7]),
	.cin(gnd),
	.combout(\control|secret_key [7]),
	.cout());
// synopsys translate_off
defparam \control|secret_key[7] .lut_mask = 16'hCFC0;
defparam \control|secret_key[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N4
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst1|WideOr6~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst1|WideOr6~0_combout  = (\control|secret_key [6] & (!\control|secret_key [5] & (\control|secret_key [4] $ (!\control|secret_key [7])))) # (!\control|secret_key [6] & (\control|secret_key [4] & (\control|secret_key [5] $ 
// (!\control|secret_key [7]))))

	.dataa(\control|secret_key [5]),
	.datab(\control|secret_key [4]),
	.datac(\control|secret_key [6]),
	.datad(\control|secret_key [7]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst1|WideOr6~0 .lut_mask = 16'h4814;
defparam \SevenSegmentDisplayDecoder_inst1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N6
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst1|WideOr5~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst1|WideOr5~0_combout  = (\control|secret_key [5] & ((\control|secret_key [4] & ((\control|secret_key [7]))) # (!\control|secret_key [4] & (\control|secret_key [6])))) # (!\control|secret_key [5] & (\control|secret_key [6] & 
// (\control|secret_key [4] $ (\control|secret_key [7]))))

	.dataa(\control|secret_key [5]),
	.datab(\control|secret_key [4]),
	.datac(\control|secret_key [6]),
	.datad(\control|secret_key [7]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst1|WideOr5~0 .lut_mask = 16'hB860;
defparam \SevenSegmentDisplayDecoder_inst1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N16
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst1|WideOr4~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst1|WideOr4~0_combout  = (\control|secret_key [6] & (\control|secret_key [7] & ((\control|secret_key [5]) # (!\control|secret_key [4])))) # (!\control|secret_key [6] & (\control|secret_key [5] & (!\control|secret_key [4] & 
// !\control|secret_key [7])))

	.dataa(\control|secret_key [5]),
	.datab(\control|secret_key [4]),
	.datac(\control|secret_key [6]),
	.datad(\control|secret_key [7]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst1|WideOr4~0 .lut_mask = 16'hB002;
defparam \SevenSegmentDisplayDecoder_inst1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N26
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst1|WideOr3~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst1|WideOr3~0_combout  = (\control|secret_key [5] & ((\control|secret_key [4] & (\control|secret_key [6])) # (!\control|secret_key [4] & (!\control|secret_key [6] & \control|secret_key [7])))) # (!\control|secret_key [5] & 
// (!\control|secret_key [7] & (\control|secret_key [4] $ (\control|secret_key [6]))))

	.dataa(\control|secret_key [5]),
	.datab(\control|secret_key [4]),
	.datac(\control|secret_key [6]),
	.datad(\control|secret_key [7]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst1|WideOr3~0 .lut_mask = 16'h8294;
defparam \SevenSegmentDisplayDecoder_inst1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N12
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst1|WideOr2~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst1|WideOr2~0_combout  = (\control|secret_key [5] & (\control|secret_key [4] & ((!\control|secret_key [7])))) # (!\control|secret_key [5] & ((\control|secret_key [6] & ((!\control|secret_key [7]))) # (!\control|secret_key [6] 
// & (\control|secret_key [4]))))

	.dataa(\control|secret_key [5]),
	.datab(\control|secret_key [4]),
	.datac(\control|secret_key [6]),
	.datad(\control|secret_key [7]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst1|WideOr2~0 .lut_mask = 16'h04DC;
defparam \SevenSegmentDisplayDecoder_inst1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N30
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst1|WideOr1~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst1|WideOr1~0_combout  = (\control|secret_key [5] & (!\control|secret_key [7] & ((\control|secret_key [4]) # (!\control|secret_key [6])))) # (!\control|secret_key [5] & (\control|secret_key [4] & (\control|secret_key [6] $ 
// (!\control|secret_key [7]))))

	.dataa(\control|secret_key [5]),
	.datab(\control|secret_key [4]),
	.datac(\control|secret_key [6]),
	.datad(\control|secret_key [7]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst1|WideOr1~0 .lut_mask = 16'h408E;
defparam \SevenSegmentDisplayDecoder_inst1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N0
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst1|WideOr0~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst1|WideOr0~0_combout  = (\control|secret_key [4] & ((\control|secret_key [7]) # (\control|secret_key [5] $ (\control|secret_key [6])))) # (!\control|secret_key [4] & ((\control|secret_key [5]) # (\control|secret_key [6] $ 
// (\control|secret_key [7]))))

	.dataa(\control|secret_key [5]),
	.datab(\control|secret_key [4]),
	.datac(\control|secret_key [6]),
	.datad(\control|secret_key [7]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst1|WideOr0~0 .lut_mask = 16'hEF7A;
defparam \SevenSegmentDisplayDecoder_inst1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y14_N25
cycloneii_lcell_ff \core3|secret_key[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core3|Add4~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core3|secret_key[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core3|secret_key [8]));

// Location: LCCOMB_X32_Y12_N28
cycloneii_lcell_comb \control|secret_key[8]~17 (
// Equation(s):
// \control|secret_key[8]~17_combout  = (\control|LEDR[15]~2_combout  & ((\control|secret_key[8]~0_combout  & ((\core3|secret_key [8]))) # (!\control|secret_key[8]~0_combout  & (\core4|secret_key [8])))) # (!\control|LEDR[15]~2_combout  & 
// (\control|secret_key[8]~0_combout ))

	.dataa(\control|LEDR[15]~2_combout ),
	.datab(\control|secret_key[8]~0_combout ),
	.datac(\core4|secret_key [8]),
	.datad(\core3|secret_key [8]),
	.cin(gnd),
	.combout(\control|secret_key[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[8]~17 .lut_mask = 16'hEC64;
defparam \control|secret_key[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y14_N25
cycloneii_lcell_ff \core1|secret_key[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|secret_key[8]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|secret_key[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|secret_key [8]));

// Location: LCCOMB_X33_Y12_N20
cycloneii_lcell_comb \control|secret_key[8]~18 (
// Equation(s):
// \control|secret_key[8]~18_combout  = (\control|secret_key[8]~17_combout  & (((\core1|secret_key [8]) # (\control|LEDR[15]~2_combout )))) # (!\control|secret_key[8]~17_combout  & (\core2|secret_key [8] & ((!\control|LEDR[15]~2_combout ))))

	.dataa(\core2|secret_key [8]),
	.datab(\control|secret_key[8]~17_combout ),
	.datac(\core1|secret_key [8]),
	.datad(\control|LEDR[15]~2_combout ),
	.cin(gnd),
	.combout(\control|secret_key[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[8]~18 .lut_mask = 16'hCCE2;
defparam \control|secret_key[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y9_N28
cycloneii_lcell_comb \control|secret_key[8] (
// Equation(s):
// \control|secret_key [8] = (GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & (\control|secret_key[8]~18_combout )) # (!GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & ((\control|secret_key [8])))

	.dataa(vcc),
	.datab(\control|secret_key[8]~18_combout ),
	.datac(\control|LEDR[0]~0clkctrl_outclk ),
	.datad(\control|secret_key [8]),
	.cin(gnd),
	.combout(\control|secret_key [8]),
	.cout());
// synopsys translate_off
defparam \control|secret_key[8] .lut_mask = 16'hCFC0;
defparam \control|secret_key[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N28
cycloneii_lcell_comb \control|secret_key[9]~20 (
// Equation(s):
// \control|secret_key[9]~20_combout  = (\control|secret_key[9]~19_combout  & (((\core1|secret_key [9])) # (!\control|secret_key[8]~0_combout ))) # (!\control|secret_key[9]~19_combout  & (\control|secret_key[8]~0_combout  & ((\core3|secret_key [9]))))

	.dataa(\control|secret_key[9]~19_combout ),
	.datab(\control|secret_key[8]~0_combout ),
	.datac(\core1|secret_key [9]),
	.datad(\core3|secret_key [9]),
	.cin(gnd),
	.combout(\control|secret_key[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[9]~20 .lut_mask = 16'hE6A2;
defparam \control|secret_key[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N12
cycloneii_lcell_comb \control|secret_key[9] (
// Equation(s):
// \control|secret_key [9] = (GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & (\control|secret_key[9]~20_combout )) # (!GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & ((\control|secret_key [9])))

	.dataa(vcc),
	.datab(\control|secret_key[9]~20_combout ),
	.datac(\control|LEDR[0]~0clkctrl_outclk ),
	.datad(\control|secret_key [9]),
	.cin(gnd),
	.combout(\control|secret_key [9]),
	.cout());
// synopsys translate_off
defparam \control|secret_key[9] .lut_mask = 16'hCFC0;
defparam \control|secret_key[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y10_N28
cycloneii_lcell_comb \control|secret_key[10] (
// Equation(s):
// \control|secret_key [10] = (GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & (\control|secret_key[10]~22_combout )) # (!GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & ((\control|secret_key [10])))

	.dataa(\control|secret_key[10]~22_combout ),
	.datab(vcc),
	.datac(\control|LEDR[0]~0clkctrl_outclk ),
	.datad(\control|secret_key [10]),
	.cin(gnd),
	.combout(\control|secret_key [10]),
	.cout());
// synopsys translate_off
defparam \control|secret_key[10] .lut_mask = 16'hAFA0;
defparam \control|secret_key[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N8
cycloneii_lcell_comb \control|secret_key[11]~24 (
// Equation(s):
// \control|secret_key[11]~24_combout  = (\control|secret_key[11]~23_combout  & (((\core1|secret_key [11])) # (!\control|secret_key[8]~0_combout ))) # (!\control|secret_key[11]~23_combout  & (\control|secret_key[8]~0_combout  & (\core3|secret_key [11])))

	.dataa(\control|secret_key[11]~23_combout ),
	.datab(\control|secret_key[8]~0_combout ),
	.datac(\core3|secret_key [11]),
	.datad(\core1|secret_key [11]),
	.cin(gnd),
	.combout(\control|secret_key[11]~24_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[11]~24 .lut_mask = 16'hEA62;
defparam \control|secret_key[11]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y10_N18
cycloneii_lcell_comb \control|secret_key[11] (
// Equation(s):
// \control|secret_key [11] = (GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & (\control|secret_key[11]~24_combout )) # (!GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & ((\control|secret_key [11])))

	.dataa(vcc),
	.datab(\control|secret_key[11]~24_combout ),
	.datac(\control|LEDR[0]~0clkctrl_outclk ),
	.datad(\control|secret_key [11]),
	.cin(gnd),
	.combout(\control|secret_key [11]),
	.cout());
// synopsys translate_off
defparam \control|secret_key[11] .lut_mask = 16'hCFC0;
defparam \control|secret_key[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y6_N16
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst2|WideOr6~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst2|WideOr6~0_combout  = (\control|secret_key [10] & (!\control|secret_key [9] & (\control|secret_key [8] $ (!\control|secret_key [11])))) # (!\control|secret_key [10] & (\control|secret_key [8] & (\control|secret_key [9] $ 
// (!\control|secret_key [11]))))

	.dataa(\control|secret_key [8]),
	.datab(\control|secret_key [9]),
	.datac(\control|secret_key [10]),
	.datad(\control|secret_key [11]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst2|WideOr6~0 .lut_mask = 16'h2812;
defparam \SevenSegmentDisplayDecoder_inst2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y6_N30
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst2|WideOr5~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst2|WideOr5~0_combout  = (\control|secret_key [9] & ((\control|secret_key [8] & ((\control|secret_key [11]))) # (!\control|secret_key [8] & (\control|secret_key [10])))) # (!\control|secret_key [9] & (\control|secret_key [10] 
// & (\control|secret_key [8] $ (\control|secret_key [11]))))

	.dataa(\control|secret_key [8]),
	.datab(\control|secret_key [9]),
	.datac(\control|secret_key [10]),
	.datad(\control|secret_key [11]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst2|WideOr5~0 .lut_mask = 16'hD860;
defparam \SevenSegmentDisplayDecoder_inst2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y6_N12
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst2|WideOr4~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst2|WideOr4~0_combout  = (\control|secret_key [10] & (\control|secret_key [11] & ((\control|secret_key [9]) # (!\control|secret_key [8])))) # (!\control|secret_key [10] & (!\control|secret_key [8] & (\control|secret_key [9] & 
// !\control|secret_key [11])))

	.dataa(\control|secret_key [8]),
	.datab(\control|secret_key [9]),
	.datac(\control|secret_key [10]),
	.datad(\control|secret_key [11]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst2|WideOr4~0 .lut_mask = 16'hD004;
defparam \SevenSegmentDisplayDecoder_inst2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y6_N14
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst2|WideOr3~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst2|WideOr3~0_combout  = (\control|secret_key [9] & ((\control|secret_key [8] & (\control|secret_key [10])) # (!\control|secret_key [8] & (!\control|secret_key [10] & \control|secret_key [11])))) # (!\control|secret_key [9] & 
// (!\control|secret_key [11] & (\control|secret_key [8] $ (\control|secret_key [10]))))

	.dataa(\control|secret_key [8]),
	.datab(\control|secret_key [9]),
	.datac(\control|secret_key [10]),
	.datad(\control|secret_key [11]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst2|WideOr3~0 .lut_mask = 16'h8492;
defparam \SevenSegmentDisplayDecoder_inst2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y6_N0
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst2|WideOr2~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst2|WideOr2~0_combout  = (\control|secret_key [9] & (\control|secret_key [8] & ((!\control|secret_key [11])))) # (!\control|secret_key [9] & ((\control|secret_key [10] & ((!\control|secret_key [11]))) # (!\control|secret_key 
// [10] & (\control|secret_key [8]))))

	.dataa(\control|secret_key [8]),
	.datab(\control|secret_key [9]),
	.datac(\control|secret_key [10]),
	.datad(\control|secret_key [11]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst2|WideOr2~0 .lut_mask = 16'h02BA;
defparam \SevenSegmentDisplayDecoder_inst2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y6_N10
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst2|WideOr1~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst2|WideOr1~0_combout  = (\control|secret_key [8] & (\control|secret_key [11] $ (((\control|secret_key [9]) # (!\control|secret_key [10]))))) # (!\control|secret_key [8] & (\control|secret_key [9] & (!\control|secret_key [10] 
// & !\control|secret_key [11])))

	.dataa(\control|secret_key [8]),
	.datab(\control|secret_key [9]),
	.datac(\control|secret_key [10]),
	.datad(\control|secret_key [11]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst2|WideOr1~0 .lut_mask = 16'h208E;
defparam \SevenSegmentDisplayDecoder_inst2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y6_N24
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst2|WideOr0~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst2|WideOr0~0_combout  = (\control|secret_key [8] & ((\control|secret_key [11]) # (\control|secret_key [9] $ (\control|secret_key [10])))) # (!\control|secret_key [8] & ((\control|secret_key [9]) # (\control|secret_key [10] $ 
// (\control|secret_key [11]))))

	.dataa(\control|secret_key [8]),
	.datab(\control|secret_key [9]),
	.datac(\control|secret_key [10]),
	.datad(\control|secret_key [11]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst2|WideOr0~0 .lut_mask = 16'hEF7C;
defparam \SevenSegmentDisplayDecoder_inst2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N0
cycloneii_lcell_comb \core2|secret_key[0]~2 (
// Equation(s):
// \core2|secret_key[0]~2_combout  = !\core2|secret_key [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\core2|secret_key [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|secret_key[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \core2|secret_key[0]~2 .lut_mask = 16'h0F0F;
defparam \core2|secret_key[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N6
cycloneii_lcell_comb \core2|Add4~28 (
// Equation(s):
// \core2|Add4~28_combout  = (\core2|secret_key [15] & (\core2|Add4~27  $ (GND))) # (!\core2|secret_key [15] & (!\core2|Add4~27  & VCC))
// \core2|Add4~29  = CARRY((\core2|secret_key [15] & !\core2|Add4~27 ))

	.dataa(\core2|secret_key [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add4~27 ),
	.combout(\core2|Add4~28_combout ),
	.cout(\core2|Add4~29 ));
// synopsys translate_off
defparam \core2|Add4~28 .lut_mask = 16'hA50A;
defparam \core2|Add4~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N8
cycloneii_lcell_comb \core2|Add4~30 (
// Equation(s):
// \core2|Add4~30_combout  = (\core2|secret_key [16] & (!\core2|Add4~29 )) # (!\core2|secret_key [16] & ((\core2|Add4~29 ) # (GND)))
// \core2|Add4~31  = CARRY((!\core2|Add4~29 ) # (!\core2|secret_key [16]))

	.dataa(vcc),
	.datab(\core2|secret_key [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add4~29 ),
	.combout(\core2|Add4~30_combout ),
	.cout(\core2|Add4~31 ));
// synopsys translate_off
defparam \core2|Add4~30 .lut_mask = 16'h3C3F;
defparam \core2|Add4~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y11_N9
cycloneii_lcell_ff \core2|secret_key[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Add4~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|secret_key [16]));

// Location: LCCOMB_X34_Y11_N10
cycloneii_lcell_comb \core2|Add4~32 (
// Equation(s):
// \core2|Add4~32_combout  = (\core2|secret_key [17] & (\core2|Add4~31  $ (GND))) # (!\core2|secret_key [17] & (!\core2|Add4~31  & VCC))
// \core2|Add4~33  = CARRY((\core2|secret_key [17] & !\core2|Add4~31 ))

	.dataa(\core2|secret_key [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add4~31 ),
	.combout(\core2|Add4~32_combout ),
	.cout(\core2|Add4~33 ));
// synopsys translate_off
defparam \core2|Add4~32 .lut_mask = 16'hA50A;
defparam \core2|Add4~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N12
cycloneii_lcell_comb \core2|Add4~34 (
// Equation(s):
// \core2|Add4~34_combout  = (\core2|secret_key [18] & (!\core2|Add4~33 )) # (!\core2|secret_key [18] & ((\core2|Add4~33 ) # (GND)))
// \core2|Add4~35  = CARRY((!\core2|Add4~33 ) # (!\core2|secret_key [18]))

	.dataa(\core2|secret_key [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add4~33 ),
	.combout(\core2|Add4~34_combout ),
	.cout(\core2|Add4~35 ));
// synopsys translate_off
defparam \core2|Add4~34 .lut_mask = 16'h5A5F;
defparam \core2|Add4~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N14
cycloneii_lcell_comb \core2|Add4~36 (
// Equation(s):
// \core2|Add4~36_combout  = (\core2|secret_key [19] & (\core2|Add4~35  $ (GND))) # (!\core2|secret_key [19] & (!\core2|Add4~35  & VCC))
// \core2|Add4~37  = CARRY((\core2|secret_key [19] & !\core2|Add4~35 ))

	.dataa(vcc),
	.datab(\core2|secret_key [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add4~35 ),
	.combout(\core2|Add4~36_combout ),
	.cout(\core2|Add4~37 ));
// synopsys translate_off
defparam \core2|Add4~36 .lut_mask = 16'hC30C;
defparam \core2|Add4~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y11_N15
cycloneii_lcell_ff \core2|secret_key[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Add4~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|secret_key [19]));

// Location: LCCOMB_X34_Y11_N16
cycloneii_lcell_comb \core2|Add4~38 (
// Equation(s):
// \core2|Add4~38_combout  = (\core2|secret_key [20] & ((\core2|Add4~37 ) # (GND))) # (!\core2|secret_key [20] & (!\core2|Add4~37 ))
// \core2|Add4~39  = CARRY((\core2|secret_key [20]) # (!\core2|Add4~37 ))

	.dataa(vcc),
	.datab(\core2|secret_key [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add4~37 ),
	.combout(\core2|Add4~38_combout ),
	.cout(\core2|Add4~39 ));
// synopsys translate_off
defparam \core2|Add4~38 .lut_mask = 16'hC3CF;
defparam \core2|Add4~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N26
cycloneii_lcell_comb \core2|secret_key[20]~3 (
// Equation(s):
// \core2|secret_key[20]~3_combout  = !\core2|Add4~38_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\core2|Add4~38_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\core2|secret_key[20]~3_combout ),
	.cout());
// synopsys translate_off
defparam \core2|secret_key[20]~3 .lut_mask = 16'h0F0F;
defparam \core2|secret_key[20]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y11_N27
cycloneii_lcell_ff \core2|secret_key[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|secret_key[20]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|secret_key [20]));

// Location: LCCOMB_X34_Y11_N18
cycloneii_lcell_comb \core2|Add4~40 (
// Equation(s):
// \core2|Add4~40_combout  = (\core2|secret_key [21] & (\core2|Add4~39  $ (GND))) # (!\core2|secret_key [21] & (!\core2|Add4~39  & VCC))
// \core2|Add4~41  = CARRY((\core2|secret_key [21] & !\core2|Add4~39 ))

	.dataa(vcc),
	.datab(\core2|secret_key [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add4~39 ),
	.combout(\core2|Add4~40_combout ),
	.cout(\core2|Add4~41 ));
// synopsys translate_off
defparam \core2|Add4~40 .lut_mask = 16'hC30C;
defparam \core2|Add4~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y11_N19
cycloneii_lcell_ff \core2|secret_key[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Add4~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|secret_key [21]));

// Location: LCCOMB_X34_Y11_N20
cycloneii_lcell_comb \core2|Add4~42 (
// Equation(s):
// \core2|Add4~42_combout  = (\core2|secret_key [22] & (!\core2|Add4~41 )) # (!\core2|secret_key [22] & ((\core2|Add4~41 ) # (GND)))
// \core2|Add4~43  = CARRY((!\core2|Add4~41 ) # (!\core2|secret_key [22]))

	.dataa(\core2|secret_key [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add4~41 ),
	.combout(\core2|Add4~42_combout ),
	.cout(\core2|Add4~43 ));
// synopsys translate_off
defparam \core2|Add4~42 .lut_mask = 16'h5A5F;
defparam \core2|Add4~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y11_N21
cycloneii_lcell_ff \core2|secret_key[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Add4~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|secret_key [22]));

// Location: LCCOMB_X34_Y11_N22
cycloneii_lcell_comb \core2|Add4~44 (
// Equation(s):
// \core2|Add4~44_combout  = \core2|Add4~43  $ (!\core2|secret_key [23])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\core2|secret_key [23]),
	.cin(\core2|Add4~43 ),
	.combout(\core2|Add4~44_combout ),
	.cout());
// synopsys translate_off
defparam \core2|Add4~44 .lut_mask = 16'hF00F;
defparam \core2|Add4~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y11_N23
cycloneii_lcell_ff \core2|secret_key[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Add4~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|secret_key [23]));

// Location: LCCOMB_X34_Y11_N28
cycloneii_lcell_comb \core2|secret_key[0]~0 (
// Equation(s):
// \core2|secret_key[0]~0_combout  = (!\core2|secret_key [21] & (!\core2|secret_key [22] & !\core2|secret_key [23]))

	.dataa(vcc),
	.datab(\core2|secret_key [21]),
	.datac(\core2|secret_key [22]),
	.datad(\core2|secret_key [23]),
	.cin(gnd),
	.combout(\core2|secret_key[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \core2|secret_key[0]~0 .lut_mask = 16'h0003;
defparam \core2|secret_key[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N24
cycloneii_lcell_comb \core2|secret_key[0]~1 (
// Equation(s):
// \core2|secret_key[0]~1_combout  = (\core2|state [5] & (\core2|Equal33~0_combout  & (\core2|Equal3~2_combout  & \core2|secret_key[0]~0_combout )))

	.dataa(\core2|state [5]),
	.datab(\core2|Equal33~0_combout ),
	.datac(\core2|Equal3~2_combout ),
	.datad(\core2|secret_key[0]~0_combout ),
	.cin(gnd),
	.combout(\core2|secret_key[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core2|secret_key[0]~1 .lut_mask = 16'h8000;
defparam \core2|secret_key[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y12_N1
cycloneii_lcell_ff \core2|secret_key[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|secret_key[0]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|secret_key [0]));

// Location: LCCOMB_X34_Y12_N14
cycloneii_lcell_comb \core2|Add4~4 (
// Equation(s):
// \core2|Add4~4_combout  = (\core2|secret_key [3] & (\core2|Add4~3  $ (GND))) # (!\core2|secret_key [3] & (!\core2|Add4~3  & VCC))
// \core2|Add4~5  = CARRY((\core2|secret_key [3] & !\core2|Add4~3 ))

	.dataa(vcc),
	.datab(\core2|secret_key [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add4~3 ),
	.combout(\core2|Add4~4_combout ),
	.cout(\core2|Add4~5 ));
// synopsys translate_off
defparam \core2|Add4~4 .lut_mask = 16'hC30C;
defparam \core2|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y12_N15
cycloneii_lcell_ff \core2|secret_key[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Add4~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|secret_key [3]));

// Location: LCCOMB_X34_Y12_N18
cycloneii_lcell_comb \core2|Add4~8 (
// Equation(s):
// \core2|Add4~8_combout  = (\core2|secret_key [5] & (\core2|Add4~7  $ (GND))) # (!\core2|secret_key [5] & (!\core2|Add4~7  & VCC))
// \core2|Add4~9  = CARRY((\core2|secret_key [5] & !\core2|Add4~7 ))

	.dataa(vcc),
	.datab(\core2|secret_key [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add4~7 ),
	.combout(\core2|Add4~8_combout ),
	.cout(\core2|Add4~9 ));
// synopsys translate_off
defparam \core2|Add4~8 .lut_mask = 16'hC30C;
defparam \core2|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y12_N19
cycloneii_lcell_ff \core2|secret_key[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Add4~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|secret_key [5]));

// Location: LCCOMB_X34_Y12_N22
cycloneii_lcell_comb \core2|Add4~12 (
// Equation(s):
// \core2|Add4~12_combout  = (\core2|secret_key [7] & (\core2|Add4~11  $ (GND))) # (!\core2|secret_key [7] & (!\core2|Add4~11  & VCC))
// \core2|Add4~13  = CARRY((\core2|secret_key [7] & !\core2|Add4~11 ))

	.dataa(vcc),
	.datab(\core2|secret_key [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add4~11 ),
	.combout(\core2|Add4~12_combout ),
	.cout(\core2|Add4~13 ));
// synopsys translate_off
defparam \core2|Add4~12 .lut_mask = 16'hC30C;
defparam \core2|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y12_N23
cycloneii_lcell_ff \core2|secret_key[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Add4~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|secret_key [7]));

// Location: LCCOMB_X34_Y12_N26
cycloneii_lcell_comb \core2|Add4~16 (
// Equation(s):
// \core2|Add4~16_combout  = (\core2|secret_key [9] & (\core2|Add4~15  $ (GND))) # (!\core2|secret_key [9] & (!\core2|Add4~15  & VCC))
// \core2|Add4~17  = CARRY((\core2|secret_key [9] & !\core2|Add4~15 ))

	.dataa(vcc),
	.datab(\core2|secret_key [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add4~15 ),
	.combout(\core2|Add4~16_combout ),
	.cout(\core2|Add4~17 ));
// synopsys translate_off
defparam \core2|Add4~16 .lut_mask = 16'hC30C;
defparam \core2|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y12_N27
cycloneii_lcell_ff \core2|secret_key[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Add4~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|secret_key [9]));

// Location: LCCOMB_X34_Y12_N28
cycloneii_lcell_comb \core2|Add4~18 (
// Equation(s):
// \core2|Add4~18_combout  = (\core2|secret_key [10] & (!\core2|Add4~17 )) # (!\core2|secret_key [10] & ((\core2|Add4~17 ) # (GND)))
// \core2|Add4~19  = CARRY((!\core2|Add4~17 ) # (!\core2|secret_key [10]))

	.dataa(vcc),
	.datab(\core2|secret_key [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add4~17 ),
	.combout(\core2|Add4~18_combout ),
	.cout(\core2|Add4~19 ));
// synopsys translate_off
defparam \core2|Add4~18 .lut_mask = 16'h3C3F;
defparam \core2|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y12_N29
cycloneii_lcell_ff \core2|secret_key[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Add4~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|secret_key [10]));

// Location: LCCOMB_X34_Y12_N30
cycloneii_lcell_comb \core2|Add4~20 (
// Equation(s):
// \core2|Add4~20_combout  = (\core2|secret_key [11] & (\core2|Add4~19  $ (GND))) # (!\core2|secret_key [11] & (!\core2|Add4~19  & VCC))
// \core2|Add4~21  = CARRY((\core2|secret_key [11] & !\core2|Add4~19 ))

	.dataa(vcc),
	.datab(\core2|secret_key [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add4~19 ),
	.combout(\core2|Add4~20_combout ),
	.cout(\core2|Add4~21 ));
// synopsys translate_off
defparam \core2|Add4~20 .lut_mask = 16'hC30C;
defparam \core2|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y12_N31
cycloneii_lcell_ff \core2|secret_key[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Add4~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|secret_key [11]));

// Location: LCCOMB_X34_Y11_N0
cycloneii_lcell_comb \core2|Add4~22 (
// Equation(s):
// \core2|Add4~22_combout  = (\core2|secret_key [12] & (!\core2|Add4~21 )) # (!\core2|secret_key [12] & ((\core2|Add4~21 ) # (GND)))
// \core2|Add4~23  = CARRY((!\core2|Add4~21 ) # (!\core2|secret_key [12]))

	.dataa(vcc),
	.datab(\core2|secret_key [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add4~21 ),
	.combout(\core2|Add4~22_combout ),
	.cout(\core2|Add4~23 ));
// synopsys translate_off
defparam \core2|Add4~22 .lut_mask = 16'h3C3F;
defparam \core2|Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y11_N1
cycloneii_lcell_ff \core2|secret_key[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Add4~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|secret_key [12]));

// Location: LCCOMB_X34_Y11_N2
cycloneii_lcell_comb \core2|Add4~24 (
// Equation(s):
// \core2|Add4~24_combout  = (\core2|secret_key [13] & (\core2|Add4~23  $ (GND))) # (!\core2|secret_key [13] & (!\core2|Add4~23  & VCC))
// \core2|Add4~25  = CARRY((\core2|secret_key [13] & !\core2|Add4~23 ))

	.dataa(vcc),
	.datab(\core2|secret_key [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add4~23 ),
	.combout(\core2|Add4~24_combout ),
	.cout(\core2|Add4~25 ));
// synopsys translate_off
defparam \core2|Add4~24 .lut_mask = 16'hC30C;
defparam \core2|Add4~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y11_N3
cycloneii_lcell_ff \core2|secret_key[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Add4~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|secret_key [13]));

// Location: LCCOMB_X34_Y11_N4
cycloneii_lcell_comb \core2|Add4~26 (
// Equation(s):
// \core2|Add4~26_combout  = (\core2|secret_key [14] & (!\core2|Add4~25 )) # (!\core2|secret_key [14] & ((\core2|Add4~25 ) # (GND)))
// \core2|Add4~27  = CARRY((!\core2|Add4~25 ) # (!\core2|secret_key [14]))

	.dataa(vcc),
	.datab(\core2|secret_key [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\core2|Add4~25 ),
	.combout(\core2|Add4~26_combout ),
	.cout(\core2|Add4~27 ));
// synopsys translate_off
defparam \core2|Add4~26 .lut_mask = 16'h3C3F;
defparam \core2|Add4~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y11_N5
cycloneii_lcell_ff \core2|secret_key[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Add4~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|secret_key [14]));

// Location: LCFF_X34_Y11_N7
cycloneii_lcell_ff \core2|secret_key[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Add4~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|secret_key [15]));

// Location: LCCOMB_X33_Y12_N14
cycloneii_lcell_comb \control|secret_key[15]~31 (
// Equation(s):
// \control|secret_key[15]~31_combout  = (\control|secret_key[8]~0_combout  & (!\control|LEDR[15]~2_combout )) # (!\control|secret_key[8]~0_combout  & ((\control|LEDR[15]~2_combout  & ((\core4|secret_key [15]))) # (!\control|LEDR[15]~2_combout  & 
// (\core2|secret_key [15]))))

	.dataa(\control|secret_key[8]~0_combout ),
	.datab(\control|LEDR[15]~2_combout ),
	.datac(\core2|secret_key [15]),
	.datad(\core4|secret_key [15]),
	.cin(gnd),
	.combout(\control|secret_key[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[15]~31 .lut_mask = 16'h7632;
defparam \control|secret_key[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N16
cycloneii_lcell_comb \control|secret_key[15]~32 (
// Equation(s):
// \control|secret_key[15]~32_combout  = (\control|secret_key[8]~0_combout  & ((\control|secret_key[15]~31_combout  & (\core1|secret_key [15])) # (!\control|secret_key[15]~31_combout  & ((\core3|secret_key [15]))))) # (!\control|secret_key[8]~0_combout  & 
// (\control|secret_key[15]~31_combout ))

	.dataa(\control|secret_key[8]~0_combout ),
	.datab(\control|secret_key[15]~31_combout ),
	.datac(\core1|secret_key [15]),
	.datad(\core3|secret_key [15]),
	.cin(gnd),
	.combout(\control|secret_key[15]~32_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[15]~32 .lut_mask = 16'hE6C4;
defparam \control|secret_key[15]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y12_N28
cycloneii_lcell_comb \control|secret_key[15] (
// Equation(s):
// \control|secret_key [15] = (GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & (\control|secret_key[15]~32_combout )) # (!GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & ((\control|secret_key [15])))

	.dataa(vcc),
	.datab(\control|secret_key[15]~32_combout ),
	.datac(\control|LEDR[0]~0clkctrl_outclk ),
	.datad(\control|secret_key [15]),
	.cin(gnd),
	.combout(\control|secret_key [15]),
	.cout());
// synopsys translate_off
defparam \control|secret_key[15] .lut_mask = 16'hCFC0;
defparam \control|secret_key[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N22
cycloneii_lcell_comb \control|secret_key[14]~30 (
// Equation(s):
// \control|secret_key[14]~30_combout  = (\control|secret_key[14]~29_combout  & ((\core1|secret_key [14]) # ((\control|LEDR[15]~2_combout )))) # (!\control|secret_key[14]~29_combout  & (((!\control|LEDR[15]~2_combout  & \core2|secret_key [14]))))

	.dataa(\control|secret_key[14]~29_combout ),
	.datab(\core1|secret_key [14]),
	.datac(\control|LEDR[15]~2_combout ),
	.datad(\core2|secret_key [14]),
	.cin(gnd),
	.combout(\control|secret_key[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[14]~30 .lut_mask = 16'hADA8;
defparam \control|secret_key[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y12_N18
cycloneii_lcell_comb \control|secret_key[14] (
// Equation(s):
// \control|secret_key [14] = (GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & (\control|secret_key[14]~30_combout )) # (!GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & ((\control|secret_key [14])))

	.dataa(vcc),
	.datab(\control|secret_key[14]~30_combout ),
	.datac(\control|LEDR[0]~0clkctrl_outclk ),
	.datad(\control|secret_key [14]),
	.cin(gnd),
	.combout(\control|secret_key [14]),
	.cout());
// synopsys translate_off
defparam \control|secret_key[14] .lut_mask = 16'hCFC0;
defparam \control|secret_key[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N28
cycloneii_lcell_comb \control|secret_key[12] (
// Equation(s):
// \control|secret_key [12] = (GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & (\control|secret_key[12]~26_combout )) # (!GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & ((\control|secret_key [12])))

	.dataa(\control|secret_key[12]~26_combout ),
	.datab(vcc),
	.datac(\control|LEDR[0]~0clkctrl_outclk ),
	.datad(\control|secret_key [12]),
	.cin(gnd),
	.combout(\control|secret_key [12]),
	.cout());
// synopsys translate_off
defparam \control|secret_key[12] .lut_mask = 16'hAFA0;
defparam \control|secret_key[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N4
cycloneii_lcell_comb \control|secret_key[13]~27 (
// Equation(s):
// \control|secret_key[13]~27_combout  = (\control|LEDR[15]~2_combout  & (\core4|secret_key [13] & ((!\control|secret_key[8]~0_combout )))) # (!\control|LEDR[15]~2_combout  & (((\core2|secret_key [13]) # (\control|secret_key[8]~0_combout ))))

	.dataa(\core4|secret_key [13]),
	.datab(\control|LEDR[15]~2_combout ),
	.datac(\core2|secret_key [13]),
	.datad(\control|secret_key[8]~0_combout ),
	.cin(gnd),
	.combout(\control|secret_key[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[13]~27 .lut_mask = 16'h33B8;
defparam \control|secret_key[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N26
cycloneii_lcell_comb \control|secret_key[13]~28 (
// Equation(s):
// \control|secret_key[13]~28_combout  = (\control|secret_key[13]~27_combout  & ((\core1|secret_key [13]) # ((!\control|secret_key[8]~0_combout )))) # (!\control|secret_key[13]~27_combout  & (((\core3|secret_key [13] & \control|secret_key[8]~0_combout ))))

	.dataa(\core1|secret_key [13]),
	.datab(\control|secret_key[13]~27_combout ),
	.datac(\core3|secret_key [13]),
	.datad(\control|secret_key[8]~0_combout ),
	.cin(gnd),
	.combout(\control|secret_key[13]~28_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[13]~28 .lut_mask = 16'hB8CC;
defparam \control|secret_key[13]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y12_N12
cycloneii_lcell_comb \control|secret_key[13] (
// Equation(s):
// \control|secret_key [13] = (GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & (\control|secret_key[13]~28_combout )) # (!GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & ((\control|secret_key [13])))

	.dataa(vcc),
	.datab(\control|secret_key[13]~28_combout ),
	.datac(\control|LEDR[0]~0clkctrl_outclk ),
	.datad(\control|secret_key [13]),
	.cin(gnd),
	.combout(\control|secret_key [13]),
	.cout());
// synopsys translate_off
defparam \control|secret_key[13] .lut_mask = 16'hCFC0;
defparam \control|secret_key[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N16
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst3|WideOr6~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst3|WideOr6~0_combout  = (\control|secret_key [15] & (\control|secret_key [12] & (\control|secret_key [14] $ (\control|secret_key [13])))) # (!\control|secret_key [15] & (!\control|secret_key [13] & (\control|secret_key [14] 
// $ (\control|secret_key [12]))))

	.dataa(\control|secret_key [15]),
	.datab(\control|secret_key [14]),
	.datac(\control|secret_key [12]),
	.datad(\control|secret_key [13]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst3|WideOr6~0 .lut_mask = 16'h2094;
defparam \SevenSegmentDisplayDecoder_inst3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N30
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst3|WideOr5~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst3|WideOr5~0_combout  = (\control|secret_key [15] & ((\control|secret_key [12] & ((\control|secret_key [13]))) # (!\control|secret_key [12] & (\control|secret_key [14])))) # (!\control|secret_key [15] & (\control|secret_key 
// [14] & (\control|secret_key [12] $ (\control|secret_key [13]))))

	.dataa(\control|secret_key [15]),
	.datab(\control|secret_key [14]),
	.datac(\control|secret_key [12]),
	.datad(\control|secret_key [13]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst3|WideOr5~0 .lut_mask = 16'hAC48;
defparam \SevenSegmentDisplayDecoder_inst3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N28
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst3|WideOr4~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst3|WideOr4~0_combout  = (\control|secret_key [15] & (\control|secret_key [14] & ((\control|secret_key [13]) # (!\control|secret_key [12])))) # (!\control|secret_key [15] & (!\control|secret_key [14] & (!\control|secret_key 
// [12] & \control|secret_key [13])))

	.dataa(\control|secret_key [15]),
	.datab(\control|secret_key [14]),
	.datac(\control|secret_key [12]),
	.datad(\control|secret_key [13]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst3|WideOr4~0 .lut_mask = 16'h8908;
defparam \SevenSegmentDisplayDecoder_inst3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N14
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst3|WideOr3~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst3|WideOr3~0_combout  = (\control|secret_key [13] & ((\control|secret_key [14] & ((\control|secret_key [12]))) # (!\control|secret_key [14] & (\control|secret_key [15] & !\control|secret_key [12])))) # (!\control|secret_key 
// [13] & (!\control|secret_key [15] & (\control|secret_key [14] $ (\control|secret_key [12]))))

	.dataa(\control|secret_key [15]),
	.datab(\control|secret_key [14]),
	.datac(\control|secret_key [12]),
	.datad(\control|secret_key [13]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst3|WideOr3~0 .lut_mask = 16'hC214;
defparam \SevenSegmentDisplayDecoder_inst3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N0
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst3|WideOr2~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst3|WideOr2~0_combout  = (\control|secret_key [13] & (!\control|secret_key [15] & ((\control|secret_key [12])))) # (!\control|secret_key [13] & ((\control|secret_key [14] & (!\control|secret_key [15])) # (!\control|secret_key 
// [14] & ((\control|secret_key [12])))))

	.dataa(\control|secret_key [15]),
	.datab(\control|secret_key [14]),
	.datac(\control|secret_key [12]),
	.datad(\control|secret_key [13]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst3|WideOr2~0 .lut_mask = 16'h5074;
defparam \SevenSegmentDisplayDecoder_inst3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N2
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst3|WideOr1~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst3|WideOr1~0_combout  = (\control|secret_key [14] & (\control|secret_key [12] & (\control|secret_key [15] $ (\control|secret_key [13])))) # (!\control|secret_key [14] & (!\control|secret_key [15] & ((\control|secret_key 
// [12]) # (\control|secret_key [13]))))

	.dataa(\control|secret_key [15]),
	.datab(\control|secret_key [14]),
	.datac(\control|secret_key [12]),
	.datad(\control|secret_key [13]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst3|WideOr1~0 .lut_mask = 16'h5190;
defparam \SevenSegmentDisplayDecoder_inst3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N12
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst3|WideOr0~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst3|WideOr0~0_combout  = (\control|secret_key [12] & ((\control|secret_key [15]) # (\control|secret_key [14] $ (\control|secret_key [13])))) # (!\control|secret_key [12] & ((\control|secret_key [13]) # (\control|secret_key 
// [15] $ (\control|secret_key [14]))))

	.dataa(\control|secret_key [15]),
	.datab(\control|secret_key [14]),
	.datac(\control|secret_key [12]),
	.datad(\control|secret_key [13]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst3|WideOr0~0 .lut_mask = 16'hBFE6;
defparam \SevenSegmentDisplayDecoder_inst3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y11_N13
cycloneii_lcell_ff \core2|secret_key[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Add4~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|secret_key [18]));

// Location: LCCOMB_X34_Y13_N26
cycloneii_lcell_comb \control|secret_key[18]~37 (
// Equation(s):
// \control|secret_key[18]~37_combout  = (\control|secret_key[8]~0_combout  & (((\core3|secret_key [18]) # (!\control|LEDR[15]~2_combout )))) # (!\control|secret_key[8]~0_combout  & (\core4|secret_key [18] & (\control|LEDR[15]~2_combout )))

	.dataa(\core4|secret_key [18]),
	.datab(\control|secret_key[8]~0_combout ),
	.datac(\control|LEDR[15]~2_combout ),
	.datad(\core3|secret_key [18]),
	.cin(gnd),
	.combout(\control|secret_key[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[18]~37 .lut_mask = 16'hEC2C;
defparam \control|secret_key[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N8
cycloneii_lcell_comb \control|secret_key[18]~38 (
// Equation(s):
// \control|secret_key[18]~38_combout  = (\control|LEDR[15]~2_combout  & (((\control|secret_key[18]~37_combout )))) # (!\control|LEDR[15]~2_combout  & ((\control|secret_key[18]~37_combout  & (\core1|secret_key [18])) # (!\control|secret_key[18]~37_combout  & 
// ((\core2|secret_key [18])))))

	.dataa(\core1|secret_key [18]),
	.datab(\core2|secret_key [18]),
	.datac(\control|LEDR[15]~2_combout ),
	.datad(\control|secret_key[18]~37_combout ),
	.cin(gnd),
	.combout(\control|secret_key[18]~38_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[18]~38 .lut_mask = 16'hFA0C;
defparam \control|secret_key[18]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
cycloneii_lcell_comb \control|secret_key[18] (
// Equation(s):
// \control|secret_key [18] = (GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & (\control|secret_key[18]~38_combout )) # (!GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & ((\control|secret_key [18])))

	.dataa(vcc),
	.datab(\control|secret_key[18]~38_combout ),
	.datac(\control|LEDR[0]~0clkctrl_outclk ),
	.datad(\control|secret_key [18]),
	.cin(gnd),
	.combout(\control|secret_key [18]),
	.cout());
// synopsys translate_off
defparam \control|secret_key[18] .lut_mask = 16'hCFC0;
defparam \control|secret_key[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y11_N11
cycloneii_lcell_ff \core2|secret_key[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core2|Add4~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core2|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core2|secret_key [17]));

// Location: LCFF_X32_Y13_N11
cycloneii_lcell_ff \core4|secret_key[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core4|Add4~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core4|secret_key[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core4|secret_key [17]));

// Location: LCCOMB_X32_Y13_N26
cycloneii_lcell_comb \control|secret_key[17]~35 (
// Equation(s):
// \control|secret_key[17]~35_combout  = (\control|secret_key[8]~0_combout  & (((!\control|LEDR[15]~2_combout )))) # (!\control|secret_key[8]~0_combout  & ((\control|LEDR[15]~2_combout  & ((\core4|secret_key [17]))) # (!\control|LEDR[15]~2_combout  & 
// (\core2|secret_key [17]))))

	.dataa(\control|secret_key[8]~0_combout ),
	.datab(\core2|secret_key [17]),
	.datac(\control|LEDR[15]~2_combout ),
	.datad(\core4|secret_key [17]),
	.cin(gnd),
	.combout(\control|secret_key[17]~35_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[17]~35 .lut_mask = 16'h5E0E;
defparam \control|secret_key[17]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N28
cycloneii_lcell_comb \control|secret_key[17]~36 (
// Equation(s):
// \control|secret_key[17]~36_combout  = (\control|secret_key[8]~0_combout  & ((\control|secret_key[17]~35_combout  & ((\core1|secret_key [17]))) # (!\control|secret_key[17]~35_combout  & (\core3|secret_key [17])))) # (!\control|secret_key[8]~0_combout  & 
// (((\control|secret_key[17]~35_combout ))))

	.dataa(\core3|secret_key [17]),
	.datab(\control|secret_key[8]~0_combout ),
	.datac(\control|secret_key[17]~35_combout ),
	.datad(\core1|secret_key [17]),
	.cin(gnd),
	.combout(\control|secret_key[17]~36_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[17]~36 .lut_mask = 16'hF838;
defparam \control|secret_key[17]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y13_N28
cycloneii_lcell_comb \control|secret_key[17] (
// Equation(s):
// \control|secret_key [17] = (GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & (\control|secret_key[17]~36_combout )) # (!GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & ((\control|secret_key [17])))

	.dataa(vcc),
	.datab(\control|secret_key[17]~36_combout ),
	.datac(\control|LEDR[0]~0clkctrl_outclk ),
	.datad(\control|secret_key [17]),
	.cin(gnd),
	.combout(\control|secret_key [17]),
	.cout());
// synopsys translate_off
defparam \control|secret_key[17] .lut_mask = 16'hCFC0;
defparam \control|secret_key[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N16
cycloneii_lcell_comb \control|secret_key[19]~40 (
// Equation(s):
// \control|secret_key[19]~40_combout  = (\control|secret_key[19]~39_combout  & (((\core1|secret_key [19])) # (!\control|secret_key[8]~0_combout ))) # (!\control|secret_key[19]~39_combout  & (\control|secret_key[8]~0_combout  & (\core3|secret_key [19])))

	.dataa(\control|secret_key[19]~39_combout ),
	.datab(\control|secret_key[8]~0_combout ),
	.datac(\core3|secret_key [19]),
	.datad(\core1|secret_key [19]),
	.cin(gnd),
	.combout(\control|secret_key[19]~40_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[19]~40 .lut_mask = 16'hEA62;
defparam \control|secret_key[19]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y13_N12
cycloneii_lcell_comb \control|secret_key[19] (
// Equation(s):
// \control|secret_key [19] = (GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & (\control|secret_key[19]~40_combout )) # (!GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & ((\control|secret_key [19])))

	.dataa(vcc),
	.datab(\control|secret_key[19]~40_combout ),
	.datac(\control|LEDR[0]~0clkctrl_outclk ),
	.datad(\control|secret_key [19]),
	.cin(gnd),
	.combout(\control|secret_key [19]),
	.cout());
// synopsys translate_off
defparam \control|secret_key[19] .lut_mask = 16'hCFC0;
defparam \control|secret_key[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N28
cycloneii_lcell_comb \control|secret_key[16]~33 (
// Equation(s):
// \control|secret_key[16]~33_combout  = (\control|secret_key[8]~0_combout  & (((\core3|secret_key [16]) # (!\control|LEDR[15]~2_combout )))) # (!\control|secret_key[8]~0_combout  & (\core4|secret_key [16] & (\control|LEDR[15]~2_combout )))

	.dataa(\control|secret_key[8]~0_combout ),
	.datab(\core4|secret_key [16]),
	.datac(\control|LEDR[15]~2_combout ),
	.datad(\core3|secret_key [16]),
	.cin(gnd),
	.combout(\control|secret_key[16]~33_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[16]~33 .lut_mask = 16'hEA4A;
defparam \control|secret_key[16]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N2
cycloneii_lcell_comb \control|secret_key[16]~34 (
// Equation(s):
// \control|secret_key[16]~34_combout  = (\control|LEDR[15]~2_combout  & (\control|secret_key[16]~33_combout )) # (!\control|LEDR[15]~2_combout  & ((\control|secret_key[16]~33_combout  & ((\core1|secret_key [16]))) # (!\control|secret_key[16]~33_combout  & 
// (\core2|secret_key [16]))))

	.dataa(\control|LEDR[15]~2_combout ),
	.datab(\control|secret_key[16]~33_combout ),
	.datac(\core2|secret_key [16]),
	.datad(\core1|secret_key [16]),
	.cin(gnd),
	.combout(\control|secret_key[16]~34_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[16]~34 .lut_mask = 16'hDC98;
defparam \control|secret_key[16]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N22
cycloneii_lcell_comb \control|secret_key[16] (
// Equation(s):
// \control|secret_key [16] = (GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & (\control|secret_key[16]~34_combout )) # (!GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & ((\control|secret_key [16])))

	.dataa(vcc),
	.datab(\control|secret_key[16]~34_combout ),
	.datac(\control|LEDR[0]~0clkctrl_outclk ),
	.datad(\control|secret_key [16]),
	.cin(gnd),
	.combout(\control|secret_key [16]),
	.cout());
// synopsys translate_off
defparam \control|secret_key[16] .lut_mask = 16'hCFC0;
defparam \control|secret_key[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N12
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst4|WideOr6~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst4|WideOr6~0_combout  = (\control|secret_key [18] & (!\control|secret_key [17] & (\control|secret_key [19] $ (!\control|secret_key [16])))) # (!\control|secret_key [18] & (\control|secret_key [16] & (\control|secret_key [17] 
// $ (!\control|secret_key [19]))))

	.dataa(\control|secret_key [18]),
	.datab(\control|secret_key [17]),
	.datac(\control|secret_key [19]),
	.datad(\control|secret_key [16]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst4|WideOr6~0 .lut_mask = 16'h6102;
defparam \SevenSegmentDisplayDecoder_inst4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N18
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst4|WideOr5~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst4|WideOr5~0_combout  = (\control|secret_key [17] & ((\control|secret_key [16] & ((\control|secret_key [19]))) # (!\control|secret_key [16] & (\control|secret_key [18])))) # (!\control|secret_key [17] & (\control|secret_key 
// [18] & (\control|secret_key [19] $ (\control|secret_key [16]))))

	.dataa(\control|secret_key [18]),
	.datab(\control|secret_key [17]),
	.datac(\control|secret_key [19]),
	.datad(\control|secret_key [16]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst4|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \SevenSegmentDisplayDecoder_inst4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N28
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst4|WideOr4~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst4|WideOr4~0_combout  = (\control|secret_key [18] & (\control|secret_key [19] & ((\control|secret_key [17]) # (!\control|secret_key [16])))) # (!\control|secret_key [18] & (\control|secret_key [17] & (!\control|secret_key 
// [19] & !\control|secret_key [16])))

	.dataa(\control|secret_key [18]),
	.datab(\control|secret_key [17]),
	.datac(\control|secret_key [19]),
	.datad(\control|secret_key [16]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst4|WideOr4~0 .lut_mask = 16'h80A4;
defparam \SevenSegmentDisplayDecoder_inst4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N10
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst4|WideOr3~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst4|WideOr3~0_combout  = (\control|secret_key [17] & ((\control|secret_key [18] & ((\control|secret_key [16]))) # (!\control|secret_key [18] & (\control|secret_key [19] & !\control|secret_key [16])))) # (!\control|secret_key 
// [17] & (!\control|secret_key [19] & (\control|secret_key [18] $ (\control|secret_key [16]))))

	.dataa(\control|secret_key [18]),
	.datab(\control|secret_key [17]),
	.datac(\control|secret_key [19]),
	.datad(\control|secret_key [16]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst4|WideOr3~0 .lut_mask = 16'h8942;
defparam \SevenSegmentDisplayDecoder_inst4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N0
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst4|WideOr2~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst4|WideOr2~0_combout  = (\control|secret_key [17] & (((!\control|secret_key [19] & \control|secret_key [16])))) # (!\control|secret_key [17] & ((\control|secret_key [18] & (!\control|secret_key [19])) # (!\control|secret_key 
// [18] & ((\control|secret_key [16])))))

	.dataa(\control|secret_key [18]),
	.datab(\control|secret_key [17]),
	.datac(\control|secret_key [19]),
	.datad(\control|secret_key [16]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst4|WideOr2~0 .lut_mask = 16'h1F02;
defparam \SevenSegmentDisplayDecoder_inst4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N22
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst4|WideOr1~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst4|WideOr1~0_combout  = (\control|secret_key [18] & (\control|secret_key [16] & (\control|secret_key [17] $ (\control|secret_key [19])))) # (!\control|secret_key [18] & (!\control|secret_key [19] & ((\control|secret_key 
// [17]) # (\control|secret_key [16]))))

	.dataa(\control|secret_key [18]),
	.datab(\control|secret_key [17]),
	.datac(\control|secret_key [19]),
	.datad(\control|secret_key [16]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst4|WideOr1~0 .lut_mask = 16'h2D04;
defparam \SevenSegmentDisplayDecoder_inst4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N4
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst4|WideOr0~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst4|WideOr0~0_combout  = (\control|secret_key [16] & ((\control|secret_key [19]) # (\control|secret_key [18] $ (\control|secret_key [17])))) # (!\control|secret_key [16] & ((\control|secret_key [17]) # (\control|secret_key 
// [18] $ (\control|secret_key [19]))))

	.dataa(\control|secret_key [18]),
	.datab(\control|secret_key [17]),
	.datac(\control|secret_key [19]),
	.datad(\control|secret_key [16]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst4|WideOr0~0 .lut_mask = 16'hF6DE;
defparam \SevenSegmentDisplayDecoder_inst4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y13_N21
cycloneii_lcell_ff \core1|secret_key[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\core1|secret_key[22]~66_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core1|secret_key[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\core1|secret_key [22]));

// Location: LCCOMB_X35_Y12_N6
cycloneii_lcell_comb \control|secret_key[22]~46 (
// Equation(s):
// \control|secret_key[22]~46_combout  = (\control|secret_key[22]~45_combout  & ((\core1|secret_key [22]) # ((\control|LEDR[15]~2_combout )))) # (!\control|secret_key[22]~45_combout  & (((!\control|LEDR[15]~2_combout  & \core2|secret_key [22]))))

	.dataa(\control|secret_key[22]~45_combout ),
	.datab(\core1|secret_key [22]),
	.datac(\control|LEDR[15]~2_combout ),
	.datad(\core2|secret_key [22]),
	.cin(gnd),
	.combout(\control|secret_key[22]~46_combout ),
	.cout());
// synopsys translate_off
defparam \control|secret_key[22]~46 .lut_mask = 16'hADA8;
defparam \control|secret_key[22]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N28
cycloneii_lcell_comb \control|secret_key[22] (
// Equation(s):
// \control|secret_key [22] = (GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & (\control|secret_key[22]~46_combout )) # (!GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & ((\control|secret_key [22])))

	.dataa(vcc),
	.datab(\control|secret_key[22]~46_combout ),
	.datac(\control|LEDR[0]~0clkctrl_outclk ),
	.datad(\control|secret_key [22]),
	.cin(gnd),
	.combout(\control|secret_key [22]),
	.cout());
// synopsys translate_off
defparam \control|secret_key[22] .lut_mask = 16'hCFC0;
defparam \control|secret_key[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y16_N2
cycloneii_lcell_comb \control|secret_key[23] (
// Equation(s):
// \control|secret_key [23] = (GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & (\control|secret_key[23]~48_combout )) # (!GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & ((\control|secret_key [23])))

	.dataa(\control|secret_key[23]~48_combout ),
	.datab(vcc),
	.datac(\control|LEDR[0]~0clkctrl_outclk ),
	.datad(\control|secret_key [23]),
	.cin(gnd),
	.combout(\control|secret_key [23]),
	.cout());
// synopsys translate_off
defparam \control|secret_key[23] .lut_mask = 16'hAFA0;
defparam \control|secret_key[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y16_N12
cycloneii_lcell_comb \control|secret_key[21] (
// Equation(s):
// \control|secret_key [21] = (GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & (\control|secret_key[21]~44_combout )) # (!GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & ((\control|secret_key [21])))

	.dataa(\control|secret_key[21]~44_combout ),
	.datab(vcc),
	.datac(\control|LEDR[0]~0clkctrl_outclk ),
	.datad(\control|secret_key [21]),
	.cin(gnd),
	.combout(\control|secret_key [21]),
	.cout());
// synopsys translate_off
defparam \control|secret_key[21] .lut_mask = 16'hAFA0;
defparam \control|secret_key[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y16_N12
cycloneii_lcell_comb \control|secret_key[20] (
// Equation(s):
// \control|secret_key [20] = (GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & (\control|secret_key[20]~42_combout )) # (!GLOBAL(\control|LEDR[0]~0clkctrl_outclk ) & ((\control|secret_key [20])))

	.dataa(\control|secret_key[20]~42_combout ),
	.datab(vcc),
	.datac(\control|LEDR[0]~0clkctrl_outclk ),
	.datad(\control|secret_key [20]),
	.cin(gnd),
	.combout(\control|secret_key [20]),
	.cout());
// synopsys translate_off
defparam \control|secret_key[20] .lut_mask = 16'hAFA0;
defparam \control|secret_key[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N16
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst5|WideOr6~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst5|WideOr6~0_combout  = (\control|secret_key [22] & (!\control|secret_key [21] & (\control|secret_key [23] $ (!\control|secret_key [20])))) # (!\control|secret_key [22] & (\control|secret_key [20] & (\control|secret_key [23] 
// $ (!\control|secret_key [21]))))

	.dataa(\control|secret_key [22]),
	.datab(\control|secret_key [23]),
	.datac(\control|secret_key [21]),
	.datad(\control|secret_key [20]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst5|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst5|WideOr6~0 .lut_mask = 16'h4902;
defparam \SevenSegmentDisplayDecoder_inst5|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N10
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst5|WideOr5~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst5|WideOr5~0_combout  = (\control|secret_key [23] & ((\control|secret_key [20] & ((\control|secret_key [21]))) # (!\control|secret_key [20] & (\control|secret_key [22])))) # (!\control|secret_key [23] & (\control|secret_key 
// [22] & (\control|secret_key [21] $ (\control|secret_key [20]))))

	.dataa(\control|secret_key [22]),
	.datab(\control|secret_key [23]),
	.datac(\control|secret_key [21]),
	.datad(\control|secret_key [20]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst5|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst5|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \SevenSegmentDisplayDecoder_inst5|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N20
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst5|WideOr4~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst5|WideOr4~0_combout  = (\control|secret_key [22] & (\control|secret_key [23] & ((\control|secret_key [21]) # (!\control|secret_key [20])))) # (!\control|secret_key [22] & (!\control|secret_key [23] & (\control|secret_key 
// [21] & !\control|secret_key [20])))

	.dataa(\control|secret_key [22]),
	.datab(\control|secret_key [23]),
	.datac(\control|secret_key [21]),
	.datad(\control|secret_key [20]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst5|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst5|WideOr4~0 .lut_mask = 16'h8098;
defparam \SevenSegmentDisplayDecoder_inst5|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N30
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst5|WideOr3~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst5|WideOr3~0_combout  = (\control|secret_key [21] & ((\control|secret_key [22] & ((\control|secret_key [20]))) # (!\control|secret_key [22] & (\control|secret_key [23] & !\control|secret_key [20])))) # (!\control|secret_key 
// [21] & (!\control|secret_key [23] & (\control|secret_key [22] $ (\control|secret_key [20]))))

	.dataa(\control|secret_key [22]),
	.datab(\control|secret_key [23]),
	.datac(\control|secret_key [21]),
	.datad(\control|secret_key [20]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst5|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst5|WideOr3~0 .lut_mask = 16'hA142;
defparam \SevenSegmentDisplayDecoder_inst5|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N12
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst5|WideOr2~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst5|WideOr2~0_combout  = (\control|secret_key [21] & (((!\control|secret_key [23] & \control|secret_key [20])))) # (!\control|secret_key [21] & ((\control|secret_key [22] & (!\control|secret_key [23])) # (!\control|secret_key 
// [22] & ((\control|secret_key [20])))))

	.dataa(\control|secret_key [22]),
	.datab(\control|secret_key [23]),
	.datac(\control|secret_key [21]),
	.datad(\control|secret_key [20]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst5|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst5|WideOr2~0 .lut_mask = 16'h3702;
defparam \SevenSegmentDisplayDecoder_inst5|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N14
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst5|WideOr1~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst5|WideOr1~0_combout  = (\control|secret_key [22] & (\control|secret_key [20] & (\control|secret_key [23] $ (\control|secret_key [21])))) # (!\control|secret_key [22] & (!\control|secret_key [23] & ((\control|secret_key 
// [21]) # (\control|secret_key [20]))))

	.dataa(\control|secret_key [22]),
	.datab(\control|secret_key [23]),
	.datac(\control|secret_key [21]),
	.datad(\control|secret_key [20]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst5|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst5|WideOr1~0 .lut_mask = 16'h3910;
defparam \SevenSegmentDisplayDecoder_inst5|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N0
cycloneii_lcell_comb \SevenSegmentDisplayDecoder_inst5|WideOr0~0 (
// Equation(s):
// \SevenSegmentDisplayDecoder_inst5|WideOr0~0_combout  = (\control|secret_key [20] & ((\control|secret_key [23]) # (\control|secret_key [22] $ (\control|secret_key [21])))) # (!\control|secret_key [20] & ((\control|secret_key [21]) # (\control|secret_key 
// [22] $ (\control|secret_key [23]))))

	.dataa(\control|secret_key [22]),
	.datab(\control|secret_key [23]),
	.datac(\control|secret_key [21]),
	.datad(\control|secret_key [20]),
	.cin(gnd),
	.combout(\SevenSegmentDisplayDecoder_inst5|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegmentDisplayDecoder_inst5|WideOr0~0 .lut_mask = 16'hDEF6;
defparam \SevenSegmentDisplayDecoder_inst5|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tms~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tms~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tms));
// synopsys translate_off
defparam \altera_reserved_tms~I .input_async_reset = "none";
defparam \altera_reserved_tms~I .input_power_up = "low";
defparam \altera_reserved_tms~I .input_register_mode = "none";
defparam \altera_reserved_tms~I .input_sync_reset = "none";
defparam \altera_reserved_tms~I .oe_async_reset = "none";
defparam \altera_reserved_tms~I .oe_power_up = "low";
defparam \altera_reserved_tms~I .oe_register_mode = "none";
defparam \altera_reserved_tms~I .oe_sync_reset = "none";
defparam \altera_reserved_tms~I .operation_mode = "input";
defparam \altera_reserved_tms~I .output_async_reset = "none";
defparam \altera_reserved_tms~I .output_power_up = "low";
defparam \altera_reserved_tms~I .output_register_mode = "none";
defparam \altera_reserved_tms~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X55_Y13_N0
cycloneii_lcell_comb \auto_hub|~GND (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[2]));
// synopsys translate_off
defparam \KEY[2]~I .input_async_reset = "none";
defparam \KEY[2]~I .input_power_up = "low";
defparam \KEY[2]~I .input_register_mode = "none";
defparam \KEY[2]~I .input_sync_reset = "none";
defparam \KEY[2]~I .oe_async_reset = "none";
defparam \KEY[2]~I .oe_power_up = "low";
defparam \KEY[2]~I .oe_register_mode = "none";
defparam \KEY[2]~I .oe_sync_reset = "none";
defparam \KEY[2]~I .operation_mode = "input";
defparam \KEY[2]~I .output_async_reset = "none";
defparam \KEY[2]~I .output_power_up = "low";
defparam \KEY[2]~I .output_register_mode = "none";
defparam \KEY[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[3]));
// synopsys translate_off
defparam \KEY[3]~I .input_async_reset = "none";
defparam \KEY[3]~I .input_power_up = "low";
defparam \KEY[3]~I .input_register_mode = "none";
defparam \KEY[3]~I .input_sync_reset = "none";
defparam \KEY[3]~I .oe_async_reset = "none";
defparam \KEY[3]~I .oe_power_up = "low";
defparam \KEY[3]~I .oe_register_mode = "none";
defparam \KEY[3]~I .oe_sync_reset = "none";
defparam \KEY[3]~I .operation_mode = "input";
defparam \KEY[3]~I .output_async_reset = "none";
defparam \KEY[3]~I .output_power_up = "low";
defparam \KEY[3]~I .output_register_mode = "none";
defparam \KEY[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[10]));
// synopsys translate_off
defparam \SW[10]~I .input_async_reset = "none";
defparam \SW[10]~I .input_power_up = "low";
defparam \SW[10]~I .input_register_mode = "none";
defparam \SW[10]~I .input_sync_reset = "none";
defparam \SW[10]~I .oe_async_reset = "none";
defparam \SW[10]~I .oe_power_up = "low";
defparam \SW[10]~I .oe_register_mode = "none";
defparam \SW[10]~I .oe_sync_reset = "none";
defparam \SW[10]~I .operation_mode = "input";
defparam \SW[10]~I .output_async_reset = "none";
defparam \SW[10]~I .output_power_up = "low";
defparam \SW[10]~I .output_register_mode = "none";
defparam \SW[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[11]));
// synopsys translate_off
defparam \SW[11]~I .input_async_reset = "none";
defparam \SW[11]~I .input_power_up = "low";
defparam \SW[11]~I .input_register_mode = "none";
defparam \SW[11]~I .input_sync_reset = "none";
defparam \SW[11]~I .oe_async_reset = "none";
defparam \SW[11]~I .oe_power_up = "low";
defparam \SW[11]~I .oe_register_mode = "none";
defparam \SW[11]~I .oe_sync_reset = "none";
defparam \SW[11]~I .operation_mode = "input";
defparam \SW[11]~I .output_async_reset = "none";
defparam \SW[11]~I .output_power_up = "low";
defparam \SW[11]~I .output_register_mode = "none";
defparam \SW[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[12]));
// synopsys translate_off
defparam \SW[12]~I .input_async_reset = "none";
defparam \SW[12]~I .input_power_up = "low";
defparam \SW[12]~I .input_register_mode = "none";
defparam \SW[12]~I .input_sync_reset = "none";
defparam \SW[12]~I .oe_async_reset = "none";
defparam \SW[12]~I .oe_power_up = "low";
defparam \SW[12]~I .oe_register_mode = "none";
defparam \SW[12]~I .oe_sync_reset = "none";
defparam \SW[12]~I .operation_mode = "input";
defparam \SW[12]~I .output_async_reset = "none";
defparam \SW[12]~I .output_power_up = "low";
defparam \SW[12]~I .output_register_mode = "none";
defparam \SW[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[13]));
// synopsys translate_off
defparam \SW[13]~I .input_async_reset = "none";
defparam \SW[13]~I .input_power_up = "low";
defparam \SW[13]~I .input_register_mode = "none";
defparam \SW[13]~I .input_sync_reset = "none";
defparam \SW[13]~I .oe_async_reset = "none";
defparam \SW[13]~I .oe_power_up = "low";
defparam \SW[13]~I .oe_register_mode = "none";
defparam \SW[13]~I .oe_sync_reset = "none";
defparam \SW[13]~I .operation_mode = "input";
defparam \SW[13]~I .output_async_reset = "none";
defparam \SW[13]~I .output_power_up = "low";
defparam \SW[13]~I .output_register_mode = "none";
defparam \SW[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[14]));
// synopsys translate_off
defparam \SW[14]~I .input_async_reset = "none";
defparam \SW[14]~I .input_power_up = "low";
defparam \SW[14]~I .input_register_mode = "none";
defparam \SW[14]~I .input_sync_reset = "none";
defparam \SW[14]~I .oe_async_reset = "none";
defparam \SW[14]~I .oe_power_up = "low";
defparam \SW[14]~I .oe_register_mode = "none";
defparam \SW[14]~I .oe_sync_reset = "none";
defparam \SW[14]~I .operation_mode = "input";
defparam \SW[14]~I .output_async_reset = "none";
defparam \SW[14]~I .output_power_up = "low";
defparam \SW[14]~I .output_register_mode = "none";
defparam \SW[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[15]));
// synopsys translate_off
defparam \SW[15]~I .input_async_reset = "none";
defparam \SW[15]~I .input_power_up = "low";
defparam \SW[15]~I .input_register_mode = "none";
defparam \SW[15]~I .input_sync_reset = "none";
defparam \SW[15]~I .oe_async_reset = "none";
defparam \SW[15]~I .oe_power_up = "low";
defparam \SW[15]~I .oe_register_mode = "none";
defparam \SW[15]~I .oe_sync_reset = "none";
defparam \SW[15]~I .operation_mode = "input";
defparam \SW[15]~I .output_async_reset = "none";
defparam \SW[15]~I .output_power_up = "low";
defparam \SW[15]~I .output_register_mode = "none";
defparam \SW[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[16]));
// synopsys translate_off
defparam \SW[16]~I .input_async_reset = "none";
defparam \SW[16]~I .input_power_up = "low";
defparam \SW[16]~I .input_register_mode = "none";
defparam \SW[16]~I .input_sync_reset = "none";
defparam \SW[16]~I .oe_async_reset = "none";
defparam \SW[16]~I .oe_power_up = "low";
defparam \SW[16]~I .oe_register_mode = "none";
defparam \SW[16]~I .oe_sync_reset = "none";
defparam \SW[16]~I .operation_mode = "input";
defparam \SW[16]~I .output_async_reset = "none";
defparam \SW[16]~I .output_power_up = "low";
defparam \SW[16]~I .output_register_mode = "none";
defparam \SW[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[17]));
// synopsys translate_off
defparam \SW[17]~I .input_async_reset = "none";
defparam \SW[17]~I .input_power_up = "low";
defparam \SW[17]~I .input_register_mode = "none";
defparam \SW[17]~I .input_sync_reset = "none";
defparam \SW[17]~I .oe_async_reset = "none";
defparam \SW[17]~I .oe_power_up = "low";
defparam \SW[17]~I .oe_register_mode = "none";
defparam \SW[17]~I .oe_sync_reset = "none";
defparam \SW[17]~I .operation_mode = "input";
defparam \SW[17]~I .output_async_reset = "none";
defparam \SW[17]~I .output_power_up = "low";
defparam \SW[17]~I .output_register_mode = "none";
defparam \SW[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[0]~I (
	.datain(!\control|LEDR[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "none";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "none";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "none";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "none";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "none";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "none";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "none";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "none";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "none";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[10]));
// synopsys translate_off
defparam \LEDR[10]~I .input_async_reset = "none";
defparam \LEDR[10]~I .input_power_up = "low";
defparam \LEDR[10]~I .input_register_mode = "none";
defparam \LEDR[10]~I .input_sync_reset = "none";
defparam \LEDR[10]~I .oe_async_reset = "none";
defparam \LEDR[10]~I .oe_power_up = "low";
defparam \LEDR[10]~I .oe_register_mode = "none";
defparam \LEDR[10]~I .oe_sync_reset = "none";
defparam \LEDR[10]~I .operation_mode = "output";
defparam \LEDR[10]~I .output_async_reset = "none";
defparam \LEDR[10]~I .output_power_up = "low";
defparam \LEDR[10]~I .output_register_mode = "none";
defparam \LEDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[11]));
// synopsys translate_off
defparam \LEDR[11]~I .input_async_reset = "none";
defparam \LEDR[11]~I .input_power_up = "low";
defparam \LEDR[11]~I .input_register_mode = "none";
defparam \LEDR[11]~I .input_sync_reset = "none";
defparam \LEDR[11]~I .oe_async_reset = "none";
defparam \LEDR[11]~I .oe_power_up = "low";
defparam \LEDR[11]~I .oe_register_mode = "none";
defparam \LEDR[11]~I .oe_sync_reset = "none";
defparam \LEDR[11]~I .operation_mode = "output";
defparam \LEDR[11]~I .output_async_reset = "none";
defparam \LEDR[11]~I .output_power_up = "low";
defparam \LEDR[11]~I .output_register_mode = "none";
defparam \LEDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[12]));
// synopsys translate_off
defparam \LEDR[12]~I .input_async_reset = "none";
defparam \LEDR[12]~I .input_power_up = "low";
defparam \LEDR[12]~I .input_register_mode = "none";
defparam \LEDR[12]~I .input_sync_reset = "none";
defparam \LEDR[12]~I .oe_async_reset = "none";
defparam \LEDR[12]~I .oe_power_up = "low";
defparam \LEDR[12]~I .oe_register_mode = "none";
defparam \LEDR[12]~I .oe_sync_reset = "none";
defparam \LEDR[12]~I .operation_mode = "output";
defparam \LEDR[12]~I .output_async_reset = "none";
defparam \LEDR[12]~I .output_power_up = "low";
defparam \LEDR[12]~I .output_register_mode = "none";
defparam \LEDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[13]));
// synopsys translate_off
defparam \LEDR[13]~I .input_async_reset = "none";
defparam \LEDR[13]~I .input_power_up = "low";
defparam \LEDR[13]~I .input_register_mode = "none";
defparam \LEDR[13]~I .input_sync_reset = "none";
defparam \LEDR[13]~I .oe_async_reset = "none";
defparam \LEDR[13]~I .oe_power_up = "low";
defparam \LEDR[13]~I .oe_register_mode = "none";
defparam \LEDR[13]~I .oe_sync_reset = "none";
defparam \LEDR[13]~I .operation_mode = "output";
defparam \LEDR[13]~I .output_async_reset = "none";
defparam \LEDR[13]~I .output_power_up = "low";
defparam \LEDR[13]~I .output_register_mode = "none";
defparam \LEDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[14]~I (
	.datain(\control|LEDR [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[14]));
// synopsys translate_off
defparam \LEDR[14]~I .input_async_reset = "none";
defparam \LEDR[14]~I .input_power_up = "low";
defparam \LEDR[14]~I .input_register_mode = "none";
defparam \LEDR[14]~I .input_sync_reset = "none";
defparam \LEDR[14]~I .oe_async_reset = "none";
defparam \LEDR[14]~I .oe_power_up = "low";
defparam \LEDR[14]~I .oe_register_mode = "none";
defparam \LEDR[14]~I .oe_sync_reset = "none";
defparam \LEDR[14]~I .operation_mode = "output";
defparam \LEDR[14]~I .output_async_reset = "none";
defparam \LEDR[14]~I .output_power_up = "low";
defparam \LEDR[14]~I .output_register_mode = "none";
defparam \LEDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[15]~I (
	.datain(\control|LEDR [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[15]));
// synopsys translate_off
defparam \LEDR[15]~I .input_async_reset = "none";
defparam \LEDR[15]~I .input_power_up = "low";
defparam \LEDR[15]~I .input_register_mode = "none";
defparam \LEDR[15]~I .input_sync_reset = "none";
defparam \LEDR[15]~I .oe_async_reset = "none";
defparam \LEDR[15]~I .oe_power_up = "low";
defparam \LEDR[15]~I .oe_register_mode = "none";
defparam \LEDR[15]~I .oe_sync_reset = "none";
defparam \LEDR[15]~I .operation_mode = "output";
defparam \LEDR[15]~I .output_async_reset = "none";
defparam \LEDR[15]~I .output_power_up = "low";
defparam \LEDR[15]~I .output_register_mode = "none";
defparam \LEDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[16]~I (
	.datain(\control|LEDR [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[16]));
// synopsys translate_off
defparam \LEDR[16]~I .input_async_reset = "none";
defparam \LEDR[16]~I .input_power_up = "low";
defparam \LEDR[16]~I .input_register_mode = "none";
defparam \LEDR[16]~I .input_sync_reset = "none";
defparam \LEDR[16]~I .oe_async_reset = "none";
defparam \LEDR[16]~I .oe_power_up = "low";
defparam \LEDR[16]~I .oe_register_mode = "none";
defparam \LEDR[16]~I .oe_sync_reset = "none";
defparam \LEDR[16]~I .operation_mode = "output";
defparam \LEDR[16]~I .output_async_reset = "none";
defparam \LEDR[16]~I .output_power_up = "low";
defparam \LEDR[16]~I .output_register_mode = "none";
defparam \LEDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[17]~I (
	.datain(\control|LEDR[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[17]));
// synopsys translate_off
defparam \LEDR[17]~I .input_async_reset = "none";
defparam \LEDR[17]~I .input_power_up = "low";
defparam \LEDR[17]~I .input_register_mode = "none";
defparam \LEDR[17]~I .input_sync_reset = "none";
defparam \LEDR[17]~I .oe_async_reset = "none";
defparam \LEDR[17]~I .oe_power_up = "low";
defparam \LEDR[17]~I .oe_register_mode = "none";
defparam \LEDR[17]~I .oe_sync_reset = "none";
defparam \LEDR[17]~I .operation_mode = "output";
defparam \LEDR[17]~I .output_async_reset = "none";
defparam \LEDR[17]~I .output_power_up = "low";
defparam \LEDR[17]~I .output_register_mode = "none";
defparam \LEDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[0]~I (
	.datain(\control|LEDG [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[0]));
// synopsys translate_off
defparam \LEDG[0]~I .input_async_reset = "none";
defparam \LEDG[0]~I .input_power_up = "low";
defparam \LEDG[0]~I .input_register_mode = "none";
defparam \LEDG[0]~I .input_sync_reset = "none";
defparam \LEDG[0]~I .oe_async_reset = "none";
defparam \LEDG[0]~I .oe_power_up = "low";
defparam \LEDG[0]~I .oe_register_mode = "none";
defparam \LEDG[0]~I .oe_sync_reset = "none";
defparam \LEDG[0]~I .operation_mode = "output";
defparam \LEDG[0]~I .output_async_reset = "none";
defparam \LEDG[0]~I .output_power_up = "low";
defparam \LEDG[0]~I .output_register_mode = "none";
defparam \LEDG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[1]~I (
	.datain(\control|LEDG [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[1]));
// synopsys translate_off
defparam \LEDG[1]~I .input_async_reset = "none";
defparam \LEDG[1]~I .input_power_up = "low";
defparam \LEDG[1]~I .input_register_mode = "none";
defparam \LEDG[1]~I .input_sync_reset = "none";
defparam \LEDG[1]~I .oe_async_reset = "none";
defparam \LEDG[1]~I .oe_power_up = "low";
defparam \LEDG[1]~I .oe_register_mode = "none";
defparam \LEDG[1]~I .oe_sync_reset = "none";
defparam \LEDG[1]~I .operation_mode = "output";
defparam \LEDG[1]~I .output_async_reset = "none";
defparam \LEDG[1]~I .output_power_up = "low";
defparam \LEDG[1]~I .output_register_mode = "none";
defparam \LEDG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[2]~I (
	.datain(\control|LEDG [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[2]));
// synopsys translate_off
defparam \LEDG[2]~I .input_async_reset = "none";
defparam \LEDG[2]~I .input_power_up = "low";
defparam \LEDG[2]~I .input_register_mode = "none";
defparam \LEDG[2]~I .input_sync_reset = "none";
defparam \LEDG[2]~I .oe_async_reset = "none";
defparam \LEDG[2]~I .oe_power_up = "low";
defparam \LEDG[2]~I .oe_register_mode = "none";
defparam \LEDG[2]~I .oe_sync_reset = "none";
defparam \LEDG[2]~I .operation_mode = "output";
defparam \LEDG[2]~I .output_async_reset = "none";
defparam \LEDG[2]~I .output_power_up = "low";
defparam \LEDG[2]~I .output_register_mode = "none";
defparam \LEDG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[3]));
// synopsys translate_off
defparam \LEDG[3]~I .input_async_reset = "none";
defparam \LEDG[3]~I .input_power_up = "low";
defparam \LEDG[3]~I .input_register_mode = "none";
defparam \LEDG[3]~I .input_sync_reset = "none";
defparam \LEDG[3]~I .oe_async_reset = "none";
defparam \LEDG[3]~I .oe_power_up = "low";
defparam \LEDG[3]~I .oe_register_mode = "none";
defparam \LEDG[3]~I .oe_sync_reset = "none";
defparam \LEDG[3]~I .operation_mode = "output";
defparam \LEDG[3]~I .output_async_reset = "none";
defparam \LEDG[3]~I .output_power_up = "low";
defparam \LEDG[3]~I .output_register_mode = "none";
defparam \LEDG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[4]));
// synopsys translate_off
defparam \LEDG[4]~I .input_async_reset = "none";
defparam \LEDG[4]~I .input_power_up = "low";
defparam \LEDG[4]~I .input_register_mode = "none";
defparam \LEDG[4]~I .input_sync_reset = "none";
defparam \LEDG[4]~I .oe_async_reset = "none";
defparam \LEDG[4]~I .oe_power_up = "low";
defparam \LEDG[4]~I .oe_register_mode = "none";
defparam \LEDG[4]~I .oe_sync_reset = "none";
defparam \LEDG[4]~I .operation_mode = "output";
defparam \LEDG[4]~I .output_async_reset = "none";
defparam \LEDG[4]~I .output_power_up = "low";
defparam \LEDG[4]~I .output_register_mode = "none";
defparam \LEDG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[5]));
// synopsys translate_off
defparam \LEDG[5]~I .input_async_reset = "none";
defparam \LEDG[5]~I .input_power_up = "low";
defparam \LEDG[5]~I .input_register_mode = "none";
defparam \LEDG[5]~I .input_sync_reset = "none";
defparam \LEDG[5]~I .oe_async_reset = "none";
defparam \LEDG[5]~I .oe_power_up = "low";
defparam \LEDG[5]~I .oe_register_mode = "none";
defparam \LEDG[5]~I .oe_sync_reset = "none";
defparam \LEDG[5]~I .operation_mode = "output";
defparam \LEDG[5]~I .output_async_reset = "none";
defparam \LEDG[5]~I .output_power_up = "low";
defparam \LEDG[5]~I .output_register_mode = "none";
defparam \LEDG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[6]));
// synopsys translate_off
defparam \LEDG[6]~I .input_async_reset = "none";
defparam \LEDG[6]~I .input_power_up = "low";
defparam \LEDG[6]~I .input_register_mode = "none";
defparam \LEDG[6]~I .input_sync_reset = "none";
defparam \LEDG[6]~I .oe_async_reset = "none";
defparam \LEDG[6]~I .oe_power_up = "low";
defparam \LEDG[6]~I .oe_register_mode = "none";
defparam \LEDG[6]~I .oe_sync_reset = "none";
defparam \LEDG[6]~I .operation_mode = "output";
defparam \LEDG[6]~I .output_async_reset = "none";
defparam \LEDG[6]~I .output_power_up = "low";
defparam \LEDG[6]~I .output_register_mode = "none";
defparam \LEDG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[7]));
// synopsys translate_off
defparam \LEDG[7]~I .input_async_reset = "none";
defparam \LEDG[7]~I .input_power_up = "low";
defparam \LEDG[7]~I .input_register_mode = "none";
defparam \LEDG[7]~I .input_sync_reset = "none";
defparam \LEDG[7]~I .oe_async_reset = "none";
defparam \LEDG[7]~I .oe_power_up = "low";
defparam \LEDG[7]~I .oe_register_mode = "none";
defparam \LEDG[7]~I .oe_sync_reset = "none";
defparam \LEDG[7]~I .operation_mode = "output";
defparam \LEDG[7]~I .output_async_reset = "none";
defparam \LEDG[7]~I .output_power_up = "low";
defparam \LEDG[7]~I .output_register_mode = "none";
defparam \LEDG[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[0]~I (
	.datain(\SevenSegmentDisplayDecoder_inst0|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[1]~I (
	.datain(\SevenSegmentDisplayDecoder_inst0|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[2]~I (
	.datain(\SevenSegmentDisplayDecoder_inst0|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[3]~I (
	.datain(\SevenSegmentDisplayDecoder_inst0|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[4]~I (
	.datain(\SevenSegmentDisplayDecoder_inst0|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[5]~I (
	.datain(\SevenSegmentDisplayDecoder_inst0|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[6]~I (
	.datain(!\SevenSegmentDisplayDecoder_inst0|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[0]~I (
	.datain(\SevenSegmentDisplayDecoder_inst1|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[1]~I (
	.datain(\SevenSegmentDisplayDecoder_inst1|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[2]~I (
	.datain(\SevenSegmentDisplayDecoder_inst1|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[3]~I (
	.datain(\SevenSegmentDisplayDecoder_inst1|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[4]~I (
	.datain(\SevenSegmentDisplayDecoder_inst1|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[5]~I (
	.datain(\SevenSegmentDisplayDecoder_inst1|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[6]~I (
	.datain(!\SevenSegmentDisplayDecoder_inst1|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[0]~I (
	.datain(\SevenSegmentDisplayDecoder_inst2|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[1]~I (
	.datain(\SevenSegmentDisplayDecoder_inst2|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[2]~I (
	.datain(\SevenSegmentDisplayDecoder_inst2|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[3]~I (
	.datain(\SevenSegmentDisplayDecoder_inst2|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[4]~I (
	.datain(\SevenSegmentDisplayDecoder_inst2|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[5]~I (
	.datain(\SevenSegmentDisplayDecoder_inst2|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[6]~I (
	.datain(!\SevenSegmentDisplayDecoder_inst2|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[0]~I (
	.datain(\SevenSegmentDisplayDecoder_inst3|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "none";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[1]~I (
	.datain(\SevenSegmentDisplayDecoder_inst3|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "none";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[2]~I (
	.datain(\SevenSegmentDisplayDecoder_inst3|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "none";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[3]~I (
	.datain(\SevenSegmentDisplayDecoder_inst3|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "none";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[4]~I (
	.datain(\SevenSegmentDisplayDecoder_inst3|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "none";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[5]~I (
	.datain(\SevenSegmentDisplayDecoder_inst3|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "none";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[6]~I (
	.datain(!\SevenSegmentDisplayDecoder_inst3|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "none";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[0]~I (
	.datain(\SevenSegmentDisplayDecoder_inst4|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[0]));
// synopsys translate_off
defparam \HEX4[0]~I .input_async_reset = "none";
defparam \HEX4[0]~I .input_power_up = "low";
defparam \HEX4[0]~I .input_register_mode = "none";
defparam \HEX4[0]~I .input_sync_reset = "none";
defparam \HEX4[0]~I .oe_async_reset = "none";
defparam \HEX4[0]~I .oe_power_up = "low";
defparam \HEX4[0]~I .oe_register_mode = "none";
defparam \HEX4[0]~I .oe_sync_reset = "none";
defparam \HEX4[0]~I .operation_mode = "output";
defparam \HEX4[0]~I .output_async_reset = "none";
defparam \HEX4[0]~I .output_power_up = "low";
defparam \HEX4[0]~I .output_register_mode = "none";
defparam \HEX4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[1]~I (
	.datain(\SevenSegmentDisplayDecoder_inst4|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[1]));
// synopsys translate_off
defparam \HEX4[1]~I .input_async_reset = "none";
defparam \HEX4[1]~I .input_power_up = "low";
defparam \HEX4[1]~I .input_register_mode = "none";
defparam \HEX4[1]~I .input_sync_reset = "none";
defparam \HEX4[1]~I .oe_async_reset = "none";
defparam \HEX4[1]~I .oe_power_up = "low";
defparam \HEX4[1]~I .oe_register_mode = "none";
defparam \HEX4[1]~I .oe_sync_reset = "none";
defparam \HEX4[1]~I .operation_mode = "output";
defparam \HEX4[1]~I .output_async_reset = "none";
defparam \HEX4[1]~I .output_power_up = "low";
defparam \HEX4[1]~I .output_register_mode = "none";
defparam \HEX4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[2]~I (
	.datain(\SevenSegmentDisplayDecoder_inst4|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[2]));
// synopsys translate_off
defparam \HEX4[2]~I .input_async_reset = "none";
defparam \HEX4[2]~I .input_power_up = "low";
defparam \HEX4[2]~I .input_register_mode = "none";
defparam \HEX4[2]~I .input_sync_reset = "none";
defparam \HEX4[2]~I .oe_async_reset = "none";
defparam \HEX4[2]~I .oe_power_up = "low";
defparam \HEX4[2]~I .oe_register_mode = "none";
defparam \HEX4[2]~I .oe_sync_reset = "none";
defparam \HEX4[2]~I .operation_mode = "output";
defparam \HEX4[2]~I .output_async_reset = "none";
defparam \HEX4[2]~I .output_power_up = "low";
defparam \HEX4[2]~I .output_register_mode = "none";
defparam \HEX4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[3]~I (
	.datain(\SevenSegmentDisplayDecoder_inst4|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[3]));
// synopsys translate_off
defparam \HEX4[3]~I .input_async_reset = "none";
defparam \HEX4[3]~I .input_power_up = "low";
defparam \HEX4[3]~I .input_register_mode = "none";
defparam \HEX4[3]~I .input_sync_reset = "none";
defparam \HEX4[3]~I .oe_async_reset = "none";
defparam \HEX4[3]~I .oe_power_up = "low";
defparam \HEX4[3]~I .oe_register_mode = "none";
defparam \HEX4[3]~I .oe_sync_reset = "none";
defparam \HEX4[3]~I .operation_mode = "output";
defparam \HEX4[3]~I .output_async_reset = "none";
defparam \HEX4[3]~I .output_power_up = "low";
defparam \HEX4[3]~I .output_register_mode = "none";
defparam \HEX4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[4]~I (
	.datain(\SevenSegmentDisplayDecoder_inst4|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[4]));
// synopsys translate_off
defparam \HEX4[4]~I .input_async_reset = "none";
defparam \HEX4[4]~I .input_power_up = "low";
defparam \HEX4[4]~I .input_register_mode = "none";
defparam \HEX4[4]~I .input_sync_reset = "none";
defparam \HEX4[4]~I .oe_async_reset = "none";
defparam \HEX4[4]~I .oe_power_up = "low";
defparam \HEX4[4]~I .oe_register_mode = "none";
defparam \HEX4[4]~I .oe_sync_reset = "none";
defparam \HEX4[4]~I .operation_mode = "output";
defparam \HEX4[4]~I .output_async_reset = "none";
defparam \HEX4[4]~I .output_power_up = "low";
defparam \HEX4[4]~I .output_register_mode = "none";
defparam \HEX4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[5]~I (
	.datain(\SevenSegmentDisplayDecoder_inst4|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[5]));
// synopsys translate_off
defparam \HEX4[5]~I .input_async_reset = "none";
defparam \HEX4[5]~I .input_power_up = "low";
defparam \HEX4[5]~I .input_register_mode = "none";
defparam \HEX4[5]~I .input_sync_reset = "none";
defparam \HEX4[5]~I .oe_async_reset = "none";
defparam \HEX4[5]~I .oe_power_up = "low";
defparam \HEX4[5]~I .oe_register_mode = "none";
defparam \HEX4[5]~I .oe_sync_reset = "none";
defparam \HEX4[5]~I .operation_mode = "output";
defparam \HEX4[5]~I .output_async_reset = "none";
defparam \HEX4[5]~I .output_power_up = "low";
defparam \HEX4[5]~I .output_register_mode = "none";
defparam \HEX4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[6]~I (
	.datain(!\SevenSegmentDisplayDecoder_inst4|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[6]));
// synopsys translate_off
defparam \HEX4[6]~I .input_async_reset = "none";
defparam \HEX4[6]~I .input_power_up = "low";
defparam \HEX4[6]~I .input_register_mode = "none";
defparam \HEX4[6]~I .input_sync_reset = "none";
defparam \HEX4[6]~I .oe_async_reset = "none";
defparam \HEX4[6]~I .oe_power_up = "low";
defparam \HEX4[6]~I .oe_register_mode = "none";
defparam \HEX4[6]~I .oe_sync_reset = "none";
defparam \HEX4[6]~I .operation_mode = "output";
defparam \HEX4[6]~I .output_async_reset = "none";
defparam \HEX4[6]~I .output_power_up = "low";
defparam \HEX4[6]~I .output_register_mode = "none";
defparam \HEX4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[0]~I (
	.datain(\SevenSegmentDisplayDecoder_inst5|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[0]));
// synopsys translate_off
defparam \HEX5[0]~I .input_async_reset = "none";
defparam \HEX5[0]~I .input_power_up = "low";
defparam \HEX5[0]~I .input_register_mode = "none";
defparam \HEX5[0]~I .input_sync_reset = "none";
defparam \HEX5[0]~I .oe_async_reset = "none";
defparam \HEX5[0]~I .oe_power_up = "low";
defparam \HEX5[0]~I .oe_register_mode = "none";
defparam \HEX5[0]~I .oe_sync_reset = "none";
defparam \HEX5[0]~I .operation_mode = "output";
defparam \HEX5[0]~I .output_async_reset = "none";
defparam \HEX5[0]~I .output_power_up = "low";
defparam \HEX5[0]~I .output_register_mode = "none";
defparam \HEX5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[1]~I (
	.datain(\SevenSegmentDisplayDecoder_inst5|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[1]));
// synopsys translate_off
defparam \HEX5[1]~I .input_async_reset = "none";
defparam \HEX5[1]~I .input_power_up = "low";
defparam \HEX5[1]~I .input_register_mode = "none";
defparam \HEX5[1]~I .input_sync_reset = "none";
defparam \HEX5[1]~I .oe_async_reset = "none";
defparam \HEX5[1]~I .oe_power_up = "low";
defparam \HEX5[1]~I .oe_register_mode = "none";
defparam \HEX5[1]~I .oe_sync_reset = "none";
defparam \HEX5[1]~I .operation_mode = "output";
defparam \HEX5[1]~I .output_async_reset = "none";
defparam \HEX5[1]~I .output_power_up = "low";
defparam \HEX5[1]~I .output_register_mode = "none";
defparam \HEX5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[2]~I (
	.datain(\SevenSegmentDisplayDecoder_inst5|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[2]));
// synopsys translate_off
defparam \HEX5[2]~I .input_async_reset = "none";
defparam \HEX5[2]~I .input_power_up = "low";
defparam \HEX5[2]~I .input_register_mode = "none";
defparam \HEX5[2]~I .input_sync_reset = "none";
defparam \HEX5[2]~I .oe_async_reset = "none";
defparam \HEX5[2]~I .oe_power_up = "low";
defparam \HEX5[2]~I .oe_register_mode = "none";
defparam \HEX5[2]~I .oe_sync_reset = "none";
defparam \HEX5[2]~I .operation_mode = "output";
defparam \HEX5[2]~I .output_async_reset = "none";
defparam \HEX5[2]~I .output_power_up = "low";
defparam \HEX5[2]~I .output_register_mode = "none";
defparam \HEX5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[3]~I (
	.datain(\SevenSegmentDisplayDecoder_inst5|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[3]));
// synopsys translate_off
defparam \HEX5[3]~I .input_async_reset = "none";
defparam \HEX5[3]~I .input_power_up = "low";
defparam \HEX5[3]~I .input_register_mode = "none";
defparam \HEX5[3]~I .input_sync_reset = "none";
defparam \HEX5[3]~I .oe_async_reset = "none";
defparam \HEX5[3]~I .oe_power_up = "low";
defparam \HEX5[3]~I .oe_register_mode = "none";
defparam \HEX5[3]~I .oe_sync_reset = "none";
defparam \HEX5[3]~I .operation_mode = "output";
defparam \HEX5[3]~I .output_async_reset = "none";
defparam \HEX5[3]~I .output_power_up = "low";
defparam \HEX5[3]~I .output_register_mode = "none";
defparam \HEX5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[4]~I (
	.datain(\SevenSegmentDisplayDecoder_inst5|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[4]));
// synopsys translate_off
defparam \HEX5[4]~I .input_async_reset = "none";
defparam \HEX5[4]~I .input_power_up = "low";
defparam \HEX5[4]~I .input_register_mode = "none";
defparam \HEX5[4]~I .input_sync_reset = "none";
defparam \HEX5[4]~I .oe_async_reset = "none";
defparam \HEX5[4]~I .oe_power_up = "low";
defparam \HEX5[4]~I .oe_register_mode = "none";
defparam \HEX5[4]~I .oe_sync_reset = "none";
defparam \HEX5[4]~I .operation_mode = "output";
defparam \HEX5[4]~I .output_async_reset = "none";
defparam \HEX5[4]~I .output_power_up = "low";
defparam \HEX5[4]~I .output_register_mode = "none";
defparam \HEX5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[5]~I (
	.datain(\SevenSegmentDisplayDecoder_inst5|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[5]));
// synopsys translate_off
defparam \HEX5[5]~I .input_async_reset = "none";
defparam \HEX5[5]~I .input_power_up = "low";
defparam \HEX5[5]~I .input_register_mode = "none";
defparam \HEX5[5]~I .input_sync_reset = "none";
defparam \HEX5[5]~I .oe_async_reset = "none";
defparam \HEX5[5]~I .oe_power_up = "low";
defparam \HEX5[5]~I .oe_register_mode = "none";
defparam \HEX5[5]~I .oe_sync_reset = "none";
defparam \HEX5[5]~I .operation_mode = "output";
defparam \HEX5[5]~I .output_async_reset = "none";
defparam \HEX5[5]~I .output_power_up = "low";
defparam \HEX5[5]~I .output_register_mode = "none";
defparam \HEX5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[6]~I (
	.datain(!\SevenSegmentDisplayDecoder_inst5|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[6]));
// synopsys translate_off
defparam \HEX5[6]~I .input_async_reset = "none";
defparam \HEX5[6]~I .input_power_up = "low";
defparam \HEX5[6]~I .input_register_mode = "none";
defparam \HEX5[6]~I .input_sync_reset = "none";
defparam \HEX5[6]~I .oe_async_reset = "none";
defparam \HEX5[6]~I .oe_power_up = "low";
defparam \HEX5[6]~I .oe_register_mode = "none";
defparam \HEX5[6]~I .oe_sync_reset = "none";
defparam \HEX5[6]~I .operation_mode = "output";
defparam \HEX5[6]~I .output_async_reset = "none";
defparam \HEX5[6]~I .output_power_up = "low";
defparam \HEX5[6]~I .output_register_mode = "none";
defparam \HEX5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \altera_reserved_tdo~I (
	.datain(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tdo));
// synopsys translate_off
defparam \altera_reserved_tdo~I .input_async_reset = "none";
defparam \altera_reserved_tdo~I .input_power_up = "low";
defparam \altera_reserved_tdo~I .input_register_mode = "none";
defparam \altera_reserved_tdo~I .input_sync_reset = "none";
defparam \altera_reserved_tdo~I .oe_async_reset = "none";
defparam \altera_reserved_tdo~I .oe_power_up = "low";
defparam \altera_reserved_tdo~I .oe_register_mode = "none";
defparam \altera_reserved_tdo~I .oe_sync_reset = "none";
defparam \altera_reserved_tdo~I .operation_mode = "output";
defparam \altera_reserved_tdo~I .output_async_reset = "none";
defparam \altera_reserved_tdo~I .output_power_up = "low";
defparam \altera_reserved_tdo~I .output_register_mode = "none";
defparam \altera_reserved_tdo~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
