//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_6 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_6
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_6
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_6(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_6_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_6_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_6_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_6_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_6_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_6_param_5,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_6_param_6,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_6_param_7
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<29>;
	.reg .b32 	%r<169>;
	.reg .f32 	%f<93>;
	.reg .b64 	%rd<28>;
	.loc	1 19 0                          // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd13, [triton_poi_fused__native_batch_norm_legit_no_training_6_param_0];
	ld.param.u64 	%rd14, [triton_poi_fused__native_batch_norm_legit_no_training_6_param_1];
$L__tmp0:
	.loc	1 22 28                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:22:33
	shl.b32 	%r95, %r1, 4;
	ld.param.u64 	%rd15, [triton_poi_fused__native_batch_norm_legit_no_training_6_param_2];
	.loc	1 23 44                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:23:44
	mov.u32 	%r96, %tid.x;
	ld.param.u64 	%rd16, [triton_poi_fused__native_batch_norm_legit_no_training_6_param_3];
	shl.b32 	%r98, %r96, 2;
	ld.param.u64 	%rd17, [triton_poi_fused__native_batch_norm_legit_no_training_6_param_4];
	and.b32  	%r99, %r98, 12;
	ld.param.u64 	%rd18, [triton_poi_fused__native_batch_norm_legit_no_training_6_param_5];
	.loc	1 23 23                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:23:23
	or.b32  	%r100, %r95, %r99;
	.loc	1 25 28                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:25:33
	shl.b32 	%r101, %r2, 8;
	.loc	1 26 44                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:26:44
	bfe.u32 	%r102, %r96, 2, 6;
	.loc	1 26 23                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:26:23
	or.b32  	%r103, %r101, %r102;
	.loc	1 30 19                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:30:19
	bfe.s32 	%r104, %r1, 27, 1;
	shr.u32 	%r105, %r104, 21;
	add.s32 	%r106, %r100, %r105;
	.loc	1 29 19                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:29:19
	and.b32  	%r107, %r106, -2048;
	sub.s32 	%r108, %r100, %r107;
	.loc	1 26 23                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:26:23
	shl.b32 	%r109, %r103, 11;
	.loc	1 32 53                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:53
	shl.b32 	%r110, %r106, 12;
	and.b32  	%r111, %r110, -8388608;
	.loc	1 32 35                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:35
	add.s32 	%r112, %r111, %r108;
	.loc	1 32 45                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:45
	add.s32 	%r113, %r112, %r109;
	add.s32 	%r114, %r113, 131072;
	add.s32 	%r115, %r113, 262144;
	add.s32 	%r116, %r113, 393216;
	.loc	1 32 30                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:30
	mul.wide.s32 	%rd19, %r113, 4;
	add.s64 	%rd1, %rd13, %rd19;
	mul.wide.s32 	%rd20, %r114, 4;
	add.s64 	%rd2, %rd13, %rd20;
	mul.wide.s32 	%rd21, %r115, 4;
	add.s64 	%rd3, %rd13, %rd21;
	mul.wide.s32 	%rd22, %r116, 4;
	add.s64 	%rd4, %rd13, %rd22;
	mov.pred 	%p1, -1;
	.loc	1 32 58                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:58
	// begin inline asm
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r3, %r4, %r5, %r6 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r7, 0x0;
	mov.u32 %r8, 0x0;
	mov.u32 %r9, 0x0;
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r7, %r8, %r9, %r10 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r11, 0x0;
	mov.u32 %r12, 0x0;
	mov.u32 %r13, 0x0;
	mov.u32 %r14, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r11, %r12, %r13, %r14 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r15, 0x0;
	mov.u32 %r16, 0x0;
	mov.u32 %r17, 0x0;
	mov.u32 %r18, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r15, %r16, %r17, %r18 }, [ %rd4 + 0 ];
	// end inline asm
	.loc	1 33 30                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:33:30
	mul.wide.s32 	%rd23, %r108, 4;
	add.s64 	%rd5, %rd14, %rd23;
	.loc	1 33 35                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:33:35
	// begin inline asm
	mov.u32 %r19, 0x0;
	mov.u32 %r20, 0x0;
	mov.u32 %r21, 0x0;
	mov.u32 %r22, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r19, %r20, %r21, %r22 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 34 30                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:34:30
	add.s64 	%rd6, %rd15, %rd23;
	.loc	1 34 35                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:34:35
	// begin inline asm
	mov.u32 %r23, 0x0;
	mov.u32 %r24, 0x0;
	mov.u32 %r25, 0x0;
	mov.u32 %r26, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r23, %r24, %r25, %r26 }, [ %rd6 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r23;
	mov.b32 	%f2, %r24;
	mov.b32 	%f3, %r25;
	mov.b32 	%f4, %r26;
	.loc	1 35 31                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:35:31
	add.s64 	%rd7, %rd16, %rd23;
	.loc	1 35 36                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:35:36
	// begin inline asm
	mov.u32 %r27, 0x0;
	mov.u32 %r28, 0x0;
	mov.u32 %r29, 0x0;
	mov.u32 %r30, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r27, %r28, %r29, %r30 }, [ %rd7 + 0 ];
	// end inline asm
	.loc	1 36 31                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:36:31
	add.s64 	%rd8, %rd17, %rd23;
	.loc	1 36 36                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:36:36
	// begin inline asm
	mov.u32 %r31, 0x0;
	mov.u32 %r32, 0x0;
	mov.u32 %r33, 0x0;
	mov.u32 %r34, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r31, %r32, %r33, %r34 }, [ %rd8 + 0 ];
	// end inline asm
	.loc	1 39 18                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:39:18
	add.f32 	%f5, %f1, 0f3727C5AC;
	add.f32 	%f6, %f2, 0f3727C5AC;
	add.f32 	%f7, %f3, 0f3727C5AC;
	add.f32 	%f8, %f4, 0f3727C5AC;
	.loc	1 40 26                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:40:26
	sqrt.approx.ftz.f32 	%f9, %f5;
	sqrt.approx.ftz.f32 	%f10, %f6;
	sqrt.approx.ftz.f32 	%f11, %f7;
	sqrt.approx.ftz.f32 	%f12, %f8;
	.loc	1 32 58                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:58
	mov.b32 	%f13, %r18;
	.loc	1 33 35                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:33:35
	mov.b32 	%f14, %r22;
	.loc	1 37 18                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:37:18
	sub.f32 	%f15, %f13, %f14;
	.loc	1 32 58                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:58
	mov.b32 	%f16, %r17;
	.loc	1 33 35                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:33:35
	mov.b32 	%f17, %r21;
	.loc	1 37 18                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:37:18
	sub.f32 	%f18, %f16, %f17;
	.loc	1 32 58                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:58
	mov.b32 	%f19, %r16;
	.loc	1 33 35                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:33:35
	mov.b32 	%f20, %r20;
	.loc	1 37 18                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:37:18
	sub.f32 	%f21, %f19, %f20;
	.loc	1 32 58                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:58
	mov.b32 	%f22, %r15;
	.loc	1 33 35                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:33:35
	mov.b32 	%f23, %r19;
	.loc	1 37 18                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:37:18
	sub.f32 	%f24, %f22, %f23;
	.loc	1 32 58                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:58
	mov.b32 	%f25, %r14;
	.loc	1 37 18                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:37:18
	sub.f32 	%f26, %f25, %f14;
	.loc	1 32 58                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:58
	mov.b32 	%f27, %r13;
	.loc	1 37 18                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:37:18
	sub.f32 	%f28, %f27, %f17;
	.loc	1 32 58                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:58
	mov.b32 	%f29, %r12;
	.loc	1 37 18                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:37:18
	sub.f32 	%f30, %f29, %f20;
	.loc	1 32 58                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:58
	mov.b32 	%f31, %r11;
	.loc	1 37 18                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:37:18
	sub.f32 	%f32, %f31, %f23;
	.loc	1 32 58                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:58
	mov.b32 	%f33, %r10;
	.loc	1 37 18                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:37:18
	sub.f32 	%f34, %f33, %f14;
	.loc	1 32 58                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:58
	mov.b32 	%f35, %r9;
	.loc	1 37 18                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:37:18
	sub.f32 	%f36, %f35, %f17;
	.loc	1 32 58                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:58
	mov.b32 	%f37, %r8;
	.loc	1 37 18                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:37:18
	sub.f32 	%f38, %f37, %f20;
	.loc	1 32 58                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:58
	mov.b32 	%f39, %r7;
	.loc	1 37 18                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:37:18
	sub.f32 	%f40, %f39, %f23;
	.loc	1 32 58                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:58
	mov.b32 	%f41, %r6;
	.loc	1 37 18                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:37:18
	sub.f32 	%f42, %f41, %f14;
	.loc	1 32 58                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:58
	mov.b32 	%f43, %r5;
	.loc	1 37 18                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:37:18
	sub.f32 	%f44, %f43, %f17;
	.loc	1 32 58                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:58
	mov.b32 	%f45, %r4;
	.loc	1 37 18                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:37:18
	sub.f32 	%f46, %f45, %f20;
	.loc	1 32 58                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:58
	mov.b32 	%f47, %r3;
	.loc	1 37 18                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:37:18
	sub.f32 	%f48, %f47, %f23;
	.loc	1 36 36                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:36:36
	mov.b32 	%f49, %r34;
	mov.b32 	%f50, %r33;
	mov.b32 	%f51, %r32;
	mov.b32 	%f52, %r31;
	.loc	1 35 36                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:35:36
	mov.b32 	%f53, %r30;
	mov.b32 	%f54, %r29;
	mov.b32 	%f55, %r28;
	mov.b32 	%f56, %r27;
	.loc	1 26 44                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:26:44
	and.b32  	%r117, %r98, 252;
	.loc	1 26 23                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:26:23
	or.b32  	%r118, %r101, %r117;
	.loc	1 23 44                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:23:44
	bfe.u32 	%r119, %r96, 6, 2;
	.loc	1 23 23                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:23:23
	or.b32  	%r120, %r95, %r119;
	.loc	1 42 18                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:42:18
	mov.b32 	%r37, %f9;
	mov.b32 	%r36, 1065353216;
	// begin inline asm
	div.full.f32 %r35, %r36, %r37;
	// end inline asm
	mov.b32 	%f57, %r35;
	mov.b32 	%r40, %f10;
	// begin inline asm
	div.full.f32 %r38, %r36, %r40;
	// end inline asm
	mov.b32 	%f58, %r38;
	mov.b32 	%r43, %f11;
	// begin inline asm
	div.full.f32 %r41, %r36, %r43;
	// end inline asm
	mov.b32 	%f59, %r41;
	mov.b32 	%r46, %f12;
	// begin inline asm
	div.full.f32 %r44, %r36, %r46;
	// end inline asm
	mov.b32 	%f60, %r44;
	.loc	1 45 19                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:45:19
	mul.f32 	%f61, %f48, %f57;
	mul.f32 	%f62, %f46, %f58;
	mul.f32 	%f63, %f44, %f59;
	mul.f32 	%f64, %f42, %f60;
	mul.f32 	%f65, %f40, %f57;
	mul.f32 	%f66, %f38, %f58;
	mul.f32 	%f67, %f36, %f59;
	mul.f32 	%f68, %f34, %f60;
	mul.f32 	%f69, %f32, %f57;
	mul.f32 	%f70, %f30, %f58;
	mul.f32 	%f71, %f28, %f59;
	mul.f32 	%f72, %f26, %f60;
	mul.f32 	%f73, %f24, %f57;
	mul.f32 	%f74, %f21, %f58;
	mul.f32 	%f75, %f18, %f59;
	mul.f32 	%f76, %f15, %f60;
	.loc	1 47 20                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:47:20
	fma.rn.f32 	%f77, %f61, %f56, %f52;
	fma.rn.f32 	%f78, %f62, %f55, %f51;
	fma.rn.f32 	%f79, %f63, %f54, %f50;
	fma.rn.f32 	%f80, %f64, %f53, %f49;
	fma.rn.f32 	%f81, %f65, %f56, %f52;
	fma.rn.f32 	%f82, %f66, %f55, %f51;
	fma.rn.f32 	%f83, %f67, %f54, %f50;
	fma.rn.f32 	%f84, %f68, %f53, %f49;
	fma.rn.f32 	%f85, %f69, %f56, %f52;
	fma.rn.f32 	%f86, %f70, %f55, %f51;
	fma.rn.f32 	%f87, %f71, %f54, %f50;
	fma.rn.f32 	%f88, %f72, %f53, %f49;
	fma.rn.f32 	%f89, %f73, %f56, %f52;
	fma.rn.f32 	%f90, %f74, %f55, %f51;
	fma.rn.f32 	%f91, %f75, %f54, %f50;
	fma.rn.f32 	%f92, %f76, %f53, %f49;
	.loc	1 23 23                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:23:23
	shl.b32 	%r121, %r120, 12;
	.loc	1 48 30                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:48:30
	add.s32 	%r122, %r118, %r121;
	add.s32 	%r123, %r122, 16384;
	add.s32 	%r124, %r122, 32768;
	add.s32 	%r125, %r122, 49152;
	.loc	1 48 25                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:48:25
	mul.wide.s32 	%rd24, %r122, 4;
	add.s64 	%rd9, %rd18, %rd24;
	mul.wide.s32 	%rd25, %r123, 4;
	add.s64 	%rd10, %rd18, %rd25;
	mul.wide.s32 	%rd26, %r124, 4;
	add.s64 	%rd11, %rd18, %rd26;
	mul.wide.s32 	%rd27, %r125, 4;
	add.s64 	%rd12, %rd18, %rd27;
	.loc	1 48 47                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:48:47
	shl.b32 	%r126, %r96, 10;
	and.b32  	%r127, %r126, 3072;
	or.b32  	%r128, %r127, %r102;
	and.b32  	%r129, %r98, 1020;
	shr.u32 	%r130, %r127, 6;
	mov.u32 	%r131, global_smem;
	add.s32 	%r132, %r131, %r130;
	shl.b32 	%r133, %r128, 2;
	add.s32 	%r47, %r132, %r133;
	mov.b32 	%r48, %f77;
	// begin inline asm
	@%p1 st.shared.b32 [ %r47 + 0 ], %r48;
	// end inline asm
	or.b32  	%r134, %r127, 256;
	shr.u32 	%r135, %r134, 6;
	add.s32 	%r136, %r131, %r135;
	add.s32 	%r137, %r136, %r133;
	add.s32 	%r49, %r137, 1024;
	mov.b32 	%r50, %f78;
	// begin inline asm
	@%p1 st.shared.b32 [ %r49 + 0 ], %r50;
	// end inline asm
	or.b32  	%r138, %r127, 512;
	shr.u32 	%r139, %r138, 6;
	add.s32 	%r140, %r131, %r139;
	add.s32 	%r141, %r140, %r133;
	add.s32 	%r51, %r141, 2048;
	mov.b32 	%r52, %f79;
	// begin inline asm
	@%p1 st.shared.b32 [ %r51 + 0 ], %r52;
	// end inline asm
	or.b32  	%r142, %r127, 768;
	shr.u32 	%r143, %r142, 6;
	add.s32 	%r144, %r131, %r143;
	add.s32 	%r145, %r144, %r133;
	add.s32 	%r53, %r145, 3072;
	mov.b32 	%r54, %f80;
	// begin inline asm
	@%p1 st.shared.b32 [ %r53 + 0 ], %r54;
	// end inline asm
	add.s32 	%r55, %r47, 256;
	mov.b32 	%r56, %f81;
	// begin inline asm
	@%p1 st.shared.b32 [ %r55 + 0 ], %r56;
	// end inline asm
	add.s32 	%r57, %r137, 1280;
	mov.b32 	%r58, %f82;
	// begin inline asm
	@%p1 st.shared.b32 [ %r57 + 0 ], %r58;
	// end inline asm
	add.s32 	%r59, %r141, 2304;
	mov.b32 	%r60, %f83;
	// begin inline asm
	@%p1 st.shared.b32 [ %r59 + 0 ], %r60;
	// end inline asm
	add.s32 	%r61, %r145, 3328;
	mov.b32 	%r62, %f84;
	// begin inline asm
	@%p1 st.shared.b32 [ %r61 + 0 ], %r62;
	// end inline asm
	add.s32 	%r63, %r47, 512;
	mov.b32 	%r64, %f85;
	// begin inline asm
	@%p1 st.shared.b32 [ %r63 + 0 ], %r64;
	// end inline asm
	add.s32 	%r65, %r137, 1536;
	mov.b32 	%r66, %f86;
	// begin inline asm
	@%p1 st.shared.b32 [ %r65 + 0 ], %r66;
	// end inline asm
	add.s32 	%r67, %r141, 2560;
	mov.b32 	%r68, %f87;
	// begin inline asm
	@%p1 st.shared.b32 [ %r67 + 0 ], %r68;
	// end inline asm
	add.s32 	%r69, %r145, 3584;
	mov.b32 	%r70, %f88;
	// begin inline asm
	@%p1 st.shared.b32 [ %r69 + 0 ], %r70;
	// end inline asm
	add.s32 	%r71, %r47, 768;
	mov.b32 	%r72, %f89;
	// begin inline asm
	@%p1 st.shared.b32 [ %r71 + 0 ], %r72;
	// end inline asm
	add.s32 	%r73, %r137, 1792;
	mov.b32 	%r74, %f90;
	// begin inline asm
	@%p1 st.shared.b32 [ %r73 + 0 ], %r74;
	// end inline asm
	add.s32 	%r75, %r141, 2816;
	mov.b32 	%r76, %f91;
	// begin inline asm
	@%p1 st.shared.b32 [ %r75 + 0 ], %r76;
	// end inline asm
	add.s32 	%r77, %r145, 3840;
	mov.b32 	%r78, %f92;
	// begin inline asm
	@%p1 st.shared.b32 [ %r77 + 0 ], %r78;
	// end inline asm
	bar.sync 	0;
	bfe.u32 	%r146, %r98, 8, 2;
	or.b32  	%r147, %r146, %r129;
	shl.b32 	%r148, %r147, 2;
	add.s32 	%r149, %r131, %r148;
	ld.shared.u32 	%r79, [%r149];
	shl.b32 	%r150, %r146, 2;
	add.s32 	%r151, %r131, %r150;
	shl.b32 	%r152, %r129, 2;
	add.s32 	%r153, %r151, %r152;
	ld.shared.u32 	%r80, [%r153+4];
	ld.shared.u32 	%r81, [%r153+8];
	ld.shared.u32 	%r82, [%r153+12];
	or.b32  	%r154, %r129, 1024;
	shr.u32 	%r155, %r154, 6;
	and.b32  	%r156, %r155, 28;
	add.s32 	%r157, %r131, %r156;
	add.s32 	%r158, %r157, %r152;
	ld.shared.u32 	%r83, [%r158+4096];
	ld.shared.u32 	%r84, [%r158+4100];
	ld.shared.u32 	%r85, [%r158+4104];
	ld.shared.u32 	%r86, [%r158+4108];
	or.b32  	%r159, %r129, 2048;
	shr.u32 	%r160, %r159, 6;
	and.b32  	%r161, %r160, 44;
	add.s32 	%r162, %r131, %r161;
	add.s32 	%r163, %r162, %r152;
	ld.shared.u32 	%r87, [%r163+8192];
	ld.shared.u32 	%r88, [%r163+8196];
	ld.shared.u32 	%r89, [%r163+8200];
	ld.shared.u32 	%r90, [%r163+8204];
	or.b32  	%r164, %r129, 3072;
	shr.u32 	%r165, %r164, 6;
	and.b32  	%r166, %r165, 60;
	add.s32 	%r167, %r131, %r166;
	add.s32 	%r168, %r167, %r152;
	ld.shared.u32 	%r91, [%r168+12288];
	ld.shared.u32 	%r92, [%r168+12292];
	ld.shared.u32 	%r93, [%r168+12296];
	ld.shared.u32 	%r94, [%r168+12300];
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd9 + 0 ], { %r79, %r80, %r81, %r82 };
	// end inline asm
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd10 + 0 ], { %r83, %r84, %r85, %r86 };
	// end inline asm
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd11 + 0 ], { %r87, %r88, %r89, %r90 };
	// end inline asm
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd12 + 0 ], { %r91, %r92, %r93, %r94 };
	// end inline asm
	.loc	1 48 4                          // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:48:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/el/cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 101
.b8 108
.b8 55
.b8 53
.b8 122
.b8 108
.b8 104
.b8 105
.b8 109
.b8 115
.b8 105
.b8 102
.b8 55
.b8 55
.b8 54
.b8 98
.b8 105
.b8 113
.b8 117
.b8 117
.b8 102
.b8 51
.b8 118
.b8 121
.b8 106
.b8 52
.b8 99
.b8 98
.b8 54
.b8 116
.b8 98
.b8 122
.b8 118
.b8 51
.b8 55
.b8 50
.b8 109
.b8 101
.b8 119
.b8 54
.b8 54
.b8 120
.b8 101
.b8 108
.b8 55
.b8 117
.b8 112
.b8 117
.b8 112
.b8 107
.b8 104
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 101
.b8 108
.b8 0
	}
	.section	.debug_macinfo	{	}
