#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1a0e300 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x19dd320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x19e46b0 .functor NOT 1, L_0x1a3a500, C4<0>, C4<0>, C4<0>;
L_0x1a3a2e0 .functor XOR 2, L_0x1a3a180, L_0x1a3a240, C4<00>, C4<00>;
L_0x1a3a3f0 .functor XOR 2, L_0x1a3a2e0, L_0x1a3a350, C4<00>, C4<00>;
v0x1a36c60_0 .net *"_ivl_10", 1 0, L_0x1a3a350;  1 drivers
v0x1a36d60_0 .net *"_ivl_12", 1 0, L_0x1a3a3f0;  1 drivers
v0x1a36e40_0 .net *"_ivl_2", 1 0, L_0x1a3a0e0;  1 drivers
v0x1a36f00_0 .net *"_ivl_4", 1 0, L_0x1a3a180;  1 drivers
v0x1a36fe0_0 .net *"_ivl_6", 1 0, L_0x1a3a240;  1 drivers
v0x1a37110_0 .net *"_ivl_8", 1 0, L_0x1a3a2e0;  1 drivers
v0x1a371f0_0 .net "a", 0 0, v0x1a34b60_0;  1 drivers
v0x1a37290_0 .net "b", 0 0, v0x1a34c00_0;  1 drivers
v0x1a37330_0 .net "c", 0 0, v0x1a34ca0_0;  1 drivers
v0x1a373d0_0 .var "clk", 0 0;
v0x1a37470_0 .net "d", 0 0, v0x1a34de0_0;  1 drivers
v0x1a37510_0 .net "out_pos_dut", 0 0, L_0x1a39f50;  1 drivers
v0x1a375b0_0 .net "out_pos_ref", 0 0, L_0x1a38bf0;  1 drivers
v0x1a37650_0 .net "out_sop_dut", 0 0, L_0x1a39460;  1 drivers
v0x1a376f0_0 .net "out_sop_ref", 0 0, L_0x1a0f810;  1 drivers
v0x1a37790_0 .var/2u "stats1", 223 0;
v0x1a37830_0 .var/2u "strobe", 0 0;
v0x1a379e0_0 .net "tb_match", 0 0, L_0x1a3a500;  1 drivers
v0x1a37ab0_0 .net "tb_mismatch", 0 0, L_0x19e46b0;  1 drivers
v0x1a37b50_0 .net "wavedrom_enable", 0 0, v0x1a350b0_0;  1 drivers
v0x1a37c20_0 .net "wavedrom_title", 511 0, v0x1a35150_0;  1 drivers
L_0x1a3a0e0 .concat [ 1 1 0 0], L_0x1a38bf0, L_0x1a0f810;
L_0x1a3a180 .concat [ 1 1 0 0], L_0x1a38bf0, L_0x1a0f810;
L_0x1a3a240 .concat [ 1 1 0 0], L_0x1a39f50, L_0x1a39460;
L_0x1a3a350 .concat [ 1 1 0 0], L_0x1a38bf0, L_0x1a0f810;
L_0x1a3a500 .cmp/eeq 2, L_0x1a3a0e0, L_0x1a3a3f0;
S_0x19e13e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x19dd320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x19e4a90 .functor AND 1, v0x1a34ca0_0, v0x1a34de0_0, C4<1>, C4<1>;
L_0x19e4e70 .functor NOT 1, v0x1a34b60_0, C4<0>, C4<0>, C4<0>;
L_0x19e5250 .functor NOT 1, v0x1a34c00_0, C4<0>, C4<0>, C4<0>;
L_0x19e54d0 .functor AND 1, L_0x19e4e70, L_0x19e5250, C4<1>, C4<1>;
L_0x19fc250 .functor AND 1, L_0x19e54d0, v0x1a34ca0_0, C4<1>, C4<1>;
L_0x1a0f810 .functor OR 1, L_0x19e4a90, L_0x19fc250, C4<0>, C4<0>;
L_0x1a38070 .functor NOT 1, v0x1a34c00_0, C4<0>, C4<0>, C4<0>;
L_0x1a380e0 .functor OR 1, L_0x1a38070, v0x1a34de0_0, C4<0>, C4<0>;
L_0x1a381f0 .functor AND 1, v0x1a34ca0_0, L_0x1a380e0, C4<1>, C4<1>;
L_0x1a382b0 .functor NOT 1, v0x1a34b60_0, C4<0>, C4<0>, C4<0>;
L_0x1a38380 .functor OR 1, L_0x1a382b0, v0x1a34c00_0, C4<0>, C4<0>;
L_0x1a383f0 .functor AND 1, L_0x1a381f0, L_0x1a38380, C4<1>, C4<1>;
L_0x1a38570 .functor NOT 1, v0x1a34c00_0, C4<0>, C4<0>, C4<0>;
L_0x1a385e0 .functor OR 1, L_0x1a38570, v0x1a34de0_0, C4<0>, C4<0>;
L_0x1a38500 .functor AND 1, v0x1a34ca0_0, L_0x1a385e0, C4<1>, C4<1>;
L_0x1a38770 .functor NOT 1, v0x1a34b60_0, C4<0>, C4<0>, C4<0>;
L_0x1a38870 .functor OR 1, L_0x1a38770, v0x1a34de0_0, C4<0>, C4<0>;
L_0x1a38930 .functor AND 1, L_0x1a38500, L_0x1a38870, C4<1>, C4<1>;
L_0x1a38ae0 .functor XNOR 1, L_0x1a383f0, L_0x1a38930, C4<0>, C4<0>;
v0x19e3fe0_0 .net *"_ivl_0", 0 0, L_0x19e4a90;  1 drivers
v0x19e43e0_0 .net *"_ivl_12", 0 0, L_0x1a38070;  1 drivers
v0x19e47c0_0 .net *"_ivl_14", 0 0, L_0x1a380e0;  1 drivers
v0x19e4ba0_0 .net *"_ivl_16", 0 0, L_0x1a381f0;  1 drivers
v0x19e4f80_0 .net *"_ivl_18", 0 0, L_0x1a382b0;  1 drivers
v0x19e5360_0 .net *"_ivl_2", 0 0, L_0x19e4e70;  1 drivers
v0x19e55e0_0 .net *"_ivl_20", 0 0, L_0x1a38380;  1 drivers
v0x1a330d0_0 .net *"_ivl_24", 0 0, L_0x1a38570;  1 drivers
v0x1a331b0_0 .net *"_ivl_26", 0 0, L_0x1a385e0;  1 drivers
v0x1a33290_0 .net *"_ivl_28", 0 0, L_0x1a38500;  1 drivers
v0x1a33370_0 .net *"_ivl_30", 0 0, L_0x1a38770;  1 drivers
v0x1a33450_0 .net *"_ivl_32", 0 0, L_0x1a38870;  1 drivers
v0x1a33530_0 .net *"_ivl_36", 0 0, L_0x1a38ae0;  1 drivers
L_0x7fb3146aa018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1a335f0_0 .net *"_ivl_38", 0 0, L_0x7fb3146aa018;  1 drivers
v0x1a336d0_0 .net *"_ivl_4", 0 0, L_0x19e5250;  1 drivers
v0x1a337b0_0 .net *"_ivl_6", 0 0, L_0x19e54d0;  1 drivers
v0x1a33890_0 .net *"_ivl_8", 0 0, L_0x19fc250;  1 drivers
v0x1a33970_0 .net "a", 0 0, v0x1a34b60_0;  alias, 1 drivers
v0x1a33a30_0 .net "b", 0 0, v0x1a34c00_0;  alias, 1 drivers
v0x1a33af0_0 .net "c", 0 0, v0x1a34ca0_0;  alias, 1 drivers
v0x1a33bb0_0 .net "d", 0 0, v0x1a34de0_0;  alias, 1 drivers
v0x1a33c70_0 .net "out_pos", 0 0, L_0x1a38bf0;  alias, 1 drivers
v0x1a33d30_0 .net "out_sop", 0 0, L_0x1a0f810;  alias, 1 drivers
v0x1a33df0_0 .net "pos0", 0 0, L_0x1a383f0;  1 drivers
v0x1a33eb0_0 .net "pos1", 0 0, L_0x1a38930;  1 drivers
L_0x1a38bf0 .functor MUXZ 1, L_0x7fb3146aa018, L_0x1a383f0, L_0x1a38ae0, C4<>;
S_0x1a34030 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x19dd320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1a34b60_0 .var "a", 0 0;
v0x1a34c00_0 .var "b", 0 0;
v0x1a34ca0_0 .var "c", 0 0;
v0x1a34d40_0 .net "clk", 0 0, v0x1a373d0_0;  1 drivers
v0x1a34de0_0 .var "d", 0 0;
v0x1a34ed0_0 .var/2u "fail", 0 0;
v0x1a34f70_0 .var/2u "fail1", 0 0;
v0x1a35010_0 .net "tb_match", 0 0, L_0x1a3a500;  alias, 1 drivers
v0x1a350b0_0 .var "wavedrom_enable", 0 0;
v0x1a35150_0 .var "wavedrom_title", 511 0;
E_0x19efd50/0 .event negedge, v0x1a34d40_0;
E_0x19efd50/1 .event posedge, v0x1a34d40_0;
E_0x19efd50 .event/or E_0x19efd50/0, E_0x19efd50/1;
S_0x1a34360 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1a34030;
 .timescale -12 -12;
v0x1a345a0_0 .var/2s "i", 31 0;
E_0x19efbf0 .event posedge, v0x1a34d40_0;
S_0x1a346a0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1a34030;
 .timescale -12 -12;
v0x1a348a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1a34980 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1a34030;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1a35330 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x19dd320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1a38da0 .functor NOT 1, v0x1a34b60_0, C4<0>, C4<0>, C4<0>;
L_0x1a38e30 .functor NOT 1, v0x1a34c00_0, C4<0>, C4<0>, C4<0>;
L_0x1a38fd0 .functor AND 1, L_0x1a38da0, L_0x1a38e30, C4<1>, C4<1>;
L_0x1a390e0 .functor AND 1, L_0x1a38fd0, v0x1a34ca0_0, C4<1>, C4<1>;
L_0x1a392e0 .functor AND 1, v0x1a34ca0_0, v0x1a34de0_0, C4<1>, C4<1>;
L_0x1a39460 .functor OR 1, L_0x1a390e0, L_0x1a392e0, C4<0>, C4<0>;
L_0x1a39600 .functor NOT 1, v0x1a34c00_0, C4<0>, C4<0>, C4<0>;
L_0x1a39670 .functor OR 1, L_0x1a39600, v0x1a34de0_0, C4<0>, C4<0>;
L_0x1a39780 .functor AND 1, v0x1a34ca0_0, L_0x1a39670, C4<1>, C4<1>;
L_0x1a39840 .functor NOT 1, v0x1a34b60_0, C4<0>, C4<0>, C4<0>;
L_0x1a39a20 .functor AND 1, L_0x1a39840, v0x1a34c00_0, C4<1>, C4<1>;
L_0x1a39a90 .functor OR 1, L_0x1a39780, L_0x1a39a20, C4<0>, C4<0>;
L_0x1a39c10 .functor NOT 1, v0x1a34b60_0, C4<0>, C4<0>, C4<0>;
L_0x1a39c80 .functor OR 1, L_0x1a39c10, v0x1a34de0_0, C4<0>, C4<0>;
L_0x1a39ba0 .functor AND 1, v0x1a34ca0_0, L_0x1a39c80, C4<1>, C4<1>;
v0x1a354f0_0 .net *"_ivl_0", 0 0, L_0x1a38da0;  1 drivers
v0x1a355d0_0 .net *"_ivl_12", 0 0, L_0x1a39600;  1 drivers
v0x1a356b0_0 .net *"_ivl_14", 0 0, L_0x1a39670;  1 drivers
v0x1a357a0_0 .net *"_ivl_16", 0 0, L_0x1a39780;  1 drivers
v0x1a35880_0 .net *"_ivl_18", 0 0, L_0x1a39840;  1 drivers
v0x1a359b0_0 .net *"_ivl_2", 0 0, L_0x1a38e30;  1 drivers
v0x1a35a90_0 .net *"_ivl_20", 0 0, L_0x1a39a20;  1 drivers
v0x1a35b70_0 .net *"_ivl_24", 0 0, L_0x1a39c10;  1 drivers
v0x1a35c50_0 .net *"_ivl_26", 0 0, L_0x1a39c80;  1 drivers
v0x1a35dc0_0 .net *"_ivl_30", 0 0, L_0x1a39e10;  1 drivers
L_0x7fb3146aa060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1a35e80_0 .net *"_ivl_32", 0 0, L_0x7fb3146aa060;  1 drivers
v0x1a35f60_0 .net *"_ivl_4", 0 0, L_0x1a38fd0;  1 drivers
v0x1a36040_0 .net *"_ivl_6", 0 0, L_0x1a390e0;  1 drivers
v0x1a36120_0 .net *"_ivl_8", 0 0, L_0x1a392e0;  1 drivers
v0x1a36200_0 .net "a", 0 0, v0x1a34b60_0;  alias, 1 drivers
v0x1a362a0_0 .net "b", 0 0, v0x1a34c00_0;  alias, 1 drivers
v0x1a36390_0 .net "c", 0 0, v0x1a34ca0_0;  alias, 1 drivers
v0x1a36590_0 .net "d", 0 0, v0x1a34de0_0;  alias, 1 drivers
v0x1a36680_0 .net "out_pos", 0 0, L_0x1a39f50;  alias, 1 drivers
v0x1a36740_0 .net "out_sop", 0 0, L_0x1a39460;  alias, 1 drivers
v0x1a36800_0 .net "pos0", 0 0, L_0x1a39a90;  1 drivers
v0x1a368c0_0 .net "pos1", 0 0, L_0x1a39ba0;  1 drivers
L_0x1a39e10 .cmp/eeq 1, L_0x1a39a90, L_0x1a39ba0;
L_0x1a39f50 .functor MUXZ 1, L_0x7fb3146aa060, L_0x1a39a90, L_0x1a39e10, C4<>;
S_0x1a36a40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x19dd320;
 .timescale -12 -12;
E_0x19d99f0 .event anyedge, v0x1a37830_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a37830_0;
    %nor/r;
    %assign/vec4 v0x1a37830_0, 0;
    %wait E_0x19d99f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a34030;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a34ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a34f70_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1a34030;
T_4 ;
    %wait E_0x19efd50;
    %load/vec4 v0x1a35010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1a34ed0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1a34030;
T_5 ;
    %wait E_0x19efbf0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a34de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a34ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a34c00_0, 0;
    %assign/vec4 v0x1a34b60_0, 0;
    %wait E_0x19efbf0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a34de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a34ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a34c00_0, 0;
    %assign/vec4 v0x1a34b60_0, 0;
    %wait E_0x19efbf0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a34de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a34ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a34c00_0, 0;
    %assign/vec4 v0x1a34b60_0, 0;
    %wait E_0x19efbf0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a34de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a34ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a34c00_0, 0;
    %assign/vec4 v0x1a34b60_0, 0;
    %wait E_0x19efbf0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a34de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a34ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a34c00_0, 0;
    %assign/vec4 v0x1a34b60_0, 0;
    %wait E_0x19efbf0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a34de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a34ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a34c00_0, 0;
    %assign/vec4 v0x1a34b60_0, 0;
    %wait E_0x19efbf0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a34de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a34ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a34c00_0, 0;
    %assign/vec4 v0x1a34b60_0, 0;
    %wait E_0x19efbf0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a34de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a34ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a34c00_0, 0;
    %assign/vec4 v0x1a34b60_0, 0;
    %wait E_0x19efbf0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a34de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a34ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a34c00_0, 0;
    %assign/vec4 v0x1a34b60_0, 0;
    %wait E_0x19efbf0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a34de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a34ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a34c00_0, 0;
    %assign/vec4 v0x1a34b60_0, 0;
    %wait E_0x19efbf0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a34de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a34ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a34c00_0, 0;
    %assign/vec4 v0x1a34b60_0, 0;
    %wait E_0x19efbf0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a34de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a34ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a34c00_0, 0;
    %assign/vec4 v0x1a34b60_0, 0;
    %wait E_0x19efbf0;
    %load/vec4 v0x1a34ed0_0;
    %store/vec4 v0x1a34f70_0, 0, 1;
    %fork t_1, S_0x1a34360;
    %jmp t_0;
    .scope S_0x1a34360;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a345a0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1a345a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x19efbf0;
    %load/vec4 v0x1a345a0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a34de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a34ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a34c00_0, 0;
    %assign/vec4 v0x1a34b60_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a345a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1a345a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1a34030;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19efd50;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a34de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a34ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a34c00_0, 0;
    %assign/vec4 v0x1a34b60_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1a34ed0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1a34f70_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x19dd320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a373d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a37830_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x19dd320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a373d0_0;
    %inv;
    %store/vec4 v0x1a373d0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x19dd320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a34d40_0, v0x1a37ab0_0, v0x1a371f0_0, v0x1a37290_0, v0x1a37330_0, v0x1a37470_0, v0x1a376f0_0, v0x1a37650_0, v0x1a375b0_0, v0x1a37510_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x19dd320;
T_9 ;
    %load/vec4 v0x1a37790_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1a37790_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a37790_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1a37790_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1a37790_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a37790_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1a37790_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a37790_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a37790_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a37790_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x19dd320;
T_10 ;
    %wait E_0x19efd50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a37790_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a37790_0, 4, 32;
    %load/vec4 v0x1a379e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1a37790_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a37790_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a37790_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a37790_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1a376f0_0;
    %load/vec4 v0x1a376f0_0;
    %load/vec4 v0x1a37650_0;
    %xor;
    %load/vec4 v0x1a376f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1a37790_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a37790_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1a37790_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a37790_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1a375b0_0;
    %load/vec4 v0x1a375b0_0;
    %load/vec4 v0x1a37510_0;
    %xor;
    %load/vec4 v0x1a375b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1a37790_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a37790_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1a37790_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a37790_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/ece241_2013_q2/iter0/response39/top_module.sv";
