[13:45:05.075] <TB0>     INFO: *** Welcome to pxar ***
[13:45:05.075] <TB0>     INFO: *** Today: 2016/04/14
[13:45:05.082] <TB0>     INFO: *** Version: b2a7-dirty
[13:45:05.082] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C15.dat
[13:45:05.082] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:45:05.082] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//defaultMaskFile.dat
[13:45:05.082] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters_C15.dat
[13:45:05.156] <TB0>     INFO:         clk: 4
[13:45:05.156] <TB0>     INFO:         ctr: 4
[13:45:05.156] <TB0>     INFO:         sda: 19
[13:45:05.156] <TB0>     INFO:         tin: 9
[13:45:05.156] <TB0>     INFO:         level: 15
[13:45:05.156] <TB0>     INFO:         triggerdelay: 0
[13:45:05.156] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:45:05.156] <TB0>     INFO: Log level: DEBUG
[13:45:05.166] <TB0>     INFO: Found DTB DTB_WWXGRB
[13:45:05.179] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[13:45:05.182] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[13:45:05.184] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[13:45:06.738] <TB0>     INFO: DUT info: 
[13:45:06.738] <TB0>     INFO: The DUT currently contains the following objects:
[13:45:06.738] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:45:06.738] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[13:45:06.738] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[13:45:06.738] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:45:06.738] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:06.738] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:06.738] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:06.738] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:06.738] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:06.738] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:06.738] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:06.738] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:06.738] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:06.738] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:06.738] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:06.738] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:06.738] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:06.738] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:06.738] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:06.738] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:06.738] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:45:06.738] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:45:06.738] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:45:06.738] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:45:06.739] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:45:06.740] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:45:06.746] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30146560
[13:45:06.746] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xbedf90
[13:45:06.746] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xb62770
[13:45:06.746] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fdd29d94010
[13:45:06.746] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fdd2ffff510
[13:45:06.746] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30212096 fPxarMemory = 0x7fdd29d94010
[13:45:06.747] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 374.6mA
[13:45:06.748] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 467.1mA
[13:45:06.748] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.7 C
[13:45:06.748] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:45:07.148] <TB0>     INFO: enter 'restricted' command line mode
[13:45:07.148] <TB0>     INFO: enter test to run
[13:45:07.148] <TB0>     INFO:   test: FPIXTest no parameter change
[13:45:07.148] <TB0>     INFO:   running: fpixtest
[13:45:07.149] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:45:07.151] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:45:07.151] <TB0>     INFO: ######################################################################
[13:45:07.151] <TB0>     INFO: PixTestFPIXTest::doTest()
[13:45:07.151] <TB0>     INFO: ######################################################################
[13:45:07.155] <TB0>     INFO: ######################################################################
[13:45:07.155] <TB0>     INFO: PixTestPretest::doTest()
[13:45:07.155] <TB0>     INFO: ######################################################################
[13:45:07.157] <TB0>     INFO:    ----------------------------------------------------------------------
[13:45:07.157] <TB0>     INFO:    PixTestPretest::programROC() 
[13:45:07.157] <TB0>     INFO:    ----------------------------------------------------------------------
[13:45:25.176] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:45:25.176] <TB0>     INFO: IA differences per ROC:  16.9 16.1 19.3 18.5 19.3 17.7 18.5 17.7 18.5 18.5 17.7 18.5 18.5 21.7 20.1 18.5
[13:45:25.257] <TB0>     INFO:    ----------------------------------------------------------------------
[13:45:25.257] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:45:25.257] <TB0>     INFO:    ----------------------------------------------------------------------
[13:45:25.359] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 70.7812 mA
[13:45:25.460] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.4188 mA
[13:45:25.561] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  88 Ia 24.0187 mA
[13:45:25.662] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 20.8187 mA
[13:45:25.763] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  97 Ia 25.6188 mA
[13:45:25.864] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  88 Ia 23.2188 mA
[13:45:25.965] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  93 Ia 24.8188 mA
[13:45:26.066] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  89 Ia 23.2188 mA
[13:45:26.167] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  94 Ia 24.8188 mA
[13:45:26.268] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  90 Ia 24.0187 mA
[13:45:26.371] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 24.0187 mA
[13:45:26.472] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.2188 mA
[13:45:26.573] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  83 Ia 24.8188 mA
[13:45:26.674] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  79 Ia 23.2188 mA
[13:45:26.774] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  84 Ia 24.8188 mA
[13:45:26.879] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  80 Ia 24.0187 mA
[13:45:26.980] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 24.0187 mA
[13:45:27.082] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.4188 mA
[13:45:27.182] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  88 Ia 24.8188 mA
[13:45:27.283] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  84 Ia 24.8188 mA
[13:45:27.384] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  80 Ia 23.2188 mA
[13:45:27.485] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  85 Ia 24.8188 mA
[13:45:27.585] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  81 Ia 23.2188 mA
[13:45:27.686] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  86 Ia 24.8188 mA
[13:45:27.787] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  82 Ia 24.0187 mA
[13:45:27.888] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.2188 mA
[13:45:27.989] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  83 Ia 24.8188 mA
[13:45:28.089] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  79 Ia 23.2188 mA
[13:45:28.190] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  84 Ia 24.8188 mA
[13:45:28.291] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  80 Ia 24.0187 mA
[13:45:28.393] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.2188 mA
[13:45:28.497] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  83 Ia 24.8188 mA
[13:45:28.598] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  79 Ia 23.2188 mA
[13:45:28.699] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  84 Ia 24.8188 mA
[13:45:28.800] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  80 Ia 24.0187 mA
[13:45:28.901] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.4188 mA
[13:45:28.002] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  88 Ia 24.8188 mA
[13:45:29.104] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  84 Ia 24.0187 mA
[13:45:29.205] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.2188 mA
[13:45:29.306] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  83 Ia 25.6188 mA
[13:45:29.407] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  74 Ia 22.4188 mA
[13:45:29.508] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  84 Ia 25.6188 mA
[13:45:29.609] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  75 Ia 23.2188 mA
[13:45:29.709] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  80 Ia 24.0187 mA
[13:45:29.821] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.4188 mA
[13:45:29.922] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  88 Ia 24.8188 mA
[13:45:30.023] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  84 Ia 24.0187 mA
[13:45:30.125] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.2188 mA
[13:45:30.225] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  83 Ia 24.8188 mA
[13:45:30.326] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  79 Ia 23.2188 mA
[13:45:30.427] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  84 Ia 24.8188 mA
[13:45:30.527] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  80 Ia 23.2188 mA
[13:45:30.628] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  85 Ia 24.8188 mA
[13:45:30.728] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  81 Ia 24.0187 mA
[13:45:30.830] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.2188 mA
[13:45:30.931] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  83 Ia 24.8188 mA
[13:45:31.031] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  79 Ia 23.2188 mA
[13:45:31.132] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  84 Ia 24.8188 mA
[13:45:31.233] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  80 Ia 24.0187 mA
[13:45:31.335] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 27.2188 mA
[13:45:31.436] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  60 Ia 21.6187 mA
[13:45:31.536] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  74 Ia 24.8188 mA
[13:45:31.637] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  70 Ia 24.0187 mA
[13:45:31.740] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 25.6188 mA
[13:45:31.841] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  69 Ia 23.2188 mA
[13:45:31.942] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  74 Ia 24.0187 mA
[13:45:32.043] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.2188 mA
[13:45:32.144] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  83 Ia 24.8188 mA
[13:45:32.245] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  79 Ia 23.2188 mA
[13:45:32.346] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  84 Ia 24.8188 mA
[13:45:32.447] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  80 Ia 24.0187 mA
[13:45:32.475] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  88
[13:45:32.476] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  90
[13:45:32.476] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  78
[13:45:32.476] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  80
[13:45:32.476] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  78
[13:45:32.477] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  82
[13:45:32.477] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  80
[13:45:32.477] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  80
[13:45:32.477] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  84
[13:45:32.477] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  80
[13:45:32.477] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  84
[13:45:32.477] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  81
[13:45:32.478] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  80
[13:45:32.478] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  70
[13:45:32.478] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  74
[13:45:32.478] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  80
[13:45:34.321] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 389.1 mA = 24.3188 mA/ROC
[13:45:34.321] <TB0>     INFO: i(loss) [mA/ROC]:     19.3  18.5  19.3  19.3  19.3  19.3  19.3  19.3  20.1  19.3  19.3  19.3  19.3  19.3  19.3  18.5
[13:45:34.355] <TB0>     INFO:    ----------------------------------------------------------------------
[13:45:34.355] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[13:45:34.355] <TB0>     INFO:    ----------------------------------------------------------------------
[13:45:34.491] <TB0>     INFO: Expecting 231680 events.
[13:45:42.759] <TB0>     INFO: 231680 events read in total (7550ms).
[13:45:42.914] <TB0>     INFO: Test took 8556ms.
[13:45:43.115] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 94 and Delta(CalDel) = 64
[13:45:43.118] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 89 and Delta(CalDel) = 63
[13:45:43.122] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 94 and Delta(CalDel) = 67
[13:45:43.126] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 82 and Delta(CalDel) = 61
[13:45:43.129] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 113 and Delta(CalDel) = 62
[13:45:43.133] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 83 and Delta(CalDel) = 58
[13:45:43.137] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 94 and Delta(CalDel) = 63
[13:45:43.141] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 94 and Delta(CalDel) = 60
[13:45:43.145] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 92 and Delta(CalDel) = 61
[13:45:43.148] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 88 and Delta(CalDel) = 62
[13:45:43.152] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 90 and Delta(CalDel) = 62
[13:45:43.155] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 92 and Delta(CalDel) = 62
[13:45:43.159] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 91 and Delta(CalDel) = 60
[13:45:43.162] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 89 and Delta(CalDel) = 62
[13:45:43.166] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 100 and Delta(CalDel) = 62
[13:45:43.169] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 88 and Delta(CalDel) = 60
[13:45:43.211] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:45:43.249] <TB0>     INFO:    ----------------------------------------------------------------------
[13:45:43.249] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:45:43.249] <TB0>     INFO:    ----------------------------------------------------------------------
[13:45:43.388] <TB0>     INFO: Expecting 231680 events.
[13:45:51.709] <TB0>     INFO: 231680 events read in total (7606ms).
[13:45:51.714] <TB0>     INFO: Test took 8461ms.
[13:45:51.736] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 31.5
[13:45:52.050] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 30.5
[13:45:52.053] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 172 +/- 33.5
[13:45:52.058] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[13:45:52.061] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31
[13:45:52.064] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 29.5
[13:45:52.068] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 31
[13:45:52.072] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 121 +/- 30.5
[13:45:52.075] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[13:45:52.082] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 31
[13:45:52.085] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31.5
[13:45:52.089] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 30.5
[13:45:52.092] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 29.5
[13:45:52.096] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 30
[13:45:52.099] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 30.5
[13:45:52.103] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 31
[13:45:52.144] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:45:52.144] <TB0>     INFO: CalDel:      141   130   172   144   138   127   133   121   143   141   144   138   134   140   139   127
[13:45:52.144] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:45:52.148] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C0.dat
[13:45:52.148] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C1.dat
[13:45:52.148] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C2.dat
[13:45:52.148] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C3.dat
[13:45:52.148] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C4.dat
[13:45:52.148] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C5.dat
[13:45:52.149] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C6.dat
[13:45:52.149] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C7.dat
[13:45:52.149] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C8.dat
[13:45:52.149] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C9.dat
[13:45:52.149] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C10.dat
[13:45:52.149] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C11.dat
[13:45:52.149] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C12.dat
[13:45:52.150] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C13.dat
[13:45:52.150] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C14.dat
[13:45:52.151] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C15.dat
[13:45:52.151] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:45:52.151] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:45:52.151] <TB0>     INFO: PixTestPretest::doTest() done, duration: 44 seconds
[13:45:52.151] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:45:52.236] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:45:52.236] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:45:52.236] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:45:52.236] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:45:52.239] <TB0>     INFO: ######################################################################
[13:45:52.239] <TB0>     INFO: PixTestTiming::doTest()
[13:45:52.239] <TB0>     INFO: ######################################################################
[13:45:52.239] <TB0>     INFO:    ----------------------------------------------------------------------
[13:45:52.239] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[13:45:52.239] <TB0>     INFO:    ----------------------------------------------------------------------
[13:45:52.239] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:45:53.949] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:45:56.222] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:45:58.496] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:46:00.774] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:46:03.046] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:46:05.322] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:46:07.595] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:46:09.869] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:46:11.388] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:46:12.907] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:46:14.426] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:46:15.953] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:46:17.472] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:46:18.995] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:46:21.268] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:46:23.542] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:46:25.065] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:46:26.585] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:46:28.105] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:46:29.629] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:46:31.153] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:46:32.673] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:46:34.192] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:46:35.719] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:46:37.242] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:46:38.768] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:46:40.293] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:46:41.819] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:46:43.342] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:46:44.863] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:46:49.202] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:46:50.725] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:46:52.245] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:46:53.767] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:46:55.288] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:46:56.807] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:46:58.327] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:46:59.848] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:47:01.374] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:47:02.896] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:47:05.169] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:47:06.689] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:47:08.210] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:47:09.731] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:47:22.059] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:47:34.430] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:47:35.952] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:47:48.329] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:47:50.602] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:47:52.875] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:47:55.149] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:47:57.422] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:47:59.695] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:48:01.968] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:48:04.241] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:48:06.515] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:48:08.788] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:48:11.062] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:48:13.336] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:48:15.609] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:48:17.882] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:48:20.156] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:48:22.430] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:48:24.703] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:48:26.976] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:48:29.250] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:48:31.523] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:48:33.798] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:48:36.072] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:48:38.345] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:48:40.617] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:48:42.891] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:48:44.411] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:48:45.931] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:48:48.204] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:48:50.478] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:48:51.997] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:48:53.517] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:48:55.036] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:48:56.556] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:49:01.272] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:49:02.792] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:49:04.311] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:49:05.831] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:49:07.350] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:49:08.870] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:49:10.392] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:49:11.911] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:49:15.876] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:49:20.784] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:49:25.689] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:49:30.596] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:49:35.504] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:49:40.412] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:50:04.511] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:50:09.419] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:50:10.941] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:50:13.967] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:50:16.993] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:50:19.830] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:50:22.855] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:50:25.879] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:50:28.716] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:50:31.741] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:50:34.014] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:50:45.667] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:50:57.333] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:51:09.731] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:51:22.177] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:51:23.699] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:51:35.316] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:51:36.839] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:51:39.112] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:51:41.385] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:51:43.659] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:51:45.932] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:51:48.207] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:51:50.480] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:51:52.753] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:51:55.026] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:51:57.300] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:51:59.573] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:52:01.846] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:52:04.120] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:52:06.392] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:52:08.666] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:52:10.939] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:52:13.598] <TB0>     INFO: TBM Phase Settings: 240
[13:52:13.598] <TB0>     INFO: 400MHz Phase: 4
[13:52:13.598] <TB0>     INFO: 160MHz Phase: 7
[13:52:13.598] <TB0>     INFO: Functional Phase Area: 3
[13:52:13.601] <TB0>     INFO: Test took 381362 ms.
[13:52:13.601] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:52:13.601] <TB0>     INFO:    ----------------------------------------------------------------------
[13:52:13.601] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[13:52:13.601] <TB0>     INFO:    ----------------------------------------------------------------------
[13:52:13.601] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:52:18.504] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:52:23.785] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:52:29.067] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:52:34.350] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:52:39.632] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:52:44.914] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:52:50.195] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:52:55.101] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:52:56.997] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:52:58.518] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:53:00.038] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:53:01.557] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:53:03.077] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:53:04.597] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:53:07.061] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:53:08.581] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:53:10.476] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:53:11.996] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:53:14.271] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:53:16.545] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:53:18.819] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:53:20.338] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:53:23.361] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:53:24.882] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:53:26.778] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:53:28.298] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:53:30.571] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:53:32.844] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:53:35.118] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:53:37.391] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:53:40.040] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:53:41.560] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:53:43.456] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:53:44.976] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:53:47.250] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:53:49.524] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:53:51.797] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:53:54.070] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:53:56.717] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:53:58.237] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:54:00.132] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:54:01.653] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:54:03.926] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:54:06.199] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:54:08.472] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:54:10.745] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:54:13.769] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:54:15.289] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:54:17.185] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:54:18.706] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:54:20.225] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:54:21.746] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:54:23.266] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:54:24.784] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:54:27.431] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:54:28.951] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:54:34.611] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:54:40.270] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:54:45.928] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:54:51.587] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:54:57.245] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:55:02.904] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:55:08.563] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:55:14.228] <TB0>     INFO: ROC Delay Settings: 219
[13:55:14.228] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[13:55:14.228] <TB0>     INFO: ROC Port 0 Delay: 3
[13:55:14.228] <TB0>     INFO: ROC Port 1 Delay: 3
[13:55:14.228] <TB0>     INFO: Functional ROC Area: 3
[13:55:14.230] <TB0>     INFO: Test took 180629 ms.
[13:55:14.230] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[13:55:14.231] <TB0>     INFO:    ----------------------------------------------------------------------
[13:55:14.231] <TB0>     INFO:    PixTestTiming::TimingTest()
[13:55:14.231] <TB0>     INFO:    ----------------------------------------------------------------------
[13:55:15.370] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4308 4308 4309 4308 4308 4308 4308 4308 e062 c000 a101 8040 4308 4309 4308 4309 4308 4308 4308 4308 e062 c000 
[13:55:15.370] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4308 4308 4308 4308 4308 4308 4308 4308 e022 c000 a102 80b1 4308 4308 4308 4308 4308 4308 4308 4308 e022 c000 
[13:55:15.370] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4308 4308 4308 4308 4308 4308 4308 4308 e022 c000 a103 80c0 4308 4308 4309 4308 4308 4308 4308 4308 e022 c000 
[13:55:15.370] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:55:29.513] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:29.513] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:55:43.662] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:43.662] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:55:57.726] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:57.726] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:56:11.821] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:11.821] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:56:25.927] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:25.927] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:56:39.959] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:39.959] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:56:53.994] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:53.995] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:57:07.992] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:57:07.992] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:57:21.999] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:57:21.999] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:57:35.997] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:57:36.378] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:57:36.390] <TB0>     INFO: Decoding statistics:
[13:57:36.390] <TB0>     INFO:   General information:
[13:57:36.390] <TB0>     INFO: 	 16bit words read:         240000000
[13:57:36.390] <TB0>     INFO: 	 valid events total:       20000000
[13:57:36.390] <TB0>     INFO: 	 empty events:             20000000
[13:57:36.390] <TB0>     INFO: 	 valid events with pixels: 0
[13:57:36.390] <TB0>     INFO: 	 valid pixel hits:         0
[13:57:36.390] <TB0>     INFO:   Event errors: 	           0
[13:57:36.390] <TB0>     INFO: 	 start marker:             0
[13:57:36.390] <TB0>     INFO: 	 stop marker:              0
[13:57:36.390] <TB0>     INFO: 	 overflow:                 0
[13:57:36.390] <TB0>     INFO: 	 invalid 5bit words:       0
[13:57:36.390] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[13:57:36.390] <TB0>     INFO:   TBM errors: 		           0
[13:57:36.390] <TB0>     INFO: 	 flawed TBM headers:       0
[13:57:36.390] <TB0>     INFO: 	 flawed TBM trailers:      0
[13:57:36.390] <TB0>     INFO: 	 event ID mismatches:      0
[13:57:36.390] <TB0>     INFO:   ROC errors: 		           0
[13:57:36.390] <TB0>     INFO: 	 missing ROC header(s):    0
[13:57:36.390] <TB0>     INFO: 	 misplaced readback start: 0
[13:57:36.390] <TB0>     INFO:   Pixel decoding errors:	   0
[13:57:36.390] <TB0>     INFO: 	 pixel data incomplete:    0
[13:57:36.390] <TB0>     INFO: 	 pixel address:            0
[13:57:36.390] <TB0>     INFO: 	 pulse height fill bit:    0
[13:57:36.391] <TB0>     INFO: 	 buffer corruption:        0
[13:57:36.391] <TB0>     INFO:    ----------------------------------------------------------------------
[13:57:36.391] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:57:36.391] <TB0>     INFO:    ----------------------------------------------------------------------
[13:57:36.391] <TB0>     INFO:    ----------------------------------------------------------------------
[13:57:36.391] <TB0>     INFO:    Read back bit status: 1
[13:57:36.391] <TB0>     INFO:    ----------------------------------------------------------------------
[13:57:36.391] <TB0>     INFO:    ----------------------------------------------------------------------
[13:57:36.391] <TB0>     INFO:    Timings are good!
[13:57:36.391] <TB0>     INFO:    ----------------------------------------------------------------------
[13:57:36.391] <TB0>     INFO: Test took 142160 ms.
[13:57:36.391] <TB0>     INFO: PixTestTiming::TimingTest() done.
[13:57:36.391] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:57:36.391] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:57:36.391] <TB0>     INFO: PixTestTiming::doTest took 704155 ms.
[13:57:36.391] <TB0>     INFO: PixTestTiming::doTest() done
[13:57:36.391] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:57:36.391] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[13:57:36.391] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[13:57:36.391] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[13:57:36.392] <TB0>     INFO: Write out ROCDelayScan3_V0
[13:57:36.392] <TB0>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:57:36.392] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:57:36.744] <TB0>     INFO: ######################################################################
[13:57:36.744] <TB0>     INFO: PixTestAlive::doTest()
[13:57:36.744] <TB0>     INFO: ######################################################################
[13:57:36.747] <TB0>     INFO:    ----------------------------------------------------------------------
[13:57:36.747] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:57:36.747] <TB0>     INFO:    ----------------------------------------------------------------------
[13:57:36.749] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:57:37.094] <TB0>     INFO: Expecting 41600 events.
[13:57:41.174] <TB0>     INFO: 41600 events read in total (3365ms).
[13:57:41.174] <TB0>     INFO: Test took 4425ms.
[13:57:41.182] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:57:41.182] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66553
[13:57:41.182] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:57:41.555] <TB0>     INFO: PixTestAlive::aliveTest() done
[13:57:41.556] <TB0>     INFO: number of dead pixels (per ROC):     0    4    0    0    0    0    0    0    3    0    0    0    0    0    0    0
[13:57:41.556] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    4    0    0    0    0    0    0    3    0    0    0    0    0    0    0
[13:57:41.559] <TB0>     INFO:    ----------------------------------------------------------------------
[13:57:41.559] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:57:41.559] <TB0>     INFO:    ----------------------------------------------------------------------
[13:57:41.560] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:57:41.904] <TB0>     INFO: Expecting 41600 events.
[13:57:44.876] <TB0>     INFO: 41600 events read in total (2257ms).
[13:57:44.876] <TB0>     INFO: Test took 3316ms.
[13:57:44.876] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:57:44.876] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:57:44.876] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:57:44.876] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:57:45.279] <TB0>     INFO: PixTestAlive::maskTest() done
[13:57:45.279] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:57:45.282] <TB0>     INFO:    ----------------------------------------------------------------------
[13:57:45.282] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:57:45.282] <TB0>     INFO:    ----------------------------------------------------------------------
[13:57:45.283] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:57:45.626] <TB0>     INFO: Expecting 41600 events.
[13:57:49.703] <TB0>     INFO: 41600 events read in total (3362ms).
[13:57:49.704] <TB0>     INFO: Test took 4421ms.
[13:57:49.712] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:57:49.712] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66553
[13:57:49.712] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:57:50.087] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[13:57:50.087] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:57:50.087] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:57:50.087] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:57:50.096] <TB0>     INFO: ######################################################################
[13:57:50.096] <TB0>     INFO: PixTestTrim::doTest()
[13:57:50.096] <TB0>     INFO: ######################################################################
[13:57:50.099] <TB0>     INFO:    ----------------------------------------------------------------------
[13:57:50.099] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:57:50.099] <TB0>     INFO:    ----------------------------------------------------------------------
[13:57:50.175] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:57:50.175] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:57:50.199] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:57:50.199] <TB0>     INFO:     run 1 of 1
[13:57:50.199] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:57:50.543] <TB0>     INFO: Expecting 5025280 events.
[13:58:34.588] <TB0>     INFO: 1381744 events read in total (43330ms).
[13:59:18.241] <TB0>     INFO: 2746520 events read in total (86983ms).
[14:00:02.009] <TB0>     INFO: 4122112 events read in total (130752ms).
[14:00:31.146] <TB0>     INFO: 5025280 events read in total (159888ms).
[14:00:31.186] <TB0>     INFO: Test took 160987ms.
[14:00:31.246] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:31.369] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:00:32.747] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:00:34.085] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:00:35.439] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:00:36.791] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:00:38.182] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:00:39.535] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:00:40.882] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:00:42.275] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:00:43.624] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:00:44.001] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:00:46.350] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:00:47.743] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:00:49.106] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:00:50.468] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:00:51.863] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:00:53.267] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 209768448
[14:00:53.270] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.8422 minThrLimit = 95.8184 minThrNLimit = 119.541 -> result = 95.8422 -> 95
[14:00:53.271] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.7973 minThrLimit = 90.7324 minThrNLimit = 113.755 -> result = 90.7973 -> 90
[14:00:53.271] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.4743 minThrLimit = 94.4522 minThrNLimit = 116.396 -> result = 94.4743 -> 94
[14:00:53.272] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.652 minThrLimit = 89.6302 minThrNLimit = 114.15 -> result = 89.652 -> 89
[14:00:53.272] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.483 minThrLimit = 101.435 minThrNLimit = 125.276 -> result = 101.483 -> 101
[14:00:53.272] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.3181 minThrLimit = 92.2848 minThrNLimit = 114.91 -> result = 92.3181 -> 92
[14:00:53.273] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.0144 minThrLimit = 94.9692 minThrNLimit = 117.697 -> result = 95.0144 -> 95
[14:00:53.273] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.428 minThrLimit = 100.419 minThrNLimit = 125.388 -> result = 100.428 -> 100
[14:00:53.274] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.2059 minThrLimit = 91.2013 minThrNLimit = 113.524 -> result = 91.2059 -> 91
[14:00:53.274] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.3207 minThrLimit = 99.2845 minThrNLimit = 124.362 -> result = 99.3207 -> 99
[14:00:53.274] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.5768 minThrLimit = 89.557 minThrNLimit = 114.883 -> result = 89.5768 -> 89
[14:00:53.275] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.7079 minThrLimit = 98.6751 minThrNLimit = 125.794 -> result = 98.7079 -> 98
[14:00:53.275] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.6051 minThrLimit = 89.5524 minThrNLimit = 116.263 -> result = 89.6051 -> 89
[14:00:53.275] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.1508 minThrLimit = 90.1051 minThrNLimit = 116.388 -> result = 90.1508 -> 90
[14:00:53.276] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.5643 minThrLimit = 99.5624 minThrNLimit = 125.868 -> result = 99.5643 -> 99
[14:00:53.276] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.3892 minThrLimit = 99.3753 minThrNLimit = 126.466 -> result = 99.3892 -> 99
[14:00:53.276] <TB0>     INFO: ROC 0 VthrComp = 95
[14:00:53.276] <TB0>     INFO: ROC 1 VthrComp = 90
[14:00:53.276] <TB0>     INFO: ROC 2 VthrComp = 94
[14:00:53.277] <TB0>     INFO: ROC 3 VthrComp = 89
[14:00:53.277] <TB0>     INFO: ROC 4 VthrComp = 101
[14:00:53.277] <TB0>     INFO: ROC 5 VthrComp = 92
[14:00:53.277] <TB0>     INFO: ROC 6 VthrComp = 95
[14:00:53.277] <TB0>     INFO: ROC 7 VthrComp = 100
[14:00:53.277] <TB0>     INFO: ROC 8 VthrComp = 91
[14:00:53.277] <TB0>     INFO: ROC 9 VthrComp = 99
[14:00:53.277] <TB0>     INFO: ROC 10 VthrComp = 89
[14:00:53.278] <TB0>     INFO: ROC 11 VthrComp = 98
[14:00:53.278] <TB0>     INFO: ROC 12 VthrComp = 89
[14:00:53.278] <TB0>     INFO: ROC 13 VthrComp = 90
[14:00:53.278] <TB0>     INFO: ROC 14 VthrComp = 99
[14:00:53.278] <TB0>     INFO: ROC 15 VthrComp = 99
[14:00:53.278] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:00:53.278] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:00:53.297] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:00:53.297] <TB0>     INFO:     run 1 of 1
[14:00:53.297] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:00:53.643] <TB0>     INFO: Expecting 5025280 events.
[14:01:29.942] <TB0>     INFO: 886488 events read in total (35584ms).
[14:02:05.137] <TB0>     INFO: 1770888 events read in total (70779ms).
[14:02:40.431] <TB0>     INFO: 2653712 events read in total (106073ms).
[14:03:14.926] <TB0>     INFO: 3527112 events read in total (140568ms).
[14:03:49.107] <TB0>     INFO: 4395392 events read in total (174749ms).
[14:04:14.460] <TB0>     INFO: 5025280 events read in total (200102ms).
[14:04:14.531] <TB0>     INFO: Test took 201235ms.
[14:04:14.709] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:15.080] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:04:16.667] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:04:18.231] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:04:19.859] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:04:21.436] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:04:23.025] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:04:24.582] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:04:26.152] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:04:27.719] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:04:29.280] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:04:30.829] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:04:32.411] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:04:33.980] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:04:35.542] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:04:37.091] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:04:38.663] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:04:40.235] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 309993472
[14:04:40.238] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 58.2784 for pixel 23/68 mean/min/max = 45.6092/32.9335/58.2849
[14:04:40.239] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.3323 for pixel 11/1 mean/min/max = 45.4245/33.3733/57.4756
[14:04:40.239] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 63.5984 for pixel 18/9 mean/min/max = 47.6569/31.5834/63.7303
[14:04:40.239] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.7831 for pixel 4/1 mean/min/max = 45.9563/33.9745/57.938
[14:04:40.240] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.0107 for pixel 3/7 mean/min/max = 44.081/32.1163/56.0457
[14:04:40.240] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.6034 for pixel 13/18 mean/min/max = 45.7532/33.8383/57.6681
[14:04:40.241] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 58.6939 for pixel 9/0 mean/min/max = 45.4093/32.1135/58.7051
[14:04:40.241] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.9305 for pixel 8/2 mean/min/max = 44.5247/32.064/56.9854
[14:04:40.241] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 60.2334 for pixel 17/8 mean/min/max = 46.2182/32.0497/60.3867
[14:04:40.242] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 54.2592 for pixel 16/79 mean/min/max = 43.046/31.3576/54.7345
[14:04:40.242] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.8095 for pixel 7/0 mean/min/max = 45.7514/33.6883/57.8145
[14:04:40.242] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.6963 for pixel 21/79 mean/min/max = 44.0373/31.7943/56.2803
[14:04:40.243] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.8619 for pixel 0/6 mean/min/max = 45.2928/33.6571/56.9284
[14:04:40.243] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.3758 for pixel 51/22 mean/min/max = 44.8327/33.2528/56.4126
[14:04:40.243] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.8555 for pixel 0/2 mean/min/max = 44.339/31.7408/56.9373
[14:04:40.243] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.0986 for pixel 19/3 mean/min/max = 44.5676/31.7749/57.3603
[14:04:40.244] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:04:40.376] <TB0>     INFO: Expecting 411648 events.
[14:04:48.027] <TB0>     INFO: 411648 events read in total (6930ms).
[14:04:48.034] <TB0>     INFO: Expecting 411648 events.
[14:04:55.661] <TB0>     INFO: 411648 events read in total (6964ms).
[14:04:55.670] <TB0>     INFO: Expecting 411648 events.
[14:05:03.276] <TB0>     INFO: 411648 events read in total (6947ms).
[14:05:03.288] <TB0>     INFO: Expecting 411648 events.
[14:05:10.906] <TB0>     INFO: 411648 events read in total (6957ms).
[14:05:10.922] <TB0>     INFO: Expecting 411648 events.
[14:05:18.498] <TB0>     INFO: 411648 events read in total (6922ms).
[14:05:18.515] <TB0>     INFO: Expecting 411648 events.
[14:05:26.140] <TB0>     INFO: 411648 events read in total (6972ms).
[14:05:26.161] <TB0>     INFO: Expecting 411648 events.
[14:05:33.779] <TB0>     INFO: 411648 events read in total (6971ms).
[14:05:33.802] <TB0>     INFO: Expecting 411648 events.
[14:05:41.410] <TB0>     INFO: 411648 events read in total (6963ms).
[14:05:41.438] <TB0>     INFO: Expecting 411648 events.
[14:05:49.102] <TB0>     INFO: 411648 events read in total (7020ms).
[14:05:49.131] <TB0>     INFO: Expecting 411648 events.
[14:05:56.712] <TB0>     INFO: 411648 events read in total (6946ms).
[14:05:56.744] <TB0>     INFO: Expecting 411648 events.
[14:06:04.348] <TB0>     INFO: 411648 events read in total (6962ms).
[14:06:04.381] <TB0>     INFO: Expecting 411648 events.
[14:06:12.085] <TB0>     INFO: 411648 events read in total (7067ms).
[14:06:12.120] <TB0>     INFO: Expecting 411648 events.
[14:06:19.729] <TB0>     INFO: 411648 events read in total (6968ms).
[14:06:19.768] <TB0>     INFO: Expecting 411648 events.
[14:06:27.393] <TB0>     INFO: 411648 events read in total (6995ms).
[14:06:27.436] <TB0>     INFO: Expecting 411648 events.
[14:06:35.090] <TB0>     INFO: 411648 events read in total (7025ms).
[14:06:35.134] <TB0>     INFO: Expecting 411648 events.
[14:06:42.708] <TB0>     INFO: 411648 events read in total (6949ms).
[14:06:42.755] <TB0>     INFO: Test took 122511ms.
[14:06:43.260] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6606 < 35 for itrim = 109; old thr = 33.5943 ... break
[14:06:43.303] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0725 < 35 for itrim = 116; old thr = 33.6197 ... break
[14:06:43.342] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1053 < 35 for itrim = 121; old thr = 33.795 ... break
[14:06:43.382] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1067 < 35 for itrim = 104; old thr = 34.5311 ... break
[14:06:43.423] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0725 < 35 for itrim = 109; old thr = 34.4548 ... break
[14:06:43.467] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4319 < 35 for itrim = 117; old thr = 33.578 ... break
[14:06:43.509] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6483 < 35 for itrim = 116; old thr = 33.92 ... break
[14:06:43.549] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3152 < 35 for itrim = 99; old thr = 33.8438 ... break
[14:06:43.590] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.584 < 35 for itrim+1 = 124; old thr = 34.7312 ... break
[14:06:43.622] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2157 < 35 for itrim = 92; old thr = 33.855 ... break
[14:06:43.662] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3262 < 35 for itrim = 106; old thr = 34.2226 ... break
[14:06:43.699] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0847 < 35 for itrim = 95; old thr = 34.7983 ... break
[14:06:43.737] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4251 < 35 for itrim = 110; old thr = 34.1099 ... break
[14:06:43.778] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0276 < 35 for itrim = 101; old thr = 33.9531 ... break
[14:06:43.818] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2788 < 35 for itrim = 106; old thr = 33.752 ... break
[14:06:43.863] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4673 < 35 for itrim = 109; old thr = 34.4952 ... break
[14:06:43.938] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:06:43.948] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:06:43.948] <TB0>     INFO:     run 1 of 1
[14:06:43.948] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:06:44.291] <TB0>     INFO: Expecting 5025280 events.
[14:07:20.223] <TB0>     INFO: 871736 events read in total (35217ms).
[14:07:55.129] <TB0>     INFO: 1741656 events read in total (70123ms).
[14:08:30.166] <TB0>     INFO: 2610856 events read in total (105160ms).
[14:09:04.506] <TB0>     INFO: 3469376 events read in total (139500ms).
[14:09:38.883] <TB0>     INFO: 4324296 events read in total (173877ms).
[14:10:08.016] <TB0>     INFO: 5025280 events read in total (203010ms).
[14:10:08.101] <TB0>     INFO: Test took 204154ms.
[14:10:08.284] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:08.656] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:10.195] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:11.702] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:13.292] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:14.829] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:16.374] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:10:17.889] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:10:19.405] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:10:20.923] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:10:22.439] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:10:23.935] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:10:25.458] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:10:26.998] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:10:28.516] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:10:30.027] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:10:31.556] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:10:33.076] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 280735744
[14:10:33.077] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 4.500000 .. 87.362718
[14:10:33.152] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 4 .. 97 (-1/-1) hits flags = 528 (plus default)
[14:10:33.162] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:10:33.162] <TB0>     INFO:     run 1 of 1
[14:10:33.162] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:10:33.506] <TB0>     INFO: Expecting 3128320 events.
[14:11:11.394] <TB0>     INFO: 948888 events read in total (37173ms).
[14:11:47.856] <TB0>     INFO: 1898016 events read in total (73635ms).
[14:12:23.588] <TB0>     INFO: 2837752 events read in total (109367ms).
[14:12:34.745] <TB0>     INFO: 3128320 events read in total (120524ms).
[14:12:34.787] <TB0>     INFO: Test took 121624ms.
[14:12:34.883] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:35.086] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:12:36.365] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:12:37.642] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:12:38.922] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:12:40.200] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:12:41.483] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:12:42.761] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:12:44.042] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:12:45.319] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:12:46.596] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:12:47.873] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:12:49.154] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:12:50.441] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:12:51.723] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:12:53.006] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:12:54.282] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:12:55.564] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 305840128
[14:12:55.645] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.641366 .. 65.884519
[14:12:55.719] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 75 (-1/-1) hits flags = 528 (plus default)
[14:12:55.730] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:12:55.730] <TB0>     INFO:     run 1 of 1
[14:12:55.730] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:12:56.072] <TB0>     INFO: Expecting 2329600 events.
[14:13:35.303] <TB0>     INFO: 1007008 events read in total (38516ms).
[14:14:13.096] <TB0>     INFO: 2012560 events read in total (76309ms).
[14:14:25.846] <TB0>     INFO: 2329600 events read in total (89059ms).
[14:14:25.898] <TB0>     INFO: Test took 90169ms.
[14:14:25.987] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:26.126] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:14:27.390] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:14:28.707] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:14:29.957] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:14:31.147] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:14:32.360] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:14:33.485] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:14:34.612] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:14:35.742] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:14:36.881] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:14:38.013] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:14:39.140] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:14:40.267] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:14:41.393] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:14:42.519] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:14:43.643] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:14:44.776] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 279183360
[14:14:44.859] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.096890 .. 58.178173
[14:14:44.935] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 68 (-1/-1) hits flags = 528 (plus default)
[14:14:44.945] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:14:44.945] <TB0>     INFO:     run 1 of 1
[14:14:44.945] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:14:45.291] <TB0>     INFO: Expecting 1930240 events.
[14:15:23.793] <TB0>     INFO: 1008592 events read in total (37787ms).
[14:15:58.248] <TB0>     INFO: 1930240 events read in total (72243ms).
[14:15:58.281] <TB0>     INFO: Test took 73337ms.
[14:15:58.336] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:58.446] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:15:59.527] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:00.596] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:01.667] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:16:02.743] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:03.822] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:04.899] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:05.969] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:07.039] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:08.113] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:09.188] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:10.261] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:16:11.337] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:16:12.413] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:16:13.488] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:16:14.564] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:16:15.654] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 255193088
[14:16:15.735] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.908898 .. 58.178173
[14:16:15.816] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 68 (-1/-1) hits flags = 528 (plus default)
[14:16:15.827] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:16:15.827] <TB0>     INFO:     run 1 of 1
[14:16:15.827] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:16:16.178] <TB0>     INFO: Expecting 1863680 events.
[14:16:53.818] <TB0>     INFO: 994832 events read in total (36925ms).
[14:17:26.937] <TB0>     INFO: 1863680 events read in total (70044ms).
[14:17:26.968] <TB0>     INFO: Test took 71141ms.
[14:17:27.020] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:27.126] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:17:28.201] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:17:29.278] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:17:30.348] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:17:31.427] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:17:32.507] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:17:33.584] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:17:34.665] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:17:35.742] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:17:36.819] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:17:37.898] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:17:38.976] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:17:40.054] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:17:41.141] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:17:42.219] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:17:43.292] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:17:44.377] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 256000000
[14:17:44.459] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:17:44.459] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:17:44.470] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:17:44.470] <TB0>     INFO:     run 1 of 1
[14:17:44.470] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:17:44.818] <TB0>     INFO: Expecting 1364480 events.
[14:18:24.210] <TB0>     INFO: 1074888 events read in total (38677ms).
[14:18:34.922] <TB0>     INFO: 1364480 events read in total (49389ms).
[14:18:34.937] <TB0>     INFO: Test took 50467ms.
[14:18:34.970] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:35.042] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:36.013] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:37.091] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:38.174] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:39.302] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:40.348] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:41.438] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:42.540] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:43.559] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:44.683] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:45.832] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:46.966] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:48.182] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:49.466] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:50.574] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:51.573] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:52.693] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 264114176
[14:18:52.736] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C0.dat
[14:18:52.736] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C1.dat
[14:18:52.736] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C2.dat
[14:18:52.736] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C3.dat
[14:18:52.736] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C4.dat
[14:18:52.736] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C5.dat
[14:18:52.736] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C6.dat
[14:18:52.736] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C7.dat
[14:18:52.737] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C8.dat
[14:18:52.737] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C9.dat
[14:18:52.737] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C10.dat
[14:18:52.737] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C11.dat
[14:18:52.737] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C12.dat
[14:18:52.737] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C13.dat
[14:18:52.737] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C14.dat
[14:18:52.737] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C15.dat
[14:18:52.737] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C0.dat
[14:18:52.748] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C1.dat
[14:18:52.760] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C2.dat
[14:18:52.773] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C3.dat
[14:18:52.783] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C4.dat
[14:18:52.795] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C5.dat
[14:18:52.801] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C6.dat
[14:18:52.808] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C7.dat
[14:18:52.815] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C8.dat
[14:18:52.823] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C9.dat
[14:18:52.830] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C10.dat
[14:18:52.836] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C11.dat
[14:18:52.843] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C12.dat
[14:18:52.850] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C13.dat
[14:18:52.858] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C14.dat
[14:18:52.865] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C15.dat
[14:18:52.872] <TB0>     INFO: PixTestTrim::trimTest() done
[14:18:52.872] <TB0>     INFO: vtrim:     109 116 121 104 109 117 116  99 124  92 106  95 110 101 106 109 
[14:18:52.872] <TB0>     INFO: vthrcomp:   95  90  94  89 101  92  95 100  91  99  89  98  89  90  99  99 
[14:18:52.872] <TB0>     INFO: vcal mean:  35.02  34.99  34.96  35.00  34.98  34.98  34.96  34.97  34.92  34.93  34.98  34.94  34.99  35.00  34.95  34.96 
[14:18:52.872] <TB0>     INFO: vcal RMS:    0.86   1.25   0.94   0.77   0.86   0.78   0.80   0.83   1.27   0.79   0.80   0.80   0.78   0.76   0.83   0.82 
[14:18:52.872] <TB0>     INFO: bits mean:   9.73   9.87   9.23   8.58  10.23   9.35   9.38   9.63   9.33  10.20   9.07   9.69   8.99   9.15   9.51   9.75 
[14:18:52.872] <TB0>     INFO: bits RMS:    2.46   2.32   2.74   2.84   2.44   2.59   2.74   2.75   2.73   2.65   2.63   2.76   2.72   2.74   2.85   2.73 
[14:18:52.886] <TB0>     INFO:    ----------------------------------------------------------------------
[14:18:52.886] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:18:52.886] <TB0>     INFO:    ----------------------------------------------------------------------
[14:18:52.888] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:18:52.888] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:18:52.902] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:18:52.902] <TB0>     INFO:     run 1 of 1
[14:18:52.902] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:18:53.294] <TB0>     INFO: Expecting 4160000 events.
[14:19:40.163] <TB0>     INFO: 1135665 events read in total (46154ms).
[14:20:25.992] <TB0>     INFO: 2257850 events read in total (91983ms).
[14:21:11.258] <TB0>     INFO: 3366785 events read in total (137250ms).
[14:21:43.474] <TB0>     INFO: 4160000 events read in total (169465ms).
[14:21:43.533] <TB0>     INFO: Test took 170631ms.
[14:21:43.662] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:43.946] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:45.846] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:47.785] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:49.711] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:51.679] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:53.584] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:55.537] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:21:57.483] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:21:59.387] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:22:01.282] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:22:03.209] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:22:05.077] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:22:06.947] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:22:08.837] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:22:10.693] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:22:12.573] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:14.439] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 255205376
[14:22:14.440] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:22:14.513] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:22:14.513] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 157 (-1/-1) hits flags = 528 (plus default)
[14:22:14.524] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:22:14.524] <TB0>     INFO:     run 1 of 1
[14:22:14.524] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:14.873] <TB0>     INFO: Expecting 3286400 events.
[14:23:04.108] <TB0>     INFO: 1240460 events read in total (48520ms).
[14:23:52.183] <TB0>     INFO: 2453370 events read in total (96595ms).
[14:24:27.468] <TB0>     INFO: 3286400 events read in total (131882ms).
[14:24:27.525] <TB0>     INFO: Test took 133002ms.
[14:24:27.626] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:27.800] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:24:29.582] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:24:31.253] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:24:32.892] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:24:34.559] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:24:36.160] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:24:37.813] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:24:39.426] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:24:41.048] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:24:42.686] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:24:44.303] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:24:45.963] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:24:47.605] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:24:49.260] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:24:50.912] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:24:52.528] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:24:54.145] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 312090624
[14:24:54.146] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:24:54.223] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:24:54.223] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 528 (plus default)
[14:24:54.233] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:24:54.234] <TB0>     INFO:     run 1 of 1
[14:24:54.234] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:54.576] <TB0>     INFO: Expecting 3120000 events.
[14:25:45.161] <TB0>     INFO: 1283675 events read in total (49867ms).
[14:26:34.286] <TB0>     INFO: 2532760 events read in total (98992ms).
[14:26:58.191] <TB0>     INFO: 3120000 events read in total (122898ms).
[14:26:58.235] <TB0>     INFO: Test took 124002ms.
[14:26:58.309] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:58.455] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:27:00.107] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:27:01.772] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:27:03.391] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:27:05.075] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:27:06.614] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:27:08.192] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:27:09.739] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:27:11.292] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:27:12.866] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:27:14.415] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:27:16.010] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:27:17.586] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:27:19.191] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:27:20.790] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:27:22.338] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:27:23.893] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 306311168
[14:27:23.893] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:27:23.966] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:27:23.966] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 148 (-1/-1) hits flags = 528 (plus default)
[14:27:23.977] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:27:23.977] <TB0>     INFO:     run 1 of 1
[14:27:23.977] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:27:24.319] <TB0>     INFO: Expecting 3099200 events.
[14:28:13.713] <TB0>     INFO: 1288900 events read in total (48679ms).
[14:29:02.614] <TB0>     INFO: 2543015 events read in total (97580ms).
[14:29:25.276] <TB0>     INFO: 3099200 events read in total (120242ms).
[14:29:25.319] <TB0>     INFO: Test took 121343ms.
[14:29:25.402] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:25.574] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:29:27.197] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:29:29.102] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:29:30.776] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:29:32.503] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:29:34.234] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:29:35.947] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:29:37.659] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:29:39.388] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:29:41.007] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:29:42.605] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:29:44.390] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:29:46.189] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:47.813] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:49.400] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:50.940] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:52.483] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 298774528
[14:29:52.484] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:29:52.557] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:29:52.558] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:29:52.568] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:29:52.568] <TB0>     INFO:     run 1 of 1
[14:29:52.568] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:52.910] <TB0>     INFO: Expecting 3140800 events.
[14:30:43.050] <TB0>     INFO: 1277225 events read in total (49425ms).
[14:31:31.723] <TB0>     INFO: 2520355 events read in total (98098ms).
[14:31:56.521] <TB0>     INFO: 3140800 events read in total (122897ms).
[14:31:56.565] <TB0>     INFO: Test took 123998ms.
[14:31:56.644] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:31:56.785] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:31:58.356] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:31:59.968] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:32:01.617] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:32:03.355] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:32:05.040] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:32:06.730] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:32:08.359] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:32:09.984] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:32:11.637] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:32:13.298] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:32:15.020] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:32:16.695] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:32:18.390] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:32:20.074] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:32:21.721] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:32:23.399] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 263495680
[14:32:23.400] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.74609, thr difference RMS: 1.54147
[14:32:23.400] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.72154, thr difference RMS: 1.55688
[14:32:23.400] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.14479, thr difference RMS: 1.54278
[14:32:23.400] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.49461, thr difference RMS: 1.40531
[14:32:23.401] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.99828, thr difference RMS: 1.68806
[14:32:23.401] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 7.88151, thr difference RMS: 1.63587
[14:32:23.401] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 7.90891, thr difference RMS: 1.67409
[14:32:23.401] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.3532, thr difference RMS: 1.66332
[14:32:23.401] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 7.7268, thr difference RMS: 1.56409
[14:32:23.402] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.11958, thr difference RMS: 1.55274
[14:32:23.402] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.4443, thr difference RMS: 1.49336
[14:32:23.402] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.31592, thr difference RMS: 1.5396
[14:32:23.402] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.23026, thr difference RMS: 1.34535
[14:32:23.402] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.5562, thr difference RMS: 1.27598
[14:32:23.403] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 7.7463, thr difference RMS: 1.6733
[14:32:23.403] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.11763, thr difference RMS: 1.75889
[14:32:23.403] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.77685, thr difference RMS: 1.57107
[14:32:23.403] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.64463, thr difference RMS: 1.57189
[14:32:23.404] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.12842, thr difference RMS: 1.53215
[14:32:23.404] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.44238, thr difference RMS: 1.40156
[14:32:23.404] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.01076, thr difference RMS: 1.66787
[14:32:23.404] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 7.79942, thr difference RMS: 1.64722
[14:32:23.404] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 7.87388, thr difference RMS: 1.65035
[14:32:23.405] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.3625, thr difference RMS: 1.65043
[14:32:23.405] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 7.62187, thr difference RMS: 1.56072
[14:32:23.405] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.06515, thr difference RMS: 1.54181
[14:32:23.405] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.43968, thr difference RMS: 1.48317
[14:32:23.405] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.35417, thr difference RMS: 1.53615
[14:32:23.405] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.13123, thr difference RMS: 1.37315
[14:32:23.406] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.50101, thr difference RMS: 1.28967
[14:32:23.406] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 7.71052, thr difference RMS: 1.67574
[14:32:23.406] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.08039, thr difference RMS: 1.74135
[14:32:23.406] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.89633, thr difference RMS: 1.53161
[14:32:23.406] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.66546, thr difference RMS: 1.55324
[14:32:23.407] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.1525, thr difference RMS: 1.53002
[14:32:23.407] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.45498, thr difference RMS: 1.39761
[14:32:23.407] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.20498, thr difference RMS: 1.67905
[14:32:23.407] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 7.80022, thr difference RMS: 1.64176
[14:32:23.407] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 7.92548, thr difference RMS: 1.63745
[14:32:23.408] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.47512, thr difference RMS: 1.66111
[14:32:23.408] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 7.60483, thr difference RMS: 1.53501
[14:32:23.408] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.02035, thr difference RMS: 1.52742
[14:32:23.408] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.49074, thr difference RMS: 1.47742
[14:32:23.408] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.50162, thr difference RMS: 1.51662
[14:32:23.409] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.11524, thr difference RMS: 1.34639
[14:32:23.409] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.45434, thr difference RMS: 1.27415
[14:32:23.409] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 7.77293, thr difference RMS: 1.68328
[14:32:23.409] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.11158, thr difference RMS: 1.73879
[14:32:23.409] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.05385, thr difference RMS: 1.5405
[14:32:23.410] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.81116, thr difference RMS: 1.5242
[14:32:23.410] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.22984, thr difference RMS: 1.52446
[14:32:23.410] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.47624, thr difference RMS: 1.40046
[14:32:23.410] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.31021, thr difference RMS: 1.69677
[14:32:23.410] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 7.91929, thr difference RMS: 1.62244
[14:32:23.411] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 7.9479, thr difference RMS: 1.65266
[14:32:23.411] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.58795, thr difference RMS: 1.63983
[14:32:23.411] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 7.65202, thr difference RMS: 1.54402
[14:32:23.411] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.0494, thr difference RMS: 1.54478
[14:32:23.411] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.56432, thr difference RMS: 1.44912
[14:32:23.411] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.72806, thr difference RMS: 1.51235
[14:32:23.412] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.21694, thr difference RMS: 1.35747
[14:32:23.412] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.48857, thr difference RMS: 1.27532
[14:32:23.412] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 7.83261, thr difference RMS: 1.67904
[14:32:23.412] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.08573, thr difference RMS: 1.73358
[14:32:23.538] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[14:32:23.540] <TB0>     INFO: PixTestTrim::doTest() done, duration: 2073 seconds
[14:32:23.541] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:32:24.292] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:32:24.293] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:32:24.296] <TB0>     INFO: ######################################################################
[14:32:24.296] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[14:32:24.296] <TB0>     INFO: ######################################################################
[14:32:24.296] <TB0>     INFO:    ----------------------------------------------------------------------
[14:32:24.296] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:32:24.296] <TB0>     INFO:    ----------------------------------------------------------------------
[14:32:24.296] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:32:24.309] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:32:24.309] <TB0>     INFO:     run 1 of 1
[14:32:24.309] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:32:24.663] <TB0>     INFO: Expecting 59072000 events.
[14:32:53.779] <TB0>     INFO: 1072600 events read in total (28400ms).
[14:33:22.094] <TB0>     INFO: 2140800 events read in total (56716ms).
[14:33:50.454] <TB0>     INFO: 3208600 events read in total (85075ms).
[14:34:18.937] <TB0>     INFO: 4280600 events read in total (113558ms).
[14:34:47.351] <TB0>     INFO: 5349600 events read in total (141972ms).
[14:35:15.733] <TB0>     INFO: 6418400 events read in total (170354ms).
[14:35:44.080] <TB0>     INFO: 7490800 events read in total (198701ms).
[14:36:12.338] <TB0>     INFO: 8559000 events read in total (226959ms).
[14:36:40.734] <TB0>     INFO: 9627200 events read in total (255355ms).
[14:37:09.085] <TB0>     INFO: 10699200 events read in total (283706ms).
[14:37:37.481] <TB0>     INFO: 11768000 events read in total (312102ms).
[14:38:05.899] <TB0>     INFO: 12836000 events read in total (340520ms).
[14:38:34.345] <TB0>     INFO: 13908200 events read in total (368966ms).
[14:39:02.761] <TB0>     INFO: 14977200 events read in total (397382ms).
[14:39:31.087] <TB0>     INFO: 16045400 events read in total (425708ms).
[14:39:59.442] <TB0>     INFO: 17118000 events read in total (454063ms).
[14:40:27.808] <TB0>     INFO: 18186400 events read in total (482430ms).
[14:40:56.191] <TB0>     INFO: 19255000 events read in total (510812ms).
[14:41:24.609] <TB0>     INFO: 20327600 events read in total (539230ms).
[14:41:52.943] <TB0>     INFO: 21396200 events read in total (567564ms).
[14:42:21.354] <TB0>     INFO: 22465000 events read in total (595975ms).
[14:42:49.809] <TB0>     INFO: 23537000 events read in total (624430ms).
[14:43:18.297] <TB0>     INFO: 24605400 events read in total (652918ms).
[14:43:46.731] <TB0>     INFO: 25674000 events read in total (681352ms).
[14:44:15.117] <TB0>     INFO: 26746400 events read in total (709738ms).
[14:44:43.580] <TB0>     INFO: 27815000 events read in total (738201ms).
[14:45:11.938] <TB0>     INFO: 28883800 events read in total (766559ms).
[14:45:40.423] <TB0>     INFO: 29955800 events read in total (795044ms).
[14:46:08.886] <TB0>     INFO: 31024000 events read in total (823507ms).
[14:46:37.295] <TB0>     INFO: 32091800 events read in total (851916ms).
[14:47:05.880] <TB0>     INFO: 33164000 events read in total (880501ms).
[14:47:34.437] <TB0>     INFO: 34232400 events read in total (909058ms).
[14:48:02.963] <TB0>     INFO: 35300600 events read in total (937584ms).
[14:48:31.545] <TB0>     INFO: 36371800 events read in total (966166ms).
[14:49:00.066] <TB0>     INFO: 37440800 events read in total (994687ms).
[14:49:28.529] <TB0>     INFO: 38509000 events read in total (1023150ms).
[14:49:57.036] <TB0>     INFO: 39579600 events read in total (1051657ms).
[14:50:25.627] <TB0>     INFO: 40649200 events read in total (1080248ms).
[14:50:54.167] <TB0>     INFO: 41717400 events read in total (1108788ms).
[14:51:22.691] <TB0>     INFO: 42786200 events read in total (1137312ms).
[14:51:51.216] <TB0>     INFO: 43857200 events read in total (1165837ms).
[14:52:19.764] <TB0>     INFO: 44925400 events read in total (1194385ms).
[14:52:48.366] <TB0>     INFO: 45992800 events read in total (1222987ms).
[14:53:17.084] <TB0>     INFO: 47062800 events read in total (1251705ms).
[14:53:45.761] <TB0>     INFO: 48132600 events read in total (1280382ms).
[14:54:14.325] <TB0>     INFO: 49200800 events read in total (1308946ms).
[14:54:42.853] <TB0>     INFO: 50268000 events read in total (1337474ms).
[14:55:11.414] <TB0>     INFO: 51339000 events read in total (1366035ms).
[14:55:40.053] <TB0>     INFO: 52407000 events read in total (1394674ms).
[14:56:08.761] <TB0>     INFO: 53474800 events read in total (1423382ms).
[14:56:36.822] <TB0>     INFO: 54544000 events read in total (1451443ms).
[14:57:05.203] <TB0>     INFO: 55615000 events read in total (1479824ms).
[14:57:33.443] <TB0>     INFO: 56682800 events read in total (1508064ms).
[14:58:01.692] <TB0>     INFO: 57750400 events read in total (1536313ms).
[14:58:30.210] <TB0>     INFO: 58821800 events read in total (1564831ms).
[14:58:37.173] <TB0>     INFO: 59072000 events read in total (1571794ms).
[14:58:37.193] <TB0>     INFO: Test took 1572884ms.
[14:58:37.252] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:37.385] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:58:37.386] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:38.624] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:58:38.624] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:39.856] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:58:39.856] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:41.115] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:58:41.115] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:42.380] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:58:42.380] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:43.606] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:58:43.606] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:44.844] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:58:44.844] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:46.015] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:58:46.015] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:47.239] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:58:47.239] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:48.480] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:58:48.480] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:49.723] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:58:49.723] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:50.953] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:58:50.953] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:52.174] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:58:52.174] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:53.398] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:58:53.398] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:54.586] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:58:54.586] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:55.775] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:58:55.775] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:56.948] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 496959488
[14:58:56.979] <TB0>     INFO: PixTestScurves::scurves() done 
[14:58:56.979] <TB0>     INFO: Vcal mean:  35.15  35.08  35.10  35.09  35.05  35.02  35.04  35.05  35.03  35.04  35.11  35.06  35.14  35.05  35.06  35.04 
[14:58:56.979] <TB0>     INFO: Vcal RMS:    0.73   1.22   0.81   0.63   0.74   0.67   0.66   0.69   1.20   0.68   0.64   0.68   0.65   0.63   0.70   0.70 
[14:58:56.979] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:58:57.067] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:58:57.067] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:58:57.067] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:58:57.067] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:58:57.067] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:58:57.067] <TB0>     INFO: ######################################################################
[14:58:57.067] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:58:57.067] <TB0>     INFO: ######################################################################
[14:58:57.071] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:58:57.412] <TB0>     INFO: Expecting 41600 events.
[14:59:01.453] <TB0>     INFO: 41600 events read in total (3315ms).
[14:59:01.454] <TB0>     INFO: Test took 4383ms.
[14:59:01.462] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:59:01.462] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66554
[14:59:01.462] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:59:01.466] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 0, 8] has eff 0/10
[14:59:01.466] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 0, 8]
[14:59:01.466] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 0, 9] has eff 0/10
[14:59:01.466] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 0, 9]
[14:59:01.466] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 42, 77] has eff 0/10
[14:59:01.467] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 42, 77]
[14:59:01.468] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 11, 79] has eff 0/10
[14:59:01.468] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 11, 79]
[14:59:01.468] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 12, 79] has eff 0/10
[14:59:01.468] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 12, 79]
[14:59:01.468] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 13, 79] has eff 0/10
[14:59:01.468] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 13, 79]
[14:59:01.471] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 6
[14:59:01.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:59:01.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:59:01.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:59:01.808] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:59:02.155] <TB0>     INFO: Expecting 41600 events.
[14:59:06.288] <TB0>     INFO: 41600 events read in total (3418ms).
[14:59:06.289] <TB0>     INFO: Test took 4480ms.
[14:59:06.296] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:59:06.296] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66554
[14:59:06.296] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:59:06.301] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.637
[14:59:06.301] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 175
[14:59:06.301] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.337
[14:59:06.301] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 169
[14:59:06.301] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 157.694
[14:59:06.301] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 157
[14:59:06.302] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.544
[14:59:06.302] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 167
[14:59:06.302] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.657
[14:59:06.302] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 173
[14:59:06.302] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.855
[14:59:06.302] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[14:59:06.302] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.252
[14:59:06.302] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,6] phvalue 172
[14:59:06.302] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.855
[14:59:06.302] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[14:59:06.302] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.657
[14:59:06.302] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,6] phvalue 188
[14:59:06.302] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.799
[14:59:06.302] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 170
[14:59:06.303] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.928
[14:59:06.303] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[14:59:06.303] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.75
[14:59:06.303] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 166
[14:59:06.303] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.408
[14:59:06.303] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,15] phvalue 180
[14:59:06.303] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.3
[14:59:06.303] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 172
[14:59:06.303] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.093
[14:59:06.303] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 166
[14:59:06.303] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.053
[14:59:06.303] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 169
[14:59:06.303] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:59:06.303] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:59:06.304] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:59:06.393] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:59:06.742] <TB0>     INFO: Expecting 41600 events.
[14:59:10.870] <TB0>     INFO: 41600 events read in total (3413ms).
[14:59:10.871] <TB0>     INFO: Test took 4478ms.
[14:59:10.879] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:59:10.879] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66554
[14:59:10.879] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:59:10.882] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:59:10.883] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 41minph_roc = 11
[14:59:10.883] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.4115
[14:59:10.883] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 61
[14:59:10.883] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.1674
[14:59:10.883] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,25] phvalue 60
[14:59:10.884] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 51.8065
[14:59:10.884] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 52
[14:59:10.884] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.4471
[14:59:10.884] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,61] phvalue 61
[14:59:10.884] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.8043
[14:59:10.884] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,61] phvalue 72
[14:59:10.884] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.9146
[14:59:10.884] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,48] phvalue 61
[14:59:10.884] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.9269
[14:59:10.884] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 60
[14:59:10.884] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.0121
[14:59:10.884] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 73
[14:59:10.885] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.8995
[14:59:10.885] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 82
[14:59:10.885] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.706
[14:59:10.885] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,24] phvalue 66
[14:59:10.885] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.099
[14:59:10.885] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,42] phvalue 81
[14:59:10.885] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 45.6168
[14:59:10.885] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 46
[14:59:10.885] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.011
[14:59:10.885] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 78
[14:59:10.885] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.038
[14:59:10.885] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 65
[14:59:10.885] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 52.1069
[14:59:10.885] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 52
[14:59:10.886] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.3577
[14:59:10.886] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 61
[14:59:10.888] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 0 0
[14:59:11.297] <TB0>     INFO: Expecting 2560 events.
[14:59:12.257] <TB0>     INFO: 2560 events read in total (246ms).
[14:59:12.257] <TB0>     INFO: Test took 1369ms.
[14:59:12.258] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:12.258] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 25, 1 1
[14:59:12.765] <TB0>     INFO: Expecting 2560 events.
[14:59:13.721] <TB0>     INFO: 2560 events read in total (241ms).
[14:59:13.721] <TB0>     INFO: Test took 1463ms.
[14:59:13.721] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:13.721] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 2 2
[14:59:14.229] <TB0>     INFO: Expecting 2560 events.
[14:59:15.188] <TB0>     INFO: 2560 events read in total (244ms).
[14:59:15.188] <TB0>     INFO: Test took 1467ms.
[14:59:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 61, 3 3
[14:59:15.696] <TB0>     INFO: Expecting 2560 events.
[14:59:16.652] <TB0>     INFO: 2560 events read in total (242ms).
[14:59:16.652] <TB0>     INFO: Test took 1464ms.
[14:59:16.652] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:16.653] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 61, 4 4
[14:59:17.160] <TB0>     INFO: Expecting 2560 events.
[14:59:18.118] <TB0>     INFO: 2560 events read in total (243ms).
[14:59:18.119] <TB0>     INFO: Test took 1466ms.
[14:59:18.119] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:18.119] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 48, 5 5
[14:59:18.626] <TB0>     INFO: Expecting 2560 events.
[14:59:19.586] <TB0>     INFO: 2560 events read in total (245ms).
[14:59:19.586] <TB0>     INFO: Test took 1467ms.
[14:59:19.586] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:19.586] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 6 6
[14:59:20.094] <TB0>     INFO: Expecting 2560 events.
[14:59:21.053] <TB0>     INFO: 2560 events read in total (244ms).
[14:59:21.053] <TB0>     INFO: Test took 1467ms.
[14:59:21.053] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:21.053] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 7 7
[14:59:21.561] <TB0>     INFO: Expecting 2560 events.
[14:59:22.519] <TB0>     INFO: 2560 events read in total (243ms).
[14:59:22.519] <TB0>     INFO: Test took 1465ms.
[14:59:22.520] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:22.520] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 8 8
[14:59:23.027] <TB0>     INFO: Expecting 2560 events.
[14:59:23.985] <TB0>     INFO: 2560 events read in total (243ms).
[14:59:23.986] <TB0>     INFO: Test took 1466ms.
[14:59:23.986] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:23.986] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 24, 9 9
[14:59:24.493] <TB0>     INFO: Expecting 2560 events.
[14:59:25.453] <TB0>     INFO: 2560 events read in total (245ms).
[14:59:25.453] <TB0>     INFO: Test took 1467ms.
[14:59:25.453] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:25.453] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 42, 10 10
[14:59:25.961] <TB0>     INFO: Expecting 2560 events.
[14:59:26.919] <TB0>     INFO: 2560 events read in total (243ms).
[14:59:26.919] <TB0>     INFO: Test took 1466ms.
[14:59:26.919] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:26.919] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 11 11
[14:59:27.427] <TB0>     INFO: Expecting 2560 events.
[14:59:28.386] <TB0>     INFO: 2560 events read in total (243ms).
[14:59:28.386] <TB0>     INFO: Test took 1466ms.
[14:59:28.386] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:28.386] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 12 12
[14:59:28.894] <TB0>     INFO: Expecting 2560 events.
[14:59:29.853] <TB0>     INFO: 2560 events read in total (244ms).
[14:59:29.854] <TB0>     INFO: Test took 1468ms.
[14:59:29.854] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:29.855] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 13 13
[14:59:30.361] <TB0>     INFO: Expecting 2560 events.
[14:59:31.320] <TB0>     INFO: 2560 events read in total (244ms).
[14:59:31.320] <TB0>     INFO: Test took 1465ms.
[14:59:31.321] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:31.321] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 14 14
[14:59:31.828] <TB0>     INFO: Expecting 2560 events.
[14:59:32.788] <TB0>     INFO: 2560 events read in total (245ms).
[14:59:32.788] <TB0>     INFO: Test took 1467ms.
[14:59:32.788] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:32.789] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 15 15
[14:59:33.297] <TB0>     INFO: Expecting 2560 events.
[14:59:34.256] <TB0>     INFO: 2560 events read in total (244ms).
[14:59:34.257] <TB0>     INFO: Test took 1468ms.
[14:59:34.257] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:34.257] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[14:59:34.257] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[14:59:34.257] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[14:59:34.257] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC3
[14:59:34.257] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[14:59:34.257] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[14:59:34.257] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[14:59:34.257] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[14:59:34.257] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[14:59:34.257] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC9
[14:59:34.257] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[14:59:34.257] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[14:59:34.257] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[14:59:34.257] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[14:59:34.258] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[14:59:34.258] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[14:59:34.260] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:34.766] <TB0>     INFO: Expecting 655360 events.
[14:59:46.630] <TB0>     INFO: 655360 events read in total (11149ms).
[14:59:46.641] <TB0>     INFO: Expecting 655360 events.
[14:59:58.317] <TB0>     INFO: 655360 events read in total (11108ms).
[14:59:58.332] <TB0>     INFO: Expecting 655360 events.
[15:00:09.000] <TB0>     INFO: 655360 events read in total (11102ms).
[15:00:10.021] <TB0>     INFO: Expecting 655360 events.
[15:00:21.708] <TB0>     INFO: 655360 events read in total (11126ms).
[15:00:21.732] <TB0>     INFO: Expecting 655360 events.
[15:00:33.401] <TB0>     INFO: 655360 events read in total (11118ms).
[15:00:33.428] <TB0>     INFO: Expecting 655360 events.
[15:00:45.089] <TB0>     INFO: 655360 events read in total (11108ms).
[15:00:45.124] <TB0>     INFO: Expecting 655360 events.
[15:00:56.818] <TB0>     INFO: 655360 events read in total (11147ms).
[15:00:56.853] <TB0>     INFO: Expecting 655360 events.
[15:01:08.502] <TB0>     INFO: 655360 events read in total (11104ms).
[15:01:08.544] <TB0>     INFO: Expecting 655360 events.
[15:01:20.229] <TB0>     INFO: 655360 events read in total (11153ms).
[15:01:20.272] <TB0>     INFO: Expecting 655360 events.
[15:01:31.935] <TB0>     INFO: 655360 events read in total (11122ms).
[15:01:31.983] <TB0>     INFO: Expecting 655360 events.
[15:01:43.668] <TB0>     INFO: 655360 events read in total (11149ms).
[15:01:43.723] <TB0>     INFO: Expecting 655360 events.
[15:01:55.411] <TB0>     INFO: 655360 events read in total (11162ms).
[15:01:55.471] <TB0>     INFO: Expecting 655360 events.
[15:02:07.118] <TB0>     INFO: 655360 events read in total (11120ms).
[15:02:07.180] <TB0>     INFO: Expecting 655360 events.
[15:02:18.853] <TB0>     INFO: 655360 events read in total (11147ms).
[15:02:18.919] <TB0>     INFO: Expecting 655360 events.
[15:02:30.585] <TB0>     INFO: 655360 events read in total (11140ms).
[15:02:30.654] <TB0>     INFO: Expecting 655360 events.
[15:02:42.377] <TB0>     INFO: 655360 events read in total (11196ms).
[15:02:42.452] <TB0>     INFO: Test took 188192ms.
[15:02:42.545] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:42.852] <TB0>     INFO: Expecting 655360 events.
[15:02:54.642] <TB0>     INFO: 655360 events read in total (11075ms).
[15:02:54.653] <TB0>     INFO: Expecting 655360 events.
[15:03:06.297] <TB0>     INFO: 655360 events read in total (11073ms).
[15:03:06.312] <TB0>     INFO: Expecting 655360 events.
[15:03:17.947] <TB0>     INFO: 655360 events read in total (11066ms).
[15:03:17.966] <TB0>     INFO: Expecting 655360 events.
[15:03:29.606] <TB0>     INFO: 655360 events read in total (11077ms).
[15:03:29.633] <TB0>     INFO: Expecting 655360 events.
[15:03:41.258] <TB0>     INFO: 655360 events read in total (11066ms).
[15:03:41.286] <TB0>     INFO: Expecting 655360 events.
[15:03:52.925] <TB0>     INFO: 655360 events read in total (11092ms).
[15:03:52.961] <TB0>     INFO: Expecting 655360 events.
[15:04:04.792] <TB0>     INFO: 655360 events read in total (11285ms).
[15:04:04.828] <TB0>     INFO: Expecting 655360 events.
[15:04:16.445] <TB0>     INFO: 655360 events read in total (11073ms).
[15:04:16.485] <TB0>     INFO: Expecting 655360 events.
[15:04:28.136] <TB0>     INFO: 655360 events read in total (11107ms).
[15:04:28.180] <TB0>     INFO: Expecting 655360 events.
[15:04:40.147] <TB0>     INFO: 655360 events read in total (11430ms).
[15:04:40.197] <TB0>     INFO: Expecting 655360 events.
[15:04:51.854] <TB0>     INFO: 655360 events read in total (11121ms).
[15:04:51.907] <TB0>     INFO: Expecting 655360 events.
[15:05:03.583] <TB0>     INFO: 655360 events read in total (11145ms).
[15:05:03.640] <TB0>     INFO: Expecting 655360 events.
[15:05:15.294] <TB0>     INFO: 655360 events read in total (11129ms).
[15:05:15.355] <TB0>     INFO: Expecting 655360 events.
[15:05:27.020] <TB0>     INFO: 655360 events read in total (11138ms).
[15:05:27.087] <TB0>     INFO: Expecting 655360 events.
[15:05:38.708] <TB0>     INFO: 655360 events read in total (11095ms).
[15:05:38.779] <TB0>     INFO: Expecting 655360 events.
[15:05:50.432] <TB0>     INFO: 655360 events read in total (11127ms).
[15:05:50.514] <TB0>     INFO: Test took 187969ms.
[15:05:50.691] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:50.692] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:05:50.692] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:50.692] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:05:50.692] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:50.693] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:05:50.693] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:50.693] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:05:50.693] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:50.694] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:05:50.694] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:50.694] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:05:50.694] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:50.694] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:05:50.694] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:50.695] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:05:50.695] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:50.695] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:05:50.695] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:50.695] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:05:50.695] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:50.696] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:05:50.696] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:50.696] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:05:50.696] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:50.697] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:05:50.697] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:50.697] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:05:50.697] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:50.697] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:05:50.697] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:50.698] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:05:50.698] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:50.705] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:50.712] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:50.719] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:50.726] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:50.733] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:50.740] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:50.747] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:50.754] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:05:50.760] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:05:50.767] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:05:50.774] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:50.781] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:50.788] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:50.795] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:50.802] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:50.809] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:50.815] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:05:50.823] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:50.829] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:50.836] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:05:50.879] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C0.dat
[15:05:50.880] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C1.dat
[15:05:50.880] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C2.dat
[15:05:50.880] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C3.dat
[15:05:50.880] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C4.dat
[15:05:50.880] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C5.dat
[15:05:50.880] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C6.dat
[15:05:50.880] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C7.dat
[15:05:50.881] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C8.dat
[15:05:50.881] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C9.dat
[15:05:50.881] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C10.dat
[15:05:50.881] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C11.dat
[15:05:50.881] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C12.dat
[15:05:50.881] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C13.dat
[15:05:50.881] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C14.dat
[15:05:50.881] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C15.dat
[15:05:51.227] <TB0>     INFO: Expecting 41600 events.
[15:05:55.050] <TB0>     INFO: 41600 events read in total (3108ms).
[15:05:55.051] <TB0>     INFO: Test took 4166ms.
[15:05:55.702] <TB0>     INFO: Expecting 41600 events.
[15:05:59.537] <TB0>     INFO: 41600 events read in total (3120ms).
[15:05:59.537] <TB0>     INFO: Test took 4181ms.
[15:06:00.189] <TB0>     INFO: Expecting 41600 events.
[15:06:04.015] <TB0>     INFO: 41600 events read in total (3111ms).
[15:06:04.016] <TB0>     INFO: Test took 4173ms.
[15:06:04.323] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:04.454] <TB0>     INFO: Expecting 2560 events.
[15:06:05.413] <TB0>     INFO: 2560 events read in total (244ms).
[15:06:05.413] <TB0>     INFO: Test took 1090ms.
[15:06:05.415] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:05.922] <TB0>     INFO: Expecting 2560 events.
[15:06:06.883] <TB0>     INFO: 2560 events read in total (246ms).
[15:06:06.884] <TB0>     INFO: Test took 1469ms.
[15:06:06.886] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:07.392] <TB0>     INFO: Expecting 2560 events.
[15:06:08.350] <TB0>     INFO: 2560 events read in total (243ms).
[15:06:08.350] <TB0>     INFO: Test took 1464ms.
[15:06:08.352] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:08.859] <TB0>     INFO: Expecting 2560 events.
[15:06:09.818] <TB0>     INFO: 2560 events read in total (244ms).
[15:06:09.818] <TB0>     INFO: Test took 1466ms.
[15:06:09.820] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:10.327] <TB0>     INFO: Expecting 2560 events.
[15:06:11.283] <TB0>     INFO: 2560 events read in total (241ms).
[15:06:11.284] <TB0>     INFO: Test took 1464ms.
[15:06:11.285] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:11.793] <TB0>     INFO: Expecting 2560 events.
[15:06:12.749] <TB0>     INFO: 2560 events read in total (241ms).
[15:06:12.750] <TB0>     INFO: Test took 1465ms.
[15:06:12.751] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:13.259] <TB0>     INFO: Expecting 2560 events.
[15:06:14.219] <TB0>     INFO: 2560 events read in total (246ms).
[15:06:14.219] <TB0>     INFO: Test took 1468ms.
[15:06:14.221] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:14.728] <TB0>     INFO: Expecting 2560 events.
[15:06:15.685] <TB0>     INFO: 2560 events read in total (242ms).
[15:06:15.685] <TB0>     INFO: Test took 1464ms.
[15:06:15.687] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:16.194] <TB0>     INFO: Expecting 2560 events.
[15:06:17.154] <TB0>     INFO: 2560 events read in total (245ms).
[15:06:17.154] <TB0>     INFO: Test took 1467ms.
[15:06:17.156] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:17.662] <TB0>     INFO: Expecting 2560 events.
[15:06:18.622] <TB0>     INFO: 2560 events read in total (245ms).
[15:06:18.622] <TB0>     INFO: Test took 1466ms.
[15:06:18.624] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:19.131] <TB0>     INFO: Expecting 2560 events.
[15:06:20.091] <TB0>     INFO: 2560 events read in total (245ms).
[15:06:20.092] <TB0>     INFO: Test took 1468ms.
[15:06:20.094] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:20.601] <TB0>     INFO: Expecting 2560 events.
[15:06:21.558] <TB0>     INFO: 2560 events read in total (242ms).
[15:06:21.558] <TB0>     INFO: Test took 1464ms.
[15:06:21.560] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:22.067] <TB0>     INFO: Expecting 2560 events.
[15:06:23.026] <TB0>     INFO: 2560 events read in total (244ms).
[15:06:23.027] <TB0>     INFO: Test took 1467ms.
[15:06:23.030] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:23.535] <TB0>     INFO: Expecting 2560 events.
[15:06:24.494] <TB0>     INFO: 2560 events read in total (244ms).
[15:06:24.495] <TB0>     INFO: Test took 1465ms.
[15:06:24.496] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:24.003] <TB0>     INFO: Expecting 2560 events.
[15:06:25.963] <TB0>     INFO: 2560 events read in total (245ms).
[15:06:25.963] <TB0>     INFO: Test took 1467ms.
[15:06:25.965] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:26.472] <TB0>     INFO: Expecting 2560 events.
[15:06:27.431] <TB0>     INFO: 2560 events read in total (245ms).
[15:06:27.432] <TB0>     INFO: Test took 1467ms.
[15:06:27.433] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:27.941] <TB0>     INFO: Expecting 2560 events.
[15:06:28.898] <TB0>     INFO: 2560 events read in total (242ms).
[15:06:28.899] <TB0>     INFO: Test took 1466ms.
[15:06:28.900] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:29.407] <TB0>     INFO: Expecting 2560 events.
[15:06:30.367] <TB0>     INFO: 2560 events read in total (245ms).
[15:06:30.368] <TB0>     INFO: Test took 1468ms.
[15:06:30.369] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:30.876] <TB0>     INFO: Expecting 2560 events.
[15:06:31.833] <TB0>     INFO: 2560 events read in total (242ms).
[15:06:31.833] <TB0>     INFO: Test took 1464ms.
[15:06:31.835] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:32.342] <TB0>     INFO: Expecting 2560 events.
[15:06:33.301] <TB0>     INFO: 2560 events read in total (244ms).
[15:06:33.302] <TB0>     INFO: Test took 1467ms.
[15:06:33.304] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:33.810] <TB0>     INFO: Expecting 2560 events.
[15:06:34.768] <TB0>     INFO: 2560 events read in total (243ms).
[15:06:34.768] <TB0>     INFO: Test took 1464ms.
[15:06:34.770] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:35.277] <TB0>     INFO: Expecting 2560 events.
[15:06:36.236] <TB0>     INFO: 2560 events read in total (244ms).
[15:06:36.236] <TB0>     INFO: Test took 1466ms.
[15:06:36.239] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:36.746] <TB0>     INFO: Expecting 2560 events.
[15:06:37.705] <TB0>     INFO: 2560 events read in total (245ms).
[15:06:37.705] <TB0>     INFO: Test took 1466ms.
[15:06:37.707] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:38.214] <TB0>     INFO: Expecting 2560 events.
[15:06:39.171] <TB0>     INFO: 2560 events read in total (242ms).
[15:06:39.172] <TB0>     INFO: Test took 1465ms.
[15:06:39.173] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:39.680] <TB0>     INFO: Expecting 2560 events.
[15:06:40.640] <TB0>     INFO: 2560 events read in total (245ms).
[15:06:40.640] <TB0>     INFO: Test took 1467ms.
[15:06:40.642] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:41.149] <TB0>     INFO: Expecting 2560 events.
[15:06:42.109] <TB0>     INFO: 2560 events read in total (245ms).
[15:06:42.109] <TB0>     INFO: Test took 1467ms.
[15:06:42.112] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:42.618] <TB0>     INFO: Expecting 2560 events.
[15:06:43.585] <TB0>     INFO: 2560 events read in total (252ms).
[15:06:43.585] <TB0>     INFO: Test took 1474ms.
[15:06:43.587] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:44.094] <TB0>     INFO: Expecting 2560 events.
[15:06:45.053] <TB0>     INFO: 2560 events read in total (244ms).
[15:06:45.053] <TB0>     INFO: Test took 1466ms.
[15:06:45.055] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:45.562] <TB0>     INFO: Expecting 2560 events.
[15:06:46.519] <TB0>     INFO: 2560 events read in total (243ms).
[15:06:46.519] <TB0>     INFO: Test took 1464ms.
[15:06:46.521] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:47.027] <TB0>     INFO: Expecting 2560 events.
[15:06:47.984] <TB0>     INFO: 2560 events read in total (242ms).
[15:06:47.984] <TB0>     INFO: Test took 1463ms.
[15:06:47.987] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:48.492] <TB0>     INFO: Expecting 2560 events.
[15:06:49.449] <TB0>     INFO: 2560 events read in total (242ms).
[15:06:49.450] <TB0>     INFO: Test took 1463ms.
[15:06:49.452] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:49.961] <TB0>     INFO: Expecting 2560 events.
[15:06:50.918] <TB0>     INFO: 2560 events read in total (243ms).
[15:06:50.918] <TB0>     INFO: Test took 1467ms.
[15:06:51.928] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[15:06:51.928] <TB0>     INFO: PH scale (per ROC):    83  82  70  79  73  82  80  78  80  77  75  89  84  80  82  80
[15:06:51.928] <TB0>     INFO: PH offset (per ROC):  180 181 199 184 178 178 184 176 169 181 171 190 166 179 190 182
[15:06:52.098] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:06:52.101] <TB0>     INFO: ######################################################################
[15:06:52.101] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:06:52.101] <TB0>     INFO: ######################################################################
[15:06:52.101] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:06:52.114] <TB0>     INFO: scanning low vcal = 10
[15:06:52.455] <TB0>     INFO: Expecting 41600 events.
[15:06:56.160] <TB0>     INFO: 41600 events read in total (2990ms).
[15:06:56.160] <TB0>     INFO: Test took 4046ms.
[15:06:56.162] <TB0>     INFO: scanning low vcal = 20
[15:06:56.668] <TB0>     INFO: Expecting 41600 events.
[15:07:00.371] <TB0>     INFO: 41600 events read in total (2988ms).
[15:07:00.372] <TB0>     INFO: Test took 4210ms.
[15:07:00.373] <TB0>     INFO: scanning low vcal = 30
[15:07:00.880] <TB0>     INFO: Expecting 41600 events.
[15:07:04.597] <TB0>     INFO: 41600 events read in total (3003ms).
[15:07:04.597] <TB0>     INFO: Test took 4224ms.
[15:07:04.599] <TB0>     INFO: scanning low vcal = 40
[15:07:05.104] <TB0>     INFO: Expecting 41600 events.
[15:07:09.331] <TB0>     INFO: 41600 events read in total (3512ms).
[15:07:09.332] <TB0>     INFO: Test took 4733ms.
[15:07:09.336] <TB0>     INFO: scanning low vcal = 50
[15:07:09.760] <TB0>     INFO: Expecting 41600 events.
[15:07:13.989] <TB0>     INFO: 41600 events read in total (3514ms).
[15:07:13.990] <TB0>     INFO: Test took 4654ms.
[15:07:13.993] <TB0>     INFO: scanning low vcal = 60
[15:07:14.418] <TB0>     INFO: Expecting 41600 events.
[15:07:18.669] <TB0>     INFO: 41600 events read in total (3536ms).
[15:07:18.670] <TB0>     INFO: Test took 4677ms.
[15:07:18.673] <TB0>     INFO: scanning low vcal = 70
[15:07:19.098] <TB0>     INFO: Expecting 41600 events.
[15:07:23.358] <TB0>     INFO: 41600 events read in total (3545ms).
[15:07:23.358] <TB0>     INFO: Test took 4685ms.
[15:07:23.361] <TB0>     INFO: scanning low vcal = 80
[15:07:23.786] <TB0>     INFO: Expecting 41600 events.
[15:07:28.048] <TB0>     INFO: 41600 events read in total (3547ms).
[15:07:28.048] <TB0>     INFO: Test took 4686ms.
[15:07:28.051] <TB0>     INFO: scanning low vcal = 90
[15:07:28.471] <TB0>     INFO: Expecting 41600 events.
[15:07:32.755] <TB0>     INFO: 41600 events read in total (3569ms).
[15:07:32.755] <TB0>     INFO: Test took 4704ms.
[15:07:32.759] <TB0>     INFO: scanning low vcal = 100
[15:07:33.183] <TB0>     INFO: Expecting 41600 events.
[15:07:37.572] <TB0>     INFO: 41600 events read in total (3674ms).
[15:07:37.572] <TB0>     INFO: Test took 4813ms.
[15:07:37.575] <TB0>     INFO: scanning low vcal = 110
[15:07:37.997] <TB0>     INFO: Expecting 41600 events.
[15:07:42.245] <TB0>     INFO: 41600 events read in total (3533ms).
[15:07:42.246] <TB0>     INFO: Test took 4671ms.
[15:07:42.249] <TB0>     INFO: scanning low vcal = 120
[15:07:42.675] <TB0>     INFO: Expecting 41600 events.
[15:07:46.926] <TB0>     INFO: 41600 events read in total (3536ms).
[15:07:46.927] <TB0>     INFO: Test took 4678ms.
[15:07:46.930] <TB0>     INFO: scanning low vcal = 130
[15:07:47.353] <TB0>     INFO: Expecting 41600 events.
[15:07:51.599] <TB0>     INFO: 41600 events read in total (3531ms).
[15:07:51.599] <TB0>     INFO: Test took 4669ms.
[15:07:51.602] <TB0>     INFO: scanning low vcal = 140
[15:07:52.030] <TB0>     INFO: Expecting 41600 events.
[15:07:56.281] <TB0>     INFO: 41600 events read in total (3536ms).
[15:07:56.282] <TB0>     INFO: Test took 4680ms.
[15:07:56.286] <TB0>     INFO: scanning low vcal = 150
[15:07:56.704] <TB0>     INFO: Expecting 41600 events.
[15:08:00.915] <TB0>     INFO: 41600 events read in total (3496ms).
[15:08:00.916] <TB0>     INFO: Test took 4630ms.
[15:08:00.920] <TB0>     INFO: scanning low vcal = 160
[15:08:01.344] <TB0>     INFO: Expecting 41600 events.
[15:08:05.557] <TB0>     INFO: 41600 events read in total (3498ms).
[15:08:05.557] <TB0>     INFO: Test took 4637ms.
[15:08:05.560] <TB0>     INFO: scanning low vcal = 170
[15:08:05.981] <TB0>     INFO: Expecting 41600 events.
[15:08:10.206] <TB0>     INFO: 41600 events read in total (3510ms).
[15:08:10.206] <TB0>     INFO: Test took 4646ms.
[15:08:10.211] <TB0>     INFO: scanning low vcal = 180
[15:08:10.631] <TB0>     INFO: Expecting 41600 events.
[15:08:14.855] <TB0>     INFO: 41600 events read in total (3509ms).
[15:08:14.856] <TB0>     INFO: Test took 4645ms.
[15:08:14.859] <TB0>     INFO: scanning low vcal = 190
[15:08:15.281] <TB0>     INFO: Expecting 41600 events.
[15:08:19.501] <TB0>     INFO: 41600 events read in total (3505ms).
[15:08:19.502] <TB0>     INFO: Test took 4643ms.
[15:08:19.505] <TB0>     INFO: scanning low vcal = 200
[15:08:19.929] <TB0>     INFO: Expecting 41600 events.
[15:08:24.182] <TB0>     INFO: 41600 events read in total (3538ms).
[15:08:24.183] <TB0>     INFO: Test took 4678ms.
[15:08:24.189] <TB0>     INFO: scanning low vcal = 210
[15:08:24.609] <TB0>     INFO: Expecting 41600 events.
[15:08:28.839] <TB0>     INFO: 41600 events read in total (3515ms).
[15:08:28.840] <TB0>     INFO: Test took 4651ms.
[15:08:28.843] <TB0>     INFO: scanning low vcal = 220
[15:08:29.266] <TB0>     INFO: Expecting 41600 events.
[15:08:33.484] <TB0>     INFO: 41600 events read in total (3503ms).
[15:08:33.484] <TB0>     INFO: Test took 4641ms.
[15:08:33.488] <TB0>     INFO: scanning low vcal = 230
[15:08:33.912] <TB0>     INFO: Expecting 41600 events.
[15:08:38.194] <TB0>     INFO: 41600 events read in total (3567ms).
[15:08:38.195] <TB0>     INFO: Test took 4707ms.
[15:08:38.198] <TB0>     INFO: scanning low vcal = 240
[15:08:38.621] <TB0>     INFO: Expecting 41600 events.
[15:08:42.877] <TB0>     INFO: 41600 events read in total (3541ms).
[15:08:42.878] <TB0>     INFO: Test took 4680ms.
[15:08:42.882] <TB0>     INFO: scanning low vcal = 250
[15:08:43.304] <TB0>     INFO: Expecting 41600 events.
[15:08:47.543] <TB0>     INFO: 41600 events read in total (3524ms).
[15:08:47.544] <TB0>     INFO: Test took 4662ms.
[15:08:47.548] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:08:47.970] <TB0>     INFO: Expecting 41600 events.
[15:08:52.212] <TB0>     INFO: 41600 events read in total (3526ms).
[15:08:52.215] <TB0>     INFO: Test took 4667ms.
[15:08:52.218] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:08:52.640] <TB0>     INFO: Expecting 41600 events.
[15:08:56.880] <TB0>     INFO: 41600 events read in total (3525ms).
[15:08:56.880] <TB0>     INFO: Test took 4662ms.
[15:08:56.884] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:08:57.306] <TB0>     INFO: Expecting 41600 events.
[15:09:01.564] <TB0>     INFO: 41600 events read in total (3543ms).
[15:09:01.564] <TB0>     INFO: Test took 4680ms.
[15:09:01.567] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:09:01.991] <TB0>     INFO: Expecting 41600 events.
[15:09:06.227] <TB0>     INFO: 41600 events read in total (3521ms).
[15:09:06.228] <TB0>     INFO: Test took 4660ms.
[15:09:06.231] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:09:06.653] <TB0>     INFO: Expecting 41600 events.
[15:09:10.915] <TB0>     INFO: 41600 events read in total (3547ms).
[15:09:10.916] <TB0>     INFO: Test took 4685ms.
[15:09:11.450] <TB0>     INFO: PixTestGainPedestal::measure() done 
[15:09:11.454] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:09:11.454] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:09:11.454] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:09:11.454] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:09:11.455] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:09:11.455] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:09:11.455] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:09:11.455] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:09:11.455] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:09:11.456] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:09:11.456] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:09:11.456] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:09:11.456] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:09:11.456] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:09:11.456] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:09:11.456] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:09:52.060] <TB0>     INFO: PixTestGainPedestal::fit() done
[15:09:52.060] <TB0>     INFO: non-linearity mean:  0.963 0.964 0.962 0.956 0.961 0.957 0.961 0.967 0.962 0.957 0.953 0.961 0.963 0.959 0.960 0.957
[15:09:52.060] <TB0>     INFO: non-linearity RMS:   0.005 0.006 0.005 0.007 0.007 0.008 0.005 0.004 0.005 0.005 0.006 0.006 0.005 0.005 0.006 0.006
[15:09:52.060] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:09:52.089] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:09:52.113] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:09:52.138] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:09:52.162] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:09:52.186] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:09:52.210] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:09:52.234] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:09:52.258] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:09:52.282] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:09:52.305] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:09:52.329] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:09:52.353] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:09:52.377] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:09:52.401] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:09:52.425] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-06_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:09:52.449] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 180 seconds
[15:09:52.449] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:09:52.457] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:09:52.457] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:09:52.459] <TB0>     INFO: ######################################################################
[15:09:52.460] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:09:52.460] <TB0>     INFO: ######################################################################
[15:09:52.462] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:09:52.472] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:09:52.473] <TB0>     INFO:     run 1 of 1
[15:09:52.473] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:09:52.815] <TB0>     INFO: Expecting 3120000 events.
[15:10:43.142] <TB0>     INFO: 1271620 events read in total (49612ms).
[15:11:32.846] <TB0>     INFO: 2542005 events read in total (99316ms).
[15:11:55.648] <TB0>     INFO: 3120000 events read in total (122118ms).
[15:11:55.697] <TB0>     INFO: Test took 123225ms.
[15:11:55.776] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:11:55.910] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:11:57.377] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:11:58.808] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:12:00.297] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:12:01.751] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:12:03.283] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:12:04.732] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:12:06.196] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:12:07.679] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:12:09.115] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:12:10.578] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:12:12.033] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:12:13.584] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:12:15.032] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:12:16.468] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:12:18.008] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:12:19.546] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 406237184
[15:12:19.579] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:12:19.579] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.7472, RMS = 2.24378
[15:12:19.579] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:12:19.579] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:12:19.579] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.3936, RMS = 2.66606
[15:12:19.579] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:12:19.580] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:12:19.580] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.0216, RMS = 1.03122
[15:12:19.580] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:12:19.580] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:12:19.580] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.4522, RMS = 0.98877
[15:12:19.580] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:12:19.581] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:12:19.581] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 67.1902, RMS = 2.94345
[15:12:19.581] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:12:19.581] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:12:19.581] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 64.3922, RMS = 2.99603
[15:12:19.581] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[15:12:19.582] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:12:19.582] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.8037, RMS = 2.1163
[15:12:19.582] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:12:19.582] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:12:19.582] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.1091, RMS = 2.39018
[15:12:19.582] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:12:19.583] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:12:19.583] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.2449, RMS = 1.30945
[15:12:19.583] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:12:19.583] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:12:19.583] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.4799, RMS = 1.34057
[15:12:19.584] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:12:19.585] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:12:19.585] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.8049, RMS = 1.70657
[15:12:19.585] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:12:19.585] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:12:19.585] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.8132, RMS = 1.72856
[15:12:19.585] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:12:19.586] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:12:19.586] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.3461, RMS = 1.7093
[15:12:19.586] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:12:19.586] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:12:19.586] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.2839, RMS = 1.87063
[15:12:19.586] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:12:19.587] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:12:19.587] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.4452, RMS = 1.86957
[15:12:19.587] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:12:19.587] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:12:19.587] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.1578, RMS = 1.81294
[15:12:19.587] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[15:12:19.588] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:12:19.588] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.537, RMS = 1.21305
[15:12:19.588] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:12:19.588] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:12:19.588] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.9417, RMS = 1.2896
[15:12:19.588] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:12:19.589] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:12:19.589] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 92.6444, RMS = 1.28865
[15:12:19.589] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[15:12:19.589] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:12:19.589] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 92.6785, RMS = 1.34764
[15:12:19.589] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[15:12:19.590] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:12:19.590] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.633, RMS = 2.63658
[15:12:19.590] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:12:19.591] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:12:19.591] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.9473, RMS = 2.80354
[15:12:19.591] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:12:19.592] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:12:19.592] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.3594, RMS = 1.75802
[15:12:19.592] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:12:19.592] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:12:19.592] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.0981, RMS = 1.87923
[15:12:19.592] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:12:19.593] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:12:19.593] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.2562, RMS = 1.72397
[15:12:19.593] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:12:19.593] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:12:19.593] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.1708, RMS = 1.9963
[15:12:19.593] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:12:19.594] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:12:19.594] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.9042, RMS = 1.26275
[15:12:19.594] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:12:19.594] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:12:19.594] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.3115, RMS = 1.21047
[15:12:19.594] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:12:19.595] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:12:19.595] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.2285, RMS = 1.88762
[15:12:19.595] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:12:19.595] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:12:19.595] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.3003, RMS = 1.93779
[15:12:19.595] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:12:19.596] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:12:19.596] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.5504, RMS = 1.72139
[15:12:19.596] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:12:19.596] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:12:19.596] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.224, RMS = 1.98671
[15:12:19.596] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[15:12:19.600] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 147 seconds
[15:12:19.600] <TB0>     INFO: number of dead bumps (per ROC):     0    1    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:12:19.600] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:12:19.696] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:12:19.696] <TB0>     INFO: enter test to run
[15:12:19.696] <TB0>     INFO:   test:  no parameter change
[15:12:19.697] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 390.7mA
[15:12:19.698] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 470.3mA
[15:12:19.698] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.3 C
[15:12:19.698] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:12:20.211] <TB0>    QUIET: Connection to board 133 closed.
[15:12:20.213] <TB0>     INFO: pXar: this is the end, my friend
[15:12:20.213] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
