
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.670046                       # Number of seconds simulated
sim_ticks                                670046290500                       # Number of ticks simulated
final_tick                               1170176073000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 174062                       # Simulator instruction rate (inst/s)
host_op_rate                                   174062                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               38876608                       # Simulator tick rate (ticks/s)
host_mem_usage                                2344880                       # Number of bytes of host memory used
host_seconds                                 17235.20                       # Real time elapsed on the host
sim_insts                                  3000000002                       # Number of instructions simulated
sim_ops                                    3000000002                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst       819264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     27193024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           28012288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       819264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        819264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     18347648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18347648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        12801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       424891                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              437692                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        286682                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             286682                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst      1222698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     40583799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              41806497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst      1222698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1222698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        27382657                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             27382657                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        27382657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst      1222698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     40583799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             69189154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      437692                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                     286682                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                    437692                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                   286682                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   28012288                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                18347648                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             28012288                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             18347648                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                    100                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               27818                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               23333                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               22876                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               25819                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               26016                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               30689                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               35642                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               32901                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               36382                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               29448                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              26007                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              26537                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              26112                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              21326                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              23006                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              23680                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               17549                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               16170                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               16423                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               18058                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               17585                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               18545                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               19994                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               19211                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               21397                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               19574                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              18066                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              17783                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              17062                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13              15603                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              16621                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              17041                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  670044475000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                437692                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6               286682                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  357132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   65897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   12795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                   11327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   12432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   12464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   12464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   12464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   12464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   12464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   12464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   12464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   12465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  12464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  12464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  12464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  12464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  12464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       494713                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     93.695116                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.069764                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   129.391189                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64          408596     82.59%     82.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128          48469      9.80%     92.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192          14358      2.90%     95.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256           7730      1.56%     96.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320           5000      1.01%     97.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384           3242      0.66%     98.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448           1845      0.37%     98.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512           1079      0.22%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576            613      0.12%     99.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640            485      0.10%     99.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704            354      0.07%     99.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768            307      0.06%     99.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832            245      0.05%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896            220      0.04%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960            186      0.04%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024           193      0.04%     99.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088           142      0.03%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152           101      0.02%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216           105      0.02%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280           115      0.02%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344            87      0.02%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408            63      0.01%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472            75      0.02%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536           131      0.03%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600            67      0.01%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664            68      0.01%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728            66      0.01%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792           155      0.03%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856            60      0.01%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920            42      0.01%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984            55      0.01%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048           110      0.02%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112            41      0.01%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176            41      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240            19      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304            53      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368            19      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432            19      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496            18      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560            27      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624            12      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688             4      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752             6      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816            13      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880             9      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944             7      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008             8      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072             8      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136             2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200             1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264             3      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328             5      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392             2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456             1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520             3      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584             2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648             5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712             2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968             2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4160             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4544             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608             2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672             2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6208             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       494713                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                   7901229500                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat             22558803250                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                 2187960000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat               12469613750                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     18056.16                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  28495.98                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                51552.14                       # Average memory access latency
system.mem_ctrls.avgRdBW                        41.81                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                        27.38                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                41.81                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                27.38                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.54                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.03                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.91                       # Average write queue length over time
system.mem_ctrls.readRowHits                   182252                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   47299                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 41.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                16.50                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     924997.96                       # Average gap between requests
system.membus.throughput                     69189154                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq              335540                       # Transaction distribution
system.membus.trans_dist::ReadResp             335540                       # Transaction distribution
system.membus.trans_dist::Writeback            286682                       # Transaction distribution
system.membus.trans_dist::ReadExReq            102152                       # Transaction distribution
system.membus.trans_dist::ReadExResp           102152                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1162066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1162066                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     46359936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            46359936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               46359936                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy          1508915750                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2076727250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       512549331                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    428419173                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     39946249                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    278360213                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       241529804                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     86.768796                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        25227877                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       829650                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            556320447                       # DTB read hits
system.switch_cpus.dtb.read_misses            1921240                       # DTB read misses
system.switch_cpus.dtb.read_acv                    20                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        558241687                       # DTB read accesses
system.switch_cpus.dtb.write_hits           229159942                       # DTB write hits
system.switch_cpus.dtb.write_misses            584216                       # DTB write misses
system.switch_cpus.dtb.write_acv                    3                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       229744158                       # DTB write accesses
system.switch_cpus.dtb.data_hits            785480389                       # DTB hits
system.switch_cpus.dtb.data_misses            2505456                       # DTB misses
system.switch_cpus.dtb.data_acv                    23                       # DTB access violations
system.switch_cpus.dtb.data_accesses        787985845                       # DTB accesses
system.switch_cpus.itb.fetch_hits           442956540                       # ITB hits
system.switch_cpus.itb.fetch_misses           1027502                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       443984042                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles               1340092581                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    485798179                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             3313212792                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           512549331                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    266757681                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             612946007                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       163017726                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles       90206375                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles       152993                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      5334978                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         442956540                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      15893299                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1316543260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.516600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.223424                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        703597253     53.44%     53.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         59158280      4.49%     57.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         59155045      4.49%     62.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         62080882      4.72%     67.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         71155950      5.40%     72.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         30888660      2.35%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         52093038      3.96%     78.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         29436768      2.24%     81.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        248977384     18.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1316543260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.382473                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.472376                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        524334999                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      79700571                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         581678882                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      10813830                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles      120014977                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     55816096                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       2249639                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     3189762890                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       5695854                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles      120014977                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        552890615                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        14204998                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     37868956                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         563574528                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      27989185                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     3072384926                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         20604                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        1336849                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      20670627                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   2267912929                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    4079390795                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   4010630792                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     68760003                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1497606792                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        770306117                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      1652780                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         9802                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          84623431                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    623267379                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    257684830                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     10211150                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      7797519                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2794311316                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        15566                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2534331506                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     10353990                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    769033022                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    458378802                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         6646                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1316543260                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.924989                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.988576                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    466220168     35.41%     35.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    207275741     15.74%     51.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    191740484     14.56%     65.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    155071282     11.78%     77.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    126582009      9.61%     87.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     84059335      6.38%     93.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     52653265      4.00%     97.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     27711158      2.10%     99.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      5229818      0.40%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1316543260                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         5423068     15.45%     15.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     15.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     15.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd          1930      0.01%     15.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp          2468      0.01%     15.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             4      0.00%     15.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     15.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     15.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     15.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     15.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     15.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     15.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     15.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     15.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     15.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     15.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     15.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     15.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     15.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     15.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     15.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     15.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     15.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     15.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     15.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     15.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     15.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     15.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       16104391     45.89%     61.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      13558376     38.64%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass       698636      0.03%      0.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1684861778     66.48%     66.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1374263      0.05%     66.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     14237910      0.56%     67.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp      9489176      0.37%     67.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      4266908      0.17%     67.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult           39      0.00%     67.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       407678      0.02%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    580950981     22.92%     90.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    238044137      9.39%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2534331506                       # Type of FU issued
system.switch_cpus.iq.rate                   1.891162                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            35090237                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.013846                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   6358543254                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   3511205907                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2382611618                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     72107241                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     52349111                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     35106335                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2532675299                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        36047808                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     23999742                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    186002062                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       345194                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       215841                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     55287298                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        57235                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       343412                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles      120014977                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         6546866                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        895624                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2862449711                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts     18248891                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     623267379                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    257684830                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         9422                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         747030                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         13914                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       215841                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     22568626                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     20578562                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     43147188                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2464559407                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     558264287                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     69772095                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              68122829                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            788009719                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        370765340                       # Number of branches executed
system.switch_cpus.iew.exec_stores          229745432                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.839096                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2432889633                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2417717953                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1386030742                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1762383512                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.804142                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.786452                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    793357840                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8920                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     37856523                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1196528283                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.714847                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.530545                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    567843438     47.46%     47.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    264866557     22.14%     69.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     87933364      7.35%     76.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     59790041      5.00%     81.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     36286162      3.03%     84.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     27174955      2.27%     87.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     26258171      2.19%     89.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     17813930      1.49%     90.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    108561665      9.07%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1196528283                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2051862687                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2051862687                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              639662834                       # Number of memory references committed
system.switch_cpus.commit.loads             437265312                       # Number of loads committed
system.switch_cpus.commit.membars                4460                       # Number of memory barriers committed
system.switch_cpus.commit.branches          311704437                       # Number of branches committed
system.switch_cpus.commit.fp_insts           31971899                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1959372409                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     14739094                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events     108561665                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3924608978                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5811190803                       # The number of ROB writes
system.switch_cpus.timesIdled                  186474                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                23549321                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.670046                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.670046                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.492434                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.492434                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       3294716545                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1823948595                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads          43916182                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         22696157                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads          708668                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         358238                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1               266                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2               266                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.008118                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008118                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                  735872970                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                  612366252                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         1543035.599697                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         1152416.309319                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          2695451.909017                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                 232                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                 232                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1 3171866.250000                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2 2639509.706897                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.545803                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.454197                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            1911.931733                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1        61712                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2        61712                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1      7540464                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2      7540464                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1            0                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                    398964                       # number of replacements
system.l2.tags.tagsinuse                 32082.044955                       # Cycle average of tags in use
system.l2.tags.total_refs                    15596156                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    430994                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     36.186481                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    11446.836923                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1183.911994                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 15344.841363                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1454.162095                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2652.292581                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.349330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.036130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.468287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.044378                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.080942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979066                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst      3535986                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      4626331                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 8162317                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          5226252                       # number of Writeback hits
system.l2.Writeback_hits::total               5226252                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data      2906557                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2906557                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst       3535986                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       7532888                       # number of demand (read+write) hits
system.l2.demand_hits::total                 11068874                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      3535986                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      7532888                       # number of overall hits
system.l2.overall_hits::total                11068874                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        12801                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       322739                       # number of ReadReq misses
system.l2.ReadReq_misses::total                335540                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data       102152                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              102152                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        12801                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       424891                       # number of demand (read+write) misses
system.l2.demand_misses::total                 437692                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        12801                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       424891                       # number of overall misses
system.l2.overall_misses::total                437692                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   1023056250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  27146604750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     28169661000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   9051313750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9051313750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   1023056250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  36197918500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      37220974750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   1023056250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  36197918500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     37220974750                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst      3548787                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      4949070                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             8497857                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      5226252                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           5226252                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      3008709                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3008709                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      3548787                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      7957779                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11506566                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      3548787                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      7957779                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11506566                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.003607                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.065212                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.039485                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.033952                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.033952                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.003607                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.053393                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.038038                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.003607                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.053393                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.038038                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 79920.025779                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 84113.183563                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 83953.212732                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 88606.329294                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88606.329294                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 79920.025779                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 85193.422548                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85039.193657                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 79920.025779                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 85193.422548                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85039.193657                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               286682                       # number of writebacks
system.l2.writebacks::total                    286682                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        12801                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       322739                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           335540                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       102152                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         102152                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        12801                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       424891                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            437692                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        12801                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       424891                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           437692                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    875979750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  23437801250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  24313781000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   7878355250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7878355250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    875979750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  31316156500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  32192136250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    875979750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  31316156500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  32192136250                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.003607                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.065212                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.039485                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.033952                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.033952                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.003607                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.053393                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.038038                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.003607                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.053393                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.038038                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 68430.571830                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 72621.533964                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72461.646898                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 77123.847306                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77123.847306                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 68430.571830                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 73703.977020                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73549.747882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 68430.571830                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 73703.977020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73549.747882                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  1598248311                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            8497857                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           8497857                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          5226252                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3008709                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3008709                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      7097574                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     21141810                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              28239384                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    227122368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    843777984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total         1070900352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus            1070900352                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy        13592661000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5333283721                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12039514561                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2340352140                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 11547876.974075                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  11547876.974075                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements           3548787                       # number of replacements
system.cpu.icache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           527399365                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3549811                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            148.571111                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst  1011.770964                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst    12.229036                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.988058                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.011942                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    439368761                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       439368761                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    439368761                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        439368761                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    439368761                       # number of overall hits
system.cpu.icache.overall_hits::total       439368761                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      3587777                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3587777                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      3587777                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3587777                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      3587777                       # number of overall misses
system.cpu.icache.overall_misses::total       3587777                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  20052545394                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  20052545394                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  20052545394                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  20052545394                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  20052545394                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  20052545394                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    442956538                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    442956538                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    442956538                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    442956538                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    442956538                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    442956538                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.008100                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008100                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.008100                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008100                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.008100                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008100                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst  5589.128141                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5589.128141                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst  5589.128141                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5589.128141                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst  5589.128141                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5589.128141                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          623                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                44                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    14.159091                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        38990                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        38990                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        38990                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        38990                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        38990                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        38990                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      3548787                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3548787                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      3548787                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3548787                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      3548787                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3548787                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  12149416527                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  12149416527                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  12149416527                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  12149416527                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  12149416527                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  12149416527                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.008012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.008012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.008012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008012                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  3423.540643                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  3423.540643                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  3423.540643                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  3423.540643                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  3423.540643                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  3423.540643                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           78                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            3                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.076172                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.002930                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1         1011006593                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2          335075372                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 12073181.674987                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 4133087.988738                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  16206269.663724                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1         1215                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2         1215                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 832104.191770                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 275782.199177                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.751074                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.248926                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      63.550003                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1         3645                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2         3645                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1        53702                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1        37423                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2        91125                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1      1149390                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2      1149390                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1    44.199177                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           7876770                       # number of replacements
system.cpu.dcache.tags.tagsinuse           960.007543                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           707746924                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7877716                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             89.841640                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   959.800938                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     0.206606                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.937306                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.000202                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.937507                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    518753126                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       518753126                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    188878024                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      188878024                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         3443                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         3443                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         4460                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4460                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    707631150                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        707631150                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    707631150                       # number of overall hits
system.cpu.dcache.overall_hits::total       707631150                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     13206319                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      13206319                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     13515037                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     13515037                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         1333                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1333                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     26721356                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       26721356                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     26721356                       # number of overall misses
system.cpu.dcache.overall_misses::total      26721356                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 116925104573                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 116925104573                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 120127138686                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 120127138686                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      6666000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      6666000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 237052243259                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 237052243259                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 237052243259                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 237052243259                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    531959445                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    531959445                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    202393061                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    202393061                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         4776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         4460                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4460                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    734352506                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    734352506                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    734352506                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    734352506                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.024826                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024826                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.066776                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.066776                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.279104                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.279104                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.036388                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.036388                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.036388                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.036388                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  8853.724083                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8853.724083                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  8888.406202                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8888.406202                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data  5000.750188                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  5000.750188                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  8871.265487                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8871.265487                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  8871.265487                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8871.265487                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1496767                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        63662                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             70988                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             532                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.084789                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   119.665414                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      5226252                       # number of writebacks
system.cpu.dcache.writebacks::total           5226252                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      8254752                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      8254752                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data     10510158                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     10510158                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     18764910                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     18764910                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     18764910                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     18764910                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      4951567                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4951567                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      3004879                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3004879                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         1333                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1333                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      7956446                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7956446                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      7956446                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7956446                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  42342611149                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  42342611149                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  19336032836                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19336032836                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      4000000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      4000000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  61678643985                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  61678643985                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  61678643985                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  61678643985                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.009308                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009308                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.014847                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014847                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.279104                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.279104                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.010835                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010835                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.010835                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010835                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  8551.355793                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8551.355793                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  6434.879020                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  6434.879020                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data  3000.750188                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3000.750188                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  7752.034512                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  7752.034512                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  7752.034512                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  7752.034512                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
