$comment
	File created using the following command:
		vcd file MU0CPUFINAL.msim.vcd -direction
$end
$date
	Mon Mar  9 15:24:20 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module MU0CPU_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var wire 1 " ACC_OUT [15] $end
$var wire 1 # ACC_OUT [14] $end
$var wire 1 $ ACC_OUT [13] $end
$var wire 1 % ACC_OUT [12] $end
$var wire 1 & ACC_OUT [11] $end
$var wire 1 ' ACC_OUT [10] $end
$var wire 1 ( ACC_OUT [9] $end
$var wire 1 ) ACC_OUT [8] $end
$var wire 1 * ACC_OUT [7] $end
$var wire 1 + ACC_OUT [6] $end
$var wire 1 , ACC_OUT [5] $end
$var wire 1 - ACC_OUT [4] $end
$var wire 1 . ACC_OUT [3] $end
$var wire 1 / ACC_OUT [2] $end
$var wire 1 0 ACC_OUT [1] $end
$var wire 1 1 ACC_OUT [0] $end
$var wire 1 2 ARMISHCARRY $end
$var wire 1 3 ctrl_mux3 $end
$var wire 1 4 EXEC1 $end
$var wire 1 5 EXEC2 $end
$var wire 1 6 FETCH $end
$var wire 1 7 FLIPFLOP $end
$var wire 1 8 k [15] $end
$var wire 1 9 k [14] $end
$var wire 1 : k [13] $end
$var wire 1 ; k [12] $end
$var wire 1 < k [11] $end
$var wire 1 = k [10] $end
$var wire 1 > k [9] $end
$var wire 1 ? k [8] $end
$var wire 1 @ k [7] $end
$var wire 1 A k [6] $end
$var wire 1 B k [5] $end
$var wire 1 C k [4] $end
$var wire 1 D k [3] $end
$var wire 1 E k [2] $end
$var wire 1 F k [1] $end
$var wire 1 G k [0] $end
$var wire 1 H MUXX $end
$var wire 1 I PC_OUT [11] $end
$var wire 1 J PC_OUT [10] $end
$var wire 1 K PC_OUT [9] $end
$var wire 1 L PC_OUT [8] $end
$var wire 1 M PC_OUT [7] $end
$var wire 1 N PC_OUT [6] $end
$var wire 1 O PC_OUT [5] $end
$var wire 1 P PC_OUT [4] $end
$var wire 1 Q PC_OUT [3] $end
$var wire 1 R PC_OUT [2] $end
$var wire 1 S PC_OUT [1] $end
$var wire 1 T PC_OUT [0] $end
$var wire 1 U RAM_ADDRESS_IN [11] $end
$var wire 1 V RAM_ADDRESS_IN [10] $end
$var wire 1 W RAM_ADDRESS_IN [9] $end
$var wire 1 X RAM_ADDRESS_IN [8] $end
$var wire 1 Y RAM_ADDRESS_IN [7] $end
$var wire 1 Z RAM_ADDRESS_IN [6] $end
$var wire 1 [ RAM_ADDRESS_IN [5] $end
$var wire 1 \ RAM_ADDRESS_IN [4] $end
$var wire 1 ] RAM_ADDRESS_IN [3] $end
$var wire 1 ^ RAM_ADDRESS_IN [2] $end
$var wire 1 _ RAM_ADDRESS_IN [1] $end
$var wire 1 ` RAM_ADDRESS_IN [0] $end
$var wire 1 a RAM_OUT [15] $end
$var wire 1 b RAM_OUT [14] $end
$var wire 1 c RAM_OUT [13] $end
$var wire 1 d RAM_OUT [12] $end
$var wire 1 e RAM_OUT [11] $end
$var wire 1 f RAM_OUT [10] $end
$var wire 1 g RAM_OUT [9] $end
$var wire 1 h RAM_OUT [8] $end
$var wire 1 i RAM_OUT [7] $end
$var wire 1 j RAM_OUT [6] $end
$var wire 1 k RAM_OUT [5] $end
$var wire 1 l RAM_OUT [4] $end
$var wire 1 m RAM_OUT [3] $end
$var wire 1 n RAM_OUT [2] $end
$var wire 1 o RAM_OUT [1] $end
$var wire 1 p RAM_OUT [0] $end
$var wire 1 q RESULT [15] $end
$var wire 1 r RESULT [14] $end
$var wire 1 s RESULT [13] $end
$var wire 1 t RESULT [12] $end
$var wire 1 u RESULT [11] $end
$var wire 1 v RESULT [10] $end
$var wire 1 w RESULT [9] $end
$var wire 1 x RESULT [8] $end
$var wire 1 y RESULT [7] $end
$var wire 1 z RESULT [6] $end
$var wire 1 { RESULT [5] $end
$var wire 1 | RESULT [4] $end
$var wire 1 } RESULT [3] $end
$var wire 1 ~ RESULT [2] $end
$var wire 1 !! RESULT [1] $end
$var wire 1 "! RESULT [0] $end
$var wire 1 #! skipff_check $end
$var wire 1 $! Testr_1q [15] $end
$var wire 1 %! Testr_1q [14] $end
$var wire 1 &! Testr_1q [13] $end
$var wire 1 '! Testr_1q [12] $end
$var wire 1 (! Testr_1q [11] $end
$var wire 1 )! Testr_1q [10] $end
$var wire 1 *! Testr_1q [9] $end
$var wire 1 +! Testr_1q [8] $end
$var wire 1 ,! Testr_1q [7] $end
$var wire 1 -! Testr_1q [6] $end
$var wire 1 .! Testr_1q [5] $end
$var wire 1 /! Testr_1q [4] $end
$var wire 1 0! Testr_1q [3] $end
$var wire 1 1! Testr_1q [2] $end
$var wire 1 2! Testr_1q [1] $end
$var wire 1 3! Testr_1q [0] $end
$var wire 1 4! Testr_2q [15] $end
$var wire 1 5! Testr_2q [14] $end
$var wire 1 6! Testr_2q [13] $end
$var wire 1 7! Testr_2q [12] $end
$var wire 1 8! Testr_2q [11] $end
$var wire 1 9! Testr_2q [10] $end
$var wire 1 :! Testr_2q [9] $end
$var wire 1 ;! Testr_2q [8] $end
$var wire 1 <! Testr_2q [7] $end
$var wire 1 =! Testr_2q [6] $end
$var wire 1 >! Testr_2q [5] $end
$var wire 1 ?! Testr_2q [4] $end
$var wire 1 @! Testr_2q [3] $end
$var wire 1 A! Testr_2q [2] $end
$var wire 1 B! Testr_2q [1] $end
$var wire 1 C! Testr_2q [0] $end
$var wire 1 D! Testr_3q [15] $end
$var wire 1 E! Testr_3q [14] $end
$var wire 1 F! Testr_3q [13] $end
$var wire 1 G! Testr_3q [12] $end
$var wire 1 H! Testr_3q [11] $end
$var wire 1 I! Testr_3q [10] $end
$var wire 1 J! Testr_3q [9] $end
$var wire 1 K! Testr_3q [8] $end
$var wire 1 L! Testr_3q [7] $end
$var wire 1 M! Testr_3q [6] $end
$var wire 1 N! Testr_3q [5] $end
$var wire 1 O! Testr_3q [4] $end
$var wire 1 P! Testr_3q [3] $end
$var wire 1 Q! Testr_3q [2] $end
$var wire 1 R! Testr_3q [1] $end
$var wire 1 S! Testr_3q [0] $end

$scope module i1 $end
$var wire 1 T! gnd $end
$var wire 1 U! vcc $end
$var wire 1 V! unknown $end
$var tri1 1 W! devclrn $end
$var tri1 1 X! devpor $end
$var tri1 1 Y! devoe $end
$var wire 1 Z! MUXX~output_o $end
$var wire 1 [! EXEC1~output_o $end
$var wire 1 \! EXEC2~output_o $end
$var wire 1 ]! ACC_OUT[15]~output_o $end
$var wire 1 ^! ACC_OUT[14]~output_o $end
$var wire 1 _! ACC_OUT[13]~output_o $end
$var wire 1 `! ACC_OUT[12]~output_o $end
$var wire 1 a! ACC_OUT[11]~output_o $end
$var wire 1 b! ACC_OUT[10]~output_o $end
$var wire 1 c! ACC_OUT[9]~output_o $end
$var wire 1 d! ACC_OUT[8]~output_o $end
$var wire 1 e! ACC_OUT[7]~output_o $end
$var wire 1 f! ACC_OUT[6]~output_o $end
$var wire 1 g! ACC_OUT[5]~output_o $end
$var wire 1 h! ACC_OUT[4]~output_o $end
$var wire 1 i! ACC_OUT[3]~output_o $end
$var wire 1 j! ACC_OUT[2]~output_o $end
$var wire 1 k! ACC_OUT[1]~output_o $end
$var wire 1 l! ACC_OUT[0]~output_o $end
$var wire 1 m! k[15]~output_o $end
$var wire 1 n! k[14]~output_o $end
$var wire 1 o! k[13]~output_o $end
$var wire 1 p! k[12]~output_o $end
$var wire 1 q! k[11]~output_o $end
$var wire 1 r! k[10]~output_o $end
$var wire 1 s! k[9]~output_o $end
$var wire 1 t! k[8]~output_o $end
$var wire 1 u! k[7]~output_o $end
$var wire 1 v! k[6]~output_o $end
$var wire 1 w! k[5]~output_o $end
$var wire 1 x! k[4]~output_o $end
$var wire 1 y! k[3]~output_o $end
$var wire 1 z! k[2]~output_o $end
$var wire 1 {! k[1]~output_o $end
$var wire 1 |! k[0]~output_o $end
$var wire 1 }! RAM_OUT[15]~output_o $end
$var wire 1 ~! RAM_OUT[14]~output_o $end
$var wire 1 !" RAM_OUT[13]~output_o $end
$var wire 1 "" RAM_OUT[12]~output_o $end
$var wire 1 #" RAM_OUT[11]~output_o $end
$var wire 1 $" RAM_OUT[10]~output_o $end
$var wire 1 %" RAM_OUT[9]~output_o $end
$var wire 1 &" RAM_OUT[8]~output_o $end
$var wire 1 '" RAM_OUT[7]~output_o $end
$var wire 1 (" RAM_OUT[6]~output_o $end
$var wire 1 )" RAM_OUT[5]~output_o $end
$var wire 1 *" RAM_OUT[4]~output_o $end
$var wire 1 +" RAM_OUT[3]~output_o $end
$var wire 1 ," RAM_OUT[2]~output_o $end
$var wire 1 -" RAM_OUT[1]~output_o $end
$var wire 1 ." RAM_OUT[0]~output_o $end
$var wire 1 /" RAM_ADDRESS_IN[11]~output_o $end
$var wire 1 0" RAM_ADDRESS_IN[10]~output_o $end
$var wire 1 1" RAM_ADDRESS_IN[9]~output_o $end
$var wire 1 2" RAM_ADDRESS_IN[8]~output_o $end
$var wire 1 3" RAM_ADDRESS_IN[7]~output_o $end
$var wire 1 4" RAM_ADDRESS_IN[6]~output_o $end
$var wire 1 5" RAM_ADDRESS_IN[5]~output_o $end
$var wire 1 6" RAM_ADDRESS_IN[4]~output_o $end
$var wire 1 7" RAM_ADDRESS_IN[3]~output_o $end
$var wire 1 8" RAM_ADDRESS_IN[2]~output_o $end
$var wire 1 9" RAM_ADDRESS_IN[1]~output_o $end
$var wire 1 :" RAM_ADDRESS_IN[0]~output_o $end
$var wire 1 ;" PC_OUT[11]~output_o $end
$var wire 1 <" PC_OUT[10]~output_o $end
$var wire 1 =" PC_OUT[9]~output_o $end
$var wire 1 >" PC_OUT[8]~output_o $end
$var wire 1 ?" PC_OUT[7]~output_o $end
$var wire 1 @" PC_OUT[6]~output_o $end
$var wire 1 A" PC_OUT[5]~output_o $end
$var wire 1 B" PC_OUT[4]~output_o $end
$var wire 1 C" PC_OUT[3]~output_o $end
$var wire 1 D" PC_OUT[2]~output_o $end
$var wire 1 E" PC_OUT[1]~output_o $end
$var wire 1 F" PC_OUT[0]~output_o $end
$var wire 1 G" ctrl_mux3~output_o $end
$var wire 1 H" FETCH~output_o $end
$var wire 1 I" ARMISHCARRY~output_o $end
$var wire 1 J" skipff_check~output_o $end
$var wire 1 K" FLIPFLOP~output_o $end
$var wire 1 L" RESULT[15]~output_o $end
$var wire 1 M" RESULT[14]~output_o $end
$var wire 1 N" RESULT[13]~output_o $end
$var wire 1 O" RESULT[12]~output_o $end
$var wire 1 P" RESULT[11]~output_o $end
$var wire 1 Q" RESULT[10]~output_o $end
$var wire 1 R" RESULT[9]~output_o $end
$var wire 1 S" RESULT[8]~output_o $end
$var wire 1 T" RESULT[7]~output_o $end
$var wire 1 U" RESULT[6]~output_o $end
$var wire 1 V" RESULT[5]~output_o $end
$var wire 1 W" RESULT[4]~output_o $end
$var wire 1 X" RESULT[3]~output_o $end
$var wire 1 Y" RESULT[2]~output_o $end
$var wire 1 Z" RESULT[1]~output_o $end
$var wire 1 [" RESULT[0]~output_o $end
$var wire 1 \" Testr_1q[15]~output_o $end
$var wire 1 ]" Testr_1q[14]~output_o $end
$var wire 1 ^" Testr_1q[13]~output_o $end
$var wire 1 _" Testr_1q[12]~output_o $end
$var wire 1 `" Testr_1q[11]~output_o $end
$var wire 1 a" Testr_1q[10]~output_o $end
$var wire 1 b" Testr_1q[9]~output_o $end
$var wire 1 c" Testr_1q[8]~output_o $end
$var wire 1 d" Testr_1q[7]~output_o $end
$var wire 1 e" Testr_1q[6]~output_o $end
$var wire 1 f" Testr_1q[5]~output_o $end
$var wire 1 g" Testr_1q[4]~output_o $end
$var wire 1 h" Testr_1q[3]~output_o $end
$var wire 1 i" Testr_1q[2]~output_o $end
$var wire 1 j" Testr_1q[1]~output_o $end
$var wire 1 k" Testr_1q[0]~output_o $end
$var wire 1 l" Testr_2q[15]~output_o $end
$var wire 1 m" Testr_2q[14]~output_o $end
$var wire 1 n" Testr_2q[13]~output_o $end
$var wire 1 o" Testr_2q[12]~output_o $end
$var wire 1 p" Testr_2q[11]~output_o $end
$var wire 1 q" Testr_2q[10]~output_o $end
$var wire 1 r" Testr_2q[9]~output_o $end
$var wire 1 s" Testr_2q[8]~output_o $end
$var wire 1 t" Testr_2q[7]~output_o $end
$var wire 1 u" Testr_2q[6]~output_o $end
$var wire 1 v" Testr_2q[5]~output_o $end
$var wire 1 w" Testr_2q[4]~output_o $end
$var wire 1 x" Testr_2q[3]~output_o $end
$var wire 1 y" Testr_2q[2]~output_o $end
$var wire 1 z" Testr_2q[1]~output_o $end
$var wire 1 {" Testr_2q[0]~output_o $end
$var wire 1 |" Testr_3q[15]~output_o $end
$var wire 1 }" Testr_3q[14]~output_o $end
$var wire 1 ~" Testr_3q[13]~output_o $end
$var wire 1 !# Testr_3q[12]~output_o $end
$var wire 1 "# Testr_3q[11]~output_o $end
$var wire 1 ## Testr_3q[10]~output_o $end
$var wire 1 $# Testr_3q[9]~output_o $end
$var wire 1 %# Testr_3q[8]~output_o $end
$var wire 1 &# Testr_3q[7]~output_o $end
$var wire 1 '# Testr_3q[6]~output_o $end
$var wire 1 (# Testr_3q[5]~output_o $end
$var wire 1 )# Testr_3q[4]~output_o $end
$var wire 1 *# Testr_3q[3]~output_o $end
$var wire 1 +# Testr_3q[2]~output_o $end
$var wire 1 ,# Testr_3q[1]~output_o $end
$var wire 1 -# Testr_3q[0]~output_o $end
$var wire 1 .# CLK~input_o $end
$var wire 1 /# inst3|NS~0_combout $end
$var wire 1 0# register3|stupid_dff~0_combout $end
$var wire 1 1# register3|stupid_dff~q $end
$var wire 1 2# inst4|auto_generated|counter_comb_bita0~sumout $end
$var wire 1 3# inst4|auto_generated|counter_comb_bita4~COUT $end
$var wire 1 4# inst4|auto_generated|counter_comb_bita5~sumout $end
$var wire 1 5# inst4|auto_generated|counter_comb_bita5~COUT $end
$var wire 1 6# inst4|auto_generated|counter_comb_bita6~sumout $end
$var wire 1 7# MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout $end
$var wire 1 8# MUX|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout $end
$var wire 1 9# inst4|auto_generated|counter_comb_bita6~COUT $end
$var wire 1 :# inst4|auto_generated|counter_comb_bita7~sumout $end
$var wire 1 ;# inst4|auto_generated|counter_comb_bita7~COUT $end
$var wire 1 <# inst4|auto_generated|counter_comb_bita8~sumout $end
$var wire 1 =# inst4|auto_generated|counter_comb_bita8~COUT $end
$var wire 1 ># inst4|auto_generated|counter_comb_bita9~sumout $end
$var wire 1 ?# inst4|auto_generated|counter_comb_bita9~COUT $end
$var wire 1 @# inst4|auto_generated|counter_comb_bita10~sumout $end
$var wire 1 A# inst4|auto_generated|counter_comb_bita10~COUT $end
$var wire 1 B# inst4|auto_generated|counter_comb_bita11~sumout $end
$var wire 1 C# MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout $end
$var wire 1 D# MUX|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout $end
$var wire 1 E# MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout $end
$var wire 1 F# MUX|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout $end
$var wire 1 G# MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout $end
$var wire 1 H# MUX|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout $end
$var wire 1 I# MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout $end
$var wire 1 J# MUX|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout $end
$var wire 1 K# MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout $end
$var wire 1 L# inst|MUX1~8_combout $end
$var wire 1 M# inst|MUX1~2_combout $end
$var wire 1 N# inst|MUX1~3_combout $end
$var wire 1 O# inst|MUX1~4_combout $end
$var wire 1 P# inst|MUX1~9_combout $end
$var wire 1 Q# inst4|auto_generated|_~0_combout $end
$var wire 1 R# inst3|EXEC2~0_combout $end
$var wire 1 S# inst|MUX1~6_combout $end
$var wire 1 T# MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout $end
$var wire 1 U# MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout $end
$var wire 1 V# inst9|inst4|MU0~0_combout $end
$var wire 1 W# inst9|REGFILE|DEMUX4|auto_generated|w_anode22w[2]~0_combout $end
$var wire 1 X# inst9|REGFILE|DEMUX4|auto_generated|w_anode30w[2]~0_combout $end
$var wire 1 Y# inst9|REGFILE|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0_combout $end
$var wire 1 Z# inst9|inst4|cin~0_combout $end
$var wire 1 [# inst9|inst4|cin~1_combout $end
$var wire 1 \# inst9|inst4|Add0~72_combout $end
$var wire 1 ]# inst9|inst4|Add0~73_combout $end
$var wire 1 ^# inst9|inst4|cin~2_combout $end
$var wire 1 _# inst9|inst4|cin~3_combout $end
$var wire 1 `# inst9|inst4|Add0~76_cout $end
$var wire 1 a# inst9|inst4|Add0~17_sumout $end
$var wire 1 b# inst9|inst4|Mux16~0_combout $end
$var wire 1 c# inst9|REGFILE|DEMUX4|auto_generated|w_anode14w[2]~0_combout $end
$var wire 1 d# inst9|REGFILE|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0_combout $end
$var wire 1 e# inst9|inst4|carryout~0_combout $end
$var wire 1 f# inst9|inst4|Mux1~1_combout $end
$var wire 1 g# inst9|inst4|Mux1~2_combout $end
$var wire 1 h# inst9|inst4|Add0~68_combout $end
$var wire 1 i# inst9|inst4|Add0~85_combout $end
$var wire 1 j# inst9|inst4|Add0~82_combout $end
$var wire 1 k# inst9|inst4|Add0~18 $end
$var wire 1 l# inst9|inst4|Add0~13_sumout $end
$var wire 1 m# inst9|inst4|Mux15~0_combout $end
$var wire 1 n# inst9|inst4|Add0~71_combout $end
$var wire 1 o# inst9|inst4|Add0~14 $end
$var wire 1 p# inst9|inst4|Add0~9_sumout $end
$var wire 1 q# inst9|inst4|Mux14~0_combout $end
$var wire 1 r# inst9|inst4|Add0~70_combout $end
$var wire 1 s# inst9|inst4|Add0~10 $end
$var wire 1 t# inst9|inst4|Add0~5_sumout $end
$var wire 1 u# inst9|inst4|Mux13~0_combout $end
$var wire 1 v# inst9|inst4|Add0~69_combout $end
$var wire 1 w# inst9|inst4|Add0~6 $end
$var wire 1 x# inst9|inst4|Add0~41_sumout $end
$var wire 1 y# inst9|inst4|Mux12~0_combout $end
$var wire 1 z# inst9|inst4|Add0~83_combout $end
$var wire 1 {# inst9|inst4|Add0~42 $end
$var wire 1 |# inst9|inst4|Add0~38 $end
$var wire 1 }# inst9|inst4|Add0~33_sumout $end
$var wire 1 ~# inst9|inst4|Mux10~0_combout $end
$var wire 1 !$ inst9|inst4|Add0~81_combout $end
$var wire 1 "$ inst9|inst4|Add0~34 $end
$var wire 1 #$ inst9|inst4|Add0~29_sumout $end
$var wire 1 $$ inst9|inst4|Mux9~0_combout $end
$var wire 1 %$ inst9|inst4|Add0~80_combout $end
$var wire 1 &$ inst9|inst4|Add0~30 $end
$var wire 1 '$ inst9|inst4|Add0~25_sumout $end
$var wire 1 ($ inst9|inst4|Mux8~0_combout $end
$var wire 1 )$ inst9|inst4|Add0~79_combout $end
$var wire 1 *$ inst9|inst4|Add0~26 $end
$var wire 1 +$ inst9|inst4|Add0~21_sumout $end
$var wire 1 ,$ inst9|inst4|Mux7~0_combout $end
$var wire 1 -$ inst9|inst4|Add0~78_combout $end
$var wire 1 .$ inst9|inst4|Add0~22 $end
$var wire 1 /$ inst9|inst4|Add0~61_sumout $end
$var wire 1 0$ inst9|inst4|Mux6~0_combout $end
$var wire 1 1$ inst9|inst4|Add0~88_combout $end
$var wire 1 2$ inst9|inst4|Add0~62 $end
$var wire 1 3$ inst9|inst4|Add0~57_sumout $end
$var wire 1 4$ inst9|inst4|Mux5~0_combout $end
$var wire 1 5$ inst9|inst4|Add0~87_combout $end
$var wire 1 6$ inst9|inst4|Add0~58 $end
$var wire 1 7$ inst9|inst4|Add0~53_sumout $end
$var wire 1 8$ inst9|inst4|Mux4~0_combout $end
$var wire 1 9$ inst9|inst4|Add0~86_combout $end
$var wire 1 :$ inst9|inst4|Add0~54 $end
$var wire 1 ;$ inst9|inst4|Add0~50 $end
$var wire 1 <$ inst9|inst4|Add0~45_sumout $end
$var wire 1 =$ inst9|inst4|Mux2~1_combout $end
$var wire 1 >$ inst9|inst4|Add0~84_combout $end
$var wire 1 ?$ inst9|inst4|Add0~46 $end
$var wire 1 @$ inst9|inst4|Add0~2 $end
$var wire 1 A$ inst9|inst4|Add0~65_sumout $end
$var wire 1 B$ inst9|inst4|carryout~1_combout $end
$var wire 1 C$ inst9|inst2|skip_control~combout $end
$var wire 1 D$ inst9|inst4|skipcondition~0_combout $end
$var wire 1 E$ inst9|inst4|skipen~0_combout $end
$var wire 1 F$ inst9|inst4|skipen~1_combout $end
$var wire 1 G$ inst9|inst4|skipen~2_combout $end
$var wire 1 H$ inst9|SKIP|dffs[0]~0_combout $end
$var wire 1 I$ inst5|skip_control~0_combout $end
$var wire 1 J$ inst|MUX1~0_combout $end
$var wire 1 K$ inst9|inst4|STP~0_combout $end
$var wire 1 L$ inst4|auto_generated|_~1_combout $end
$var wire 1 M$ MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout $end
$var wire 1 N$ MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout $end
$var wire 1 O$ inst|SUB~0_combout $end
$var wire 1 P$ inst|MUX1~1_combout $end
$var wire 1 Q$ inst|MUX1~5_combout $end
$var wire 1 R$ inst2|skip_control~0_combout $end
$var wire 1 S$ inst4|auto_generated|counter_comb_bita0~COUT $end
$var wire 1 T$ inst4|auto_generated|counter_comb_bita1~sumout $end
$var wire 1 U$ inst4|auto_generated|counter_comb_bita1~COUT $end
$var wire 1 V$ inst4|auto_generated|counter_comb_bita2~sumout $end
$var wire 1 W$ inst4|auto_generated|counter_comb_bita2~COUT $end
$var wire 1 X$ inst4|auto_generated|counter_comb_bita3~sumout $end
$var wire 1 Y$ inst4|auto_generated|counter_comb_bita3~COUT $end
$var wire 1 Z$ inst4|auto_generated|counter_comb_bita4~sumout $end
$var wire 1 [$ MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout $end
$var wire 1 \$ MUX|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout $end
$var wire 1 ]$ MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout $end
$var wire 1 ^$ MUX|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout $end
$var wire 1 _$ MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout $end
$var wire 1 `$ MUX|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout $end
$var wire 1 a$ MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout $end
$var wire 1 b$ MUX|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout $end
$var wire 1 c$ inst9|inst4|Mux2~0_combout $end
$var wire 1 d$ inst9|inst4|Add0~37_sumout $end
$var wire 1 e$ inst9|inst4|Mux11~0_combout $end
$var wire 1 f$ inst9|REGFILE|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout $end
$var wire 1 g$ inst9|inst3|skip_control~0_combout $end
$var wire 1 h$ inst9|inst3|skip_control~1_combout $end
$var wire 1 i$ inst|MUX3~0_combout $end
$var wire 1 j$ inst|add_sub~0_combout $end
$var wire 1 k$ ALU2|auto_generated|add_sub_cella[0]~2_cout $end
$var wire 1 l$ ALU2|auto_generated|add_sub_cella[0]~COUT $end
$var wire 1 m$ ALU2|auto_generated|add_sub_cella[1]~COUT $end
$var wire 1 n$ ALU2|auto_generated|add_sub_cella[2]~COUT $end
$var wire 1 o$ ALU2|auto_generated|add_sub_cella[3]~COUT $end
$var wire 1 p$ inst9|REGFILE|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout $end
$var wire 1 q$ inst9|REGFILE|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~1_combout $end
$var wire 1 r$ inst9|REGFILE|G1~combout $end
$var wire 1 s$ inst9|REGFILE|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout $end
$var wire 1 t$ inst9|REGFILE|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout $end
$var wire 1 u$ inst9|REGFILE|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~1_combout $end
$var wire 1 v$ inst9|REGFILE|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout $end
$var wire 1 w$ inst9|REGFILE|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout $end
$var wire 1 x$ inst9|REGFILE|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~1_combout $end
$var wire 1 y$ inst9|REGFILE|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0_combout $end
$var wire 1 z$ inst9|REGFILE|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout $end
$var wire 1 {$ inst9|REGFILE|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~1_combout $end
$var wire 1 |$ inst9|REGFILE|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0_combout $end
$var wire 1 }$ inst9|REGFILE|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout $end
$var wire 1 ~$ inst9|REGFILE|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout $end
$var wire 1 !% MUX|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout $end
$var wire 1 "% MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout $end
$var wire 1 #% MUX|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout $end
$var wire 1 $% inst9|inst4|Mux1~0_combout $end
$var wire 1 %% inst9|inst4|Add0~49_sumout $end
$var wire 1 &% inst9|inst4|Mux3~0_combout $end
$var wire 1 '% inst9|REGFILE|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout $end
$var wire 1 (% ALU2|auto_generated|add_sub_cella[4]~COUT $end
$var wire 1 )% ALU2|auto_generated|add_sub_cella[5]~COUT $end
$var wire 1 *% ALU2|auto_generated|add_sub_cella[6]~COUT $end
$var wire 1 +% ALU2|auto_generated|add_sub_cella[7]~COUT $end
$var wire 1 ,% ALU2|auto_generated|add_sub_cella[8]~COUT $end
$var wire 1 -% ALU2|auto_generated|add_sub_cella[9]~COUT $end
$var wire 1 .% ALU2|auto_generated|add_sub_cella[10]~COUT $end
$var wire 1 /% ALU2|auto_generated|add_sub_cella[11]~COUT $end
$var wire 1 0% inst9|REGFILE|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout $end
$var wire 1 1% inst9|REGFILE|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout $end
$var wire 1 2% inst9|REGFILE|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~1_combout $end
$var wire 1 3% inst9|REGFILE|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout $end
$var wire 1 4% inst9|REGFILE|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout $end
$var wire 1 5% inst9|REGFILE|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~1_combout $end
$var wire 1 6% inst9|REGFILE|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout $end
$var wire 1 7% inst9|REGFILE|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout $end
$var wire 1 8% inst9|REGFILE|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~1_combout $end
$var wire 1 9% inst9|REGFILE|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout $end
$var wire 1 :% inst9|REGFILE|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout $end
$var wire 1 ;% inst9|REGFILE|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout $end
$var wire 1 <% inst9|REGFILE|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout $end
$var wire 1 =% inst9|REGFILE|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout $end
$var wire 1 >% inst9|REGFILE|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~1_combout $end
$var wire 1 ?% inst9|REGFILE|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout $end
$var wire 1 @% inst9|REGFILE|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout $end
$var wire 1 A% inst9|REGFILE|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~1_combout $end
$var wire 1 B% inst9|REGFILE|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout $end
$var wire 1 C% inst9|REGFILE|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout $end
$var wire 1 D% inst9|REGFILE|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~1_combout $end
$var wire 1 E% inst9|REGFILE|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout $end
$var wire 1 F% inst9|REGFILE|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout $end
$var wire 1 G% inst9|REGFILE|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~1_combout $end
$var wire 1 H% MUX|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout $end
$var wire 1 I% inst9|inst4|Add0~1_sumout $end
$var wire 1 J% ALU2|auto_generated|add_sub_cella[12]~COUT $end
$var wire 1 K% ALU2|auto_generated|add_sub_cella[13]~COUT $end
$var wire 1 L% ALU2|auto_generated|add_sub_cella[14]~COUT $end
$var wire 1 M% inst9|REGFILE|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~1_combout $end
$var wire 1 N% inst9|REGFILE|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~2_combout $end
$var wire 1 O% inst9|REGFILE|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout $end
$var wire 1 P% inst9|REGFILE|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout $end
$var wire 1 Q% inst9|REGFILE|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~1_combout $end
$var wire 1 R% inst9|REGFILE|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0_combout $end
$var wire 1 S% inst9|REGFILE|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout $end
$var wire 1 T% inst9|REGFILE|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~1_combout $end
$var wire 1 U% MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout $end
$var wire 1 V% inst5|skip_control~1_combout $end
$var wire 1 W% inst|SUB~1_combout $end
$var wire 1 X% register3|inst1~q $end
$var wire 1 Y% inst3|EXEC1~0_combout $end
$var wire 1 Z% inst|MUX1~7_combout $end
$var wire 1 [% inst3|NS [2] $end
$var wire 1 \% inst3|NS [1] $end
$var wire 1 ]% inst3|NS [0] $end
$var wire 1 ^% lab5ram|altsyncram_component|auto_generated|q_a [15] $end
$var wire 1 _% lab5ram|altsyncram_component|auto_generated|q_a [14] $end
$var wire 1 `% lab5ram|altsyncram_component|auto_generated|q_a [13] $end
$var wire 1 a% lab5ram|altsyncram_component|auto_generated|q_a [12] $end
$var wire 1 b% lab5ram|altsyncram_component|auto_generated|q_a [11] $end
$var wire 1 c% lab5ram|altsyncram_component|auto_generated|q_a [10] $end
$var wire 1 d% lab5ram|altsyncram_component|auto_generated|q_a [9] $end
$var wire 1 e% lab5ram|altsyncram_component|auto_generated|q_a [8] $end
$var wire 1 f% lab5ram|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 g% lab5ram|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 h% lab5ram|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 i% lab5ram|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 j% lab5ram|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 k% lab5ram|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 l% lab5ram|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 m% lab5ram|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 n% IR|dffs [15] $end
$var wire 1 o% IR|dffs [14] $end
$var wire 1 p% IR|dffs [13] $end
$var wire 1 q% IR|dffs [12] $end
$var wire 1 r% IR|dffs [11] $end
$var wire 1 s% IR|dffs [10] $end
$var wire 1 t% IR|dffs [9] $end
$var wire 1 u% IR|dffs [8] $end
$var wire 1 v% IR|dffs [7] $end
$var wire 1 w% IR|dffs [6] $end
$var wire 1 x% IR|dffs [5] $end
$var wire 1 y% IR|dffs [4] $end
$var wire 1 z% IR|dffs [3] $end
$var wire 1 {% IR|dffs [2] $end
$var wire 1 |% IR|dffs [1] $end
$var wire 1 }% IR|dffs [0] $end
$var wire 1 ~% inst4|auto_generated|counter_reg_bit [11] $end
$var wire 1 !& inst4|auto_generated|counter_reg_bit [10] $end
$var wire 1 "& inst4|auto_generated|counter_reg_bit [9] $end
$var wire 1 #& inst4|auto_generated|counter_reg_bit [8] $end
$var wire 1 $& inst4|auto_generated|counter_reg_bit [7] $end
$var wire 1 %& inst4|auto_generated|counter_reg_bit [6] $end
$var wire 1 && inst4|auto_generated|counter_reg_bit [5] $end
$var wire 1 '& inst4|auto_generated|counter_reg_bit [4] $end
$var wire 1 (& inst4|auto_generated|counter_reg_bit [3] $end
$var wire 1 )& inst4|auto_generated|counter_reg_bit [2] $end
$var wire 1 *& inst4|auto_generated|counter_reg_bit [1] $end
$var wire 1 +& inst4|auto_generated|counter_reg_bit [0] $end
$var wire 1 ,& ALU2|auto_generated|result [15] $end
$var wire 1 -& ALU2|auto_generated|result [14] $end
$var wire 1 .& ALU2|auto_generated|result [13] $end
$var wire 1 /& ALU2|auto_generated|result [12] $end
$var wire 1 0& ALU2|auto_generated|result [11] $end
$var wire 1 1& ALU2|auto_generated|result [10] $end
$var wire 1 2& ALU2|auto_generated|result [9] $end
$var wire 1 3& ALU2|auto_generated|result [8] $end
$var wire 1 4& ALU2|auto_generated|result [7] $end
$var wire 1 5& ALU2|auto_generated|result [6] $end
$var wire 1 6& ALU2|auto_generated|result [5] $end
$var wire 1 7& ALU2|auto_generated|result [4] $end
$var wire 1 8& ALU2|auto_generated|result [3] $end
$var wire 1 9& ALU2|auto_generated|result [2] $end
$var wire 1 :& ALU2|auto_generated|result [1] $end
$var wire 1 ;& ALU2|auto_generated|result [0] $end
$var wire 1 <& inst9|REGFILE|R2|dffs [15] $end
$var wire 1 =& inst9|REGFILE|R2|dffs [14] $end
$var wire 1 >& inst9|REGFILE|R2|dffs [13] $end
$var wire 1 ?& inst9|REGFILE|R2|dffs [12] $end
$var wire 1 @& inst9|REGFILE|R2|dffs [11] $end
$var wire 1 A& inst9|REGFILE|R2|dffs [10] $end
$var wire 1 B& inst9|REGFILE|R2|dffs [9] $end
$var wire 1 C& inst9|REGFILE|R2|dffs [8] $end
$var wire 1 D& inst9|REGFILE|R2|dffs [7] $end
$var wire 1 E& inst9|REGFILE|R2|dffs [6] $end
$var wire 1 F& inst9|REGFILE|R2|dffs [5] $end
$var wire 1 G& inst9|REGFILE|R2|dffs [4] $end
$var wire 1 H& inst9|REGFILE|R2|dffs [3] $end
$var wire 1 I& inst9|REGFILE|R2|dffs [2] $end
$var wire 1 J& inst9|REGFILE|R2|dffs [1] $end
$var wire 1 K& inst9|REGFILE|R2|dffs [0] $end
$var wire 1 L& inst9|REGFILE|R0|dffs [15] $end
$var wire 1 M& inst9|REGFILE|R0|dffs [14] $end
$var wire 1 N& inst9|REGFILE|R0|dffs [13] $end
$var wire 1 O& inst9|REGFILE|R0|dffs [12] $end
$var wire 1 P& inst9|REGFILE|R0|dffs [11] $end
$var wire 1 Q& inst9|REGFILE|R0|dffs [10] $end
$var wire 1 R& inst9|REGFILE|R0|dffs [9] $end
$var wire 1 S& inst9|REGFILE|R0|dffs [8] $end
$var wire 1 T& inst9|REGFILE|R0|dffs [7] $end
$var wire 1 U& inst9|REGFILE|R0|dffs [6] $end
$var wire 1 V& inst9|REGFILE|R0|dffs [5] $end
$var wire 1 W& inst9|REGFILE|R0|dffs [4] $end
$var wire 1 X& inst9|REGFILE|R0|dffs [3] $end
$var wire 1 Y& inst9|REGFILE|R0|dffs [2] $end
$var wire 1 Z& inst9|REGFILE|R0|dffs [1] $end
$var wire 1 [& inst9|REGFILE|R0|dffs [0] $end
$var wire 1 \& inst9|SKIP|dffs [0] $end
$var wire 1 ]& inst9|CARRY|dffs [0] $end
$var wire 1 ^& inst9|REGFILE|R1|dffs [15] $end
$var wire 1 _& inst9|REGFILE|R1|dffs [14] $end
$var wire 1 `& inst9|REGFILE|R1|dffs [13] $end
$var wire 1 a& inst9|REGFILE|R1|dffs [12] $end
$var wire 1 b& inst9|REGFILE|R1|dffs [11] $end
$var wire 1 c& inst9|REGFILE|R1|dffs [10] $end
$var wire 1 d& inst9|REGFILE|R1|dffs [9] $end
$var wire 1 e& inst9|REGFILE|R1|dffs [8] $end
$var wire 1 f& inst9|REGFILE|R1|dffs [7] $end
$var wire 1 g& inst9|REGFILE|R1|dffs [6] $end
$var wire 1 h& inst9|REGFILE|R1|dffs [5] $end
$var wire 1 i& inst9|REGFILE|R1|dffs [4] $end
$var wire 1 j& inst9|REGFILE|R1|dffs [3] $end
$var wire 1 k& inst9|REGFILE|R1|dffs [2] $end
$var wire 1 l& inst9|REGFILE|R1|dffs [1] $end
$var wire 1 m& inst9|REGFILE|R1|dffs [0] $end
$var wire 1 n& inst9|REGFILE|R3|dffs [15] $end
$var wire 1 o& inst9|REGFILE|R3|dffs [14] $end
$var wire 1 p& inst9|REGFILE|R3|dffs [13] $end
$var wire 1 q& inst9|REGFILE|R3|dffs [12] $end
$var wire 1 r& inst9|REGFILE|R3|dffs [11] $end
$var wire 1 s& inst9|REGFILE|R3|dffs [10] $end
$var wire 1 t& inst9|REGFILE|R3|dffs [9] $end
$var wire 1 u& inst9|REGFILE|R3|dffs [8] $end
$var wire 1 v& inst9|REGFILE|R3|dffs [7] $end
$var wire 1 w& inst9|REGFILE|R3|dffs [6] $end
$var wire 1 x& inst9|REGFILE|R3|dffs [5] $end
$var wire 1 y& inst9|REGFILE|R3|dffs [4] $end
$var wire 1 z& inst9|REGFILE|R3|dffs [3] $end
$var wire 1 {& inst9|REGFILE|R3|dffs [2] $end
$var wire 1 |& inst9|REGFILE|R3|dffs [1] $end
$var wire 1 }& inst9|REGFILE|R3|dffs [0] $end
$var wire 1 ~& lab5ram|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0] $end
$var wire 1 !' lab5ram|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0] $end
$var wire 1 "' lab5ram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0] $end
$var wire 1 #' lab5ram|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0] $end
$var wire 1 $' lab5ram|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0] $end
$var wire 1 %' lab5ram|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0] $end
$var wire 1 &' lab5ram|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0] $end
$var wire 1 '' lab5ram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0] $end
$var wire 1 (' lab5ram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0] $end
$var wire 1 )' lab5ram|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0] $end
$var wire 1 *' lab5ram|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0] $end
$var wire 1 +' lab5ram|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0] $end
$var wire 1 ,' lab5ram|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0] $end
$var wire 1 -' lab5ram|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0] $end
$var wire 1 .' lab5ram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0] $end
$var wire 1 /' lab5ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
02
13
04
05
16
07
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
0H
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0#!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0T!
1U!
xV!
1W!
1X!
1Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
1G"
1H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
1.#
0/#
10#
01#
12#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
1M#
1N#
1O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
1_#
0`#
0a#
0b#
0c#
0d#
1e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
1i$
0j$
1k$
1l$
1m$
1n$
1o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
1$%
0%%
0&%
0'%
1(%
1)%
1*%
1+%
1,%
1-%
1.%
1/%
10%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
1J%
1K%
1L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
z]%
0\%
z[%
0m%
0l%
0k%
0j%
0i%
0h%
0g%
0f%
0e%
0d%
0c%
0b%
0a%
0`%
0_%
0^%
0}%
0|%
0{%
0z%
0y%
0x%
0w%
0v%
0u%
0t%
0s%
0r%
0q%
0p%
0o%
0n%
0+&
0*&
0)&
0(&
0'&
0&&
0%&
0$&
0#&
0"&
0!&
0~%
0;&
0:&
09&
08&
07&
06&
05&
04&
03&
02&
01&
00&
0/&
0.&
0-&
0,&
0K&
0J&
0I&
0H&
0G&
0F&
0E&
0D&
0C&
0B&
0A&
0@&
0?&
0>&
0=&
0<&
0[&
0Z&
0Y&
0X&
0W&
0V&
0U&
0T&
0S&
0R&
0Q&
0P&
0O&
0N&
0M&
0L&
0\&
0]&
0m&
0l&
0k&
0j&
0i&
0h&
0g&
0f&
0e&
0d&
0c&
0b&
0a&
0`&
0_&
0^&
0}&
0|&
0{&
0z&
0y&
0x&
0w&
0v&
0u&
0t&
0s&
0r&
0q&
0p&
0o&
0n&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
$end
#10000
0!
0.#
#20000
1!
1.#
11#
1I$
1/#
1Y%
1[!
0H"
06
14
00#
1Z%
1\%
1Z!
1H
#20001
1#'
1/'
1^%
1m%
1."
1}!
1}$
0l$
1W%
1M%
1a
1p
1!%
1;&
1,&
1U#
1m!
1L"
1["
1|!
0m$
1F$
00%
1g$
0_#
1G
1"!
1q
18
1:&
0Z%
0\%
1"%
1:"
0Z!
1Z"
0n$
1r$
1h$
0M%
1L$
1!!
0H
1`
19&
0"%
0:"
1Y"
0o$
1~
0`
18&
1~$
1X"
0(%
1}
17&
1W"
0)%
1|
16&
1V"
0*%
1{
15&
1U"
0+%
1z
14&
1T"
0,%
1y
13&
1S"
0-%
1x
12&
1R"
0.%
1w
11&
1Q"
0/%
1v
10&
1P"
0J%
1u
1/&
1O"
0K%
1t
1.&
1N"
0L%
1s
1-&
1M"
1r
0,&
0L"
0q
#30000
0!
0.#
#40000
1!
1.#
1}%
1n%
01#
1[&
1+&
1F"
1l!
0g$
0I$
0/#
1S$
1l$
1Y#
0M#
11
1T
0Y%
1"%
02#
0;&
0["
1:"
0[!
1H"
1m$
1]#
0r$
0h$
0F$
16
04
1`
0"!
1T$
0:&
10#
0Z"
1n$
0L$
1a#
0!!
09&
0~$
0Y"
1o$
0~
08&
1~$
1b#
0X"
1(%
0}
07&
0W"
1)%
0|
06&
0V"
1*%
0{
05&
0U"
1+%
0z
04&
0T"
1,%
0y
03&
0S"
1-%
0x
02&
0R"
1.%
0w
01&
0Q"
1/%
0v
00&
0P"
1J%
0u
0/&
0O"
1K%
0t
0.&
0N"
1L%
0s
0-&
0M"
0r
1,&
1L"
1q
#50000
0!
0.#
#60000
1!
1.#
11#
1g$
1I$
1/#
1Y%
1[!
0H"
1r$
1h$
1F$
06
14
00#
1L$
#60001
1,'
0/'
1*'
1"'
1j%
0m%
1h%
1_%
1~!
1)"
0."
1+"
0L%
1F%
0)%
0}$
1t$
0o$
1m
0p
1k
1b
1-&
1T#
1H%
16&
0!%
1;&
18&
1\$
1y!
1X"
1["
0|!
1V"
1w!
1n!
1M"
0*%
0(%
0Y#
1W#
1d#
0]#
0g$
1E$
0e#
1_#
1\#
1r
19
1B
1{
0G
1"!
1}
1D
0,&
15&
17&
1u$
0~$
1G%
0i$
0G"
1W"
1U"
0L"
0+%
0r$
0h$
1P%
1C%
1}$
1p$
0q
1z
1|
03
14&
06&
0V"
1T"
0,%
0F%
1@%
1y
0{
13&
1~$
0G%
0u$
1S"
0-%
1=%
1x
12&
1R"
0.%
1:%
1w
11&
1Q"
0/%
17%
1v
10&
1P"
0J%
14%
1u
1/&
1O"
0K%
11%
1t
1.&
1N"
1S%
1s
0-&
0M"
0P%
0r
#70000
0!
0.#
#80000
1!
1.#
1x%
0}%
1z%
1o%
01#
1*&
0+&
1K&
1{"
0F"
1E"
0I$
0/#
1Y#
0S$
1U$
1S
0T
1C!
0Y%
0"%
12#
1a$
0T$
19"
0:"
0[!
1H"
0U$
0E$
0W#
0F$
16
04
0`
1_
1T$
1V$
10#
0L$
0V$
#90000
0!
0.#
#100000
1!
1.#
11#
1I$
1/#
1Y%
1[!
0H"
1E$
1W#
1F$
06
14
00#
1L$
#100001
1-'
1k%
1,"
0n$
1n
19&
1^$
1z!
1Y"
0Y#
1X#
0W#
1w$
1~
1E
08&
0X"
0t$
0}
#110000
0!
0.#
#120000
1!
1.#
1{%
01#
1+&
1}&
1-#
1F"
0I$
0/#
1Y#
1S$
1T
1S!
0Y%
1"%
02#
1:"
0[!
1H"
1U$
0E$
0X#
0F$
16
04
1`
0T$
10#
0L$
1V$
#130000
0!
0.#
#140000
1!
1.#
11#
1I$
1/#
1Y%
1[!
0H"
1E$
1X#
1F$
06
14
00#
1L$
#140001
1&'
1''
1('
1!'
0-'
1+'
0*'
1d%
1e%
1f%
1a%
0k%
1i%
0h%
0)"
1*"
0,"
1""
1'"
1&"
1%"
1n$
1g
1h
1i
1d
0n
1l
0k
0H%
16&
07&
1b$
09&
0^$
0/&
1N$
04&
1J#
03&
1H#
02&
1F#
1s!
0R"
1t!
0S"
1u!
0T"
1p!
0O"
0z!
0Y"
1x!
0W"
1V"
0w!
1D$
0:%
0=%
1C$
0@%
1[#
1Z#
01%
0X#
1W#
0w$
1I%
1<$
1%%
17$
13$
1/$
1+$
1'$
1#$
1}#
1d$
1x#
1t#
1p#
1l#
0a#
0p$
1F%
1]#
0B
1{
0|
1C
0~
0E
0t
1;
0y
1@
0x
1?
0w
1>
18&
1X"
1a#
1^#
1t$
1}
1G%
1q$
0~$
0b#
1{$
1m#
1x$
1q#
1u$
1u#
1y#
1e$
1D%
1~#
1A%
1$$
1>%
1($
1;%
1,$
18%
10$
15%
14$
12%
18$
1T%
1&%
1Q%
1=$
1N%
1g#
1G$
1I"
1`#
12
1~$
1b#
1H$
1k#
0a#
1o#
0l#
0~$
0b#
1s#
0p#
0{$
0m#
1w#
0t#
0x$
0q#
1{#
0x#
0u$
0u#
1|#
0d$
0q$
0y#
1"$
0}#
0G%
0e$
1&$
0#$
0D%
0~#
1*$
0'$
0A%
0$$
1.$
0+$
0>%
0($
12$
0/$
0;%
0,$
16$
03$
08%
00$
1:$
07$
05%
04$
1;$
0%%
02%
08$
1?$
0<$
0T%
0&%
1@$
0I%
0Q%
0=$
1A$
0N%
0g#
1B$
#150000
0!
0.#
#160000
1!
1.#
0x%
1y%
0{%
1]&
1q%
1v%
1u%
1t%
01#
1)&
0*&
0+&
1\&
0K&
0{"
1J"
0F"
0E"
1D"
0I$
0/#
0D$
0Y#
0S$
0U$
1W$
1R
0S
0T
1#!
0C!
0Y%
0H$
0"%
12#
0a$
1T$
1_$
0V$
18"
09"
0:"
0[!
1H"
0W$
0]#
0E$
0C$
0W#
0F$
16
04
0`
0_
1^
0T$
1V$
1X$
10#
0L$
0k#
1a#
0X$
0G$
0I"
0o#
1l#
02
1~$
1b#
1H$
0s#
1p#
1{$
1m#
0w#
1t#
1x$
1q#
0{#
1x#
1u$
1u#
0|#
1d$
1q$
1y#
0"$
1}#
1G%
1e$
0&$
1#$
1D%
1~#
0*$
1'$
1A%
1$$
0.$
1+$
1>%
1($
02$
1/$
1;%
1,$
06$
13$
18%
10$
0:$
17$
15%
14$
0;$
1%%
12%
18$
0?$
1<$
1T%
1&%
0@$
1I%
1Q%
1=$
0A$
1N%
1g#
0B$
#170000
0!
0.#
#180000
1!
1.#
11#
1/#
1Y%
1[!
0H"
1F$
06
14
00#
1L$
1G$
1I"
12
0H$
#180001
0&'
0''
0('
0!'
1.'
0+'
0"'
0d%
0e%
0f%
0a%
1l%
0i%
0_%
0~!
0*"
1-"
0""
0'"
0&"
0%"
0m$
0g
0h
0i
0d
1o
0l
0b
1-&
0T#
17&
0b$
1:&
1`$
1/&
0N$
14&
0J#
13&
0H#
12&
0F#
0s!
1R"
0t!
1S"
0u!
1T"
0p!
1O"
1{!
1Z"
0x!
1W"
0n!
1M"
0n$
1:%
1=%
1@%
1g$
0[#
0Z#
11%
0d#
1z$
0I%
0<$
0%%
07$
03$
0/$
0+$
0'$
0#$
0}#
0d$
0x#
0t#
0p#
0l#
1k#
0a#
1p$
1e#
0_#
0\#
1P%
1r
09
1|
0C
1!!
1F
1t
0;
1y
0@
1x
0?
1w
0>
19&
1i$
1G"
1Y"
1l#
0`#
0k#
1a#
0^#
0S%
0P%
0F%
0C%
0@%
0=%
0:%
07%
04%
01%
0}$
0p$
1~
13
08&
0Q%
0q$
0~$
0b#
0{$
0m#
0x$
0q#
0u$
0u#
0y#
0G%
0e$
0D%
0~#
0A%
0$$
0>%
0($
0;%
0,$
08%
00$
05%
04$
02%
08$
0T%
0&%
0=$
0N%
0g#
0X"
0a#
0l#
0}
1~$
1b#
1{$
1m#
0{$
0m#
0~$
0b#
#190000
0!
0.#
#200000
1!
1.#
0y%
1|%
0q%
0v%
0u%
0t%
0o%
01#
1+&
0\&
0J"
1F"
0g$
0/#
1r$
1h$
1S$
1T
0#!
0Y%
0G$
1"%
02#
1:"
0I"
0[!
1H"
0r$
0h$
0F$
16
04
02
1`
1T$
1{$
1u$
10#
0L$
0{$
0u$
#210000
0!
0.#
#220000
1!
1.#
11#
1g$
1I$
1/#
1Y%
1[!
0H"
1r$
1h$
1F$
06
14
00#
1L$
1{$
1u$
#220001
0,'
0j%
0+"
0t$
0m
18&
0\$
0y!
1X"
1Y#
1}
0D
0u$
1]#
1a#
1b#
#230000
0!
0.#
#240000
1!
1.#
0z%
01#
0[&
1Z&
1*&
0+&
0F"
1E"
1k!
0l!
0g$
0I$
0/#
0S$
1U$
1m$
1n#
0Y#
01
10
1S
0T
0Y%
0"%
12#
1a$
0T$
0:&
0;&
0["
0Z"
19"
0:"
0[!
1H"
0U$
1W$
1n$
0]#
1l#
0r$
0h$
0F$
16
04
0`
1_
0!!
0"!
1T$
0V$
09&
10#
0Y"
0W$
1o$
0L$
0a#
0~
1V$
1X$
08&
1~$
1m#
0X"
1(%
0}
0X$
07&
0~$
0b#
0W"
1)%
0|
06&
0V"
1*%
0{
05&
0U"
1+%
0z
04&
0T"
1,%
0y
03&
0S"
1-%
0x
02&
0R"
1.%
0w
01&
0Q"
1/%
0v
00&
0P"
1J%
0u
0/&
0O"
1K%
0t
0.&
0N"
1L%
0s
0-&
0M"
0r
1,&
1L"
1q
#250000
0!
0.#
#260000
1!
1.#
11#
1g$
1I$
1/#
1Y%
1[!
0H"
1r$
1h$
1F$
06
14
00#
1L$
#260001
0#'
1!'
0.'
1~&
1"'
0^%
1a%
0l%
1`%
1_%
1~!
1!"
0-"
1""
0}!
0L%
1J$
1P#
0K%
1V#
0z$
0J%
0a
1d
0o
1c
1b
1-&
1T#
1U%
1.&
1:&
0`$
1/&
1N$
0,&
0U#
0m!
0L"
1p!
1O"
0{!
1Z"
1N"
1o!
1n!
1M"
1K$
0e#
0g$
1|$
1r
19
1:
1s
1!!
0F
1t
1;
0q
08
1,&
0-&
0.&
0{$
0i$
0G"
0N"
0M"
1L"
1o#
0l#
0r$
0h$
0L$
1M%
11%
1z$
1q
0r
0s
03
1p#
0m#
1x$
1q#
#270000
0!
0.#
#280000
1!
1.#
0|%
1q%
1p%
0n%
1o%
01#
0I$
0/#
0Y%
0[!
1H"
0F$
16
04
10#
#290000
0!
0.#
#300000
1!
1.#
11#
1I$
1/#
1Y%
1[!
0H"
1F$
06
14
00#
#310000
0!
0.#
#320000
1!
1.#
01#
0I$
0/#
0Y%
0[!
1H"
0F$
16
04
10#
#330000
0!
0.#
#340000
1!
1.#
11#
1I$
1/#
1Y%
1[!
0H"
1F$
06
14
00#
#350000
0!
0.#
#360000
1!
1.#
01#
0I$
0/#
0Y%
0[!
1H"
0F$
16
04
10#
#370000
0!
0.#
#380000
1!
1.#
11#
1I$
1/#
1Y%
1[!
0H"
1F$
06
14
00#
#390000
0!
0.#
#400000
1!
1.#
01#
0I$
0/#
0Y%
0[!
1H"
0F$
16
04
10#
#410000
0!
0.#
#420000
1!
1.#
11#
1I$
1/#
1Y%
1[!
0H"
1F$
06
14
00#
#430000
0!
0.#
#440000
1!
1.#
01#
0I$
0/#
0Y%
0[!
1H"
0F$
16
04
10#
#450000
0!
0.#
#460000
1!
1.#
11#
1I$
1/#
1Y%
1[!
0H"
1F$
06
14
00#
#470000
0!
0.#
#480000
1!
1.#
01#
0I$
0/#
0Y%
0[!
1H"
0F$
16
04
10#
#490000
0!
0.#
#500000
1!
1.#
11#
1I$
1/#
1Y%
1[!
0H"
1F$
06
14
00#
#510000
0!
0.#
#520000
1!
1.#
01#
0I$
0/#
0Y%
0[!
1H"
0F$
16
04
10#
#530000
0!
0.#
#540000
1!
1.#
11#
1I$
1/#
1Y%
1[!
0H"
1F$
06
14
00#
#550000
0!
0.#
#560000
1!
1.#
01#
0I$
0/#
0Y%
0[!
1H"
0F$
16
04
10#
#570000
0!
0.#
#580000
1!
1.#
11#
1I$
1/#
1Y%
1[!
0H"
1F$
06
14
00#
#590000
0!
0.#
#600000
1!
1.#
01#
0I$
0/#
0Y%
0[!
1H"
0F$
16
04
10#
#610000
0!
0.#
#620000
1!
1.#
11#
1I$
1/#
1Y%
1[!
0H"
1F$
06
14
00#
#630000
0!
0.#
#640000
1!
1.#
01#
0I$
0/#
0Y%
0[!
1H"
0F$
16
04
10#
#650000
0!
0.#
#660000
1!
1.#
11#
1I$
1/#
1Y%
1[!
0H"
1F$
06
14
00#
#670000
0!
0.#
#680000
1!
1.#
01#
0I$
0/#
0Y%
0[!
1H"
0F$
16
04
10#
#690000
0!
0.#
#700000
1!
1.#
11#
1I$
1/#
1Y%
1[!
0H"
1F$
06
14
00#
#710000
0!
0.#
#720000
1!
1.#
01#
0I$
0/#
0Y%
0[!
1H"
0F$
16
04
10#
#730000
0!
0.#
#740000
1!
1.#
11#
1I$
1/#
1Y%
1[!
0H"
1F$
06
14
00#
#750000
0!
0.#
#760000
1!
1.#
01#
0I$
0/#
0Y%
0[!
1H"
0F$
16
04
10#
#770000
0!
0.#
#780000
1!
1.#
11#
1I$
1/#
1Y%
1[!
0H"
1F$
06
14
00#
#790000
0!
0.#
#800000
1!
1.#
01#
0I$
0/#
0Y%
0[!
1H"
0F$
16
04
10#
#810000
0!
0.#
#820000
1!
1.#
11#
1I$
1/#
1Y%
1[!
0H"
1F$
06
14
00#
#830000
0!
0.#
#840000
1!
1.#
01#
0I$
0/#
0Y%
0[!
1H"
0F$
16
04
10#
#850000
0!
0.#
#860000
1!
1.#
11#
1I$
1/#
1Y%
1[!
0H"
1F$
06
14
00#
#870000
0!
0.#
#880000
1!
1.#
01#
0I$
0/#
0Y%
0[!
1H"
0F$
16
04
10#
#890000
0!
0.#
#900000
1!
1.#
11#
1I$
1/#
1Y%
1[!
0H"
1F$
06
14
00#
#910000
0!
0.#
#920000
1!
1.#
01#
0I$
0/#
0Y%
0[!
1H"
0F$
16
04
10#
#930000
0!
0.#
#940000
1!
1.#
11#
1I$
1/#
1Y%
1[!
0H"
1F$
06
14
00#
#950000
0!
0.#
#960000
1!
1.#
01#
0I$
0/#
0Y%
0[!
1H"
0F$
16
04
10#
#970000
0!
0.#
#980000
1!
1.#
11#
1I$
1/#
1Y%
1[!
0H"
1F$
06
14
00#
#990000
0!
0.#
#1000000
