ARM GAS  C:\Users\pierc\AppData\Local\Temp\ccZjRiDv.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f3xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f3xx_hal_msp.c"
   1:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f3xx_hal_msp.c **** /**
   3:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f3xx_hal_msp.c ****   * File Name          : stm32f3xx_hal_msp.c
   5:Core/Src/stm32f3xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization
   6:Core/Src/stm32f3xx_hal_msp.c ****   *                      and de-Initialization codes.
   7:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f3xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f3xx_hal_msp.c ****   *
  10:Core/Src/stm32f3xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  11:Core/Src/stm32f3xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f3xx_hal_msp.c ****   *
  13:Core/Src/stm32f3xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32f3xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32f3xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32f3xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32f3xx_hal_msp.c ****   *
  18:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f3xx_hal_msp.c ****   */
  20:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f3xx_hal_msp.c **** 
  22:Core/Src/stm32f3xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f3xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f3xx_hal_msp.c **** 
  26:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f3xx_hal_msp.c **** 
  28:Core/Src/stm32f3xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f3xx_hal_msp.c **** 
ARM GAS  C:\Users\pierc\AppData\Local\Temp\ccZjRiDv.s 			page 2


  31:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f3xx_hal_msp.c **** 
  33:Core/Src/stm32f3xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f3xx_hal_msp.c **** 
  36:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f3xx_hal_msp.c **** 
  38:Core/Src/stm32f3xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f3xx_hal_msp.c **** 
  41:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f3xx_hal_msp.c **** 
  43:Core/Src/stm32f3xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f3xx_hal_msp.c **** 
  46:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f3xx_hal_msp.c **** 
  48:Core/Src/stm32f3xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f3xx_hal_msp.c **** 
  51:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f3xx_hal_msp.c **** 
  53:Core/Src/stm32f3xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f3xx_hal_msp.c **** 
  56:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f3xx_hal_msp.c **** 
  58:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f3xx_hal_msp.c **** 
  60:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f3xx_hal_msp.c **** /**
  62:Core/Src/stm32f3xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f3xx_hal_msp.c ****   */
  64:Core/Src/stm32f3xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f3xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f3xx_hal_msp.c **** 
  68:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f3xx_hal_msp.c **** 
  70:Core/Src/stm32f3xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 70 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 70 3 view .LVU2
  40              		.loc 1 70 3 view .LVU3
  41 0002 0A4B     		ldr	r3, .L3
  42 0004 9A69     		ldr	r2, [r3, #24]
  43 0006 42F00102 		orr	r2, r2, #1
  44 000a 9A61     		str	r2, [r3, #24]
  45              		.loc 1 70 3 view .LVU4
ARM GAS  C:\Users\pierc\AppData\Local\Temp\ccZjRiDv.s 			page 3


  46 000c 9A69     		ldr	r2, [r3, #24]
  47 000e 02F00102 		and	r2, r2, #1
  48 0012 0092     		str	r2, [sp]
  49              		.loc 1 70 3 view .LVU5
  50 0014 009A     		ldr	r2, [sp]
  51              	.LBE2:
  52              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f3xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  53              		.loc 1 71 3 view .LVU7
  54              	.LBB3:
  55              		.loc 1 71 3 view .LVU8
  56              		.loc 1 71 3 view .LVU9
  57 0016 DA69     		ldr	r2, [r3, #28]
  58 0018 42F08052 		orr	r2, r2, #268435456
  59 001c DA61     		str	r2, [r3, #28]
  60              		.loc 1 71 3 view .LVU10
  61 001e DB69     		ldr	r3, [r3, #28]
  62 0020 03F08053 		and	r3, r3, #268435456
  63 0024 0193     		str	r3, [sp, #4]
  64              		.loc 1 71 3 view .LVU11
  65 0026 019B     		ldr	r3, [sp, #4]
  66              	.LBE3:
  67              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f3xx_hal_msp.c ****   
  73:Core/Src/stm32f3xx_hal_msp.c **** 
  74:Core/Src/stm32f3xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32f3xx_hal_msp.c **** 
  76:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Core/Src/stm32f3xx_hal_msp.c **** 
  78:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Core/Src/stm32f3xx_hal_msp.c **** }
  68              		.loc 1 79 1 is_stmt 0 view .LVU13
  69 0028 02B0     		add	sp, sp, #8
  70              	.LCFI1:
  71              		.cfi_def_cfa_offset 0
  72              		@ sp needed
  73 002a 7047     		bx	lr
  74              	.L4:
  75              		.align	2
  76              	.L3:
  77 002c 00100240 		.word	1073876992
  78              		.cfi_endproc
  79              	.LFE130:
  81              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  82              		.align	1
  83              		.global	HAL_ADC_MspInit
  84              		.syntax unified
  85              		.thumb
  86              		.thumb_func
  87              		.fpu fpv4-sp-d16
  89              	HAL_ADC_MspInit:
  90              	.LVL0:
  91              	.LFB131:
  80:Core/Src/stm32f3xx_hal_msp.c **** 
  81:Core/Src/stm32f3xx_hal_msp.c **** /**
  82:Core/Src/stm32f3xx_hal_msp.c **** * @brief ADC MSP Initialization
  83:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
ARM GAS  C:\Users\pierc\AppData\Local\Temp\ccZjRiDv.s 			page 4


  84:Core/Src/stm32f3xx_hal_msp.c **** * @param hadc: ADC handle pointer
  85:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
  86:Core/Src/stm32f3xx_hal_msp.c **** */
  87:Core/Src/stm32f3xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  88:Core/Src/stm32f3xx_hal_msp.c **** {
  92              		.loc 1 88 1 is_stmt 1 view -0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 32
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96              		.loc 1 88 1 is_stmt 0 view .LVU15
  97 0000 00B5     		push	{lr}
  98              	.LCFI2:
  99              		.cfi_def_cfa_offset 4
 100              		.cfi_offset 14, -4
 101 0002 89B0     		sub	sp, sp, #36
 102              	.LCFI3:
 103              		.cfi_def_cfa_offset 40
  89:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 104              		.loc 1 89 3 is_stmt 1 view .LVU16
 105              		.loc 1 89 20 is_stmt 0 view .LVU17
 106 0004 0023     		movs	r3, #0
 107 0006 0393     		str	r3, [sp, #12]
 108 0008 0493     		str	r3, [sp, #16]
 109 000a 0593     		str	r3, [sp, #20]
 110 000c 0693     		str	r3, [sp, #24]
 111 000e 0793     		str	r3, [sp, #28]
  90:Core/Src/stm32f3xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 112              		.loc 1 90 3 is_stmt 1 view .LVU18
 113              		.loc 1 90 10 is_stmt 0 view .LVU19
 114 0010 0368     		ldr	r3, [r0]
 115              		.loc 1 90 5 view .LVU20
 116 0012 B3F1A04F 		cmp	r3, #1342177280
 117 0016 02D0     		beq	.L8
 118              	.LVL1:
 119              	.L5:
  91:Core/Src/stm32f3xx_hal_msp.c ****   {
  92:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  93:Core/Src/stm32f3xx_hal_msp.c **** 
  94:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  95:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
  96:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_ADC12_CLK_ENABLE();
  97:Core/Src/stm32f3xx_hal_msp.c **** 
  98:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  99:Core/Src/stm32f3xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 100:Core/Src/stm32f3xx_hal_msp.c ****     PA0     ------> ADC1_IN1
 101:Core/Src/stm32f3xx_hal_msp.c ****     */
 102:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 103:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 104:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 105:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 106:Core/Src/stm32f3xx_hal_msp.c **** 
 107:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 108:Core/Src/stm32f3xx_hal_msp.c **** 
 109:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 110:Core/Src/stm32f3xx_hal_msp.c ****   }
 111:Core/Src/stm32f3xx_hal_msp.c **** 
 112:Core/Src/stm32f3xx_hal_msp.c **** }
ARM GAS  C:\Users\pierc\AppData\Local\Temp\ccZjRiDv.s 			page 5


 120              		.loc 1 112 1 view .LVU21
 121 0018 09B0     		add	sp, sp, #36
 122              	.LCFI4:
 123              		.cfi_remember_state
 124              		.cfi_def_cfa_offset 4
 125              		@ sp needed
 126 001a 5DF804FB 		ldr	pc, [sp], #4
 127              	.LVL2:
 128              	.L8:
 129              	.LCFI5:
 130              		.cfi_restore_state
  96:Core/Src/stm32f3xx_hal_msp.c **** 
 131              		.loc 1 96 5 is_stmt 1 view .LVU22
 132              	.LBB4:
  96:Core/Src/stm32f3xx_hal_msp.c **** 
 133              		.loc 1 96 5 view .LVU23
  96:Core/Src/stm32f3xx_hal_msp.c **** 
 134              		.loc 1 96 5 view .LVU24
 135 001e 03F17043 		add	r3, r3, #-268435456
 136 0022 03F50433 		add	r3, r3, #135168
 137 0026 5A69     		ldr	r2, [r3, #20]
 138 0028 42F08052 		orr	r2, r2, #268435456
 139 002c 5A61     		str	r2, [r3, #20]
  96:Core/Src/stm32f3xx_hal_msp.c **** 
 140              		.loc 1 96 5 view .LVU25
 141 002e 5A69     		ldr	r2, [r3, #20]
 142 0030 02F08052 		and	r2, r2, #268435456
 143 0034 0192     		str	r2, [sp, #4]
  96:Core/Src/stm32f3xx_hal_msp.c **** 
 144              		.loc 1 96 5 view .LVU26
 145 0036 019A     		ldr	r2, [sp, #4]
 146              	.LBE4:
  96:Core/Src/stm32f3xx_hal_msp.c **** 
 147              		.loc 1 96 5 view .LVU27
  98:Core/Src/stm32f3xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 148              		.loc 1 98 5 view .LVU28
 149              	.LBB5:
  98:Core/Src/stm32f3xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 150              		.loc 1 98 5 view .LVU29
  98:Core/Src/stm32f3xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 151              		.loc 1 98 5 view .LVU30
 152 0038 5A69     		ldr	r2, [r3, #20]
 153 003a 42F40032 		orr	r2, r2, #131072
 154 003e 5A61     		str	r2, [r3, #20]
  98:Core/Src/stm32f3xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 155              		.loc 1 98 5 view .LVU31
 156 0040 5B69     		ldr	r3, [r3, #20]
 157 0042 03F40033 		and	r3, r3, #131072
 158 0046 0293     		str	r3, [sp, #8]
  98:Core/Src/stm32f3xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 159              		.loc 1 98 5 view .LVU32
 160 0048 029B     		ldr	r3, [sp, #8]
 161              	.LBE5:
  98:Core/Src/stm32f3xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 162              		.loc 1 98 5 view .LVU33
 102:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 163              		.loc 1 102 5 view .LVU34
ARM GAS  C:\Users\pierc\AppData\Local\Temp\ccZjRiDv.s 			page 6


 102:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 164              		.loc 1 102 25 is_stmt 0 view .LVU35
 165 004a 0123     		movs	r3, #1
 166 004c 0393     		str	r3, [sp, #12]
 103:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 167              		.loc 1 103 5 is_stmt 1 view .LVU36
 103:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 168              		.loc 1 103 26 is_stmt 0 view .LVU37
 169 004e 0323     		movs	r3, #3
 170 0050 0493     		str	r3, [sp, #16]
 104:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 171              		.loc 1 104 5 is_stmt 1 view .LVU38
 104:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 172              		.loc 1 104 26 is_stmt 0 view .LVU39
 173 0052 0023     		movs	r3, #0
 174 0054 0593     		str	r3, [sp, #20]
 105:Core/Src/stm32f3xx_hal_msp.c **** 
 175              		.loc 1 105 5 is_stmt 1 view .LVU40
 176 0056 03A9     		add	r1, sp, #12
 177 0058 4FF09040 		mov	r0, #1207959552
 178              	.LVL3:
 105:Core/Src/stm32f3xx_hal_msp.c **** 
 179              		.loc 1 105 5 is_stmt 0 view .LVU41
 180 005c FFF7FEFF 		bl	HAL_GPIO_Init
 181              	.LVL4:
 182              		.loc 1 112 1 view .LVU42
 183 0060 DAE7     		b	.L5
 184              		.cfi_endproc
 185              	.LFE131:
 187              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 188              		.align	1
 189              		.global	HAL_I2C_MspInit
 190              		.syntax unified
 191              		.thumb
 192              		.thumb_func
 193              		.fpu fpv4-sp-d16
 195              	HAL_I2C_MspInit:
 196              	.LVL5:
 197              	.LFB132:
 113:Core/Src/stm32f3xx_hal_msp.c **** /**
 114:Core/Src/stm32f3xx_hal_msp.c **** * @brief I2C MSP Initialization
 115:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
 116:Core/Src/stm32f3xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 117:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 118:Core/Src/stm32f3xx_hal_msp.c **** */
 119:Core/Src/stm32f3xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 120:Core/Src/stm32f3xx_hal_msp.c **** {
 198              		.loc 1 120 1 is_stmt 1 view -0
 199              		.cfi_startproc
 200              		@ args = 0, pretend = 0, frame = 32
 201              		@ frame_needed = 0, uses_anonymous_args = 0
 202              		.loc 1 120 1 is_stmt 0 view .LVU44
 203 0000 10B5     		push	{r4, lr}
 204              	.LCFI6:
 205              		.cfi_def_cfa_offset 8
 206              		.cfi_offset 4, -8
 207              		.cfi_offset 14, -4
ARM GAS  C:\Users\pierc\AppData\Local\Temp\ccZjRiDv.s 			page 7


 208 0002 88B0     		sub	sp, sp, #32
 209              	.LCFI7:
 210              		.cfi_def_cfa_offset 40
 121:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 211              		.loc 1 121 3 is_stmt 1 view .LVU45
 122:Core/Src/stm32f3xx_hal_msp.c ****  
 123:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 124:Core/Src/stm32f3xx_hal_msp.c **** 
 125:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 126:Core/Src/stm32f3xx_hal_msp.c ****   
 127:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 212              		.loc 1 127 5 view .LVU46
 213              	.LBB6:
 214              		.loc 1 127 5 view .LVU47
 215              		.loc 1 127 5 view .LVU48
 216 0004 114C     		ldr	r4, .L11
 217 0006 6369     		ldr	r3, [r4, #20]
 218 0008 43F48023 		orr	r3, r3, #262144
 219 000c 6361     		str	r3, [r4, #20]
 220              		.loc 1 127 5 view .LVU49
 221 000e 6369     		ldr	r3, [r4, #20]
 222 0010 03F48023 		and	r3, r3, #262144
 223 0014 0193     		str	r3, [sp, #4]
 224              		.loc 1 127 5 view .LVU50
 225 0016 019B     		ldr	r3, [sp, #4]
 226              	.LBE6:
 227              		.loc 1 127 5 view .LVU51
 128:Core/Src/stm32f3xx_hal_msp.c ****    
 129:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 228              		.loc 1 129 3 view .LVU52
 229              		.loc 1 129 23 is_stmt 0 view .LVU53
 230 0018 4FF44073 		mov	r3, #768
 231 001c 0393     		str	r3, [sp, #12]
 130:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 232              		.loc 1 130 3 is_stmt 1 view .LVU54
 233              		.loc 1 130 24 is_stmt 0 view .LVU55
 234 001e 1223     		movs	r3, #18
 235 0020 0493     		str	r3, [sp, #16]
 131:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 236              		.loc 1 131 3 is_stmt 1 view .LVU56
 237              		.loc 1 131 24 is_stmt 0 view .LVU57
 238 0022 0123     		movs	r3, #1
 239 0024 0593     		str	r3, [sp, #20]
 132:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 240              		.loc 1 132 3 is_stmt 1 view .LVU58
 241              		.loc 1 132 25 is_stmt 0 view .LVU59
 242 0026 0323     		movs	r3, #3
 243 0028 0693     		str	r3, [sp, #24]
 133:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 244              		.loc 1 133 3 is_stmt 1 view .LVU60
 245              		.loc 1 133 29 is_stmt 0 view .LVU61
 246 002a 0423     		movs	r3, #4
 247 002c 0793     		str	r3, [sp, #28]
 134:Core/Src/stm32f3xx_hal_msp.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 248              		.loc 1 134 3 is_stmt 1 view .LVU62
 249 002e 03A9     		add	r1, sp, #12
 250 0030 0748     		ldr	r0, .L11+4
ARM GAS  C:\Users\pierc\AppData\Local\Temp\ccZjRiDv.s 			page 8


 251              	.LVL6:
 252              		.loc 1 134 3 is_stmt 0 view .LVU63
 253 0032 FFF7FEFF 		bl	HAL_GPIO_Init
 254              	.LVL7:
 135:Core/Src/stm32f3xx_hal_msp.c **** 
 136:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 137:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 255              		.loc 1 137 5 is_stmt 1 view .LVU64
 256              	.LBB7:
 257              		.loc 1 137 5 view .LVU65
 258              		.loc 1 137 5 view .LVU66
 259 0036 E369     		ldr	r3, [r4, #28]
 260 0038 43F40013 		orr	r3, r3, #2097152
 261 003c E361     		str	r3, [r4, #28]
 262              		.loc 1 137 5 view .LVU67
 263 003e E369     		ldr	r3, [r4, #28]
 264 0040 03F40013 		and	r3, r3, #2097152
 265 0044 0293     		str	r3, [sp, #8]
 266              		.loc 1 137 5 view .LVU68
 267 0046 029B     		ldr	r3, [sp, #8]
 268              	.LBE7:
 269              		.loc 1 137 5 view .LVU69
 138:Core/Src/stm32f3xx_hal_msp.c ****     
 139:Core/Src/stm32f3xx_hal_msp.c **** 
 140:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 141:Core/Src/stm32f3xx_hal_msp.c **** 
 142:Core/Src/stm32f3xx_hal_msp.c **** }
 270              		.loc 1 142 1 is_stmt 0 view .LVU70
 271 0048 08B0     		add	sp, sp, #32
 272              	.LCFI8:
 273              		.cfi_def_cfa_offset 8
 274              		@ sp needed
 275 004a 10BD     		pop	{r4, pc}
 276              	.L12:
 277              		.align	2
 278              	.L11:
 279 004c 00100240 		.word	1073876992
 280 0050 00040048 		.word	1207960576
 281              		.cfi_endproc
 282              	.LFE132:
 284              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 285              		.align	1
 286              		.global	HAL_I2C_MspDeInit
 287              		.syntax unified
 288              		.thumb
 289              		.thumb_func
 290              		.fpu fpv4-sp-d16
 292              	HAL_I2C_MspDeInit:
 293              	.LVL8:
 294              	.LFB133:
 143:Core/Src/stm32f3xx_hal_msp.c **** 
 144:Core/Src/stm32f3xx_hal_msp.c **** /**
 145:Core/Src/stm32f3xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 146:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 147:Core/Src/stm32f3xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 148:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 149:Core/Src/stm32f3xx_hal_msp.c **** */
ARM GAS  C:\Users\pierc\AppData\Local\Temp\ccZjRiDv.s 			page 9


 150:Core/Src/stm32f3xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 151:Core/Src/stm32f3xx_hal_msp.c **** {
 295              		.loc 1 151 1 is_stmt 1 view -0
 296              		.cfi_startproc
 297              		@ args = 0, pretend = 0, frame = 0
 298              		@ frame_needed = 0, uses_anonymous_args = 0
 299              		.loc 1 151 1 is_stmt 0 view .LVU72
 300 0000 08B5     		push	{r3, lr}
 301              	.LCFI9:
 302              		.cfi_def_cfa_offset 8
 303              		.cfi_offset 3, -8
 304              		.cfi_offset 14, -4
 152:Core/Src/stm32f3xx_hal_msp.c ****  
 153:Core/Src/stm32f3xx_hal_msp.c **** 
 154:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 155:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 156:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 305              		.loc 1 156 5 is_stmt 1 view .LVU73
 306 0002 074A     		ldr	r2, .L15
 307 0004 D369     		ldr	r3, [r2, #28]
 308 0006 23F40013 		bic	r3, r3, #2097152
 309 000a D361     		str	r3, [r2, #28]
 157:Core/Src/stm32f3xx_hal_msp.c ****   
 158:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration    
 159:Core/Src/stm32f3xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 160:Core/Src/stm32f3xx_hal_msp.c ****     PB7     ------> I2C1_SDA 
 161:Core/Src/stm32f3xx_hal_msp.c ****     */
 162:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8|GPIO_PIN_9);
 310              		.loc 1 162 5 view .LVU74
 311 000c 4FF44071 		mov	r1, #768
 312 0010 0448     		ldr	r0, .L15+4
 313              	.LVL9:
 314              		.loc 1 162 5 is_stmt 0 view .LVU75
 315 0012 FFF7FEFF 		bl	HAL_GPIO_DeInit
 316              	.LVL10:
 163:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(EXTI3_IRQn );
 317              		.loc 1 163 5 is_stmt 1 view .LVU76
 318 0016 0920     		movs	r0, #9
 319 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 320              	.LVL11:
 164:Core/Src/stm32f3xx_hal_msp.c **** 
 165:Core/Src/stm32f3xx_hal_msp.c **** 
 166:Core/Src/stm32f3xx_hal_msp.c ****   }
 321              		.loc 1 166 3 is_stmt 0 view .LVU77
 322 001c 08BD     		pop	{r3, pc}
 323              	.L16:
 324 001e 00BF     		.align	2
 325              	.L15:
 326 0020 00100240 		.word	1073876992
 327 0024 00040048 		.word	1207960576
 328              		.cfi_endproc
 329              	.LFE133:
 331              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 332              		.align	1
 333              		.global	HAL_ADC_MspDeInit
 334              		.syntax unified
 335              		.thumb
ARM GAS  C:\Users\pierc\AppData\Local\Temp\ccZjRiDv.s 			page 10


 336              		.thumb_func
 337              		.fpu fpv4-sp-d16
 339              	HAL_ADC_MspDeInit:
 340              	.LVL12:
 341              	.LFB134:
 167:Core/Src/stm32f3xx_hal_msp.c **** 
 168:Core/Src/stm32f3xx_hal_msp.c **** /**
 169:Core/Src/stm32f3xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 170:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 171:Core/Src/stm32f3xx_hal_msp.c **** * @param hadc: ADC handle pointer
 172:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 173:Core/Src/stm32f3xx_hal_msp.c **** */
 174:Core/Src/stm32f3xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 175:Core/Src/stm32f3xx_hal_msp.c **** {
 342              		.loc 1 175 1 is_stmt 1 view -0
 343              		.cfi_startproc
 344              		@ args = 0, pretend = 0, frame = 0
 345              		@ frame_needed = 0, uses_anonymous_args = 0
 346              		.loc 1 175 1 is_stmt 0 view .LVU79
 347 0000 08B5     		push	{r3, lr}
 348              	.LCFI10:
 349              		.cfi_def_cfa_offset 8
 350              		.cfi_offset 3, -8
 351              		.cfi_offset 14, -4
 176:Core/Src/stm32f3xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 352              		.loc 1 176 3 is_stmt 1 view .LVU80
 353              		.loc 1 176 10 is_stmt 0 view .LVU81
 354 0002 0368     		ldr	r3, [r0]
 355              		.loc 1 176 5 view .LVU82
 356 0004 B3F1A04F 		cmp	r3, #1342177280
 357 0008 00D0     		beq	.L20
 358              	.LVL13:
 359              	.L17:
 177:Core/Src/stm32f3xx_hal_msp.c ****   {
 178:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 179:Core/Src/stm32f3xx_hal_msp.c **** 
 180:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 181:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 182:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_ADC12_CLK_DISABLE();
 183:Core/Src/stm32f3xx_hal_msp.c **** 
 184:Core/Src/stm32f3xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 185:Core/Src/stm32f3xx_hal_msp.c ****     PA0     ------> ADC1_IN1
 186:Core/Src/stm32f3xx_hal_msp.c ****     */
 187:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 188:Core/Src/stm32f3xx_hal_msp.c **** 
 189:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 190:Core/Src/stm32f3xx_hal_msp.c **** 
 191:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 192:Core/Src/stm32f3xx_hal_msp.c ****   }
 193:Core/Src/stm32f3xx_hal_msp.c **** 
 194:Core/Src/stm32f3xx_hal_msp.c **** }
 360              		.loc 1 194 1 view .LVU83
 361 000a 08BD     		pop	{r3, pc}
 362              	.LVL14:
 363              	.L20:
 182:Core/Src/stm32f3xx_hal_msp.c **** 
 364              		.loc 1 182 5 is_stmt 1 view .LVU84
ARM GAS  C:\Users\pierc\AppData\Local\Temp\ccZjRiDv.s 			page 11


 365 000c 054A     		ldr	r2, .L21
 366 000e 5369     		ldr	r3, [r2, #20]
 367 0010 23F08053 		bic	r3, r3, #268435456
 368 0014 5361     		str	r3, [r2, #20]
 187:Core/Src/stm32f3xx_hal_msp.c **** 
 369              		.loc 1 187 5 view .LVU85
 370 0016 0121     		movs	r1, #1
 371 0018 4FF09040 		mov	r0, #1207959552
 372              	.LVL15:
 187:Core/Src/stm32f3xx_hal_msp.c **** 
 373              		.loc 1 187 5 is_stmt 0 view .LVU86
 374 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 375              	.LVL16:
 376              		.loc 1 194 1 view .LVU87
 377 0020 F3E7     		b	.L17
 378              	.L22:
 379 0022 00BF     		.align	2
 380              	.L21:
 381 0024 00100240 		.word	1073876992
 382              		.cfi_endproc
 383              	.LFE134:
 385              		.text
 386              	.Letext0:
 387              		.file 2 "c:\\stm32projects\\toolchain\\gcc-arm\\arm-none-eabi\\include\\machine\\_default_types.h"
 388              		.file 3 "c:\\stm32projects\\toolchain\\gcc-arm\\arm-none-eabi\\include\\sys\\_stdint.h"
 389              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 390              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 391              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xe.h"
 392              		.file 7 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h"
 393              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 394              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 395              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 396              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_adc_ex.h"
 397              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_adc.h"
 398              		.file 13 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_i2c.h"
 399              		.file 14 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
 400              		.file 15 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_cortex.h"
ARM GAS  C:\Users\pierc\AppData\Local\Temp\ccZjRiDv.s 			page 12


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f3xx_hal_msp.c
C:\Users\pierc\AppData\Local\Temp\ccZjRiDv.s:18     .text.HAL_MspInit:00000000 $t
C:\Users\pierc\AppData\Local\Temp\ccZjRiDv.s:26     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\pierc\AppData\Local\Temp\ccZjRiDv.s:77     .text.HAL_MspInit:0000002c $d
C:\Users\pierc\AppData\Local\Temp\ccZjRiDv.s:82     .text.HAL_ADC_MspInit:00000000 $t
C:\Users\pierc\AppData\Local\Temp\ccZjRiDv.s:89     .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
C:\Users\pierc\AppData\Local\Temp\ccZjRiDv.s:188    .text.HAL_I2C_MspInit:00000000 $t
C:\Users\pierc\AppData\Local\Temp\ccZjRiDv.s:195    .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
C:\Users\pierc\AppData\Local\Temp\ccZjRiDv.s:279    .text.HAL_I2C_MspInit:0000004c $d
C:\Users\pierc\AppData\Local\Temp\ccZjRiDv.s:285    .text.HAL_I2C_MspDeInit:00000000 $t
C:\Users\pierc\AppData\Local\Temp\ccZjRiDv.s:292    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
C:\Users\pierc\AppData\Local\Temp\ccZjRiDv.s:326    .text.HAL_I2C_MspDeInit:00000020 $d
C:\Users\pierc\AppData\Local\Temp\ccZjRiDv.s:332    .text.HAL_ADC_MspDeInit:00000000 $t
C:\Users\pierc\AppData\Local\Temp\ccZjRiDv.s:339    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
C:\Users\pierc\AppData\Local\Temp\ccZjRiDv.s:381    .text.HAL_ADC_MspDeInit:00000024 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
