

================================================================
== Vivado HLS Report for 'imDiff_Loop_L66_proc'
================================================================
* Date:           Wed Dec 16 13:59:19 2020

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        Task_1
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.58|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------------+-----+--------------+---------+
    |       Latency      |      Interval      | Pipeline|
    | min |      max     | min |      max     |   Type  |
    +-----+--------------+-----+--------------+---------+
    |    1|  173002002001|    1|  173002002001|   none  |
    +-----+--------------+-----+--------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+--------------+---------------+-----------+-----------+----------+----------+
        |            |       Latency      |   Iteration   |  Initiation Interval  |   Trip   |          |
        |  Loop Name | min |      max     |    Latency    |  achieved |   target  |   Count  | Pipelined|
        +------------+-----+--------------+---------------+-----------+-----------+----------+----------+
        |- L66       |    0|  173002002000| 2 ~ 173002002 |          -|          -| 0 ~ 1000 |    no    |
        | + L77      |    0|     173002000|   2 ~ 173002  |          -|          -| 0 ~ 1000 |    no    |
        |  ++ L88    |    0|        173000|    3 ~ 865    |          -|          -|  0 ~ 200 |    no    |
        |   +++ L99  |    0|           862|             17|          -|          -|  0 ~ 50  |    no    |
        +------------+-----+--------------+---------------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      1|       0|   1034|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    355|
|Register         |        -|      -|     861|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     861|   1389|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |tmp_41_fu_378_p2       |     *    |      1|  0|   1|          11|          22|
    |SAD_2_fu_758_p2        |     +    |      0|  0|  32|          32|          32|
    |SAD_3_fu_861_p2        |     +    |      0|  0|  32|          32|          32|
    |SAD_fu_573_p2          |     +    |      0|  0|  32|          32|          32|
    |SAD_s_fu_666_p2        |     +    |      0|  0|  32|          32|          32|
    |col_img_1_fu_333_p2    |     +    |      0|  0|  31|          31|           1|
    |col_tpl_1_3_fu_812_p2  |     +    |      0|  0|  32|           3|          32|
    |next_mul_fu_343_p2     |     +    |      0|  0|  42|          11|          42|
    |row_img_1_fu_318_p2    |     +    |      0|  0|  31|          31|           1|
    |row_tpl_1_fu_358_p2    |     +    |      0|  0|  31|           1|          31|
    |tmp_44_fu_506_p2       |     +    |      0|  0|  11|          22|          22|
    |tmp_45_fu_520_p2       |     +    |      0|  0|  22|          22|          22|
    |tmp_47_fu_599_p2       |     +    |      0|  0|  11|          22|          22|
    |tmp_50_fu_613_p2       |     +    |      0|  0|  22|          22|          22|
    |tmp_51_fu_691_p2       |     +    |      0|  0|  11|          22|          22|
    |tmp_53_fu_705_p2       |     +    |      0|  0|  22|          22|          22|
    |tmp_54_fu_788_p2       |     +    |      0|  0|  11|          22|          22|
    |tmp_55_fu_802_p2       |     +    |      0|  0|  22|          22|          22|
    |tmp_61_fu_372_p2       |     +    |      0|  0|  22|          22|          22|
    |tmp_62_fu_384_p2       |     +    |      0|  0|  32|           2|          32|
    |tmp_72_fu_500_p2       |     +    |      0|  0|  11|          22|          22|
    |tmp_77_fu_594_p2       |     +    |      0|  0|  11|          22|          22|
    |tmp_82_fu_686_p2       |     +    |      0|  0|  11|          22|          22|
    |tmp_88_fu_782_p2       |     +    |      0|  0|  11|          22|          22|
    |neg_1_fu_645_p2        |     -    |      0|  0|   9|           1|           9|
    |neg_2_fu_737_p2        |     -    |      0|  0|   9|           1|           9|
    |neg_3_fu_840_p2        |     -    |      0|  0|   9|           1|           9|
    |neg_fu_552_p2          |     -    |      0|  0|   9|           1|           9|
    |p_neg_fu_397_p2        |     -    |      0|  0|  32|           3|          32|
    |p_neg_t_fu_412_p2      |     -    |      0|  0|  30|           1|          30|
    |tmp_46_fu_546_p2       |     -    |      0|  0|   9|           9|           9|
    |tmp_81_1_fu_639_p2     |     -    |      0|  0|   9|           9|           9|
    |tmp_81_2_fu_731_p2     |     -    |      0|  0|   9|           9|           9|
    |tmp_81_3_fu_834_p2     |     -    |      0|  0|   9|           9|           9|
    |tmp_fu_292_p2          |     -    |      0|  0|  32|          32|          32|
    |tmp_s_fu_298_p2        |     -    |      0|  0|  32|          32|          32|
    |abscond_1_fu_650_p2    |   icmp   |      0|  0|   3|           9|           1|
    |abscond_2_fu_742_p2    |   icmp   |      0|  0|   3|           9|           1|
    |abscond_3_fu_845_p2    |   icmp   |      0|  0|   3|           9|           1|
    |abscond_fu_557_p2      |   icmp   |      0|  0|   3|           9|           1|
    |tmp_38_fu_313_p2       |   icmp   |      0|  0|  11|          32|          32|
    |tmp_39_fu_328_p2       |   icmp   |      0|  0|  11|          32|          32|
    |tmp_40_fu_353_p2       |   icmp   |      0|  0|  11|          32|          32|
    |tmp_42_fu_455_p2       |   icmp   |      0|  0|  11|          32|          32|
    |tmp_43_fu_461_p2       |   icmp   |      0|  0|  11|          32|           1|
    |tmp_69_fu_487_p2       |   icmp   |      0|  0|  11|          32|          32|
    |tmp_77_1_fu_585_p2     |   icmp   |      0|  0|  11|          32|          32|
    |tmp_77_2_fu_677_p2     |   icmp   |      0|  0|  11|          32|          32|
    |tmp_77_3_fu_769_p2     |   icmp   |      0|  0|  11|          32|          32|
    |col_tpl_1_1_fu_671_p2  |    or    |      0|  0|  44|          32|           2|
    |col_tpl_1_2_fu_763_p2  |    or    |      0|  0|  44|          32|           2|
    |col_tpl_1_s_fu_579_p2  |    or    |      0|  0|  44|          32|           1|
    |or_cond_fu_467_p2      |    or    |      0|  0|   1|           1|           1|
    |abs_1_fu_655_p3        |  select  |      0|  0|   9|           1|           9|
    |abs_2_fu_747_p3        |  select  |      0|  0|   9|           1|           9|
    |abs_3_fu_850_p3        |  select  |      0|  0|   9|           1|           9|
    |abs_fu_562_p3          |  select  |      0|  0|   9|           1|           9|
    |tmp_65_fu_428_p3       |  select  |      0|  0|  30|           1|          30|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      1|  0|1034|        1038|        1106|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |SAD_1_lcssa_reg_276  |  32|          4|   32|        128|
    |SAD_1_reg_265        |  32|          2|   32|         64|
    |ap_NS_fsm            |  18|         23|    1|         23|
    |col_img_reg_207      |  31|          2|   31|         62|
    |col_tpl_reg_253      |  32|          2|   32|         64|
    |imINPUT_address0     |  21|          5|   21|        105|
    |minSAD_1_reg_230     |  32|          2|   32|         64|
    |minSAD_fu_88         |  32|          2|   32|         64|
    |phi_mul_reg_242      |  42|          2|   42|         84|
    |row_img_reg_195      |  31|          2|   31|         62|
    |row_tpl_reg_219      |  31|          2|   31|         62|
    |tplINPUT_address0    |  21|          5|   21|        105|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 355|         53|  338|        887|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |SAD_1_lcssa_reg_276   |  32|   0|   32|          0|
    |SAD_1_reg_265         |  32|   0|   32|          0|
    |SAD_2_reg_1042        |  32|   0|   32|          0|
    |SAD_reg_990           |  32|   0|   32|          0|
    |SAD_s_reg_1016        |  32|   0|   32|          0|
    |ap_CS_fsm             |  22|   0|   22|          0|
    |ap_done_reg           |   1|   0|    1|          0|
    |col_img_1_reg_918     |  31|   0|   31|          0|
    |col_img_cast_reg_910  |  31|   0|   32|          1|
    |col_img_reg_207       |  31|   0|   31|          0|
    |col_tpl_1_3_reg_1061  |  32|   0|   32|          0|
    |col_tpl_reg_253       |  32|   0|   32|          0|
    |minSAD_1_reg_230      |  32|   0|   32|          0|
    |minSAD_fu_88          |  32|   0|   32|          0|
    |next_mul_reg_931      |  42|   0|   42|          0|
    |phi_mul_reg_242       |  42|   0|   42|          0|
    |row_img_1_reg_905     |  31|   0|   31|          0|
    |row_img_cast_reg_897  |  31|   0|   32|          1|
    |row_img_reg_195       |  31|   0|   31|          0|
    |row_tpl_1_reg_939     |  31|   0|   31|          0|
    |row_tpl_reg_219       |  31|   0|   31|          0|
    |tmp_41_reg_944        |  22|   0|   22|          0|
    |tmp_46_reg_983        |   9|   0|    9|          0|
    |tmp_48_reg_923        |  22|   0|   22|          0|
    |tmp_66_reg_952        |  30|   0|   32|          2|
    |tmp_67_reg_957        |  22|   0|   22|          0|
    |tmp_68_reg_962        |  22|   0|   22|          0|
    |tmp_81_1_reg_1009     |   9|   0|    9|          0|
    |tmp_81_2_reg_1035     |   9|   0|    9|          0|
    |tmp_81_3_reg_1066     |   9|   0|    9|          0|
    |tmp_reg_887           |  32|   0|   32|          0|
    |tmp_s_reg_892         |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 861|   0|  865|          4|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | imDiff_Loop_L66_proc | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | imDiff_Loop_L66_proc | return value |
|ap_start              |  in |    1| ap_ctrl_hs | imDiff_Loop_L66_proc | return value |
|ap_done               | out |    1| ap_ctrl_hs | imDiff_Loop_L66_proc | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | imDiff_Loop_L66_proc | return value |
|ap_idle               | out |    1| ap_ctrl_hs | imDiff_Loop_L66_proc | return value |
|ap_ready              | out |    1| ap_ctrl_hs | imDiff_Loop_L66_proc | return value |
|imHeight              |  in |   32|   ap_none  |       imHeight       |    scalar    |
|tplHeight             |  in |   32|   ap_none  |       tplHeight      |    scalar    |
|imWidth               |  in |   32|   ap_none  |        imWidth       |    scalar    |
|tplWidth              |  in |   32|   ap_none  |       tplWidth       |    scalar    |
|imINPUT_address0      | out |   21|  ap_memory |        imINPUT       |     array    |
|imINPUT_ce0           | out |    1|  ap_memory |        imINPUT       |     array    |
|imINPUT_q0            |  in |   32|  ap_memory |        imINPUT       |     array    |
|tplINPUT_address0     | out |   21|  ap_memory |       tplINPUT       |     array    |
|tplINPUT_ce0          | out |    1|  ap_memory |       tplINPUT       |     array    |
|tplINPUT_q0           |  in |   32|  ap_memory |       tplINPUT       |     array    |
|output_struct         | out |   96|   ap_vld   |     output_struct    |    pointer   |
|output_struct_ap_vld  | out |    1|   ap_vld   |     output_struct    |    pointer   |
+----------------------+-----+-----+------------+----------------------+--------------+

