ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"main_cm4.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.Isr_switch,"ax",%progbits
  21              		.align	2
  22              		.global	Isr_switch
  23              		.thumb
  24              		.thumb_func
  25              		.type	Isr_switch, %function
  26              	Isr_switch:
  27              	.LFB315:
  28              		.file 1 "main_cm4.c"
   1:main_cm4.c    **** #include "project.h"
   2:main_cm4.c    **** 
   3:main_cm4.c    **** #define DELAY_SHORT (500)
   4:main_cm4.c    **** #define DELAY_LONG (1000)
   5:main_cm4.c    **** #define RED_LED_BLINK_COUNT (8)
   6:main_cm4.c    **** #define BLUE_LED_BLINK_COUNT (4)
   7:main_cm4.c    ****     
   8:main_cm4.c    **** #define LED_ON (0)
   9:main_cm4.c    **** #define LED_OFF (1)
  10:main_cm4.c    ****     
  11:main_cm4.c    **** #define SWITCH_INTR_PRIORITY (3u)
  12:main_cm4.c    ****     
  13:main_cm4.c    **** uint32_t interrupt_flag = false;
  14:main_cm4.c    ****    
  15:main_cm4.c    **** void Isr_switch(void)
  16:main_cm4.c    **** {
  29              		.loc 1 16 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34              	.LVL0:
  35              	.LBB24:
  36              	.LBB25:
  37              		.file 2 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/gpio/cy_gpio.h"
   1:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \file cy_gpio.h
   3:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \version 1.10.1
   4:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 2


   5:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief
   6:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Provides an API declaration of the GPIO driver
   7:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   8:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ********************************************************************************
   9:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \copyright
  10:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Copyright 2016-2018, Cypress Semiconductor Corporation. All rights reserved.
  11:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * You may use this file only in accordance with the license, terms, conditions,
  12:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * disclaimers, and limitations in the end user license agreement accompanying
  13:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * the software package with which this file was provided.
  14:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
  15:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
  16:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
  17:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio General Purpose Input Output (GPIO)
  18:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
  19:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The GPIO driver provides an API to configure and access device Input/Output pins.
  20:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * IO pins include all general purpose types such as GPIO, SIO, HSIO, AUXIO, and
  21:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * their variants.
  22:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  23:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Initialization can be performed either at the port level or by configuring the
  24:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * individual pins. For efficient use of code space, port
  25:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuration should be used in the field. Refer to the product device header files 
  26:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * for the list of supported ports and pins.
  27:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  28:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Single pin configuration is performed by using \ref Cy_GPIO_Pin_FastInit 
  29:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   (provide specific values) or \ref Cy_GPIO_Pin_Init (provide a filled
  30:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_pin_config_t structure).
  31:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - An entire port can be configured using \ref Cy_GPIO_Port_Init. Provide a filled 
  32:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_prt_config_t structure. The values in the structure are 
  33:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   bitfields representing the desired value for each pin in the port.
  34:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Pin configuration and management is based on the port address and pin number.
  35:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \ref Cy_GPIO_PortToAddr function can optionally be used to calculate the port
  36:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   address from the port number at run-time.
  37:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  38:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Once the pin/port initialization is complete, each pin can be accessed by 
  39:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * specifying the port (GPIO_PRT_Type) and the pin (0-7) in the provided API 
  40:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * functions.
  41:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  42:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_configuration Configuration Considerations
  43:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  44:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1. Pin multiplexing is controlled through the High-Speed IO Matrix (HSIOM) selection.
  45:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    This allows the pin to connect to signal sources/sinks throughout the device,
  46:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    as defined by the pin HSIOM selection options (en_hsiom_sel_t).
  47:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 2. All pins are initialized to High-Z drive mode with HSIOM connected to CPU (SW
  48:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    control digital pin only) at Power-On-Reset(POR).
  49:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 3. Some API functions perform read-modify-write operations on shared port
  50:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    registers. These functions are not thread safe and care must be taken when
  51:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    called by the application.
  52:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  53:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Multiple pins on a port can be updated using direct port register writes with an
  54:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * appropriate port mask. An example is shown below, highlighting the different ways of 
  55:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuring Port 1 pins using,
  56:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  57:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data register
  58:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data set register
  59:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data clear register
  60:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  61:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c Cy_GPIO_Snippet
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 3


  62:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  63:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_more_information More Information
  64:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  65:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Refer to the technical reference manual (TRM) and the device datasheet.
  66:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  67:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_MISRA MISRA-C Compliance]
  68:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
  69:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  70:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>MISRA Rule</th>
  71:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Class (Required/Advisory)</th>
  72:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Description</th>
  73:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Description of Deviation(s)</th>
  74:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  75:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  76:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>16.7</td>
  77:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A</td>
  78:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A pointer parameter in a function prototype should be declared as pointer 
  79:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         to const if the pointer is not used to modify the addressed object.</td>
  80:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>The objects pointed to by the base addresses of the GPIO port are not always modified.
  81:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         While a const qualifier can be used in select scenarios, it brings little benefit
  82:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         in adding this to the affected functions. </td>
  83:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  84:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
  85:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  86:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_changelog Changelog
  87:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
  88:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr><th>Version</th><th>Changes</th><th>Reason for Change</th></tr>
  89:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  90:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10.1</td>
  91:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Updated description for the functions: \ref Cy_GPIO_GetInterruptStatus, 
  92:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         \ref Cy_GPIO_GetInterruptMask, \ref Cy_GPIO_GetInterruptStatusMasked.
  93:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         Minor documentation edits.
  94:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     </td>
  95:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Documentation update and clarification</td>
  96:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  97:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  98:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10</td>
  99:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added input parameter validation to the API functions</td>
 100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.0</td>
 104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Initial version</td>
 105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
 108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_macros Macros
 110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_functions Functions
 111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_init       Initialization Functions
 113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_gpio       GPIO Functions
 114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_sio        SIO Functions
 115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_interrupt  Port Interrupt Functions
 116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \}
 117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_data_structures Data Structures
 118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_enums Enumerated Types
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 4


 119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if !defined(CY_GPIO_H)
 122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_H
 123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include <stddef.h>
 125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "syslib/cy_syslib.h"
 126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_device_headers.h"
 127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if defined(__cplusplus)
 129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** extern "C" {
 130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #endif
 131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \addtogroup group_gpio_macros
 133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver major version */
 137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MAJOR       1
 138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver minor version */
 140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MINOR       10
 141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** GPIO driver ID */
 143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_ID CY_PDL_DRV_ID(0x16u)
 144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Enumerations
 150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_enums
 153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * GPIO Driver error codes
 158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum 
 160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_SUCCESS   = 0x00u,                                    /**< Returned successful */
 162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_BAD_PARAM = CY_GPIO_ID | CY_PDL_STATUS_ERROR | 0x01u, /**< Bad parameter was passed */
 163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_en_gpio_status_t;
 164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_enums */
 166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Configuration Structures
 170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_data_structures
 174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 5


 176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a port of GPIO pins */
 178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct {
 179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t out;           /**< Initial output data for the IO pins in the port */
 180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrMask;      /**< Interrupt enable mask for the port interrupt */
 181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrCfg;       /**< Port pin interrupt edge detection configuration */
 182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfg;           /**< Port pin drive modes and input buffer enable configuration */
 183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgIn;         /**< Port pin input buffer configuration */
 184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgOut;        /**< Port pin output buffer configuration */
 185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgSIO;        /**< Port SIO pins configuration */
 186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel0Active;    /**< HSIOM selection for port pins 0,1,2,3 */
 187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel1Active;    /**< HSIOM selection for port pins 4,5,6,7 */
 188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_prt_config_t;
 189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a single GPIO pin */
 191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct {
 192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t outVal;         /**< Pin output state */
 193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveMode;      /**< Drive mode */
 194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     en_hsiom_sel_t hsiom;   /**< HSIOM selection */
 195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intEdge;        /**< Interrupt Edge type */
 196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intMask;        /**< Interrupt enable mask */
 197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtrip;          /**< Input buffer voltage trip type */
 198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t slewRate;       /**< Output buffer slew rate */
 199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveSel;       /**< Drive strength */
 200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vregEn;         /**< SIO pair output buffer mode */
 201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t ibufMode;       /**< SIO pair input buffer mode */
 202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtripSel;       /**< SIO pair input buffer trip point */
 203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vrefSel;        /**< SIO pair reference voltage for input buffer trip point */
 204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vohSel;         /**< SIO pair regulated voltage output level */
 205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_pin_config_t;
 206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_data_structures */
 208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Constants
 211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \cond INTERNAL */
 214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* General Constants */
 216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_HALF                       (4UL)      /**< Half-way point of a GPIO port */
 217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_DEINIT                     (0UL)      /**< De-init value for port registers */
 218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* GPIO Masks */
 220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_MASK                     (0x1FUL)   /**< HSIOM selection mask */
 221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_OUT_MASK                       (0x01UL)   /**< Single pin mask for OUT register */
 222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IN_MASK                        (0x01UL)   /**< Single pin mask for IN register */
 223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_DM_MASK                    (0x0FUL)   /**< Single pin mask for drive mode in CF
 224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_IN_VTRIP_SEL_MASK          (0x01UL)   /**< Single pin mask for VTRIP selection 
 225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_SLOW_MASK              (0x01UL)   /**< Single pin mask for slew rate in CFG
 226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_SEL_MASK         (0x03UL)   /**< Single pin mask for drive strength i
 227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_STATUS_MASK               (0x01UL)   /**< Single pin mask for interrupt status
 228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EN_MASK                   (0x01UL)   /**< Single pin mask for interrupt status
 229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_MASKED_MASK               (0x01UL)   /**< Single pin mask for masked interrupt
 230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_SET_MASK                  (0x01UL)   /**< Single pin mask for setting the inte
 231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EDGE_MASK                 (0x03UL)   /**< Single pin mask for interrupt edge t
 232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FLT_EDGE_MASK             (0x07UL)   /**< Single pin mask for setting filtered
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 6


 233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* SIO Masks */
 235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREG_EN_MASK                   (0x01UL)   /**< Single SIO pin mask for voltage regu
 236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_MASK                      (0x01UL)   /**< Single SIO pin mask for input buffer
 237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_SHIFT                     (0x01UL)   /**< Single SIO pin shift for input buffe
 238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_MASK                 (0x01UL)   /**< Single SIO pin mask for the input bu
 239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_SHIFT                (0x02UL)   /**< Single SIO pin shift for the input b
 240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_MASK                  (0x03UL)   /**< Single SIO pin mask for voltage refe
 241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_SHIFT                 (0x03UL)   /**< Single SIO pin shift for voltage ref
 242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_MASK                   (0x07UL)   /**< Single SIO pin mask for VOH */
 243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_SHIFT                  (0x05UL)   /**< Single SIO pin shift for VOH */
 244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Special mask for SIO pin pair setting */
 246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_ODD_PIN_MASK               (0x00FEUL) /**< SIO pin pair selection mask */
 247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_PIN_MASK                   (0x00FFUL) /**< SIO pin pair mask */
 248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Offsets */
 250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_OFFSET                   (3UL)      /**< Offset for HSIOM */
 251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_MODE_OFFSET              (2UL)      /**< Offset for Drive mode */
 252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INBUF_OFFSET                   (3UL)      /**< Offset for input buffer */
 253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_OFFSET           (16UL)     /**< Offset for drive strength */
 254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_CFG_OFFSET                (1UL)      /**< Offset for interrupt config */
 255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FILT_OFFSET               (18UL)     /**< Offset for filtered interrupt config
 256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_SIO_OFFSET                 (2UL)      /**< Offset for SIO config */
 257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation constants */
 259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PINS_MAX                       (8UL)      /**< Number of pins in the port */
 260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_PINS_MASK                  (0x0000000FFUL)
 261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK     (GPIO_PRT_INTR_CFG_EDGE0_SEL_Msk | \
 262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE1_SEL_Msk | \
 263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE2_SEL_Msk | \
 264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE3_SEL_Msk | \
 265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE4_SEL_Msk | \
 266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE5_SEL_Msk | \
 267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE6_SEL_Msk | \
 268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE7_SEL_Msk)            
 269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_RANGE_MASK        (CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK | \
 270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_EDGE_SEL_Msk | \
 271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_SEL_Msk)
 272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INT_MASK_MASK              (0x0000001FFUL)
 273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_SEL_ACTIVE_MASK            (0x1FFFFFFFUL)
 274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation macros */
 276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_VALID(pinNum)           (CY_GPIO_PINS_MAX > (pinNum))
 277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_FILTER_PIN_VALID(pinNum)    (CY_GPIO_PINS_MAX >= (pinNum))
 278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VALUE_VALID(outVal)         (1UL >= (outVal))
 279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DM_VALID(driveMode)         (0U == ((driveMode) & (uint32_t)~CY_GPIO_CFG_DM_MASK
 280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_HSIOM_VALID(hsiom)          (0U == ((hsiom) & (uint32_t)~CY_GPIO_HSIOM_MASK))
 282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INT_EDGE_VALID(intEdge)     ((CY_GPIO_INTR_DISABLE  == (intEdge)) || \
 284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_RISING   == (intEdge)) || \
 285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_FALLING  == (intEdge)) || \
 286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_BOTH     == (intEdge)))
 287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DRIVE_SEL_VALID(driveSel)   ((CY_GPIO_DRIVE_FULL    == (driveSel)) || \
 289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_2     == (driveSel)) || \
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 7


 290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_4     == (driveSel)) || \
 291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_8     == (driveSel)))
 292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VREF_SEL_VALID(vrefSel)     ((CY_SIO_VREF_PINREF    == (vrefSel)) || \
 294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_1_2V      == (vrefSel)) || \
 295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_A    == (vrefSel)) || \
 296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_B    == (vrefSel)))
 297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VOH_SEL_VALID(vrefSel)      ((CY_SIO_VOH_1_00       == (vrefSel)) || \
 299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_25       == (vrefSel)) || \
 300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_49       == (vrefSel)) || \
 301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_67       == (vrefSel)) || \
 302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_08       == (vrefSel)) || \
 303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_50       == (vrefSel)) || \
 304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_78       == (vrefSel)) || \
 305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_4_16       == (vrefSel)))
 306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                    
 307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_BIT_VALID(pinBit)       (0U == ((pinBit) & (uint32_t)~CY_GPIO_PRT_PINS_MASK)
 308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_CFG_VALID(intrCfg)     (0U == ((intrCfg) & (uint32_t)~CY_GPIO_PRT_INTR_CFG_
 309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_MASK_VALID(intrMask)   (0U == ((intrMask) & (uint32_t)~CY_GPIO_PRT_INT_MASK
 310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_SEL_ACT_VALID(selActive)    (0U == ((selActive) & (uint32_t)~CY_GPIO_PRT_SEL_ACT
 311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \endcond */
 313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Constants
 317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_macros
 321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveModes Pin drive mode
 326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive mode of the pin.
 328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_ANALOG                      (0x00UL) /**< \brief Analog High-Z. Input buffer off
 330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_IN_OFF               (0x02UL) /**< \brief Resistive Pull-Up. Input buffer
 331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN_IN_OFF             (0x03UL) /**< \brief Resistive Pull-Down. Input buff
 332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW_IN_OFF         (0x04UL) /**< \brief Open Drain, Drives Low. Input b
 333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH_IN_OFF        (0x05UL) /**< \brief Open Drain, Drives High. Input 
 334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG_IN_OFF               (0x06UL) /**< \brief Strong Drive. Input buffer off 
 335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN_IN_OFF          (0x07UL) /**< \brief Resistive Pull-Up/Down. Input b
 336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_HIGHZ                       (0x08UL) /**< \brief Digital High-Z. Input buffer on
 337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP                      (0x0AUL) /**< \brief Resistive Pull-Up. Input buffer
 338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN                    (0x0BUL) /**< \brief Resistive Pull-Down. Input buff
 339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW                (0x0CUL) /**< \brief Open Drain, Drives Low. Input b
 340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH               (0x0DUL) /**< \brief Open Drain, Drives High. Input 
 341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG                      (0x0EUL) /**< \brief Strong Drive. Input buffer on *
 342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN                 (0x0FUL) /**< \brief Resistive Pull-Up/Down. Input b
 343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_vtrip Voltage trip mode
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 8


 347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the voltage trip type on the pin.
 349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_CMOS                     (0x00UL) /**< \brief Input buffer compatible with CM
 351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_TTL                      (0x01UL) /**< \brief Input buffer compatible with TT
 352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_slewRate Slew Rate Mode
 356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the slew rate of the pin.
 358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_FAST                      (0x00UL) /**< \brief Fast slew rate */
 360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_SLOW                      (0x01UL) /**< \brief Slow slew rate */
 361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveStrength Pin drive strength
 365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive strength of the pin.
 367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_FULL                     (0x00UL) /**< \brief Full drive strength: Max drive 
 369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_2                      (0x01UL) /**< \brief 1/2 drive strength: 1/2 drive c
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_4                      (0x02UL) /**< \brief 1/4 drive strength: 1/4 drive c
 371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_8                      (0x03UL) /**< \brief 1/8 drive strength: 1/8 drive c
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_interruptTrigger Interrupt trigger type
 376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the interrupt trigger type on the pin.
 378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_DISABLE                   (0x00UL) /**< \brief Disable the pin interrupt gener
 380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_RISING                    (0x01UL) /**< \brief Rising-Edge interrupt */
 381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FALLING                   (0x02UL) /**< \brief Falling-Edge interrupt */
 382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_BOTH                      (0x03UL) /**< \brief Both-Edge interrupt */
 383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVreg SIO output buffer mode
 387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO output buffer mode on the pin.
 389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_UNREGULATED                (0x00UL) /**< \brief Unregulated output buffer */
 391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_REGULATED                  (0x01UL) /**< \brief Regulated output buffer */
 392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioIbuf SIO input buffer mode
 396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer mode on the pin.
 398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_SINGLEENDED                (0x00UL) /**< \brief Single ended input buffer */
 400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_DIFFERENTIAL               (0x01UL) /**< \brief Differential input buffer */
 401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 9


 404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVtrip SIO input buffer trip-point
 405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer trip-point of the pin.
 407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_CMOS                      (0x00UL) /**< \brief CMOS input buffer (single-ended
 409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_TTL                       (0x01UL) /**< \brief TTL input buffer (single-ended)
 410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_5VDDIO_0_5VOH           (0x00UL) /**< \brief 0.5xVddio or 0.5xVoh (different
 411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_4VDDIO_1_0VREF          (0x01UL) /**< \brief 0.4xVddio or 0.4xVoh (different
 412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVref SIO reference voltage for input buffer trip-point
 416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the reference voltage of SIO input buffer trip-point.
 418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_PINREF                     (0x00UL) /**< \brief Vref from analog pin */
 420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_1_2V                       (0x01UL) /**< \brief Vref from internal 1.2V referen
 421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_A                     (0x02UL) /**< \brief Vref from AMUXBUS_A */
 422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_B                     (0x03UL) /**< \brief Vref from AMUXBUS_B */
 423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVoh Regulated output voltage level (Voh) and input buffer trip-point of a
 427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the Voh and input buffer trip-point of an SIO pair
 429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_00                        (0x00UL) /**< \brief Voh = 1 x Reference */
 431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_25                        (0x01UL) /**< \brief Voh = 1.25 x Reference */
 432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_49                        (0x02UL) /**< \brief Voh = 1.49 x Reference */
 433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_67                        (0x03UL) /**< \brief Voh = 1.67 x Reference */
 434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_08                        (0x04UL) /**< \brief Voh = 2.08 x Reference */
 435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_50                        (0x05UL) /**< \brief Voh = 2.50 x Reference */
 436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_78                        (0x06UL) /**< \brief Voh = 2.78 x Reference */
 437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_4_16                        (0x07UL) /**< \brief Voh = 4.16 x Reference */
 438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Prototypes
 444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions
 448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Pin_Init(GPIO_PRT_Type* base, uint32_t pinNum, const cy_stc_gpio_pin_co
 457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Port_Init(GPIO_PRT_Type* base, const cy_stc_gpio_prt_config_t *config);
 458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Pin_FastInit(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t driveMode, uint32_t outVal
 459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Port_Deinit(GPIO_PRT_Type* base);
 460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value);
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 10


 461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum);
 462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum);
 463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum);
 472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum);
 474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum);
 475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum);
 476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum);
 477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum);
 479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum);
 481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum);
 483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum);
 485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
 487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
 490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum);
 495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum);
 497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum);
 499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum);
 501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum);
 503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
 505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
 508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum);
 512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum);
 515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatusMasked(GPIO_PRT_Type* base, uint32_t pinNum);
 516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSwInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 11


 518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum);
 519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetFilter(GPIO_PRT_Type* base, uint32_t value);
 520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetFilter(GPIO_PRT_Type* base);
 521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if (IOSS_GPIO_GPIO_PORT_NR_0_31 != 0) || defined (CY_DOXYGEN)
 523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause0(void);
 524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #endif /* (IOSS_GPIO_GPIO_PORT_NR_0_31 != 0) */
 525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if (IOSS_GPIO_GPIO_PORT_NR_32_63 != 0) || defined (CY_DOXYGEN)
 527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause1(void);
 528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #endif /* (IOSS_GPIO_GPIO_PORT_NR_32_63 != 0) */
 529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if (IOSS_GPIO_GPIO_PORT_NR_64_95 != 0) || defined (CY_DOXYGEN)
 531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause2(void);
 532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #endif /* (IOSS_GPIO_GPIO_PORT_NR_64_95 != 0) */
 533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if (IOSS_GPIO_GPIO_PORT_NR_96_127 != 0) || defined (CY_DOXYGEN)
 535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause3(void);
 536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #endif /* (IOSS_GPIO_GPIO_PORT_NR_96_127 != 0) */
 537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_interrupt */
 539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetHSIOM
 548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Configures the HSIOM connection to the pin.
 551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Connects the specified High-Speed Input Output Multiplexer (HSIOM) selection
 553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * to the pin.
 554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
 566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 12


 575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value)
 576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_Type* portAddrHSIOM;
 580:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 581:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 582:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_HSIOM_VALID(value));
 583:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 584:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 585:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_Type*)(HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 586:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 587:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 588:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 589:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = portAddrHSIOM->PORT_SEL0 & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_HSIOM_OFFSE
 590:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portAddrHSIOM->PORT_SEL0 = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << CY_GPIO_HS
 591:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 592:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 593:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 594:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 595:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = portAddrHSIOM->PORT_SEL1 & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_HSIOM_OFFSE
 596:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portAddrHSIOM->PORT_SEL1 = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << CY_GPIO_HS
 597:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 598:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 599:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 600:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 601:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 602:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetHSIOM
 603:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 604:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 605:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Returns the current HSIOM multiplexer connection to the pin.
 606:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 607:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 608:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 609:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 610:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 611:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 612:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 613:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 614:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 615:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 616:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 617:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 618:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 619:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 620:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum)
 621:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 622:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t returnValue;
 623:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 624:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_Type* portAddrHSIOM;
 625:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 626:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 627:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 628:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 629:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_Type*)(HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 630:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 631:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 13


 632:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 633:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (portAddrHSIOM->PORT_SEL0 >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY_GPIO_HSIO
 634:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 635:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 636:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 637:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 638:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (portAddrHSIOM->PORT_SEL1 >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY_GPIO_HSIO
 639:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 640:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 641:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (en_hsiom_sel_t)returnValue;
 642:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 643:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 644:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 645:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 646:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_PortToAddr
 647:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 648:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 649:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Retrieves the port address based on the given port number.
 650:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 651:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This is a helper function to calculate the port base address when given a port
 652:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * number. It is to be used when pin access needs to be calculated at runtime.
 653:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 654:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param portNum
 655:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Port number
 656:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 657:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 658:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Base address of the port register structure
 659:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 660:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 661:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_PortToAddr
 662:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 663:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 664:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum)
 665:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 666:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_Type* base;
 667:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 668:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(portNum < (uint32_t)IOSS_GPIO_GPIO_PORT_NR)
 669:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 670:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****          base = (GPIO_PRT_Type *)(GPIO_BASE + (GPIO_PRT_SECTION_SIZE * portNum));
 671:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 672:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 673:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 674:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         /* Error: Return default base address */
 675:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         base = (GPIO_PRT_Type *)(GPIO_BASE);
 676:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 677:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 678:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (base);
 679:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 680:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 681:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 682:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 683:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 684:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 685:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 686:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 687:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 688:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 14


 689:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Read
 690:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 691:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 692:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Reads the current logic level on the input buffer of the pin.
 693:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 694:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 695:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 696:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 697:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 698:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register.
 699:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
 700:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 701:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 702:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level present on the pin
 703:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 704:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 705:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Read
 706:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 707:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 708:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum)
 709:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 710:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
 711:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 712:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (base->IN >> (pinNum)) & CY_GPIO_IN_MASK;
 713:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 714:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 715:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 716:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 717:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Write
 718:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 719:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 720:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Write a logic 0 or logic 1 state to the output driver.
 721:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 722:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 723:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 724:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 725:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 726:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 727:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 728:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 729:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 730:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 731:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 732:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level to drive out on the pin
 733:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 734:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 735:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
 736:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 737:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 738:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Write
 739:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 740:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 741:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 742:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 743:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 744:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
 745:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 15


 746:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Thread-safe: Directly access the pin registers instead of base->OUT */
 747:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(0UL == value)
 748:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 749:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         base->OUT_CLR = CY_GPIO_OUT_MASK << pinNum;
 750:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 751:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 752:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 753:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         base->OUT_SET = CY_GPIO_OUT_MASK << pinNum;
 754:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 755:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 756:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 757:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 758:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 759:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_ReadOut
 760:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 761:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 762:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Reads the current logic level on the pin output driver.
 763:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 764:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 765:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 766:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 767:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 768:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 769:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 770:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 771:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level on the pin output driver
 772:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 773:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 774:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_ReadOut
 775:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 776:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 777:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum)
 778:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 779:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 780:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 781:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (base->OUT >> pinNum) & CY_GPIO_OUT_MASK;
 782:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 783:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 784:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 785:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 786:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Set
 787:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 788:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 789:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Set a pin output to logic state high.
 790:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 791:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 792:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 793:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 794:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 795:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 796:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 797:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 798:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 799:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 800:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 801:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
 802:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 16


 803:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 804:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Set
 805:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 806:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 807:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum)
 808:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 809:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 810:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 811:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     base->OUT_SET = CY_GPIO_OUT_MASK << pinNum;
 812:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 813:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 814:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 815:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 816:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Clr
 817:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 818:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 819:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Set a pin output to logic state Low.
 820:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 821:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 822:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 823:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 824:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 825:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 826:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 827:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 828:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 829:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 830:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 831:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
 832:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 833:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 834:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Clr
 835:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 836:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 837:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum)
 838:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 839:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 840:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 841:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     base->OUT_CLR = CY_GPIO_OUT_MASK << pinNum;
 842:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 843:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 844:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 845:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 846:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Inv
 847:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 848:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 849:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Set a pin output logic state to the inverse of the current output
 850:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * logic state.
 851:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 852:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 853:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 854:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 855:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 856:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 857:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 858:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 859:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 17


 860:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 861:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 862:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
 863:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 864:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 865:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Inv
 866:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 867:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 868:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum)
 869:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 870:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 871:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 872:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     base->OUT_INV = CY_GPIO_OUT_MASK << pinNum;
 873:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 874:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 875:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 876:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 877:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetDrivemode
 878:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 879:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 880:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Configures the pin output buffer drive mode and input buffer enable.
 881:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 882:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The output buffer drive mode and input buffer enable are combined into a single
 883:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * parameter. The drive mode controls the behavior of the pin in general.
 884:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Enabling the input buffer allows the digital pin state to be read but also
 885:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * contributes to extra current consumption.
 886:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 887:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 888:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 889:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 890:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 891:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 892:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 893:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 894:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive mode. Options are detailed in \ref group_gpio_driveModes macros
 895:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 896:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 897:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
 898:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 899:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 900:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 901:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 902:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 903:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 904:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDrivemode
 905:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 906:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 907:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 908:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 909:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 910:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
 911:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 912:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 913:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_DM_VALID(value));
 914:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 915:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = pinNum << CY_GPIO_DRIVE_MODE_OFFSET;
 916:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (base->CFG & ~(CY_GPIO_CFG_DM_MASK << pinLoc));
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 18


 917:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     base->CFG = tempReg | ((value & CY_GPIO_CFG_DM_MASK) << pinLoc);
 918:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 919:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 920:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 921:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 922:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetDrivemode
 923:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 924:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 925:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Returns the pin output buffer drive mode and input buffer enable state.
 926:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 927:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 928:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 929:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 930:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 931:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 932:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 933:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 934:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive mode. Options are detailed in \ref group_gpio_driveModes macros
 935:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 936:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 937:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDrivemode
 938:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 939:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 940:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum)
 941:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 942:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 943:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 944:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (base->CFG >> (pinNum << CY_GPIO_DRIVE_MODE_OFFSET)) & CY_GPIO_CFG_DM_MASK;
 945:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 946:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 947:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 948:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 949:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVtrip
 950:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 951:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 952:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Configures the GPIO pin input buffer voltage threshold mode.
 953:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 954:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 955:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 956:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 957:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 958:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 959:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 960:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 961:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin voltage threshold mode. Options are detailed in \ref group_gpio_vtrip macros
 962:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 963:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 964:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
 965:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 966:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 967:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 968:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 969:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 970:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 971:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtrip
 972:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 973:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 19


 974:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 975:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 976:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 977:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 978:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 979:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
 980:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 981:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = base->CFG_IN & ~(CY_GPIO_CFG_IN_VTRIP_SEL_MASK << pinNum);
 982:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     base->CFG_IN = tempReg | ((value & CY_GPIO_CFG_IN_VTRIP_SEL_MASK) << pinNum);
 983:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 984:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 985:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 986:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 987:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVtrip
 988:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 989:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 990:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Returns the pin input buffer voltage threshold mode.
 991:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 992:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 993:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 994:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 995:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 996:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 997:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 998:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 999:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin voltage threshold mode. Options are detailed in \ref group_gpio_vtrip macros
1000:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1001:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1002:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtrip
1003:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1004:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1005:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum)
1006:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1007:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1008:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1009:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (base->CFG_IN >> pinNum) & CY_GPIO_CFG_IN_VTRIP_SEL_MASK;
1010:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1011:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1012:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1013:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1014:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetSlewRate
1015:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1016:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1017:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Configures the pin output buffer slew rate.
1018:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1019:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1020:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1021:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1022:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1023:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1024:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1025:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1026:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin slew rate. Options are detailed in \ref group_gpio_slewRate macros
1027:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1028:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1029:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
1030:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 20


1031:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1032:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1033:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1034:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1035:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1036:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetSlewRate
1037:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1038:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1039:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1040:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1041:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1042:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1043:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1044:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1045:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1046:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = base->CFG_OUT & ~(CY_GPIO_CFG_OUT_SLOW_MASK << pinNum);
1047:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     base->CFG_OUT = tempReg | ((value & CY_GPIO_CFG_OUT_SLOW_MASK) << pinNum);
1048:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1049:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1050:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1051:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1052:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetSlewRate
1053:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1054:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1055:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Returns the pin output buffer slew rate.
1056:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1057:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1058:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1059:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1060:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1061:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1062:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1063:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1064:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin slew rate. Options are detailed in \ref group_gpio_slewRate macros
1065:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1066:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1067:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetSlewRate
1068:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1069:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1070:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum)
1071:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1072:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1073:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1074:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (base->CFG_OUT >> pinNum) & CY_GPIO_CFG_OUT_SLOW_MASK;
1075:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1076:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1077:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1078:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1079:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetDriveSel
1080:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1081:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1082:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Configures the pin output buffer drive strength.
1083:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1084:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1085:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1086:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1087:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 21


1088:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1089:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1090:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1091:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive strength. Options are detailed in \ref group_gpio_driveStrength macros
1092:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1093:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1094:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
1095:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1096:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1097:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1098:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1099:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDriveSel
1102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_DRIVE_SEL_VALID(value));
1111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = (uint32_t)(pinNum << 1u) + CY_GPIO_CFG_OUT_DRIVE_OFFSET;
1113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = base->CFG_OUT & ~(CY_GPIO_CFG_OUT_DRIVE_SEL_MASK << pinLoc);
1114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     base->CFG_OUT = tempReg | ((value & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK) << pinLoc);
1115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetDriveSel
1120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Returns the pin output buffer drive strength.
1123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive strength. Options are detailed in \ref group_gpio_driveStrength macros
1132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDriveSel
1135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum)
1138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return ((base->CFG_OUT >> ((uint32_t)(pinNum << 1u) + CY_GPIO_CFG_OUT_DRIVE_OFFSET)) 
1142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****             & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK);
1143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 22


1145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
1146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
1148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
1149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
1150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
1151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVregEn
1154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Configures the SIO pin pair output buffer regulation mode.
1157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair output buffer regulator mode. Options are detailed in \ref group_gpio_sioVreg macros
1168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
1171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVregEn
1178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = (pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET;
1189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = base->CFG_SIO & ~(CY_GPIO_VREG_EN_MASK << pinLoc);
1190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     base->CFG_SIO = tempReg | ((value & CY_GPIO_VREG_EN_MASK) << pinLoc);
1191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVregEn
1196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Returns the SIO pin pair output buffer regulation mode.
1199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 23


1202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair output buffer regulator mode. Options are detailed in \ref group_gpio_sioVreg macros
1210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVregEn
1213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum)
1216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (base->CFG_SIO >> ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET)) & CY_
1220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetIbufMode
1225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Configures the SIO pin pair input buffer mode.
1228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer mode. Options are detailed in \ref group_gpio_sioIbuf macros
1239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
1242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetIbufMode
1249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 24


1259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_IBUF_SHIFT;
1260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (base->CFG_SIO & ~(CY_GPIO_IBUF_MASK << pinLoc));
1261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     base->CFG_SIO = tempReg | ((value & CY_GPIO_IBUF_MASK) << pinLoc);
1262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetIbufMode
1267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Returns the SIO pin pair input buffer mode.
1270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer mode. Options are detailed in \ref group_gpio_sioIbuf macros
1281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetIbufMode
1284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum)
1287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (base->CFG_SIO >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_
1291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVtripSel
1296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Configures the SIO pin pair input buffer trip point.
1299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer trip point. Options are detailed in \ref group_gpio_sioVtrip macros
1310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
1313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 25


1316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtripSel
1320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VTRIP_SEL_SH
1331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (base->CFG_SIO & ~(CY_GPIO_VTRIP_SEL_MASK << pinLoc));
1332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     base->CFG_SIO = tempReg | ((value & CY_GPIO_VTRIP_SEL_MASK) << pinLoc);
1333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVtripSel
1338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Returns the SIO pin pair input buffer trip point.
1341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer trip point. Options are detailed in \ref group_gpio_sioVtrip macros
1352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtripSel
1355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum)
1358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (base->CFG_SIO >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_
1362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVrefSel
1367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Configures the SIO reference voltage for the input buffer trip point.
1370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 26


1373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVref macros
1381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
1384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVrefSel
1391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VREF_SEL_VALID(value));
1400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VREF_SEL_SHI
1402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (base->CFG_SIO & ~(CY_GPIO_VREF_SEL_MASK << pinLoc));
1403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     base->CFG_SIO = tempReg | ((value & CY_GPIO_VREF_SEL_MASK) << pinLoc);
1404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVrefSel
1409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Returns the SIO reference voltage for the input buffer trip point.
1412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVref macros
1423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVrefSel
1426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum)
1429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 27


1430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (base->CFG_SIO >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_
1433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVohSel
1438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Configures the regulated output reference multiplier for the SIO pin pair.
1441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The regulated output reference controls both the output level of digital output
1443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * pin and the input trip point of digital input pin in the SIO pair.
1444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVoh macros
1455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
1458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVohSel
1465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VOH_SEL_VALID(value));
1474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VOH_SEL_SHIF
1476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (base->CFG_SIO & ~(CY_GPIO_VOH_SEL_MASK << pinLoc));
1477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     base->CFG_SIO = tempReg | ((value & CY_GPIO_VOH_SEL_MASK) << pinLoc);
1478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVohSel
1483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Returns the regulated output reference multiplier for the SIO pin pair.
1486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 28


1487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVoh macros
1497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVohSel
1500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum)
1503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (base->CFG_SIO >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_
1507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
1510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
1512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
1513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
1514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
1515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetInterruptStatus
1518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Returns the current unmasked interrupt state of the pin.
1521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The core processor's NVIC is triggered by the masked interrupt bits. This 
1523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * function allows reading the unmasked interrupt state. Whether the bit
1524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * positions actually trigger the interrupt are defined by the interrupt mask bits.
1525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
1532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 0 = Pin interrupt condition not detected
1535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1 = Pin interrupt condition detected
1536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_GetInterruptStatus
1539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum)
1542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 29


1544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (base->INTR >> pinNum) & CY_GPIO_INTR_STATUS_MASK;
1546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_ClearInterrupt
1551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Clears the triggered pin interrupt.
1554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
1561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
1564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_ClearInterrupt
1567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum)
1570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
1572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Any INTR MMIO registers AHB clearing must be preceded with an AHB read access */
1574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     (void)base->INTR;
  38              		.loc 2 1574 0
  39 0000 0B4B     		ldr	r3, .L3
  40 0002 5A69     		ldr	r2, [r3, #20]
1575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     base->INTR = CY_GPIO_INTR_STATUS_MASK << pinNum;
  41              		.loc 2 1576 0
  42 0004 1022     		movs	r2, #16
  43 0006 5A61     		str	r2, [r3, #20]
1577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* This read ensures that the initial write has been flushed out to the hardware */
1579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     (void)base->INTR;
  44              		.loc 2 1579 0
  45 0008 5B69     		ldr	r3, [r3, #20]
  46              	.LVL1:
  47              	.LBE25:
  48              	.LBE24:
  17:main_cm4.c    ****    /*     */
  18:main_cm4.c    ****     Cy_GPIO_ClearInterrupt(KIT_BTN1_PORT, KIT_BTN1_NUM);
  19:main_cm4.c    ****     NVIC_ClearPendingIRQ(SysInt_Switch_cfg.intrSrc);
  49              		.loc 1 19 0
  50 000a 0A4B     		ldr	r3, .L3+4
  51 000c B3F90030 		ldrsh	r3, [r3]
  52              	.LVL2:
  53              	.LBB26:
  54              	.LBB27:
  55              		.file 3 "Generated_Source\\PSoC6\\pdl\\cmsis/include/core_cm4.h"
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 30


   1:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @file     core_cm4.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @version  V5.0.1
   5:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @date     30. January 2017
   6:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  28:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  30:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  31:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include <stdint.h>
  35:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  36:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
  38:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  39:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  40:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  41:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  44:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  47:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  50:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  53:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  54:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  55:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
  56:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 31


  58:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  59:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup Cortex_M4
  60:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
  61:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  62:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  63:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*  CMSIS CM4 definitions */
  64:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  ( 5U)                                  /*!< [31:16] CMSIS HAL mai
  65:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   ( 0U)                                  /*!< [15:0]  CMSIS HAL sub
  66:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  67:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< CMSIS HAL version num
  68:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  69:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  70:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  72:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  73:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
  74:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined ( __CC_ARM )
  75:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  76:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  77:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  78:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  79:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  80:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  81:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  82:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  83:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  84:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  85:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  86:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  87:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  88:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  89:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  90:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  91:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  92:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  93:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  94:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  95:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  96:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  97:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  98:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __GNUC__ )
  99:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __ICCARM__ )
 111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARMVFP__
 112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 32


 115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TASKING__ )
 135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __FPU_VFP__
 136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __CSMC__ )
 147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
 165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 33


 172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
 176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* check device defines and use defaults */
 179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __CM4_REV
 181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __CM4_REV               0x0000U
 182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __FPU_PRESENT
 186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_PRESENT             0U
 187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __MPU_PRESENT
 191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __MPU_PRESENT             0U
 192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li to specify the access to peripheral variables.
 212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
 217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* following defines should be used for structure members */
 223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group Cortex_M4 */
 228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 34


 229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
 232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 Register Abstraction
 233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Register contain:
 234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register
 235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Register
 236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SCB Register
 237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Register
 238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Register
 239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core MPU Register
 240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core FPU Register
 241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
 242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Core Register type definitions.
 251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } APSR_Type;
 272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* APSR Register Definitions */
 274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 35


 286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } IPSR_Type;
 305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IPSR Register Definitions */
 307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } xPSR_Type;
 333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* xPSR Register Definitions */
 335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 36


 343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CONTROL_Type;
 380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CONTROL Register Definitions */
 382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 37


 400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[24U];
 408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RSERVED1[24U];
 410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[24U];
 412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[24U];
 414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[56U];
 416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[644U];
 418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }  NVIC_Type;
 420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 38


 457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[5U];
 460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCB_Type;
 462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB CPUID Register Definitions */
 464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 39


 514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Control Register Definitions */
 537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 40


 571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 41


 628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 42


 685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCnSCB_Type;
 723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 43


 742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SysTick_Type;
 764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Reload Register Definitions */
 779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Current Register Definitions */
 783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 44


 799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 810:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 811:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  union
 812:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 814:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 815:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 816:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 817:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[864U];
 818:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 819:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[15U];
 820:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 821:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[15U];
 822:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 823:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[29U];
 824:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 825:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 826:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 827:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[43U];
 828:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 829:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 830:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[6U];
 831:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 832:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 833:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 834:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 835:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 836:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 837:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 838:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 839:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 840:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 841:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 842:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 843:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } ITM_Type;
 844:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 845:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 846:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 847:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 848:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 849:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 850:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 851:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 852:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 853:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 854:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 855:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 45


 856:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 857:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 858:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 859:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 860:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 861:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 862:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 863:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 864:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 865:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 866:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 867:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 868:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 869:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 870:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 871:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 872:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 873:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 874:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 875:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 876:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 877:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 878:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 879:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 880:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 881:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 882:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 883:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 884:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 885:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 886:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 887:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 888:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 889:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 890:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 891:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 892:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 893:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 894:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 895:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 896:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 897:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 898:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 899:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 900:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 901:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 902:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 903:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 904:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 905:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 906:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 907:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 908:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 909:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 910:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 911:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 912:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 46


 913:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 914:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 915:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 916:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 917:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 918:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 919:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 920:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 921:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 922:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 923:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 924:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 925:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 926:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 927:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 928:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 929:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[1U];
 930:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 931:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 932:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 933:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[1U];
 934:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 935:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 936:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 937:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } DWT_Type;
 938:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 939:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Control Register Definitions */
 940:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 941:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 942:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 943:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 944:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 945:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 946:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 947:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 948:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 949:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 950:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 951:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 952:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 953:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 954:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 955:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 956:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 957:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 958:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 959:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 960:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 961:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 962:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 963:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 964:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 965:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 966:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 967:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 968:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 969:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 47


 970:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 971:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 972:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 973:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 974:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 975:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 976:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 977:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 978:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 979:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 980:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 981:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 982:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 983:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 984:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 985:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 986:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 987:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 988:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 989:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 990:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 991:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 992:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 993:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 994:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 995:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 996:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 997:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 998:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 999:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1000:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1001:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1002:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1003:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1004:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1005:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1006:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1007:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1008:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1009:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1010:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1011:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1012:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1013:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1014:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1015:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1016:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1017:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1018:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1019:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1020:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1021:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1022:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1023:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1024:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1025:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1026:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 48


1027:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1028:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1029:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1030:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1031:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1032:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1033:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1034:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1035:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1036:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1037:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1038:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1039:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1040:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1041:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1042:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1043:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1044:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1045:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1046:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1047:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1048:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1049:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1050:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1051:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1052:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1053:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1054:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1055:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1056:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1057:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1058:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1059:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1060:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1061:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1062:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1063:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[2U];
1064:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1065:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[55U];
1066:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1067:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[131U];
1068:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1069:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1070:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1071:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[759U];
1072:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1073:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1074:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1075:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[1U];
1076:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1077:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1078:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1079:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[39U];
1080:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1081:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1082:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED7[8U];
1083:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 49


1084:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1085:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } TPI_Type;
1086:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1087:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1088:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1089:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1090:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1091:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1092:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1093:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1094:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1095:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1096:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1097:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1098:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1099:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 50


1141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVID Register Definitions */
1176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 51


1198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } MPU_Type;
1229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Type Register Definitions */
1231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Control Register Definitions */
1241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Number Register Definitions */
1251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 52


1255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 53


1312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } FPU_Type;
1318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 54


1369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CoreDebug_Type;
1422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 55


1426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 56


1483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted value.
1522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted bit field value.
1530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 57


1540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Memory mapping of Core Hardware */
1544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
1566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} */
1571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
1575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                Hardware Abstraction Layer
1576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Function Interface contains:
1577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Functions
1578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Functions
1579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Functions
1580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register Access Functions
1581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
1582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 58


1597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Priority Grouping
1632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            Only values from 0..7 are used.
1635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            In case of a conflict between priority grouping and available
1636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t reg_value;
1642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 59


1654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Priority Grouping
1655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Enable Interrupt
1666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Interrupt Enable status
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt is enabled.
1685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Disable Interrupt
1702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 60


1711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __DSB();
1712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __ISB();
1713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Pending Interrupt
1719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt status is pending.
1723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Pending Interrupt
1740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Clear Pending Interrupt
1755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  56              		.loc 3 1761 0
  57 0010 002B     		cmp	r3, #0
  58 0012 09DB     		blt	.L2
1762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
  59              		.loc 3 1763 0
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 61


  60 0014 5A09     		lsrs	r2, r3, #5
  61 0016 03F01F03 		and	r3, r3, #31
  62              	.LVL3:
  63 001a 0121     		movs	r1, #1
  64 001c 01FA03F3 		lsl	r3, r1, r3
  65 0020 6032     		adds	r2, r2, #96
  66 0022 0549     		ldr	r1, .L3+8
  67 0024 41F82230 		str	r3, [r1, r2, lsl #2]
  68              	.L2:
  69              	.LVL4:
  70              	.LBE27:
  71              	.LBE26:
  20:main_cm4.c    ****     /*    */
  21:main_cm4.c    ****     interrupt_flag = true;
  72              		.loc 1 21 0
  73 0028 0122     		movs	r2, #1
  74 002a 044B     		ldr	r3, .L3+12
  75 002c 1A60     		str	r2, [r3]
  76 002e 7047     		bx	lr
  77              	.L4:
  78              		.align	2
  79              	.L3:
  80 0030 00003240 		.word	1077018624
  81 0034 00000000 		.word	SysInt_Switch_cfg
  82 0038 00E100E0 		.word	-536813312
  83 003c 00000000 		.word	.LANCHOR0
  84              		.cfi_endproc
  85              	.LFE315:
  86              		.size	Isr_switch, .-Isr_switch
  87              		.section	.text.main,"ax",%progbits
  88              		.align	2
  89              		.global	main
  90              		.thumb
  91              		.thumb_func
  92              		.type	main, %function
  93              	main:
  94              	.LFB316:
  22:main_cm4.c    **** }
  23:main_cm4.c    **** 
  24:main_cm4.c    **** 
  25:main_cm4.c    **** int main(void)
  26:main_cm4.c    **** {
  95              		.loc 1 26 0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 0
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  99 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 100              		.cfi_def_cfa_offset 24
 101              		.cfi_offset 3, -24
 102              		.cfi_offset 4, -20
 103              		.cfi_offset 5, -16
 104              		.cfi_offset 6, -12
 105              		.cfi_offset 7, -8
 106              		.cfi_offset 14, -4
 107              	.LVL5:
 108              	.LBB28:
 109              	.LBB29:
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 62


 753:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 110              		.loc 2 753 0
 111 0002 0222     		movs	r2, #2
 112 0004 2A4B     		ldr	r3, .L16
 113 0006 9A60     		str	r2, [r3, #8]
 114              	.LVL6:
 115              	.LBE29:
 116              	.LBE28:
 117              	.LBB30:
 118              	.LBB31:
 119              		.file 4 "Generated_Source\\PSoC6\\pdl\\cmsis/include/cmsis_gcc.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @version  V5.0.1
   5:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @date     02. February 2017
   6:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  28:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  35:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ASM
  36:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ASM                     __asm
  37:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  38:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __INLINE
  39:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __INLINE                  inline
  40:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  41:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  42:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_INLINE           static inline
  43:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  44:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  45:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __NO_RETURN               __attribute__((noreturn))
  46:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 63


  47:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __USED
  48:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __USED                    __attribute__((used))
  49:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  50:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __WEAK
  51:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __WEAK                    __attribute__((weak))
  52:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  53:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32
  54:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic push
  55:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wpacked"
  56:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wattributes"
  57:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  58:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic pop
  59:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)     (((struct T_UINT32 *)(x))->v)
  60:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  61:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ALIGNED
  62:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ALIGNED(x)              __attribute__((aligned(x)))
  63:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  64:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED
  65:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED                  __attribute__((packed, aligned(1)))
  66:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  67:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  68:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_STRUCT           struct __attribute__((packed, aligned(1)))
  69:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  70:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  72:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  73:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  74:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  75:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   @{
  76:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
  77:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  78:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
  79:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  80:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  81:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  82:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
  83:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_irq(void)
  84:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
  85:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 120              		.loc 4 85 0
 121              		.syntax unified
 122              	@ 85 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 123 0008 62B6     		cpsie i
 124              	@ 0 "" 2
 125              		.thumb
 126              		.syntax unified
 127              	.LBE31:
 128              	.LBE30:
  27:main_cm4.c    ****     
  28:main_cm4.c    ****     Cy_GPIO_Write(KIT_LED_BLUE_PORT, KIT_LED_BLUE_NUM, LED_OFF);
  29:main_cm4.c    ****     uint32_t count = 0;
  30:main_cm4.c    ****     uint32_t delayMs = DELAY_LONG;
  31:main_cm4.c    ****  
  32:main_cm4.c    ****     /*    */
  33:main_cm4.c    ****     
  34:main_cm4.c    ****     __enable_irq(); /* Enable global interrupts. */
  35:main_cm4.c    ****     
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 64


  36:main_cm4.c    ****     Cy_SysInt_Init(&SysInt_Switch_cfg, Isr_switch);
 129              		.loc 1 36 0
 130 000a 2A4C     		ldr	r4, .L16+4
 131 000c 2A49     		ldr	r1, .L16+8
 132 000e 2046     		mov	r0, r4
 133 0010 FFF7FEFF 		bl	Cy_SysInt_Init
 134              	.LVL7:
  37:main_cm4.c    ****     NVIC_ClearPendingIRQ(SysInt_Switch_cfg.intrSrc);
 135              		.loc 1 37 0
 136 0014 B4F90030 		ldrsh	r3, [r4]
 137              	.LVL8:
 138              	.LBB32:
 139              	.LBB33:
1761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 140              		.loc 3 1761 0
 141 0018 002B     		cmp	r3, #0
 142 001a 08DB     		blt	.L6
 143              		.loc 3 1763 0
 144 001c 5A09     		lsrs	r2, r3, #5
 145 001e 03F01F00 		and	r0, r3, #31
 146 0022 0121     		movs	r1, #1
 147 0024 8140     		lsls	r1, r1, r0
 148 0026 6032     		adds	r2, r2, #96
 149 0028 2448     		ldr	r0, .L16+12
 150 002a 40F82210 		str	r1, [r0, r2, lsl #2]
 151              	.L6:
 152              	.LVL9:
 153              	.LBE33:
 154              	.LBE32:
 155              	.LBB34:
 156              	.LBB35:
1672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 157              		.loc 3 1672 0
 158 002e 002B     		cmp	r3, #0
 159 0030 08DB     		blt	.L7
1674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
 160              		.loc 3 1674 0
 161 0032 5909     		lsrs	r1, r3, #5
 162 0034 03F01F03 		and	r3, r3, #31
 163              	.LVL10:
 164 0038 0122     		movs	r2, #1
 165 003a 02FA03F3 		lsl	r3, r2, r3
 166 003e 1F4A     		ldr	r2, .L16+12
 167 0040 42F82130 		str	r3, [r2, r1, lsl #2]
 168              	.L7:
 169              	.LBE35:
 170              	.LBE34:
  26:main_cm4.c    ****     
 171              		.loc 1 26 0
 172 0044 4FF47A75 		mov	r5, #1000
 173              	.LVL11:
 174              	.L13:
  38:main_cm4.c    ****     NVIC_EnableIRQ(SysInt_Switch_cfg.intrSrc);
  39:main_cm4.c    **** 
  40:main_cm4.c    ****     /* Place your initialization/startup code here (e.g. MyInst_Start()) */
  41:main_cm4.c    **** 
  42:main_cm4.c    ****     for(;;)
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 65


  43:main_cm4.c    ****     {
  44:main_cm4.c    ****         if(interrupt_flag)
 175              		.loc 1 44 0
 176 0048 1D4B     		ldr	r3, .L16+16
 177 004a 1B68     		ldr	r3, [r3]
 178 004c 53B1     		cbz	r3, .L8
  45:main_cm4.c    ****         {
  46:main_cm4.c    ****             interrupt_flag = false;
 179              		.loc 1 46 0
 180 004e 0022     		movs	r2, #0
 181 0050 1B4B     		ldr	r3, .L16+16
 182 0052 1A60     		str	r2, [r3]
  47:main_cm4.c    ****             if(DELAY_LONG == delayMs)
 183              		.loc 1 47 0
 184 0054 B5F57A7F 		cmp	r5, #1000
 185 0058 02D1     		bne	.L14
  48:main_cm4.c    ****             {
  49:main_cm4.c    ****                 delayMs = DELAY_SHORT;
 186              		.loc 1 49 0
 187 005a 4FF4FA75 		mov	r5, #500
 188              	.LVL12:
 189 005e 01E0     		b	.L8
 190              	.LVL13:
 191              	.L14:
  50:main_cm4.c    ****             }
  51:main_cm4.c    ****             else
  52:main_cm4.c    ****             {
  53:main_cm4.c    ****                 delayMs = DELAY_LONG;
 192              		.loc 1 53 0
 193 0060 4FF47A75 		mov	r5, #1000
 194              	.LVL14:
 195              	.L8:
  54:main_cm4.c    ****             }
  55:main_cm4.c    ****         }
  56:main_cm4.c    ****         
  57:main_cm4.c    ****         
  58:main_cm4.c    ****         for (count = 0; count < RED_LED_BLINK_COUNT; count++)
 196              		.loc 1 58 0
 197 0064 0024     		movs	r4, #0
 198 0066 0AE0     		b	.L9
 199              	.LVL15:
 200              	.L10:
 201              	.LBB36:
 202              	.LBB37:
 749:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 203              		.loc 2 749 0
 204 0068 164E     		ldr	r6, .L16+20
 205 006a 8027     		movs	r7, #128
 206 006c 7760     		str	r7, [r6, #4]
 207              	.LVL16:
 208              	.LBE37:
 209              	.LBE36:
  59:main_cm4.c    ****         {
  60:main_cm4.c    ****             Cy_GPIO_Write(KIT_LED_RED_PORT, KIT_LED_RED_NUM, LED_ON);
  61:main_cm4.c    ****             Cy_SysLib_Delay(delayMs);
 210              		.loc 1 61 0
 211 006e 2846     		mov	r0, r5
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 66


 212 0070 FFF7FEFF 		bl	Cy_SysLib_Delay
 213              	.LVL17:
 214              	.LBB38:
 215              	.LBB39:
 753:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 216              		.loc 2 753 0
 217 0074 B760     		str	r7, [r6, #8]
 218              	.LVL18:
 219              	.LBE39:
 220              	.LBE38:
  62:main_cm4.c    ****             Cy_GPIO_Write(KIT_LED_RED_PORT, KIT_LED_RED_NUM, LED_OFF);
  63:main_cm4.c    ****             Cy_SysLib_Delay(delayMs);
 221              		.loc 1 63 0
 222 0076 2846     		mov	r0, r5
 223 0078 FFF7FEFF 		bl	Cy_SysLib_Delay
 224              	.LVL19:
  58:main_cm4.c    ****         {
 225              		.loc 1 58 0
 226 007c 0134     		adds	r4, r4, #1
 227              	.LVL20:
 228              	.L9:
  58:main_cm4.c    ****         {
 229              		.loc 1 58 0 is_stmt 0 discriminator 1
 230 007e 072C     		cmp	r4, #7
 231 0080 F2D9     		bls	.L10
  64:main_cm4.c    ****         }
  65:main_cm4.c    ****         
  66:main_cm4.c    ****         Cy_SysPm_DeepSleep(CY_SYSPM_WAIT_FOR_INTERRUPT);
 232              		.loc 1 66 0 is_stmt 1
 233 0082 0020     		movs	r0, #0
 234 0084 FFF7FEFF 		bl	Cy_SysPm_DeepSleep
 235              	.LVL21:
  67:main_cm4.c    ****         
  68:main_cm4.c    ****         for (count = 0; count < BLUE_LED_BLINK_COUNT; count++)
 236              		.loc 1 68 0
 237 0088 0024     		movs	r4, #0
 238 008a 0AE0     		b	.L11
 239              	.LVL22:
 240              	.L12:
 241              	.LBB40:
 242              	.LBB41:
 749:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 243              		.loc 2 749 0
 244 008c 084E     		ldr	r6, .L16
 245 008e 0227     		movs	r7, #2
 246 0090 7760     		str	r7, [r6, #4]
 247              	.LVL23:
 248              	.LBE41:
 249              	.LBE40:
  69:main_cm4.c    ****         {
  70:main_cm4.c    ****             Cy_GPIO_Write(KIT_LED_BLUE_PORT, KIT_LED_BLUE_NUM, LED_ON);
  71:main_cm4.c    ****             Cy_SysLib_Delay(delayMs);
 250              		.loc 1 71 0
 251 0092 2846     		mov	r0, r5
 252 0094 FFF7FEFF 		bl	Cy_SysLib_Delay
 253              	.LVL24:
 254              	.LBB42:
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 67


 255              	.LBB43:
 753:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 256              		.loc 2 753 0
 257 0098 B760     		str	r7, [r6, #8]
 258              	.LVL25:
 259              	.LBE43:
 260              	.LBE42:
  72:main_cm4.c    ****             Cy_GPIO_Write(KIT_LED_BLUE_PORT, KIT_LED_BLUE_NUM, LED_OFF);
  73:main_cm4.c    ****             Cy_SysLib_Delay(delayMs);
 261              		.loc 1 73 0
 262 009a 2846     		mov	r0, r5
 263 009c FFF7FEFF 		bl	Cy_SysLib_Delay
 264              	.LVL26:
  68:main_cm4.c    ****         {
 265              		.loc 1 68 0
 266 00a0 0134     		adds	r4, r4, #1
 267              	.LVL27:
 268              	.L11:
  68:main_cm4.c    ****         {
 269              		.loc 1 68 0 is_stmt 0 discriminator 1
 270 00a2 032C     		cmp	r4, #3
 271 00a4 F2D9     		bls	.L12
  74:main_cm4.c    ****         }
  75:main_cm4.c    ****         /*      */
  76:main_cm4.c    ****         Cy_SysPm_DeepSleep(CY_SYSPM_WAIT_FOR_INTERRUPT);
 272              		.loc 1 76 0 is_stmt 1
 273 00a6 0020     		movs	r0, #0
 274 00a8 FFF7FEFF 		bl	Cy_SysPm_DeepSleep
 275              	.LVL28:
  77:main_cm4.c    ****     }
 276              		.loc 1 77 0
 277 00ac CCE7     		b	.L13
 278              	.L17:
 279 00ae 00BF     		.align	2
 280              	.L16:
 281 00b0 80053240 		.word	1077020032
 282 00b4 00000000 		.word	SysInt_Switch_cfg
 283 00b8 00000000 		.word	Isr_switch
 284 00bc 00E100E0 		.word	-536813312
 285 00c0 00000000 		.word	.LANCHOR0
 286 00c4 80063240 		.word	1077020288
 287              		.cfi_endproc
 288              	.LFE316:
 289              		.size	main, .-main
 290              		.global	interrupt_flag
 291              		.bss
 292              		.align	2
 293              		.set	.LANCHOR0,. + 0
 294              		.type	interrupt_flag, %object
 295              		.size	interrupt_flag, 4
 296              	interrupt_flag:
 297 0000 00000000 		.space	4
 298              		.text
 299              	.Letext0:
 300              		.file 5 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/psoc63/include/cy8c6347bzi_bld53.h"
 301              		.file 6 "c:\\program files (x86)\\cypress\\psoc creator\\4.2\\psoc creator\\import\\gnu\\arm\\5.4.
 302              		.file 7 "c:\\program files (x86)\\cypress\\psoc creator\\4.2\\psoc creator\\import\\gnu\\arm\\5.4.
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 68


 303              		.file 8 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/ip/cyip_gpio.h"
 304              		.file 9 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 305              		.file 10 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysint/cy_sysint.h"
 306              		.file 11 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syspm/cy_syspm.h"
 307              		.file 12 "Generated_Source\\PSoC6/cyfitter_sysint_cfg.h"
 308              		.section	.debug_info,"",%progbits
 309              	.Ldebug_info0:
 310 0000 170B0000 		.4byte	0xb17
 311 0004 0400     		.2byte	0x4
 312 0006 00000000 		.4byte	.Ldebug_abbrev0
 313 000a 04       		.byte	0x4
 314 000b 01       		.uleb128 0x1
 315 000c BB040000 		.4byte	.LASF240
 316 0010 0C       		.byte	0xc
 317 0011 B4130000 		.4byte	.LASF241
 318 0015 1D060000 		.4byte	.LASF242
 319 0019 00000000 		.4byte	.Ldebug_ranges0+0
 320 001d 00000000 		.4byte	0
 321 0021 00000000 		.4byte	.Ldebug_line0
 322 0025 02       		.uleb128 0x2
 323 0026 02       		.byte	0x2
 324 0027 E6030000 		.4byte	0x3e6
 325 002b 05       		.byte	0x5
 326 002c 24       		.byte	0x24
 327 002d E6030000 		.4byte	0x3e6
 328 0031 03       		.uleb128 0x3
 329 0032 1B040000 		.4byte	.LASF0
 330 0036 71       		.sleb128 -15
 331 0037 03       		.uleb128 0x3
 332 0038 48100000 		.4byte	.LASF1
 333 003c 72       		.sleb128 -14
 334 003d 03       		.uleb128 0x3
 335 003e DC100000 		.4byte	.LASF2
 336 0042 73       		.sleb128 -13
 337 0043 03       		.uleb128 0x3
 338 0044 0C0C0000 		.4byte	.LASF3
 339 0048 74       		.sleb128 -12
 340 0049 03       		.uleb128 0x3
 341 004a 0F060000 		.4byte	.LASF4
 342 004e 75       		.sleb128 -11
 343 004f 03       		.uleb128 0x3
 344 0050 FA0E0000 		.4byte	.LASF5
 345 0054 76       		.sleb128 -10
 346 0055 03       		.uleb128 0x3
 347 0056 43080000 		.4byte	.LASF6
 348 005a 7B       		.sleb128 -5
 349 005b 03       		.uleb128 0x3
 350 005c 07110000 		.4byte	.LASF7
 351 0060 7C       		.sleb128 -4
 352 0061 03       		.uleb128 0x3
 353 0062 7C060000 		.4byte	.LASF8
 354 0066 7E       		.sleb128 -2
 355 0067 03       		.uleb128 0x3
 356 0068 80090000 		.4byte	.LASF9
 357 006c 7F       		.sleb128 -1
 358 006d 04       		.uleb128 0x4
 359 006e F4010000 		.4byte	.LASF10
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 69


 360 0072 00       		.byte	0
 361 0073 04       		.uleb128 0x4
 362 0074 C0100000 		.4byte	.LASF11
 363 0078 01       		.byte	0x1
 364 0079 04       		.uleb128 0x4
 365 007a 27000000 		.4byte	.LASF12
 366 007e 02       		.byte	0x2
 367 007f 04       		.uleb128 0x4
 368 0080 C60F0000 		.4byte	.LASF13
 369 0084 03       		.byte	0x3
 370 0085 04       		.uleb128 0x4
 371 0086 1E120000 		.4byte	.LASF14
 372 008a 04       		.byte	0x4
 373 008b 04       		.uleb128 0x4
 374 008c D3060000 		.4byte	.LASF15
 375 0090 05       		.byte	0x5
 376 0091 04       		.uleb128 0x4
 377 0092 FD080000 		.4byte	.LASF16
 378 0096 06       		.byte	0x6
 379 0097 04       		.uleb128 0x4
 380 0098 380B0000 		.4byte	.LASF17
 381 009c 07       		.byte	0x7
 382 009d 04       		.uleb128 0x4
 383 009e F9130000 		.4byte	.LASF18
 384 00a2 08       		.byte	0x8
 385 00a3 04       		.uleb128 0x4
 386 00a4 30020000 		.4byte	.LASF19
 387 00a8 09       		.byte	0x9
 388 00a9 04       		.uleb128 0x4
 389 00aa 8C0D0000 		.4byte	.LASF20
 390 00ae 0A       		.byte	0xa
 391 00af 04       		.uleb128 0x4
 392 00b0 EF0B0000 		.4byte	.LASF21
 393 00b4 0B       		.byte	0xb
 394 00b5 04       		.uleb128 0x4
 395 00b6 56120000 		.4byte	.LASF22
 396 00ba 0C       		.byte	0xc
 397 00bb 04       		.uleb128 0x4
 398 00bc 21070000 		.4byte	.LASF23
 399 00c0 0D       		.byte	0xd
 400 00c1 04       		.uleb128 0x4
 401 00c2 2F090000 		.4byte	.LASF24
 402 00c6 0E       		.byte	0xe
 403 00c7 04       		.uleb128 0x4
 404 00c8 7F040000 		.4byte	.LASF25
 405 00cc 0F       		.byte	0xf
 406 00cd 04       		.uleb128 0x4
 407 00ce E2120000 		.4byte	.LASF26
 408 00d2 10       		.byte	0x10
 409 00d3 04       		.uleb128 0x4
 410 00d4 57030000 		.4byte	.LASF27
 411 00d8 11       		.byte	0x11
 412 00d9 04       		.uleb128 0x4
 413 00da A3000000 		.4byte	.LASF28
 414 00de 12       		.byte	0x12
 415 00df 04       		.uleb128 0x4
 416 00e0 98040000 		.4byte	.LASF29
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 70


 417 00e4 13       		.byte	0x13
 418 00e5 04       		.uleb128 0x4
 419 00e6 79070000 		.4byte	.LASF30
 420 00ea 14       		.byte	0x14
 421 00eb 04       		.uleb128 0x4
 422 00ec 20130000 		.4byte	.LASF31
 423 00f0 15       		.byte	0x15
 424 00f1 04       		.uleb128 0x4
 425 00f2 8F000000 		.4byte	.LASF32
 426 00f6 16       		.byte	0x16
 427 00f7 04       		.uleb128 0x4
 428 00f8 88060000 		.4byte	.LASF33
 429 00fc 17       		.byte	0x17
 430 00fd 04       		.uleb128 0x4
 431 00fe F5000000 		.4byte	.LASF34
 432 0102 18       		.byte	0x18
 433 0103 04       		.uleb128 0x4
 434 0104 2C110000 		.4byte	.LASF35
 435 0108 19       		.byte	0x19
 436 0109 04       		.uleb128 0x4
 437 010a 90080000 		.4byte	.LASF36
 438 010e 1A       		.byte	0x1a
 439 010f 04       		.uleb128 0x4
 440 0110 B00A0000 		.4byte	.LASF37
 441 0114 1B       		.byte	0x1b
 442 0115 04       		.uleb128 0x4
 443 0116 7E0B0000 		.4byte	.LASF38
 444 011a 1C       		.byte	0x1c
 445 011b 04       		.uleb128 0x4
 446 011c 6C010000 		.4byte	.LASF39
 447 0120 1D       		.byte	0x1d
 448 0121 04       		.uleb128 0x4
 449 0122 AA030000 		.4byte	.LASF40
 450 0126 1E       		.byte	0x1e
 451 0127 04       		.uleb128 0x4
 452 0128 EF060000 		.4byte	.LASF41
 453 012c 1F       		.byte	0x1f
 454 012d 04       		.uleb128 0x4
 455 012e 0A0F0000 		.4byte	.LASF42
 456 0132 20       		.byte	0x20
 457 0133 04       		.uleb128 0x4
 458 0134 7D110000 		.4byte	.LASF43
 459 0138 21       		.byte	0x21
 460 0139 04       		.uleb128 0x4
 461 013a 15140000 		.4byte	.LASF44
 462 013e 22       		.byte	0x22
 463 013f 04       		.uleb128 0x4
 464 0140 3B130000 		.4byte	.LASF45
 465 0144 23       		.byte	0x23
 466 0145 04       		.uleb128 0x4
 467 0146 58000000 		.4byte	.LASF46
 468 014a 24       		.byte	0x24
 469 014b 04       		.uleb128 0x4
 470 014c E2030000 		.4byte	.LASF47
 471 0150 25       		.byte	0x25
 472 0151 04       		.uleb128 0x4
 473 0152 47140000 		.4byte	.LASF48
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 71


 474 0156 26       		.byte	0x26
 475 0157 04       		.uleb128 0x4
 476 0158 420F0000 		.4byte	.LASF49
 477 015c 27       		.byte	0x27
 478 015d 04       		.uleb128 0x4
 479 015e B5110000 		.4byte	.LASF50
 480 0162 28       		.byte	0x28
 481 0163 04       		.uleb128 0x4
 482 0164 20010000 		.4byte	.LASF51
 483 0168 29       		.byte	0x29
 484 0169 04       		.uleb128 0x4
 485 016a 50060000 		.4byte	.LASF52
 486 016e 2A       		.byte	0x2a
 487 016f 04       		.uleb128 0x4
 488 0170 A1060000 		.4byte	.LASF53
 489 0174 2B       		.byte	0x2b
 490 0175 04       		.uleb128 0x4
 491 0176 0C100000 		.4byte	.LASF54
 492 017a 2C       		.byte	0x2c
 493 017b 04       		.uleb128 0x4
 494 017c 1E0B0000 		.4byte	.LASF55
 495 0180 2D       		.byte	0x2d
 496 0181 04       		.uleb128 0x4
 497 0182 43000000 		.4byte	.LASF56
 498 0186 2E       		.byte	0x2e
 499 0187 04       		.uleb128 0x4
 500 0188 81100000 		.4byte	.LASF57
 501 018c 2F       		.byte	0x2f
 502 018d 04       		.uleb128 0x4
 503 018e D5050000 		.4byte	.LASF58
 504 0192 30       		.byte	0x30
 505 0193 04       		.uleb128 0x4
 506 0194 19110000 		.4byte	.LASF59
 507 0198 31       		.byte	0x31
 508 0199 04       		.uleb128 0x4
 509 019a C6120000 		.4byte	.LASF60
 510 019e 32       		.byte	0x32
 511 019f 04       		.uleb128 0x4
 512 01a0 B8000000 		.4byte	.LASF61
 513 01a4 33       		.byte	0x33
 514 01a5 04       		.uleb128 0x4
 515 01a6 24030000 		.4byte	.LASF62
 516 01aa 34       		.byte	0x34
 517 01ab 04       		.uleb128 0x4
 518 01ac D30B0000 		.4byte	.LASF63
 519 01b0 35       		.byte	0x35
 520 01b1 04       		.uleb128 0x4
 521 01b2 63040000 		.4byte	.LASF64
 522 01b6 36       		.byte	0x36
 523 01b7 04       		.uleb128 0x4
 524 01b8 EB100000 		.4byte	.LASF65
 525 01bc 37       		.byte	0x37
 526 01bd 04       		.uleb128 0x4
 527 01be 99050000 		.4byte	.LASF66
 528 01c2 38       		.byte	0x38
 529 01c3 04       		.uleb128 0x4
 530 01c4 74130000 		.4byte	.LASF67
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 72


 531 01c8 39       		.byte	0x39
 532 01c9 04       		.uleb128 0x4
 533 01ca 4D0A0000 		.4byte	.LASF68
 534 01ce 3A       		.byte	0x3a
 535 01cf 04       		.uleb128 0x4
 536 01d0 DE0C0000 		.4byte	.LASF69
 537 01d4 3B       		.byte	0x3b
 538 01d5 04       		.uleb128 0x4
 539 01d6 4C090000 		.4byte	.LASF70
 540 01da 3C       		.byte	0x3c
 541 01db 04       		.uleb128 0x4
 542 01dc 330D0000 		.4byte	.LASF71
 543 01e0 3D       		.byte	0x3d
 544 01e1 04       		.uleb128 0x4
 545 01e2 08080000 		.4byte	.LASF72
 546 01e6 3E       		.byte	0x3e
 547 01e7 04       		.uleb128 0x4
 548 01e8 540B0000 		.4byte	.LASF73
 549 01ec 3F       		.byte	0x3f
 550 01ed 04       		.uleb128 0x4
 551 01ee B6060000 		.4byte	.LASF74
 552 01f2 40       		.byte	0x40
 553 01f3 04       		.uleb128 0x4
 554 01f4 E0080000 		.4byte	.LASF75
 555 01f8 41       		.byte	0x41
 556 01f9 04       		.uleb128 0x4
 557 01fa AB0C0000 		.4byte	.LASF76
 558 01fe 42       		.byte	0x42
 559 01ff 04       		.uleb128 0x4
 560 0200 260F0000 		.4byte	.LASF77
 561 0204 43       		.byte	0x43
 562 0205 04       		.uleb128 0x4
 563 0206 99110000 		.4byte	.LASF78
 564 020a 44       		.byte	0x44
 565 020b 04       		.uleb128 0x4
 566 020c 280E0000 		.4byte	.LASF79
 567 0210 45       		.byte	0x45
 568 0211 04       		.uleb128 0x4
 569 0212 AC080000 		.4byte	.LASF80
 570 0216 46       		.byte	0x46
 571 0217 04       		.uleb128 0x4
 572 0218 CC0A0000 		.4byte	.LASF81
 573 021c 47       		.byte	0x47
 574 021d 04       		.uleb128 0x4
 575 021e 58130000 		.4byte	.LASF82
 576 0222 48       		.byte	0x48
 577 0223 04       		.uleb128 0x4
 578 0224 C6030000 		.4byte	.LASF83
 579 0228 49       		.byte	0x49
 580 0229 04       		.uleb128 0x4
 581 022a FF030000 		.4byte	.LASF84
 582 022e 4A       		.byte	0x4a
 583 022f 04       		.uleb128 0x4
 584 0230 FA020000 		.4byte	.LASF85
 585 0234 4B       		.byte	0x4b
 586 0235 04       		.uleb128 0x4
 587 0236 26040000 		.4byte	.LASF86
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 73


 588 023a 4C       		.byte	0x4c
 589 023b 04       		.uleb128 0x4
 590 023c FA0C0000 		.4byte	.LASF87
 591 0240 4D       		.byte	0x4d
 592 0241 04       		.uleb128 0x4
 593 0242 35010000 		.4byte	.LASF88
 594 0246 4E       		.byte	0x4e
 595 0247 04       		.uleb128 0x4
 596 0248 45070000 		.4byte	.LASF89
 597 024c 4F       		.byte	0x4f
 598 024d 04       		.uleb128 0x4
 599 024e 8D090000 		.4byte	.LASF90
 600 0252 50       		.byte	0x50
 601 0253 04       		.uleb128 0x4
 602 0254 9A0B0000 		.4byte	.LASF91
 603 0258 51       		.byte	0x51
 604 0259 04       		.uleb128 0x4
 605 025a 25080000 		.4byte	.LASF92
 606 025e 52       		.byte	0x52
 607 025f 04       		.uleb128 0x4
 608 0260 0F0A0000 		.4byte	.LASF93
 609 0264 53       		.byte	0x53
 610 0265 04       		.uleb128 0x4
 611 0266 9B020000 		.4byte	.LASF94
 612 026a 54       		.byte	0x54
 613 026b 04       		.uleb128 0x4
 614 026c C8080000 		.4byte	.LASF95
 615 0270 55       		.byte	0x55
 616 0271 04       		.uleb128 0x4
 617 0272 D9130000 		.4byte	.LASF96
 618 0276 56       		.byte	0x56
 619 0277 04       		.uleb128 0x4
 620 0278 10020000 		.4byte	.LASF97
 621 027c 57       		.byte	0x57
 622 027d 04       		.uleb128 0x4
 623 027e DA0D0000 		.4byte	.LASF98
 624 0282 58       		.byte	0x58
 625 0283 04       		.uleb128 0x4
 626 0284 B5050000 		.4byte	.LASF99
 627 0288 59       		.byte	0x59
 628 0289 04       		.uleb128 0x4
 629 028a FA120000 		.4byte	.LASF100
 630 028e 5A       		.byte	0x5a
 631 028f 04       		.uleb128 0x4
 632 0290 95070000 		.4byte	.LASF101
 633 0294 5B       		.byte	0x5b
 634 0295 04       		.uleb128 0x4
 635 0296 A6100000 		.4byte	.LASF102
 636 029a 5C       		.byte	0x5c
 637 029b 04       		.uleb128 0x4
 638 029c 380C0000 		.4byte	.LASF103
 639 02a0 5D       		.byte	0x5d
 640 02a1 04       		.uleb128 0x4
 641 02a2 75000000 		.4byte	.LASF104
 642 02a6 5E       		.byte	0x5e
 643 02a7 04       		.uleb128 0x4
 644 02a8 E0020000 		.4byte	.LASF105
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 74


 645 02ac 5F       		.byte	0x5f
 646 02ad 04       		.uleb128 0x4
 647 02ae EA050000 		.4byte	.LASF106
 648 02b2 60       		.byte	0x60
 649 02b3 04       		.uleb128 0x4
 650 02b4 440E0000 		.4byte	.LASF107
 651 02b8 61       		.byte	0x61
 652 02b9 04       		.uleb128 0x4
 653 02ba 6D030000 		.4byte	.LASF108
 654 02be 62       		.byte	0x62
 655 02bf 04       		.uleb128 0x4
 656 02c0 700C0000 		.4byte	.LASF109
 657 02c4 63       		.byte	0x63
 658 02c5 04       		.uleb128 0x4
 659 02c6 770A0000 		.4byte	.LASF110
 660 02ca 64       		.byte	0x64
 661 02cb 04       		.uleb128 0x4
 662 02cc 63110000 		.4byte	.LASF111
 663 02d0 65       		.byte	0x65
 664 02d1 04       		.uleb128 0x4
 665 02d2 BF130000 		.4byte	.LASF112
 666 02d6 66       		.byte	0x66
 667 02d7 04       		.uleb128 0x4
 668 02d8 76080000 		.4byte	.LASF113
 669 02dc 67       		.byte	0x67
 670 02dd 04       		.uleb128 0x4
 671 02de 960A0000 		.4byte	.LASF114
 672 02e2 68       		.byte	0x68
 673 02e3 04       		.uleb128 0x4
 674 02e4 500D0000 		.4byte	.LASF115
 675 02e8 69       		.byte	0x69
 676 02e9 04       		.uleb128 0x4
 677 02ea 52010000 		.4byte	.LASF116
 678 02ee 6A       		.byte	0x6a
 679 02ef 04       		.uleb128 0x4
 680 02f0 90030000 		.4byte	.LASF117
 681 02f4 6B       		.byte	0x6b
 682 02f5 04       		.uleb128 0x4
 683 02f6 D9010000 		.4byte	.LASF118
 684 02fa 6C       		.byte	0x6c
 685 02fb 04       		.uleb128 0x4
 686 02fc 43040000 		.4byte	.LASF119
 687 0300 6D       		.byte	0x6d
 688 0301 04       		.uleb128 0x4
 689 0302 710E0000 		.4byte	.LASF120
 690 0306 6E       		.byte	0x6e
 691 0307 04       		.uleb128 0x4
 692 0308 F4090000 		.4byte	.LASF121
 693 030c 6F       		.byte	0x6f
 694 030d 04       		.uleb128 0x4
 695 030e 03120000 		.4byte	.LASF122
 696 0312 70       		.byte	0x70
 697 0313 04       		.uleb128 0x4
 698 0314 06000000 		.4byte	.LASF123
 699 0318 71       		.byte	0x71
 700 0319 04       		.uleb128 0x4
 701 031a 80020000 		.4byte	.LASF124
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 75


 702 031e 72       		.byte	0x72
 703 031f 04       		.uleb128 0x4
 704 0320 030B0000 		.4byte	.LASF125
 705 0324 73       		.byte	0x73
 706 0325 04       		.uleb128 0x4
 707 0326 040E0000 		.4byte	.LASF126
 708 032a 74       		.byte	0x74
 709 032b 04       		.uleb128 0x4
 710 032c 66100000 		.4byte	.LASF127
 711 0330 75       		.byte	0x75
 712 0331 04       		.uleb128 0x4
 713 0332 E8110000 		.4byte	.LASF128
 714 0336 76       		.byte	0x76
 715 0337 04       		.uleb128 0x4
 716 0338 C60E0000 		.4byte	.LASF129
 717 033c 77       		.byte	0x77
 718 033d 04       		.uleb128 0x4
 719 033e 48110000 		.4byte	.LASF130
 720 0342 78       		.byte	0x78
 721 0343 04       		.uleb128 0x4
 722 0344 C9090000 		.4byte	.LASF131
 723 0348 79       		.byte	0x79
 724 0349 04       		.uleb128 0x4
 725 034a 96010000 		.4byte	.LASF132
 726 034e 7A       		.byte	0x7a
 727 034f 04       		.uleb128 0x4
 728 0350 0A010000 		.4byte	.LASF133
 729 0354 7B       		.byte	0x7b
 730 0355 04       		.uleb128 0x4
 731 0356 0B070000 		.4byte	.LASF134
 732 035a 7C       		.byte	0x7c
 733 035b 04       		.uleb128 0x4
 734 035c 19090000 		.4byte	.LASF135
 735 0360 7D       		.byte	0x7d
 736 0361 04       		.uleb128 0x4
 737 0362 D2110000 		.4byte	.LASF136
 738 0366 7E       		.byte	0x7e
 739 0367 04       		.uleb128 0x4
 740 0368 31140000 		.4byte	.LASF137
 741 036c 7F       		.byte	0x7f
 742 036d 04       		.uleb128 0x4
 743 036e 65020000 		.4byte	.LASF138
 744 0372 80       		.byte	0x80
 745 0373 04       		.uleb128 0x4
 746 0374 E80A0000 		.4byte	.LASF139
 747 0378 81       		.byte	0x81
 748 0379 04       		.uleb128 0x4
 749 037a A90D0000 		.4byte	.LASF140
 750 037e 82       		.byte	0x82
 751 037f 04       		.uleb128 0x4
 752 0380 21100000 		.4byte	.LASF141
 753 0384 83       		.byte	0x83
 754 0385 04       		.uleb128 0x4
 755 0386 360A0000 		.4byte	.LASF142
 756 038a 84       		.byte	0x84
 757 038b 04       		.uleb128 0x4
 758 038c C70C0000 		.4byte	.LASF143
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 76


 759 0390 85       		.byte	0x85
 760 0391 04       		.uleb128 0x4
 761 0392 D4000000 		.4byte	.LASF144
 762 0396 86       		.byte	0x86
 763 0397 04       		.uleb128 0x4
 764 0398 40030000 		.4byte	.LASF145
 765 039c 87       		.byte	0x87
 766 039d 04       		.uleb128 0x4
 767 039e 65060000 		.4byte	.LASF146
 768 03a2 88       		.byte	0x88
 769 03a3 04       		.uleb128 0x4
 770 03a4 8C0E0000 		.4byte	.LASF147
 771 03a8 89       		.byte	0x89
 772 03a9 04       		.uleb128 0x4
 773 03aa E20F0000 		.4byte	.LASF148
 774 03ae 8A       		.byte	0x8a
 775 03af 04       		.uleb128 0x4
 776 03b0 7E050000 		.4byte	.LASF149
 777 03b4 8B       		.byte	0x8b
 778 03b5 04       		.uleb128 0x4
 779 03b6 5F0F0000 		.4byte	.LASF150
 780 03ba 8C       		.byte	0x8c
 781 03bb 04       		.uleb128 0x4
 782 03bc 73120000 		.4byte	.LASF151
 783 03c0 8D       		.byte	0x8d
 784 03c1 04       		.uleb128 0x4
 785 03c2 3A120000 		.4byte	.LASF152
 786 03c6 8E       		.byte	0x8e
 787 03c7 04       		.uleb128 0x4
 788 03c8 B70B0000 		.4byte	.LASF153
 789 03cc 8F       		.byte	0x8f
 790 03cd 04       		.uleb128 0x4
 791 03ce DE070000 		.4byte	.LASF154
 792 03d2 90       		.byte	0x90
 793 03d3 04       		.uleb128 0x4
 794 03d4 C3010000 		.4byte	.LASF155
 795 03d8 91       		.byte	0x91
 796 03d9 04       		.uleb128 0x4
 797 03da 4C020000 		.4byte	.LASF156
 798 03de 92       		.byte	0x92
 799 03df 04       		.uleb128 0x4
 800 03e0 BF0D0000 		.4byte	.LASF157
 801 03e4 F0       		.byte	0xf0
 802 03e5 00       		.byte	0
 803 03e6 05       		.uleb128 0x5
 804 03e7 02       		.byte	0x2
 805 03e8 05       		.byte	0x5
 806 03e9 D00D0000 		.4byte	.LASF158
 807 03ed 06       		.uleb128 0x6
 808 03ee 02100000 		.4byte	.LASF160
 809 03f2 05       		.byte	0x5
 810 03f3 F4       		.byte	0xf4
 811 03f4 25000000 		.4byte	0x25
 812 03f8 05       		.uleb128 0x5
 813 03f9 01       		.byte	0x1
 814 03fa 06       		.byte	0x6
 815 03fb C5020000 		.4byte	.LASF159
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 77


 816 03ff 06       		.uleb128 0x6
 817 0400 EB000000 		.4byte	.LASF161
 818 0404 06       		.byte	0x6
 819 0405 1D       		.byte	0x1d
 820 0406 0A040000 		.4byte	0x40a
 821 040a 05       		.uleb128 0x5
 822 040b 01       		.byte	0x1
 823 040c 08       		.byte	0x8
 824 040d 250D0000 		.4byte	.LASF162
 825 0411 05       		.uleb128 0x5
 826 0412 02       		.byte	0x2
 827 0413 07       		.byte	0x7
 828 0414 4F080000 		.4byte	.LASF163
 829 0418 06       		.uleb128 0x6
 830 0419 5C100000 		.4byte	.LASF164
 831 041d 06       		.byte	0x6
 832 041e 3F       		.byte	0x3f
 833 041f 23040000 		.4byte	0x423
 834 0423 05       		.uleb128 0x5
 835 0424 04       		.byte	0x4
 836 0425 05       		.byte	0x5
 837 0426 87030000 		.4byte	.LASF165
 838 042a 06       		.uleb128 0x6
 839 042b 04060000 		.4byte	.LASF166
 840 042f 06       		.byte	0x6
 841 0430 41       		.byte	0x41
 842 0431 35040000 		.4byte	0x435
 843 0435 05       		.uleb128 0x5
 844 0436 04       		.byte	0x4
 845 0437 07       		.byte	0x7
 846 0438 62070000 		.4byte	.LASF167
 847 043c 05       		.uleb128 0x5
 848 043d 08       		.byte	0x8
 849 043e 05       		.byte	0x5
 850 043f B7020000 		.4byte	.LASF168
 851 0443 05       		.uleb128 0x5
 852 0444 08       		.byte	0x8
 853 0445 07       		.byte	0x7
 854 0446 AC010000 		.4byte	.LASF169
 855 044a 07       		.uleb128 0x7
 856 044b 04       		.byte	0x4
 857 044c 05       		.byte	0x5
 858 044d 696E7400 		.ascii	"int\000"
 859 0451 05       		.uleb128 0x5
 860 0452 04       		.byte	0x4
 861 0453 07       		.byte	0x7
 862 0454 7F0D0000 		.4byte	.LASF170
 863 0458 06       		.uleb128 0x6
 864 0459 4E120000 		.4byte	.LASF171
 865 045d 07       		.byte	0x7
 866 045e 18       		.byte	0x18
 867 045f FF030000 		.4byte	0x3ff
 868 0463 06       		.uleb128 0x6
 869 0464 1D0D0000 		.4byte	.LASF172
 870 0468 07       		.byte	0x7
 871 0469 2C       		.byte	0x2c
 872 046a 18040000 		.4byte	0x418
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 78


 873 046e 06       		.uleb128 0x6
 874 046f E10E0000 		.4byte	.LASF173
 875 0473 07       		.byte	0x7
 876 0474 30       		.byte	0x30
 877 0475 2A040000 		.4byte	0x42a
 878 0479 08       		.uleb128 0x8
 879 047a 040E     		.2byte	0xe04
 880 047c 03       		.byte	0x3
 881 047d 9401     		.2byte	0x194
 882 047f 35050000 		.4byte	0x535
 883 0483 09       		.uleb128 0x9
 884 0484 5E040000 		.4byte	.LASF174
 885 0488 03       		.byte	0x3
 886 0489 9601     		.2byte	0x196
 887 048b 51050000 		.4byte	0x551
 888 048f 00       		.byte	0
 889 0490 09       		.uleb128 0x9
 890 0491 670E0000 		.4byte	.LASF175
 891 0495 03       		.byte	0x3
 892 0496 9701     		.2byte	0x197
 893 0498 56050000 		.4byte	0x556
 894 049c 20       		.byte	0x20
 895 049d 09       		.uleb128 0x9
 896 049e 330B0000 		.4byte	.LASF176
 897 04a2 03       		.byte	0x3
 898 04a3 9801     		.2byte	0x198
 899 04a5 66050000 		.4byte	0x566
 900 04a9 80       		.byte	0x80
 901 04aa 09       		.uleb128 0x9
 902 04ab A6120000 		.4byte	.LASF177
 903 04af 03       		.byte	0x3
 904 04b0 9901     		.2byte	0x199
 905 04b2 56050000 		.4byte	0x556
 906 04b6 A0       		.byte	0xa0
 907 04b7 0A       		.uleb128 0xa
 908 04b8 7B020000 		.4byte	.LASF178
 909 04bc 03       		.byte	0x3
 910 04bd 9A01     		.2byte	0x19a
 911 04bf 6B050000 		.4byte	0x56b
 912 04c3 0001     		.2byte	0x100
 913 04c5 0A       		.uleb128 0xa
 914 04c6 5C0C0000 		.4byte	.LASF179
 915 04ca 03       		.byte	0x3
 916 04cb 9B01     		.2byte	0x19b
 917 04cd 56050000 		.4byte	0x556
 918 04d1 2001     		.2byte	0x120
 919 04d3 0A       		.uleb128 0xa
 920 04d4 74070000 		.4byte	.LASF180
 921 04d8 03       		.byte	0x3
 922 04d9 9C01     		.2byte	0x19c
 923 04db 70050000 		.4byte	0x570
 924 04df 8001     		.2byte	0x180
 925 04e1 0A       		.uleb128 0xa
 926 04e2 660C0000 		.4byte	.LASF181
 927 04e6 03       		.byte	0x3
 928 04e7 9D01     		.2byte	0x19d
 929 04e9 56050000 		.4byte	0x556
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 79


 930 04ed A001     		.2byte	0x1a0
 931 04ef 0A       		.uleb128 0xa
 932 04f0 910A0000 		.4byte	.LASF182
 933 04f4 03       		.byte	0x3
 934 04f5 9E01     		.2byte	0x19e
 935 04f7 75050000 		.4byte	0x575
 936 04fb 0002     		.2byte	0x200
 937 04fd 0A       		.uleb128 0xa
 938 04fe AA0E0000 		.4byte	.LASF183
 939 0502 03       		.byte	0x3
 940 0503 9F01     		.2byte	0x19f
 941 0505 7A050000 		.4byte	0x57a
 942 0509 2002     		.2byte	0x220
 943 050b 0B       		.uleb128 0xb
 944 050c 495000   		.ascii	"IP\000"
 945 050f 03       		.byte	0x3
 946 0510 A001     		.2byte	0x1a0
 947 0512 9F050000 		.4byte	0x59f
 948 0516 0003     		.2byte	0x300
 949 0518 0A       		.uleb128 0xa
 950 0519 8A0C0000 		.4byte	.LASF184
 951 051d 03       		.byte	0x3
 952 051e A101     		.2byte	0x1a1
 953 0520 A4050000 		.4byte	0x5a4
 954 0524 F003     		.2byte	0x3f0
 955 0526 0A       		.uleb128 0xa
 956 0527 AF120000 		.4byte	.LASF185
 957 052b 03       		.byte	0x3
 958 052c A201     		.2byte	0x1a2
 959 052e 4C050000 		.4byte	0x54c
 960 0532 000E     		.2byte	0xe00
 961 0534 00       		.byte	0
 962 0535 0C       		.uleb128 0xc
 963 0536 4C050000 		.4byte	0x54c
 964 053a 45050000 		.4byte	0x545
 965 053e 0D       		.uleb128 0xd
 966 053f 45050000 		.4byte	0x545
 967 0543 07       		.byte	0x7
 968 0544 00       		.byte	0
 969 0545 05       		.uleb128 0x5
 970 0546 04       		.byte	0x4
 971 0547 07       		.byte	0x7
 972 0548 2D0A0000 		.4byte	.LASF186
 973 054c 0E       		.uleb128 0xe
 974 054d 6E040000 		.4byte	0x46e
 975 0551 0E       		.uleb128 0xe
 976 0552 35050000 		.4byte	0x535
 977 0556 0C       		.uleb128 0xc
 978 0557 6E040000 		.4byte	0x46e
 979 055b 66050000 		.4byte	0x566
 980 055f 0D       		.uleb128 0xd
 981 0560 45050000 		.4byte	0x545
 982 0564 17       		.byte	0x17
 983 0565 00       		.byte	0
 984 0566 0E       		.uleb128 0xe
 985 0567 35050000 		.4byte	0x535
 986 056b 0E       		.uleb128 0xe
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 80


 987 056c 35050000 		.4byte	0x535
 988 0570 0E       		.uleb128 0xe
 989 0571 35050000 		.4byte	0x535
 990 0575 0E       		.uleb128 0xe
 991 0576 35050000 		.4byte	0x535
 992 057a 0C       		.uleb128 0xc
 993 057b 6E040000 		.4byte	0x46e
 994 057f 8A050000 		.4byte	0x58a
 995 0583 0D       		.uleb128 0xd
 996 0584 45050000 		.4byte	0x545
 997 0588 37       		.byte	0x37
 998 0589 00       		.byte	0
 999 058a 0C       		.uleb128 0xc
 1000 058b 9A050000 		.4byte	0x59a
 1001 058f 9A050000 		.4byte	0x59a
 1002 0593 0D       		.uleb128 0xd
 1003 0594 45050000 		.4byte	0x545
 1004 0598 EF       		.byte	0xef
 1005 0599 00       		.byte	0
 1006 059a 0E       		.uleb128 0xe
 1007 059b 58040000 		.4byte	0x458
 1008 059f 0E       		.uleb128 0xe
 1009 05a0 8A050000 		.4byte	0x58a
 1010 05a4 0C       		.uleb128 0xc
 1011 05a5 6E040000 		.4byte	0x46e
 1012 05a9 B5050000 		.4byte	0x5b5
 1013 05ad 0F       		.uleb128 0xf
 1014 05ae 45050000 		.4byte	0x545
 1015 05b2 8302     		.2byte	0x283
 1016 05b4 00       		.byte	0
 1017 05b5 10       		.uleb128 0x10
 1018 05b6 FA0D0000 		.4byte	.LASF187
 1019 05ba 03       		.byte	0x3
 1020 05bb A301     		.2byte	0x1a3
 1021 05bd 79040000 		.4byte	0x479
 1022 05c1 11       		.uleb128 0x11
 1023 05c2 4C050000 		.4byte	0x54c
 1024 05c6 0C       		.uleb128 0xc
 1025 05c7 C1050000 		.4byte	0x5c1
 1026 05cb D6050000 		.4byte	0x5d6
 1027 05cf 0D       		.uleb128 0xd
 1028 05d0 45050000 		.4byte	0x545
 1029 05d4 0F       		.byte	0xf
 1030 05d5 00       		.byte	0
 1031 05d6 12       		.uleb128 0x12
 1032 05d7 80       		.byte	0x80
 1033 05d8 08       		.byte	0x8
 1034 05d9 22       		.byte	0x22
 1035 05da AA060000 		.4byte	0x6aa
 1036 05de 13       		.uleb128 0x13
 1037 05df 4F555400 		.ascii	"OUT\000"
 1038 05e3 08       		.byte	0x8
 1039 05e4 23       		.byte	0x23
 1040 05e5 4C050000 		.4byte	0x54c
 1041 05e9 00       		.byte	0
 1042 05ea 14       		.uleb128 0x14
 1043 05eb AA090000 		.4byte	.LASF188
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 81


 1044 05ef 08       		.byte	0x8
 1045 05f0 24       		.byte	0x24
 1046 05f1 4C050000 		.4byte	0x54c
 1047 05f5 04       		.byte	0x4
 1048 05f6 14       		.uleb128 0x14
 1049 05f7 6E080000 		.4byte	.LASF189
 1050 05fb 08       		.byte	0x8
 1051 05fc 25       		.byte	0x25
 1052 05fd 4C050000 		.4byte	0x54c
 1053 0601 08       		.byte	0x8
 1054 0602 14       		.uleb128 0x14
 1055 0603 FA0F0000 		.4byte	.LASF190
 1056 0607 08       		.byte	0x8
 1057 0608 26       		.byte	0x26
 1058 0609 4C050000 		.4byte	0x54c
 1059 060d 0C       		.byte	0xc
 1060 060e 13       		.uleb128 0x13
 1061 060f 494E00   		.ascii	"IN\000"
 1062 0612 08       		.byte	0x8
 1063 0613 27       		.byte	0x27
 1064 0614 C1050000 		.4byte	0x5c1
 1065 0618 10       		.byte	0x10
 1066 0619 14       		.uleb128 0x14
 1067 061a FE0A0000 		.4byte	.LASF191
 1068 061e 08       		.byte	0x8
 1069 061f 28       		.byte	0x28
 1070 0620 4C050000 		.4byte	0x54c
 1071 0624 14       		.byte	0x14
 1072 0625 14       		.uleb128 0x14
 1073 0626 AF070000 		.4byte	.LASF192
 1074 062a 08       		.byte	0x8
 1075 062b 29       		.byte	0x29
 1076 062c 4C050000 		.4byte	0x54c
 1077 0630 18       		.byte	0x18
 1078 0631 14       		.uleb128 0x14
 1079 0632 62080000 		.4byte	.LASF193
 1080 0636 08       		.byte	0x8
 1081 0637 2A       		.byte	0x2a
 1082 0638 C1050000 		.4byte	0x5c1
 1083 063c 1C       		.byte	0x1c
 1084 063d 14       		.uleb128 0x14
 1085 063e BB090000 		.4byte	.LASF194
 1086 0642 08       		.byte	0x8
 1087 0643 2B       		.byte	0x2b
 1088 0644 4C050000 		.4byte	0x54c
 1089 0648 20       		.byte	0x20
 1090 0649 14       		.uleb128 0x14
 1091 064a B2090000 		.4byte	.LASF195
 1092 064e 08       		.byte	0x8
 1093 064f 2C       		.byte	0x2c
 1094 0650 4C050000 		.4byte	0x54c
 1095 0654 24       		.byte	0x24
 1096 0655 13       		.uleb128 0x13
 1097 0656 43464700 		.ascii	"CFG\000"
 1098 065a 08       		.byte	0x8
 1099 065b 2D       		.byte	0x2d
 1100 065c 4C050000 		.4byte	0x54c
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 82


 1101 0660 28       		.byte	0x28
 1102 0661 14       		.uleb128 0x14
 1103 0662 AD130000 		.4byte	.LASF196
 1104 0666 08       		.byte	0x8
 1105 0667 2E       		.byte	0x2e
 1106 0668 4C050000 		.4byte	0x54c
 1107 066c 2C       		.byte	0x2c
 1108 066d 14       		.uleb128 0x14
 1109 066e B4120000 		.4byte	.LASF197
 1110 0672 08       		.byte	0x8
 1111 0673 2F       		.byte	0x2f
 1112 0674 4C050000 		.4byte	0x54c
 1113 0678 30       		.byte	0x30
 1114 0679 14       		.uleb128 0x14
 1115 067a 300C0000 		.4byte	.LASF198
 1116 067e 08       		.byte	0x8
 1117 067f 30       		.byte	0x30
 1118 0680 4C050000 		.4byte	0x54c
 1119 0684 34       		.byte	0x34
 1120 0685 14       		.uleb128 0x14
 1121 0686 1F0E0000 		.4byte	.LASF199
 1122 068a 08       		.byte	0x8
 1123 068b 31       		.byte	0x31
 1124 068c C1050000 		.4byte	0x5c1
 1125 0690 38       		.byte	0x38
 1126 0691 14       		.uleb128 0x14
 1127 0692 220C0000 		.4byte	.LASF200
 1128 0696 08       		.byte	0x8
 1129 0697 32       		.byte	0x32
 1130 0698 4C050000 		.4byte	0x54c
 1131 069c 3C       		.byte	0x3c
 1132 069d 14       		.uleb128 0x14
 1133 069e 520C0000 		.4byte	.LASF201
 1134 06a2 08       		.byte	0x8
 1135 06a3 33       		.byte	0x33
 1136 06a4 AF060000 		.4byte	0x6af
 1137 06a8 40       		.byte	0x40
 1138 06a9 00       		.byte	0
 1139 06aa 0E       		.uleb128 0xe
 1140 06ab C6050000 		.4byte	0x5c6
 1141 06af 11       		.uleb128 0x11
 1142 06b0 AA060000 		.4byte	0x6aa
 1143 06b4 06       		.uleb128 0x6
 1144 06b5 690A0000 		.4byte	.LASF202
 1145 06b9 08       		.byte	0x8
 1146 06ba 34       		.byte	0x34
 1147 06bb D6050000 		.4byte	0x5d6
 1148 06bf 15       		.uleb128 0x15
 1149 06c0 2440     		.2byte	0x4024
 1150 06c2 08       		.byte	0x8
 1151 06c3 39       		.byte	0x39
 1152 06c4 4A070000 		.4byte	0x74a
 1153 06c8 13       		.uleb128 0x13
 1154 06c9 50525400 		.ascii	"PRT\000"
 1155 06cd 08       		.byte	0x8
 1156 06ce 3A       		.byte	0x3a
 1157 06cf 4A070000 		.4byte	0x74a
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 83


 1158 06d3 00       		.byte	0
 1159 06d4 16       		.uleb128 0x16
 1160 06d5 8B0F0000 		.4byte	.LASF203
 1161 06d9 08       		.byte	0x8
 1162 06da 3B       		.byte	0x3b
 1163 06db C1050000 		.4byte	0x5c1
 1164 06df 0040     		.2byte	0x4000
 1165 06e1 16       		.uleb128 0x16
 1166 06e2 970F0000 		.4byte	.LASF204
 1167 06e6 08       		.byte	0x8
 1168 06e7 3C       		.byte	0x3c
 1169 06e8 C1050000 		.4byte	0x5c1
 1170 06ec 0440     		.2byte	0x4004
 1171 06ee 16       		.uleb128 0x16
 1172 06ef 14130000 		.4byte	.LASF205
 1173 06f3 08       		.byte	0x8
 1174 06f4 3D       		.byte	0x3d
 1175 06f5 C1050000 		.4byte	0x5c1
 1176 06f9 0840     		.2byte	0x4008
 1177 06fb 16       		.uleb128 0x16
 1178 06fc B20F0000 		.4byte	.LASF206
 1179 0700 08       		.byte	0x8
 1180 0701 3E       		.byte	0x3e
 1181 0702 C1050000 		.4byte	0x5c1
 1182 0706 0C40     		.2byte	0x400c
 1183 0708 16       		.uleb128 0x16
 1184 0709 E9090000 		.4byte	.LASF207
 1185 070d 08       		.byte	0x8
 1186 070e 3F       		.byte	0x3f
 1187 070f C1050000 		.4byte	0x5c1
 1188 0713 1040     		.2byte	0x4010
 1189 0715 16       		.uleb128 0x16
 1190 0716 5E0E0000 		.4byte	.LASF208
 1191 071a 08       		.byte	0x8
 1192 071b 40       		.byte	0x40
 1193 071c 4C050000 		.4byte	0x54c
 1194 0720 1440     		.2byte	0x4014
 1195 0722 16       		.uleb128 0x16
 1196 0723 88010000 		.4byte	.LASF209
 1197 0727 08       		.byte	0x8
 1198 0728 41       		.byte	0x41
 1199 0729 4C050000 		.4byte	0x54c
 1200 072d 1840     		.2byte	0x4018
 1201 072f 16       		.uleb128 0x16
 1202 0730 96100000 		.4byte	.LASF210
 1203 0734 08       		.byte	0x8
 1204 0735 42       		.byte	0x42
 1205 0736 C1050000 		.4byte	0x5c1
 1206 073a 1C40     		.2byte	0x401c
 1207 073c 16       		.uleb128 0x16
 1208 073d D1070000 		.4byte	.LASF211
 1209 0741 08       		.byte	0x8
 1210 0742 43       		.byte	0x43
 1211 0743 4C050000 		.4byte	0x54c
 1212 0747 2040     		.2byte	0x4020
 1213 0749 00       		.byte	0
 1214 074a 0C       		.uleb128 0xc
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 84


 1215 074b B4060000 		.4byte	0x6b4
 1216 074f 5A070000 		.4byte	0x75a
 1217 0753 0D       		.uleb128 0xd
 1218 0754 45050000 		.4byte	0x545
 1219 0758 7F       		.byte	0x7f
 1220 0759 00       		.byte	0
 1221 075a 06       		.uleb128 0x6
 1222 075b BC120000 		.4byte	.LASF212
 1223 075f 08       		.byte	0x8
 1224 0760 44       		.byte	0x44
 1225 0761 BF060000 		.4byte	0x6bf
 1226 0765 05       		.uleb128 0x5
 1227 0766 08       		.byte	0x8
 1228 0767 04       		.byte	0x4
 1229 0768 7A0F0000 		.4byte	.LASF213
 1230 076c 10       		.uleb128 0x10
 1231 076d 3E070000 		.4byte	.LASF214
 1232 0771 09       		.byte	0x9
 1233 0772 C401     		.2byte	0x1c4
 1234 0774 78070000 		.4byte	0x778
 1235 0778 05       		.uleb128 0x5
 1236 0779 01       		.byte	0x1
 1237 077a 08       		.byte	0x8
 1238 077b 860F0000 		.4byte	.LASF215
 1239 077f 05       		.uleb128 0x5
 1240 0780 04       		.byte	0x4
 1241 0781 04       		.byte	0x4
 1242 0782 CD0B0000 		.4byte	.LASF216
 1243 0786 05       		.uleb128 0x5
 1244 0787 08       		.byte	0x8
 1245 0788 04       		.byte	0x4
 1246 0789 B4040000 		.4byte	.LASF217
 1247 078d 12       		.uleb128 0x12
 1248 078e 08       		.byte	0x8
 1249 078f 0A       		.byte	0xa
 1250 0790 EB       		.byte	0xeb
 1251 0791 AE070000 		.4byte	0x7ae
 1252 0795 14       		.uleb128 0x14
 1253 0796 6A0D0000 		.4byte	.LASF218
 1254 079a 0A       		.byte	0xa
 1255 079b EC       		.byte	0xec
 1256 079c ED030000 		.4byte	0x3ed
 1257 07a0 00       		.byte	0
 1258 07a1 14       		.uleb128 0x14
 1259 07a2 90130000 		.4byte	.LASF219
 1260 07a6 0A       		.byte	0xa
 1261 07a7 F0       		.byte	0xf0
 1262 07a8 6E040000 		.4byte	0x46e
 1263 07ac 04       		.byte	0x4
 1264 07ad 00       		.byte	0
 1265 07ae 06       		.uleb128 0x6
 1266 07af 6E050000 		.4byte	.LASF220
 1267 07b3 0A       		.byte	0xa
 1268 07b4 F1       		.byte	0xf1
 1269 07b5 8D070000 		.4byte	0x78d
 1270 07b9 17       		.uleb128 0x17
 1271 07ba 01       		.byte	0x1
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 85


 1272 07bb 0A040000 		.4byte	0x40a
 1273 07bf 0B       		.byte	0xb
 1274 07c0 A503     		.2byte	0x3a5
 1275 07c2 D3070000 		.4byte	0x7d3
 1276 07c6 04       		.uleb128 0x4
 1277 07c7 8A120000 		.4byte	.LASF221
 1278 07cb 00       		.byte	0
 1279 07cc 04       		.uleb128 0x4
 1280 07cd B9070000 		.4byte	.LASF222
 1281 07d1 01       		.byte	0x1
 1282 07d2 00       		.byte	0
 1283 07d3 05       		.uleb128 0x5
 1284 07d4 01       		.byte	0x1
 1285 07d5 02       		.byte	0x2
 1286 07d6 170D0000 		.4byte	.LASF223
 1287 07da 18       		.uleb128 0x18
 1288 07db 69090000 		.4byte	.LASF224
 1289 07df 03       		.byte	0x3
 1290 07e0 DF06     		.2byte	0x6df
 1291 07e2 03       		.byte	0x3
 1292 07e3 F4070000 		.4byte	0x7f4
 1293 07e7 19       		.uleb128 0x19
 1294 07e8 E4090000 		.4byte	.LASF226
 1295 07ec 03       		.byte	0x3
 1296 07ed DF06     		.2byte	0x6df
 1297 07ef ED030000 		.4byte	0x3ed
 1298 07f3 00       		.byte	0
 1299 07f4 18       		.uleb128 0x18
 1300 07f5 940C0000 		.4byte	.LASF225
 1301 07f9 02       		.byte	0x2
 1302 07fa 2106     		.2byte	0x621
 1303 07fc 03       		.byte	0x3
 1304 07fd 1A080000 		.4byte	0x81a
 1305 0801 19       		.uleb128 0x19
 1306 0802 C4090000 		.4byte	.LASF227
 1307 0806 02       		.byte	0x2
 1308 0807 2106     		.2byte	0x621
 1309 0809 1A080000 		.4byte	0x81a
 1310 080d 19       		.uleb128 0x19
 1311 080e A30E0000 		.4byte	.LASF228
 1312 0812 02       		.byte	0x2
 1313 0813 2106     		.2byte	0x621
 1314 0815 6E040000 		.4byte	0x46e
 1315 0819 00       		.byte	0
 1316 081a 1A       		.uleb128 0x1a
 1317 081b 04       		.byte	0x4
 1318 081c B4060000 		.4byte	0x6b4
 1319 0820 1B       		.uleb128 0x1b
 1320 0821 710B0000 		.4byte	.LASF243
 1321 0825 04       		.byte	0x4
 1322 0826 53       		.byte	0x53
 1323 0827 03       		.byte	0x3
 1324 0828 18       		.uleb128 0x18
 1325 0829 16030000 		.4byte	.LASF229
 1326 082d 02       		.byte	0x2
 1327 082e E502     		.2byte	0x2e5
 1328 0830 03       		.byte	0x3
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 86


 1329 0831 5A080000 		.4byte	0x85a
 1330 0835 19       		.uleb128 0x19
 1331 0836 C4090000 		.4byte	.LASF227
 1332 083a 02       		.byte	0x2
 1333 083b E502     		.2byte	0x2e5
 1334 083d 1A080000 		.4byte	0x81a
 1335 0841 19       		.uleb128 0x19
 1336 0842 A30E0000 		.4byte	.LASF228
 1337 0846 02       		.byte	0x2
 1338 0847 E502     		.2byte	0x2e5
 1339 0849 6E040000 		.4byte	0x46e
 1340 084d 19       		.uleb128 0x19
 1341 084e 21000000 		.4byte	.LASF230
 1342 0852 02       		.byte	0x2
 1343 0853 E502     		.2byte	0x2e5
 1344 0855 6E040000 		.4byte	0x46e
 1345 0859 00       		.byte	0
 1346 085a 18       		.uleb128 0x18
 1347 085b 37100000 		.4byte	.LASF231
 1348 085f 03       		.byte	0x3
 1349 0860 8606     		.2byte	0x686
 1350 0862 03       		.byte	0x3
 1351 0863 74080000 		.4byte	0x874
 1352 0867 19       		.uleb128 0x19
 1353 0868 E4090000 		.4byte	.LASF226
 1354 086c 03       		.byte	0x3
 1355 086d 8606     		.2byte	0x686
 1356 086f ED030000 		.4byte	0x3ed
 1357 0873 00       		.byte	0
 1358 0874 1C       		.uleb128 0x1c
 1359 0875 A2130000 		.4byte	.LASF244
 1360 0879 01       		.byte	0x1
 1361 087a 0F       		.byte	0xf
 1362 087b 00000000 		.4byte	.LFB315
 1363 087f 40000000 		.4byte	.LFE315-.LFB315
 1364 0883 01       		.uleb128 0x1
 1365 0884 9C       		.byte	0x9c
 1366 0885 C9080000 		.4byte	0x8c9
 1367 0889 1D       		.uleb128 0x1d
 1368 088a F4070000 		.4byte	0x7f4
 1369 088e 00000000 		.4byte	.LBB24
 1370 0892 0A000000 		.4byte	.LBE24-.LBB24
 1371 0896 01       		.byte	0x1
 1372 0897 12       		.byte	0x12
 1373 0898 AF080000 		.4byte	0x8af
 1374 089c 1E       		.uleb128 0x1e
 1375 089d 0D080000 		.4byte	0x80d
 1376 08a1 00000000 		.4byte	.LLST0
 1377 08a5 1E       		.uleb128 0x1e
 1378 08a6 01080000 		.4byte	0x801
 1379 08aa 14000000 		.4byte	.LLST1
 1380 08ae 00       		.byte	0
 1381 08af 1F       		.uleb128 0x1f
 1382 08b0 DA070000 		.4byte	0x7da
 1383 08b4 10000000 		.4byte	.LBB26
 1384 08b8 18000000 		.4byte	.LBE26-.LBB26
 1385 08bc 01       		.byte	0x1
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 87


 1386 08bd 13       		.byte	0x13
 1387 08be 1E       		.uleb128 0x1e
 1388 08bf E7070000 		.4byte	0x7e7
 1389 08c3 2C000000 		.4byte	.LLST2
 1390 08c7 00       		.byte	0
 1391 08c8 00       		.byte	0
 1392 08c9 20       		.uleb128 0x20
 1393 08ca 9D130000 		.4byte	.LASF245
 1394 08ce 01       		.byte	0x1
 1395 08cf 19       		.byte	0x19
 1396 08d0 4A040000 		.4byte	0x44a
 1397 08d4 00000000 		.4byte	.LFB316
 1398 08d8 C8000000 		.4byte	.LFE316-.LFB316
 1399 08dc 01       		.uleb128 0x1
 1400 08dd 9C       		.byte	0x9c
 1401 08de C40A0000 		.4byte	0xac4
 1402 08e2 21       		.uleb128 0x21
 1403 08e3 00000000 		.4byte	.LASF232
 1404 08e7 01       		.byte	0x1
 1405 08e8 1D       		.byte	0x1d
 1406 08e9 6E040000 		.4byte	0x46e
 1407 08ed 3F000000 		.4byte	.LLST3
 1408 08f1 21       		.uleb128 0x21
 1409 08f2 BE0F0000 		.4byte	.LASF233
 1410 08f6 01       		.byte	0x1
 1411 08f7 1E       		.byte	0x1e
 1412 08f8 6E040000 		.4byte	0x46e
 1413 08fc 81000000 		.4byte	.LLST4
 1414 0900 1D       		.uleb128 0x1d
 1415 0901 28080000 		.4byte	0x828
 1416 0905 02000000 		.4byte	.LBB28
 1417 0909 06000000 		.4byte	.LBE28-.LBB28
 1418 090d 01       		.byte	0x1
 1419 090e 1C       		.byte	0x1c
 1420 090f 2F090000 		.4byte	0x92f
 1421 0913 1E       		.uleb128 0x1e
 1422 0914 4D080000 		.4byte	0x84d
 1423 0918 AD000000 		.4byte	.LLST5
 1424 091c 1E       		.uleb128 0x1e
 1425 091d 41080000 		.4byte	0x841
 1426 0921 AD000000 		.4byte	.LLST5
 1427 0925 1E       		.uleb128 0x1e
 1428 0926 35080000 		.4byte	0x835
 1429 092a C1000000 		.4byte	.LLST7
 1430 092e 00       		.byte	0
 1431 092f 22       		.uleb128 0x22
 1432 0930 20080000 		.4byte	0x820
 1433 0934 08000000 		.4byte	.LBB30
 1434 0938 02000000 		.4byte	.LBE30-.LBB30
 1435 093c 01       		.byte	0x1
 1436 093d 22       		.byte	0x22
 1437 093e 1D       		.uleb128 0x1d
 1438 093f DA070000 		.4byte	0x7da
 1439 0943 18000000 		.4byte	.LBB32
 1440 0947 16000000 		.4byte	.LBE32-.LBB32
 1441 094b 01       		.byte	0x1
 1442 094c 25       		.byte	0x25
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 88


 1443 094d 5B090000 		.4byte	0x95b
 1444 0951 1E       		.uleb128 0x1e
 1445 0952 E7070000 		.4byte	0x7e7
 1446 0956 D9000000 		.4byte	.LLST8
 1447 095a 00       		.byte	0
 1448 095b 1D       		.uleb128 0x1d
 1449 095c 5A080000 		.4byte	0x85a
 1450 0960 2E000000 		.4byte	.LBB34
 1451 0964 16000000 		.4byte	.LBE34-.LBB34
 1452 0968 01       		.byte	0x1
 1453 0969 26       		.byte	0x26
 1454 096a 78090000 		.4byte	0x978
 1455 096e 1E       		.uleb128 0x1e
 1456 096f 67080000 		.4byte	0x867
 1457 0973 EC000000 		.4byte	.LLST9
 1458 0977 00       		.byte	0
 1459 0978 1D       		.uleb128 0x1d
 1460 0979 28080000 		.4byte	0x828
 1461 097d 68000000 		.4byte	.LBB36
 1462 0981 06000000 		.4byte	.LBE36-.LBB36
 1463 0985 01       		.byte	0x1
 1464 0986 3C       		.byte	0x3c
 1465 0987 A7090000 		.4byte	0x9a7
 1466 098b 1E       		.uleb128 0x1e
 1467 098c 4D080000 		.4byte	0x84d
 1468 0990 0B010000 		.4byte	.LLST10
 1469 0994 1E       		.uleb128 0x1e
 1470 0995 41080000 		.4byte	0x841
 1471 0999 1F010000 		.4byte	.LLST11
 1472 099d 1E       		.uleb128 0x1e
 1473 099e 35080000 		.4byte	0x835
 1474 09a2 33010000 		.4byte	.LLST12
 1475 09a6 00       		.byte	0
 1476 09a7 1D       		.uleb128 0x1d
 1477 09a8 28080000 		.4byte	0x828
 1478 09ac 74000000 		.4byte	.LBB38
 1479 09b0 02000000 		.4byte	.LBE38-.LBB38
 1480 09b4 01       		.byte	0x1
 1481 09b5 3E       		.byte	0x3e
 1482 09b6 D6090000 		.4byte	0x9d6
 1483 09ba 1E       		.uleb128 0x1e
 1484 09bb 4D080000 		.4byte	0x84d
 1485 09bf 4B010000 		.4byte	.LLST13
 1486 09c3 1E       		.uleb128 0x1e
 1487 09c4 41080000 		.4byte	0x841
 1488 09c8 5F010000 		.4byte	.LLST14
 1489 09cc 1E       		.uleb128 0x1e
 1490 09cd 35080000 		.4byte	0x835
 1491 09d1 73010000 		.4byte	.LLST15
 1492 09d5 00       		.byte	0
 1493 09d6 1D       		.uleb128 0x1d
 1494 09d7 28080000 		.4byte	0x828
 1495 09db 8C000000 		.4byte	.LBB40
 1496 09df 06000000 		.4byte	.LBE40-.LBB40
 1497 09e3 01       		.byte	0x1
 1498 09e4 46       		.byte	0x46
 1499 09e5 050A0000 		.4byte	0xa05
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 89


 1500 09e9 1E       		.uleb128 0x1e
 1501 09ea 4D080000 		.4byte	0x84d
 1502 09ee 8B010000 		.4byte	.LLST16
 1503 09f2 1E       		.uleb128 0x1e
 1504 09f3 41080000 		.4byte	0x841
 1505 09f7 9F010000 		.4byte	.LLST17
 1506 09fb 1E       		.uleb128 0x1e
 1507 09fc 35080000 		.4byte	0x835
 1508 0a00 B3010000 		.4byte	.LLST18
 1509 0a04 00       		.byte	0
 1510 0a05 1D       		.uleb128 0x1d
 1511 0a06 28080000 		.4byte	0x828
 1512 0a0a 98000000 		.4byte	.LBB42
 1513 0a0e 02000000 		.4byte	.LBE42-.LBB42
 1514 0a12 01       		.byte	0x1
 1515 0a13 48       		.byte	0x48
 1516 0a14 340A0000 		.4byte	0xa34
 1517 0a18 1E       		.uleb128 0x1e
 1518 0a19 4D080000 		.4byte	0x84d
 1519 0a1d CB010000 		.4byte	.LLST19
 1520 0a21 1E       		.uleb128 0x1e
 1521 0a22 41080000 		.4byte	0x841
 1522 0a26 CB010000 		.4byte	.LLST19
 1523 0a2a 1E       		.uleb128 0x1e
 1524 0a2b 35080000 		.4byte	0x835
 1525 0a2f DF010000 		.4byte	.LLST21
 1526 0a33 00       		.byte	0
 1527 0a34 23       		.uleb128 0x23
 1528 0a35 14000000 		.4byte	.LVL7
 1529 0a39 F60A0000 		.4byte	0xaf6
 1530 0a3d 510A0000 		.4byte	0xa51
 1531 0a41 24       		.uleb128 0x24
 1532 0a42 01       		.uleb128 0x1
 1533 0a43 50       		.byte	0x50
 1534 0a44 02       		.uleb128 0x2
 1535 0a45 74       		.byte	0x74
 1536 0a46 00       		.sleb128 0
 1537 0a47 24       		.uleb128 0x24
 1538 0a48 01       		.uleb128 0x1
 1539 0a49 51       		.byte	0x51
 1540 0a4a 05       		.uleb128 0x5
 1541 0a4b 03       		.byte	0x3
 1542 0a4c 00000000 		.4byte	Isr_switch
 1543 0a50 00       		.byte	0
 1544 0a51 23       		.uleb128 0x23
 1545 0a52 74000000 		.4byte	.LVL17
 1546 0a56 020B0000 		.4byte	0xb02
 1547 0a5a 650A0000 		.4byte	0xa65
 1548 0a5e 24       		.uleb128 0x24
 1549 0a5f 01       		.uleb128 0x1
 1550 0a60 50       		.byte	0x50
 1551 0a61 02       		.uleb128 0x2
 1552 0a62 75       		.byte	0x75
 1553 0a63 00       		.sleb128 0
 1554 0a64 00       		.byte	0
 1555 0a65 23       		.uleb128 0x23
 1556 0a66 7C000000 		.4byte	.LVL19
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 90


 1557 0a6a 020B0000 		.4byte	0xb02
 1558 0a6e 790A0000 		.4byte	0xa79
 1559 0a72 24       		.uleb128 0x24
 1560 0a73 01       		.uleb128 0x1
 1561 0a74 50       		.byte	0x50
 1562 0a75 02       		.uleb128 0x2
 1563 0a76 75       		.byte	0x75
 1564 0a77 00       		.sleb128 0
 1565 0a78 00       		.byte	0
 1566 0a79 23       		.uleb128 0x23
 1567 0a7a 88000000 		.4byte	.LVL21
 1568 0a7e 0E0B0000 		.4byte	0xb0e
 1569 0a82 8C0A0000 		.4byte	0xa8c
 1570 0a86 24       		.uleb128 0x24
 1571 0a87 01       		.uleb128 0x1
 1572 0a88 50       		.byte	0x50
 1573 0a89 01       		.uleb128 0x1
 1574 0a8a 30       		.byte	0x30
 1575 0a8b 00       		.byte	0
 1576 0a8c 23       		.uleb128 0x23
 1577 0a8d 98000000 		.4byte	.LVL24
 1578 0a91 020B0000 		.4byte	0xb02
 1579 0a95 A00A0000 		.4byte	0xaa0
 1580 0a99 24       		.uleb128 0x24
 1581 0a9a 01       		.uleb128 0x1
 1582 0a9b 50       		.byte	0x50
 1583 0a9c 02       		.uleb128 0x2
 1584 0a9d 75       		.byte	0x75
 1585 0a9e 00       		.sleb128 0
 1586 0a9f 00       		.byte	0
 1587 0aa0 23       		.uleb128 0x23
 1588 0aa1 A0000000 		.4byte	.LVL26
 1589 0aa5 020B0000 		.4byte	0xb02
 1590 0aa9 B40A0000 		.4byte	0xab4
 1591 0aad 24       		.uleb128 0x24
 1592 0aae 01       		.uleb128 0x1
 1593 0aaf 50       		.byte	0x50
 1594 0ab0 02       		.uleb128 0x2
 1595 0ab1 75       		.byte	0x75
 1596 0ab2 00       		.sleb128 0
 1597 0ab3 00       		.byte	0
 1598 0ab4 25       		.uleb128 0x25
 1599 0ab5 AC000000 		.4byte	.LVL28
 1600 0ab9 0E0B0000 		.4byte	0xb0e
 1601 0abd 24       		.uleb128 0x24
 1602 0abe 01       		.uleb128 0x1
 1603 0abf 50       		.byte	0x50
 1604 0ac0 01       		.uleb128 0x1
 1605 0ac1 30       		.byte	0x30
 1606 0ac2 00       		.byte	0
 1607 0ac3 00       		.byte	0
 1608 0ac4 26       		.uleb128 0x26
 1609 0ac5 720D0000 		.4byte	.LASF234
 1610 0ac9 03       		.byte	0x3
 1611 0aca EA07     		.2byte	0x7ea
 1612 0acc D00A0000 		.4byte	0xad0
 1613 0ad0 0E       		.uleb128 0xe
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 91


 1614 0ad1 63040000 		.4byte	0x463
 1615 0ad5 27       		.uleb128 0x27
 1616 0ad6 B40E0000 		.4byte	.LASF235
 1617 0ada 0C       		.byte	0xc
 1618 0adb 19       		.byte	0x19
 1619 0adc E00A0000 		.4byte	0xae0
 1620 0ae0 11       		.uleb128 0x11
 1621 0ae1 AE070000 		.4byte	0x7ae
 1622 0ae5 28       		.uleb128 0x28
 1623 0ae6 A30F0000 		.4byte	.LASF236
 1624 0aea 01       		.byte	0x1
 1625 0aeb 0D       		.byte	0xd
 1626 0aec 6E040000 		.4byte	0x46e
 1627 0af0 05       		.uleb128 0x5
 1628 0af1 03       		.byte	0x3
 1629 0af2 00000000 		.4byte	interrupt_flag
 1630 0af6 29       		.uleb128 0x29
 1631 0af7 D1020000 		.4byte	.LASF237
 1632 0afb D1020000 		.4byte	.LASF237
 1633 0aff 0A       		.byte	0xa
 1634 0b00 1B01     		.2byte	0x11b
 1635 0b02 29       		.uleb128 0x29
 1636 0b03 EA0E0000 		.4byte	.LASF238
 1637 0b07 EA0E0000 		.4byte	.LASF238
 1638 0b0b 09       		.byte	0x9
 1639 0b0c 2103     		.2byte	0x321
 1640 0b0e 29       		.uleb128 0x29
 1641 0b0f F5070000 		.4byte	.LASF239
 1642 0b13 F5070000 		.4byte	.LASF239
 1643 0b17 0B       		.byte	0xb
 1644 0b18 C404     		.2byte	0x4c4
 1645 0b1a 00       		.byte	0
 1646              		.section	.debug_abbrev,"",%progbits
 1647              	.Ldebug_abbrev0:
 1648 0000 01       		.uleb128 0x1
 1649 0001 11       		.uleb128 0x11
 1650 0002 01       		.byte	0x1
 1651 0003 25       		.uleb128 0x25
 1652 0004 0E       		.uleb128 0xe
 1653 0005 13       		.uleb128 0x13
 1654 0006 0B       		.uleb128 0xb
 1655 0007 03       		.uleb128 0x3
 1656 0008 0E       		.uleb128 0xe
 1657 0009 1B       		.uleb128 0x1b
 1658 000a 0E       		.uleb128 0xe
 1659 000b 55       		.uleb128 0x55
 1660 000c 17       		.uleb128 0x17
 1661 000d 11       		.uleb128 0x11
 1662 000e 01       		.uleb128 0x1
 1663 000f 10       		.uleb128 0x10
 1664 0010 17       		.uleb128 0x17
 1665 0011 00       		.byte	0
 1666 0012 00       		.byte	0
 1667 0013 02       		.uleb128 0x2
 1668 0014 04       		.uleb128 0x4
 1669 0015 01       		.byte	0x1
 1670 0016 0B       		.uleb128 0xb
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 92


 1671 0017 0B       		.uleb128 0xb
 1672 0018 49       		.uleb128 0x49
 1673 0019 13       		.uleb128 0x13
 1674 001a 3A       		.uleb128 0x3a
 1675 001b 0B       		.uleb128 0xb
 1676 001c 3B       		.uleb128 0x3b
 1677 001d 0B       		.uleb128 0xb
 1678 001e 01       		.uleb128 0x1
 1679 001f 13       		.uleb128 0x13
 1680 0020 00       		.byte	0
 1681 0021 00       		.byte	0
 1682 0022 03       		.uleb128 0x3
 1683 0023 28       		.uleb128 0x28
 1684 0024 00       		.byte	0
 1685 0025 03       		.uleb128 0x3
 1686 0026 0E       		.uleb128 0xe
 1687 0027 1C       		.uleb128 0x1c
 1688 0028 0D       		.uleb128 0xd
 1689 0029 00       		.byte	0
 1690 002a 00       		.byte	0
 1691 002b 04       		.uleb128 0x4
 1692 002c 28       		.uleb128 0x28
 1693 002d 00       		.byte	0
 1694 002e 03       		.uleb128 0x3
 1695 002f 0E       		.uleb128 0xe
 1696 0030 1C       		.uleb128 0x1c
 1697 0031 0B       		.uleb128 0xb
 1698 0032 00       		.byte	0
 1699 0033 00       		.byte	0
 1700 0034 05       		.uleb128 0x5
 1701 0035 24       		.uleb128 0x24
 1702 0036 00       		.byte	0
 1703 0037 0B       		.uleb128 0xb
 1704 0038 0B       		.uleb128 0xb
 1705 0039 3E       		.uleb128 0x3e
 1706 003a 0B       		.uleb128 0xb
 1707 003b 03       		.uleb128 0x3
 1708 003c 0E       		.uleb128 0xe
 1709 003d 00       		.byte	0
 1710 003e 00       		.byte	0
 1711 003f 06       		.uleb128 0x6
 1712 0040 16       		.uleb128 0x16
 1713 0041 00       		.byte	0
 1714 0042 03       		.uleb128 0x3
 1715 0043 0E       		.uleb128 0xe
 1716 0044 3A       		.uleb128 0x3a
 1717 0045 0B       		.uleb128 0xb
 1718 0046 3B       		.uleb128 0x3b
 1719 0047 0B       		.uleb128 0xb
 1720 0048 49       		.uleb128 0x49
 1721 0049 13       		.uleb128 0x13
 1722 004a 00       		.byte	0
 1723 004b 00       		.byte	0
 1724 004c 07       		.uleb128 0x7
 1725 004d 24       		.uleb128 0x24
 1726 004e 00       		.byte	0
 1727 004f 0B       		.uleb128 0xb
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 93


 1728 0050 0B       		.uleb128 0xb
 1729 0051 3E       		.uleb128 0x3e
 1730 0052 0B       		.uleb128 0xb
 1731 0053 03       		.uleb128 0x3
 1732 0054 08       		.uleb128 0x8
 1733 0055 00       		.byte	0
 1734 0056 00       		.byte	0
 1735 0057 08       		.uleb128 0x8
 1736 0058 13       		.uleb128 0x13
 1737 0059 01       		.byte	0x1
 1738 005a 0B       		.uleb128 0xb
 1739 005b 05       		.uleb128 0x5
 1740 005c 3A       		.uleb128 0x3a
 1741 005d 0B       		.uleb128 0xb
 1742 005e 3B       		.uleb128 0x3b
 1743 005f 05       		.uleb128 0x5
 1744 0060 01       		.uleb128 0x1
 1745 0061 13       		.uleb128 0x13
 1746 0062 00       		.byte	0
 1747 0063 00       		.byte	0
 1748 0064 09       		.uleb128 0x9
 1749 0065 0D       		.uleb128 0xd
 1750 0066 00       		.byte	0
 1751 0067 03       		.uleb128 0x3
 1752 0068 0E       		.uleb128 0xe
 1753 0069 3A       		.uleb128 0x3a
 1754 006a 0B       		.uleb128 0xb
 1755 006b 3B       		.uleb128 0x3b
 1756 006c 05       		.uleb128 0x5
 1757 006d 49       		.uleb128 0x49
 1758 006e 13       		.uleb128 0x13
 1759 006f 38       		.uleb128 0x38
 1760 0070 0B       		.uleb128 0xb
 1761 0071 00       		.byte	0
 1762 0072 00       		.byte	0
 1763 0073 0A       		.uleb128 0xa
 1764 0074 0D       		.uleb128 0xd
 1765 0075 00       		.byte	0
 1766 0076 03       		.uleb128 0x3
 1767 0077 0E       		.uleb128 0xe
 1768 0078 3A       		.uleb128 0x3a
 1769 0079 0B       		.uleb128 0xb
 1770 007a 3B       		.uleb128 0x3b
 1771 007b 05       		.uleb128 0x5
 1772 007c 49       		.uleb128 0x49
 1773 007d 13       		.uleb128 0x13
 1774 007e 38       		.uleb128 0x38
 1775 007f 05       		.uleb128 0x5
 1776 0080 00       		.byte	0
 1777 0081 00       		.byte	0
 1778 0082 0B       		.uleb128 0xb
 1779 0083 0D       		.uleb128 0xd
 1780 0084 00       		.byte	0
 1781 0085 03       		.uleb128 0x3
 1782 0086 08       		.uleb128 0x8
 1783 0087 3A       		.uleb128 0x3a
 1784 0088 0B       		.uleb128 0xb
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 94


 1785 0089 3B       		.uleb128 0x3b
 1786 008a 05       		.uleb128 0x5
 1787 008b 49       		.uleb128 0x49
 1788 008c 13       		.uleb128 0x13
 1789 008d 38       		.uleb128 0x38
 1790 008e 05       		.uleb128 0x5
 1791 008f 00       		.byte	0
 1792 0090 00       		.byte	0
 1793 0091 0C       		.uleb128 0xc
 1794 0092 01       		.uleb128 0x1
 1795 0093 01       		.byte	0x1
 1796 0094 49       		.uleb128 0x49
 1797 0095 13       		.uleb128 0x13
 1798 0096 01       		.uleb128 0x1
 1799 0097 13       		.uleb128 0x13
 1800 0098 00       		.byte	0
 1801 0099 00       		.byte	0
 1802 009a 0D       		.uleb128 0xd
 1803 009b 21       		.uleb128 0x21
 1804 009c 00       		.byte	0
 1805 009d 49       		.uleb128 0x49
 1806 009e 13       		.uleb128 0x13
 1807 009f 2F       		.uleb128 0x2f
 1808 00a0 0B       		.uleb128 0xb
 1809 00a1 00       		.byte	0
 1810 00a2 00       		.byte	0
 1811 00a3 0E       		.uleb128 0xe
 1812 00a4 35       		.uleb128 0x35
 1813 00a5 00       		.byte	0
 1814 00a6 49       		.uleb128 0x49
 1815 00a7 13       		.uleb128 0x13
 1816 00a8 00       		.byte	0
 1817 00a9 00       		.byte	0
 1818 00aa 0F       		.uleb128 0xf
 1819 00ab 21       		.uleb128 0x21
 1820 00ac 00       		.byte	0
 1821 00ad 49       		.uleb128 0x49
 1822 00ae 13       		.uleb128 0x13
 1823 00af 2F       		.uleb128 0x2f
 1824 00b0 05       		.uleb128 0x5
 1825 00b1 00       		.byte	0
 1826 00b2 00       		.byte	0
 1827 00b3 10       		.uleb128 0x10
 1828 00b4 16       		.uleb128 0x16
 1829 00b5 00       		.byte	0
 1830 00b6 03       		.uleb128 0x3
 1831 00b7 0E       		.uleb128 0xe
 1832 00b8 3A       		.uleb128 0x3a
 1833 00b9 0B       		.uleb128 0xb
 1834 00ba 3B       		.uleb128 0x3b
 1835 00bb 05       		.uleb128 0x5
 1836 00bc 49       		.uleb128 0x49
 1837 00bd 13       		.uleb128 0x13
 1838 00be 00       		.byte	0
 1839 00bf 00       		.byte	0
 1840 00c0 11       		.uleb128 0x11
 1841 00c1 26       		.uleb128 0x26
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 95


 1842 00c2 00       		.byte	0
 1843 00c3 49       		.uleb128 0x49
 1844 00c4 13       		.uleb128 0x13
 1845 00c5 00       		.byte	0
 1846 00c6 00       		.byte	0
 1847 00c7 12       		.uleb128 0x12
 1848 00c8 13       		.uleb128 0x13
 1849 00c9 01       		.byte	0x1
 1850 00ca 0B       		.uleb128 0xb
 1851 00cb 0B       		.uleb128 0xb
 1852 00cc 3A       		.uleb128 0x3a
 1853 00cd 0B       		.uleb128 0xb
 1854 00ce 3B       		.uleb128 0x3b
 1855 00cf 0B       		.uleb128 0xb
 1856 00d0 01       		.uleb128 0x1
 1857 00d1 13       		.uleb128 0x13
 1858 00d2 00       		.byte	0
 1859 00d3 00       		.byte	0
 1860 00d4 13       		.uleb128 0x13
 1861 00d5 0D       		.uleb128 0xd
 1862 00d6 00       		.byte	0
 1863 00d7 03       		.uleb128 0x3
 1864 00d8 08       		.uleb128 0x8
 1865 00d9 3A       		.uleb128 0x3a
 1866 00da 0B       		.uleb128 0xb
 1867 00db 3B       		.uleb128 0x3b
 1868 00dc 0B       		.uleb128 0xb
 1869 00dd 49       		.uleb128 0x49
 1870 00de 13       		.uleb128 0x13
 1871 00df 38       		.uleb128 0x38
 1872 00e0 0B       		.uleb128 0xb
 1873 00e1 00       		.byte	0
 1874 00e2 00       		.byte	0
 1875 00e3 14       		.uleb128 0x14
 1876 00e4 0D       		.uleb128 0xd
 1877 00e5 00       		.byte	0
 1878 00e6 03       		.uleb128 0x3
 1879 00e7 0E       		.uleb128 0xe
 1880 00e8 3A       		.uleb128 0x3a
 1881 00e9 0B       		.uleb128 0xb
 1882 00ea 3B       		.uleb128 0x3b
 1883 00eb 0B       		.uleb128 0xb
 1884 00ec 49       		.uleb128 0x49
 1885 00ed 13       		.uleb128 0x13
 1886 00ee 38       		.uleb128 0x38
 1887 00ef 0B       		.uleb128 0xb
 1888 00f0 00       		.byte	0
 1889 00f1 00       		.byte	0
 1890 00f2 15       		.uleb128 0x15
 1891 00f3 13       		.uleb128 0x13
 1892 00f4 01       		.byte	0x1
 1893 00f5 0B       		.uleb128 0xb
 1894 00f6 05       		.uleb128 0x5
 1895 00f7 3A       		.uleb128 0x3a
 1896 00f8 0B       		.uleb128 0xb
 1897 00f9 3B       		.uleb128 0x3b
 1898 00fa 0B       		.uleb128 0xb
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 96


 1899 00fb 01       		.uleb128 0x1
 1900 00fc 13       		.uleb128 0x13
 1901 00fd 00       		.byte	0
 1902 00fe 00       		.byte	0
 1903 00ff 16       		.uleb128 0x16
 1904 0100 0D       		.uleb128 0xd
 1905 0101 00       		.byte	0
 1906 0102 03       		.uleb128 0x3
 1907 0103 0E       		.uleb128 0xe
 1908 0104 3A       		.uleb128 0x3a
 1909 0105 0B       		.uleb128 0xb
 1910 0106 3B       		.uleb128 0x3b
 1911 0107 0B       		.uleb128 0xb
 1912 0108 49       		.uleb128 0x49
 1913 0109 13       		.uleb128 0x13
 1914 010a 38       		.uleb128 0x38
 1915 010b 05       		.uleb128 0x5
 1916 010c 00       		.byte	0
 1917 010d 00       		.byte	0
 1918 010e 17       		.uleb128 0x17
 1919 010f 04       		.uleb128 0x4
 1920 0110 01       		.byte	0x1
 1921 0111 0B       		.uleb128 0xb
 1922 0112 0B       		.uleb128 0xb
 1923 0113 49       		.uleb128 0x49
 1924 0114 13       		.uleb128 0x13
 1925 0115 3A       		.uleb128 0x3a
 1926 0116 0B       		.uleb128 0xb
 1927 0117 3B       		.uleb128 0x3b
 1928 0118 05       		.uleb128 0x5
 1929 0119 01       		.uleb128 0x1
 1930 011a 13       		.uleb128 0x13
 1931 011b 00       		.byte	0
 1932 011c 00       		.byte	0
 1933 011d 18       		.uleb128 0x18
 1934 011e 2E       		.uleb128 0x2e
 1935 011f 01       		.byte	0x1
 1936 0120 03       		.uleb128 0x3
 1937 0121 0E       		.uleb128 0xe
 1938 0122 3A       		.uleb128 0x3a
 1939 0123 0B       		.uleb128 0xb
 1940 0124 3B       		.uleb128 0x3b
 1941 0125 05       		.uleb128 0x5
 1942 0126 27       		.uleb128 0x27
 1943 0127 19       		.uleb128 0x19
 1944 0128 20       		.uleb128 0x20
 1945 0129 0B       		.uleb128 0xb
 1946 012a 01       		.uleb128 0x1
 1947 012b 13       		.uleb128 0x13
 1948 012c 00       		.byte	0
 1949 012d 00       		.byte	0
 1950 012e 19       		.uleb128 0x19
 1951 012f 05       		.uleb128 0x5
 1952 0130 00       		.byte	0
 1953 0131 03       		.uleb128 0x3
 1954 0132 0E       		.uleb128 0xe
 1955 0133 3A       		.uleb128 0x3a
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 97


 1956 0134 0B       		.uleb128 0xb
 1957 0135 3B       		.uleb128 0x3b
 1958 0136 05       		.uleb128 0x5
 1959 0137 49       		.uleb128 0x49
 1960 0138 13       		.uleb128 0x13
 1961 0139 00       		.byte	0
 1962 013a 00       		.byte	0
 1963 013b 1A       		.uleb128 0x1a
 1964 013c 0F       		.uleb128 0xf
 1965 013d 00       		.byte	0
 1966 013e 0B       		.uleb128 0xb
 1967 013f 0B       		.uleb128 0xb
 1968 0140 49       		.uleb128 0x49
 1969 0141 13       		.uleb128 0x13
 1970 0142 00       		.byte	0
 1971 0143 00       		.byte	0
 1972 0144 1B       		.uleb128 0x1b
 1973 0145 2E       		.uleb128 0x2e
 1974 0146 00       		.byte	0
 1975 0147 03       		.uleb128 0x3
 1976 0148 0E       		.uleb128 0xe
 1977 0149 3A       		.uleb128 0x3a
 1978 014a 0B       		.uleb128 0xb
 1979 014b 3B       		.uleb128 0x3b
 1980 014c 0B       		.uleb128 0xb
 1981 014d 27       		.uleb128 0x27
 1982 014e 19       		.uleb128 0x19
 1983 014f 20       		.uleb128 0x20
 1984 0150 0B       		.uleb128 0xb
 1985 0151 00       		.byte	0
 1986 0152 00       		.byte	0
 1987 0153 1C       		.uleb128 0x1c
 1988 0154 2E       		.uleb128 0x2e
 1989 0155 01       		.byte	0x1
 1990 0156 3F       		.uleb128 0x3f
 1991 0157 19       		.uleb128 0x19
 1992 0158 03       		.uleb128 0x3
 1993 0159 0E       		.uleb128 0xe
 1994 015a 3A       		.uleb128 0x3a
 1995 015b 0B       		.uleb128 0xb
 1996 015c 3B       		.uleb128 0x3b
 1997 015d 0B       		.uleb128 0xb
 1998 015e 27       		.uleb128 0x27
 1999 015f 19       		.uleb128 0x19
 2000 0160 11       		.uleb128 0x11
 2001 0161 01       		.uleb128 0x1
 2002 0162 12       		.uleb128 0x12
 2003 0163 06       		.uleb128 0x6
 2004 0164 40       		.uleb128 0x40
 2005 0165 18       		.uleb128 0x18
 2006 0166 9742     		.uleb128 0x2117
 2007 0168 19       		.uleb128 0x19
 2008 0169 01       		.uleb128 0x1
 2009 016a 13       		.uleb128 0x13
 2010 016b 00       		.byte	0
 2011 016c 00       		.byte	0
 2012 016d 1D       		.uleb128 0x1d
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 98


 2013 016e 1D       		.uleb128 0x1d
 2014 016f 01       		.byte	0x1
 2015 0170 31       		.uleb128 0x31
 2016 0171 13       		.uleb128 0x13
 2017 0172 11       		.uleb128 0x11
 2018 0173 01       		.uleb128 0x1
 2019 0174 12       		.uleb128 0x12
 2020 0175 06       		.uleb128 0x6
 2021 0176 58       		.uleb128 0x58
 2022 0177 0B       		.uleb128 0xb
 2023 0178 59       		.uleb128 0x59
 2024 0179 0B       		.uleb128 0xb
 2025 017a 01       		.uleb128 0x1
 2026 017b 13       		.uleb128 0x13
 2027 017c 00       		.byte	0
 2028 017d 00       		.byte	0
 2029 017e 1E       		.uleb128 0x1e
 2030 017f 05       		.uleb128 0x5
 2031 0180 00       		.byte	0
 2032 0181 31       		.uleb128 0x31
 2033 0182 13       		.uleb128 0x13
 2034 0183 02       		.uleb128 0x2
 2035 0184 17       		.uleb128 0x17
 2036 0185 00       		.byte	0
 2037 0186 00       		.byte	0
 2038 0187 1F       		.uleb128 0x1f
 2039 0188 1D       		.uleb128 0x1d
 2040 0189 01       		.byte	0x1
 2041 018a 31       		.uleb128 0x31
 2042 018b 13       		.uleb128 0x13
 2043 018c 11       		.uleb128 0x11
 2044 018d 01       		.uleb128 0x1
 2045 018e 12       		.uleb128 0x12
 2046 018f 06       		.uleb128 0x6
 2047 0190 58       		.uleb128 0x58
 2048 0191 0B       		.uleb128 0xb
 2049 0192 59       		.uleb128 0x59
 2050 0193 0B       		.uleb128 0xb
 2051 0194 00       		.byte	0
 2052 0195 00       		.byte	0
 2053 0196 20       		.uleb128 0x20
 2054 0197 2E       		.uleb128 0x2e
 2055 0198 01       		.byte	0x1
 2056 0199 3F       		.uleb128 0x3f
 2057 019a 19       		.uleb128 0x19
 2058 019b 03       		.uleb128 0x3
 2059 019c 0E       		.uleb128 0xe
 2060 019d 3A       		.uleb128 0x3a
 2061 019e 0B       		.uleb128 0xb
 2062 019f 3B       		.uleb128 0x3b
 2063 01a0 0B       		.uleb128 0xb
 2064 01a1 27       		.uleb128 0x27
 2065 01a2 19       		.uleb128 0x19
 2066 01a3 49       		.uleb128 0x49
 2067 01a4 13       		.uleb128 0x13
 2068 01a5 8701     		.uleb128 0x87
 2069 01a7 19       		.uleb128 0x19
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 99


 2070 01a8 11       		.uleb128 0x11
 2071 01a9 01       		.uleb128 0x1
 2072 01aa 12       		.uleb128 0x12
 2073 01ab 06       		.uleb128 0x6
 2074 01ac 40       		.uleb128 0x40
 2075 01ad 18       		.uleb128 0x18
 2076 01ae 9742     		.uleb128 0x2117
 2077 01b0 19       		.uleb128 0x19
 2078 01b1 01       		.uleb128 0x1
 2079 01b2 13       		.uleb128 0x13
 2080 01b3 00       		.byte	0
 2081 01b4 00       		.byte	0
 2082 01b5 21       		.uleb128 0x21
 2083 01b6 34       		.uleb128 0x34
 2084 01b7 00       		.byte	0
 2085 01b8 03       		.uleb128 0x3
 2086 01b9 0E       		.uleb128 0xe
 2087 01ba 3A       		.uleb128 0x3a
 2088 01bb 0B       		.uleb128 0xb
 2089 01bc 3B       		.uleb128 0x3b
 2090 01bd 0B       		.uleb128 0xb
 2091 01be 49       		.uleb128 0x49
 2092 01bf 13       		.uleb128 0x13
 2093 01c0 02       		.uleb128 0x2
 2094 01c1 17       		.uleb128 0x17
 2095 01c2 00       		.byte	0
 2096 01c3 00       		.byte	0
 2097 01c4 22       		.uleb128 0x22
 2098 01c5 1D       		.uleb128 0x1d
 2099 01c6 00       		.byte	0
 2100 01c7 31       		.uleb128 0x31
 2101 01c8 13       		.uleb128 0x13
 2102 01c9 11       		.uleb128 0x11
 2103 01ca 01       		.uleb128 0x1
 2104 01cb 12       		.uleb128 0x12
 2105 01cc 06       		.uleb128 0x6
 2106 01cd 58       		.uleb128 0x58
 2107 01ce 0B       		.uleb128 0xb
 2108 01cf 59       		.uleb128 0x59
 2109 01d0 0B       		.uleb128 0xb
 2110 01d1 00       		.byte	0
 2111 01d2 00       		.byte	0
 2112 01d3 23       		.uleb128 0x23
 2113 01d4 898201   		.uleb128 0x4109
 2114 01d7 01       		.byte	0x1
 2115 01d8 11       		.uleb128 0x11
 2116 01d9 01       		.uleb128 0x1
 2117 01da 31       		.uleb128 0x31
 2118 01db 13       		.uleb128 0x13
 2119 01dc 01       		.uleb128 0x1
 2120 01dd 13       		.uleb128 0x13
 2121 01de 00       		.byte	0
 2122 01df 00       		.byte	0
 2123 01e0 24       		.uleb128 0x24
 2124 01e1 8A8201   		.uleb128 0x410a
 2125 01e4 00       		.byte	0
 2126 01e5 02       		.uleb128 0x2
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 100


 2127 01e6 18       		.uleb128 0x18
 2128 01e7 9142     		.uleb128 0x2111
 2129 01e9 18       		.uleb128 0x18
 2130 01ea 00       		.byte	0
 2131 01eb 00       		.byte	0
 2132 01ec 25       		.uleb128 0x25
 2133 01ed 898201   		.uleb128 0x4109
 2134 01f0 01       		.byte	0x1
 2135 01f1 11       		.uleb128 0x11
 2136 01f2 01       		.uleb128 0x1
 2137 01f3 31       		.uleb128 0x31
 2138 01f4 13       		.uleb128 0x13
 2139 01f5 00       		.byte	0
 2140 01f6 00       		.byte	0
 2141 01f7 26       		.uleb128 0x26
 2142 01f8 34       		.uleb128 0x34
 2143 01f9 00       		.byte	0
 2144 01fa 03       		.uleb128 0x3
 2145 01fb 0E       		.uleb128 0xe
 2146 01fc 3A       		.uleb128 0x3a
 2147 01fd 0B       		.uleb128 0xb
 2148 01fe 3B       		.uleb128 0x3b
 2149 01ff 05       		.uleb128 0x5
 2150 0200 49       		.uleb128 0x49
 2151 0201 13       		.uleb128 0x13
 2152 0202 3F       		.uleb128 0x3f
 2153 0203 19       		.uleb128 0x19
 2154 0204 3C       		.uleb128 0x3c
 2155 0205 19       		.uleb128 0x19
 2156 0206 00       		.byte	0
 2157 0207 00       		.byte	0
 2158 0208 27       		.uleb128 0x27
 2159 0209 34       		.uleb128 0x34
 2160 020a 00       		.byte	0
 2161 020b 03       		.uleb128 0x3
 2162 020c 0E       		.uleb128 0xe
 2163 020d 3A       		.uleb128 0x3a
 2164 020e 0B       		.uleb128 0xb
 2165 020f 3B       		.uleb128 0x3b
 2166 0210 0B       		.uleb128 0xb
 2167 0211 49       		.uleb128 0x49
 2168 0212 13       		.uleb128 0x13
 2169 0213 3F       		.uleb128 0x3f
 2170 0214 19       		.uleb128 0x19
 2171 0215 3C       		.uleb128 0x3c
 2172 0216 19       		.uleb128 0x19
 2173 0217 00       		.byte	0
 2174 0218 00       		.byte	0
 2175 0219 28       		.uleb128 0x28
 2176 021a 34       		.uleb128 0x34
 2177 021b 00       		.byte	0
 2178 021c 03       		.uleb128 0x3
 2179 021d 0E       		.uleb128 0xe
 2180 021e 3A       		.uleb128 0x3a
 2181 021f 0B       		.uleb128 0xb
 2182 0220 3B       		.uleb128 0x3b
 2183 0221 0B       		.uleb128 0xb
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 101


 2184 0222 49       		.uleb128 0x49
 2185 0223 13       		.uleb128 0x13
 2186 0224 3F       		.uleb128 0x3f
 2187 0225 19       		.uleb128 0x19
 2188 0226 02       		.uleb128 0x2
 2189 0227 18       		.uleb128 0x18
 2190 0228 00       		.byte	0
 2191 0229 00       		.byte	0
 2192 022a 29       		.uleb128 0x29
 2193 022b 2E       		.uleb128 0x2e
 2194 022c 00       		.byte	0
 2195 022d 3F       		.uleb128 0x3f
 2196 022e 19       		.uleb128 0x19
 2197 022f 3C       		.uleb128 0x3c
 2198 0230 19       		.uleb128 0x19
 2199 0231 6E       		.uleb128 0x6e
 2200 0232 0E       		.uleb128 0xe
 2201 0233 03       		.uleb128 0x3
 2202 0234 0E       		.uleb128 0xe
 2203 0235 3A       		.uleb128 0x3a
 2204 0236 0B       		.uleb128 0xb
 2205 0237 3B       		.uleb128 0x3b
 2206 0238 05       		.uleb128 0x5
 2207 0239 00       		.byte	0
 2208 023a 00       		.byte	0
 2209 023b 00       		.byte	0
 2210              		.section	.debug_loc,"",%progbits
 2211              	.Ldebug_loc0:
 2212              	.LLST0:
 2213 0000 00000000 		.4byte	.LVL0
 2214 0004 0A000000 		.4byte	.LVL1
 2215 0008 0200     		.2byte	0x2
 2216 000a 34       		.byte	0x34
 2217 000b 9F       		.byte	0x9f
 2218 000c 00000000 		.4byte	0
 2219 0010 00000000 		.4byte	0
 2220              	.LLST1:
 2221 0014 00000000 		.4byte	.LVL0
 2222 0018 0A000000 		.4byte	.LVL1
 2223 001c 0600     		.2byte	0x6
 2224 001e 0C       		.byte	0xc
 2225 001f 00003240 		.4byte	0x40320000
 2226 0023 9F       		.byte	0x9f
 2227 0024 00000000 		.4byte	0
 2228 0028 00000000 		.4byte	0
 2229              	.LLST2:
 2230 002c 10000000 		.4byte	.LVL2
 2231 0030 1A000000 		.4byte	.LVL3
 2232 0034 0100     		.2byte	0x1
 2233 0036 53       		.byte	0x53
 2234 0037 00000000 		.4byte	0
 2235 003b 00000000 		.4byte	0
 2236              	.LLST3:
 2237 003f 08000000 		.4byte	.LVL6
 2238 0043 48000000 		.4byte	.LVL11
 2239 0047 0200     		.2byte	0x2
 2240 0049 30       		.byte	0x30
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 102


 2241 004a 9F       		.byte	0x9f
 2242 004b 64000000 		.4byte	.LVL14
 2243 004f 68000000 		.4byte	.LVL15
 2244 0053 0200     		.2byte	0x2
 2245 0055 30       		.byte	0x30
 2246 0056 9F       		.byte	0x9f
 2247 0057 68000000 		.4byte	.LVL15
 2248 005b 88000000 		.4byte	.LVL21
 2249 005f 0100     		.2byte	0x1
 2250 0061 54       		.byte	0x54
 2251 0062 88000000 		.4byte	.LVL21
 2252 0066 8C000000 		.4byte	.LVL22
 2253 006a 0200     		.2byte	0x2
 2254 006c 30       		.byte	0x30
 2255 006d 9F       		.byte	0x9f
 2256 006e 8C000000 		.4byte	.LVL22
 2257 0072 C8000000 		.4byte	.LFE316
 2258 0076 0100     		.2byte	0x1
 2259 0078 54       		.byte	0x54
 2260 0079 00000000 		.4byte	0
 2261 007d 00000000 		.4byte	0
 2262              	.LLST4:
 2263 0081 08000000 		.4byte	.LVL6
 2264 0085 48000000 		.4byte	.LVL11
 2265 0089 0400     		.2byte	0x4
 2266 008b 0A       		.byte	0xa
 2267 008c E803     		.2byte	0x3e8
 2268 008e 9F       		.byte	0x9f
 2269 008f 48000000 		.4byte	.LVL11
 2270 0093 5E000000 		.4byte	.LVL12
 2271 0097 0100     		.2byte	0x1
 2272 0099 55       		.byte	0x55
 2273 009a 60000000 		.4byte	.LVL13
 2274 009e C8000000 		.4byte	.LFE316
 2275 00a2 0100     		.2byte	0x1
 2276 00a4 55       		.byte	0x55
 2277 00a5 00000000 		.4byte	0
 2278 00a9 00000000 		.4byte	0
 2279              	.LLST5:
 2280 00ad 02000000 		.4byte	.LVL5
 2281 00b1 08000000 		.4byte	.LVL6
 2282 00b5 0200     		.2byte	0x2
 2283 00b7 31       		.byte	0x31
 2284 00b8 9F       		.byte	0x9f
 2285 00b9 00000000 		.4byte	0
 2286 00bd 00000000 		.4byte	0
 2287              	.LLST7:
 2288 00c1 02000000 		.4byte	.LVL5
 2289 00c5 08000000 		.4byte	.LVL6
 2290 00c9 0600     		.2byte	0x6
 2291 00cb 0C       		.byte	0xc
 2292 00cc 80053240 		.4byte	0x40320580
 2293 00d0 9F       		.byte	0x9f
 2294 00d1 00000000 		.4byte	0
 2295 00d5 00000000 		.4byte	0
 2296              	.LLST8:
 2297 00d9 18000000 		.4byte	.LVL8
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 103


 2298 00dd 2E000000 		.4byte	.LVL9
 2299 00e1 0100     		.2byte	0x1
 2300 00e3 53       		.byte	0x53
 2301 00e4 00000000 		.4byte	0
 2302 00e8 00000000 		.4byte	0
 2303              	.LLST9:
 2304 00ec 2E000000 		.4byte	.LVL9
 2305 00f0 38000000 		.4byte	.LVL10
 2306 00f4 0100     		.2byte	0x1
 2307 00f6 53       		.byte	0x53
 2308 00f7 38000000 		.4byte	.LVL10
 2309 00fb 48000000 		.4byte	.LVL11
 2310 00ff 0200     		.2byte	0x2
 2311 0101 74       		.byte	0x74
 2312 0102 00       		.sleb128 0
 2313 0103 00000000 		.4byte	0
 2314 0107 00000000 		.4byte	0
 2315              	.LLST10:
 2316 010b 68000000 		.4byte	.LVL15
 2317 010f 6E000000 		.4byte	.LVL16
 2318 0113 0200     		.2byte	0x2
 2319 0115 30       		.byte	0x30
 2320 0116 9F       		.byte	0x9f
 2321 0117 00000000 		.4byte	0
 2322 011b 00000000 		.4byte	0
 2323              	.LLST11:
 2324 011f 68000000 		.4byte	.LVL15
 2325 0123 6E000000 		.4byte	.LVL16
 2326 0127 0200     		.2byte	0x2
 2327 0129 37       		.byte	0x37
 2328 012a 9F       		.byte	0x9f
 2329 012b 00000000 		.4byte	0
 2330 012f 00000000 		.4byte	0
 2331              	.LLST12:
 2332 0133 68000000 		.4byte	.LVL15
 2333 0137 6E000000 		.4byte	.LVL16
 2334 013b 0600     		.2byte	0x6
 2335 013d 0C       		.byte	0xc
 2336 013e 80063240 		.4byte	0x40320680
 2337 0142 9F       		.byte	0x9f
 2338 0143 00000000 		.4byte	0
 2339 0147 00000000 		.4byte	0
 2340              	.LLST13:
 2341 014b 74000000 		.4byte	.LVL17
 2342 014f 76000000 		.4byte	.LVL18
 2343 0153 0200     		.2byte	0x2
 2344 0155 31       		.byte	0x31
 2345 0156 9F       		.byte	0x9f
 2346 0157 00000000 		.4byte	0
 2347 015b 00000000 		.4byte	0
 2348              	.LLST14:
 2349 015f 74000000 		.4byte	.LVL17
 2350 0163 76000000 		.4byte	.LVL18
 2351 0167 0200     		.2byte	0x2
 2352 0169 37       		.byte	0x37
 2353 016a 9F       		.byte	0x9f
 2354 016b 00000000 		.4byte	0
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 104


 2355 016f 00000000 		.4byte	0
 2356              	.LLST15:
 2357 0173 74000000 		.4byte	.LVL17
 2358 0177 76000000 		.4byte	.LVL18
 2359 017b 0600     		.2byte	0x6
 2360 017d 0C       		.byte	0xc
 2361 017e 80063240 		.4byte	0x40320680
 2362 0182 9F       		.byte	0x9f
 2363 0183 00000000 		.4byte	0
 2364 0187 00000000 		.4byte	0
 2365              	.LLST16:
 2366 018b 8C000000 		.4byte	.LVL22
 2367 018f 92000000 		.4byte	.LVL23
 2368 0193 0200     		.2byte	0x2
 2369 0195 30       		.byte	0x30
 2370 0196 9F       		.byte	0x9f
 2371 0197 00000000 		.4byte	0
 2372 019b 00000000 		.4byte	0
 2373              	.LLST17:
 2374 019f 8C000000 		.4byte	.LVL22
 2375 01a3 92000000 		.4byte	.LVL23
 2376 01a7 0200     		.2byte	0x2
 2377 01a9 31       		.byte	0x31
 2378 01aa 9F       		.byte	0x9f
 2379 01ab 00000000 		.4byte	0
 2380 01af 00000000 		.4byte	0
 2381              	.LLST18:
 2382 01b3 8C000000 		.4byte	.LVL22
 2383 01b7 92000000 		.4byte	.LVL23
 2384 01bb 0600     		.2byte	0x6
 2385 01bd 0C       		.byte	0xc
 2386 01be 80053240 		.4byte	0x40320580
 2387 01c2 9F       		.byte	0x9f
 2388 01c3 00000000 		.4byte	0
 2389 01c7 00000000 		.4byte	0
 2390              	.LLST19:
 2391 01cb 98000000 		.4byte	.LVL24
 2392 01cf 9A000000 		.4byte	.LVL25
 2393 01d3 0200     		.2byte	0x2
 2394 01d5 31       		.byte	0x31
 2395 01d6 9F       		.byte	0x9f
 2396 01d7 00000000 		.4byte	0
 2397 01db 00000000 		.4byte	0
 2398              	.LLST21:
 2399 01df 98000000 		.4byte	.LVL24
 2400 01e3 9A000000 		.4byte	.LVL25
 2401 01e7 0600     		.2byte	0x6
 2402 01e9 0C       		.byte	0xc
 2403 01ea 80053240 		.4byte	0x40320580
 2404 01ee 9F       		.byte	0x9f
 2405 01ef 00000000 		.4byte	0
 2406 01f3 00000000 		.4byte	0
 2407              		.section	.debug_aranges,"",%progbits
 2408 0000 24000000 		.4byte	0x24
 2409 0004 0200     		.2byte	0x2
 2410 0006 00000000 		.4byte	.Ldebug_info0
 2411 000a 04       		.byte	0x4
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 105


 2412 000b 00       		.byte	0
 2413 000c 0000     		.2byte	0
 2414 000e 0000     		.2byte	0
 2415 0010 00000000 		.4byte	.LFB315
 2416 0014 40000000 		.4byte	.LFE315-.LFB315
 2417 0018 00000000 		.4byte	.LFB316
 2418 001c C8000000 		.4byte	.LFE316-.LFB316
 2419 0020 00000000 		.4byte	0
 2420 0024 00000000 		.4byte	0
 2421              		.section	.debug_ranges,"",%progbits
 2422              	.Ldebug_ranges0:
 2423 0000 00000000 		.4byte	.LFB315
 2424 0004 40000000 		.4byte	.LFE315
 2425 0008 00000000 		.4byte	.LFB316
 2426 000c C8000000 		.4byte	.LFE316
 2427 0010 00000000 		.4byte	0
 2428 0014 00000000 		.4byte	0
 2429              		.section	.debug_line,"",%progbits
 2430              	.Ldebug_line0:
 2431 0000 D7030000 		.section	.debug_str,"MS",%progbits,1
 2431      02002803 
 2431      00000201 
 2431      FB0E0D00 
 2431      01010101 
 2432              	.LASF232:
 2433 0000 636F756E 		.ascii	"count\000"
 2433      7400
 2434              	.LASF123:
 2435 0006 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 2435      6D5F315F 
 2435      696E7465 
 2435      72727570 
 2435      74735F31 
 2436              	.LASF230:
 2437 0021 76616C75 		.ascii	"value\000"
 2437      6500
 2438              	.LASF12:
 2439 0027 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 2439      5F696E74 
 2439      65727275 
 2439      7074735F 
 2439      6770696F 
 2440              	.LASF56:
 2441 0043 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 2441      355F696E 
 2441      74657272 
 2441      7570745F 
 2441      4952516E 
 2442              	.LASF46:
 2443 0058 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 2443      735F696E 
 2443      74657272 
 2443      75707473 
 2443      5F697063 
 2444              	.LASF104:
 2445 0075 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 2445      6D5F305F 
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 106


 2445      696E7465 
 2445      72727570 
 2445      74735F34 
 2446              	.LASF32:
 2447 008f 73727373 		.ascii	"srss_interrupt_IRQn\000"
 2447      5F696E74 
 2447      65727275 
 2447      70745F49 
 2447      52516E00 
 2448              	.LASF28:
 2449 00a3 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 2449      385F696E 
 2449      74657272 
 2449      7570745F 
 2449      4952516E 
 2450              	.LASF61:
 2451 00b8 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 2451      735F696E 
 2451      74657272 
 2451      75707473 
 2451      5F647730 
 2452              	.LASF144:
 2453 00d4 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 2453      696E7465 
 2453      72727570 
 2453      74735F31 
 2453      325F4952 
 2454              	.LASF161:
 2455 00eb 5F5F7569 		.ascii	"__uint8_t\000"
 2455      6E74385F 
 2455      7400
 2456              	.LASF34:
 2457 00f5 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 2457      735F696E 
 2457      74657272 
 2457      7570745F 
 2457      4952516E 
 2458              	.LASF133:
 2459 010a 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 2459      696E7465 
 2459      72727570 
 2459      74735F31 
 2459      5F495251 
 2460              	.LASF51:
 2461 0120 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 2461      305F696E 
 2461      74657272 
 2461      7570745F 
 2461      4952516E 
 2462              	.LASF88:
 2463 0135 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 2463      735F696E 
 2463      74657272 
 2463      75707473 
 2463      5F647731 
 2464              	.LASF116:
 2465 0152 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 107


 2465      6D5F315F 
 2465      696E7465 
 2465      72727570 
 2465      74735F38 
 2466              	.LASF39:
 2467 016c 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 2467      735F696E 
 2467      74657272 
 2467      75707473 
 2467      5F697063 
 2468              	.LASF209:
 2469 0188 5644445F 		.ascii	"VDD_INTR_MASK\000"
 2469      494E5452 
 2469      5F4D4153 
 2469      4B00
 2470              	.LASF132:
 2471 0196 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 2471      696E7465 
 2471      72727570 
 2471      74735F30 
 2471      5F495251 
 2472              	.LASF169:
 2473 01ac 6C6F6E67 		.ascii	"long long unsigned int\000"
 2473      206C6F6E 
 2473      6720756E 
 2473      7369676E 
 2473      65642069 
 2474              	.LASF155:
 2475 01c3 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 2475      696E7465 
 2475      72727570 
 2475      745F6C6F 
 2475      5F495251 
 2476              	.LASF118:
 2477 01d9 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 2477      6D5F315F 
 2477      696E7465 
 2477      72727570 
 2477      74735F31 
 2478              	.LASF10:
 2479 01f4 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 2479      5F696E74 
 2479      65727275 
 2479      7074735F 
 2479      6770696F 
 2480              	.LASF97:
 2481 0210 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 2481      735F696E 
 2481      74657272 
 2481      75707473 
 2481      5F636D30 
 2482              	.LASF19:
 2483 0230 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 2483      5F696E74 
 2483      65727275 
 2483      7074735F 
 2483      6770696F 
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 108


 2484              	.LASF156:
 2485 024c 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 2485      5F696E74 
 2485      65727275 
 2485      70745F64 
 2485      6163735F 
 2486              	.LASF138:
 2487 0265 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 2487      696E7465 
 2487      72727570 
 2487      74735F36 
 2487      5F495251 
 2488              	.LASF178:
 2489 027b 49535052 		.ascii	"ISPR\000"
 2489      00
 2490              	.LASF124:
 2491 0280 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 2491      6D5F315F 
 2491      696E7465 
 2491      72727570 
 2491      74735F31 
 2492              	.LASF94:
 2493 029b 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 2493      735F696E 
 2493      74657272 
 2493      7570745F 
 2493      63727970 
 2494              	.LASF168:
 2495 02b7 6C6F6E67 		.ascii	"long long int\000"
 2495      206C6F6E 
 2495      6720696E 
 2495      7400
 2496              	.LASF159:
 2497 02c5 7369676E 		.ascii	"signed char\000"
 2497      65642063 
 2497      68617200 
 2498              	.LASF237:
 2499 02d1 43795F53 		.ascii	"Cy_SysInt_Init\000"
 2499      7973496E 
 2499      745F496E 
 2499      697400
 2500              	.LASF105:
 2501 02e0 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 2501      6D5F305F 
 2501      696E7465 
 2501      72727570 
 2501      74735F35 
 2502              	.LASF85:
 2503 02fa 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 2503      735F696E 
 2503      74657272 
 2503      75707473 
 2503      5F647731 
 2504              	.LASF229:
 2505 0316 43795F47 		.ascii	"Cy_GPIO_Write\000"
 2505      50494F5F 
 2505      57726974 
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 109


 2505      6500
 2506              	.LASF62:
 2507 0324 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 2507      735F696E 
 2507      74657272 
 2507      75707473 
 2507      5F647730 
 2508              	.LASF145:
 2509 0340 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 2509      696E7465 
 2509      72727570 
 2509      74735F31 
 2509      335F4952 
 2510              	.LASF27:
 2511 0357 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 2511      6D705F69 
 2511      6E746572 
 2511      72757074 
 2511      5F495251 
 2512              	.LASF108:
 2513 036d 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 2513      6D5F315F 
 2513      696E7465 
 2513      72727570 
 2513      74735F30 
 2514              	.LASF165:
 2515 0387 6C6F6E67 		.ascii	"long int\000"
 2515      20696E74 
 2515      00
 2516              	.LASF117:
 2517 0390 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 2517      6D5F315F 
 2517      696E7465 
 2517      72727570 
 2517      74735F39 
 2518              	.LASF40:
 2519 03aa 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 2519      735F696E 
 2519      74657272 
 2519      75707473 
 2519      5F697063 
 2520              	.LASF83:
 2521 03c6 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 2521      735F696E 
 2521      74657272 
 2521      75707473 
 2521      5F647731 
 2522              	.LASF47:
 2523 03e2 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 2523      735F696E 
 2523      74657272 
 2523      75707473 
 2523      5F697063 
 2524              	.LASF84:
 2525 03ff 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 2525      735F696E 
 2525      74657272 
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 110


 2525      75707473 
 2525      5F647731 
 2526              	.LASF0:
 2527 041b 52657365 		.ascii	"Reset_IRQn\000"
 2527      745F4952 
 2527      516E00
 2528              	.LASF86:
 2529 0426 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 2529      735F696E 
 2529      74657272 
 2529      75707473 
 2529      5F647731 
 2530              	.LASF119:
 2531 0443 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 2531      6D5F315F 
 2531      696E7465 
 2531      72727570 
 2531      74735F31 
 2532              	.LASF174:
 2533 045e 49534552 		.ascii	"ISER\000"
 2533      00
 2534              	.LASF64:
 2535 0463 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 2535      735F696E 
 2535      74657272 
 2535      75707473 
 2535      5F647730 
 2536              	.LASF25:
 2537 047f 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 2537      5F696E74 
 2537      65727275 
 2537      70745F67 
 2537      70696F5F 
 2538              	.LASF29:
 2539 0498 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 2539      5F696E74 
 2539      65727275 
 2539      70745F6D 
 2539      63776474 
 2540              	.LASF217:
 2541 04b4 646F7562 		.ascii	"double\000"
 2541      6C6500
 2542              	.LASF240:
 2543 04bb 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 2543      43313120 
 2543      352E342E 
 2543      31203230 
 2543      31363036 
 2544 04ee 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 2544      20726576 
 2544      6973696F 
 2544      6E203233 
 2544      37373135 
 2545 0521 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 2545      70202D6D 
 2545      6670753D 
 2545      66707634 
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 111


 2545      2D73702D 
 2546 0554 65637469 		.ascii	"ections -ffat-lto-objects\000"
 2546      6F6E7320 
 2546      2D666661 
 2546      742D6C74 
 2546      6F2D6F62 
 2547              	.LASF220:
 2548 056e 63795F73 		.ascii	"cy_stc_sysint_t\000"
 2548      74635F73 
 2548      7973696E 
 2548      745F7400 
 2549              	.LASF149:
 2550 057e 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 2550      6F73735F 
 2550      696E7465 
 2550      72727570 
 2550      745F6932 
 2551              	.LASF66:
 2552 0599 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 2552      735F696E 
 2552      74657272 
 2552      75707473 
 2552      5F647730 
 2553              	.LASF99:
 2554 05b5 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 2554      735F696E 
 2554      74657272 
 2554      75707473 
 2554      5F636D34 
 2555              	.LASF58:
 2556 05d5 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 2556      375F696E 
 2556      74657272 
 2556      7570745F 
 2556      4952516E 
 2557              	.LASF106:
 2558 05ea 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 2558      6D5F305F 
 2558      696E7465 
 2558      72727570 
 2558      74735F36 
 2559              	.LASF166:
 2560 0604 5F5F7569 		.ascii	"__uint32_t\000"
 2560      6E743332 
 2560      5F7400
 2561              	.LASF4:
 2562 060f 42757346 		.ascii	"BusFault_IRQn\000"
 2562      61756C74 
 2562      5F495251 
 2562      6E00
 2563              	.LASF242:
 2564 061d 443A5C73 		.ascii	"D:\\student\\FeS-31\\Stepaniuk\\lab5\\lab5_2\\lab5."
 2564      74756465 
 2564      6E745C46 
 2564      65532D33 
 2564      315C5374 
 2565 064a 63796473 		.ascii	"cydsn\000"
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 112


 2565      6E00
 2566              	.LASF52:
 2567 0650 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 2567      315F696E 
 2567      74657272 
 2567      7570745F 
 2567      4952516E 
 2568              	.LASF146:
 2569 0665 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 2569      696E7465 
 2569      72727570 
 2569      74735F31 
 2569      345F4952 
 2570              	.LASF8:
 2571 067c 50656E64 		.ascii	"PendSV_IRQn\000"
 2571      53565F49 
 2571      52516E00 
 2572              	.LASF33:
 2573 0688 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 2573      5F696E74 
 2573      65727275 
 2573      70745F63 
 2573      7462735F 
 2574              	.LASF53:
 2575 06a1 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 2575      325F696E 
 2575      74657272 
 2575      7570745F 
 2575      4952516E 
 2576              	.LASF74:
 2577 06b6 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 2577      735F696E 
 2577      74657272 
 2577      75707473 
 2577      5F647730 
 2578              	.LASF15:
 2579 06d3 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 2579      5F696E74 
 2579      65727275 
 2579      7074735F 
 2579      6770696F 
 2580              	.LASF41:
 2581 06ef 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 2581      735F696E 
 2581      74657272 
 2581      75707473 
 2581      5F697063 
 2582              	.LASF134:
 2583 070b 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 2583      696E7465 
 2583      72727570 
 2583      74735F32 
 2583      5F495251 
 2584              	.LASF23:
 2585 0721 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 2585      5F696E74 
 2585      65727275 
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 113


 2585      7074735F 
 2585      6770696F 
 2586              	.LASF214:
 2587 073e 63686172 		.ascii	"char_t\000"
 2587      5F7400
 2588              	.LASF89:
 2589 0745 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 2589      735F696E 
 2589      74657272 
 2589      75707473 
 2589      5F647731 
 2590              	.LASF167:
 2591 0762 6C6F6E67 		.ascii	"long unsigned int\000"
 2591      20756E73 
 2591      69676E65 
 2591      6420696E 
 2591      7400
 2592              	.LASF180:
 2593 0774 49435052 		.ascii	"ICPR\000"
 2593      00
 2594              	.LASF30:
 2595 0779 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 2595      5F696E74 
 2595      65727275 
 2595      70745F6D 
 2595      63776474 
 2596              	.LASF101:
 2597 0795 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 2597      6D5F305F 
 2597      696E7465 
 2597      72727570 
 2597      74735F31 
 2598              	.LASF192:
 2599 07af 494E5452 		.ascii	"INTR_MASK\000"
 2599      5F4D4153 
 2599      4B00
 2600              	.LASF222:
 2601 07b9 43595F53 		.ascii	"CY_SYSPM_WAIT_FOR_EVENT\000"
 2601      5953504D 
 2601      5F574149 
 2601      545F464F 
 2601      525F4556 
 2602              	.LASF211:
 2603 07d1 5644445F 		.ascii	"VDD_INTR_SET\000"
 2603      494E5452 
 2603      5F534554 
 2603      00
 2604              	.LASF154:
 2605 07de 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 2605      696E7465 
 2605      72727570 
 2605      745F6D65 
 2605      645F4952 
 2606              	.LASF239:
 2607 07f5 43795F53 		.ascii	"Cy_SysPm_DeepSleep\000"
 2607      7973506D 
 2607      5F446565 
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 114


 2607      70536C65 
 2607      657000
 2608              	.LASF72:
 2609 0808 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 2609      735F696E 
 2609      74657272 
 2609      75707473 
 2609      5F647730 
 2610              	.LASF92:
 2611 0825 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 2611      735F696E 
 2611      74657272 
 2611      75707473 
 2611      5F666175 
 2612              	.LASF6:
 2613 0843 53564361 		.ascii	"SVCall_IRQn\000"
 2613      6C6C5F49 
 2613      52516E00 
 2614              	.LASF163:
 2615 084f 73686F72 		.ascii	"short unsigned int\000"
 2615      7420756E 
 2615      7369676E 
 2615      65642069 
 2615      6E7400
 2616              	.LASF193:
 2617 0862 494E5452 		.ascii	"INTR_MASKED\000"
 2617      5F4D4153 
 2617      4B454400 
 2618              	.LASF189:
 2619 086e 4F55545F 		.ascii	"OUT_SET\000"
 2619      53455400 
 2620              	.LASF113:
 2621 0876 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 2621      6D5F315F 
 2621      696E7465 
 2621      72727570 
 2621      74735F35 
 2622              	.LASF36:
 2623 0890 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 2623      735F696E 
 2623      74657272 
 2623      75707473 
 2623      5F697063 
 2624              	.LASF80:
 2625 08ac 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 2625      735F696E 
 2625      74657272 
 2625      75707473 
 2625      5F647731 
 2626              	.LASF95:
 2627 08c8 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 2627      735F696E 
 2627      74657272 
 2627      7570745F 
 2627      666D5F49 
 2628              	.LASF75:
 2629 08e0 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 115


 2629      735F696E 
 2629      74657272 
 2629      75707473 
 2629      5F647730 
 2630              	.LASF16:
 2631 08fd 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 2631      5F696E74 
 2631      65727275 
 2631      7074735F 
 2631      6770696F 
 2632              	.LASF135:
 2633 0919 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 2633      696E7465 
 2633      72727570 
 2633      74735F33 
 2633      5F495251 
 2634              	.LASF24:
 2635 092f 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 2635      5F696E74 
 2635      65727275 
 2635      7074735F 
 2635      6770696F 
 2636              	.LASF70:
 2637 094c 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 2637      735F696E 
 2637      74657272 
 2637      75707473 
 2637      5F647730 
 2638              	.LASF224:
 2639 0969 5F5F4E56 		.ascii	"__NVIC_ClearPendingIRQ\000"
 2639      49435F43 
 2639      6C656172 
 2639      50656E64 
 2639      696E6749 
 2640              	.LASF9:
 2641 0980 53797354 		.ascii	"SysTick_IRQn\000"
 2641      69636B5F 
 2641      4952516E 
 2641      00
 2642              	.LASF90:
 2643 098d 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 2643      735F696E 
 2643      74657272 
 2643      75707473 
 2643      5F647731 
 2644              	.LASF188:
 2645 09aa 4F55545F 		.ascii	"OUT_CLR\000"
 2645      434C5200 
 2646              	.LASF195:
 2647 09b2 494E5452 		.ascii	"INTR_CFG\000"
 2647      5F434647 
 2647      00
 2648              	.LASF194:
 2649 09bb 494E5452 		.ascii	"INTR_SET\000"
 2649      5F534554 
 2649      00
 2650              	.LASF227:
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 116


 2651 09c4 62617365 		.ascii	"base\000"
 2651      00
 2652              	.LASF131:
 2653 09c9 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 2653      6D5F315F 
 2653      696E7465 
 2653      72727570 
 2653      74735F32 
 2654              	.LASF226:
 2655 09e4 4952516E 		.ascii	"IRQn\000"
 2655      00
 2656              	.LASF207:
 2657 09e9 5644445F 		.ascii	"VDD_ACTIVE\000"
 2657      41435449 
 2657      564500
 2658              	.LASF121:
 2659 09f4 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 2659      6D5F315F 
 2659      696E7465 
 2659      72727570 
 2659      74735F31 
 2660              	.LASF93:
 2661 0a0f 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 2661      735F696E 
 2661      74657272 
 2661      75707473 
 2661      5F666175 
 2662              	.LASF186:
 2663 0a2d 73697A65 		.ascii	"sizetype\000"
 2663      74797065 
 2663      00
 2664              	.LASF142:
 2665 0a36 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 2665      696E7465 
 2665      72727570 
 2665      74735F31 
 2665      305F4952 
 2666              	.LASF68:
 2667 0a4d 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 2667      735F696E 
 2667      74657272 
 2667      75707473 
 2667      5F647730 
 2668              	.LASF202:
 2669 0a69 4750494F 		.ascii	"GPIO_PRT_Type\000"
 2669      5F505254 
 2669      5F547970 
 2669      6500
 2670              	.LASF110:
 2671 0a77 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 2671      6D5F315F 
 2671      696E7465 
 2671      72727570 
 2671      74735F32 
 2672              	.LASF182:
 2673 0a91 49414252 		.ascii	"IABR\000"
 2673      00
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 117


 2674              	.LASF114:
 2675 0a96 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 2675      6D5F315F 
 2675      696E7465 
 2675      72727570 
 2675      74735F36 
 2676              	.LASF37:
 2677 0ab0 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 2677      735F696E 
 2677      74657272 
 2677      75707473 
 2677      5F697063 
 2678              	.LASF81:
 2679 0acc 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 2679      735F696E 
 2679      74657272 
 2679      75707473 
 2679      5F647731 
 2680              	.LASF139:
 2681 0ae8 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 2681      696E7465 
 2681      72727570 
 2681      74735F37 
 2681      5F495251 
 2682              	.LASF191:
 2683 0afe 494E5452 		.ascii	"INTR\000"
 2683      00
 2684              	.LASF125:
 2685 0b03 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 2685      6D5F315F 
 2685      696E7465 
 2685      72727570 
 2685      74735F31 
 2686              	.LASF55:
 2687 0b1e 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 2687      345F696E 
 2687      74657272 
 2687      7570745F 
 2687      4952516E 
 2688              	.LASF176:
 2689 0b33 49434552 		.ascii	"ICER\000"
 2689      00
 2690              	.LASF17:
 2691 0b38 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 2691      5F696E74 
 2691      65727275 
 2691      7074735F 
 2691      6770696F 
 2692              	.LASF73:
 2693 0b54 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 2693      735F696E 
 2693      74657272 
 2693      75707473 
 2693      5F647730 
 2694              	.LASF243:
 2695 0b71 5F5F656E 		.ascii	"__enable_irq\000"
 2695      61626C65 
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 118


 2695      5F697271 
 2695      00
 2696              	.LASF38:
 2697 0b7e 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 2697      735F696E 
 2697      74657272 
 2697      75707473 
 2697      5F697063 
 2698              	.LASF91:
 2699 0b9a 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 2699      735F696E 
 2699      74657272 
 2699      75707473 
 2699      5F647731 
 2700              	.LASF153:
 2701 0bb7 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 2701      696E7465 
 2701      72727570 
 2701      745F6869 
 2701      5F495251 
 2702              	.LASF216:
 2703 0bcd 666C6F61 		.ascii	"float\000"
 2703      7400
 2704              	.LASF63:
 2705 0bd3 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 2705      735F696E 
 2705      74657272 
 2705      75707473 
 2705      5F647730 
 2706              	.LASF21:
 2707 0bef 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 2707      5F696E74 
 2707      65727275 
 2707      7074735F 
 2707      6770696F 
 2708              	.LASF3:
 2709 0c0c 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 2709      72794D61 
 2709      6E616765 
 2709      6D656E74 
 2709      5F495251 
 2710              	.LASF200:
 2711 0c22 4346475F 		.ascii	"CFG_IN_GPIO5V\000"
 2711      494E5F47 
 2711      50494F35 
 2711      5600
 2712              	.LASF198:
 2713 0c30 4346475F 		.ascii	"CFG_SIO\000"
 2713      53494F00 
 2714              	.LASF103:
 2715 0c38 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 2715      6D5F305F 
 2715      696E7465 
 2715      72727570 
 2715      74735F33 
 2716              	.LASF201:
 2717 0c52 52455345 		.ascii	"RESERVED1\000"
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 119


 2717      52564544 
 2717      3100
 2718              	.LASF179:
 2719 0c5c 52455345 		.ascii	"RESERVED2\000"
 2719      52564544 
 2719      3200
 2720              	.LASF181:
 2721 0c66 52455345 		.ascii	"RESERVED3\000"
 2721      52564544 
 2721      3300
 2722              	.LASF109:
 2723 0c70 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 2723      6D5F315F 
 2723      696E7465 
 2723      72727570 
 2723      74735F31 
 2724              	.LASF184:
 2725 0c8a 52455345 		.ascii	"RESERVED5\000"
 2725      52564544 
 2725      3500
 2726              	.LASF225:
 2727 0c94 43795F47 		.ascii	"Cy_GPIO_ClearInterrupt\000"
 2727      50494F5F 
 2727      436C6561 
 2727      72496E74 
 2727      65727275 
 2728              	.LASF76:
 2729 0cab 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 2729      735F696E 
 2729      74657272 
 2729      75707473 
 2729      5F647731 
 2730              	.LASF143:
 2731 0cc7 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 2731      696E7465 
 2731      72727570 
 2731      74735F31 
 2731      315F4952 
 2732              	.LASF69:
 2733 0cde 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 2733      735F696E 
 2733      74657272 
 2733      75707473 
 2733      5F647730 
 2734              	.LASF87:
 2735 0cfa 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 2735      735F696E 
 2735      74657272 
 2735      75707473 
 2735      5F647731 
 2736              	.LASF223:
 2737 0d17 5F426F6F 		.ascii	"_Bool\000"
 2737      6C00
 2738              	.LASF172:
 2739 0d1d 696E7433 		.ascii	"int32_t\000"
 2739      325F7400 
 2740              	.LASF162:
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 120


 2741 0d25 756E7369 		.ascii	"unsigned char\000"
 2741      676E6564 
 2741      20636861 
 2741      7200
 2742              	.LASF71:
 2743 0d33 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 2743      735F696E 
 2743      74657272 
 2743      75707473 
 2743      5F647730 
 2744              	.LASF115:
 2745 0d50 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 2745      6D5F315F 
 2745      696E7465 
 2745      72727570 
 2745      74735F37 
 2746              	.LASF218:
 2747 0d6a 696E7472 		.ascii	"intrSrc\000"
 2747      53726300 
 2748              	.LASF234:
 2749 0d72 49544D5F 		.ascii	"ITM_RxBuffer\000"
 2749      52784275 
 2749      66666572 
 2749      00
 2750              	.LASF170:
 2751 0d7f 756E7369 		.ascii	"unsigned int\000"
 2751      676E6564 
 2751      20696E74 
 2751      00
 2752              	.LASF20:
 2753 0d8c 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 2753      5F696E74 
 2753      65727275 
 2753      7074735F 
 2753      6770696F 
 2754              	.LASF140:
 2755 0da9 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 2755      696E7465 
 2755      72727570 
 2755      74735F38 
 2755      5F495251 
 2756              	.LASF157:
 2757 0dbf 756E636F 		.ascii	"unconnected_IRQn\000"
 2757      6E6E6563 
 2757      7465645F 
 2757      4952516E 
 2757      00
 2758              	.LASF158:
 2759 0dd0 73686F72 		.ascii	"short int\000"
 2759      7420696E 
 2759      7400
 2760              	.LASF98:
 2761 0dda 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 2761      735F696E 
 2761      74657272 
 2761      75707473 
 2761      5F636D34 
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 121


 2762              	.LASF187:
 2763 0dfa 4E564943 		.ascii	"NVIC_Type\000"
 2763      5F547970 
 2763      6500
 2764              	.LASF126:
 2765 0e04 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 2765      6D5F315F 
 2765      696E7465 
 2765      72727570 
 2765      74735F31 
 2766              	.LASF199:
 2767 0e1f 52455345 		.ascii	"RESERVED\000"
 2767      52564544 
 2767      00
 2768              	.LASF79:
 2769 0e28 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 2769      735F696E 
 2769      74657272 
 2769      75707473 
 2769      5F647731 
 2770              	.LASF107:
 2771 0e44 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 2771      6D5F305F 
 2771      696E7465 
 2771      72727570 
 2771      74735F37 
 2772              	.LASF208:
 2773 0e5e 5644445F 		.ascii	"VDD_INTR\000"
 2773      494E5452 
 2773      00
 2774              	.LASF175:
 2775 0e67 52455345 		.ascii	"RESERVED0\000"
 2775      52564544 
 2775      3000
 2776              	.LASF120:
 2777 0e71 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 2777      6D5F315F 
 2777      696E7465 
 2777      72727570 
 2777      74735F31 
 2778              	.LASF147:
 2779 0e8c 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 2779      696E7465 
 2779      72727570 
 2779      74735F31 
 2779      355F4952 
 2780              	.LASF228:
 2781 0ea3 70696E4E 		.ascii	"pinNum\000"
 2781      756D00
 2782              	.LASF183:
 2783 0eaa 52455345 		.ascii	"RESERVED4\000"
 2783      52564544 
 2783      3400
 2784              	.LASF235:
 2785 0eb4 53797349 		.ascii	"SysInt_Switch_cfg\000"
 2785      6E745F53 
 2785      77697463 
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 122


 2785      685F6366 
 2785      6700
 2786              	.LASF129:
 2787 0ec6 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 2787      6D5F315F 
 2787      696E7465 
 2787      72727570 
 2787      74735F32 
 2788              	.LASF173:
 2789 0ee1 75696E74 		.ascii	"uint32_t\000"
 2789      33325F74 
 2789      00
 2790              	.LASF238:
 2791 0eea 43795F53 		.ascii	"Cy_SysLib_Delay\000"
 2791      79734C69 
 2791      625F4465 
 2791      6C617900 
 2792              	.LASF5:
 2793 0efa 55736167 		.ascii	"UsageFault_IRQn\000"
 2793      65466175 
 2793      6C745F49 
 2793      52516E00 
 2794              	.LASF42:
 2795 0f0a 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 2795      735F696E 
 2795      74657272 
 2795      75707473 
 2795      5F697063 
 2796              	.LASF77:
 2797 0f26 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 2797      735F696E 
 2797      74657272 
 2797      75707473 
 2797      5F647731 
 2798              	.LASF49:
 2799 0f42 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 2799      735F696E 
 2799      74657272 
 2799      75707473 
 2799      5F697063 
 2800              	.LASF150:
 2801 0f5f 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 2801      6F73735F 
 2801      696E7465 
 2801      72727570 
 2801      745F7064 
 2802              	.LASF213:
 2803 0f7a 6C6F6E67 		.ascii	"long double\000"
 2803      20646F75 
 2803      626C6500 
 2804              	.LASF215:
 2805 0f86 63686172 		.ascii	"char\000"
 2805      00
 2806              	.LASF203:
 2807 0f8b 494E5452 		.ascii	"INTR_CAUSE0\000"
 2807      5F434155 
 2807      53453000 
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 123


 2808              	.LASF204:
 2809 0f97 494E5452 		.ascii	"INTR_CAUSE1\000"
 2809      5F434155 
 2809      53453100 
 2810              	.LASF236:
 2811 0fa3 696E7465 		.ascii	"interrupt_flag\000"
 2811      72727570 
 2811      745F666C 
 2811      616700
 2812              	.LASF206:
 2813 0fb2 494E5452 		.ascii	"INTR_CAUSE3\000"
 2813      5F434155 
 2813      53453300 
 2814              	.LASF233:
 2815 0fbe 64656C61 		.ascii	"delayMs\000"
 2815      794D7300 
 2816              	.LASF13:
 2817 0fc6 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 2817      5F696E74 
 2817      65727275 
 2817      7074735F 
 2817      6770696F 
 2818              	.LASF148:
 2819 0fe2 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 2819      5F696E74 
 2819      65727275 
 2819      70745F73 
 2819      61725F49 
 2820              	.LASF190:
 2821 0ffa 4F55545F 		.ascii	"OUT_INV\000"
 2821      494E5600 
 2822              	.LASF160:
 2823 1002 4952516E 		.ascii	"IRQn_Type\000"
 2823      5F547970 
 2823      6500
 2824              	.LASF54:
 2825 100c 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 2825      335F696E 
 2825      74657272 
 2825      7570745F 
 2825      4952516E 
 2826              	.LASF141:
 2827 1021 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 2827      696E7465 
 2827      72727570 
 2827      74735F39 
 2827      5F495251 
 2828              	.LASF231:
 2829 1037 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
 2829      49435F45 
 2829      6E61626C 
 2829      65495251 
 2829      00
 2830              	.LASF1:
 2831 1048 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 2831      61736B61 
 2831      626C6549 
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 124


 2831      6E745F49 
 2831      52516E00 
 2832              	.LASF164:
 2833 105c 5F5F696E 		.ascii	"__int32_t\000"
 2833      7433325F 
 2833      7400
 2834              	.LASF127:
 2835 1066 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 2835      6D5F315F 
 2835      696E7465 
 2835      72727570 
 2835      74735F31 
 2836              	.LASF57:
 2837 1081 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 2837      365F696E 
 2837      74657272 
 2837      7570745F 
 2837      4952516E 
 2838              	.LASF210:
 2839 1096 5644445F 		.ascii	"VDD_INTR_MASKED\000"
 2839      494E5452 
 2839      5F4D4153 
 2839      4B454400 
 2840              	.LASF102:
 2841 10a6 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 2841      6D5F305F 
 2841      696E7465 
 2841      72727570 
 2841      74735F32 
 2842              	.LASF11:
 2843 10c0 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 2843      5F696E74 
 2843      65727275 
 2843      7074735F 
 2843      6770696F 
 2844              	.LASF2:
 2845 10dc 48617264 		.ascii	"HardFault_IRQn\000"
 2845      4661756C 
 2845      745F4952 
 2845      516E00
 2846              	.LASF65:
 2847 10eb 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 2847      735F696E 
 2847      74657272 
 2847      75707473 
 2847      5F647730 
 2848              	.LASF7:
 2849 1107 44656275 		.ascii	"DebugMonitor_IRQn\000"
 2849      674D6F6E 
 2849      69746F72 
 2849      5F495251 
 2849      6E00
 2850              	.LASF59:
 2851 1119 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 2851      696E7465 
 2851      72727570 
 2851      745F4952 
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 125


 2851      516E00
 2852              	.LASF35:
 2853 112c 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 2853      735F696E 
 2853      74657272 
 2853      75707473 
 2853      5F697063 
 2854              	.LASF130:
 2855 1148 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 2855      6D5F315F 
 2855      696E7465 
 2855      72727570 
 2855      74735F32 
 2856              	.LASF111:
 2857 1163 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 2857      6D5F315F 
 2857      696E7465 
 2857      72727570 
 2857      74735F33 
 2858              	.LASF43:
 2859 117d 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 2859      735F696E 
 2859      74657272 
 2859      75707473 
 2859      5F697063 
 2860              	.LASF78:
 2861 1199 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 2861      735F696E 
 2861      74657272 
 2861      75707473 
 2861      5F647731 
 2862              	.LASF50:
 2863 11b5 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 2863      735F696E 
 2863      74657272 
 2863      75707473 
 2863      5F697063 
 2864              	.LASF136:
 2865 11d2 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 2865      696E7465 
 2865      72727570 
 2865      74735F34 
 2865      5F495251 
 2866              	.LASF128:
 2867 11e8 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 2867      6D5F315F 
 2867      696E7465 
 2867      72727570 
 2867      74735F32 
 2868              	.LASF122:
 2869 1203 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 2869      6D5F315F 
 2869      696E7465 
 2869      72727570 
 2869      74735F31 
 2870              	.LASF14:
 2871 121e 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 126


 2871      5F696E74 
 2871      65727275 
 2871      7074735F 
 2871      6770696F 
 2872              	.LASF152:
 2873 123a 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 2873      5F696E74 
 2873      65727275 
 2873      70745F49 
 2873      52516E00 
 2874              	.LASF171:
 2875 124e 75696E74 		.ascii	"uint8_t\000"
 2875      385F7400 
 2876              	.LASF22:
 2877 1256 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 2877      5F696E74 
 2877      65727275 
 2877      7074735F 
 2877      6770696F 
 2878              	.LASF151:
 2879 1273 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 2879      696C655F 
 2879      696E7465 
 2879      72727570 
 2879      745F4952 
 2880              	.LASF221:
 2881 128a 43595F53 		.ascii	"CY_SYSPM_WAIT_FOR_INTERRUPT\000"
 2881      5953504D 
 2881      5F574149 
 2881      545F464F 
 2881      525F494E 
 2882              	.LASF177:
 2883 12a6 52534552 		.ascii	"RSERVED1\000"
 2883      56454431 
 2883      00
 2884              	.LASF185:
 2885 12af 53544952 		.ascii	"STIR\000"
 2885      00
 2886              	.LASF197:
 2887 12b4 4346475F 		.ascii	"CFG_OUT\000"
 2887      4F555400 
 2888              	.LASF212:
 2889 12bc 4750494F 		.ascii	"GPIO_Type\000"
 2889      5F547970 
 2889      6500
 2890              	.LASF60:
 2891 12c6 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 2891      735F696E 
 2891      74657272 
 2891      75707473 
 2891      5F647730 
 2892              	.LASF26:
 2893 12e2 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 2893      5F696E74 
 2893      65727275 
 2893      70745F76 
 2893      64645F49 
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 127


 2894              	.LASF100:
 2895 12fa 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 2895      6D5F305F 
 2895      696E7465 
 2895      72727570 
 2895      74735F30 
 2896              	.LASF205:
 2897 1314 494E5452 		.ascii	"INTR_CAUSE2\000"
 2897      5F434155 
 2897      53453200 
 2898              	.LASF31:
 2899 1320 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 2899      5F696E74 
 2899      65727275 
 2899      70745F62 
 2899      61636B75 
 2900              	.LASF45:
 2901 133b 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 2901      735F696E 
 2901      74657272 
 2901      75707473 
 2901      5F697063 
 2902              	.LASF82:
 2903 1358 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 2903      735F696E 
 2903      74657272 
 2903      75707473 
 2903      5F647731 
 2904              	.LASF67:
 2905 1374 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 2905      735F696E 
 2905      74657272 
 2905      75707473 
 2905      5F647730 
 2906              	.LASF219:
 2907 1390 696E7472 		.ascii	"intrPriority\000"
 2907      5072696F 
 2907      72697479 
 2907      00
 2908              	.LASF245:
 2909 139d 6D61696E 		.ascii	"main\000"
 2909      00
 2910              	.LASF244:
 2911 13a2 4973725F 		.ascii	"Isr_switch\000"
 2911      73776974 
 2911      636800
 2912              	.LASF196:
 2913 13ad 4346475F 		.ascii	"CFG_IN\000"
 2913      494E00
 2914              	.LASF241:
 2915 13b4 6D61696E 		.ascii	"main_cm4.c\000"
 2915      5F636D34 
 2915      2E6300
 2916              	.LASF112:
 2917 13bf 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 2917      6D5F315F 
 2917      696E7465 
ARM GAS  C:\Users\cypress\AppData\Local\Temp\cczUmIew.s 			page 128


 2917      72727570 
 2917      74735F34 
 2918              	.LASF96:
 2919 13d9 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 2919      735F696E 
 2919      74657272 
 2919      75707473 
 2919      5F636D30 
 2920              	.LASF18:
 2921 13f9 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 2921      5F696E74 
 2921      65727275 
 2921      7074735F 
 2921      6770696F 
 2922              	.LASF44:
 2923 1415 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 2923      735F696E 
 2923      74657272 
 2923      75707473 
 2923      5F697063 
 2924              	.LASF137:
 2925 1431 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 2925      696E7465 
 2925      72727570 
 2925      74735F35 
 2925      5F495251 
 2926              	.LASF48:
 2927 1447 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 2927      735F696E 
 2927      74657272 
 2927      75707473 
 2927      5F697063 
 2928              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
