// Seed: 1469117204
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wand id_7 = id_7;
  assign id_7 = 1;
  assign id_2 = id_7;
  assign id_7 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = id_4;
  wire id_5;
  wire id_6;
  module_0(
      id_4, id_1, id_3, id_4, id_1, id_4
  );
  wire id_7;
  wire id_8;
endmodule
