Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\John8\Desktop\Sid_temp\lgdstmod160621_v2_fpga_update_factory\syn\altera_asmi.qsys --block-symbol-file --output-directory=C:\Users\John8\Desktop\Sid_temp\lgdstmod160621_v2_fpga_update_factory\syn\altera_asmi --family="Cyclone V" --part=5CEFA4U19C7
Progress: Loading syn/altera_asmi.qsys
Progress: Reading input file
Progress: Adding asmi_parallel_0 [altera_asmi_parallel 15.1]
Progress: Parameterizing module asmi_parallel_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\John8\Desktop\Sid_temp\lgdstmod160621_v2_fpga_update_factory\syn\altera_asmi.qsys --synthesis=VERILOG --output-directory=C:\Users\John8\Desktop\Sid_temp\lgdstmod160621_v2_fpga_update_factory\syn\altera_asmi\synthesis --family="Cyclone V" --part=5CEFA4U19C7
Progress: Loading syn/altera_asmi.qsys
Progress: Reading input file
Progress: Adding asmi_parallel_0 [altera_asmi_parallel 15.1]
Progress: Parameterizing module asmi_parallel_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: altera_asmi: Generating altera_asmi "altera_asmi" for QUARTUS_SYNTH
Info: asmi_parallel_0: generating top-level entity altera_asmi_asmi_parallel_0
Info: asmi_parallel_0: "altera_asmi" instantiated altera_asmi_parallel "asmi_parallel_0"
Info: altera_asmi: Done "altera_asmi" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
