[INF:CM0023] Creating log file ../../build/regression/ScalarParam/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<101> s<100> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<GOOD> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:12>
n<> u<4> t<Port> p<5> l<1:14> el<1:14>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:13> el<1:15>
n<> u<6> t<Module_nonansi_header> p<7> c<2> l<1:1> el<1:16>
n<> u<7> t<Module_declaration> p<8> c<6> l<1:1> el<2:10>
n<> u<8> t<Description> p<100> c<7> s<69> l<1:1> el<2:10>
n<> u<9> t<Module_keyword> p<38> s<10> l<4:1> el<4:7>
n<param_test> u<10> t<StringConst> p<38> s<35> l<4:8> el<4:18>
n<> u<11> t<IntVec_TypeBit> p<22> s<21> l<5:11> el<5:14>
n<3> u<12> t<IntConst> p<13> l<5:16> el<5:17>
n<> u<13> t<Primary_literal> p<14> c<12> l<5:16> el<5:17>
n<> u<14> t<Constant_primary> p<15> c<13> l<5:16> el<5:17>
n<> u<15> t<Constant_expression> p<20> c<14> s<19> l<5:16> el<5:17>
n<0> u<16> t<IntConst> p<17> l<5:18> el<5:19>
n<> u<17> t<Primary_literal> p<18> c<16> l<5:18> el<5:19>
n<> u<18> t<Constant_primary> p<19> c<17> l<5:18> el<5:19>
n<> u<19> t<Constant_expression> p<20> c<18> l<5:18> el<5:19>
n<> u<20> t<Constant_range> p<21> c<15> l<5:16> el<5:19>
n<> u<21> t<Packed_dimension> p<22> c<20> l<5:15> el<5:20>
n<> u<22> t<Data_type> p<23> c<11> l<5:11> el<5:20>
n<> u<23> t<Data_type_or_implicit> p<33> c<22> s<32> l<5:11> el<5:20>
n<DRspDepth> u<24> t<StringConst> p<31> s<30> l<5:25> el<5:34>
n<4'h2> u<25> t<IntConst> p<26> l<5:37> el<5:41>
n<> u<26> t<Primary_literal> p<27> c<25> l<5:37> el<5:41>
n<> u<27> t<Constant_primary> p<28> c<26> l<5:37> el<5:41>
n<> u<28> t<Constant_expression> p<29> c<27> l<5:37> el<5:41>
n<> u<29> t<Constant_mintypmax_expression> p<30> c<28> l<5:37> el<5:41>
n<> u<30> t<Constant_param_expression> p<31> c<29> l<5:37> el<5:41>
n<> u<31> t<Param_assignment> p<32> c<24> l<5:25> el<5:41>
n<> u<32> t<List_of_param_assignments> p<33> c<31> l<5:25> el<5:41>
n<> u<33> t<Parameter_declaration> p<34> c<23> l<5:1> el<5:41>
n<> u<34> t<Parameter_port_declaration> p<35> c<33> l<5:1> el<5:41>
n<> u<35> t<Parameter_port_list> p<38> c<34> s<37> l<4:19> el<6:2>
n<> u<36> t<Port> p<37> l<6:4> el<6:4>
n<> u<37> t<List_of_ports> p<38> c<36> l<6:3> el<6:5>
n<> u<38> t<Module_nonansi_header> p<68> c<9> s<67> l<4:1> el<6:6>
n<DRspDepth> u<39> t<StringConst> p<40> l<7:8> el<7:17>
n<> u<40> t<Primary_literal> p<41> c<39> l<7:8> el<7:17>
n<> u<41> t<Constant_primary> p<42> c<40> l<7:8> el<7:17>
n<> u<42> t<Constant_expression> p<48> c<41> s<47> l<7:8> el<7:17>
n<0> u<43> t<IntConst> p<44> l<7:21> el<7:22>
n<> u<44> t<Primary_literal> p<45> c<43> l<7:21> el<7:22>
n<> u<45> t<Constant_primary> p<46> c<44> l<7:21> el<7:22>
n<> u<46> t<Constant_expression> p<48> c<45> l<7:21> el<7:22>
n<> u<47> t<BinOp_Equiv> p<48> s<46> l<7:18> el<7:20>
n<> u<48> t<Constant_expression> p<62> c<42> s<60> l<7:8> el<7:22>
n<GOOD> u<49> t<StringConst> p<55> s<54> l<8:6> el<8:10>
n<good> u<50> t<StringConst> p<51> l<8:11> el<8:15>
n<> u<51> t<Name_of_instance> p<54> c<50> s<53> l<8:11> el<8:15>
n<> u<52> t<Ordered_port_connection> p<53> l<8:16> el<8:16>
n<> u<53> t<List_of_port_connections> p<54> c<52> l<8:16> el<8:16>
n<> u<54> t<Hierarchical_instance> p<55> c<51> l<8:11> el<8:17>
n<> u<55> t<Module_instantiation> p<56> c<49> l<8:6> el<8:18>
n<> u<56> t<Module_or_generate_item> p<57> c<55> l<8:6> el<8:18>
n<> u<57> t<Generate_item> p<58> c<56> l<8:6> el<8:18>
n<> u<58> t<Generate_block> p<60> c<57> s<59> l<8:6> el<8:18>
n<> u<59> t<End> p<60> l<9:4> el<9:7>
n<> u<60> t<Generate_block> p<62> c<58> l<7:24> el<9:7>
n<> u<61> t<IF> p<62> s<48> l<7:4> el<7:6>
n<> u<62> t<If_generate_construct> p<63> c<61> l<7:4> el<9:7>
n<> u<63> t<Conditional_generate_construct> p<64> c<62> l<7:4> el<9:7>
n<> u<64> t<Module_common_item> p<65> c<63> l<7:4> el<9:7>
n<> u<65> t<Module_or_generate_item> p<66> c<64> l<7:4> el<9:7>
n<> u<66> t<Non_port_module_item> p<67> c<65> l<7:4> el<9:7>
n<> u<67> t<Module_item> p<68> c<66> l<7:4> el<9:7>
n<> u<68> t<Module_declaration> p<69> c<38> l<4:1> el<10:10>
n<> u<69> t<Description> p<100> c<68> s<72> l<4:1> el<10:10>
n<> u<70> t<Package_or_generate_item_declaration> p<71> l<10:10> el<10:11>
n<> u<71> t<Package_item> p<72> c<70> l<10:10> el<10:11>
n<> u<72> t<Description> p<100> c<71> s<99> l<10:10> el<10:11>
n<> u<73> t<Module_keyword> p<77> s<74> l<12:1> el<12:7>
n<dut> u<74> t<StringConst> p<77> s<76> l<12:8> el<12:11>
n<> u<75> t<Port> p<76> l<12:13> el<12:13>
n<> u<76> t<List_of_ports> p<77> c<75> l<12:12> el<12:14>
n<> u<77> t<Module_nonansi_header> p<98> c<73> s<97> l<12:1> el<12:15>
n<param_test> u<78> t<StringConst> p<94> s<88> l<14:3> el<14:13>
n<DRspDepth> u<79> t<StringConst> p<86> s<85> l<15:5> el<15:14>
n<4'h0> u<80> t<IntConst> p<81> l<15:16> el<15:20>
n<> u<81> t<Primary_literal> p<82> c<80> l<15:16> el<15:20>
n<> u<82> t<Primary> p<83> c<81> l<15:16> el<15:20>
n<> u<83> t<Expression> p<84> c<82> l<15:16> el<15:20>
n<> u<84> t<Mintypmax_expression> p<85> c<83> l<15:16> el<15:20>
n<> u<85> t<Param_expression> p<86> c<84> l<15:16> el<15:20>
n<> u<86> t<Named_parameter_assignment> p<87> c<79> l<15:4> el<15:21>
n<> u<87> t<List_of_parameter_assignments> p<88> c<86> l<15:4> el<15:21>
n<> u<88> t<Parameter_value_assignment> p<94> c<87> s<93> l<14:14> el<16:4>
n<t1> u<89> t<StringConst> p<90> l<16:5> el<16:7>
n<> u<90> t<Name_of_instance> p<93> c<89> s<92> l<16:5> el<16:7>
n<> u<91> t<Ordered_port_connection> p<92> l<16:9> el<16:9>
n<> u<92> t<List_of_port_connections> p<93> c<91> l<16:9> el<16:9>
n<> u<93> t<Hierarchical_instance> p<94> c<90> l<16:5> el<16:10>
n<> u<94> t<Module_instantiation> p<95> c<78> l<14:3> el<16:11>
n<> u<95> t<Module_or_generate_item> p<96> c<94> l<14:3> el<16:11>
n<> u<96> t<Non_port_module_item> p<97> c<95> l<14:3> el<16:11>
n<> u<97> t<Module_item> p<98> c<96> l<14:3> el<16:11>
n<> u<98> t<Module_declaration> p<99> c<77> l<12:1> el<18:10>
n<> u<99> t<Description> p<100> c<98> l<12:1> el<18:10>
n<> u<100> t<Source_text> p<101> c<8> l<1:1> el<18:10>
n<> u<101> t<Top_level_rule> c<1> l<1:1> el<19:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "GOOD".

[WRN:PA0205] dut.sv:4:1: No timescale set for "param_test".

[WRN:PA0205] dut.sv:12:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@GOOD".

[INF:CP0303] dut.sv:12:1: Compile module "work@dut".

[INF:CP0303] dut.sv:4:1: Compile module "work@param_test".

[INF:EL0526] Design Elaboration...

[INF:CP0335] dut.sv:7:4: Compile generate block "work@dut.t1.genblk1".

[NTE:EL0503] dut.sv:12:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 4.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ScalarParam/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ScalarParam/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ScalarParam/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallModules:
\_module: work@GOOD (work@GOOD), file:dut.sv, line:1:1, endln:2:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@GOOD
  |vpiDefName:work@GOOD
|uhdmallModules:
\_module: work@dut (work@dut), file:dut.sv, line:12:1, endln:18:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
|uhdmallModules:
\_module: work@param_test (work@param_test), file:dut.sv, line:4:1, endln:10:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@param_test
  |vpiParameter:
  \_parameter: (work@param_test.DRspDepth), line:5:25, endln:5:34
    |vpiParent:
    \_module: work@param_test (work@param_test), file:dut.sv, line:4:1, endln:10:10
    |HEX:2
    |vpiTypespec:
    \_bit_typespec: , line:5:11, endln:5:20
      |vpiParent:
      \_parameter: (work@param_test.DRspDepth), line:5:25, endln:5:34
      |vpiRange:
      \_range: , line:5:15, endln:5:20
        |vpiLeftRange:
        \_constant: , line:5:16, endln:5:17
          |vpiParent:
          \_range: , line:5:15, endln:5:20
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:5:18, endln:5:19
          |vpiParent:
          \_range: , line:5:15, endln:5:20
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:DRspDepth
    |vpiFullName:work@param_test.DRspDepth
  |vpiParamAssign:
  \_param_assign: , line:5:25, endln:5:41
    |vpiParent:
    \_module: work@param_test (work@param_test), file:dut.sv, line:4:1, endln:10:10
    |vpiRhs:
    \_constant: , line:5:37, endln:5:41
      |vpiDecompile:4'h2
      |vpiSize:4
      |HEX:2
      |vpiTypespec:
      \_bit_typespec: , line:5:11, endln:5:20
      |vpiConstType:5
    |vpiLhs:
    \_parameter: (work@param_test.DRspDepth), line:5:25, endln:5:34
  |vpiDefName:work@param_test
|uhdmtopModules:
\_module: work@dut (work@dut), file:dut.sv, line:12:1, endln:18:10
  |vpiName:work@dut
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module: work@param_test (work@dut.t1), file:dut.sv, line:14:3, endln:16:11
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:12:1, endln:18:10
    |vpiName:t1
    |vpiFullName:work@dut.t1
    |vpiParameter:
    \_parameter: (work@dut.t1.DRspDepth), line:5:25, endln:5:34
      |vpiParent:
      \_module: work@param_test (work@dut.t1), file:dut.sv, line:14:3, endln:16:11
      |HEX:2
      |vpiTypespec:
      \_bit_typespec: , line:5:11, endln:5:20
        |vpiParent:
        \_parameter: (work@dut.t1.DRspDepth), line:5:25, endln:5:34
        |vpiRange:
        \_range: , line:5:15, endln:5:20
          |vpiParent:
          \_bit_typespec: , line:5:11, endln:5:20
          |vpiLeftRange:
          \_constant: , line:5:16, endln:5:17
            |vpiParent:
            \_range: , line:5:15, endln:5:20
            |vpiDecompile:3
            |vpiSize:64
            |UINT:3
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:5:18, endln:5:19
            |vpiParent:
            \_range: , line:5:15, endln:5:20
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiName:DRspDepth
      |vpiFullName:work@dut.t1.DRspDepth
    |vpiParamAssign:
    \_param_assign: , line:5:25, endln:5:41
      |vpiParent:
      \_module: work@param_test (work@dut.t1), file:dut.sv, line:14:3, endln:16:11
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:5:37, endln:5:41
        |vpiDecompile:4'h0
        |vpiSize:4
        |HEX:0
        |vpiTypespec:
        \_bit_typespec: , line:5:11, endln:5:20
        |vpiConstType:5
      |vpiLhs:
      \_parameter: (work@dut.t1.DRspDepth), line:5:25, endln:5:34
    |vpiDefName:work@param_test
    |vpiDefFile:dut.sv
    |vpiDefLineNo:4
    |vpiInstance:
    \_module: work@dut (work@dut), file:dut.sv, line:12:1, endln:18:10
    |vpiGenScopeArray:
    \_gen_scope_array: (work@dut.t1.genblk1), line:7:4, endln:9:7
      |vpiParent:
      \_module: work@param_test (work@dut.t1), file:dut.sv, line:14:3, endln:16:11
      |vpiName:genblk1
      |vpiFullName:work@dut.t1.genblk1
      |vpiGenScope:
      \_gen_scope: (work@dut.t1.genblk1)
        |vpiParent:
        \_gen_scope_array: (work@dut.t1.genblk1), line:7:4, endln:9:7
        |vpiFullName:work@dut.t1.genblk1
        |vpiModule:
        \_module: work@GOOD (work@dut.t1.genblk1.good), file:dut.sv, line:8:6, endln:8:18
          |vpiParent:
          \_gen_scope: (work@dut.t1.genblk1)
          |vpiName:good
          |vpiFullName:work@dut.t1.genblk1.good
          |vpiDefName:work@GOOD
          |vpiDefFile:dut.sv
          |vpiDefLineNo:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ScalarParam/dut.sv | ${SURELOG_DIR}/build/regression/ScalarParam/roundtrip/dut_000.sv | 8 | 18 | 

