--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml DEM_1SO_SSUD_HT_7DOAN.twx DEM_1SO_SSUD_HT_7DOAN.ncd -o
DEM_1SO_SSUD_HT_7DOAN.twr DEM_1SO_SSUD_HT_7DOAN.pcf -ucf dem_1so_7doan.ucf

Design file:              DEM_1SO_SSUD_HT_7DOAN.ncd
Physical constraint file: DEM_1SO_SSUD_HT_7DOAN.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CKHT
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
sw<0>       |    2.628(F)|      SLOW  |   -0.581(F)|      SLOW  |CKHT_BUFGP        |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CKHT to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
anode<0>    |         8.158(F)|      SLOW  |         4.247(F)|      FAST  |CKHT_BUFGP        |   0.000|
anode<1>    |         8.532(F)|      SLOW  |         4.488(F)|      FAST  |CKHT_BUFGP        |   0.000|
anode<2>    |         8.493(F)|      SLOW  |         4.428(F)|      FAST  |CKHT_BUFGP        |   0.000|
anode<3>    |         8.319(F)|      SLOW  |         4.343(F)|      FAST  |CKHT_BUFGP        |   0.000|
anode<4>    |         8.493(F)|      SLOW  |         4.350(F)|      FAST  |CKHT_BUFGP        |   0.000|
anode<5>    |         8.623(F)|      SLOW  |         4.406(F)|      FAST  |CKHT_BUFGP        |   0.000|
anode<6>    |         8.404(F)|      SLOW  |         4.302(F)|      FAST  |CKHT_BUFGP        |   0.000|
anode<7>    |         8.490(F)|      SLOW  |         4.347(F)|      FAST  |CKHT_BUFGP        |   0.000|
sseg<0>     |        10.349(F)|      SLOW  |         4.436(F)|      FAST  |CKHT_BUFGP        |   0.000|
sseg<1>     |        10.768(F)|      SLOW  |         5.075(F)|      FAST  |CKHT_BUFGP        |   0.000|
sseg<2>     |        10.693(F)|      SLOW  |         4.645(F)|      FAST  |CKHT_BUFGP        |   0.000|
sseg<3>     |        10.448(F)|      SLOW  |         4.332(F)|      FAST  |CKHT_BUFGP        |   0.000|
sseg<4>     |        10.194(F)|      SLOW  |         4.383(F)|      FAST  |CKHT_BUFGP        |   0.000|
sseg<5>     |        10.301(F)|      SLOW  |         4.502(F)|      FAST  |CKHT_BUFGP        |   0.000|
sseg<6>     |        10.475(F)|      SLOW  |         4.565(F)|      FAST  |CKHT_BUFGP        |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock btn to Pad
------------+-----------------+------------+-----------------+------------+------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                        | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)       | Phase  |
------------+-----------------+------------+-----------------+------------+------------------------+--------+
sseg<0>     |        12.662(F)|      SLOW  |         7.433(F)|      FAST  |IC2/rst_PWR_7_o_AND_12_o|   0.000|
sseg<1>     |        12.884(F)|      SLOW  |         7.534(F)|      FAST  |IC2/rst_PWR_7_o_AND_12_o|   0.000|
sseg<2>     |        13.006(F)|      SLOW  |         7.485(F)|      FAST  |IC2/rst_PWR_7_o_AND_12_o|   0.000|
sseg<3>     |        12.830(F)|      SLOW  |         7.539(F)|      FAST  |IC2/rst_PWR_7_o_AND_12_o|   0.000|
sseg<4>     |        12.783(F)|      SLOW  |         7.322(F)|      FAST  |IC2/rst_PWR_7_o_AND_12_o|   0.000|
sseg<5>     |        12.990(F)|      SLOW  |         7.441(F)|      FAST  |IC2/rst_PWR_7_o_AND_12_o|   0.000|
sseg<6>     |        12.985(F)|      SLOW  |         7.520(F)|      FAST  |IC2/rst_PWR_7_o_AND_12_o|   0.000|
------------+-----------------+------------+-----------------+------------+------------------------+--------+

Clock sw<1> to Pad
------------+-----------------+------------+-----------------+------------+------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                        | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)       | Phase  |
------------+-----------------+------------+-----------------+------------+------------------------+--------+
sseg<0>     |        11.508(F)|      SLOW  |         6.712(F)|      FAST  |IC2/rst_PWR_7_o_AND_12_o|   0.000|
sseg<1>     |        11.730(F)|      SLOW  |         6.813(F)|      FAST  |IC2/rst_PWR_7_o_AND_12_o|   0.000|
sseg<2>     |        11.852(F)|      SLOW  |         6.764(F)|      FAST  |IC2/rst_PWR_7_o_AND_12_o|   0.000|
sseg<3>     |        11.676(F)|      SLOW  |         6.818(F)|      FAST  |IC2/rst_PWR_7_o_AND_12_o|   0.000|
sseg<4>     |        11.629(F)|      SLOW  |         6.601(F)|      FAST  |IC2/rst_PWR_7_o_AND_12_o|   0.000|
sseg<5>     |        11.836(F)|      SLOW  |         6.720(F)|      FAST  |IC2/rst_PWR_7_o_AND_12_o|   0.000|
sseg<6>     |        11.831(F)|      SLOW  |         6.799(F)|      FAST  |IC2/rst_PWR_7_o_AND_12_o|   0.000|
------------+-----------------+------------+-----------------+------------+------------------------+--------+

Clock to Setup on destination clock CKHT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CKHT           |         |         |         |    3.646|
btn            |         |         |    3.674|    6.787|
sw<1>          |         |         |    3.509|    6.787|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock btn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn            |         |         |    0.515|    0.515|
sw<1>          |         |         |   -0.506|   -0.506|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sw<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn            |         |         |    1.602|    1.602|
sw<1>          |         |         |    0.448|    0.448|
---------------+---------+---------+---------+---------+


Analysis completed Sun Aug 13 21:16:44 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



