library ieee;
use ieee.std_logic_1164.all;

entity tb_Lab7 is
end;

architecture behavior of tb_Lab7 is
	component Lab7
		port(
			clk    : in  std_logic;
			a  : in  std_logic;
			reset  : in  std_logic;
			output : out std_logic_vector(5 downto 0)
		);
	end component;
	signal clk    : std_logic;
	signal a  : std_logic;
	signal reset  : std_logic :='0';
	signal output : std_logic_vector(5 downto 0);
begin

	p1 : Lab7 port map(clk => clk, a => a, output => output, reset => reset);

	process
	BEGIN
		clk <= '0';
		wait for 25 ps;
		clk <= '1';
		wait for 25 ps;
	end process;

	process
	BEGIN
		a <= "00";
		wait for 100 ps;
		a <= "01";
		wait for 100 ps;
		a <= "10";
		wait for 100 ps;
		a <= "11";
		wait for 100 ps;
		a <= "00";
		wait for 100 ps;

		reset <= '1';
		wait for 10 ps;
		reset <= '0';
		wait for 10 ps;

		a <= "01";
		wait for 100 ps;
		a <= "00";
		wait for 100 ps;
		a <= "10";
		wait for 100 ps;
		a <= "11";
		wait for 100 ps;
		a <= "00";
		wait for 100 ps;

		reset <= '1';
		wait for 10 ps;
		reset <= '0';
		wait for 10 ps;
		
		a <= "10";
		wait for 100 ps;
		a <= "11";
		wait for 100 ps;
		a <= "00";
		wait for 100 ps;
		
		reset <= '1';
		wait for 10 ps;
		reset <= '0';
		wait for 10 ps;
		
		a <= "11";
		wait for 100 ps;
		a <= "00";
		wait for 100 ps;
		
		reset <= '1';
		wait for 10 ps;
		reset <= '0';
		wait for 10 ps;
	end process;
end architecture;
