# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" \
"../../../../ProyectoFinal.srcs/sources_1/new/divided/datapath/adder.v" \
"../../../../ProyectoFinal.srcs/sources_1/new/divided/datapath/alu.v" \
"../../../../ProyectoFinal.srcs/sources_1/new/divided/controller/aludec.v" \
"../../../../ProyectoFinal.srcs/sources_1/new/divided/controller/controller.v" \
"../../../../ProyectoFinal.srcs/sources_1/new/divided/datapath/datapath.v" \
"../../../../ProyectoFinal.srcs/sources_1/new/divided/dmen.v" \
"../../../../ProyectoFinal.srcs/sources_1/new/divided/datapath/extend.v" \
"../../../../ProyectoFinal.srcs/sources_1/new/divided/flopr.v" \
"../../../../ProyectoFinal.srcs/sources_1/new/divided/fp_modules/fp_regfile.v" \
"../../../../ProyectoFinal.srcs/sources_1/new/divided/fp_modules/fpu_add_fp32_vivado.v" \
"../../../../ProyectoFinal.srcs/sources_1/new/divided/fp_modules/fpu_dec.v" \
"../../../../ProyectoFinal.srcs/sources_1/new/divided/fp_modules/fpu_div_fp32_vivado.v" \
"../../../../ProyectoFinal.srcs/sources_1/new/divided/fp_modules/fpu_minmax_fp32_vivado.v" \
"../../../../ProyectoFinal.srcs/sources_1/new/divided/fp_modules/fpu_mul_fp32_vivado.v" \
"../../../../ProyectoFinal.srcs/sources_1/new/divided/fp_modules/fpu_top.v" \
"../../../../ProyectoFinal.srcs/sources_1/new/divided/hazard/hazard_unit.v" \
"../../../../ProyectoFinal.srcs/sources_1/new/divided/imen.v" \
"../../../../ProyectoFinal.srcs/sources_1/new/divided/controller/maindec.v" \
"../../../../ProyectoFinal.srcs/sources_1/new/mul2_vector_mul.v" \
"../../../../ProyectoFinal.srcs/sources_1/new/mul_floating_points.v" \
"../../../../ProyectoFinal.srcs/sources_1/new/divided/datapath/mux2.v" \
"../../../../ProyectoFinal.srcs/sources_1/new/divided/datapath/mux3.v" \
"../../../../ProyectoFinal.srcs/sources_1/new/divided/pipeline.v" \
"../../../../ProyectoFinal.srcs/sources_1/new/divided/register_phases/reg_decode_to_execute.v" \
"../../../../ProyectoFinal.srcs/sources_1/new/divided/register_phases/reg_decode_to_execute_control.v" \
"../../../../ProyectoFinal.srcs/sources_1/new/divided/register_phases/reg_decode_to_execute_fp.v" \
"../../../../ProyectoFinal.srcs/sources_1/new/divided/register_phases/reg_execute_to_memory.v" \
"../../../../ProyectoFinal.srcs/sources_1/new/divided/register_phases/reg_execute_to_memory_control.v" \
"../../../../ProyectoFinal.srcs/sources_1/new/divided/register_phases/reg_fetch_to_decode.v" \
"../../../../ProyectoFinal.srcs/sources_1/new/reg_floating.v" \
"../../../../ProyectoFinal.srcs/sources_1/new/divided/register_phases/reg_memory_to_writeback.v" \
"../../../../ProyectoFinal.srcs/sources_1/new/divided/register_phases/reg_memory_to_writeback_control.v" \
"../../../../ProyectoFinal.srcs/sources_1/new/divided/datapath/regfile.v" \
"../../../../ProyectoFinal.srcs/sources_1/new/sum_floating_points.v" \
"../../../../ProyectoFinal.srcs/sources_1/new/top.v" \
"../../../../ProyectoFinal.srcs/sim_1/imports/new/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
