#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jul 23 10:09:42 2019
# Process ID: 6980
# Current directory: G:/Vivado_PROJECTS/tetris_test_1.2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2784 G:\Vivado_PROJECTS\tetris_test_1.2\tetris_test.xpr
# Log file: G:/Vivado_PROJECTS/tetris_test_1.2/vivado.log
# Journal file: G:/Vivado_PROJECTS/tetris_test_1.2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/Vivado_PROJECTS/tetris_test_1.2/tetris_test.xpr
INFO: [Project 1-313] Project file moved from 'G:/Vivado_PROJECTS/tetris_test' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2018.3/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 783.773 ; gain = 149.430
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 23 10:19:44 2019] Launched synth_1...
Run output will be captured here: G:/Vivado_PROJECTS/tetris_test_1.2/tetris_test.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 23 10:20:54 2019] Launched impl_1...
Run output will be captured here: G:/Vivado_PROJECTS/tetris_test_1.2/tetris_test.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul 23 10:22:05 2019] Launched impl_1...
Run output will be captured here: G:/Vivado_PROJECTS/tetris_test_1.2/tetris_test.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Netlist 29-17] Analyzing 345 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [G:/Vivado_PROJECTS/tetris_test_1.2/tetris_test.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [G:/Vivado_PROJECTS/tetris_test_1.2/tetris_test.srcs/constrs_1/new/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1128.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1269.996 ; gain = 363.211
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 23 10:24:21 2019] Launched synth_1...
Run output will be captured here: G:/Vivado_PROJECTS/tetris_test_1.2/tetris_test.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Jul 23 10:25:33 2019] Launched impl_1...
Run output will be captured here: G:/Vivado_PROJECTS/tetris_test_1.2/tetris_test.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 345 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.437 . Memory (MB): peak = 1808.223 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.437 . Memory (MB): peak = 1808.223 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1808.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
startgroup
set_property package_pin "" [get_ports [list  {rgb[7]}]]
place_ports {rgb[11]} C7
endgroup
startgroup
set_property package_pin "" [get_ports [list  {rgb[6]}]]
place_ports {rgb[10]} E6
endgroup
place_ports {rgb[9]} E5
place_ports {rgb[8]} E7
startgroup
set_property package_pin "" [get_ports [list  {rgb[5]}]]
place_ports {rgb[7]} B6
endgroup
startgroup
set_property package_pin "" [get_ports [list  {rgb[4]}]]
place_ports {rgb[6]} A6
endgroup
startgroup
set_property package_pin "" [get_ports [list  {rgb[3]}]]
place_ports {rgb[5]} A5
endgroup
place_ports {rgb[4]} D8
startgroup
set_property package_pin "" [get_ports [list  {rgb[2]}]]
place_ports {rgb[3]} F5
endgroup
startgroup
set_property package_pin "" [get_ports [list  {rgb[1]}]]
place_ports {rgb[2]} C6
endgroup
startgroup
set_property package_pin "" [get_ports [list  {rgb[0]}]]
place_ports {rgb[1]} C5
endgroup
place_ports {rgb[0]} B7
set_property IOSTANDARD LVCMOS33 [get_ports [list {rgb[11]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {rgb[10]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {rgb[9]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {rgb[8]}]]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1979.148 ; gain = 0.000
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 23 10:30:29 2019] Launched synth_1...
Run output will be captured here: G:/Vivado_PROJECTS/tetris_test_1.2/tetris_test.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 23 10:32:16 2019] Launched impl_1...
Run output will be captured here: G:/Vivado_PROJECTS/tetris_test_1.2/tetris_test.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul 23 10:33:25 2019] Launched impl_1...
Run output will be captured here: G:/Vivado_PROJECTS/tetris_test_1.2/tetris_test.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {G:/Vivado_PROJECTS/tetris_test_1.2/tetris_test.runs/impl_1/tetris.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {G:/Vivado_PROJECTS/tetris_test_1.2/tetris_test.runs/impl_1/tetris.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 23 10:48:00 2019...
