==== Zceb

[%header,cols="^1,^1,^1,4,8"]
|===
|RV32
|RV64
|RV128
|Mnemonic
|Instruction

|&#10003;
|&#10003;
|&#10003;
|c.lbu _rd'_, uimm(_rs1''_)
|<<#insns-c_lbu>>

|&#10003;
|&#10003;
|&#10003;
|c.lb _rd'_, uimm(_rs1''_)
|<<#insns-c_lb>>

|&#10003;
|&#10003;
|&#10003;
|c.lhu _rd'_, uimm(_rs1''_)
|<<#insns-c_lhu>>

|&#10003;
|&#10003;
|&#10003;
|c.lh _rd'_, uimm(_rs1''_)
|<<#insns-c_lh>>

|&#10003;
|&#10003;
|&#10003;
|c.sb _rs2'_, uimm(_rs1''_)
|<<#insns-c_sb>>

|&#10003;
|&#10003;
|&#10003;
|c.sh _rs2'_, uimm(_rs1''_)
|<<#insns-c_sh>>

|===

include::c_lb.adoc[]
include::c_lbu.adoc[]
include::c_lh.adoc[]
include::c_lhu.adoc[]
include::c_sb.adoc[]
include::c_sh.adoc[]
