m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/20.1/Project/practice
vand_operation
Z0 !s110 1680838731
!i10b 1
!s100 5]CN=?9MK<OhaZ1OQYooM0
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IL9o]1_CF`c4[i]j19PM:70
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dC:/intelFPGA_lite/20.1/Project/2023_04_07/HW1
w1680700951
8C:/intelFPGA_lite/20.1/Project/2023_04_07/HW1/and_operation.v
FC:/intelFPGA_lite/20.1/Project/2023_04_07/HW1/and_operation.v
!i122 84
L0 1 15
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1680838731.000000
!s107 C:/intelFPGA_lite/20.1/Project/2023_04_07/HW1/and_operation.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/intelFPGA_lite/20.1/Project/2023_04_07/HW1/and_operation.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vfull_adder
R0
!i10b 1
!s100 <ZdY4JW=9k`FC6OjL=Dh]0
R1
IjoKZ]k5[fn4H0e0Cm0;SP0
R2
R3
w1680696390
8C:/intelFPGA_lite/20.1/Project/2023_04_07/HW1/full_adder.v
FC:/intelFPGA_lite/20.1/Project/2023_04_07/HW1/full_adder.v
!i122 85
L0 1 11
R4
r1
!s85 0
31
R5
!s107 C:/intelFPGA_lite/20.1/Project/2023_04_07/HW1/full_adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/intelFPGA_lite/20.1/Project/2023_04_07/HW1/full_adder.v|
!i113 1
R6
R7
vfulladder_4bit
Z8 !s110 1680838732
!i10b 1
!s100 dKnfR;R107X?jjWcI[b_R3
R1
I[1XSS1;8AezINRoAQBASH1
R2
R3
w1680701133
8C:/intelFPGA_lite/20.1/Project/2023_04_07/HW1/fulladder_4bit.v
FC:/intelFPGA_lite/20.1/Project/2023_04_07/HW1/fulladder_4bit.v
!i122 86
L0 1 13
R4
r1
!s85 0
31
Z9 !s108 1680838732.000000
!s107 C:/intelFPGA_lite/20.1/Project/2023_04_07/HW1/fulladder_4bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/intelFPGA_lite/20.1/Project/2023_04_07/HW1/fulladder_4bit.v|
!i113 1
R6
R7
vhalf_adder
R8
!i10b 1
!s100 Yj7Qm[6geY?<AE<PX?>XG3
R1
IoCTW<ekmkTM76e:;h?V5E0
R2
R3
w1680695931
8C:/intelFPGA_lite/20.1/Project/2023_04_07/HW1/half_adder.v
FC:/intelFPGA_lite/20.1/Project/2023_04_07/HW1/half_adder.v
!i122 87
L0 1 8
R4
r1
!s85 0
31
R9
!s107 C:/intelFPGA_lite/20.1/Project/2023_04_07/HW1/half_adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/intelFPGA_lite/20.1/Project/2023_04_07/HW1/half_adder.v|
!i113 1
R6
R7
vmultiplier_4bit_2stage
R8
!i10b 1
!s100 YO`9gjUihd5KiM^e?6inh3
R1
I1gH?f9gY]E3^LEHdPd9:<0
R2
R3
w1680838727
8C:/intelFPGA_lite/20.1/Project/2023_04_07/HW1/multiplier_4bit_2stage.v
FC:/intelFPGA_lite/20.1/Project/2023_04_07/HW1/multiplier_4bit_2stage.v
!i122 88
L0 1 39
R4
r1
!s85 0
31
R9
!s107 C:/intelFPGA_lite/20.1/Project/2023_04_07/HW1/multiplier_4bit_2stage.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/intelFPGA_lite/20.1/Project/2023_04_07/HW1/multiplier_4bit_2stage.v|
!i113 1
R6
R7
vtb_multiplier_4bit_2stage
R8
!i10b 1
!s100 U:>H_hT;LG?@dz]`mCl_<0
R1
IT4MMDg[69QXHk2g;dUJ>d0
R2
R3
w1680701513
8C:/intelFPGA_lite/20.1/Project/2023_04_07/HW1/tb_multiplier_4bit_2stage.v
FC:/intelFPGA_lite/20.1/Project/2023_04_07/HW1/tb_multiplier_4bit_2stage.v
!i122 89
L0 2 43
R4
r1
!s85 0
31
R9
!s107 C:/intelFPGA_lite/20.1/Project/2023_04_07/HW1/tb_multiplier_4bit_2stage.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/intelFPGA_lite/20.1/Project/2023_04_07/HW1/tb_multiplier_4bit_2stage.v|
!i113 1
R6
R7
