m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Developer/Concepcao/mips/data_path/register_file/decoder5x32/simulation/modelsim
vdecoder5x32
!s110 1583719804
!i10b 1
!s100 aG_VX`oIN5QKR92^>ZD=N1
IPANV?FWL<VgEzPAS3BFeE1
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
w1583714686
8decoder5x32_6_1200mv_85c_slow.vo
Fdecoder5x32_6_1200mv_85c_slow.vo
L0 31
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1583719804.000000
!s107 decoder5x32_6_1200mv_85c_slow.vo|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+.|decoder5x32_6_1200mv_85c_slow.vo|
!i113 1
o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+.
Z3 tCvgOpt 0
vdecoder5x32_tb
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
!s110 1583719805
!i10b 1
!s100 F9m4DO0YEK@Lz4nK1P:U92
IooE8k9A[^TW:X:9L4MVCS2
R1
!s105 decoder5x32_tb_sv_unit
S1
R0
w1583714949
8D:/Developer/Concepcao/mips/data_path/register_file/decoder5x32/testbench/decoder5x32_tb.sv
FD:/Developer/Concepcao/mips/data_path/register_file/decoder5x32/testbench/decoder5x32_tb.sv
L0 2
R2
r1
!s85 0
31
!s108 1583719805.000000
!s107 D:/Developer/Concepcao/mips/data_path/register_file/decoder5x32/testbench/decoder5x32_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Developer/Concepcao/mips/data_path/register_file/decoder5x32/testbench|D:/Developer/Concepcao/mips/data_path/register_file/decoder5x32/testbench/decoder5x32_tb.sv|
!i113 1
o-sv -work work
!s92 -sv -work work +incdir+D:/Developer/Concepcao/mips/data_path/register_file/decoder5x32/testbench
R3
