<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z020clg484-1" LaunchTime="1521145301">
  <File Type="PA-TCL" Name="dma_design_1_wrapper.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="dma_design_1_wrapper_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="dma_design_1_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="dma_design_1_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="dma_design_1_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="dma_design_1_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="dma_design_1_wrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="dma_design_1_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="dma_design_1_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/LSFR.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/new/LSFR.vhd"/>
        <Attr Name="ImportTime" Val="1520491584"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Debounce.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="U:/180306_move_everything_from_pit9/180312_Integration_M4_update_debounce_LFSR/180312_Integration_M4_update_debounce_LFSR.srcs/sources_1/new/Debounce.vhd"/>
        <Attr Name="ImportTime" Val="1520901181"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/try_vga.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/dma_design_1/dma_design_1.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Pictures/180304_vdma_test_M2M3/vdma_test.srcs/sources_1/bd/dma_design_1/dma_design_1.bd"/>
        <Attr Name="ImportTime" Val="1520212071"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/dma_design_1/hdl/dma_design_1_wrapper.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Pictures/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/hdl/dma_design_1_wrapper.vhd"/>
        <Attr Name="ImportTime" Val="1520895229"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/hdl/vga_logic.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../Desktop/Downloads/vdma_test/vdma_test/hdl/vga_logic.v"/>
        <Attr Name="ImportTime" Val="1519607279"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="dma_design_1_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Desktop/Downloads/vdma_test/vdma_test/scripts/zedboard_master_XDC_RevC_D_v3.xdc"/>
        <Attr Name="ImportTime" Val="1519607280"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="dma_design_1_xlconcat_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="dma_design_1_rst_ps7_0_100M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="dma_design_1_axi_gpio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="dma_design_1_proc_sys_reset_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="dma_design_1_try_vga_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="dma_design_1_processing_system7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="dma_design_1_axi_vdma_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="dma_design_1_axi_smc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="dma_design_1_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="dma_design_1_axi_gpio_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="dma_design_1_axi_gpio_2_3"/>
  <BlockFileSet Type="BlockSrcs" Name="dma_design_1_axi_gpio_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="dma_design_1_axi_gpio_4_0"/>
  <BlockFileSet Type="BlockSrcs" Name="dma_design_1_LSFR_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="dma_design_1_Debounce_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="dma_design_1_audio_testbench_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="dma_design_1_fifo_generator_0_0"/>
</GenRun>
