

================================================================
== Vitis HLS Report for 'runTestAfterInit'
================================================================
* Date:           Sun Oct  2 18:57:57 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  13.694 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline |
    |   min   |   max   |    min    |    max    | min |  max |   Type   |
    +---------+---------+-----------+-----------+-----+------+----------+
    |        3|     1278|  54.000 ns|  23.004 us|    2|  1207|  dataflow|
    +---------+---------+-----------+-----------+-----+------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |                                           |                                        |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
        |                  Instance                 |                 Module                 |   min   |   max   |    min    |    max    | min |  max |   Type  |
        +-------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |read_train_U0                              |read_train                              |        1|       71|  18.000 ns|   1.278 us|    1|    71|       no|
        |runTestAfterInit_Block_entry1119_proc7_U0  |runTestAfterInit_Block_entry1119_proc7  |        1|     1206|  18.000 ns|  21.708 us|    1|  1206|       no|
        +-------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     62|    -|
|FIFO             |        -|    -|    1287|    884|    -|
|Instance         |        0|   22|   10644|  15162|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    126|    -|
|Register         |        -|    -|      14|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   22|   11945|  16234|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   10|      11|     30|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+----------------------------------------+---------+----+-------+-------+-----+
    |                  Instance                 |                 Module                 | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-------------------------------------------+----------------------------------------+---------+----+-------+-------+-----+
    |read_train_U0                              |read_train                              |        0|   0|    369|    385|    0|
    |runTestAfterInit_Block_entry1119_proc7_U0  |runTestAfterInit_Block_entry1119_proc7  |        0|  22|  10275|  14777|    0|
    +-------------------------------------------+----------------------------------------+---------+----+-------+-------+-----+
    |Total                                      |                                        |        0|  22|  10644|  15162|    0|
    +-------------------------------------------+----------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------+---------+----+----+-----+------+-----+---------+
    |         Name        | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------+---------+----+----+-----+------+-----+---------+
    |contr_AOV_1_U        |        0|  99|   0|    -|     2|   32|       64|
    |contr_AOV_2_U        |        0|  99|   0|    -|     2|   32|       64|
    |contr_AOV_3_U        |        0|  99|   0|    -|     2|   32|       64|
    |contr_AOV_4_U        |        0|  99|   0|    -|     2|   32|       64|
    |contr_AOV_5_U        |        0|  99|   0|    -|     2|   32|       64|
    |contr_AOV_6_U        |        0|  99|   0|    -|     2|   32|       64|
    |contr_AOV_7_U        |        0|  99|   0|    -|     2|   32|       64|
    |contr_AOV_U          |        0|  99|   0|    -|     2|   32|       64|
    |contr_checkId_V_U    |        0|  99|   0|    -|     2|    8|       16|
    |contr_command_U      |        0|  99|   0|    -|     2|    8|       16|
    |contr_taskId_V_U     |        0|  99|   0|    -|     2|    8|       16|
    |contr_uniId_V_U      |        0|  99|   0|    -|     2|   16|       32|
    |copyInputAOV_in_c_U  |        0|  99|   0|    -|     2|    1|        2|
    +---------------------+---------+----+----+-----+------+-----+---------+
    |Total                |        0|1287|   0|    0|    26|  297|      594|
    +---------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                        Variable Name                       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_contr_AOV                                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_contr_AOV_1                                 |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_contr_AOV_2                                 |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_contr_AOV_3                                 |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_contr_AOV_4                                 |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_contr_AOV_5                                 |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_contr_AOV_6                                 |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_contr_AOV_7                                 |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_contr_checkId_V                             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_contr_command                               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_contr_taskId_V                              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_contr_uniId_V                               |       and|   0|  0|   2|           1|           1|
    |ap_idle                                                     |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                               |       and|   0|  0|   2|           1|           1|
    |read_train_U0_ap_continue                                   |       and|   0|  0|   2|           1|           1|
    |read_train_U0_ap_start                                      |       and|   0|  0|   2|           1|           1|
    |runTestAfterInit_Block_entry1119_proc7_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_contr_AOV                             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_contr_AOV_1                           |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_contr_AOV_2                           |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_contr_AOV_3                           |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_contr_AOV_4                           |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_contr_AOV_5                           |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_contr_AOV_6                           |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_contr_AOV_7                           |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_contr_checkId_V                       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_contr_command                         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_contr_taskId_V                        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_contr_uniId_V                         |        or|   0|  0|   2|           1|           1|
    |ap_sync_read_train_U0_ap_ready                              |        or|   0|  0|   2|           1|           1|
    |ap_sync_runTestAfterInit_Block_entry1119_proc7_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                       |          |   0|  0|  62|          31|          31|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------------+----+-----------+-----+-----------+
    |                              Name                              | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_contr_AOV                             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_contr_AOV_1                           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_contr_AOV_2                           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_contr_AOV_3                           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_contr_AOV_4                           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_contr_AOV_5                           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_contr_AOV_6                           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_contr_AOV_7                           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_contr_checkId_V                       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_contr_command                         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_contr_taskId_V                        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_contr_uniId_V                         |   9|          2|    1|          2|
    |ap_sync_reg_read_train_U0_ap_ready                              |   9|          2|    1|          2|
    |ap_sync_reg_runTestAfterInit_Block_entry1119_proc7_U0_ap_ready  |   9|          2|    1|          2|
    +----------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                           | 126|         28|   14|         28|
    +----------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+---+----+-----+-----------+
    |                              Name                              | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_contr_AOV                             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_contr_AOV_1                           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_contr_AOV_2                           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_contr_AOV_3                           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_contr_AOV_4                           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_contr_AOV_5                           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_contr_AOV_6                           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_contr_AOV_7                           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_contr_checkId_V                       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_contr_command                         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_contr_taskId_V                        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_contr_uniId_V                         |  1|   0|    1|          0|
    |ap_sync_reg_read_train_U0_ap_ready                              |  1|   0|    1|          0|
    |ap_sync_reg_runTestAfterInit_Block_entry1119_proc7_U0_ap_ready  |  1|   0|    1|          0|
    +----------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                           | 14|   0|   14|          0|
    +----------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|m_axi_gmem_AWVALID       |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWREADY       |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWADDR        |  out|   64|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWID          |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWLEN         |  out|   32|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWSIZE        |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWBURST       |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWLOCK        |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWCACHE       |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWPROT        |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWQOS         |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWREGION      |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWUSER        |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WVALID        |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WREADY        |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WDATA         |  out|  512|       m_axi|              gmem|       pointer|
|m_axi_gmem_WSTRB         |  out|   64|       m_axi|              gmem|       pointer|
|m_axi_gmem_WLAST         |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WID           |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WUSER         |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARVALID       |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARREADY       |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARADDR        |  out|   64|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARID          |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARLEN         |  out|   32|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARSIZE        |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARBURST       |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARLOCK        |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARCACHE       |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARPROT        |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARQOS         |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARREGION      |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARUSER        |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RVALID        |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RREADY        |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RDATA         |   in|  512|       m_axi|              gmem|       pointer|
|m_axi_gmem_RLAST         |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RID           |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RFIFONUM      |   in|    9|       m_axi|              gmem|       pointer|
|m_axi_gmem_RUSER         |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RRESP         |   in|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_BVALID        |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BREADY        |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BRESP         |   in|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_BID           |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BUSER         |   in|    1|       m_axi|              gmem|       pointer|
|inputAOV                 |   in|   64|     ap_none|          inputAOV|        scalar|
|inputAOV_ap_vld          |   in|    1|     ap_none|          inputAOV|        scalar|
|p_read                   |   in|    1|     ap_none|            p_read|        scalar|
|p_read_ap_vld            |   in|    1|     ap_none|            p_read|        scalar|
|copyInputAOV_out         |  out|    1|      ap_vld|  copyInputAOV_out|       pointer|
|copyInputAOV_out_ap_vld  |  out|    1|      ap_vld|  copyInputAOV_out|       pointer|
|outcomeInRam_address0    |  out|    4|   ap_memory|      outcomeInRam|         array|
|outcomeInRam_ce0         |  out|    1|   ap_memory|      outcomeInRam|         array|
|outcomeInRam_d0          |  out|  288|   ap_memory|      outcomeInRam|         array|
|outcomeInRam_q0          |   in|  288|   ap_memory|      outcomeInRam|         array|
|outcomeInRam_we0         |  out|   36|   ap_memory|      outcomeInRam|         array|
|toScheduler_TDATA        |  out|    8|        axis|       toScheduler|       pointer|
|toScheduler_TVALID       |  out|    1|        axis|       toScheduler|       pointer|
|toScheduler_TREADY       |   in|    1|        axis|       toScheduler|       pointer|
|errorInTask_address0     |  out|    4|   ap_memory|       errorInTask|         array|
|errorInTask_ce0          |  out|    1|   ap_memory|       errorInTask|         array|
|errorInTask_d0           |  out|    1|   ap_memory|       errorInTask|         array|
|errorInTask_q0           |   in|    1|   ap_memory|       errorInTask|         array|
|errorInTask_we0          |  out|    1|   ap_memory|       errorInTask|         array|
|regions_address0         |  out|   12|   ap_memory|           regions|         array|
|regions_ce0              |  out|    1|   ap_memory|           regions|         array|
|regions_d0               |  out|   32|   ap_memory|           regions|         array|
|regions_q0               |   in|   32|   ap_memory|           regions|         array|
|regions_we0              |  out|    1|   ap_memory|           regions|         array|
|regions_address1         |  out|   12|   ap_memory|           regions|         array|
|regions_ce1              |  out|    1|   ap_memory|           regions|         array|
|regions_d1               |  out|   32|   ap_memory|           regions|         array|
|regions_q1               |   in|   32|   ap_memory|           regions|         array|
|regions_we1              |  out|    1|   ap_memory|           regions|         array|
|regions_1_address0       |  out|   12|   ap_memory|         regions_1|         array|
|regions_1_ce0            |  out|    1|   ap_memory|         regions_1|         array|
|regions_1_d0             |  out|   32|   ap_memory|         regions_1|         array|
|regions_1_q0             |   in|   32|   ap_memory|         regions_1|         array|
|regions_1_we0            |  out|    1|   ap_memory|         regions_1|         array|
|regions_1_address1       |  out|   12|   ap_memory|         regions_1|         array|
|regions_1_ce1            |  out|    1|   ap_memory|         regions_1|         array|
|regions_1_d1             |  out|   32|   ap_memory|         regions_1|         array|
|regions_1_q1             |   in|   32|   ap_memory|         regions_1|         array|
|regions_1_we1            |  out|    1|   ap_memory|         regions_1|         array|
|regions_2_address0       |  out|   12|   ap_memory|         regions_2|         array|
|regions_2_ce0            |  out|    1|   ap_memory|         regions_2|         array|
|regions_2_d0             |  out|   32|   ap_memory|         regions_2|         array|
|regions_2_q0             |   in|   32|   ap_memory|         regions_2|         array|
|regions_2_we0            |  out|    1|   ap_memory|         regions_2|         array|
|regions_2_address1       |  out|   12|   ap_memory|         regions_2|         array|
|regions_2_ce1            |  out|    1|   ap_memory|         regions_2|         array|
|regions_2_d1             |  out|   32|   ap_memory|         regions_2|         array|
|regions_2_q1             |   in|   32|   ap_memory|         regions_2|         array|
|regions_2_we1            |  out|    1|   ap_memory|         regions_2|         array|
|regions_3_address0       |  out|   12|   ap_memory|         regions_3|         array|
|regions_3_ce0            |  out|    1|   ap_memory|         regions_3|         array|
|regions_3_d0             |  out|   32|   ap_memory|         regions_3|         array|
|regions_3_q0             |   in|   32|   ap_memory|         regions_3|         array|
|regions_3_we0            |  out|    1|   ap_memory|         regions_3|         array|
|regions_3_address1       |  out|   12|   ap_memory|         regions_3|         array|
|regions_3_ce1            |  out|    1|   ap_memory|         regions_3|         array|
|regions_3_d1             |  out|   32|   ap_memory|         regions_3|         array|
|regions_3_q1             |   in|   32|   ap_memory|         regions_3|         array|
|regions_3_we1            |  out|    1|   ap_memory|         regions_3|         array|
|regions_4_address0       |  out|   12|   ap_memory|         regions_4|         array|
|regions_4_ce0            |  out|    1|   ap_memory|         regions_4|         array|
|regions_4_d0             |  out|   32|   ap_memory|         regions_4|         array|
|regions_4_q0             |   in|   32|   ap_memory|         regions_4|         array|
|regions_4_we0            |  out|    1|   ap_memory|         regions_4|         array|
|regions_4_address1       |  out|   12|   ap_memory|         regions_4|         array|
|regions_4_ce1            |  out|    1|   ap_memory|         regions_4|         array|
|regions_4_d1             |  out|   32|   ap_memory|         regions_4|         array|
|regions_4_q1             |   in|   32|   ap_memory|         regions_4|         array|
|regions_4_we1            |  out|    1|   ap_memory|         regions_4|         array|
|regions_5_address0       |  out|   12|   ap_memory|         regions_5|         array|
|regions_5_ce0            |  out|    1|   ap_memory|         regions_5|         array|
|regions_5_d0             |  out|   32|   ap_memory|         regions_5|         array|
|regions_5_q0             |   in|   32|   ap_memory|         regions_5|         array|
|regions_5_we0            |  out|    1|   ap_memory|         regions_5|         array|
|regions_5_address1       |  out|   12|   ap_memory|         regions_5|         array|
|regions_5_ce1            |  out|    1|   ap_memory|         regions_5|         array|
|regions_5_d1             |  out|   32|   ap_memory|         regions_5|         array|
|regions_5_q1             |   in|   32|   ap_memory|         regions_5|         array|
|regions_5_we1            |  out|    1|   ap_memory|         regions_5|         array|
|n_regions_V_address0     |  out|    6|   ap_memory|       n_regions_V|         array|
|n_regions_V_ce0          |  out|    1|   ap_memory|       n_regions_V|         array|
|n_regions_V_d0           |  out|    8|   ap_memory|       n_regions_V|         array|
|n_regions_V_q0           |   in|    8|   ap_memory|       n_regions_V|         array|
|n_regions_V_we0          |  out|    1|   ap_memory|       n_regions_V|         array|
|n_regions_V_address1     |  out|    6|   ap_memory|       n_regions_V|         array|
|n_regions_V_ce1          |  out|    1|   ap_memory|       n_regions_V|         array|
|n_regions_V_d1           |  out|    8|   ap_memory|       n_regions_V|         array|
|n_regions_V_q1           |   in|    8|   ap_memory|       n_regions_V|         array|
|n_regions_V_we1          |  out|    1|   ap_memory|       n_regions_V|         array|
|ap_clk                   |   in|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
+-------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 13.1>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_16 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read"   --->   Operation 5 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%inputAOV_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %inputAOV"   --->   Operation 6 'read' 'inputAOV_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%copyInputAOV_in_c = alloca i64 1"   --->   Operation 7 'alloca' 'copyInputAOV_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 8 [2/2] (13.1ns)   --->   "%call_ret = call i296 @read_train, i512 %gmem, i64 %inputAOV_read, i1 %p_read_16, i1 %copyInputAOV_in_c" [detector_solid/abs_solid_detector.cpp:549]   --->   Operation 8 'call' 'call_ret' <Predicate = true> <Delay = 13.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 9 [1/2] (1.58ns)   --->   "%call_ret = call i296 @read_train, i512 %gmem, i64 %inputAOV_read, i1 %p_read_16, i1 %copyInputAOV_in_c" [detector_solid/abs_solid_detector.cpp:549]   --->   Operation 9 'call' 'call_ret' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%contr_command = extractvalue i296 %call_ret" [detector_solid/abs_solid_detector.cpp:549]   --->   Operation 10 'extractvalue' 'contr_command' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%contr_uniId_V = extractvalue i296 %call_ret" [detector_solid/abs_solid_detector.cpp:549]   --->   Operation 11 'extractvalue' 'contr_uniId_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%contr_taskId_V = extractvalue i296 %call_ret" [detector_solid/abs_solid_detector.cpp:549]   --->   Operation 12 'extractvalue' 'contr_taskId_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%contr_checkId_V = extractvalue i296 %call_ret" [detector_solid/abs_solid_detector.cpp:549]   --->   Operation 13 'extractvalue' 'contr_checkId_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%contr_AOV = extractvalue i296 %call_ret" [detector_solid/abs_solid_detector.cpp:549]   --->   Operation 14 'extractvalue' 'contr_AOV' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%contr_AOV_1 = extractvalue i296 %call_ret" [detector_solid/abs_solid_detector.cpp:549]   --->   Operation 15 'extractvalue' 'contr_AOV_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%contr_AOV_2 = extractvalue i296 %call_ret" [detector_solid/abs_solid_detector.cpp:549]   --->   Operation 16 'extractvalue' 'contr_AOV_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%contr_AOV_3 = extractvalue i296 %call_ret" [detector_solid/abs_solid_detector.cpp:549]   --->   Operation 17 'extractvalue' 'contr_AOV_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%contr_AOV_4 = extractvalue i296 %call_ret" [detector_solid/abs_solid_detector.cpp:549]   --->   Operation 18 'extractvalue' 'contr_AOV_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%contr_AOV_5 = extractvalue i296 %call_ret" [detector_solid/abs_solid_detector.cpp:549]   --->   Operation 19 'extractvalue' 'contr_AOV_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%contr_AOV_6 = extractvalue i296 %call_ret" [detector_solid/abs_solid_detector.cpp:549]   --->   Operation 20 'extractvalue' 'contr_AOV_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%contr_AOV_7 = extractvalue i296 %call_ret" [detector_solid/abs_solid_detector.cpp:549]   --->   Operation 21 'extractvalue' 'contr_AOV_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 11.3>
ST_3 : Operation 22 [2/2] (11.3ns)   --->   "%call_ln549 = call void @runTestAfterInit_Block_entry1119_proc7, i8 %contr_command, i8 %contr_taskId_V, i1 %errorInTask, i8 %contr_checkId_V, i32 %contr_AOV, i32 %contr_AOV_1, i32 %contr_AOV_2, i32 %contr_AOV_3, i32 %contr_AOV_4, i32 %contr_AOV_5, i32 %contr_AOV_6, i32 %contr_AOV_7, i1 %copyInputAOV_in_c, i1 %copyInputAOV_out, i16 %contr_uniId_V, i8 %toScheduler, i288 %outcomeInRam, i32 %regions, i32 %regions_1, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5, i8 %n_regions_V" [detector_solid/abs_solid_detector.cpp:549]   --->   Operation 22 'call' 'call_ln549' <Predicate = true> <Delay = 11.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @copyInputAOV_in_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %copyInputAOV_in_c, i1 %copyInputAOV_in_c"   --->   Operation 23 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %copyInputAOV_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_5"   --->   Operation 25 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i288 %outcomeInRam, i64 666, i64 207, i64 1"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %errorInTask, i64 666, i64 207, i64 1"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %toScheduler, void @empty_22, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %outcomeInRam, void @empty_24, i32 0, i32 0, void @empty_5, i32 1, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %errorInTask, void @empty_24, i32 0, i32 0, void @empty_5, i32 1, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_25, i32 0, i32 0, void @empty_5, i32 64, i32 0, void @empty_4, void @empty_3, void @empty_5, i32 16, i32 16, i32 16, i32 16, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i288 %outcomeInRam"   --->   Operation 32 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/2] (1.58ns)   --->   "%call_ln549 = call void @runTestAfterInit_Block_entry1119_proc7, i8 %contr_command, i8 %contr_taskId_V, i1 %errorInTask, i8 %contr_checkId_V, i32 %contr_AOV, i32 %contr_AOV_1, i32 %contr_AOV_2, i32 %contr_AOV_3, i32 %contr_AOV_4, i32 %contr_AOV_5, i32 %contr_AOV_6, i32 %contr_AOV_7, i1 %copyInputAOV_in_c, i1 %copyInputAOV_out, i16 %contr_uniId_V, i8 %toScheduler, i288 %outcomeInRam, i32 %regions, i32 %regions_1, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5, i8 %n_regions_V" [detector_solid/abs_solid_detector.cpp:549]   --->   Operation 33 'call' 'call_ln549' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln561 = ret" [detector_solid/abs_solid_detector.cpp:561]   --->   Operation 34 'ret' 'ret_ln561' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inputAOV]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ copyInputAOV_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ outcomeInRam]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ toScheduler]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ errorInTask]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ regions]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ n_regions_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_16                  (read                  ) [ 00100]
inputAOV_read              (read                  ) [ 00100]
copyInputAOV_in_c          (alloca                ) [ 01111]
call_ret                   (call                  ) [ 00000]
contr_command              (extractvalue          ) [ 00011]
contr_uniId_V              (extractvalue          ) [ 00011]
contr_taskId_V             (extractvalue          ) [ 00011]
contr_checkId_V            (extractvalue          ) [ 00011]
contr_AOV                  (extractvalue          ) [ 00011]
contr_AOV_1                (extractvalue          ) [ 00011]
contr_AOV_2                (extractvalue          ) [ 00011]
contr_AOV_3                (extractvalue          ) [ 00011]
contr_AOV_4                (extractvalue          ) [ 00011]
contr_AOV_5                (extractvalue          ) [ 00011]
contr_AOV_6                (extractvalue          ) [ 00011]
contr_AOV_7                (extractvalue          ) [ 00011]
empty                      (specchannel           ) [ 00000]
specinterface_ln0          (specinterface         ) [ 00000]
specdataflowpipeline_ln0   (specdataflowpipeline  ) [ 00000]
specmemcore_ln0            (specmemcore           ) [ 00000]
specmemcore_ln0            (specmemcore           ) [ 00000]
specinterface_ln0          (specinterface         ) [ 00000]
specinterface_ln0          (specinterface         ) [ 00000]
specinterface_ln0          (specinterface         ) [ 00000]
specinterface_ln0          (specinterface         ) [ 00000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000]
call_ln549                 (call                  ) [ 00000]
ret_ln561                  (ret                   ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputAOV">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputAOV"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="copyInputAOV_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copyInputAOV_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outcomeInRam">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outcomeInRam"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="toScheduler">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="toScheduler"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="errorInTask">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="errorInTask"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="regions">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="regions_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="regions_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_2"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="regions_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_3"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="regions_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_4"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="regions_5">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_5"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="n_regions_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_regions_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_train"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="runTestAfterInit_Block_entry1119_proc7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="copyInputAOV_in_c_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="copyInputAOV_in_c_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="copyInputAOV_in_c/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_read_16_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_16/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="inputAOV_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputAOV_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_read_train_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="296" slack="0"/>
<pin id="102" dir="0" index="1" bw="512" slack="0"/>
<pin id="103" dir="0" index="2" bw="64" slack="0"/>
<pin id="104" dir="0" index="3" bw="1" slack="0"/>
<pin id="105" dir="0" index="4" bw="1" slack="0"/>
<pin id="106" dir="1" index="5" bw="296" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_runTestAfterInit_Block_entry1119_proc7_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="0" slack="0"/>
<pin id="113" dir="0" index="1" bw="8" slack="1"/>
<pin id="114" dir="0" index="2" bw="8" slack="1"/>
<pin id="115" dir="0" index="3" bw="1" slack="0"/>
<pin id="116" dir="0" index="4" bw="8" slack="1"/>
<pin id="117" dir="0" index="5" bw="32" slack="1"/>
<pin id="118" dir="0" index="6" bw="32" slack="1"/>
<pin id="119" dir="0" index="7" bw="32" slack="1"/>
<pin id="120" dir="0" index="8" bw="32" slack="1"/>
<pin id="121" dir="0" index="9" bw="32" slack="1"/>
<pin id="122" dir="0" index="10" bw="32" slack="1"/>
<pin id="123" dir="0" index="11" bw="32" slack="1"/>
<pin id="124" dir="0" index="12" bw="32" slack="1"/>
<pin id="125" dir="0" index="13" bw="1" slack="2"/>
<pin id="126" dir="0" index="14" bw="1" slack="0"/>
<pin id="127" dir="0" index="15" bw="16" slack="1"/>
<pin id="128" dir="0" index="16" bw="8" slack="0"/>
<pin id="129" dir="0" index="17" bw="288" slack="0"/>
<pin id="130" dir="0" index="18" bw="32" slack="0"/>
<pin id="131" dir="0" index="19" bw="32" slack="0"/>
<pin id="132" dir="0" index="20" bw="32" slack="0"/>
<pin id="133" dir="0" index="21" bw="32" slack="0"/>
<pin id="134" dir="0" index="22" bw="32" slack="0"/>
<pin id="135" dir="0" index="23" bw="32" slack="0"/>
<pin id="136" dir="0" index="24" bw="8" slack="0"/>
<pin id="137" dir="1" index="25" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln549/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="contr_command_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="296" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="contr_command/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="contr_uniId_V_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="296" slack="0"/>
<pin id="156" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="contr_uniId_V/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="contr_taskId_V_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="296" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="contr_taskId_V/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="contr_checkId_V_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="296" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="contr_checkId_V/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="contr_AOV_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="296" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="contr_AOV/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="contr_AOV_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="296" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="contr_AOV_1/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="contr_AOV_2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="296" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="contr_AOV_2/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="contr_AOV_3_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="296" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="contr_AOV_3/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="contr_AOV_4_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="296" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="contr_AOV_4/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="contr_AOV_5_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="296" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="contr_AOV_5/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="contr_AOV_6_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="296" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="contr_AOV_6/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="contr_AOV_7_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="296" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="contr_AOV_7/2 "/>
</bind>
</comp>

<comp id="198" class="1005" name="p_read_16_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_read_16 "/>
</bind>
</comp>

<comp id="203" class="1005" name="inputAOV_read_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="1"/>
<pin id="205" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="inputAOV_read "/>
</bind>
</comp>

<comp id="208" class="1005" name="copyInputAOV_in_c_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="copyInputAOV_in_c "/>
</bind>
</comp>

<comp id="214" class="1005" name="contr_command_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="1"/>
<pin id="216" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="contr_command "/>
</bind>
</comp>

<comp id="219" class="1005" name="contr_uniId_V_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="1"/>
<pin id="221" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="contr_uniId_V "/>
</bind>
</comp>

<comp id="224" class="1005" name="contr_taskId_V_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="1"/>
<pin id="226" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="contr_taskId_V "/>
</bind>
</comp>

<comp id="229" class="1005" name="contr_checkId_V_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="1"/>
<pin id="231" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="contr_checkId_V "/>
</bind>
</comp>

<comp id="234" class="1005" name="contr_AOV_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="contr_AOV "/>
</bind>
</comp>

<comp id="239" class="1005" name="contr_AOV_1_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="contr_AOV_1 "/>
</bind>
</comp>

<comp id="244" class="1005" name="contr_AOV_2_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="contr_AOV_2 "/>
</bind>
</comp>

<comp id="249" class="1005" name="contr_AOV_3_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="contr_AOV_3 "/>
</bind>
</comp>

<comp id="254" class="1005" name="contr_AOV_4_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="contr_AOV_4 "/>
</bind>
</comp>

<comp id="259" class="1005" name="contr_AOV_5_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="contr_AOV_5 "/>
</bind>
</comp>

<comp id="264" class="1005" name="contr_AOV_6_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="contr_AOV_6 "/>
</bind>
</comp>

<comp id="269" class="1005" name="contr_AOV_7_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="contr_AOV_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="32" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="28" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="30" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="107"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="94" pin="2"/><net_sink comp="100" pin=2"/></net>

<net id="110"><net_src comp="88" pin="2"/><net_sink comp="100" pin=3"/></net>

<net id="138"><net_src comp="36" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="111" pin=3"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="111" pin=14"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="111" pin=16"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="111" pin=17"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="111" pin=18"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="111" pin=19"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="111" pin=20"/></net>

<net id="146"><net_src comp="20" pin="0"/><net_sink comp="111" pin=21"/></net>

<net id="147"><net_src comp="22" pin="0"/><net_sink comp="111" pin=22"/></net>

<net id="148"><net_src comp="24" pin="0"/><net_sink comp="111" pin=23"/></net>

<net id="149"><net_src comp="26" pin="0"/><net_sink comp="111" pin=24"/></net>

<net id="153"><net_src comp="100" pin="5"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="100" pin="5"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="100" pin="5"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="100" pin="5"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="100" pin="5"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="100" pin="5"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="100" pin="5"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="100" pin="5"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="100" pin="5"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="100" pin="5"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="100" pin="5"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="100" pin="5"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="88" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="100" pin=3"/></net>

<net id="206"><net_src comp="94" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="211"><net_src comp="84" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="100" pin=4"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="111" pin=13"/></net>

<net id="217"><net_src comp="150" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="222"><net_src comp="154" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="111" pin=15"/></net>

<net id="227"><net_src comp="158" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="232"><net_src comp="162" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="111" pin=4"/></net>

<net id="237"><net_src comp="166" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="111" pin=5"/></net>

<net id="242"><net_src comp="170" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="111" pin=6"/></net>

<net id="247"><net_src comp="174" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="111" pin=7"/></net>

<net id="252"><net_src comp="178" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="111" pin=8"/></net>

<net id="257"><net_src comp="182" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="111" pin=9"/></net>

<net id="262"><net_src comp="186" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="111" pin=10"/></net>

<net id="267"><net_src comp="190" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="111" pin=11"/></net>

<net id="272"><net_src comp="194" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="111" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: copyInputAOV_out | {3 4 }
	Port: outcomeInRam | {3 4 }
	Port: toScheduler | {3 4 }
	Port: errorInTask | {3 4 }
	Port: regions | {3 4 }
	Port: regions_1 | {3 4 }
	Port: regions_2 | {3 4 }
	Port: regions_3 | {3 4 }
	Port: regions_4 | {3 4 }
	Port: regions_5 | {3 4 }
	Port: n_regions_V | {3 4 }
 - Input state : 
	Port: runTestAfterInit : gmem | {1 2 }
	Port: runTestAfterInit : inputAOV | {1 }
	Port: runTestAfterInit : p_read | {1 }
	Port: runTestAfterInit : outcomeInRam | {}
	Port: runTestAfterInit : toScheduler | {}
	Port: runTestAfterInit : errorInTask | {3 4 }
	Port: runTestAfterInit : regions | {3 4 }
	Port: runTestAfterInit : regions_1 | {3 4 }
	Port: runTestAfterInit : regions_2 | {3 4 }
	Port: runTestAfterInit : regions_3 | {3 4 }
	Port: runTestAfterInit : regions_4 | {3 4 }
	Port: runTestAfterInit : regions_5 | {3 4 }
	Port: runTestAfterInit : n_regions_V | {3 4 }
  - Chain level:
	State 1
		call_ret : 1
	State 2
		contr_command : 1
		contr_uniId_V : 1
		contr_taskId_V : 1
		contr_checkId_V : 1
		contr_AOV : 1
		contr_AOV_1 : 1
		contr_AOV_2 : 1
		contr_AOV_3 : 1
		contr_AOV_4 : 1
		contr_AOV_5 : 1
		contr_AOV_6 : 1
		contr_AOV_7 : 1
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                  Functional Unit                  |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   call   |               grp_read_train_fu_100               |    0    |    0    |  1.588  |   1105  |    9    |    0    |
|          | grp_runTestAfterInit_Block_entry1119_proc7_fu_111 |    0    |    69   | 277.719 |  16250  |  18793  |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   read   |                p_read_16_read_fu_88               |    0    |    0    |    0    |    0    |    0    |    0    |
|          |              inputAOV_read_read_fu_94             |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                contr_command_fu_150               |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                contr_uniId_V_fu_154               |    0    |    0    |    0    |    0    |    0    |    0    |
|          |               contr_taskId_V_fu_158               |    0    |    0    |    0    |    0    |    0    |    0    |
|          |               contr_checkId_V_fu_162              |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  contr_AOV_fu_166                 |    0    |    0    |    0    |    0    |    0    |    0    |
|extractvalue|                 contr_AOV_1_fu_170                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 contr_AOV_2_fu_174                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 contr_AOV_3_fu_178                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 contr_AOV_4_fu_182                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 contr_AOV_5_fu_186                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 contr_AOV_6_fu_190                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 contr_AOV_7_fu_194                |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                   |    0    |    69   | 279.307 |  17355  |  18802  |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   contr_AOV_1_reg_239   |   32   |
|   contr_AOV_2_reg_244   |   32   |
|   contr_AOV_3_reg_249   |   32   |
|   contr_AOV_4_reg_254   |   32   |
|   contr_AOV_5_reg_259   |   32   |
|   contr_AOV_6_reg_264   |   32   |
|   contr_AOV_7_reg_269   |   32   |
|    contr_AOV_reg_234    |   32   |
| contr_checkId_V_reg_229 |    8   |
|  contr_command_reg_214  |    8   |
|  contr_taskId_V_reg_224 |    8   |
|  contr_uniId_V_reg_219  |   16   |
|copyInputAOV_in_c_reg_208|    1   |
|  inputAOV_read_reg_203  |   64   |
|    p_read_16_reg_198    |    1   |
+-------------------------+--------+
|          Total          |   362  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
| grp_read_train_fu_100 |  p2  |   2  |  64  |   128  ||    9    |
| grp_read_train_fu_100 |  p3  |   2  |   1  |    2   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   130  ||  3.176  ||    18   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   69   |   279  |  17355 |  18802 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    3   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   362  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   69   |   282  |  17717 |  18820 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
