// Seed: 868897133
module module_0 #(
    parameter id_3 = 32'd0
) (
    output tri  id_0,
    output tri1 id_1
);
  logic [ -1 : ""] _id_3;
  wire  [1 : id_3] id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd86
) (
    input tri0 id_0,
    output wor id_1,
    input uwire _id_2,
    inout wand id_3,
    output tri1 id_4,
    input wire id_5,
    input supply0 id_6,
    input tri0 id_7,
    input tri1 id_8
);
  wire [1 'h0 -  id_2 : 1] id_10;
  module_0 modCall_1 (
      id_3,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
