Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jun  2 00:13:40 2022
| Host         : Lucas running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file HPPSO_v6_timing_summary_routed.rpt -pb HPPSO_v6_timing_summary_routed.pb -rpx HPPSO_v6_timing_summary_routed.rpx -warn_on_violation
| Design       : HPPSO_v6
| Device       : 7a100t-fgg676
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.138        0.000                      0                18878        0.059        0.000                      0                18878        3.900        0.000                       0                  9020  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
FSL_Clk  {0.000 4.400}        8.800           113.636         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
FSL_Clk             1.138        0.000                      0                18878        0.059        0.000                      0                18878        3.900        0.000                       0                  9020  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  FSL_Clk
  To Clock:  FSL_Clk

Setup :            0  Failing Endpoints,  Worst Slack        1.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.900ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.138ns  (required time - arrival time)
  Source:                 fit_part1/opB_mul_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Destination:            fit_part1/mul/mul_out_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Path Group:             FSL_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.800ns  (FSL_Clk rise@8.800ns - FSL_Clk rise@0.000ns)
  Data Path Delay:        7.659ns  (logic 4.591ns (59.945%)  route 3.068ns (40.055%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.602ns = ( 12.402 - 8.800 ) 
    Source Clock Delay      (SCD):    3.931ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.838     0.838 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.768     2.606    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.682 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9029, routed)        1.250     3.931    fit_part1/FSL_Clk_IBUF_BUFG
    SLICE_X36Y59         FDRE                                         r  fit_part1/opB_mul_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.341     4.272 r  fit_part1/opB_mul_reg[17]/Q
                         net (fo=4, routed)           0.955     5.227    fit_part1/mul/Q[17]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[17]_P[18])
                                                      2.823     8.050 r  fit_part1/mul/multOp/P[18]
                         net (fo=2, routed)           0.749     8.799    fit_part1/mul/multOp_n_87
    SLICE_X56Y46         LUT2 (Prop_lut2_I0_O)        0.097     8.896 r  fit_part1/mul/mul_out[2]_i_5/O
                         net (fo=1, routed)           0.000     8.896    fit_part1/mul/mul_out[2]_i_5_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.298 r  fit_part1/mul/mul_out_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.298    fit_part1/mul/mul_out_reg[2]_i_2_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.390 r  fit_part1/mul/mul_out_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.390    fit_part1/mul/mul_out_reg[6]_i_2_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.482 r  fit_part1/mul/mul_out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.482    fit_part1/mul/mul_out_reg[10]_i_2_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.574 r  fit_part1/mul/mul_out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.575    fit_part1/mul/mul_out_reg[14]_i_2_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.667 r  fit_part1/mul/mul_out_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.667    fit_part1/mul/mul_out_reg[17]_i_2_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     9.824 r  fit_part1/mul/mul_out_reg[20]_i_2/O[0]
                         net (fo=24, routed)          0.828    10.652    fit_part1/mul/s_mul_man[37]
    SLICE_X30Y57         LUT6 (Prop_lut6_I0_O)        0.209    10.861 r  fit_part1/mul/mul_out[24]_i_3/O
                         net (fo=3, routed)           0.217    11.078    fit_part1/mul/mul_out[24]_i_3_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.097    11.175 r  fit_part1/mul/mul_out[25]_i_3/O
                         net (fo=1, routed)           0.318    11.493    fit_part1/mul/mul_out[25]_i_3_n_0
    SLICE_X30Y57         LUT3 (Prop_lut3_I1_O)        0.097    11.590 r  fit_part1/mul/mul_out[25]_i_1/O
                         net (fo=1, routed)           0.000    11.590    fit_part1/mul/s_mul_out[25]
    SLICE_X30Y57         FDCE                                         r  fit_part1/mul/mul_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSL_Clk rise edge)    8.800     8.800 r  
    Y22                                               0.000     8.800 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     8.800    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.706     9.506 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.674    11.180    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.252 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9029, routed)        1.150    12.402    fit_part1/mul/FSL_Clk_IBUF_BUFG
    SLICE_X30Y57         FDCE                                         r  fit_part1/mul/mul_out_reg[25]/C
                         clock pessimism              0.289    12.691    
                         clock uncertainty           -0.035    12.656    
    SLICE_X30Y57         FDCE (Setup_fdce_C_D)        0.072    12.728    fit_part1/mul/mul_out_reg[25]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                         -11.590    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.332ns  (required time - arrival time)
  Source:                 fit_part3/opB_mul_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Destination:            fit_part3/mul/mul_out_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Path Group:             FSL_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.800ns  (FSL_Clk rise@8.800ns - FSL_Clk rise@0.000ns)
  Data Path Delay:        7.237ns  (logic 4.561ns (63.020%)  route 2.676ns (36.980%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.590ns = ( 12.390 - 8.800 ) 
    Source Clock Delay      (SCD):    4.050ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.838     0.838 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.768     2.606    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.682 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9029, routed)        1.368     4.050    fit_part3/FSL_Clk_IBUF_BUFG
    SLICE_X70Y49         FDRE                                         r  fit_part3/opB_mul_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y49         FDRE (Prop_fdre_C_Q)         0.393     4.443 r  fit_part3/opB_mul_reg[5]/Q
                         net (fo=5, routed)           0.737     5.180    fit_part3/mul/Q[5]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[5]_P[18])
                                                      2.823     8.003 r  fit_part3/mul/multOp/P[18]
                         net (fo=2, routed)           0.724     8.727    fit_part3/mul/multOp_n_87
    SLICE_X72Y45         LUT2 (Prop_lut2_I0_O)        0.097     8.824 r  fit_part3/mul/mul_out[2]_i_5__1/O
                         net (fo=1, routed)           0.000     8.824    fit_part3/mul/mul_out[2]_i_5__1_n_0
    SLICE_X72Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.236 r  fit_part3/mul/mul_out_reg[2]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.236    fit_part3/mul/mul_out_reg[2]_i_2__1_n_0
    SLICE_X72Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.325 r  fit_part3/mul/mul_out_reg[6]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.325    fit_part3/mul/mul_out_reg[6]_i_2__1_n_0
    SLICE_X72Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.414 r  fit_part3/mul/mul_out_reg[10]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.414    fit_part3/mul/mul_out_reg[10]_i_2__1_n_0
    SLICE_X72Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.503 r  fit_part3/mul/mul_out_reg[14]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.503    fit_part3/mul/mul_out_reg[14]_i_2__1_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.592 r  fit_part3/mul/mul_out_reg[17]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     9.593    fit_part3/mul/mul_out_reg[17]_i_2__1_n_0
    SLICE_X72Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.752 r  fit_part3/mul/mul_out_reg[21]_i_2__1/O[0]
                         net (fo=25, routed)          0.942    10.694    fit_part3/mul/s_mul_man[37]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.224    10.918 r  fit_part3/mul/mul_out[25]_i_3__1/O
                         net (fo=1, routed)           0.272    11.190    fit_part3/mul/mul_out[25]_i_3__1_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.097    11.287 r  fit_part3/mul/mul_out[25]_i_1__1/O
                         net (fo=1, routed)           0.000    11.287    fit_part3/mul/s_mul_out[25]
    SLICE_X59Y60         FDCE                                         r  fit_part3/mul/mul_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSL_Clk rise edge)    8.800     8.800 r  
    Y22                                               0.000     8.800 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     8.800    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.706     9.506 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.674    11.180    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.252 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9029, routed)        1.138    12.390    fit_part3/mul/FSL_Clk_IBUF_BUFG
    SLICE_X59Y60         FDCE                                         r  fit_part3/mul/mul_out_reg[25]/C
                         clock pessimism              0.235    12.625    
                         clock uncertainty           -0.035    12.590    
    SLICE_X59Y60         FDCE (Setup_fdce_C_D)        0.030    12.620    fit_part3/mul/mul_out_reg[25]
  -------------------------------------------------------------------
                         required time                         12.620    
                         arrival time                         -11.287    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.351ns  (required time - arrival time)
  Source:                 fit_part3/opB_mul_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Destination:            fit_part3/mul/mul_out_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Path Group:             FSL_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.800ns  (FSL_Clk rise@8.800ns - FSL_Clk rise@0.000ns)
  Data Path Delay:        7.260ns  (logic 4.561ns (62.820%)  route 2.699ns (37.180%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.590ns = ( 12.390 - 8.800 ) 
    Source Clock Delay      (SCD):    4.050ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.838     0.838 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.768     2.606    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.682 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9029, routed)        1.368     4.050    fit_part3/FSL_Clk_IBUF_BUFG
    SLICE_X70Y49         FDRE                                         r  fit_part3/opB_mul_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y49         FDRE (Prop_fdre_C_Q)         0.393     4.443 r  fit_part3/opB_mul_reg[5]/Q
                         net (fo=5, routed)           0.737     5.180    fit_part3/mul/Q[5]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[5]_P[18])
                                                      2.823     8.003 r  fit_part3/mul/multOp/P[18]
                         net (fo=2, routed)           0.724     8.727    fit_part3/mul/multOp_n_87
    SLICE_X72Y45         LUT2 (Prop_lut2_I0_O)        0.097     8.824 r  fit_part3/mul/mul_out[2]_i_5__1/O
                         net (fo=1, routed)           0.000     8.824    fit_part3/mul/mul_out[2]_i_5__1_n_0
    SLICE_X72Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.236 r  fit_part3/mul/mul_out_reg[2]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.236    fit_part3/mul/mul_out_reg[2]_i_2__1_n_0
    SLICE_X72Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.325 r  fit_part3/mul/mul_out_reg[6]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.325    fit_part3/mul/mul_out_reg[6]_i_2__1_n_0
    SLICE_X72Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.414 r  fit_part3/mul/mul_out_reg[10]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.414    fit_part3/mul/mul_out_reg[10]_i_2__1_n_0
    SLICE_X72Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.503 r  fit_part3/mul/mul_out_reg[14]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.503    fit_part3/mul/mul_out_reg[14]_i_2__1_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.592 r  fit_part3/mul/mul_out_reg[17]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     9.593    fit_part3/mul/mul_out_reg[17]_i_2__1_n_0
    SLICE_X72Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.752 f  fit_part3/mul/mul_out_reg[21]_i_2__1/O[0]
                         net (fo=25, routed)          0.938    10.690    fit_part3/mul/s_mul_man[37]
    SLICE_X59Y60         LUT6 (Prop_lut6_I5_O)        0.224    10.914 r  fit_part3/mul/mul_out[24]_i_2__0/O
                         net (fo=2, routed)           0.299    11.213    fit_part3/mul/mul_out[24]_i_2__0_n_0
    SLICE_X58Y60         LUT6 (Prop_lut6_I3_O)        0.097    11.310 r  fit_part3/mul/mul_out[24]_i_1__1/O
                         net (fo=1, routed)           0.000    11.310    fit_part3/mul/s_mul_out[24]
    SLICE_X58Y60         FDCE                                         r  fit_part3/mul/mul_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSL_Clk rise edge)    8.800     8.800 r  
    Y22                                               0.000     8.800 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     8.800    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.706     9.506 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.674    11.180    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.252 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9029, routed)        1.138    12.390    fit_part3/mul/FSL_Clk_IBUF_BUFG
    SLICE_X58Y60         FDCE                                         r  fit_part3/mul/mul_out_reg[24]/C
                         clock pessimism              0.235    12.625    
                         clock uncertainty           -0.035    12.590    
    SLICE_X58Y60         FDCE (Setup_fdce_C_D)        0.072    12.662    fit_part3/mul/mul_out_reg[24]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                         -11.310    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 fit_part3/opB_mul_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Destination:            fit_part3/mul/mul_out_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Path Group:             FSL_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.800ns  (FSL_Clk rise@8.800ns - FSL_Clk rise@0.000ns)
  Data Path Delay:        7.253ns  (logic 4.561ns (62.881%)  route 2.692ns (37.119%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.590ns = ( 12.390 - 8.800 ) 
    Source Clock Delay      (SCD):    4.050ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.838     0.838 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.768     2.606    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.682 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9029, routed)        1.368     4.050    fit_part3/FSL_Clk_IBUF_BUFG
    SLICE_X70Y49         FDRE                                         r  fit_part3/opB_mul_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y49         FDRE (Prop_fdre_C_Q)         0.393     4.443 r  fit_part3/opB_mul_reg[5]/Q
                         net (fo=5, routed)           0.737     5.180    fit_part3/mul/Q[5]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[5]_P[18])
                                                      2.823     8.003 r  fit_part3/mul/multOp/P[18]
                         net (fo=2, routed)           0.724     8.727    fit_part3/mul/multOp_n_87
    SLICE_X72Y45         LUT2 (Prop_lut2_I0_O)        0.097     8.824 r  fit_part3/mul/mul_out[2]_i_5__1/O
                         net (fo=1, routed)           0.000     8.824    fit_part3/mul/mul_out[2]_i_5__1_n_0
    SLICE_X72Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.236 r  fit_part3/mul/mul_out_reg[2]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.236    fit_part3/mul/mul_out_reg[2]_i_2__1_n_0
    SLICE_X72Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.325 r  fit_part3/mul/mul_out_reg[6]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.325    fit_part3/mul/mul_out_reg[6]_i_2__1_n_0
    SLICE_X72Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.414 r  fit_part3/mul/mul_out_reg[10]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.414    fit_part3/mul/mul_out_reg[10]_i_2__1_n_0
    SLICE_X72Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.503 r  fit_part3/mul/mul_out_reg[14]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.503    fit_part3/mul/mul_out_reg[14]_i_2__1_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.592 r  fit_part3/mul/mul_out_reg[17]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     9.593    fit_part3/mul/mul_out_reg[17]_i_2__1_n_0
    SLICE_X72Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.752 f  fit_part3/mul/mul_out_reg[21]_i_2__1/O[0]
                         net (fo=25, routed)          0.938    10.690    fit_part3/mul/s_mul_man[37]
    SLICE_X59Y60         LUT6 (Prop_lut6_I5_O)        0.224    10.914 r  fit_part3/mul/mul_out[24]_i_2__0/O
                         net (fo=2, routed)           0.292    11.206    fit_part3/mul/mul_out[24]_i_2__0_n_0
    SLICE_X58Y60         LUT6 (Prop_lut6_I1_O)        0.097    11.303 r  fit_part3/mul/mul_out[23]_i_1__1/O
                         net (fo=1, routed)           0.000    11.303    fit_part3/mul/s_mul_out[23]
    SLICE_X58Y60         FDCE                                         r  fit_part3/mul/mul_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSL_Clk rise edge)    8.800     8.800 r  
    Y22                                               0.000     8.800 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     8.800    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.706     9.506 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.674    11.180    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.252 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9029, routed)        1.138    12.390    fit_part3/mul/FSL_Clk_IBUF_BUFG
    SLICE_X58Y60         FDCE                                         r  fit_part3/mul/mul_out_reg[23]/C
                         clock pessimism              0.235    12.625    
                         clock uncertainty           -0.035    12.590    
    SLICE_X58Y60         FDCE (Setup_fdce_C_D)        0.069    12.659    fit_part3/mul/mul_out_reg[23]
  -------------------------------------------------------------------
                         required time                         12.659    
                         arrival time                         -11.303    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.365ns  (required time - arrival time)
  Source:                 fit_part1/opB_mul_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Destination:            fit_part1/mul/mul_out_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Path Group:             FSL_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.800ns  (FSL_Clk rise@8.800ns - FSL_Clk rise@0.000ns)
  Data Path Delay:        7.389ns  (logic 4.494ns (60.817%)  route 2.895ns (39.183%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.602ns = ( 12.402 - 8.800 ) 
    Source Clock Delay      (SCD):    3.931ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.838     0.838 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.768     2.606    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.682 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9029, routed)        1.250     3.931    fit_part1/FSL_Clk_IBUF_BUFG
    SLICE_X36Y59         FDRE                                         r  fit_part1/opB_mul_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.341     4.272 r  fit_part1/opB_mul_reg[17]/Q
                         net (fo=4, routed)           0.955     5.227    fit_part1/mul/Q[17]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[17]_P[18])
                                                      2.823     8.050 r  fit_part1/mul/multOp/P[18]
                         net (fo=2, routed)           0.749     8.799    fit_part1/mul/multOp_n_87
    SLICE_X56Y46         LUT2 (Prop_lut2_I0_O)        0.097     8.896 r  fit_part1/mul/mul_out[2]_i_5/O
                         net (fo=1, routed)           0.000     8.896    fit_part1/mul/mul_out[2]_i_5_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.298 r  fit_part1/mul/mul_out_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.298    fit_part1/mul/mul_out_reg[2]_i_2_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.390 r  fit_part1/mul/mul_out_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.390    fit_part1/mul/mul_out_reg[6]_i_2_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.482 r  fit_part1/mul/mul_out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.482    fit_part1/mul/mul_out_reg[10]_i_2_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.574 r  fit_part1/mul/mul_out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.575    fit_part1/mul/mul_out_reg[14]_i_2_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.667 r  fit_part1/mul/mul_out_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.667    fit_part1/mul/mul_out_reg[17]_i_2_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     9.824 f  fit_part1/mul/mul_out_reg[20]_i_2/O[0]
                         net (fo=24, routed)          0.919    10.743    fit_part1/mul/s_mul_man[37]
    SLICE_X31Y57         LUT2 (Prop_lut2_I1_O)        0.209    10.952 r  fit_part1/mul/mul_out[21]_i_3/O
                         net (fo=1, routed)           0.272    11.224    fit_part1/mul/mul_out[21]_i_3_n_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I2_O)        0.097    11.321 r  fit_part1/mul/mul_out[21]_i_1/O
                         net (fo=1, routed)           0.000    11.321    fit_part1/mul/s_mul_out[21]
    SLICE_X31Y57         FDCE                                         r  fit_part1/mul/mul_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSL_Clk rise edge)    8.800     8.800 r  
    Y22                                               0.000     8.800 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     8.800    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.706     9.506 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.674    11.180    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.252 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9029, routed)        1.150    12.402    fit_part1/mul/FSL_Clk_IBUF_BUFG
    SLICE_X31Y57         FDCE                                         r  fit_part1/mul/mul_out_reg[21]/C
                         clock pessimism              0.289    12.691    
                         clock uncertainty           -0.035    12.656    
    SLICE_X31Y57         FDCE (Setup_fdce_C_D)        0.030    12.686    fit_part1/mul/mul_out_reg[21]
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                         -11.321    
  -------------------------------------------------------------------
                         slack                                  1.365    

Slack (MET) :             1.448ns  (required time - arrival time)
  Source:                 fit_part3/opA_as_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Destination:            fit_part3/adsb/res_man_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Path Group:             FSL_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.800ns  (FSL_Clk rise@8.800ns - FSL_Clk rise@0.000ns)
  Data Path Delay:        7.273ns  (logic 2.845ns (39.118%)  route 4.428ns (60.882%))
  Logic Levels:           13  (CARRY4=7 LUT2=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.592ns = ( 12.392 - 8.800 ) 
    Source Clock Delay      (SCD):    3.926ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.838     0.838 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.768     2.606    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.682 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9029, routed)        1.245     3.926    fit_part3/FSL_Clk_IBUF_BUFG
    SLICE_X43Y61         FDRE                                         r  fit_part3/opA_as_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.341     4.267 r  fit_part3/opA_as_reg[25]/Q
                         net (fo=17, routed)          1.129     5.396    fit_part3/adsb/s_sign_reg_1[25]
    SLICE_X60Y63         LUT4 (Prop_lut4_I0_O)        0.097     5.493 r  fit_part3/adsb/addsub_out[23]_i_21__1/O
                         net (fo=1, routed)           0.000     5.493    fit_part3/adsb/addsub_out[23]_i_21__1_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     5.777 r  fit_part3/adsb/addsub_out_reg[23]_i_7__1/CO[3]
                         net (fo=29, routed)          1.046     6.824    fit_part3/adsb/compe_ab
    SLICE_X65Y62         LUT2 (Prop_lut2_I0_O)        0.114     6.938 f  fit_part3/adsb/res_man[19]_i_37__1/O
                         net (fo=19, routed)          0.329     7.267    fit_part3/adsb/res_man[19]_i_37__1_n_0
    SLICE_X65Y63         LUT4 (Prop_lut4_I3_O)        0.240     7.507 f  fit_part3/adsb/res_man[19]_i_36__1/O
                         net (fo=18, routed)          0.940     8.447    fit_part3/adsb/res_man[19]_i_36__1_n_0
    SLICE_X72Y57         LUT6 (Prop_lut6_I2_O)        0.097     8.544 r  fit_part3/adsb/res_man[3]_i_18__1/O
                         net (fo=4, routed)           0.534     9.078    fit_part3/adsb/res_man[3]_i_18__1_n_0
    SLICE_X66Y57         LUT2 (Prop_lut2_I1_O)        0.097     9.175 r  fit_part3/adsb/res_man[3]_i_27__1/O
                         net (fo=1, routed)           0.000     9.175    fit_part3/adsb/res_man[3]_i_27__1_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.577 r  fit_part3/adsb/res_man_reg[3]_i_15__1/CO[3]
                         net (fo=1, routed)           0.000     9.577    fit_part3/adsb/res_man_reg[3]_i_15__1_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     9.734 r  fit_part3/adsb/res_man_reg[7]_i_15__1/O[0]
                         net (fo=1, routed)           0.449    10.183    fit_part3/adsb/minusOp[4]
    SLICE_X67Y58         LUT6 (Prop_lut6_I3_O)        0.209    10.392 r  fit_part3/adsb/res_man[7]_i_9__1/O
                         net (fo=1, routed)           0.000    10.392    fit_part3/adsb/res_man[7]_i_9__1_n_0
    SLICE_X67Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    10.787 r  fit_part3/adsb/res_man_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.787    fit_part3/adsb/res_man_reg[7]_i_1__1_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.876 r  fit_part3/adsb/res_man_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.876    fit_part3/adsb/res_man_reg[11]_i_1__1_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.965 r  fit_part3/adsb/res_man_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.965    fit_part3/adsb/res_man_reg[15]_i_1__1_n_0
    SLICE_X67Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    11.199 r  fit_part3/adsb/res_man_reg[19]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    11.199    fit_part3/adsb/res_man_reg[19]_i_1__1_n_4
    SLICE_X67Y61         FDRE                                         r  fit_part3/adsb/res_man_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSL_Clk rise edge)    8.800     8.800 r  
    Y22                                               0.000     8.800 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     8.800    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.706     9.506 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.674    11.180    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.252 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9029, routed)        1.140    12.392    fit_part3/adsb/FSL_Clk_IBUF_BUFG
    SLICE_X67Y61         FDRE                                         r  fit_part3/adsb/res_man_reg[19]/C
                         clock pessimism              0.235    12.627    
                         clock uncertainty           -0.035    12.592    
    SLICE_X67Y61         FDRE (Setup_fdre_C_D)        0.056    12.648    fit_part3/adsb/res_man_reg[19]
  -------------------------------------------------------------------
                         required time                         12.648    
                         arrival time                         -11.199    
  -------------------------------------------------------------------
                         slack                                  1.448    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 fit_part4/opB_as_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Destination:            fit_part4/adsb/res_man_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Path Group:             FSL_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.800ns  (FSL_Clk rise@8.800ns - FSL_Clk rise@0.000ns)
  Data Path Delay:        7.273ns  (logic 2.793ns (38.403%)  route 4.480ns (61.597%))
  Logic Levels:           13  (CARRY4=7 LUT2=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.580ns = ( 12.380 - 8.800 ) 
    Source Clock Delay      (SCD):    3.913ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.838     0.838 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.768     2.606    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.682 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9029, routed)        1.232     3.913    fit_part4/FSL_Clk_IBUF_BUFG
    SLICE_X47Y71         FDRE                                         r  fit_part4/opB_as_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.341     4.254 r  fit_part4/opB_as_reg[21]/Q
                         net (fo=11, routed)          1.060     5.314    fit_part4/adsb/s_sign_reg_0[21]
    SLICE_X52Y74         LUT4 (Prop_lut4_I0_O)        0.097     5.411 r  fit_part4/adsb/addsub_out[23]_i_23__2/O
                         net (fo=1, routed)           0.000     5.411    fit_part4/adsb/addsub_out[23]_i_23__2_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.823 f  fit_part4/adsb/addsub_out_reg[23]_i_7__2/CO[3]
                         net (fo=29, routed)          1.102     6.925    fit_part4/adsb/compe_ab
    SLICE_X60Y76         LUT2 (Prop_lut2_I0_O)        0.097     7.022 f  fit_part4/adsb/res_man[19]_i_23__2/O
                         net (fo=19, routed)          0.354     7.376    fit_part4/adsb/res_man[19]_i_23__2_n_0
    SLICE_X58Y75         LUT4 (Prop_lut4_I3_O)        0.097     7.473 f  fit_part4/adsb/res_man[19]_i_22__2/O
                         net (fo=18, routed)          0.830     8.303    fit_part4/adsb/res_man[19]_i_22__2_n_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I2_O)        0.097     8.400 r  fit_part4/adsb/res_man[3]_i_13__2/O
                         net (fo=5, routed)           0.656     9.056    fit_part4/adsb/res_man[3]_i_13__2_n_0
    SLICE_X62Y71         LUT2 (Prop_lut2_I0_O)        0.097     9.153 r  fit_part4/adsb/res_man[3]_i_28__2/O
                         net (fo=1, routed)           0.000     9.153    fit_part4/adsb/res_man[3]_i_28__2_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     9.532 r  fit_part4/adsb/res_man_reg[3]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000     9.532    fit_part4/adsb/res_man_reg[3]_i_15__2_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.624 r  fit_part4/adsb/res_man_reg[7]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000     9.624    fit_part4/adsb/res_man_reg[7]_i_15__2_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.716 r  fit_part4/adsb/res_man_reg[11]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000     9.716    fit_part4/adsb/res_man_reg[11]_i_15__2_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.953 r  fit_part4/adsb/res_man_reg[15]_i_15__2/O[3]
                         net (fo=1, routed)           0.471    10.424    fit_part4/adsb/minusOp[15]
    SLICE_X63Y74         LUT6 (Prop_lut6_I3_O)        0.222    10.646 r  fit_part4/adsb/res_man[15]_i_6__2/O
                         net (fo=1, routed)           0.000    10.646    fit_part4/adsb/res_man[15]_i_6__2_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    10.945 r  fit_part4/adsb/res_man_reg[15]_i_1__2/CO[3]
                         net (fo=1, routed)           0.007    10.952    fit_part4/adsb/res_man_reg[15]_i_1__2_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    11.186 r  fit_part4/adsb/res_man_reg[19]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    11.186    fit_part4/adsb/res_man_reg[19]_i_1__2_n_4
    SLICE_X63Y75         FDRE                                         r  fit_part4/adsb/res_man_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSL_Clk rise edge)    8.800     8.800 r  
    Y22                                               0.000     8.800 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     8.800    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.706     9.506 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.674    11.180    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.252 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9029, routed)        1.128    12.380    fit_part4/adsb/FSL_Clk_IBUF_BUFG
    SLICE_X63Y75         FDRE                                         r  fit_part4/adsb/res_man_reg[19]/C
                         clock pessimism              0.235    12.615    
                         clock uncertainty           -0.035    12.580    
    SLICE_X63Y75         FDRE (Setup_fdre_C_D)        0.056    12.636    fit_part4/adsb/res_man_reg[19]
  -------------------------------------------------------------------
                         required time                         12.636    
                         arrival time                         -11.186    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 fit_part3/opA_as_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Destination:            fit_part3/adsb/res_man_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Path Group:             FSL_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.800ns  (FSL_Clk rise@8.800ns - FSL_Clk rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 2.841ns (39.084%)  route 4.428ns (60.916%))
  Logic Levels:           13  (CARRY4=7 LUT2=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.592ns = ( 12.392 - 8.800 ) 
    Source Clock Delay      (SCD):    3.926ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.838     0.838 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.768     2.606    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.682 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9029, routed)        1.245     3.926    fit_part3/FSL_Clk_IBUF_BUFG
    SLICE_X43Y61         FDRE                                         r  fit_part3/opA_as_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.341     4.267 r  fit_part3/opA_as_reg[25]/Q
                         net (fo=17, routed)          1.129     5.396    fit_part3/adsb/s_sign_reg_1[25]
    SLICE_X60Y63         LUT4 (Prop_lut4_I0_O)        0.097     5.493 r  fit_part3/adsb/addsub_out[23]_i_21__1/O
                         net (fo=1, routed)           0.000     5.493    fit_part3/adsb/addsub_out[23]_i_21__1_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     5.777 r  fit_part3/adsb/addsub_out_reg[23]_i_7__1/CO[3]
                         net (fo=29, routed)          1.046     6.824    fit_part3/adsb/compe_ab
    SLICE_X65Y62         LUT2 (Prop_lut2_I0_O)        0.114     6.938 f  fit_part3/adsb/res_man[19]_i_37__1/O
                         net (fo=19, routed)          0.329     7.267    fit_part3/adsb/res_man[19]_i_37__1_n_0
    SLICE_X65Y63         LUT4 (Prop_lut4_I3_O)        0.240     7.507 f  fit_part3/adsb/res_man[19]_i_36__1/O
                         net (fo=18, routed)          0.940     8.447    fit_part3/adsb/res_man[19]_i_36__1_n_0
    SLICE_X72Y57         LUT6 (Prop_lut6_I2_O)        0.097     8.544 r  fit_part3/adsb/res_man[3]_i_18__1/O
                         net (fo=4, routed)           0.534     9.078    fit_part3/adsb/res_man[3]_i_18__1_n_0
    SLICE_X66Y57         LUT2 (Prop_lut2_I1_O)        0.097     9.175 r  fit_part3/adsb/res_man[3]_i_27__1/O
                         net (fo=1, routed)           0.000     9.175    fit_part3/adsb/res_man[3]_i_27__1_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.577 r  fit_part3/adsb/res_man_reg[3]_i_15__1/CO[3]
                         net (fo=1, routed)           0.000     9.577    fit_part3/adsb/res_man_reg[3]_i_15__1_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     9.734 r  fit_part3/adsb/res_man_reg[7]_i_15__1/O[0]
                         net (fo=1, routed)           0.449    10.183    fit_part3/adsb/minusOp[4]
    SLICE_X67Y58         LUT6 (Prop_lut6_I3_O)        0.209    10.392 r  fit_part3/adsb/res_man[7]_i_9__1/O
                         net (fo=1, routed)           0.000    10.392    fit_part3/adsb/res_man[7]_i_9__1_n_0
    SLICE_X67Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    10.787 r  fit_part3/adsb/res_man_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.787    fit_part3/adsb/res_man_reg[7]_i_1__1_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.876 r  fit_part3/adsb/res_man_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.876    fit_part3/adsb/res_man_reg[11]_i_1__1_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.965 r  fit_part3/adsb/res_man_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.965    fit_part3/adsb/res_man_reg[15]_i_1__1_n_0
    SLICE_X67Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    11.195 r  fit_part3/adsb/res_man_reg[19]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    11.195    fit_part3/adsb/res_man_reg[19]_i_1__1_n_6
    SLICE_X67Y61         FDRE                                         r  fit_part3/adsb/res_man_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSL_Clk rise edge)    8.800     8.800 r  
    Y22                                               0.000     8.800 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     8.800    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.706     9.506 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.674    11.180    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.252 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9029, routed)        1.140    12.392    fit_part3/adsb/FSL_Clk_IBUF_BUFG
    SLICE_X67Y61         FDRE                                         r  fit_part3/adsb/res_man_reg[17]/C
                         clock pessimism              0.235    12.627    
                         clock uncertainty           -0.035    12.592    
    SLICE_X67Y61         FDRE (Setup_fdre_C_D)        0.056    12.648    fit_part3/adsb/res_man_reg[17]
  -------------------------------------------------------------------
                         required time                         12.648    
                         arrival time                         -11.195    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.453ns  (required time - arrival time)
  Source:                 fit_part4/opB_as_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Destination:            fit_part4/adsb/res_man_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Path Group:             FSL_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.800ns  (FSL_Clk rise@8.800ns - FSL_Clk rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 2.789ns (38.369%)  route 4.480ns (61.631%))
  Logic Levels:           13  (CARRY4=7 LUT2=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.580ns = ( 12.380 - 8.800 ) 
    Source Clock Delay      (SCD):    3.913ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.838     0.838 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.768     2.606    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.682 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9029, routed)        1.232     3.913    fit_part4/FSL_Clk_IBUF_BUFG
    SLICE_X47Y71         FDRE                                         r  fit_part4/opB_as_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.341     4.254 r  fit_part4/opB_as_reg[21]/Q
                         net (fo=11, routed)          1.060     5.314    fit_part4/adsb/s_sign_reg_0[21]
    SLICE_X52Y74         LUT4 (Prop_lut4_I0_O)        0.097     5.411 r  fit_part4/adsb/addsub_out[23]_i_23__2/O
                         net (fo=1, routed)           0.000     5.411    fit_part4/adsb/addsub_out[23]_i_23__2_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.823 f  fit_part4/adsb/addsub_out_reg[23]_i_7__2/CO[3]
                         net (fo=29, routed)          1.102     6.925    fit_part4/adsb/compe_ab
    SLICE_X60Y76         LUT2 (Prop_lut2_I0_O)        0.097     7.022 f  fit_part4/adsb/res_man[19]_i_23__2/O
                         net (fo=19, routed)          0.354     7.376    fit_part4/adsb/res_man[19]_i_23__2_n_0
    SLICE_X58Y75         LUT4 (Prop_lut4_I3_O)        0.097     7.473 f  fit_part4/adsb/res_man[19]_i_22__2/O
                         net (fo=18, routed)          0.830     8.303    fit_part4/adsb/res_man[19]_i_22__2_n_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I2_O)        0.097     8.400 r  fit_part4/adsb/res_man[3]_i_13__2/O
                         net (fo=5, routed)           0.656     9.056    fit_part4/adsb/res_man[3]_i_13__2_n_0
    SLICE_X62Y71         LUT2 (Prop_lut2_I0_O)        0.097     9.153 r  fit_part4/adsb/res_man[3]_i_28__2/O
                         net (fo=1, routed)           0.000     9.153    fit_part4/adsb/res_man[3]_i_28__2_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     9.532 r  fit_part4/adsb/res_man_reg[3]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000     9.532    fit_part4/adsb/res_man_reg[3]_i_15__2_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.624 r  fit_part4/adsb/res_man_reg[7]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000     9.624    fit_part4/adsb/res_man_reg[7]_i_15__2_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.716 r  fit_part4/adsb/res_man_reg[11]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000     9.716    fit_part4/adsb/res_man_reg[11]_i_15__2_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.953 r  fit_part4/adsb/res_man_reg[15]_i_15__2/O[3]
                         net (fo=1, routed)           0.471    10.424    fit_part4/adsb/minusOp[15]
    SLICE_X63Y74         LUT6 (Prop_lut6_I3_O)        0.222    10.646 r  fit_part4/adsb/res_man[15]_i_6__2/O
                         net (fo=1, routed)           0.000    10.646    fit_part4/adsb/res_man[15]_i_6__2_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    10.945 r  fit_part4/adsb/res_man_reg[15]_i_1__2/CO[3]
                         net (fo=1, routed)           0.007    10.952    fit_part4/adsb/res_man_reg[15]_i_1__2_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    11.182 r  fit_part4/adsb/res_man_reg[19]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    11.182    fit_part4/adsb/res_man_reg[19]_i_1__2_n_6
    SLICE_X63Y75         FDRE                                         r  fit_part4/adsb/res_man_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSL_Clk rise edge)    8.800     8.800 r  
    Y22                                               0.000     8.800 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     8.800    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.706     9.506 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.674    11.180    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.252 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9029, routed)        1.128    12.380    fit_part4/adsb/FSL_Clk_IBUF_BUFG
    SLICE_X63Y75         FDRE                                         r  fit_part4/adsb/res_man_reg[17]/C
                         clock pessimism              0.235    12.615    
                         clock uncertainty           -0.035    12.580    
    SLICE_X63Y75         FDRE (Setup_fdre_C_D)        0.056    12.636    fit_part4/adsb/res_man_reg[17]
  -------------------------------------------------------------------
                         required time                         12.636    
                         arrival time                         -11.182    
  -------------------------------------------------------------------
                         slack                                  1.453    

Slack (MET) :             1.461ns  (required time - arrival time)
  Source:                 fit_part1/opB_mul_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Destination:            fit_part1/mul/mul_out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Path Group:             FSL_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.800ns  (FSL_Clk rise@8.800ns - FSL_Clk rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 4.494ns (61.590%)  route 2.803ns (38.410%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 12.403 - 8.800 ) 
    Source Clock Delay      (SCD):    3.931ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.838     0.838 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.768     2.606    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.682 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9029, routed)        1.250     3.931    fit_part1/FSL_Clk_IBUF_BUFG
    SLICE_X36Y59         FDRE                                         r  fit_part1/opB_mul_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.341     4.272 r  fit_part1/opB_mul_reg[17]/Q
                         net (fo=4, routed)           0.955     5.227    fit_part1/mul/Q[17]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[17]_P[18])
                                                      2.823     8.050 r  fit_part1/mul/multOp/P[18]
                         net (fo=2, routed)           0.749     8.799    fit_part1/mul/multOp_n_87
    SLICE_X56Y46         LUT2 (Prop_lut2_I0_O)        0.097     8.896 r  fit_part1/mul/mul_out[2]_i_5/O
                         net (fo=1, routed)           0.000     8.896    fit_part1/mul/mul_out[2]_i_5_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.298 r  fit_part1/mul/mul_out_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.298    fit_part1/mul/mul_out_reg[2]_i_2_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.390 r  fit_part1/mul/mul_out_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.390    fit_part1/mul/mul_out_reg[6]_i_2_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.482 r  fit_part1/mul/mul_out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.482    fit_part1/mul/mul_out_reg[10]_i_2_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.574 r  fit_part1/mul/mul_out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.575    fit_part1/mul/mul_out_reg[14]_i_2_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.667 r  fit_part1/mul/mul_out_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.667    fit_part1/mul/mul_out_reg[17]_i_2_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     9.824 r  fit_part1/mul/mul_out_reg[20]_i_2/O[0]
                         net (fo=24, routed)          0.998    10.822    fit_part1/mul/s_mul_man[37]
    SLICE_X28Y57         LUT6 (Prop_lut6_I0_O)        0.209    11.031 r  fit_part1/mul/mul_out[22]_i_2/O
                         net (fo=1, routed)           0.100    11.131    fit_part1/mul/mul_out[22]_i_2_n_0
    SLICE_X28Y57         LUT3 (Prop_lut3_I1_O)        0.097    11.228 r  fit_part1/mul/mul_out[22]_i_1/O
                         net (fo=1, routed)           0.000    11.228    fit_part1/mul/s_mul_out[22]
    SLICE_X28Y57         FDCE                                         r  fit_part1/mul/mul_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSL_Clk rise edge)    8.800     8.800 r  
    Y22                                               0.000     8.800 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     8.800    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.706     9.506 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.674    11.180    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.252 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9029, routed)        1.151    12.403    fit_part1/mul/FSL_Clk_IBUF_BUFG
    SLICE_X28Y57         FDCE                                         r  fit_part1/mul/mul_out_reg[22]/C
                         clock pessimism              0.289    12.692    
                         clock uncertainty           -0.035    12.657    
    SLICE_X28Y57         FDCE (Setup_fdce_C_D)        0.032    12.689    fit_part1/mul/mul_out_reg[22]
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                  1.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fit_part10/vnew_pos_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Destination:            fit_part10/opB_as_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Path Group:             FSL_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSL_Clk rise@0.000ns - FSL_Clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.186ns (38.287%)  route 0.300ns (61.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.010    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.036 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9029, routed)        0.571     1.607    fit_part10/FSL_Clk_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  fit_part10/vnew_pos_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141     1.748 r  fit_part10/vnew_pos_reg[26]/Q
                         net (fo=3, routed)           0.300     2.047    fit_part10/adsb/vnew_pos_reg[161][0]
    SLICE_X29Y49         LUT6 (Prop_lut6_I3_O)        0.045     2.092 r  fit_part10/adsb/opB_as[26]_i_1__8/O
                         net (fo=1, routed)           0.000     2.092    fit_part10/adsb_n_62
    SLICE_X29Y49         FDRE                                         r  fit_part10/opB_as_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.262    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.291 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9029, routed)        0.912     2.202    fit_part10/FSL_Clk_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  fit_part10/opB_as_reg[26]/C
                         clock pessimism             -0.259     1.943    
    SLICE_X29Y49         FDRE (Hold_fdre_C_D)         0.091     2.034    fit_part10/opB_as_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 fit_part10/vnew_pos_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Destination:            s_y10_reg[128]/D
                            (rising edge-triggered cell FDSE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Path Group:             FSL_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSL_Clk rise@0.000ns - FSL_Clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.133%)  route 0.177ns (51.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.010    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.036 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9029, routed)        0.637     1.673    fit_part10/FSL_Clk_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  fit_part10/vnew_pos_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.164     1.837 r  fit_part10/vnew_pos_reg[128]/Q
                         net (fo=3, routed)           0.177     2.014    s_nx10[128]
    SLICE_X32Y51         FDSE                                         r  s_y10_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.262    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.291 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9029, routed)        0.841     2.131    FSL_Clk_IBUF_BUFG
    SLICE_X32Y51         FDSE                                         r  s_y10_reg[128]/C
                         clock pessimism             -0.259     1.872    
    SLICE_X32Y51         FDSE (Hold_fdse_C_D)         0.070     1.942    s_y10_reg[128]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 fit_part9/mul/mul_out_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Destination:            fit_part9/opB_mul_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Path Group:             FSL_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSL_Clk rise@0.000ns - FSL_Clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.894%)  route 0.258ns (58.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.010    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.036 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9029, routed)        0.623     1.659    fit_part9/mul/FSL_Clk_IBUF_BUFG
    SLICE_X55Y33         FDCE                                         r  fit_part9/mul/mul_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDCE (Prop_fdce_C_Q)         0.141     1.800 r  fit_part9/mul/mul_out_reg[10]/Q
                         net (fo=5, routed)           0.258     2.058    fit_part9/mul/mul_out_reg[26]_1[10]
    SLICE_X51Y32         LUT6 (Prop_lut6_I1_O)        0.045     2.103 r  fit_part9/mul/opB_mul[10]_i_1__7/O
                         net (fo=1, routed)           0.000     2.103    fit_part9/mul_n_12
    SLICE_X51Y32         FDRE                                         r  fit_part9/opB_mul_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.262    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.291 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9029, routed)        0.895     2.185    fit_part9/FSL_Clk_IBUF_BUFG
    SLICE_X51Y32         FDRE                                         r  fit_part9/opB_mul_reg[10]/C
                         clock pessimism             -0.263     1.922    
    SLICE_X51Y32         FDRE (Hold_fdre_C_D)         0.091     2.013    fit_part9/opB_mul_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 fit_part9/mul/mul_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Destination:            fit_part9/s_inertia_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Path Group:             FSL_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSL_Clk rise@0.000ns - FSL_Clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.736%)  route 0.277ns (66.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.010    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.036 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9029, routed)        0.622     1.658    fit_part9/mul/FSL_Clk_IBUF_BUFG
    SLICE_X55Y32         FDCE                                         r  fit_part9/mul/mul_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDCE (Prop_fdce_C_Q)         0.141     1.799 r  fit_part9/mul/mul_out_reg[9]/Q
                         net (fo=5, routed)           0.277     2.076    fit_part9/out_mul[9]
    SLICE_X50Y31         FDRE                                         r  fit_part9/s_inertia_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.262    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.291 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9029, routed)        0.894     2.184    fit_part9/FSL_Clk_IBUF_BUFG
    SLICE_X50Y31         FDRE                                         r  fit_part9/s_inertia_reg[9]/C
                         clock pessimism             -0.263     1.921    
    SLICE_X50Y31         FDRE (Hold_fdre_C_D)         0.060     1.981    fit_part9/s_inertia_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 fit_part2/adsb/addsub_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Destination:            fit_part2/acc_v_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Path Group:             FSL_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSL_Clk rise@0.000ns - FSL_Clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.665%)  route 0.271ns (59.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.010    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.036 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9029, routed)        0.555     1.591    fit_part2/adsb/FSL_Clk_IBUF_BUFG
    SLICE_X53Y81         FDRE                                         r  fit_part2/adsb/addsub_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         FDRE (Prop_fdre_C_Q)         0.141     1.732 r  fit_part2/adsb/addsub_out_reg[16]/Q
                         net (fo=8, routed)           0.271     2.003    fit_part2/adsb/out_as[16]
    SLICE_X43Y76         LUT2 (Prop_lut2_I1_O)        0.045     2.048 r  fit_part2/adsb/acc_v[16]_i_1__0/O
                         net (fo=1, routed)           0.000     2.048    fit_part2/adsb_n_146
    SLICE_X43Y76         FDRE                                         r  fit_part2/acc_v_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.262    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.291 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9029, routed)        0.821     2.111    fit_part2/FSL_Clk_IBUF_BUFG
    SLICE_X43Y76         FDRE                                         r  fit_part2/acc_v_reg[16]/C
                         clock pessimism             -0.259     1.852    
    SLICE_X43Y76         FDRE (Hold_fdre_C_D)         0.091     1.943    fit_part2/acc_v_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 fit_part2/mul/mul_out_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Destination:            fit_part2/opB_mul_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Path Group:             FSL_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSL_Clk rise@0.000ns - FSL_Clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.119%)  route 0.302ns (61.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.010    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.036 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9029, routed)        0.558     1.594    fit_part2/mul/FSL_Clk_IBUF_BUFG
    SLICE_X53Y65         FDCE                                         r  fit_part2/mul/mul_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDCE (Prop_fdce_C_Q)         0.141     1.735 r  fit_part2/mul/mul_out_reg[17]/Q
                         net (fo=5, routed)           0.302     2.037    fit_part2/mul/mul_out_reg[26]_1[17]
    SLICE_X50Y69         LUT6 (Prop_lut6_I1_O)        0.045     2.082 r  fit_part2/mul/opB_mul[17]_i_1__0/O
                         net (fo=1, routed)           0.000     2.082    fit_part2/mul_n_8
    SLICE_X50Y69         FDRE                                         r  fit_part2/opB_mul_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.262    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.291 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9029, routed)        0.823     2.113    fit_part2/FSL_Clk_IBUF_BUFG
    SLICE_X50Y69         FDRE                                         r  fit_part2/opB_mul_reg[17]/C
                         clock pessimism             -0.259     1.854    
    SLICE_X50Y69         FDRE (Hold_fdre_C_D)         0.121     1.975    fit_part2/opB_mul_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 fit_part3/mul/mul_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Destination:            fit_part3/opB_mul_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Path Group:             FSL_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSL_Clk rise@0.000ns - FSL_Clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.517%)  route 0.223ns (54.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.010    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.036 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9029, routed)        0.633     1.669    fit_part3/mul/FSL_Clk_IBUF_BUFG
    SLICE_X71Y48         FDCE                                         r  fit_part3/mul/mul_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y48         FDCE (Prop_fdce_C_Q)         0.141     1.810 r  fit_part3/mul/mul_out_reg[3]/Q
                         net (fo=5, routed)           0.223     2.033    fit_part3/adsb/mul_out[1]
    SLICE_X68Y50         LUT6 (Prop_lut6_I3_O)        0.045     2.078 r  fit_part3/adsb/opB_mul[3]_i_1__1/O
                         net (fo=1, routed)           0.000     2.078    fit_part3/adsb_n_33
    SLICE_X68Y50         FDRE                                         r  fit_part3/opB_mul_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.262    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.291 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9029, routed)        0.839     2.129    fit_part3/FSL_Clk_IBUF_BUFG
    SLICE_X68Y50         FDRE                                         r  fit_part3/opB_mul_reg[3]/C
                         clock pessimism             -0.259     1.870    
    SLICE_X68Y50         FDRE (Hold_fdre_C_D)         0.092     1.962    fit_part3/opB_mul_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 fit_part4/mul/mul_out_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Destination:            fit_part4/x_power2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Path Group:             FSL_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSL_Clk rise@0.000ns - FSL_Clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.486%)  route 0.322ns (69.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.010    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.036 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9029, routed)        0.552     1.588    fit_part4/mul/FSL_Clk_IBUF_BUFG
    SLICE_X52Y71         FDCE                                         r  fit_part4/mul/mul_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDCE (Prop_fdce_C_Q)         0.141     1.729 r  fit_part4/mul/mul_out_reg[24]/Q
                         net (fo=5, routed)           0.322     2.050    fit_part4/out_mul[24]
    SLICE_X46Y73         FDRE                                         r  fit_part4/x_power2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.262    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.291 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9029, routed)        0.820     2.110    fit_part4/FSL_Clk_IBUF_BUFG
    SLICE_X46Y73         FDRE                                         r  fit_part4/x_power2_reg[24]/C
                         clock pessimism             -0.259     1.851    
    SLICE_X46Y73         FDRE (Hold_fdre_C_D)         0.083     1.934    fit_part4/x_power2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 fit_part4/opA_mul_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Destination:            fit_part4/mul/mul_out_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Path Group:             FSL_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSL_Clk rise@0.000ns - FSL_Clk rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.992%)  route 0.291ns (61.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.010    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.036 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9029, routed)        0.553     1.589    fit_part4/FSL_Clk_IBUF_BUFG
    SLICE_X51Y71         FDRE                                         r  fit_part4/opA_mul_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.141     1.730 r  fit_part4/opA_mul_reg[26]/Q
                         net (fo=1, routed)           0.291     2.021    fit_part4/mul/mul_out_reg[26]_2[26]
    SLICE_X52Y71         LUT4 (Prop_lut4_I1_O)        0.045     2.066 r  fit_part4/mul/mul_out[26]_i_2__2/O
                         net (fo=1, routed)           0.000     2.066    fit_part4/mul/s_mul_out[26]
    SLICE_X52Y71         FDCE                                         r  fit_part4/mul/mul_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.262    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.291 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9029, routed)        0.820     2.110    fit_part4/mul/FSL_Clk_IBUF_BUFG
    SLICE_X52Y71         FDCE                                         r  fit_part4/mul/mul_out_reg[26]/C
                         clock pessimism             -0.259     1.851    
    SLICE_X52Y71         FDCE (Hold_fdce_C_D)         0.092     1.943    fit_part4/mul/mul_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 fit_part3/mul/mul_out_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Destination:            fit_part3/opB_mul_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Path Group:             FSL_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSL_Clk rise@0.000ns - FSL_Clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.793%)  route 0.229ns (55.207%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.010    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.036 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9029, routed)        0.633     1.669    fit_part3/mul/FSL_Clk_IBUF_BUFG
    SLICE_X71Y48         FDCE                                         r  fit_part3/mul/mul_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y48         FDCE (Prop_fdce_C_Q)         0.141     1.810 r  fit_part3/mul/mul_out_reg[13]/Q
                         net (fo=5, routed)           0.229     2.039    fit_part3/mul/mul_out_reg[26]_1[13]
    SLICE_X68Y55         LUT6 (Prop_lut6_I1_O)        0.045     2.084 r  fit_part3/mul/opB_mul[13]_i_1__1/O
                         net (fo=1, routed)           0.000     2.084    fit_part3/mul_n_10
    SLICE_X68Y55         FDRE                                         r  fit_part3/opB_mul_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.262    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.291 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9029, routed)        0.838     2.128    fit_part3/FSL_Clk_IBUF_BUFG
    SLICE_X68Y55         FDRE                                         r  fit_part3/opB_mul_reg[13]/C
                         clock pessimism             -0.259     1.869    
    SLICE_X68Y55         FDRE (Hold_fdre_C_D)         0.092     1.961    fit_part3/opB_mul_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FSL_Clk
Waveform(ns):       { 0.000 4.400 }
Period(ns):         8.800
Sources:            { FSL_Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         8.800       7.208      BUFGCTRL_X0Y0  FSL_Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         8.800       7.800      SLICE_X32Y40   FSM_onehot_state_pso_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.800       7.800      SLICE_X33Y40   FSM_onehot_state_pso_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.800       7.800      SLICE_X33Y40   FSM_onehot_state_pso_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.800       7.800      SLICE_X33Y40   FSM_onehot_state_pso_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.800       7.800      SLICE_X32Y40   FSM_onehot_state_pso_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.800       7.800      SLICE_X58Y2    calc_inertia/calc_add_inertia/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.800       7.800      SLICE_X58Y2    calc_inertia/calc_add_inertia/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.800       7.800      SLICE_X58Y4    calc_inertia/calc_add_inertia/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.800       7.800      SLICE_X68Y3    calc_inertia/calc_add_inertia/addsub_out_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.400       3.900      SLICE_X20Y27   fit_part8/mul/ready_mul_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.400       3.900      SLICE_X17Y28   fit_part8/mul/state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.400       3.900      SLICE_X17Y28   fit_part8/mul/state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.400       3.900      SLICE_X44Y13   fit_part5/opA_as_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.400       3.900      SLICE_X36Y17   fit_part5/opA_as_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.400       3.900      SLICE_X33Y17   fit_part7/opA_as_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.400       3.900      SLICE_X26Y27   fit_part8/opA_as_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.400       3.900      SLICE_X36Y33   fit_part9/opA_as_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.400       3.900      SLICE_X40Y34   fit_part9/opA_as_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.400       3.900      SLICE_X44Y66   fit_part4/opA_as_reg[19]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.400       3.900      SLICE_X32Y40   FSM_onehot_state_pso_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.400       3.900      SLICE_X33Y40   FSM_onehot_state_pso_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.400       3.900      SLICE_X33Y40   FSM_onehot_state_pso_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.400       3.900      SLICE_X33Y40   FSM_onehot_state_pso_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.400       3.900      SLICE_X32Y40   FSM_onehot_state_pso_reg[4]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.400       3.900      SLICE_X58Y2    calc_inertia/calc_add_inertia/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.400       3.900      SLICE_X58Y2    calc_inertia/calc_add_inertia/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.400       3.900      SLICE_X58Y4    calc_inertia/calc_add_inertia/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.400       3.900      SLICE_X63Y3    calc_inertia/calc_add_inertia/addsub_out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.400       3.900      SLICE_X63Y3    calc_inertia/calc_add_inertia/addsub_out_reg[11]/C



