module shifter16bit (
    input a[16],
    input b[16],
    input alufn10[2],
    output out[16]
  ) {

  always {
    // shifting only got 3 cases, shift left, shift right, shift right with sign extension
    case (alufn10){
      b00: out = a << b[4:0];
      b01: out = a >> b[4:0];
      b11: out = a >>> b[4:0];
      default: out = a;
    }
  }
}
