#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Jun  8 21:35:05 2024
# Process ID: 4892
# Current directory: C:/Users/falsa003/Desktop/Danyal_EE2301_Lab/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10284 C:\Users\falsa003\Desktop\Danyal_EE2301_Lab\project_2\project_2.xpr
# Log file: C:/Users/falsa003/Desktop/Danyal_EE2301_Lab/project_2/vivado.log
# Journal file: C:/Users/falsa003/Desktop/Danyal_EE2301_Lab/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/falsa003/Desktop/Danyal_EE2301_Lab/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/xup/digital/2014_2_artix7_sources'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {C:/Users/falsa003/Desktop/Danyal_EE2301_Lab/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:xup:xup_xor2:1.0 - xup_xor2_0
Adding component instance block -- xilinx.com:xup:xup_and2:1.0 - xup_and2_0
Adding component instance block -- xilinx.com:xup:xup_or2:1.0 - xup_or2_0
Adding component instance block -- xilinx.com:xup:xup_xor2:1.0 - xup_xor2_1
Adding component instance block -- xilinx.com:xup:xup_and2:1.0 - xup_and2_1
Successfully read diagram <design_1> from BD file <C:/Users/falsa003/Desktop/Danyal_EE2301_Lab/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun  8 21:35:28 2024...
