v 20201211 2
C 40000 40000 0 0 0 EMBEDDEDtitle_a4_frame_dmn.sym
[
B 40000 40000 11600 8200 15 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
T 51500 48100 13 4 0 0 0 6 1
graphical=1
T 50900 47500 5 2 0 1 270 6 1
author=dmn <graahnul.grom@gmail.com>
T 51000 47700 5 3 0 0 0 0 1
use-license=unlimited
T 51000 47750 5 3 0 0 0 0 1
dist-license=GPLv2+
T 51000 47800 5 3 0 0 0 0 1
symversion=1.0
T 51000 47850 5 3 0 0 0 0 1
namespace=dmn
]
{
T 51000 47800 5 3 0 0 0 0 1
symversion=1.0
}
C 48800 43100 1 0 0 EMBEDDEDr_dmn.h.sym
[
T 49100 43550 5 3 0 0 0 5 1
device=R_DMN
P 48800 43300 48875 43300 1 0 0
{
T 48850 43250 5 3 0 0 0 1 1
pinseq=1
T 48850 43200 5 3 0 0 0 1 1
pintype=pas
T 48825 43325 5 2 0 1 0 1 1
pinnumber=1
T 48850 43150 9 3 0 0 0 1 1
pinlabel=1
}
P 49200 43300 49125 43300 1 0 0
{
T 49150 43250 5 3 0 0 0 7 1
pinseq=2
T 49150 43200 5 3 0 0 0 7 1
pintype=pas
T 49150 43350 5 3 0 1 0 7 1
pinnumber=2
T 49150 43150 9 3 0 0 0 7 1
pinlabel=2
}
L 48875 43250 49125 43250 3 20 2 0 -1 -1
L 48875 43350 49125 43350 3 20 2 0 -1 -1
L 48875 43250 48875 43350 3 20 2 0 -1 -1
L 49125 43250 49125 43350 3 20 2 0 -1 -1
T 49000 43400 21 8 0 1 0 3 1
refdes=R?
T 49000 43200 8 6 0 1 0 5 1
value=1k
T 49300 43100 5 2 0 1 270 6 1
author=dmn <graahnul.grom@gmail.com>
T 49400 43300 5 3 0 0 0 0 1
use-license=unlimited
T 49400 43350 5 3 0 0 0 0 1
dist-license=GPLv2+
T 49400 43400 5 3 0 0 0 0 1
symversion=1.0
T 49400 43450 5 3 0 0 0 0 1
namespace=dmn
T 49000 43550 1 6 0 1 0 3 1
footprint=r5.fp
T 49000 43100 9 6 0 1 0 5 1
tol=5%
T 49000 43000 9 6 0 0 0 5 1
msrd=?
]
{
T 49100 43550 5 3 0 0 0 5 1
device=R_DMN
T 49000 43400 21 8 1 1 0 3 1
refdes=R1
T 49000 43200 5 6 1 1 0 5 1
value=1k
T 49400 43400 5 3 0 0 0 0 1
symversion=1.0
T 49000 43550 1 6 1 1 0 3 1
footprint=r5.fp
}
C 49600 43100 1 0 0 EMBEDDEDr_dmn.h.sym
[
T 49900 43550 5 3 0 0 0 5 1
device=R_DMN
P 49600 43300 49675 43300 1 0 0
{
T 49650 43250 5 3 0 0 0 1 1
pinseq=1
T 49650 43200 5 3 0 0 0 1 1
pintype=pas
T 49625 43325 5 2 0 1 0 1 1
pinnumber=1
T 49650 43150 9 3 0 0 0 1 1
pinlabel=1
}
P 50000 43300 49925 43300 1 0 0
{
T 49950 43250 5 3 0 0 0 7 1
pinseq=2
T 49950 43200 5 3 0 0 0 7 1
pintype=pas
T 49950 43350 5 3 0 1 0 7 1
pinnumber=2
T 49950 43150 9 3 0 0 0 7 1
pinlabel=2
}
L 49675 43250 49925 43250 3 20 2 0 -1 -1
L 49675 43350 49925 43350 3 20 2 0 -1 -1
L 49675 43250 49675 43350 3 20 2 0 -1 -1
L 49925 43250 49925 43350 3 20 2 0 -1 -1
T 49800 43400 21 8 0 1 0 3 1
refdes=R?
T 49800 43200 8 6 0 1 0 5 1
value=1k
T 50100 43100 5 2 0 1 270 6 1
author=dmn <graahnul.grom@gmail.com>
T 50200 43300 5 3 0 0 0 0 1
use-license=unlimited
T 50200 43350 5 3 0 0 0 0 1
dist-license=GPLv2+
T 50200 43400 5 3 0 0 0 0 1
symversion=1.0
T 50200 43450 5 3 0 0 0 0 1
namespace=dmn
T 49800 43550 1 6 0 1 0 3 1
footprint=r5.fp
T 49800 43100 9 6 0 1 0 5 1
tol=5%
T 49800 43000 9 6 0 0 0 5 1
msrd=?
]
{
T 49900 43550 5 3 0 0 0 5 1
device=R_DMN
T 49800 43400 21 8 1 1 0 3 1
refdes=R2
T 49800 43200 5 6 1 1 0 5 1
value=2k
T 50200 43400 5 3 0 0 0 0 1
symversion=1.0
T 49800 43550 1 6 1 1 0 3 1
footprint=r5.fp
}
C 47500 40400 1 0 0 EMBEDDED555_dmn.sym
[
B 47600 40500 800 800 3 20 2 0 -1 -1 0 -1 -1 -1 -1 -1
P 47500 41100 47600 41100 1 0 0
{
T 47550 41150 5 3 1 1 0 1 1
pinnumber=6
T 47550 41050 5 3 0 0 0 1 1
pinseq=6
T 47550 41000 5 3 0 0 0 1 1
pintype=pas
T 47650 41100 9 5 1 1 0 1 1
pinlabel=THR
}
P 48200 41400 48200 41300 1 0 0
{
T 48250 41300 5 3 0 0 0 1 1
pinseq=8
T 48250 41250 5 3 0 0 0 1 1
pintype=pas
T 48250 41350 5 3 1 1 0 1 1
pinnumber=8
T 48200 41250 9 5 1 1 0 5 1
pinlabel=Vcc
}
P 48000 41400 48000 41300 1 0 0
{
T 48050 41300 5 3 0 0 0 1 1
pinseq=4
T 48050 41250 5 3 0 0 0 1 1
pintype=pas
T 48050 41350 5 3 1 1 0 1 1
pinnumber=4
T 48000 41250 9 5 1 1 0 5 1
pinlabel=\_RST\_
}
P 47800 40400 47800 40500 1 0 0
{
T 47850 40500 5 3 0 0 0 1 1
pinseq=5
T 47850 40550 5 3 0 0 0 1 1
pintype=pas
T 47850 40450 5 3 1 1 0 1 1
pinnumber=5
T 47800 40550 9 5 1 1 0 3 1
pinlabel=CONT
}
P 48200 40400 48200 40500 1 0 0
{
T 48250 40500 5 3 0 0 0 1 1
pinseq=1
T 48250 40550 5 3 0 0 0 1 1
pintype=pas
T 48250 40450 5 3 1 1 0 1 1
pinnumber=1
T 48200 40550 9 5 1 1 0 3 1
pinlabel=GND
}
P 47500 40700 47600 40700 1 0 0
{
T 47550 40750 5 3 1 1 0 1 1
pinnumber=7
T 47550 40650 5 3 0 0 0 1 1
pinseq=7
T 47550 40600 5 3 0 0 0 1 1
pintype=pas
T 47650 40700 9 5 1 1 0 1 1
pinlabel=DIS
}
P 47500 40900 47600 40900 1 0 0
{
T 47550 40950 5 3 1 1 0 1 1
pinnumber=2
T 47550 40850 5 3 0 0 0 1 1
pinseq=2
T 47550 40800 5 3 0 0 0 1 1
pintype=pas
T 47650 40900 9 5 1 1 0 1 1
pinlabel=\_TRIG\_
}
P 48500 40900 48400 40900 1 0 0
{
T 48450 40950 5 3 1 1 0 7 1
pinnumber=3
T 48450 40850 5 3 0 0 0 7 1
pinseq=3
T 48450 40800 5 3 0 0 0 7 1
pintype=pas
T 48350 40900 9 5 1 1 0 7 1
pinlabel=OUT
}
T 47600 41400 8 8 0 1 0 0 1
refdes=DD?
T 48450 41200 3 8 1 0 0 0 1
555
T 48500 41400 5 2 0 1 270 6 1
author=dmn <graahnul.grom@gmail.com>
T 48600 41600 5 3 0 0 0 0 1
use-license=unlimited
T 48600 41650 5 3 0 0 0 0 1
dist-license=GPLv2+
T 48600 41700 5 3 0 0 0 0 1
symversion=1.0
T 48600 41750 5 3 0 0 0 0 1
namespace=dmn
T 48100 41700 5 3 0 0 0 0 1
doc=ne555_ti.pdf
T 48100 41750 5 3 0 0 0 0 1
device=555_DMN
T 47600 41700 8 6 0 1 0 0 1
model-name=ne555_lt
T 47600 41600 8 6 0 1 0 0 1
footprint=dip8.fp
T 47600 41500 8 6 0 1 0 0 1
value=NE555
]
{
T 47600 41400 21 8 1 1 0 0 1
refdes=DD1
T 48600 41700 5 3 0 0 0 0 1
symversion=1.0
T 48100 41750 5 3 0 0 0 0 1
device=555_DMN
T 47600 41700 12 6 0 1 0 0 1
model-name=ne555_lt
T 47600 41600 1 6 1 1 0 0 1
footprint=dip8.fp
T 47600 41500 5 6 0 1 0 0 1
value=NE555
T 48300 41450 13 5 1 2 0 0 1
graphical=1
}
N 49400 44000 49600 44000 4
N 49200 43300 49600 43300 4
N 50400 44300 51400 44300 4
N 50000 43300 51400 43300 4
{
T 50650 43250 12 6 1 1 0 5 1
sim_v=-1.9999 V
T 50650 43350 6 6 1 1 0 3 1
netname=out
}
N 49600 44600 49400 44600 4
C 51400 42600 1 90 1 EMBEDDEDgnd2_dmn.sym
[
L 51340 42530 51340 42470 3 20 2 0 -1 -1
P 51200 42500 51300 42500 1 0 0
{
T 51250 42450 5 3 0 1 90 7 1
pinnumber=1
T 51300 42450 5 3 0 0 90 7 1
pinseq=1
T 51350 42450 5 3 0 0 90 7 1
pintype=pwr
}
T 51200 42450 5 3 0 0 90 7 1
net=GND:1
L 51300 42560 51300 42440 3 20 2 0 -1 -1
T 51300 42200 5 2 0 1 0 8 1
author=dmn <graahnul.grom@gmail.com>
T 51100 42100 5 3 0 0 90 6 1
use-license=unlimited
T 51050 42100 5 3 0 0 90 6 1
dist-license=GPLv2+
T 51000 42100 5 3 0 0 90 6 1
symversion=1.0
T 50950 42100 5 3 0 0 90 6 1
namespace=dmn
L 51380 42510 51380 42490 3 20 2 0 -1 -1
]
{
T 51000 42100 5 3 0 0 270 2 1
symversion=1.0
}
C 47400 42300 1 0 0 EMBEDDEDsiminc_dmn.sym
[
T 47400 42700 8 3 0 0 0 0 1
device=include
T 47500 42500 21 4 0 1 0 4 1
refdes=A?
T 47400 42625 8 3 0 1 0 0 1
file=/home/dmn/ee/mod/all.spmu
B 47400 42400 200 200 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
H 12 0 1 0 -1 -1 1 -1 -1 -1 -1 -1 4
M 47475,42425
L 47425,42425
L 47425,42475
z
H 12 0 1 0 -1 -1 1 -1 -1 -1 -1 -1 4
M 47525,42575
L 47575,42575
L 47575,42525
z
T 47500 42375 8 3 0 1 0 5 1
basename=?
T 48000 42400 5 2 0 1 270 6 1
author=dmn <graahnul.grom@gmail.com>
T 48100 42600 5 3 0 0 0 0 1
use-license=unlimited
T 48100 42650 5 3 0 0 0 0 1
dist-license=GPLv2+
T 48100 42700 5 3 0 0 0 0 1
symversion=1.0
T 48100 42750 5 3 0 0 0 0 1
namespace=dmn
]
{
T 47400 42700 5 3 0 0 0 0 1
device=include
T 47500 42500 21 4 1 1 0 4 1
refdes=A1
T 47400 42625 5 3 0 1 0 0 1
file=/home/dmn/lepton/gg.gh.io.git/cs/cstst/tl084_ti.sp
T 47500 42375 5 3 1 1 0 5 1
basename=tl084_ti.sp
T 48100 42700 5 3 0 0 0 0 1
symversion=1.0
}
C 47400 42700 1 0 0 EMBEDDEDsimopt_numdgt_on_dmn.sym
[
T 47500 42950 8 3 0 0 0 0 1
device=SIMOPT_NUMDGT_DMN
T 47500 43150 8 3 0 0 0 0 1
optname=numdgt
B 47400 42700 200 200 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
T 47425 42850 5 5 0 1 0 1 1
simopt_numdgt=3
T 47500 43050 8 3 0 0 0 0 1
graphical=1
T 47500 43100 8 3 0 0 0 0 1
on=1
T 47500 43200 8 3 0 0 0 0 1
valattr=simopt_numdgt
T 47500 43000 8 3 0 0 0 0 1
antipod=simopt_numdgt_off_dmn.sym
T 47500 43250 8 3 0 0 0 0 1
exclusive=1
B 47440 42725 5 5 12 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
L 47500 42725 47475 42750 12 10 2 0 -1 -1
H 12 10 1 0 -1 -1 1 -1 -1 -1 -1 -1 4
M 47545,42790
L 47555,42820
L 47535,42820
z
L 47475 42725 47500 42750 12 10 2 0 -1 -1
L 47530 42725 47555 42750 12 10 2 0 -1 -1
L 47555 42725 47530 42750 12 10 2 0 -1 -1
T 48200 42900 5 2 0 1 270 6 1
author=dmn <graahnul.grom@gmail.com>
T 48300 43100 5 3 0 0 0 0 1
use-license=unlimited
T 48300 43150 5 3 0 0 0 0 1
dist-license=GPLv2+
T 48300 43200 5 3 0 0 0 0 1
symversion=1.0
T 48300 43250 5 3 0 0 0 0 1
namespace=dmn
]
{
T 47500 42950 5 3 0 0 0 0 1
device=SIMOPT_NUMDGT_DMN
T 47425 42850 21 5 1 1 0 1 1
simopt_numdgt=5
T 48300 43200 5 3 0 0 0 0 1
symversion=1.0
}
C 47400 43000 1 0 0 EMBEDDEDsimcmd_op_on_dmn.sym
[
T 47500 43250 8 3 0 0 0 0 1
device=SIMCMD_OP_DMN
T 47500 43300 8 3 0 0 0 0 1
antipod=simcmd_op_off_dmn.sym
T 47500 43400 8 3 0 0 0 0 1
on=1
T 47500 43350 8 3 0 0 0 0 1
graphical=1
B 47400 43000 200 200 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
T 47500 43450 8 3 0 0 0 0 1
exclusive=1
H 12 0 1 0 -1 -1 1 -1 -1 -1 -1 -1 4
M 47550,43150
L 47550,43175
L 47525,43175
z
H 12 0 1 0 -1 -1 1 -1 -1 -1 -1 -1 4
M 47525,43150
L 47500,43150
L 47500,43125
z
H 12 0 1 0 -1 -1 1 -1 -1 -1 -1 -1 4
M 47525,43125
L 47525,43100
L 47550,43100
z
H 12 0 1 0 -1 -1 1 -1 -1 -1 -1 -1 4
M 47550,43125
L 47575,43125
L 47575,43150
z
T 47500 43025 21 4 1 0 0 3 1
OP
T 48100 43300 5 2 0 1 270 6 1
author=dmn <graahnul.grom@gmail.com>
T 48200 43500 5 3 0 0 0 0 1
use-license=unlimited
T 48200 43550 5 3 0 0 0 0 1
dist-license=GPLv2+
T 48200 43600 5 3 0 0 0 0 1
symversion=1.0
T 48200 43650 5 3 0 0 0 0 1
namespace=dmn
]
{
T 47500 43250 5 3 0 0 0 0 1
device=SIMCMD_OP_DMN
T 48200 43600 5 3 0 0 0 0 1
symversion=1.0
}
C 49600 41700 1 0 1 EMBEDDEDsimvac_dmn.h.sym
[
P 49600 42500 49500 42500 1 0 0
{
T 49550 42550 5 3 0 1 0 7 1
pinnumber=2
T 49550 42450 5 3 0 0 0 7 1
pinseq=2
T 49550 42400 5 3 0 0 0 7 1
pintype=pas
T 49550 42350 9 3 0 0 0 7 1
pinlabel=2
}
P 49200 42500 49300 42500 1 0 0
{
T 49250 42550 5 3 1 1 0 1 1
pinnumber=1
T 49250 42450 5 3 0 0 0 1 1
pinseq=1
T 49250 42400 5 3 0 0 0 1 1
pintype=pas
T 49250 42350 9 3 0 0 0 1 1
pinlabel=1
}
V 49400 42500 100 3 20 2 0 -1 -1 0 -1 -1 -1 -1 -1
H 14 15 2 0 -1 -1 0 -1 -1 -1 -1 -1 2
M 49450,42500
C 49450,42500 49425,42525 49400,42500
H 14 15 2 0 -1 -1 0 -1 -1 -1 -1 -1 2
M 49350,42500
C 49350,42500 49375,42475 49400,42500
T 49400 42650 21 8 0 1 0 3 1
refdes=V?
T 49300 42700 5 3 0 0 0 7 1
device=SIMVAC_DMN
T 49300 42600 1 6 0 1 0 6 1
footprint=wf02.fp
T 49300 42400 5 4 0 1 0 6 1
value=sin(0 1 1e3 0 0) dc 0 ac 1
T 49000 41800 5 2 0 1 270 8 1
author=dmn <graahnul.grom@gmail.com>
T 48900 42000 5 3 0 0 0 6 1
use-license=unlimited
T 48900 42050 5 3 0 0 0 6 1
dist-license=GPLv2+
T 48900 42100 5 3 0 0 0 6 1
symversion=1.0
T 48900 42150 5 3 0 0 0 6 1
namespace=dmn
T 49600 42100 5 6 0 0 0 6 1
vac_off=0
T 49600 42300 5 6 0 0 0 6 1
vac_vpk=1
T 49600 42200 5 6 0 0 0 6 1
vac_f=1e3
T 49600 42000 5 6 0 0 0 6 1
vac_del=0
T 49600 41900 5 6 0 0 0 6 1
vac_damp=0
T 49600 41700 5 6 0 0 0 6 1
vac_ac=1
T 49600 41800 5 6 0 0 0 6 1
vac_dc=0
]
{
T 49400 42650 21 8 1 1 0 3 1
refdes=V4
T 49300 42700 5 3 0 0 0 7 1
device=SIMVAC_DMN
T 49300 42600 1 6 1 1 0 6 1
footprint=wf02.fp
T 49300 42400 5 4 0 1 0 6 1
value=sin(0 0.1 10e3 0 0) dc 0 ac 1
T 48900 42100 5 3 0 0 0 6 1
symversion=1.0
T 49600 42100 5 6 0 0 0 6 1
vac_off=0
T 49600 42300 5 6 1 0 0 6 1
vac_vpk=0.1
T 49600 42200 5 6 1 0 0 6 1
vac_f=10e3
T 49600 42000 5 6 0 0 0 6 1
vac_del=0
T 49600 41900 5 6 0 0 0 6 1
vac_damp=0
T 49600 41700 5 6 0 0 0 6 1
vac_ac=1
T 49600 41800 5 6 0 0 0 6 1
vac_dc=0
}
N 50300 42500 49600 42500 4
C 50400 44400 1 0 0 EMBEDDEDsimcmd_tran_on_dmn.sym
[
T 50400 44850 8 3 0 0 0 0 1
device=SIMCMD_TRAN_DMN
T 50400 44900 8 3 0 0 0 0 1
antipod=simcmd_tran_off_dmn.sym
T 50400 45000 8 3 0 0 0 0 1
on=1
T 50400 44950 8 3 0 0 0 0 1
graphical=1
T 50650 44750 5 5 0 0 0 1 1
tran_f=50
T 50650 44650 5 5 0 0 0 1 1
tran_N=3
T 50650 44550 5 5 0 0 0 1 1
tran_skipN=0
T 50650 44850 5 5 0 0 0 1 1
tran_gran=0.01
T 50650 44950 5 5 0 0 0 1 1
tran_uic=on
T 50400 44450 21 4 0 1 0 1 1
tran_cmdline=0.1m 60m uic
T 50400 45050 8 3 0 0 0 0 1
exclusive=1
B 50400 44500 200 200 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
H 12 0 1 0 -1 -1 1 -1 -1 -1 -1 -1 4
M 50550,44650
L 50550,44675
L 50525,44675
z
H 12 0 1 0 -1 -1 1 -1 -1 -1 -1 -1 4
M 50525,44650
L 50500,44650
L 50500,44625
z
H 12 0 1 0 -1 -1 1 -1 -1 -1 -1 -1 4
M 50525,44625
L 50525,44600
L 50550,44600
z
H 12 0 1 0 -1 -1 1 -1 -1 -1 -1 -1 4
M 50550,44625
L 50575,44625
L 50575,44650
z
T 50500 44525 21 4 1 0 0 3 1
TRAN
T 50500 44725 8 3 0 0 0 3 1
buddy=none
T 51100 44500 5 2 0 1 270 6 1
author=dmn <graahnul.grom@gmail.com>
T 51200 44700 5 3 0 0 0 0 1
use-license=unlimited
T 51200 44750 5 3 0 0 0 0 1
dist-license=GPLv2+
T 51200 44800 5 3 0 0 0 0 1
symversion=1.0
T 51200 44850 5 3 0 0 0 0 1
namespace=dmn
]
{
T 50400 44850 5 3 0 0 0 0 1
device=SIMCMD_TRAN_DMN
T 50650 44750 5 5 1 0 0 1 1
tran_f=10e3
T 50650 44650 5 5 1 0 0 1 1
tran_N=3
T 50650 44550 5 5 1 0 0 1 1
tran_skipN=10
T 50650 44850 5 5 0 0 0 1 1
tran_gran=0.01
T 50650 44950 5 5 0 0 0 1 1
tran_uic=on
T 50400 44450 21 4 0 1 0 1 1
tran_cmdline=1.00e-6 1.30e-3 1.00e-3 uic
T 50500 44725 12 3 1 0 0 3 1
buddy=V4
T 51200 44800 5 3 0 0 0 0 1
symversion=1.0
}
N 50700 42500 51200 42500 4
C 49300 44300 1 0 0 EMBEDDEDgnd2_dmn.sym
[
L 49370 44360 49430 44360 3 20 2 0 -1 -1
P 49400 44500 49400 44400 1 0 0
{
T 49450 44450 5 3 0 1 0 1 1
pinnumber=1
T 49450 44400 5 3 0 0 0 1 1
pinseq=1
T 49450 44350 5 3 0 0 0 1 1
pintype=pwr
}
T 49450 44500 5 3 0 0 0 1 1
net=GND:1
L 49340 44400 49460 44400 3 20 2 0 -1 -1
T 49700 44400 5 2 0 1 270 6 1
author=dmn <graahnul.grom@gmail.com>
T 49800 44600 5 3 0 0 0 0 1
use-license=unlimited
T 49800 44650 5 3 0 0 0 0 1
dist-license=GPLv2+
T 49800 44700 5 3 0 0 0 0 1
symversion=1.0
T 49800 44750 5 3 0 0 0 0 1
namespace=dmn
L 49390 44320 49410 44320 3 20 2 0 -1 -1
]
{
T 49800 44700 5 3 0 0 0 0 1
symversion=1.0
}
N 49400 44500 49400 44600 4
N 51400 43300 51400 44300 4
N 49400 44000 49400 43300 4
N 48800 43300 48600 43300 4
N 48600 43300 48600 42500 4
{
T 48650 42900 12 6 1 1 0 1 1
sim_v=1 V
T 48550 42900 6 6 1 1 0 7 1
netname=in
}
N 48600 42500 49200 42500 4
N 49900 43900 49900 44000 4
N 49900 44700 49900 44600 4
B 47500 46600 200 200 6 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
{
T 47750 46700 6 6 1 1 0 1 1
node=node
}
B 47500 46300 200 200 6 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
{
T 47750 46400 6 6 1 1 0 1 1
net=net
}
B 49500 46600 200 200 10 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
{
T 49750 46700 10 6 1 1 0 1 1
sim_i=sim_i
}
B 47500 46900 200 200 21 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
{
T 47750 47000 21 6 1 1 0 1 1
refdes=refdes
}
B 49500 46000 200 200 9 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
{
T 49750 46100 9 6 1 1 0 1 1
pinlabel=pinlabel
}
B 47500 46000 200 200 6 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
{
T 47750 46100 6 6 1 1 0 1 1
netname=netname
}
B 49500 46900 200 200 13 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
{
T 49750 47000 13 6 1 1 0 1 1
source=source
}
B 49500 45700 200 200 21 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
{
T 49750 45800 21 6 1 1 0 1 1
plotnum=plotnum
}
B 47500 45700 200 200 1 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
{
T 47750 45800 1 6 1 1 0 1 1
footprint=footprint
}
B 47500 45400 200 200 12 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
{
T 47750 45500 12 6 1 1 0 1 1
model-name=model-name
}
B 47500 45100 200 200 17 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
{
T 47750 45200 17 6 1 1 0 1 1
mods=mods
}
B 48500 46900 200 200 10 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
{
T 48750 47000 10 6 1 1 0 1 1
slot=slot
}
B 48500 46600 200 200 9 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
{
T 48750 46700 9 6 1 1 0 1 1
slotdef=slotdef
}
B 48500 46300 200 200 9 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
{
T 48750 46400 9 6 1 1 0 1 1
msrd=msrd
}
B 48500 46000 200 200 9 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
{
T 48750 46100 9 6 1 1 0 1 1
tol=tol
}
B 48500 45700 200 200 9 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
{
T 48750 45800 9 6 1 1 0 1 1
manuf=manuf
}
B 48500 45400 200 200 9 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
{
T 48750 45500 9 6 1 1 0 1 1
part=part
}
B 48500 45100 200 200 13 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
{
T 48750 45200 13 6 1 1 0 1 1
graphical=graphical
}
B 49500 46300 200 200 12 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
{
T 49750 46400 12 6 1 1 0 1 1
sim_v=sim_v
}
B 49500 45400 200 200 12 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
{
T 49750 45500 12 6 1 1 0 1 1
buddy=buddy
}
T 51400 48100 9 10 1 0 0 8 1
cstst.sch - test Lepton EDA color schemes
L 47300 48200 47300 40000 15 10 1 0 -1 -1
T 51400 47900 9 10 1 1 0 8 1
author=dmn <graahnul.grom@gmail.com>
L 47300 47400 51600 47400 15 10 1 0 -1 -1
C 49600 43900 1 0 0 EMBEDDEDopa2x_tl082.sym
[
T 49700 44700 5 3 0 0 0 1 1
device=OPA_DMN
P 50400 44300 50300 44300 1 0 0
{
T 50350 44250 5 3 0 0 0 7 1
pinseq=5
T 50350 44200 5 3 0 0 0 7 1
pintype=pas
T 50350 44150 9 3 0 0 0 7 1
pinlabel=out
T 50350 44350 5 3 1 1 0 7 1
pinnumber=1
}
P 49600 44600 49700 44600 1 0 0
{
T 49650 44550 5 3 0 0 0 1 1
pinseq=1
T 49650 44500 5 3 0 0 0 1 1
pintype=pas
T 49650 44450 9 3 0 0 0 1 1
pinlabel=in+
T 49650 44650 5 3 1 1 0 1 1
pinnumber=3
}
P 49600 44000 49700 44000 1 0 0
{
T 49650 43950 5 3 0 0 0 1 1
pinseq=2
T 49650 43900 5 3 0 0 0 1 1
pintype=pas
T 49650 43850 9 3 0 0 0 1 1
pinlabel=in-
T 49650 44050 5 3 1 1 0 1 1
pinnumber=2
}
L 49800 44550 49800 44450 14 15 2 0 -1 -1
L 49750 44500 49850 44500 14 15 2 0 -1 -1
L 49750 44100 49850 44100 14 15 2 0 -1 -1
T 49750 44300 21 8 0 1 0 1 1
refdes=X?
T 49750 44200 10 4 0 0 0 1 1
slot=1
P 49900 44000 49900 44025 1 0 0
{
T 49950 44100 5 3 0 0 0 1 1
pinseq=4
T 49950 44150 5 3 0 0 0 1 1
pintype=pwr
T 49950 44200 9 3 0 0 0 1 1
pinlabel=v-
T 49950 44025 5 3 1 1 0 1 1
pinnumber=4
}
L 50300 44300 49700 43900 3 20 2 0 -1 -1
P 49900 44600 49900 44575 1 0 0
{
T 49950 44500 5 3 0 0 0 1 1
pinseq=3
T 49950 44450 5 3 0 0 0 1 1
pintype=pwr
T 49950 44400 9 3 0 0 0 1 1
pinlabel=v+
T 49950 44575 5 3 1 1 0 1 1
pinnumber=8
}
L 50300 44300 49700 44700 3 20 2 0 -1 -1
L 49700 43900 49700 44700 3 20 2 0 -1 -1
T 49700 44800 5 3 0 0 0 1 1
numslots=2
T 49700 44850 5 3 0 0 0 1 1
slotdef=2:5,6,8,4,7
T 49700 44900 5 3 0 0 0 1 1
slotdef=1:3,2,8,4,1
T 49700 44750 5 3 0 0 0 1 1
doc=tl082_st.pdf
T 49700 45000 5 3 0 0 0 1 1
refdes_sch=DA
T 49700 44950 5 3 0 0 0 1 1
refdes_sim=X
T 50500 43900 5 2 0 1 270 6 1
author=dmn <graahnul.grom@gmail.com>
T 50600 44100 5 3 0 0 0 0 1
use-license=unlimited
T 50600 44150 5 3 0 0 0 0 1
dist-license=GPLv2+
T 50600 44200 5 3 0 0 0 0 1
symversion=1.0
T 50600 44250 5 3 0 0 0 0 1
namespace=dmn
T 50150 43900 1 6 0 1 0 0 1
footprint=dip8.fp
T 50150 44000 12 6 0 1 0 0 1
model-name=tl084_ti
T 50150 44100 8 6 0 1 0 0 1
value=tl082
]
{
T 49700 44700 5 3 0 0 0 1 1
device=OPA_DMN
T 49750 44300 21 8 1 1 0 1 1
refdes=X1
T 49750 44200 10 4 1 0 0 1 1
slot=1
T 50600 44200 5 3 0 0 0 0 1
symversion=1.0
T 50150 43900 1 6 1 1 0 0 1
footprint=dip8.fp
T 50150 44000 12 6 1 1 0 0 1
model-name=tl084_ti
T 50150 44100 5 6 1 1 0 0 1
value=tl082
}
C 49200 41100 1 0 0 EMBEDDEDbjtp_2n3906.h.sym
[
L 49650 41250 49350 41250 3 20 2 0 -1 -1
L 49400 41300 49350 41400 3 20 2 0 -1 -1
L 49650 41400 49575 41250 3 20 2 0 -1 -1
H 3 10 2 0 -1 -1 1 -1 -1 -1 -1 -1 4
M 49415,41264
L 49358,41312
L 49415,41339
z
P 49800 41400 49700 41400 1 0 0
{
T 49750 41350 5 3 0 0 0 7 1
pinseq=1
T 49750 41300 5 3 0 0 0 7 1
pintype=pas
T 49750 41250 9 3 0 0 0 7 1
pinlabel=C
T 49750 41450 5 3 1 1 0 7 1
pinnumber=3
}
P 49200 41400 49300 41400 1 0 0
{
T 49250 41350 5 3 0 0 0 1 1
pinseq=3
T 49250 41300 5 3 0 0 0 1 1
pintype=pas
T 49250 41250 9 3 0 0 0 1 1
pinlabel=E
T 49250 41450 5 3 1 1 0 1 1
pinnumber=1
}
P 49500 41100 49500 41200 1 0 0
{
T 49550 41200 5 3 0 0 0 1 1
pinseq=2
T 49550 41250 5 3 0 0 0 1 1
pintype=pas
T 49550 41300 9 3 0 0 0 1 1
pinlabel=B
T 49550 41150 5 3 1 1 0 1 1
pinnumber=2
}
L 49300 41400 49350 41400 3 20 2 0 -1 -1
L 49500 41200 49500 41250 3 20 2 0 -1 -1
L 49655 41400 49705 41400 3 20 2 0 -1 -1
T 49500 41625 5 3 0 0 0 3 1
device=BJTP_DMN
T 49500 41675 5 3 0 0 0 3 1
refdes_sim=Q
T 49500 41575 5 3 0 0 0 3 1
doc=2n3906_on.pdf
T 49500 41725 5 3 0 0 0 3 1
refdes_sch=VT
T 50000 41100 5 2 0 1 270 6 1
author=dmn <graahnul.grom@gmail.com>
T 50100 41300 5 3 0 0 0 0 1
use-license=unlimited
T 50100 41350 5 3 0 0 0 0 1
dist-license=GPLv2+
T 50100 41400 5 3 0 0 0 0 1
symversion=1.0
T 50100 41450 5 3 0 0 0 0 1
namespace=dmn
T 49700 41100 8 6 0 1 0 0 1
value=2n3906
T 49700 41200 21 8 0 1 0 0 1
refdes=Q?
T 49700 40900 1 6 0 1 0 0 1
footprint=to92_dmn.fp
T 49700 41000 12 6 0 1 0 0 1
model-name=2n3906_on
]
{
T 49500 41625 5 3 0 0 0 3 1
device=BJTP_DMN
T 50100 41400 5 3 0 0 0 0 1
symversion=1.0
T 49700 41100 5 6 1 1 0 0 1
value=2n3906
T 49700 41200 21 8 1 1 0 0 1
refdes=Q1
T 49700 40900 1 6 0 1 0 0 1
footprint=to92_dmn.fp
T 49700 41000 12 6 0 1 0 0 1
model-name=2n3906_on
T 49100 41550 13 5 1 2 0 0 1
graphical=1
}
C 48800 40400 1 0 0 EMBEDDEDmosn_irlml0040.v.sym
[
P 48800 40700 48925 40700 1 0 0
{
T 48850 40650 5 3 0 0 0 1 1
pinseq=2
T 48850 40600 5 3 0 0 0 1 1
pintype=pas
T 48850 40550 9 3 0 0 0 1 1
pinlabel=G
T 48850 40750 5 3 1 1 0 1 1
pinnumber=1
}
P 49100 41000 49100 40900 1 0 0
{
T 49150 40900 5 3 0 0 0 1 1
pinseq=1
T 49150 40850 5 3 0 0 0 1 1
pintype=pas
T 49150 40800 9 3 0 0 0 1 1
pinlabel=D
T 49050 40950 5 3 1 1 0 7 1
pinnumber=3
}
P 49100 40400 49100 40500 1 0 0
{
T 49150 40500 5 3 0 0 0 1 1
pinseq=3
T 49150 40550 5 3 0 0 0 1 1
pintype=pas
T 49150 40600 9 3 0 0 0 1 1
pinlabel=S
T 49050 40450 5 3 1 1 0 7 1
pinnumber=2
}
L 48925 40575 48925 40825 3 10 2 0 -1 -1
L 48950 40550 48950 40845 3 20 2 0 -1 -1
L 48950 40825 49100 40825 3 20 2 0 -1 -1
L 48950 40575 49050 40575 3 20 2 0 -1 -1
H 3 20 1 0 -1 -1 1 -1 -1 -1 -1 -1 4
M 49100,40575
L 49050,40600
L 49050,40550
z
L 49100 40900 49100 40825 3 20 2 0 -1 -1
L 49100 40575 49100 40500 3 20 2 0 -1 -1
T 49150 41000 5 3 0 0 0 1 1
device=MOSN_DMN
T 49150 41050 5 3 0 0 0 1 1
refdes_sim=X
T 49150 41100 5 3 0 0 0 1 1
refdes_sch=VT
T 49150 41150 5 3 0 0 0 1 1
doc=irlml0040pbf.pdf
T 49500 40500 5 2 0 1 270 6 1
author=dmn <graahnul.grom@gmail.com>
T 49600 40700 5 3 0 0 0 0 1
use-license=unlimited
T 49600 40750 5 3 0 0 0 0 1
dist-license=GPLv2+
T 49600 40800 5 3 0 0 0 0 1
symversion=1.0
T 49600 40850 5 3 0 0 0 0 1
namespace=dmn
T 49150 40600 8 6 0 1 0 0 1
value=irlml0040
T 49150 40700 21 8 0 1 0 0 1
refdes=X?
T 49150 40400 1 6 0 1 0 0 1
footprint=sot23.fp
T 49150 40500 12 6 0 1 0 0 1
model-name=irlml0040
]
{
T 49150 41000 5 3 0 0 0 1 1
device=MOSN_DMN
T 49600 40800 5 3 0 0 0 0 1
symversion=1.0
T 49150 40600 5 6 1 1 0 0 1
value=irlml0040
T 49150 40700 21 8 1 1 0 0 1
refdes=X1
T 49150 40400 1 6 0 1 0 0 1
footprint=sot23.fp
T 49150 40500 12 6 0 1 0 0 1
model-name=irlml0040
T 48875 41200 13 5 1 2 90 6 1
graphical=1
}
N 48100 44000 48100 44200 4
N 48100 43500 48100 43600 4
N 48100 44700 48100 44600 4
C 47900 44200 1 270 0 EMBEDDEDgnd2_dmn.sym
[
L 47960 44130 47960 44070 3 20 2 0 -1 -1
P 48100 44100 48000 44100 1 0 0
{
T 48050 44050 5 3 0 1 270 1 1
pinnumber=1
T 48000 44050 5 3 0 0 270 1 1
pinseq=1
T 47950 44050 5 3 0 0 270 1 1
pintype=pwr
}
T 48100 44050 5 3 0 0 270 1 1
net=GND:1
L 48000 44160 48000 44040 3 20 2 0 -1 -1
T 48000 43800 5 2 0 1 180 6 1
author=dmn <graahnul.grom@gmail.com>
T 48200 43700 5 3 0 0 270 0 1
use-license=unlimited
T 48250 43700 5 3 0 0 270 0 1
dist-license=GPLv2+
T 48300 43700 5 3 0 0 270 0 1
symversion=1.0
T 48350 43700 5 3 0 0 270 0 1
namespace=dmn
L 47920 44110 47920 44090 3 20 2 0 -1 -1
]
{
T 48300 43700 5 3 0 0 270 0 1
symversion=1.0
}
L 47300 41900 51600 41900 15 10 1 0 -1 -1
C 48000 43000 1 0 0 EMBEDDEDsimplt_on_dmn.sym
[
T 48000 43250 8 3 0 0 0 0 1
device=SIMPLT_DMN
T 48000 43300 8 3 0 0 0 0 1
antipod=simplt_off_dmn.sym
T 48000 43400 8 3 0 0 0 0 1
on=1
T 48000 43350 8 3 0 0 0 0 1
graphical=1
T 48000 43450 8 3 0 0 0 0 1
dynattrs=1
T 48000 43500 8 3 0 0 0 0 1
exclusive=0
B 48000 43000 200 200 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
L 48075 43025 48100 43125 12 10 2 0 -1 -1
L 48025 43075 48050 43175 12 10 2 0 -1 -1
L 48100 43125 48125 43050 12 10 2 0 -1 -1
L 48075 43025 48050 43175 12 10 2 0 -1 -1
L 48175 43050 48150 43100 12 10 2 0 -1 -1
L 48150 43100 48125 43050 12 10 2 0 -1 -1
T 48150 43150 8 4 0 1 0 4 1
plotnum=1
T 48500 43200 5 2 0 1 270 6 1
author=dmn <graahnul.grom@gmail.com>
T 48600 43400 5 3 0 0 0 0 1
use-license=unlimited
T 48600 43450 5 3 0 0 0 0 1
dist-license=GPLv2+
T 48600 43500 5 3 0 0 0 0 1
symversion=1.0
T 48600 43550 5 3 0 0 0 0 1
namespace=dmn
]
{
T 48000 43250 5 3 0 0 0 0 1
device=SIMPLT_DMN
T 48150 43150 21 4 1 1 0 4 1
plotnum=2
T 48600 43500 5 3 0 0 0 0 1
symversion=1.0
T 48000 42900 5 5 1 1 0 1 1
plot_item=v(in)
T 48000 42800 5 5 1 1 0 1 1
plot_item=v(out) + 3
}
C 50700 42100 1 0 1 EMBEDDEDsimvdc_dmn.h.sym
[
P 50300 42500 50400 42500 1 0 0
{
T 50350 42550 5 3 0 1 0 1 1
pinnumber=1
T 50350 42450 5 3 0 0 0 1 1
pinseq=1
T 50350 42400 5 3 0 0 0 1 1
pintype=pas
T 50350 42350 9 3 0 0 0 1 1
pinlabel=+
}
P 50700 42500 50600 42500 1 0 0
{
T 50650 42550 5 3 0 1 0 7 1
pinnumber=2
T 50650 42450 5 3 0 0 0 7 1
pinseq=2
T 50650 42400 5 3 0 0 0 7 1
pintype=pas
T 50650 42350 9 3 0 0 0 7 1
pinlabel=-
}
V 50500 42500 100 3 20 2 0 -1 -1 0 -1 -1 -1 -1 -1
T 50500 42650 21 8 0 1 0 3 1
refdes=V?
T 50500 42350 5 6 0 1 0 5 1
value=5V
T 50200 42700 5 3 0 0 0 3 1
device=SIMVDC_DMN
H 14 15 2 0 -1 -1 0 -1 -1 -1 -1 -1 2
M 50550,42525
L 50450,42525
H 14 15 2 0 -1 -1 0 -1 -1 -1 -1 -1 2
M 50550,42475
L 50450,42475
H 14 10 2 0 -1 -1 0 -1 -1 -1 -1 -1 2
M 50375,42600
L 50375,42550
H 14 10 2 0 -1 -1 0 -1 -1 -1 -1 -1 2
M 50400,42575
L 50350,42575
T 50500 42250 10 6 0 1 0 5 1
sim_i=?
T 50300 42200 5 2 0 1 270 8 1
author=dmn <graahnul.grom@gmail.com>
T 50200 42300 5 3 0 0 0 6 1
use-license=unlimited
T 50200 42350 5 3 0 0 0 6 1
dist-license=GPLv2+
T 50200 42400 5 3 0 0 0 6 1
symversion=1.0
T 50200 42450 5 3 0 0 0 6 1
namespace=dmn
T 50600 42600 1 6 0 1 0 0 1
footprint=wf02.fp
]
{
T 50500 42650 21 8 1 1 0 3 1
refdes=V3
T 50500 42350 5 6 1 1 0 5 1
value=1V
T 50200 42700 5 3 0 0 0 3 1
device=SIMVDC_DMN
T 50500 42250 10 6 1 1 0 5 1
sim_i=-999.98 ÂµA
T 50200 42400 5 3 0 0 0 6 1
symversion=1.0
T 50600 42600 1 6 1 1 0 0 1
footprint=wf02.fp
}
C 47700 43000 1 0 0 EMBEDDEDsimplt_off_dmn.sym
[
T 47700 43250 8 3 0 0 0 0 1
device=SIMPLT_DMN
T 47700 43300 8 3 0 0 0 0 1
antipod=simplt_on_dmn.sym
T 47700 43400 8 3 0 0 0 0 1
on=0
T 47700 43350 8 3 0 0 0 0 1
graphical=1
T 47700 43450 8 3 0 0 0 0 1
dynattrs=1
T 47700 43500 8 3 0 0 0 0 1
exclusive=0
L 47775 43025 47800 43125 15 10 2 0 -1 -1
L 47725 43075 47750 43175 15 10 2 0 -1 -1
L 47800 43125 47825 43050 15 10 2 0 -1 -1
L 47775 43025 47750 43175 15 10 2 0 -1 -1
L 47875 43050 47850 43100 15 10 2 0 -1 -1
L 47850 43100 47825 43050 15 10 2 0 -1 -1
T 47850 43150 8 4 0 1 0 4 1
plotnum=1
B 47700 43000 200 200 15 0 1 1 -1 10 0 -1 -1 -1 -1 -1
T 48200 43200 5 2 0 1 270 6 1
author=dmn <graahnul.grom@gmail.com>
T 48300 43400 5 3 0 0 0 0 1
use-license=unlimited
T 48300 43450 5 3 0 0 0 0 1
dist-license=GPLv2+
T 48300 43500 5 3 0 0 0 0 1
symversion=1.0
T 48300 43550 5 3 0 0 0 0 1
namespace=dmn
]
{
T 47700 43250 5 3 0 0 0 0 1
device=SIMPLT_DMN
T 47850 43150 21 4 1 1 0 4 1
plotnum=1
T 48300 43500 5 3 0 0 0 0 1
symversion=1.0
T 47700 42900 5 5 1 1 0 1 1
plot_item=v(in)
T 47700 42800 5 5 1 1 0 1 1
plot_item=v(out)
}
C 47900 44200 1 0 0 EMBEDDEDsimvdc_dmn.v.sym
[
P 48100 44600 48100 44500 1 0 0
{
T 48150 44550 5 3 0 1 0 1 1
pinnumber=1
T 48150 44500 5 3 0 0 0 1 1
pinseq=1
T 48150 44450 5 3 0 0 0 1 1
pintype=pas
T 48150 44400 9 3 0 0 0 1 1
pinlabel=+
}
P 48100 44200 48100 44300 1 0 0
{
T 48150 44250 5 3 0 1 0 1 1
pinnumber=2
T 48150 44300 5 3 0 0 0 1 1
pinseq=2
T 48150 44350 5 3 0 0 0 1 1
pintype=pas
T 48150 44400 9 3 0 0 0 1 1
pinlabel=-
}
T 48150 44700 5 3 0 0 0 1 1
device=SIMVDC_DMN
T 48200 44600 19 6 0 1 0 1 1
footprint=wf02.fp
T 47950 44400 10 6 0 1 0 7 1
sim_i=?
T 48250 44400 21 8 0 1 0 1 1
refdes=V?
T 48250 44275 5 6 0 1 0 1 1
value=5V
V 48100 44400 100 3 20 2 0 -1 -1 0 -1 -1 -1 -1 -1
H 14 10 2 0 -1 -1 0 -1 -1 -1 -1 -1 2
M 48175,44550
L 48175,44500
H 14 10 2 0 -1 -1 0 -1 -1 -1 -1 -1 2
M 48150,44525
L 48200,44525
H 14 15 2 0 -1 -1 0 -1 -1 -1 -1 -1 2
M 48050,44375
L 48150,44375
H 14 15 2 0 -1 -1 0 -1 -1 -1 -1 -1 2
M 48050,44425
L 48150,44425
T 48500 44200 5 2 0 1 270 6 1
author=dmn <graahnul.grom@gmail.com>
T 48600 44200 5 3 0 0 0 0 1
use-license=unlimited
T 48600 44250 5 3 0 0 0 0 1
dist-license=GPLv2+
T 48600 44300 5 3 0 0 0 0 1
symversion=1.0
T 48600 44350 5 3 0 0 0 0 1
namespace=dmn
]
{
T 48150 44700 5 3 0 0 0 1 1
device=SIMVDC_DMN
T 48200 44600 1 6 1 1 0 1 1
footprint=wf02.fp
T 47950 44400 10 6 1 1 0 7 1
sim_i=-4.8614 mA
T 48250 44400 21 8 1 1 0 1 1
refdes=V1
T 48250 44275 5 6 1 1 0 1 1
value=5V
T 48600 44300 5 3 0 0 0 0 1
symversion=1.0
}
C 47900 43600 1 0 0 EMBEDDEDsimvdc_dmn.v.sym
[
P 48100 44000 48100 43900 1 0 0
{
T 48150 43950 5 3 0 1 0 1 1
pinnumber=1
T 48150 43900 5 3 0 0 0 1 1
pinseq=1
T 48150 43850 5 3 0 0 0 1 1
pintype=pas
T 48150 43800 9 3 0 0 0 1 1
pinlabel=+
}
P 48100 43600 48100 43700 1 0 0
{
T 48150 43650 5 3 0 1 0 1 1
pinnumber=2
T 48150 43700 5 3 0 0 0 1 1
pinseq=2
T 48150 43750 5 3 0 0 0 1 1
pintype=pas
T 48150 43800 9 3 0 0 0 1 1
pinlabel=-
}
T 48150 44100 5 3 0 0 0 1 1
device=SIMVDC_DMN
T 48200 44000 19 6 0 1 0 1 1
footprint=wf02.fp
T 47950 43800 10 6 0 1 0 7 1
sim_i=?
T 48250 43800 21 8 0 1 0 1 1
refdes=V?
T 48250 43675 5 6 0 1 0 1 1
value=5V
V 48100 43800 100 3 20 2 0 -1 -1 0 -1 -1 -1 -1 -1
H 14 10 2 0 -1 -1 0 -1 -1 -1 -1 -1 2
M 48175,43950
L 48175,43900
H 14 10 2 0 -1 -1 0 -1 -1 -1 -1 -1 2
M 48150,43925
L 48200,43925
H 14 15 2 0 -1 -1 0 -1 -1 -1 -1 -1 2
M 48050,43775
L 48150,43775
H 14 15 2 0 -1 -1 0 -1 -1 -1 -1 -1 2
M 48050,43825
L 48150,43825
T 48500 43600 5 2 0 1 270 6 1
author=dmn <graahnul.grom@gmail.com>
T 48600 43600 5 3 0 0 0 0 1
use-license=unlimited
T 48600 43650 5 3 0 0 0 0 1
dist-license=GPLv2+
T 48600 43700 5 3 0 0 0 0 1
symversion=1.0
T 48600 43750 5 3 0 0 0 0 1
namespace=dmn
]
{
T 48150 44100 5 3 0 0 0 1 1
device=SIMVDC_DMN
T 48200 44000 1 6 1 1 0 1 1
footprint=wf02.fp
T 47950 43800 10 6 1 1 0 7 1
sim_i=-4.8617 mA
T 48250 43800 21 8 1 1 0 1 1
refdes=V2
T 48250 43675 5 6 1 1 0 1 1
value=5V
T 48600 43700 5 3 0 0 0 0 1
symversion=1.0
}
C 49800 44700 1 0 0 EMBEDDEDsimvm_ort_arrow_dmn.v.sym
[
P 49900 44700 49900 44800 1 0 0
{
T 49950 44750 5 3 0 1 0 1 1
pinnumber=1
T 49950 44800 5 3 0 0 0 1 1
pinseq=1
T 49950 44850 5 3 0 0 0 1 1
pintype=pas
}
T 49950 44800 6 5 0 1 0 1 1
node=vcc
T 49950 44750 6 4 0 0 0 2 1
net=vcc:1
T 49900 44900 5 3 0 1 0 1 1
device=SIMVM_DMN
H 1 10 2 0 -1 -1 1 -1 -1 -1 -1 -1 4
M 49900,44825
L 49875,44775
L 49925,44775
z
T 50200 44800 5 2 0 1 270 6 1
author=dmn <graahnul.grom@gmail.com>
T 50300 45000 5 3 0 0 0 0 1
use-license=unlimited
T 50300 45050 5 3 0 0 0 0 1
dist-license=GPLv2+
T 50300 45100 5 3 0 0 0 0 1
symversion=1.0
T 50300 45150 5 3 0 0 0 0 1
namespace=dmn
T 49850 44800 12 4 0 1 0 7 1
sim_v=?
]
{
T 49950 44800 6 5 1 1 0 1 1
node=vcc
T 49950 44750 6 4 0 0 0 2 1
net=vcc:1
T 49900 44900 5 3 0 1 0 1 1
device=SIMVM_DMN
T 50300 45100 5 3 0 0 0 0 1
symversion=1.0
T 49850 44800 12 4 1 1 0 7 1
sim_v=5 V
}
C 49800 43900 1 180 1 EMBEDDEDsimvm_ort_arrow_dmn.v.sym
[
P 49900 43900 49900 43800 1 0 0
{
T 49950 43850 5 3 0 1 180 7 1
pinnumber=1
T 49950 43800 5 3 0 0 180 7 1
pinseq=1
T 49950 43750 5 3 0 0 180 7 1
pintype=pas
}
T 49950 43800 6 5 0 1 180 7 1
node=vcc
T 49950 43850 6 4 0 0 180 8 1
net=vcc:1
T 49900 43700 5 3 0 1 180 7 1
device=SIMVM_DMN
H 1 10 2 0 -1 -1 1 -1 -1 -1 -1 -1 4
M 49900,43775
L 49875,43825
L 49925,43825
z
T 50200 43800 5 2 0 1 90 8 1
author=dmn <graahnul.grom@gmail.com>
T 50300 43600 5 3 0 0 180 6 1
use-license=unlimited
T 50300 43550 5 3 0 0 180 6 1
dist-license=GPLv2+
T 50300 43500 5 3 0 0 180 6 1
symversion=1.0
T 50300 43450 5 3 0 0 180 6 1
namespace=dmn
T 49850 43800 12 4 0 1 180 1 1
sim_v=?
]
{
T 49950 43800 6 5 1 1 180 7 1
node=vee
T 49950 43850 6 4 0 0 180 8 1
net=vee:1
T 49900 43700 5 3 0 1 180 7 1
device=SIMVM_DMN
T 50300 43500 5 3 0 0 180 6 1
symversion=1.0
T 49850 43800 12 4 1 1 180 1 1
sim_v=-5 V
}
C 48000 44700 1 0 0 EMBEDDEDsimvm_ort_arrow_dmn.v.sym
[
P 48100 44700 48100 44800 1 0 0
{
T 48150 44750 5 3 0 1 0 1 1
pinnumber=1
T 48150 44800 5 3 0 0 0 1 1
pinseq=1
T 48150 44850 5 3 0 0 0 1 1
pintype=pas
}
T 48150 44800 6 5 0 1 0 1 1
node=vcc
T 48150 44750 6 4 0 0 0 2 1
net=vcc:1
T 48100 44900 5 3 0 1 0 1 1
device=SIMVM_DMN
H 1 10 2 0 -1 -1 1 -1 -1 -1 -1 -1 4
M 48100,44825
L 48075,44775
L 48125,44775
z
T 48400 44800 5 2 0 1 270 6 1
author=dmn <graahnul.grom@gmail.com>
T 48500 45000 5 3 0 0 0 0 1
use-license=unlimited
T 48500 45050 5 3 0 0 0 0 1
dist-license=GPLv2+
T 48500 45100 5 3 0 0 0 0 1
symversion=1.0
T 48500 45150 5 3 0 0 0 0 1
namespace=dmn
T 48050 44800 12 4 0 1 0 7 1
sim_v=?
]
{
T 48150 44800 6 5 1 1 0 1 1
node=vcc
T 48150 44750 6 4 0 0 0 2 1
net=vcc:1
T 48100 44900 5 3 0 1 0 1 1
device=SIMVM_DMN
T 48500 45100 5 3 0 0 0 0 1
symversion=1.0
T 48050 44800 12 4 1 1 0 7 1
sim_v=5 V
}
C 48000 43500 1 180 1 EMBEDDEDsimvm_ort_arrow_dmn.v.sym
[
P 48100 43500 48100 43400 1 0 0
{
T 48150 43450 5 3 0 1 180 7 1
pinnumber=1
T 48150 43400 5 3 0 0 180 7 1
pinseq=1
T 48150 43350 5 3 0 0 180 7 1
pintype=pas
}
T 48150 43400 6 5 0 1 180 7 1
node=vcc
T 48150 43450 6 4 0 0 180 8 1
net=vcc:1
T 48100 43300 5 3 0 1 180 7 1
device=SIMVM_DMN
H 1 10 2 0 -1 -1 1 -1 -1 -1 -1 -1 4
M 48100,43375
L 48075,43425
L 48125,43425
z
T 48400 43400 5 2 0 1 90 8 1
author=dmn <graahnul.grom@gmail.com>
T 48500 43200 5 3 0 0 180 6 1
use-license=unlimited
T 48500 43150 5 3 0 0 180 6 1
dist-license=GPLv2+
T 48500 43100 5 3 0 0 180 6 1
symversion=1.0
T 48500 43050 5 3 0 0 180 6 1
namespace=dmn
T 48050 43400 12 4 0 1 180 1 1
sim_v=?
]
{
T 48150 43400 6 5 1 1 180 7 1
node=vee
T 48150 43450 6 4 0 0 180 8 1
net=vee:1
T 48100 43300 5 3 0 1 180 7 1
device=SIMVM_DMN
T 48500 43100 5 3 0 0 180 6 1
symversion=1.0
T 48050 43400 12 4 1 1 180 1 1
sim_v=-5 V
}
B 40100 47600 600 500 0 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
B 40100 47600 600 500 5 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
T 40800 48000 5 10 1 1 0 1 1
background=0: background = #002b36
T 40800 47700 0 10 1 1 0 1 1
background=0: background = #002b36
B 40100 47000 600 500 1 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
B 40100 47000 600 500 5 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
T 40800 47400 5 10 1 1 0 1 1
pin=1: pin = #c18f5f
T 40800 47100 1 10 1 1 0 1 1
pin=1: pin = #c18f5f
B 40100 46300 600 500 2 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
B 40100 46300 600 500 5 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
T 40800 46700 5 10 1 1 0 1 1
net-endpoint=2: net-endpoint = #00b330
T 40800 46400 2 10 1 1 0 1 1
net-endpoint=2: net-endpoint = #00b330
B 40100 45600 600 500 3 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
B 40100 45600 600 500 5 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
T 40800 46000 5 10 1 1 0 1 1
graphic=3: graphic = #cc9d47
T 40800 45700 3 10 1 1 0 1 1
graphic=3: graphic = #cc9d47
B 40100 44900 600 500 4 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
B 40100 44900 600 500 5 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
T 40800 45300 5 10 1 1 0 1 1
net=4: net = #bebebe
T 40800 45000 4 10 1 1 0 1 1
net=4: net = #bebebe
B 40100 44200 600 500 5 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
B 40100 44200 600 500 5 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
T 40800 44600 5 10 1 1 0 1 1
attribute=5: attribute = #ababab
T 40800 44300 5 10 1 1 0 1 1
attribute=5: attribute = #ababab
B 40100 43500 600 500 6 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
B 40100 43500 600 500 5 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
T 40800 43900 5 10 1 1 0 1 1
logic-bubble=6: logic-bubble = #ef653b
T 40800 43600 6 10 1 1 0 1 1
logic-bubble=6: logic-bubble = #ef653b
B 40100 42800 600 500 7 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
B 40100 42800 600 500 5 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
T 40800 43200 5 10 1 1 0 1 1
dots-grid=7: dots-grid = #006680
T 40800 42900 7 10 1 1 0 1 1
dots-grid=7: dots-grid = #006680
B 40100 42100 600 500 8 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
B 40100 42100 600 500 5 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
T 40800 42500 5 10 1 1 0 1 1
detached-attribute=8: detached-attribute = #ef5121
T 40800 42200 8 10 1 1 0 1 1
detached-attribute=8: detached-attribute = #ef5121
B 40100 41400 600 500 9 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
B 40100 41400 600 500 5 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
T 40800 41800 5 10 1 1 0 1 1
text=9: text = #00a2cc
T 40800 41500 9 10 1 1 0 1 1
text=9: text = #00a2cc
B 40100 40700 600 500 10 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
B 40100 40700 600 500 5 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
T 40800 41100 5 10 1 1 0 1 1
bus=10: bus = #26c3d9
T 40800 40800 10 10 1 1 0 1 1
bus=10: bus = #26c3d9
B 40100 40100 600 500 11 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
B 40100 40100 600 500 5 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
T 40800 40500 5 10 1 1 0 1 1
select=11: select = #c7ec10
T 40800 40200 11 10 1 1 0 1 1
select=11: select = #c7ec10
B 43600 47600 600 500 12 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
B 43600 47600 600 500 5 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
T 44300 48000 5 10 1 1 0 1 1
bounding-box=12: bounding-box = #76e665
T 44300 47700 12 10 1 1 0 1 1
bounding-box=12: bounding-box = #76e665
B 43600 47000 600 500 13 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
B 43600 47000 600 500 5 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
T 44300 47400 5 10 1 1 0 1 1
zoom-box=13: zoom-box = #ff94e9
T 44300 47100 13 10 1 1 0 1 1
zoom-box=13: zoom-box = #ff94e9
B 43600 46300 600 500 14 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
B 43600 46300 600 500 5 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
T 44300 46700 5 10 1 1 0 1 1
stroke=14: stroke = #ffe5b5
T 44300 46400 14 10 1 1 0 1 1
stroke=14: stroke = #ffe5b5
B 43600 45600 600 500 15 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
B 43600 45600 600 500 5 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
T 44300 46000 5 10 1 1 0 1 1
lock=15: lock = #919191
T 44300 45700 15 10 1 1 0 1 1
lock=15: lock = #919191
B 43600 44900 600 500 16 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
B 43600 44900 600 500 5 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
T 44300 45300 5 10 1 1 0 1 1
output-background=16: output-background = #d7e842
T 44300 45000 16 10 1 1 0 1 1
output-background=16: output-background = #d7e842
B 43600 44200 600 500 17 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
B 43600 44200 600 500 5 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
T 44300 44600 5 10 1 1 0 1 1
freestyle1=17: freestyle1 = #97a547
T 44300 44300 17 10 1 1 0 1 1
freestyle1=17: freestyle1 = #97a547
B 43600 43500 600 500 18 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
B 43600 43500 600 500 5 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
T 44300 43900 5 10 1 1 0 1 1
freestyle2=18: freestyle2 = #c18f5f
T 44300 43600 18 10 1 1 0 1 1
freestyle2=18: freestyle2 = #c18f5f
B 43600 42800 600 500 19 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
B 43600 42800 600 500 5 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
T 44300 43200 5 10 1 1 0 1 1
freestyle3=19: freestyle3 = #ca5d31
T 44300 42900 19 10 1 1 0 1 1
freestyle3=19: freestyle3 = #ca5d31
B 43600 42100 600 500 20 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
B 43600 42100 600 500 5 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
T 44300 42500 5 10 1 1 0 1 1
freestyle4=20: freestyle4 = #76e665
T 44300 42200 20 10 1 1 0 1 1
freestyle4=20: freestyle4 = #76e665
B 43600 41400 600 500 21 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
B 43600 41400 600 500 5 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
T 44300 41800 5 10 1 1 0 1 1
junction=21: junction = #ffffff
T 44300 41500 21 10 1 1 0 1 1
junction=21: junction = #ffffff
B 43600 40700 600 500 22 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
B 43600 40700 600 500 5 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
T 44300 41100 5 10 1 1 0 1 1
mesh-grid-major=22: mesh-grid-major = #003947
T 44300 40800 22 10 1 1 0 1 1
mesh-grid-major=22: mesh-grid-major = #003947
B 43600 40100 600 500 23 10 1 0 -1 -1 1 -1 -1 -1 -1 -1
B 43600 40100 600 500 5 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
T 44300 40500 5 10 1 1 0 1 1
mesh-grid-minor=23: mesh-grid-minor = #003240
T 44300 40200 23 10 1 1 0 1 1
mesh-grid-minor=23: mesh-grid-minor = #003240
T 51400 47700 9 10 1 1 0 8 1
www=https://github.com/lepton-eda/lepton-eda
