{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696866211012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696866211012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 09 22:43:30 2023 " "Processing started: Mon Oct 09 22:43:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696866211012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696866211012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CalculatorVHDL -c CalculatorVHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off CalculatorVHDL -c CalculatorVHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696866211012 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696866211479 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696866211479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operatorselector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file operatorselector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OperatorSelector-Behavioral " "Found design unit 1: OperatorSelector-Behavioral" {  } { { "OperatorSelector.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/OperatorSelector.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696866219691 ""} { "Info" "ISGN_ENTITY_NAME" "1 OperatorSelector " "Found entity 1: OperatorSelector" {  } { { "OperatorSelector.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/OperatorSelector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696866219691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696866219691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fulladder-Structural " "Found design unit 1: Fulladder-Structural" {  } { { "Fulladder.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/Fulladder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696866219693 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fulladder " "Found entity 1: Fulladder" {  } { { "Fulladder.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/Fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696866219693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696866219693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-Behavioral " "Found design unit 1: FSM-Behavioral" {  } { { "FSM.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/FSM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696866219695 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696866219695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696866219695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binaryadderandsubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binaryadderandsubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryAdderAndSubtractor-Structural " "Found design unit 1: BinaryAdderAndSubtractor-Structural" {  } { { "BinaryAdderAndSubtractor.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/BinaryAdderAndSubtractor.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696866219698 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryAdderAndSubtractor " "Found entity 1: BinaryAdderAndSubtractor" {  } { { "BinaryAdderAndSubtractor.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/BinaryAdderAndSubtractor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696866219698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696866219698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculatorvhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calculatorvhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CalculatorVHDL-Structural " "Found design unit 1: CalculatorVHDL-Structural" {  } { { "CalculatorVHDL.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696866219700 ""} { "Info" "ISGN_ENTITY_NAME" "1 CalculatorVHDL " "Found entity 1: CalculatorVHDL" {  } { { "CalculatorVHDL.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696866219700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696866219700 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CalculatorVHDL " "Elaborating entity \"CalculatorVHDL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696866219737 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TRIG_MUL CalculatorVHDL.vhd(18) " "Verilog HDL or VHDL warning at CalculatorVHDL.vhd(18): object \"TRIG_MUL\" assigned a value but never read" {  } { { "CalculatorVHDL.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696866219739 "|CalculatorVHDL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TRIG_DIV CalculatorVHDL.vhd(18) " "Verilog HDL or VHDL warning at CalculatorVHDL.vhd(18): object \"TRIG_DIV\" assigned a value but never read" {  } { { "CalculatorVHDL.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696866219739 "|CalculatorVHDL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RESULT_ADDandSUB CalculatorVHDL.vhd(19) " "Verilog HDL or VHDL warning at CalculatorVHDL.vhd(19): object \"RESULT_ADDandSUB\" assigned a value but never read" {  } { { "CalculatorVHDL.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696866219739 "|CalculatorVHDL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FSM FSM:FSM A:behavioral " "Elaborating entity \"FSM\" using architecture \"A:behavioral\" for hierarchy \"FSM:FSM\"" {  } { { "CalculatorVHDL.vhd" "FSM" { Text "A:/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 23 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696866219747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "OperatorSelector OperatorSelector:OperatorSelector A:behavioral " "Elaborating entity \"OperatorSelector\" using architecture \"A:behavioral\" for hierarchy \"OperatorSelector:OperatorSelector\"" {  } { { "CalculatorVHDL.vhd" "OperatorSelector" { Text "A:/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 35 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696866219748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BinaryAdderAndSubtractor BinaryAdderAndSubtractor:Adder A:structural " "Elaborating entity \"BinaryAdderAndSubtractor\" using architecture \"A:structural\" for hierarchy \"BinaryAdderAndSubtractor:Adder\"" {  } { { "CalculatorVHDL.vhd" "Adder" { Text "A:/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 46 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696866219750 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "c BinaryAdderAndSubtractor.vhd(12) " "VHDL Signal Declaration warning at BinaryAdderAndSubtractor.vhd(12): used implicit default value for signal \"c\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "BinaryAdderAndSubtractor.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/BinaryAdderAndSubtractor.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1696866219750 "|CalculatorVHDL|BinaryAdderAndSubtractor:Adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fulladder BinaryAdderAndSubtractor:Adder\|Fulladder:FA0 " "Elaborating entity \"Fulladder\" for hierarchy \"BinaryAdderAndSubtractor:Adder\|Fulladder:FA0\"" {  } { { "BinaryAdderAndSubtractor.vhd" "FA0" { Text "A:/Documents/GitHub/CalculatorVHDL/BinaryAdderAndSubtractor.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696866219758 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1696866220126 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696866220214 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696866220214 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCHES\[0\] " "No output dependent on input pin \"SWITCHES\[0\]\"" {  } { { "CalculatorVHDL.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696866220255 "|CalculatorVHDL|SWITCHES[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCHES\[1\] " "No output dependent on input pin \"SWITCHES\[1\]\"" {  } { { "CalculatorVHDL.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696866220255 "|CalculatorVHDL|SWITCHES[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCHES\[2\] " "No output dependent on input pin \"SWITCHES\[2\]\"" {  } { { "CalculatorVHDL.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696866220255 "|CalculatorVHDL|SWITCHES[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCHES\[3\] " "No output dependent on input pin \"SWITCHES\[3\]\"" {  } { { "CalculatorVHDL.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696866220255 "|CalculatorVHDL|SWITCHES[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCHES\[4\] " "No output dependent on input pin \"SWITCHES\[4\]\"" {  } { { "CalculatorVHDL.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696866220255 "|CalculatorVHDL|SWITCHES[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCHES\[5\] " "No output dependent on input pin \"SWITCHES\[5\]\"" {  } { { "CalculatorVHDL.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696866220255 "|CalculatorVHDL|SWITCHES[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCHES\[6\] " "No output dependent on input pin \"SWITCHES\[6\]\"" {  } { { "CalculatorVHDL.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696866220255 "|CalculatorVHDL|SWITCHES[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCHES\[7\] " "No output dependent on input pin \"SWITCHES\[7\]\"" {  } { { "CalculatorVHDL.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696866220255 "|CalculatorVHDL|SWITCHES[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCHES\[8\] " "No output dependent on input pin \"SWITCHES\[8\]\"" {  } { { "CalculatorVHDL.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696866220255 "|CalculatorVHDL|SWITCHES[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCHES\[9\] " "No output dependent on input pin \"SWITCHES\[9\]\"" {  } { { "CalculatorVHDL.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696866220255 "|CalculatorVHDL|SWITCHES[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Start " "No output dependent on input pin \"Start\"" {  } { { "CalculatorVHDL.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696866220255 "|CalculatorVHDL|Start"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "CalculatorVHDL.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696866220255 "|CalculatorVHDL|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST_N " "No output dependent on input pin \"RST_N\"" {  } { { "CalculatorVHDL.vhd" "" { Text "A:/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696866220255 "|CalculatorVHDL|RST_N"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1696866220255 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696866220256 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696866220256 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696866220256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696866220270 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 09 22:43:40 2023 " "Processing ended: Mon Oct 09 22:43:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696866220270 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696866220270 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696866220270 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696866220270 ""}
