# 5-stage-pipeline-CPU-in-MIPS-architecture