

================================================================
== Synthesis Summary Report of 'vectorProduct'
================================================================
+ General Information: 
    * Date:           Tue Mar 19 11:40:40 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        lab4
    * Solution:       solution4 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z010i-clg225-1L
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------+------+------+---------+-----------+----------+---------+------+----------+------+--------+----------+----------+-----+
    |     Modules     | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |        |          |          |     |
    |     & Loops     | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |    FF    |    LUT   | URAM|
    +-----------------+------+------+---------+-----------+----------+---------+------+----------+------+--------+----------+----------+-----+
    |+ vectorProduct  |     -|  0.39|      105|  1.050e+03|         -|      106|     -|        no|     -|  3 (3%)|  374 (1%)|  209 (1%)|    -|
    | o repete        |     -|  7.30|      103|  1.030e+03|         5|        1|   100|       yes|     -|       -|         -|         -|    -|
    +-----------------+------+------+---------+-----------+----------+---------+------+----------+------+--------+----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------+-----------+----------+
| Port        | Direction | Bitwidth |
+-------------+-----------+----------+
| va_address0 | out       | 7        |
| va_q0       | in        | 32       |
| vb_address0 | out       | 7        |
| vb_q0       | in        | 32       |
+-------------+-----------+----------+

* Other Ports
+-----------+-----------+----------+
| Port      | Direction | Bitwidth |
+-----------+-----------+----------+
| ap_return | out       | 32       |
+-----------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| va       | in        | int*     |
| vb       | in        | int*     |
| return   | out       | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| va       | va_address0  | port    | offset   |
| va       | va_ce0       | port    |          |
| va       | va_q0        | port    |          |
| vb       | vb_address0  | port    | offset   |
| vb       | vb_ce0       | port    |          |
| vb       | vb_q0        | port    |          |
| return   | ap_return    | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+----------+-----+--------+---------+
| Name                    | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-------------------------+-----+--------+----------+-----+--------+---------+
| + vectorProduct         | 3   |        |          |     |        |         |
|   add_ln7_fu_97_p2      |     |        | add_ln7  | add | fabric | 0       |
|   mul_32s_32s_32_2_1_U1 | 3   |        | mul_ln9  | mul | auto   | 1       |
|   acc_1_fu_117_p2       |     |        | acc_1    | add | fabric | 0       |
+-------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+-----------------------------------------------------------+
| Type     | Options | Location                                                  |
+----------+---------+-----------------------------------------------------------+
| pipeline |         | ../../labs/Lab4/Lab4/vectorProduct.cpp:8 in vectorproduct |
+----------+---------+-----------------------------------------------------------+


