Analysis & Synthesis report for GRAY_TEST
Thu May 02 11:00:42 2019
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Post-Synthesis Netlist Statistics for Top Partition
 10. Elapsed Time Per Partition
 11. Analysis & Synthesis Messages
 12. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu May 02 11:00:42 2019       ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                   ; GRAY_TEST                                   ;
; Top-level Entity Name           ; DE1_SOC_golden_top                          ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 241                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SOC_golden_top ; GRAY_TEST          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                              ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                          ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------+
; de1_soc_golden_top.v             ; yes             ; Auto-Found Verilog HDL File  ; C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimate of Logic utilization (ALMs needed) ; 0                  ;
;                                             ;                    ;
; Combinational ALUT usage for logic          ; 0                  ;
;     -- 7 input functions                    ; 0                  ;
;     -- 6 input functions                    ; 0                  ;
;     -- 5 input functions                    ; 0                  ;
;     -- 4 input functions                    ; 0                  ;
;     -- <=3 input functions                  ; 0                  ;
;                                             ;                    ;
; Dedicated logic registers                   ; 0                  ;
;                                             ;                    ;
; I/O pins                                    ; 241                ;
;                                             ;                    ;
; Total DSP Blocks                            ; 0                  ;
;                                             ;                    ;
; Maximum fan-out node                        ; AUD_ADCLRCK~output ;
; Maximum fan-out                             ; 1                  ;
; Total fan-out                               ; 337                ;
; Average fan-out                             ; 0.58               ;
+---------------------------------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                           ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+--------------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name        ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+--------------------+--------------+
; |DE1_SOC_golden_top        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 241  ; 0            ; |DE1_SOC_golden_top ; DE1_SOC_golden_top ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_io_obuf        ; 96                          ;
; arriav_lcell_comb     ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
; boundary_port         ; 241                         ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Thu May 02 10:56:59 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off GRAY_TEST -c GRAY_TEST
Info (125068): Revision "GRAY_TEST" was previously opened in Quartus II software version 13.1. Created Quartus Prime Default Settings File C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/GRAY_TEST_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 13.1.
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/16.1/quartus/bin64/assignment_defaults.qdf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/computer_system.v
    Info (12023): Found entity 1: Computer_System File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/computer_system.v
    Info (12023): Found entity 1: Computer_System File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_irq_mapper_001.sv
    Info (12023): Found entity 1: Computer_System_irq_mapper_001 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper_001.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_irq_mapper.sv
    Info (12023): Found entity 1: Computer_System_irq_mapper File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_1.v
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_rsp_mux File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_rsp_demux File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_cmd_mux File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_cmd_demux File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_004.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_router_004_default_decode File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_1_router_004 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_router_default_decode File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_1_router File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_slave_ni File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0.v
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_025.v
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_025 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_025.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_025_error_adapter_0.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_025_error_adapter_0 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_025_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_011.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_011 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_011.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_010.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_010 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_010.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_008.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_008 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_008.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_007.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_007 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_007.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_005.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_005 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_005.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_004.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_004 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_004.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_002 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_rsp_mux File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_028.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_028 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_028.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_026.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_026 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_026.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_025.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_025 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_025.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_018.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_018 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_018.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_016.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_016 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_016.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_rsp_demux File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_031.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_031 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_031.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_028.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_028 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_028.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_026.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_026 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_026.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_025.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_025 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_025.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_018.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_018 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_018.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_016.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_016 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_016.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_mux File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_011.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_011 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_011.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_010.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_010 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_010.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_008.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_008 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_008.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_007.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_007 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_007.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_005.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_005 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_005.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_004.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_004 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_004.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_002 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_demux File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_049.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_049_default_decode File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_049.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_049 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_049.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_048.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_048_default_decode File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_048.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_048 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_048.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_045.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_045_default_decode File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_045.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_045 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_045.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_044.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_044_default_decode File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_044.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_044 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_044.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_041.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_041_default_decode File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_041.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_041 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_041.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_040.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_040_default_decode File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_040.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_040 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_040.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_039.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_039_default_decode File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_039.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_039 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_039.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_038.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_038_default_decode File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_038 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_037.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_037_default_decode File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_037.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_037 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_037.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_036.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_036_default_decode File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_036.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_036 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_036.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_035.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_035_default_decode File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_035.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_035 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_035.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_031.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_031_default_decode File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_031.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_031 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_031.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_029.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_029_default_decode File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_029.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_029 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_029.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_013.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_013_default_decode File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_013.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_013 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_013.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_012.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_012_default_decode File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_012 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_011.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_011_default_decode File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_011.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_011 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_011.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_010.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_010_default_decode File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_010 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_008.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_008_default_decode File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_008.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_008 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_008.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_007.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_007_default_decode File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_007 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_006_default_decode File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_006 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_005_default_decode File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_005 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_004_default_decode File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_004 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_003_default_decode File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_003 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_002_default_decode File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_002 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_default_decode File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_customins_slave_translator.sv
    Info (12023): Found entity 1: altera_customins_slave_translator File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_customins_slave_translator.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_custom_instruction_master_multi_xconnect.sv
    Info (12023): Found entity 1: Computer_System_Nios2_custom_instruction_master_multi_xconnect File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_custom_instruction_master_multi_xconnect.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_customins_master_translator.v
    Info (12023): Found entity 1: altera_customins_master_translator File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_customins_master_translator.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem.v
    Info (12023): Found entity 1: Computer_System_Video_In_Subsystem File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_scaler_shrink.v
    Info (12023): Found entity 1: altera_up_video_scaler_shrink File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v
    Info (12023): Found entity 1: altera_up_video_scaler_multiply_width File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v Line: 28
Warning (10275): Verilog HDL Module Instantiation warning at altera_up_video_scaler_multiply_height.v(291): ignored dangling comma in List of Port Connections File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 291
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v
    Info (12023): Found entity 1: altera_up_video_scaler_multiply_height File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_scaler.v
    Info (12023): Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Scaler File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_rgb_resampler.v
    Info (12023): Found entity 1: Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_dma_control_slave.v
    Info (12023): Found entity 1: altera_up_video_dma_control_slave File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_dma_to_memory.v
    Info (12023): Found entity 1: altera_up_video_dma_to_memory File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v Line: 22
Warning (10275): Verilog HDL Module Instantiation warning at altera_up_video_dma_to_stream.v(274): ignored dangling comma in List of Port Connections File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v Line: 274
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_dma_to_stream.v
    Info (12023): Found entity 1: altera_up_video_dma_to_stream File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_dma.v
    Info (12023): Found entity 1: Computer_System_Video_In_Subsystem_Video_In_DMA File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_clipper_add.v
    Info (12023): Found entity 1: altera_up_video_clipper_add File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_add.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_clipper_drop.v
    Info (12023): Found entity 1: altera_up_video_clipper_drop File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_clipper_counters.v
    Info (12023): Found entity 1: altera_up_video_clipper_counters File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_clipper.v
    Info (12023): Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Clipper File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_chroma_resampler.v
    Info (12023): Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_ycrcb_to_rgb_converter.v
    Info (12023): Found entity 1: altera_up_YCrCb_to_RGB_converter File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_rgb_to_ycrcb_converter.v
    Info (12023): Found entity 1: altera_up_RGB_to_YCrCb_converter File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_csc.v
    Info (12023): Found entity 1: Computer_System_Video_In_Subsystem_Video_In_CSC File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_CSC.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_itu_656_decoder.v
    Info (12023): Found entity 1: altera_up_video_itu_656_decoder File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v
    Info (12023): Found entity 1: altera_up_video_decoder_add_endofpacket File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_camera_decoder.v
    Info (12023): Found entity 1: altera_up_video_camera_decoder File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_camera_decoder.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v
    Info (12023): Found entity 1: altera_up_video_dual_clock_fifo File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in.v
    Info (12023): Found entity 1: Computer_System_Video_In_Subsystem_Video_In File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem.v
    Info (12023): Found entity 1: Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem_video_stream_splitter.v
    Info (12023): Found entity 1: Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem_video_stream_merger.v
    Info (12023): Found entity 1: Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem_edge_detection_router_controller.v
    Info (12023): Found entity 1: Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v
    Info (12023): Found entity 1: altera_up_edge_detection_gaussian_smoothing_filter File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_edge_detection_sobel_operator.v
    Info (12023): Found entity 1: altera_up_edge_detection_sobel_operator File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_sobel_operator.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v
    Info (12023): Found entity 1: altera_up_edge_detection_nonmaximum_suppression File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_edge_detection_hysteresis.v
    Info (12023): Found entity 1: altera_up_edge_detection_hysteresis File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v
    Info (12023): Found entity 1: altera_up_edge_detection_pixel_info_shift_register File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_edge_detection_data_shift_register.v
    Info (12023): Found entity 1: altera_up_edge_detection_data_shift_register File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v
    Info (12023): Found entity 1: Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem_chroma_upsampler.v
    Info (12023): Found entity 1: Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem_chroma_filter.v
    Info (12023): Found entity 1: Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_avalon_st_adapter.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_avalon_st_adapter File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_scaler.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_Scaler File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_FIFO File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_dma.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_DMA File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pll.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_PLL File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pll_video_pll.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_PLL_video_pll File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v
    Info (12023): Found entity 1: altera_up_avalon_video_vga_timing File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_controller.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_Controller File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v
    Info (12023): Found entity 1: altera_up_video_alpha_blender_normal File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v
    Info (12023): Found entity 1: altera_up_video_alpha_blender_simple File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_alpha_blender.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_Alpha_Blender File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001_default_decode File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_default_decode File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_set_black_transparent.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_onchip_sram.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_scaler.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_rgb_resampler.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_dma.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_video_ascii_rom_128.v
    Info (12023): Found entity 1: altera_up_video_ascii_rom_128 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_ascii_to_image.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_system_pll.v
    Info (12023): Found entity 1: Computer_System_System_PLL File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_system_pll_sys_pll.v
    Info (12023): Found entity 1: Computer_System_System_PLL_sys_pll File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_sysid.v
    Info (12023): Found entity 1: Computer_System_SysID File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_SysID.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_slider_switches.v
    Info (12023): Found entity 1: Computer_System_Slider_Switches File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Slider_Switches.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_sdram.v
    Info (12023): Found entity 1: Computer_System_SDRAM_input_efifo_module File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v Line: 21
    Info (12023): Found entity 2: Computer_System_SDRAM File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v Line: 159
Info (12021): Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_sdram_test_component.v
    Info (12023): Found entity 1: Computer_System_SDRAM_test_component_ram_module File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v Line: 21
    Info (12023): Found entity 2: Computer_System_SDRAM_test_component File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v Line: 114
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_pushbuttons.v
    Info (12023): Found entity 1: Computer_System_Pushbuttons File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Pushbuttons.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v
    Info (12023): Found entity 1: altera_up_avalon_video_dma_ctrl_addr_trans File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_ps2.v
    Info (12023): Found entity 1: altera_up_ps2 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_ps2.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_ps2_command_out.v
    Info (12023): Found entity 1: altera_up_ps2_command_out File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_ps2_command_out.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_ps2_data_in.v
    Info (12023): Found entity 1: altera_up_ps2_data_in File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_ps2_data_in.v Line: 29
Warning (10275): Verilog HDL Module Instantiation warning at Computer_System_PS2_Port.v(239): ignored dangling comma in List of Port Connections File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_PS2_Port.v Line: 239
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_ps2_port.v
    Info (12023): Found entity 1: Computer_System_PS2_Port File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_PS2_Port.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_onchip_sram.v
    Info (12023): Found entity 1: Computer_System_Onchip_SRAM File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/fpoint_wrapper.v
    Info (12023): Found entity 1: fpoint_wrapper File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_wrapper.v Line: 18
Info (12021): Found 23 design units, including 23 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/fpoint_qsys.v
    Info (12023): Found entity 1: fpoint_qsys_mult_single File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v Line: 34
    Info (12023): Found entity 2: fpoint_qsys_addsub_single_altbarrel_shift_fjg File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v Line: 763
    Info (12023): Found entity 3: fpoint_qsys_addsub_single_altbarrel_shift_44e File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v Line: 828
    Info (12023): Found entity 4: fpoint_qsys_addsub_single_altpriority_encoder_i0b File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v Line: 878
    Info (12023): Found entity 5: fpoint_qsys_addsub_single_altpriority_encoder_l0b File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v Line: 897
    Info (12023): Found entity 6: fpoint_qsys_addsub_single_altpriority_encoder_q0b File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v Line: 930
    Info (12023): Found entity 7: fpoint_qsys_addsub_single_altpriority_encoder_iha File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v Line: 975
    Info (12023): Found entity 8: fpoint_qsys_addsub_single_altpriority_encoder_lha File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v Line: 991
    Info (12023): Found entity 9: fpoint_qsys_addsub_single_altpriority_encoder_qha File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v Line: 1019
    Info (12023): Found entity 10: fpoint_qsys_addsub_single_altpriority_encoder_aja File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v Line: 1047
    Info (12023): Found entity 11: fpoint_qsys_addsub_single_altpriority_encoder_a2b File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v Line: 1079
    Info (12023): Found entity 12: fpoint_qsys_addsub_single_altpriority_encoder_9u8 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v Line: 1112
    Info (12023): Found entity 13: fpoint_qsys_addsub_single_altpriority_encoder_64b File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v Line: 1160
    Info (12023): Found entity 14: fpoint_qsys_addsub_single_altpriority_encoder_94b File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v Line: 1179
    Info (12023): Found entity 15: fpoint_qsys_addsub_single_altpriority_encoder_e4b File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v Line: 1212
    Info (12023): Found entity 16: fpoint_qsys_addsub_single_altpriority_encoder_u5b File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v Line: 1245
    Info (12023): Found entity 17: fpoint_qsys_addsub_single_altpriority_encoder_6la File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v Line: 1294
    Info (12023): Found entity 18: fpoint_qsys_addsub_single_altpriority_encoder_9la File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v Line: 1310
    Info (12023): Found entity 19: fpoint_qsys_addsub_single_altpriority_encoder_ela File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v Line: 1338
    Info (12023): Found entity 20: fpoint_qsys_addsub_single_altpriority_encoder_uma File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v Line: 1366
    Info (12023): Found entity 21: fpoint_qsys_addsub_single_altpriority_encoder_tma File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v Line: 1394
    Info (12023): Found entity 22: fpoint_qsys_addsub_single File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v Line: 1422
    Info (12023): Found entity 23: fpoint_qsys File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v Line: 3477
Info (12021): Found 36 design units, including 36 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/fpoint_hw_qsys.v
    Info (12023): Found entity 1: fpoint_hw_qsys_mult_single File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v Line: 34
    Info (12023): Found entity 2: fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v Line: 763
    Info (12023): Found entity 3: fpoint_hw_qsys_addsub_single_altbarrel_shift_44e File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v Line: 828
    Info (12023): Found entity 4: fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v Line: 878
    Info (12023): Found entity 5: fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v Line: 897
    Info (12023): Found entity 6: fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v Line: 930
    Info (12023): Found entity 7: fpoint_hw_qsys_addsub_single_altpriority_encoder_iha File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v Line: 975
    Info (12023): Found entity 8: fpoint_hw_qsys_addsub_single_altpriority_encoder_lha File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v Line: 991
    Info (12023): Found entity 9: fpoint_hw_qsys_addsub_single_altpriority_encoder_qha File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v Line: 1019
    Info (12023): Found entity 10: fpoint_hw_qsys_addsub_single_altpriority_encoder_aja File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v Line: 1047
    Info (12023): Found entity 11: fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v Line: 1079
    Info (12023): Found entity 12: fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v Line: 1112
    Info (12023): Found entity 13: fpoint_hw_qsys_addsub_single_altpriority_encoder_64b File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v Line: 1160
    Info (12023): Found entity 14: fpoint_hw_qsys_addsub_single_altpriority_encoder_94b File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v Line: 1179
    Info (12023): Found entity 15: fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v Line: 1212
    Info (12023): Found entity 16: fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v Line: 1245
    Info (12023): Found entity 17: fpoint_hw_qsys_addsub_single_altpriority_encoder_6la File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v Line: 1294
    Info (12023): Found entity 18: fpoint_hw_qsys_addsub_single_altpriority_encoder_9la File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v Line: 1310
    Info (12023): Found entity 19: fpoint_hw_qsys_addsub_single_altpriority_encoder_ela File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v Line: 1338
    Info (12023): Found entity 20: fpoint_hw_qsys_addsub_single_altpriority_encoder_uma File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v Line: 1366
    Info (12023): Found entity 21: fpoint_hw_qsys_addsub_single_altpriority_encoder_tma File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v Line: 1394
    Info (12023): Found entity 22: fpoint_hw_qsys_addsub_single File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v Line: 1422
    Info (12023): Found entity 23: fpoint_hw_qsys_div_single_altfp_div_csa_vhf File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v Line: 3488
    Info (12023): Found entity 24: fpoint_hw_qsys_div_single_altfp_div_csa_mke File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v Line: 3588
    Info (12023): Found entity 25: fpoint_hw_qsys_div_single_altfp_div_csa_2jh File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v Line: 3699
    Info (12023): Found entity 26: fpoint_hw_qsys_div_single_altfp_div_csa_rle File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v Line: 3822
    Info (12023): Found entity 27: fpoint_hw_qsys_div_single_altfp_div_csa_pke File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v Line: 3937
    Info (12023): Found entity 28: fpoint_hw_qsys_div_single_altfp_div_csa_qle File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v Line: 4048
    Info (12023): Found entity 29: fpoint_hw_qsys_div_single_qds_block_mab File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v Line: 4159
    Info (12023): Found entity 30: fpoint_hw_qsys_div_single_srt_block_int_02n File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v Line: 4348
    Info (12023): Found entity 31: fpoint_hw_qsys_div_single_qds_block_ls9 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v Line: 4565
    Info (12023): Found entity 32: fpoint_hw_qsys_div_single_srt_block_int_84n File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v Line: 4754
    Info (12023): Found entity 33: fpoint_hw_qsys_div_single_srt_block_int_fum File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v Line: 4967
    Info (12023): Found entity 34: fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v Line: 5152
    Info (12023): Found entity 35: fpoint_hw_qsys_div_single File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v Line: 5718
    Info (12023): Found entity 36: fpoint_hw_qsys File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v Line: 7345
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_2nd_core.v
    Info (12023): Found entity 1: Computer_System_Nios2_2nd_Core File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu.v
    Info (12023): Found entity 1: Computer_System_Nios2_2nd_Core_cpu_ic_data_module File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v Line: 21
    Info (12023): Found entity 2: Computer_System_Nios2_2nd_Core_cpu_ic_tag_module File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v Line: 89
    Info (12023): Found entity 3: Computer_System_Nios2_2nd_Core_cpu_bht_module File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v Line: 158
    Info (12023): Found entity 4: Computer_System_Nios2_2nd_Core_cpu_register_bank_a_module File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v Line: 227
    Info (12023): Found entity 5: Computer_System_Nios2_2nd_Core_cpu_register_bank_b_module File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v Line: 293
    Info (12023): Found entity 6: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v Line: 359
    Info (12023): Found entity 7: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v Line: 505
    Info (12023): Found entity 8: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v Line: 920
    Info (12023): Found entity 9: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_single File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v Line: 1205
    Info (12023): Found entity 10: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_paired File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v Line: 1242
    Info (12023): Found entity 11: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v Line: 1281
    Info (12023): Found entity 12: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v Line: 1529
    Info (12023): Found entity 13: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_td_mode File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v Line: 1886
    Info (12023): Found entity 14: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v Line: 1954
    Info (12023): Found entity 15: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v Line: 2036
    Info (12023): Found entity 16: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v Line: 2108
    Info (12023): Found entity 17: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v Line: 2151
    Info (12023): Found entity 18: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v Line: 2198
    Info (12023): Found entity 19: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v Line: 2684
    Info (12023): Found entity 20: Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v Line: 2707
    Info (12023): Found entity 21: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v Line: 2772
    Info (12023): Found entity 22: Computer_System_Nios2_2nd_Core_cpu_nios2_performance_monitors File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v Line: 2896
    Info (12023): Found entity 23: Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v Line: 2913
    Info (12023): Found entity 24: Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram_module File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v Line: 3006
    Info (12023): Found entity 25: Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v Line: 3071
    Info (12023): Found entity 26: Computer_System_Nios2_2nd_Core_cpu_nios2_oci File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v Line: 3252
    Info (12023): Found entity 27: Computer_System_Nios2_2nd_Core_cpu File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v Line: 3833
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_mult_cell.v
    Info (12023): Found entity 1: Computer_System_Nios2_2nd_Core_cpu_mult_cell File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_test_bench.v
    Info (12023): Found entity 1: Computer_System_Nios2_2nd_Core_cpu_test_bench File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2.v
    Info (12023): Found entity 1: Computer_System_Nios2 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_cpu.v
    Info (12023): Found entity 1: Computer_System_Nios2_cpu_ic_data_module File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v Line: 21
    Info (12023): Found entity 2: Computer_System_Nios2_cpu_ic_tag_module File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v Line: 89
    Info (12023): Found entity 3: Computer_System_Nios2_cpu_bht_module File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v Line: 158
    Info (12023): Found entity 4: Computer_System_Nios2_cpu_register_bank_a_module File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v Line: 227
    Info (12023): Found entity 5: Computer_System_Nios2_cpu_register_bank_b_module File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v Line: 293
    Info (12023): Found entity 6: Computer_System_Nios2_cpu_nios2_oci_debug File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v Line: 359
    Info (12023): Found entity 7: Computer_System_Nios2_cpu_nios2_oci_break File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v Line: 505
    Info (12023): Found entity 8: Computer_System_Nios2_cpu_nios2_oci_xbrk File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v Line: 920
    Info (12023): Found entity 9: Computer_System_Nios2_cpu_nios2_oci_match_single File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v Line: 1205
    Info (12023): Found entity 10: Computer_System_Nios2_cpu_nios2_oci_match_paired File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v Line: 1242
    Info (12023): Found entity 11: Computer_System_Nios2_cpu_nios2_oci_dbrk File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v Line: 1281
    Info (12023): Found entity 12: Computer_System_Nios2_cpu_nios2_oci_itrace File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v Line: 1529
    Info (12023): Found entity 13: Computer_System_Nios2_cpu_nios2_oci_td_mode File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v Line: 1886
    Info (12023): Found entity 14: Computer_System_Nios2_cpu_nios2_oci_dtrace File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v Line: 1954
    Info (12023): Found entity 15: Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v Line: 2036
    Info (12023): Found entity 16: Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v Line: 2108
    Info (12023): Found entity 17: Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v Line: 2151
    Info (12023): Found entity 18: Computer_System_Nios2_cpu_nios2_oci_fifo File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v Line: 2198
    Info (12023): Found entity 19: Computer_System_Nios2_cpu_nios2_oci_pib File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v Line: 2684
    Info (12023): Found entity 20: Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v Line: 2707
    Info (12023): Found entity 21: Computer_System_Nios2_cpu_nios2_oci_im File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v Line: 2772
    Info (12023): Found entity 22: Computer_System_Nios2_cpu_nios2_performance_monitors File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v Line: 2896
    Info (12023): Found entity 23: Computer_System_Nios2_cpu_nios2_avalon_reg File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v Line: 2913
    Info (12023): Found entity 24: Computer_System_Nios2_cpu_ociram_sp_ram_module File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v Line: 3006
    Info (12023): Found entity 25: Computer_System_Nios2_cpu_nios2_ocimem File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v Line: 3071
    Info (12023): Found entity 26: Computer_System_Nios2_cpu_nios2_oci File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v Line: 3252
    Info (12023): Found entity 27: Computer_System_Nios2_cpu File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v Line: 3833
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: Computer_System_Nios2_cpu_debug_slave_sysclk File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: Computer_System_Nios2_cpu_debug_slave_tck File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: Computer_System_Nios2_cpu_debug_slave_wrapper File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_cpu_mult_cell.v
    Info (12023): Found entity 1: Computer_System_Nios2_cpu_mult_cell File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_nios2_cpu_test_bench.v
    Info (12023): Found entity 1: Computer_System_Nios2_cpu_test_bench File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_leds.v
    Info (12023): Found entity 1: Computer_System_LEDs File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_LEDs.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge.v
    Info (12023): Found entity 1: Computer_System_JTAG_to_FPGA_Bridge File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge_p2b_adapter.sv
    Info (12023): Found entity 1: Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge_b2p_adapter.sv
    Info (12023): Found entity 1: Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv Line: 55
Info (12021): Found 7 design units, including 7 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge_timing_adt.sv
    Info (12023): Found entity 1: Computer_System_JTAG_to_FPGA_Bridge_timing_adt File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 3 design units, including 3 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 5 design units, including 5 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_jtag_uart.v
    Info (12023): Found entity 1: Computer_System_JTAG_UART_sim_scfifo_w File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v Line: 21
    Info (12023): Found entity 2: Computer_System_JTAG_UART_scfifo_w File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v Line: 78
    Info (12023): Found entity 3: Computer_System_JTAG_UART_sim_scfifo_r File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v Line: 164
    Info (12023): Found entity 4: Computer_System_JTAG_UART_scfifo_r File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v Line: 243
    Info (12023): Found entity 5: Computer_System_JTAG_UART File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_irda_counters.v
    Info (12023): Found entity 1: altera_up_irda_counters File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_irda_counters.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_irda_in_deserializer.v
    Info (12023): Found entity 1: altera_up_irda_in_deserializer File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_irda_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_irda_out_serializer.v
    Info (12023): Found entity 1: altera_up_irda_out_serializer File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_irda_out_serializer.v Line: 28
Warning (10275): Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_irda.v
    Info (12023): Found entity 1: Computer_System_IrDA File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_IrDA.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_interval_timer.v
    Info (12023): Found entity 1: Computer_System_Interval_Timer File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Interval_Timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_hex5_hex4.v
    Info (12023): Found entity 1: Computer_System_HEX5_HEX4 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_HEX5_HEX4.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_hex3_hex0.v
    Info (12023): Found entity 1: Computer_System_HEX3_HEX0 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_HEX3_HEX0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_address_span_extender.sv
    Info (12023): Found entity 1: altera_address_span_extender File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_address_span_extender.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_expansion_jp1.v
    Info (12023): Found entity 1: Computer_System_Expansion_JP1 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_audio_subsystem.v
    Info (12023): Found entity 1: Computer_System_Audio_Subsystem File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_audio_subsystem_audio_pll.v
    Info (12023): Found entity 1: Computer_System_Audio_Subsystem_Audio_PLL File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_audio_subsystem_audio_pll_audio_pll.v
    Info (12023): Found entity 1: Computer_System_Audio_Subsystem_Audio_PLL_audio_pll File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: altera_up_audio_bit_counter File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_audio_bit_counter.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: altera_up_audio_in_deserializer File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: altera_up_audio_out_serializer File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_audio_out_serializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_clock_edge.v
    Info (12023): Found entity 1: altera_up_clock_edge File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_clock_edge.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_audio_subsystem_audio.v
    Info (12023): Found entity 1: Computer_System_Audio_Subsystem_Audio File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v
    Info (12023): Found entity 1: altera_up_av_config_serial_bus_controller File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: altera_up_slow_clock_generator File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v Line: 34
Warning (10238): Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "altera_up_av_config_auto_init" File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_av_config_auto_init.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_dc2 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_dc2.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_d5m File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_d5m.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_lcm File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_lcm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ltm File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ltm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de1_soc File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2_115 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_audio File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7180 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7181 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_av_config.v
    Info (12023): Found entity 1: Computer_System_AV_Config File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_arm_a9_hps.v
    Info (12023): Found entity 1: Computer_System_ARM_A9_HPS File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io.v
    Info (12023): Found entity 1: Computer_System_ARM_A9_HPS_hps_io File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io_border.sv
    Info (12023): Found entity 1: Computer_System_ARM_A9_HPS_hps_io_border File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv
    Info (12023): Found entity 1: Computer_System_ARM_A9_HPS_fpga_interfaces File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/altera_up_avalon_adv_adc.v
    Info (12023): Found entity 1: altera_up_avalon_adv_adc File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_avalon_adv_adc.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/university_program/computer_systems/de1-soc/de1-soc_computer/verilog/computer_system/synthesis/submodules/computer_system_adc.v
    Info (12023): Found entity 1: Computer_System_ADC File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ADC.v Line: 30
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10037): Verilog HDL or VHDL warning at Computer_System_SDRAM.v(318): conditional expression evaluates to a constant File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at Computer_System_SDRAM.v(328): conditional expression evaluates to a constant File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at Computer_System_SDRAM.v(338): conditional expression evaluates to a constant File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at Computer_System_SDRAM.v(682): conditional expression evaluates to a constant File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v Line: 682
Warning (12125): Using design file de1_soc_golden_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE1_SOC_golden_top File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 54
Info (12127): Elaborating entity "DE1_SOC_golden_top" for the top level hierarchy
Warning (10034): Output port "DRAM_ADDR" at de1_soc_golden_top.v(100) has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 100
Warning (10034): Output port "DRAM_BA" at de1_soc_golden_top.v(101) has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 101
Warning (10034): Output port "HEX0" at de1_soc_golden_top.v(133) has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 133
Warning (10034): Output port "HEX1" at de1_soc_golden_top.v(134) has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 134
Warning (10034): Output port "HEX2" at de1_soc_golden_top.v(135) has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 135
Warning (10034): Output port "HEX3" at de1_soc_golden_top.v(136) has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 136
Warning (10034): Output port "HEX4" at de1_soc_golden_top.v(137) has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 137
Warning (10034): Output port "HEX5" at de1_soc_golden_top.v(138) has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 138
Warning (10034): Output port "LEDR" at de1_soc_golden_top.v(210) has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 210
Warning (10034): Output port "VGA_B" at de1_soc_golden_top.v(237) has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 237
Warning (10034): Output port "VGA_G" at de1_soc_golden_top.v(240) has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 240
Warning (10034): Output port "VGA_R" at de1_soc_golden_top.v(242) has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 242
Warning (10034): Output port "ADC_CONVST" at de1_soc_golden_top.v(59) has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 59
Warning (10034): Output port "ADC_DIN" at de1_soc_golden_top.v(60) has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 60
Warning (10034): Output port "ADC_SCLK" at de1_soc_golden_top.v(62) has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 62
Warning (10034): Output port "AUD_DACDAT" at de1_soc_golden_top.v(72) has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 72
Warning (10034): Output port "AUD_XCK" at de1_soc_golden_top.v(74) has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 74
Warning (10034): Output port "DRAM_CAS_N" at de1_soc_golden_top.v(102) has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 102
Warning (10034): Output port "DRAM_CKE" at de1_soc_golden_top.v(103) has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 103
Warning (10034): Output port "DRAM_CLK" at de1_soc_golden_top.v(104) has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 104
Warning (10034): Output port "DRAM_CS_N" at de1_soc_golden_top.v(105) has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 105
Warning (10034): Output port "DRAM_LDQM" at de1_soc_golden_top.v(107) has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 107
Warning (10034): Output port "DRAM_RAS_N" at de1_soc_golden_top.v(108) has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 108
Warning (10034): Output port "DRAM_UDQM" at de1_soc_golden_top.v(109) has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 109
Warning (10034): Output port "DRAM_WE_N" at de1_soc_golden_top.v(110) has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 110
Warning (10034): Output port "FAN_CTRL" at de1_soc_golden_top.v(115) has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 115
Warning (10034): Output port "FPGA_I2C_SCLK" at de1_soc_golden_top.v(120) has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 120
Warning (10034): Output port "IRDA_TXD" at de1_soc_golden_top.v(200) has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 200
Warning (10034): Output port "TD_RESET_N" at de1_soc_golden_top.v(231) has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 231
Warning (10034): Output port "VGA_BLANK_N" at de1_soc_golden_top.v(238) has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 238
Warning (10034): Output port "VGA_CLK" at de1_soc_golden_top.v(239) has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 239
Warning (10034): Output port "VGA_HS" at de1_soc_golden_top.v(241) has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 241
Warning (10034): Output port "VGA_SYNC_N" at de1_soc_golden_top.v(243) has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 243
Warning (10034): Output port "VGA_VS" at de1_soc_golden_top.v(246) has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 246
Warning (12158): Entity "DE1_SOC_golden_top" contains only dangling pins
Warning (12189): OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design
    Warning (12191): Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature
        Warning (12192): "Nios II Processor (6AF7_00A2)" does not support the OpenCore Plus Hardware Evaluation feature
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 70
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 71
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 73
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 106
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 121
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 127
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 215
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 216
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 217
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 218
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 59
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 60
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 62
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 72
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 74
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 101
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 101
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 102
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 103
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 104
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 105
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 107
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 108
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 109
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 110
    Warning (13410): Pin "FAN_CTRL" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 115
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 120
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 133
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 133
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 133
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 133
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 133
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 133
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 133
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 134
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 134
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 134
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 134
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 134
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 134
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 134
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 135
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 135
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 135
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 135
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 135
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 135
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 135
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 136
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 136
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 136
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 136
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 136
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 136
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 136
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 137
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 137
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 137
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 137
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 137
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 137
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 137
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 138
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 138
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 138
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 138
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 138
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 138
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 138
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 200
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 210
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 210
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 210
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 210
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 210
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 210
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 210
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 210
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 210
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 210
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 231
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 237
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 237
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 237
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 237
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 237
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 237
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 237
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 237
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 238
    Warning (13410): Pin "VGA_CLK" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 239
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 240
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 240
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 240
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 240
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 240
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 240
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 240
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 240
    Warning (13410): Pin "VGA_HS" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 241
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 242
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 242
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 242
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 242
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 242
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 242
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 242
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 242
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 243
    Warning (13410): Pin "VGA_VS" is stuck at GND File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 246
Warning (20013): Ignored 25 assignments for entity "Computer_System" -- entity does not exist in design
Warning (20013): Ignored 1749 assignments for entity "Computer_System_ARM_A9_HPS" -- entity does not exist in design
Warning (20013): Ignored 1341 assignments for entity "Computer_System_ARM_A9_HPS_fpga_interfaces" -- entity does not exist in design
Warning (20013): Ignored 1337 assignments for entity "Computer_System_ARM_A9_HPS_hps_io" -- entity does not exist in design
Warning (20013): Ignored 1357 assignments for entity "Computer_System_ARM_A9_HPS_hps_io_border" -- entity does not exist in design
Warning (20013): Ignored 317 assignments for entity "Computer_System_Audio_Subsystem_Audio_PLL_audio_pll" -- entity does not exist in design
Warning (20013): Ignored 29 assignments for entity "Computer_System_Expansion_JP1" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "Computer_System_HEX3_HEX0" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "Computer_System_HEX5_HEX4" -- entity does not exist in design
Warning (20013): Ignored 26 assignments for entity "Computer_System_Interval_Timer" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "Computer_System_JTAG_UART" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "Computer_System_JTAG_to_FPGA_Bridge" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "Computer_System_JTAG_to_FPGA_Bridge_timing_adt" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "Computer_System_LEDs" -- entity does not exist in design
Warning (20013): Ignored 173 assignments for entity "Computer_System_Nios2" -- entity does not exist in design
Warning (20013): Ignored 173 assignments for entity "Computer_System_Nios2_2nd_Core" -- entity does not exist in design
Warning (20013): Ignored 179 assignments for entity "Computer_System_Nios2_2nd_Core_cpu" -- entity does not exist in design
Warning (20013): Ignored 179 assignments for entity "Computer_System_Nios2_cpu" -- entity does not exist in design
Warning (20013): Ignored 13 assignments for entity "Computer_System_Nios2_custom_instruction_master_multi_xconnect" -- entity does not exist in design
Warning (20013): Ignored 40 assignments for entity "Computer_System_Onchip_SRAM" -- entity does not exist in design
Warning (20013): Ignored 27 assignments for entity "Computer_System_Pushbuttons" -- entity does not exist in design
Warning (20013): Ignored 34 assignments for entity "Computer_System_SDRAM" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "Computer_System_Slider_Switches" -- entity does not exist in design
Warning (20013): Ignored 10 assignments for entity "Computer_System_SysID" -- entity does not exist in design
Warning (20013): Ignored 317 assignments for entity "Computer_System_System_PLL_sys_pll" -- entity does not exist in design
Warning (20013): Ignored 40 assignments for entity "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 317 assignments for entity "Computer_System_VGA_Subsystem_VGA_PLL_video_pll" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "Computer_System_VGA_Subsystem_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "Computer_System_irq_mapper" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "Computer_System_irq_mapper_001" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "Computer_System_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "Computer_System_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "Computer_System_mm_interconnect_0_avalon_st_adapter_025" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "Computer_System_mm_interconnect_0_avalon_st_adapter_025_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "Computer_System_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "Computer_System_mm_interconnect_0_cmd_demux_002" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "Computer_System_mm_interconnect_0_cmd_demux_004" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "Computer_System_mm_interconnect_0_cmd_demux_005" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "Computer_System_mm_interconnect_0_cmd_demux_007" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "Computer_System_mm_interconnect_0_cmd_demux_008" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "Computer_System_mm_interconnect_0_cmd_demux_010" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "Computer_System_mm_interconnect_0_cmd_demux_011" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "Computer_System_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "Computer_System_mm_interconnect_0_cmd_mux_016" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "Computer_System_mm_interconnect_0_cmd_mux_018" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "Computer_System_mm_interconnect_0_cmd_mux_025" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "Computer_System_mm_interconnect_0_cmd_mux_026" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "Computer_System_mm_interconnect_0_cmd_mux_028" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "Computer_System_mm_interconnect_0_cmd_mux_031" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "Computer_System_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "Computer_System_mm_interconnect_0_router_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "Computer_System_mm_interconnect_0_router_003" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "Computer_System_mm_interconnect_0_router_004" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "Computer_System_mm_interconnect_0_router_005" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "Computer_System_mm_interconnect_0_router_006" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "Computer_System_mm_interconnect_0_router_007" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "Computer_System_mm_interconnect_0_router_008" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "Computer_System_mm_interconnect_0_router_010" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "Computer_System_mm_interconnect_0_router_011" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "Computer_System_mm_interconnect_0_router_012" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "Computer_System_mm_interconnect_0_router_013" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "Computer_System_mm_interconnect_0_router_029" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "Computer_System_mm_interconnect_0_router_031" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "Computer_System_mm_interconnect_0_router_035" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "Computer_System_mm_interconnect_0_router_036" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "Computer_System_mm_interconnect_0_router_037" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "Computer_System_mm_interconnect_0_router_038" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "Computer_System_mm_interconnect_0_router_039" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "Computer_System_mm_interconnect_0_router_040" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "Computer_System_mm_interconnect_0_router_041" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "Computer_System_mm_interconnect_0_router_044" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "Computer_System_mm_interconnect_0_router_045" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "Computer_System_mm_interconnect_0_router_048" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "Computer_System_mm_interconnect_0_router_049" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "Computer_System_mm_interconnect_0_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "Computer_System_mm_interconnect_0_rsp_demux_016" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "Computer_System_mm_interconnect_0_rsp_demux_018" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "Computer_System_mm_interconnect_0_rsp_demux_025" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "Computer_System_mm_interconnect_0_rsp_demux_026" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "Computer_System_mm_interconnect_0_rsp_demux_028" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "Computer_System_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "Computer_System_mm_interconnect_0_rsp_mux_002" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "Computer_System_mm_interconnect_0_rsp_mux_004" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "Computer_System_mm_interconnect_0_rsp_mux_005" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "Computer_System_mm_interconnect_0_rsp_mux_007" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "Computer_System_mm_interconnect_0_rsp_mux_008" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "Computer_System_mm_interconnect_0_rsp_mux_010" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "Computer_System_mm_interconnect_0_rsp_mux_011" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "Computer_System_mm_interconnect_1" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "Computer_System_mm_interconnect_1_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "Computer_System_mm_interconnect_1_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "Computer_System_mm_interconnect_1_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "Computer_System_mm_interconnect_1_router_004" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "Computer_System_mm_interconnect_1_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "Computer_System_mm_interconnect_1_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 27 assignments for entity "altera_address_span_extender" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "altera_avalon_packets_to_master" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "altera_avalon_st_bytes_to_packets" -- entity does not exist in design
Warning (20013): Ignored 18 assignments for entity "altera_avalon_st_jtag_interface" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "altera_avalon_st_packets_to_bytes" -- entity does not exist in design
Warning (20013): Ignored 28 assignments for entity "altera_customins_master_translator" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "altera_customins_slave_translator" -- entity does not exist in design
Warning (20013): Ignored 67 assignments for entity "altera_merlin_axi_master_ni" -- entity does not exist in design
Warning (20013): Ignored 66 assignments for entity "altera_merlin_axi_slave_ni" -- entity does not exist in design
Warning (20013): Ignored 43 assignments for entity "altera_merlin_burst_adapter" -- entity does not exist in design
Warning (20013): Ignored 64 assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
Warning (20013): Ignored 55 assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
Warning (20013): Ignored 53 assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
Warning (20013): Ignored 68 assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
Warning (20013): Ignored 34 assignments for entity "altera_merlin_traffic_limiter" -- entity does not exist in design
Warning (20013): Ignored 60 assignments for entity "altera_merlin_width_adapter" -- entity does not exist in design
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Warning (20013): Ignored 10 assignments for entity "fpoint_wrapper" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/output_files/GRAY_TEST.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 32 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 61
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 69
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 80
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 85
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 90
    Warning (15610): No output dependent on input pin "CLOCK_50" File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 95
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 199
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 205
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 205
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 205
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 205
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "TD_CLK27" File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 228
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_HS" File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 230
    Warning (15610): No output dependent on input pin "TD_VS" File: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/de1_soc_golden_top.v Line: 232
Info (21057): Implemented 241 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 32 input pins
    Info (21059): Implemented 113 output pins
    Info (21060): Implemented 96 bidirectional pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 419 warnings
    Info: Peak virtual memory: 4908 megabytes
    Info: Processing ended: Thu May 02 11:00:42 2019
    Info: Elapsed time: 00:03:43
    Info: Total CPU time (on all processors): 00:03:58


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/GRAY/output_files/GRAY_TEST.map.smsg.


