git clone --depth 1 --no-tags https://github.com/JIHAKLEE/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/361350191
git clone --depth 1 --no-tags https://github.com/JeterHwang/ICEXP-final-project.git f:/verilog_sva_gh_scraper/data/full_repos/362137065
git clone --depth 1 --no-tags https://github.com/kylecustodio/cs4341-semester-project.git f:/verilog_sva_gh_scraper/data/full_repos/361918016
git clone --depth 1 --no-tags https://github.com/bobliu321/ensc450_system.git f:/verilog_sva_gh_scraper/data/full_repos/359940072
git clone --depth 1 --no-tags https://github.com/Amrita-Self-Driving-Car/NPU.git f:/verilog_sva_gh_scraper/data/full_repos/360187146
git clone --depth 1 --no-tags https://github.com/ChengCivi/myi2c.git f:/verilog_sva_gh_scraper/data/full_repos/362881677
git clone --depth 1 --no-tags https://github.com/jguzzo56/MorseCodeDecoder.git f:/verilog_sva_gh_scraper/data/full_repos/362998857
git clone --depth 1 --no-tags https://github.com/parissashahabi/Logisim-RISC-Processor-Design.git f:/verilog_sva_gh_scraper/data/full_repos/357557794
git clone --depth 1 --no-tags https://github.com/lastwizard20th/Verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/362185700
git clone --depth 1 --no-tags https://github.com/bvaibhawk/Y-86-Processor-5-stage-pipelined.git f:/verilog_sva_gh_scraper/data/full_repos/361204697
git clone --depth 1 --no-tags https://github.com/Yen-Lung-Huang/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/364017712
git clone --depth 1 --no-tags https://github.com/midomethod/LogicDesign_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/353510039
git clone --depth 1 --no-tags https://github.com/esarmah100/UT_EE460M_Lab5.git f:/verilog_sva_gh_scraper/data/full_repos/354170076
git clone --depth 1 --no-tags https://github.com/fmash16/4bit_CPU_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/354049756
git clone --depth 1 --no-tags https://github.com/kmkim036/Digital-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/354012541
git clone --depth 1 --no-tags https://github.com/patilankush/pattern-detecter-and-dynamic-pattern-detecter.git f:/verilog_sva_gh_scraper/data/full_repos/355193244
git clone --depth 1 --no-tags https://github.com/jorgenkraghjakobsen/VSD-Sky130-OpenLane-Workshop.git f:/verilog_sva_gh_scraper/data/full_repos/356058227
git clone --depth 1 --no-tags https://github.com/pavelfpl/a10s_ghrd.git f:/verilog_sva_gh_scraper/data/full_repos/355667063
git clone --depth 1 --no-tags https://github.com/calphool/M3ToVGA.git f:/verilog_sva_gh_scraper/data/full_repos/355797465
git clone --depth 1 --no-tags https://github.com/becca-ls/projetoSD.git f:/verilog_sva_gh_scraper/data/full_repos/361975928
git clone --depth 1 --no-tags https://github.com/jstimolo/DigitArchETHZ.git f:/verilog_sva_gh_scraper/data/full_repos/363135936
git clone --depth 1 --no-tags https://github.com/KyubumShim45854/EE460M-Lab07.git f:/verilog_sva_gh_scraper/data/full_repos/362980563
git clone --depth 1 --no-tags https://github.com/ingframin/digital_circuits_refresh.git f:/verilog_sva_gh_scraper/data/full_repos/362487085
git clone --depth 1 --no-tags https://github.com/MistyBlunch/arch_course.git f:/verilog_sva_gh_scraper/data/full_repos/357439864
git clone --depth 1 --no-tags https://github.com/kuro7766/PipeLineMips.git f:/verilog_sva_gh_scraper/data/full_repos/359791554
git clone --depth 1 --no-tags https://github.com/shubhi704/SAP-1-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/362414601
git clone --depth 1 --no-tags https://github.com/tannerb88/ECE-462-562---Project.git f:/verilog_sva_gh_scraper/data/full_repos/362951413
git clone --depth 1 --no-tags https://github.com/vbmsouza/microondas_SD_project.git f:/verilog_sva_gh_scraper/data/full_repos/362984856
git clone --depth 1 --no-tags https://github.com/CAESIUS-TIM/verilog_learning_demos.git f:/verilog_sva_gh_scraper/data/full_repos/363411433
git clone --depth 1 --no-tags https://github.com/benagnes/Ensc450Lab1.git f:/verilog_sva_gh_scraper/data/full_repos/355394976
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCPXG_Sample_Code_for_VC707.git f:/verilog_sva_gh_scraper/data/full_repos/354681775
git clone --depth 1 --no-tags https://github.com/fleb72/FPGA-Alchitry-7segments-display.git f:/verilog_sva_gh_scraper/data/full_repos/354831333
git clone --depth 1 --no-tags https://github.com/cGandom/ARM-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/354824138
git clone --depth 1 --no-tags https://github.com/Lvwings/AD5313R.git f:/verilog_sva_gh_scraper/data/full_repos/358540427
git clone --depth 1 --no-tags https://github.com/zxc3wyx/50-commands-pipline-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/360204656
git clone --depth 1 --no-tags https://github.com/MJVARMA/DigitalAlarmClock-using-Nexys-4-Artix-7-FPGA-board.git f:/verilog_sva_gh_scraper/data/full_repos/360762020
git clone --depth 1 --no-tags https://github.com/dipeshmanandhar/ECE4550-FPGA-DIP.git f:/verilog_sva_gh_scraper/data/full_repos/360575220
git clone --depth 1 --no-tags https://github.com/AlexLanzano/approximate_adder.git f:/verilog_sva_gh_scraper/data/full_repos/356915570
git clone --depth 1 --no-tags https://github.com/btheobald/mips_insp.git f:/verilog_sva_gh_scraper/data/full_repos/356341070
git clone --depth 1 --no-tags https://github.com/unal-edigital2/Lab02-j1_soc.git f:/verilog_sva_gh_scraper/data/full_repos/355891624
git clone --depth 1 --no-tags https://github.com/zwm/uart.git f:/verilog_sva_gh_scraper/data/full_repos/356235220
git clone --depth 1 --no-tags https://github.com/Philngtn/HardwareVerification_Calculator2.git f:/verilog_sva_gh_scraper/data/full_repos/358045963
git clone --depth 1 --no-tags https://github.com/Michelle-Dozal/DesignArchitectureOfComputerSystems.git f:/verilog_sva_gh_scraper/data/full_repos/359885090
git clone --depth 1 --no-tags https://github.com/sweatySpaghett1/sweatySpaghett1.git f:/verilog_sva_gh_scraper/data/full_repos/364086826
git clone --depth 1 --no-tags https://github.com/Andrew-LTC/Lab11.git f:/verilog_sva_gh_scraper/data/full_repos/363497042
git clone --depth 1 --no-tags https://github.com/kotyadamohini/complex_vector_multiplier_using_4_DA.git f:/verilog_sva_gh_scraper/data/full_repos/363583789
git clone --depth 1 --no-tags https://github.com/hitczw/small_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/355452738
git clone --depth 1 --no-tags https://github.com/Edragon/FPGA_SDK.git f:/verilog_sva_gh_scraper/data/full_repos/355459357
git clone --depth 1 --no-tags https://github.com/bperritt/simple-processor-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/355669789
git clone --depth 1 --no-tags https://github.com/yportne13/exampleSpinalHDLMatrix.git f:/verilog_sva_gh_scraper/data/full_repos/354905014
git clone --depth 1 --no-tags https://github.com/Brecht-CodeLab/verilog_code_T4.git f:/verilog_sva_gh_scraper/data/full_repos/355910755
git clone --depth 1 --no-tags https://github.com/Digital-Systems-Design/RandomProjects.git f:/verilog_sva_gh_scraper/data/full_repos/360960121
git clone --depth 1 --no-tags https://github.com/xwang8998/pll.git f:/verilog_sva_gh_scraper/data/full_repos/363133140
git clone --depth 1 --no-tags https://github.com/mehrnaz78/CAL.git f:/verilog_sva_gh_scraper/data/full_repos/357217084
git clone --depth 1 --no-tags https://github.com/labolas89/axis_fraction_divider.git f:/verilog_sva_gh_scraper/data/full_repos/361463073
git clone --depth 1 --no-tags https://github.com/BotOlsen/CosmicProcessingUnit.git f:/verilog_sva_gh_scraper/data/full_repos/361569415
git clone --depth 1 --no-tags https://github.com/kennethGHS/Nios2AlarmClock.git f:/verilog_sva_gh_scraper/data/full_repos/361580457
git clone --depth 1 --no-tags https://github.com/mihai053/ToyRISC-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/361737978
git clone --depth 1 --no-tags https://github.com/shubhi704/User-defined-FSM.git f:/verilog_sva_gh_scraper/data/full_repos/362415543
git clone --depth 1 --no-tags https://github.com/LungHuiWu/Single-cycle-MIPS-processor.git f:/verilog_sva_gh_scraper/data/full_repos/362397619
git clone --depth 1 --no-tags https://github.com/nxquangce/de2i_150_vga.git f:/verilog_sva_gh_scraper/data/full_repos/362309714
git clone --depth 1 --no-tags https://github.com/jikute/HDLBits_Problems1.git f:/verilog_sva_gh_scraper/data/full_repos/359763668
git clone --depth 1 --no-tags https://github.com/SnoopiACK/tse_tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/353037499
git clone --depth 1 --no-tags https://github.com/he-actlab/cs3220-16fa-examples.git f:/verilog_sva_gh_scraper/data/full_repos/354712318
git clone --depth 1 --no-tags https://github.com/gengyu89/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/354656263
git clone --depth 1 --no-tags https://github.com/PE-611/UART_TX.git f:/verilog_sva_gh_scraper/data/full_repos/355107603
git clone --depth 1 --no-tags https://github.com/ssadeg10/binary-counter.git f:/verilog_sva_gh_scraper/data/full_repos/359047333
git clone --depth 1 --no-tags https://github.com/farmerzhang1/Digital-Design-20fall.git f:/verilog_sva_gh_scraper/data/full_repos/358859332
git clone --depth 1 --no-tags https://github.com/LLGL1/Instanciamientos.git f:/verilog_sva_gh_scraper/data/full_repos/358095295
git clone --depth 1 --no-tags https://github.com/Manarabdelaty/caravel-lite.git f:/verilog_sva_gh_scraper/data/full_repos/358755863
git clone --depth 1 --no-tags https://github.com/KirolosAssaad/Vending-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/360067099
git clone --depth 1 --no-tags https://github.com/M4RKERGit/DrumMachine_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/359614665
git clone --depth 1 --no-tags https://github.com/osheng/Timer.git f:/verilog_sva_gh_scraper/data/full_repos/359606614
git clone --depth 1 --no-tags https://github.com/HalOwens/MAX1000SPI.git f:/verilog_sva_gh_scraper/data/full_repos/352865551
git clone --depth 1 --no-tags https://github.com/mertcdnmz/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/353042619
git clone --depth 1 --no-tags https://github.com/Infineon/sx3_testpattern.git f:/verilog_sva_gh_scraper/data/full_repos/353747917
git clone --depth 1 --no-tags https://github.com/Harshitha172000/Vending_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/355509391
git clone --depth 1 --no-tags https://github.com/rachelbe/final_compeng.git f:/verilog_sva_gh_scraper/data/full_repos/363020489
git clone --depth 1 --no-tags https://github.com/ne-egor/proc.git f:/verilog_sva_gh_scraper/data/full_repos/363093028
git clone --depth 1 --no-tags https://github.com/kingston-wang/G8_ConwaysGameOfLife.git f:/verilog_sva_gh_scraper/data/full_repos/358121235
git clone --depth 1 --no-tags https://github.com/salvoronis/FFBD_lab3.git f:/verilog_sva_gh_scraper/data/full_repos/358048759
git clone --depth 1 --no-tags https://github.com/alipourostad/stopwatch_7seg.git f:/verilog_sva_gh_scraper/data/full_repos/354282373
git clone --depth 1 --no-tags https://github.com/bobliu321/ensc450lab44.git f:/verilog_sva_gh_scraper/data/full_repos/354210550
git clone --depth 1 --no-tags https://github.com/FJAM1309/practice-6.git f:/verilog_sva_gh_scraper/data/full_repos/357774843
git clone --depth 1 --no-tags https://github.com/IanDood/IntroduccionaVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/358073206
git clone --depth 1 --no-tags https://github.com/osheng/WallClock.git f:/verilog_sva_gh_scraper/data/full_repos/361507268
git clone --depth 1 --no-tags https://github.com/lpc123lpc/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/359718982
git clone --depth 1 --no-tags https://github.com/tnb918/Electronic-Coded-Lock.git f:/verilog_sva_gh_scraper/data/full_repos/363454383
git clone --depth 1 --no-tags https://github.com/K-Mozaffari/Functional-Verification-CalcII.git f:/verilog_sva_gh_scraper/data/full_repos/363459658
git clone --depth 1 --no-tags https://github.com/kriswangz/uart-learning.git f:/verilog_sva_gh_scraper/data/full_repos/361312863
git clone --depth 1 --no-tags https://github.com/MJVARMA/DigitalClock-using-Nexys-4-Artix-7-board.git f:/verilog_sva_gh_scraper/data/full_repos/362076632
git clone --depth 1 --no-tags https://github.com/GaloisInc/BESSPIN-chisel_processors.git f:/verilog_sva_gh_scraper/data/full_repos/357737907
git clone --depth 1 --no-tags https://github.com/tadzio8425/SED-PROY.git f:/verilog_sva_gh_scraper/data/full_repos/360940612
git clone --depth 1 --no-tags https://github.com/Andrew-LTC/Lab9.git f:/verilog_sva_gh_scraper/data/full_repos/358958377
git clone --depth 1 --no-tags https://github.com/zfqxuz/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/358822162
git clone --depth 1 --no-tags https://github.com/shibo-chen/EV_FPGA_Design.git f:/verilog_sva_gh_scraper/data/full_repos/359237676
git clone --depth 1 --no-tags https://github.com/llamcpp/m2.git f:/verilog_sva_gh_scraper/data/full_repos/360076624
git clone --depth 1 --no-tags https://github.com/zeyuxie197/Project_CV.git f:/verilog_sva_gh_scraper/data/full_repos/360224628
git clone --depth 1 --no-tags https://github.com/Sebastianzvla/Contador_9999.git f:/verilog_sva_gh_scraper/data/full_repos/358443579
git clone --depth 1 --no-tags https://github.com/gracetian-11/sha256.git f:/verilog_sva_gh_scraper/data/full_repos/353883624
