%%  ************    LibreSilicon's StdCellLibrary   *******************
%%
%%  Organisation:   Chipforge
%%                  Germany / European Union
%%
%%  Profile:        Chipforge focus on fine System-on-Chip Cores in
%%                  Verilog HDL Code which are easy understandable and
%%                  adjustable. For further information see
%%                          www.chipforge.org
%%                  there are projects from small cores up to PCBs, too.
%%
%%  File:           StdCellLib/Documents/LaTeX/circuit_AOI33.tex
%%
%%  Purpose:        Circuit File for AOI33
%%
%%  ************    LaTeX with circdia.sty package      ***************
%%
%%  ///////////////////////////////////////////////////////////////////
%%
%%  Copyright (c) 2018 by chipforge <hsank@nospam.chipforge.org>
%%  All rights reserved.
%%
%%      This Standard Cell Library is licensed under the Libre Silicon
%%      public license; you can redistribute it and/or modify it under
%%      the terms of the Libre Silicon public license as published by
%%      the Libre Silicon alliance, either version 1 of the License, or
%%      (at your option) any later version.
%%
%%      This design is distributed in the hope that it will be useful,
%%      but WITHOUT ANY WARRANTY; without even the implied warranty of
%%      MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
%%      See the Libre Silicon Public License for more details.
%%
%%  ///////////////////////////////////////////////////////////////////
\begin{center}
    Circuit
    \begin{figure}[h] %\caption{Circuit}
        \begin{center}
            \begin{circuitdiagram}{18}{12}
            \pin{1}{1}{L}{A0}    % pin A0
            \pin{1}{3}{L}{A1}    % pin A1
            \pin{1}{5}{L}{A2}    % pin A2
            \pin{1}{7}{L}{B0}    % pin B0
            \pin{1}{9}{L}{B1}    % pin B1
            \pin{1}{11}{L}{B2}   % pin B2
            \gate[\inputs{3}]{and}{5}{9}{R}{}{}    % AND gate -> right
            \gate[\inputs{3}]{and}{5}{3}{R}{}{}    % AND gate -> right
            \gate[\inputs{2}]{nor}{12}{6}{R}{}{}    % NOR gate -> right
            \wire{9}{3}{9}{4}     % wire between AND and NOR
            \wire{9}{9}{9}{8}     % wire between AND and NOR
            \pin{17}{6}{R}{Z}   % pin Z
            \end{circuitdiagram}
        \end{center}
    \end{figure}
\end{center}
