Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jan  6 17:19:49 2025
| Host         : DESKTOP-BEQKE54 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file FULL_ADDER_32_Bit_timing_summary_routed.rpt -pb FULL_ADDER_32_Bit_timing_summary_routed.pb -rpx FULL_ADDER_32_Bit_timing_summary_routed.rpx -warn_on_violation
| Design       : FULL_ADDER_32_Bit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   33          inf        0.000                      0                   33           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            sum[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.362ns  (logic 3.985ns (42.564%)  route 5.377ns (57.436%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 f  A_IBUF[0]_inst/O
                         net (fo=5, routed)           1.644     2.630    A_IBUF[0]
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.152     2.782 r  sum_OBUF[30]_inst_i_1/O
                         net (fo=15, routed)          3.733     6.515    sum_OBUF[2]
    T18                  OBUF (Prop_obuf_I_O)         2.847     9.362 r  sum_OBUF[30]_inst/O
                         net (fo=0)                   0.000     9.362    sum[30]
    T18                                                               r  sum[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            sum[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.276ns  (logic 3.754ns (40.473%)  route 5.522ns (59.527%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 f  A_IBUF[0]_inst/O
                         net (fo=5, routed)           1.644     2.630    A_IBUF[0]
    SLICE_X0Y54          LUT5 (Prop_lut5_I2_O)        0.124     2.754 r  sum_OBUF[31]_inst_i_1/O
                         net (fo=15, routed)          3.878     6.631    sum_OBUF[3]
    R18                  OBUF (Prop_obuf_I_O)         2.645     9.276 r  sum_OBUF[31]_inst/O
                         net (fo=0)                   0.000     9.276    sum[31]
    R18                                                               r  sum[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            sum[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.219ns  (logic 3.983ns (43.202%)  route 5.236ns (56.798%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 f  A_IBUF[0]_inst/O
                         net (fo=5, routed)           1.644     2.630    A_IBUF[0]
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.152     2.782 r  sum_OBUF[30]_inst_i_1/O
                         net (fo=15, routed)          3.592     6.374    sum_OBUF[2]
    P14                  OBUF (Prop_obuf_I_O)         2.845     9.219 r  sum_OBUF[28]_inst/O
                         net (fo=0)                   0.000     9.219    sum[28]
    P14                                                               r  sum[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            sum[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.133ns  (logic 3.753ns (41.095%)  route 5.380ns (58.905%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 f  A_IBUF[0]_inst/O
                         net (fo=5, routed)           1.644     2.630    A_IBUF[0]
    SLICE_X0Y54          LUT5 (Prop_lut5_I2_O)        0.124     2.754 r  sum_OBUF[31]_inst_i_1/O
                         net (fo=15, routed)          3.736     6.489    sum_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         2.644     9.133 r  sum_OBUF[29]_inst/O
                         net (fo=0)                   0.000     9.133    sum[29]
    N14                                                               r  sum[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            sum[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.052ns  (logic 3.967ns (43.829%)  route 5.085ns (56.171%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 f  A_IBUF[0]_inst/O
                         net (fo=5, routed)           1.644     2.630    A_IBUF[0]
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.152     2.782 r  sum_OBUF[30]_inst_i_1/O
                         net (fo=15, routed)          3.441     6.222    sum_OBUF[2]
    P18                  OBUF (Prop_obuf_I_O)         2.830     9.052 r  sum_OBUF[26]_inst/O
                         net (fo=0)                   0.000     9.052    sum[26]
    P18                                                               r  sum[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            sum[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.962ns  (logic 3.734ns (41.667%)  route 5.228ns (58.333%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 f  A_IBUF[0]_inst/O
                         net (fo=5, routed)           1.644     2.630    A_IBUF[0]
    SLICE_X0Y54          LUT5 (Prop_lut5_I2_O)        0.124     2.754 r  sum_OBUF[31]_inst_i_1/O
                         net (fo=15, routed)          3.584     6.337    sum_OBUF[3]
    N17                  OBUF (Prop_obuf_I_O)         2.624     8.962 r  sum_OBUF[27]_inst/O
                         net (fo=0)                   0.000     8.962    sum[27]
    N17                                                               r  sum[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            sum[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.888ns  (logic 3.955ns (44.496%)  route 4.933ns (55.504%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 f  A_IBUF[0]_inst/O
                         net (fo=5, routed)           1.644     2.630    A_IBUF[0]
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.152     2.782 r  sum_OBUF[30]_inst_i_1/O
                         net (fo=15, routed)          3.289     6.071    sum_OBUF[2]
    M17                  OBUF (Prop_obuf_I_O)         2.817     8.888 r  sum_OBUF[24]_inst/O
                         net (fo=0)                   0.000     8.888    sum[24]
    M17                                                               r  sum[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            sum[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.799ns  (logic 3.724ns (42.318%)  route 5.075ns (57.682%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 f  A_IBUF[0]_inst/O
                         net (fo=5, routed)           1.644     2.630    A_IBUF[0]
    SLICE_X0Y54          LUT5 (Prop_lut5_I2_O)        0.124     2.754 r  sum_OBUF[31]_inst_i_1/O
                         net (fo=15, routed)          3.431     6.185    sum_OBUF[3]
    M16                  OBUF (Prop_obuf_I_O)         2.614     8.799 r  sum_OBUF[25]_inst/O
                         net (fo=0)                   0.000     8.799    sum[25]
    M16                                                               r  sum[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            sum[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.738ns  (logic 3.956ns (45.277%)  route 4.782ns (54.723%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 f  A_IBUF[0]_inst/O
                         net (fo=5, routed)           1.644     2.630    A_IBUF[0]
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.152     2.782 r  sum_OBUF[30]_inst_i_1/O
                         net (fo=15, routed)          3.138     5.920    sum_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         2.819     8.738 r  sum_OBUF[22]_inst/O
                         net (fo=0)                   0.000     8.738    sum[22]
    N16                                                               r  sum[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            sum[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.643ns  (logic 3.720ns (43.040%)  route 4.923ns (56.960%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 f  A_IBUF[0]_inst/O
                         net (fo=5, routed)           1.644     2.630    A_IBUF[0]
    SLICE_X0Y54          LUT5 (Prop_lut5_I2_O)        0.124     2.754 r  sum_OBUF[31]_inst_i_1/O
                         net (fo=15, routed)          3.279     6.033    sum_OBUF[3]
    N15                  OBUF (Prop_obuf_I_O)         2.610     8.643 r  sum_OBUF[23]_inst/O
                         net (fo=0)                   0.000     8.643    sum[23]
    N15                                                               r  sum[23] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.139ns  (logic 1.423ns (66.516%)  route 0.716ns (33.484%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    T13                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  Cin_IBUF_inst/O
                         net (fo=5, routed)           0.374     0.589    adders[1].sum_32_bit_adders/Cin_IBUF
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.045     0.634 r  adders[1].sum_32_bit_adders/Sum/O
                         net (fo=1, routed)           0.342     0.977    sum_OBUF[1]
    U14                  OBUF (Prop_obuf_I_O)         1.162     2.139 r  sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.139    sum[1]
    U14                                                               r  sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.190ns  (logic 1.449ns (66.158%)  route 0.741ns (33.842%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    T13                  IBUF (Prop_ibuf_I_O)         0.216     0.216 f  Cin_IBUF_inst/O
                         net (fo=5, routed)           0.373     0.588    Cin_IBUF
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.045     0.633 r  sum_OBUF[31]_inst_i_1/O
                         net (fo=15, routed)          0.368     1.002    sum_OBUF[3]
    V10                  OBUF (Prop_obuf_I_O)         1.188     2.190 r  sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.190    sum[3]
    V10                                                               r  sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.251ns  (logic 1.504ns (66.823%)  route 0.747ns (33.177%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    T13                  IBUF (Prop_ibuf_I_O)         0.216     0.216 f  Cin_IBUF_inst/O
                         net (fo=5, routed)           0.373     0.588    Cin_IBUF
    SLICE_X0Y54          LUT5 (Prop_lut5_I2_O)        0.048     0.636 r  sum_OBUF[30]_inst_i_1/O
                         net (fo=15, routed)          0.374     1.010    sum_OBUF[2]
    V11                  OBUF (Prop_obuf_I_O)         1.240     2.251 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.251    sum[2]
    V11                                                               r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.252ns  (logic 1.424ns (63.253%)  route 0.828ns (36.747%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    T13                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  Cin_IBUF_inst/O
                         net (fo=5, routed)           0.499     0.715    sum_32_bit/Cin_IBUF
    SLICE_X0Y54          LUT3 (Prop_lut3_I2_O)        0.045     0.760 r  sum_32_bit/Sum/O
                         net (fo=1, routed)           0.329     1.088    sum_OBUF[0]
    V14                  OBUF (Prop_obuf_I_O)         1.164     2.252 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.252    sum[0]
    V14                                                               r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            sum[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.260ns  (logic 1.448ns (64.092%)  route 0.811ns (35.908%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    T13                  IBUF (Prop_ibuf_I_O)         0.216     0.216 f  Cin_IBUF_inst/O
                         net (fo=5, routed)           0.373     0.588    Cin_IBUF
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.045     0.633 r  sum_OBUF[31]_inst_i_1/O
                         net (fo=15, routed)          0.439     1.072    sum_OBUF[3]
    U12                  OBUF (Prop_obuf_I_O)         1.188     2.260 r  sum_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.260    sum[5]
    U12                                                               r  sum[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            sum[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.267ns  (logic 1.506ns (66.397%)  route 0.762ns (33.603%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    T13                  IBUF (Prop_ibuf_I_O)         0.216     0.216 f  Cin_IBUF_inst/O
                         net (fo=5, routed)           0.373     0.588    Cin_IBUF
    SLICE_X0Y54          LUT5 (Prop_lut5_I2_O)        0.048     0.636 r  sum_OBUF[30]_inst_i_1/O
                         net (fo=15, routed)          0.389     1.026    sum_OBUF[2]
    V12                  OBUF (Prop_obuf_I_O)         1.242     2.267 r  sum_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.267    sum[4]
    V12                                                               r  sum[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            sum[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.313ns  (logic 1.431ns (61.878%)  route 0.882ns (38.122%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    T13                  IBUF (Prop_ibuf_I_O)         0.216     0.216 f  Cin_IBUF_inst/O
                         net (fo=5, routed)           0.373     0.588    Cin_IBUF
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.045     0.633 r  sum_OBUF[31]_inst_i_1/O
                         net (fo=15, routed)          0.509     1.142    sum_OBUF[3]
    T11                  OBUF (Prop_obuf_I_O)         1.170     2.313 r  sum_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.313    sum[7]
    T11                                                               r  sum[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            sum[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.331ns  (logic 1.500ns (64.342%)  route 0.831ns (35.658%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    T13                  IBUF (Prop_ibuf_I_O)         0.216     0.216 f  Cin_IBUF_inst/O
                         net (fo=5, routed)           0.373     0.588    Cin_IBUF
    SLICE_X0Y54          LUT5 (Prop_lut5_I2_O)        0.048     0.636 r  sum_OBUF[30]_inst_i_1/O
                         net (fo=15, routed)          0.459     1.095    sum_OBUF[2]
    U11                  OBUF (Prop_obuf_I_O)         1.236     2.331 r  sum_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.331    sum[6]
    U11                                                               r  sum[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            sum[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.377ns  (logic 1.426ns (59.964%)  route 0.952ns (40.036%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    T13                  IBUF (Prop_ibuf_I_O)         0.216     0.216 f  Cin_IBUF_inst/O
                         net (fo=5, routed)           0.373     0.588    Cin_IBUF
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.045     0.633 r  sum_OBUF[31]_inst_i_1/O
                         net (fo=15, routed)          0.579     1.212    sum_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         1.165     2.377 r  sum_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.377    sum[9]
    U16                                                               r  sum[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            sum[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.388ns  (logic 1.487ns (62.283%)  route 0.901ns (37.717%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    T13                  IBUF (Prop_ibuf_I_O)         0.216     0.216 f  Cin_IBUF_inst/O
                         net (fo=5, routed)           0.373     0.588    Cin_IBUF
    SLICE_X0Y54          LUT5 (Prop_lut5_I2_O)        0.048     0.636 r  sum_OBUF[30]_inst_i_1/O
                         net (fo=15, routed)          0.528     1.164    sum_OBUF[2]
    V17                  OBUF (Prop_obuf_I_O)         1.223     2.388 r  sum_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.388    sum[8]
    V17                                                               r  sum[8] (OUT)
  -------------------------------------------------------------------    -------------------





