{
    "micro/bm_add_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_add_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_add_lpm.blif",
        "max_rss(MiB)": 59.6,
        "exec_time(ms)": 190.3,
        "techmap_time(ms)": 5.2,
        "Pi": 4,
        "Po": 2,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Total Node": 3
    },
    "micro/bm_add_lpm/k6_N10_40nm": {
        "test_name": "micro/bm_add_lpm/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_add_lpm.blif",
        "max_rss(MiB)": 42,
        "exec_time(ms)": 21.9,
        "techmap_time(ms)": 5.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "micro/bm_add_lpm/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_add_lpm/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_add_lpm.blif",
        "max_rss(MiB)": 56.3,
        "exec_time(ms)": 157.7,
        "techmap_time(ms)": 5.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "micro/bm_add_lpm/no_arch": {
        "test_name": "micro/bm_add_lpm/no_arch",
        "input_blif": "bm_add_lpm.blif",
        "max_rss(MiB)": 39,
        "exec_time(ms)": 9.6,
        "techmap_time(ms)": 6.3,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "micro/bm_and_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_and_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_and_log.blif",
        "max_rss(MiB)": 70.3,
        "exec_time(ms)": 226.4,
        "techmap_time(ms)": 33.3,
        "Pi": 64,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "micro/bm_and_log/k6_N10_40nm": {
        "test_name": "micro/bm_and_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_and_log.blif",
        "max_rss(MiB)": 53.3,
        "exec_time(ms)": 50.5,
        "techmap_time(ms)": 34.4,
        "Pi": 64,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "micro/bm_and_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_and_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_and_log.blif",
        "max_rss(MiB)": 69.2,
        "exec_time(ms)": 204.1,
        "techmap_time(ms)": 33.6,
        "Pi": 64,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "micro/bm_and_log/no_arch": {
        "test_name": "micro/bm_and_log/no_arch",
        "input_blif": "bm_and_log.blif",
        "max_rss(MiB)": 52.8,
        "exec_time(ms)": 40.2,
        "techmap_time(ms)": 35.1,
        "Pi": 64,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "micro/bm_arithmetic_unused_bits/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_arithmetic_unused_bits/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_arithmetic_unused_bits.blif",
        "max_rss(MiB)": 107.5,
        "exec_time(ms)": 425.6,
        "techmap_time(ms)": 245.2,
        "Pi": 609,
        "Po": 144,
        "logic element": 88,
        "latch": 144,
        "Adder": 184,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 36,
        "Average Path": 4,
        "Estimated LUTs": 88,
        "Total Node": 420
    },
    "micro/bm_arithmetic_unused_bits/k6_N10_40nm": {
        "test_name": "micro/bm_arithmetic_unused_bits/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_arithmetic_unused_bits.blif",
        "max_rss(MiB)": 127.9,
        "exec_time(ms)": 533.3,
        "techmap_time(ms)": 517.5,
        "Pi": 529,
        "Po": 144,
        "logic element": 3736,
        "latch": 144,
        "generic logic size": 6,
        "Longest Path": 65,
        "Average Path": 4,
        "Estimated LUTs": 3736,
        "Total Node": 3880
    },
    "micro/bm_arithmetic_unused_bits/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_arithmetic_unused_bits/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_arithmetic_unused_bits.blif",
        "max_rss(MiB)": 107.3,
        "exec_time(ms)": 408.1,
        "techmap_time(ms)": 256.8,
        "Pi": 609,
        "Po": 144,
        "logic element": 352,
        "latch": 144,
        "Multiplier": 4,
        "generic logic size": 6,
        "Longest Path": 36,
        "Average Path": 4,
        "Estimated LUTs": 352,
        "Total Node": 500
    },
    "micro/bm_arithmetic_unused_bits/no_arch": {
        "test_name": "micro/bm_arithmetic_unused_bits/no_arch",
        "input_blif": "bm_arithmetic_unused_bits.blif",
        "max_rss(MiB)": 129,
        "exec_time(ms)": 511.5,
        "techmap_time(ms)": 507.6,
        "Pi": 529,
        "Po": 144,
        "logic element": 3736,
        "latch": 144,
        "Longest Path": 65,
        "Average Path": 4,
        "Estimated LUTs": 3736,
        "Total Node": 3880
    },
    "micro/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_base_multiply.blif",
        "max_rss(MiB)": 87,
        "exec_time(ms)": 251.4,
        "techmap_time(ms)": 83,
        "Pi": 48,
        "Po": 78,
        "logic element": 24,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 24,
        "Total Node": 83
    },
    "micro/bm_base_multiply/k6_N10_40nm": {
        "test_name": "micro/bm_base_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_base_multiply.blif",
        "max_rss(MiB)": 71.7,
        "exec_time(ms)": 116.9,
        "techmap_time(ms)": 101.2,
        "Pi": 48,
        "Po": 78,
        "logic element": 709,
        "latch": 55,
        "generic logic size": 6,
        "Longest Path": 25,
        "Average Path": 4,
        "Estimated LUTs": 709,
        "Total Node": 764
    },
    "micro/bm_base_multiply/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_base_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_base_multiply.blif",
        "max_rss(MiB)": 85.8,
        "exec_time(ms)": 245.4,
        "techmap_time(ms)": 88,
        "Pi": 48,
        "Po": 78,
        "logic element": 24,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 24,
        "Total Node": 83
    },
    "micro/bm_base_multiply/no_arch": {
        "test_name": "micro/bm_base_multiply/no_arch",
        "input_blif": "bm_base_multiply.blif",
        "max_rss(MiB)": 72.2,
        "exec_time(ms)": 103.9,
        "techmap_time(ms)": 100.1,
        "Pi": 48,
        "Po": 78,
        "logic element": 709,
        "latch": 55,
        "Longest Path": 25,
        "Average Path": 4,
        "Estimated LUTs": 709,
        "Total Node": 764
    },
    "micro/bm_dag1_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag1_log.blif",
        "max_rss(MiB)": 59.2,
        "exec_time(ms)": 162.6,
        "techmap_time(ms)": 11.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 10,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/bm_dag1_log/k6_N10_40nm": {
        "test_name": "micro/bm_dag1_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag1_log.blif",
        "max_rss(MiB)": 43.5,
        "exec_time(ms)": 25.3,
        "techmap_time(ms)": 11.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 10,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/bm_dag1_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag1_log.blif",
        "max_rss(MiB)": 58.1,
        "exec_time(ms)": 175.6,
        "techmap_time(ms)": 9.5,
        "Pi": 4,
        "Po": 2,
        "logic element": 10,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/bm_dag1_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag1_log_mod.blif",
        "max_rss(MiB)": 63.9,
        "exec_time(ms)": 206.4,
        "techmap_time(ms)": 26.7,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 30
    },
    "micro/bm_dag1_log_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag1_log_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag1_log_mod.blif",
        "max_rss(MiB)": 46.1,
        "exec_time(ms)": 39.9,
        "techmap_time(ms)": 24.8,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 30
    },
    "micro/bm_dag1_log_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag1_log_mod.blif",
        "max_rss(MiB)": 62.5,
        "exec_time(ms)": 197.1,
        "techmap_time(ms)": 26.7,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 30
    },
    "micro/bm_dag1_log_mod/no_arch": {
        "test_name": "micro/bm_dag1_log_mod/no_arch",
        "input_blif": "bm_dag1_log_mod.blif",
        "max_rss(MiB)": 45.8,
        "exec_time(ms)": 30.5,
        "techmap_time(ms)": 27,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 8,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 30
    },
    "micro/bm_dag1_log/no_arch": {
        "test_name": "micro/bm_dag1_log/no_arch",
        "input_blif": "bm_dag1_log.blif",
        "max_rss(MiB)": 42.7,
        "exec_time(ms)": 15.7,
        "techmap_time(ms)": 12.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 10,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/bm_dag1_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag1_lpm.blif",
        "max_rss(MiB)": 58.1,
        "exec_time(ms)": 189.6,
        "techmap_time(ms)": 11.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Adder": 15,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 19
    },
    "micro/bm_dag1_lpm/k6_N10_40nm": {
        "test_name": "micro/bm_dag1_lpm/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag1_lpm.blif",
        "max_rss(MiB)": 40.8,
        "exec_time(ms)": 25.3,
        "techmap_time(ms)": 10.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 19,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 19,
        "Total Node": 19
    },
    "micro/bm_dag1_lpm/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag1_lpm/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag1_lpm.blif",
        "max_rss(MiB)": 60,
        "exec_time(ms)": 168.3,
        "techmap_time(ms)": 10.5,
        "Pi": 4,
        "Po": 2,
        "logic element": 19,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 19,
        "Total Node": 19
    },
    "micro/bm_dag1_lpm/no_arch": {
        "test_name": "micro/bm_dag1_lpm/no_arch",
        "input_blif": "bm_dag1_lpm.blif",
        "max_rss(MiB)": 41.2,
        "exec_time(ms)": 15.2,
        "techmap_time(ms)": 11.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 19,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 19,
        "Total Node": 19
    },
    "micro/bm_dag1_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag1_mod.blif",
        "max_rss(MiB)": 64.1,
        "exec_time(ms)": 183.5,
        "techmap_time(ms)": 30,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 13,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 35
    },
    "micro/bm_dag1_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag1_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag1_mod.blif",
        "max_rss(MiB)": 44.6,
        "exec_time(ms)": 41.9,
        "techmap_time(ms)": 27.8,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 13,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 35
    },
    "micro/bm_dag1_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag1_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag1_mod.blif",
        "max_rss(MiB)": 62.8,
        "exec_time(ms)": 192.8,
        "techmap_time(ms)": 28.8,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 13,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 35
    },
    "micro/bm_dag1_mod/no_arch": {
        "test_name": "micro/bm_dag1_mod/no_arch",
        "input_blif": "bm_dag1_mod.blif",
        "max_rss(MiB)": 45.1,
        "exec_time(ms)": 32.8,
        "techmap_time(ms)": 29.7,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 13,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 35
    },
    "micro/bm_dag2_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag2_log.blif",
        "max_rss(MiB)": 60.3,
        "exec_time(ms)": 175.6,
        "techmap_time(ms)": 11.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 10,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/bm_dag2_log/k6_N10_40nm": {
        "test_name": "micro/bm_dag2_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag2_log.blif",
        "max_rss(MiB)": 43.7,
        "exec_time(ms)": 23.1,
        "techmap_time(ms)": 9.5,
        "Pi": 4,
        "Po": 2,
        "logic element": 10,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/bm_dag2_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag2_log.blif",
        "max_rss(MiB)": 58,
        "exec_time(ms)": 178.1,
        "techmap_time(ms)": 10.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 10,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/bm_dag2_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag2_log_mod.blif",
        "max_rss(MiB)": 62.1,
        "exec_time(ms)": 173.2,
        "techmap_time(ms)": 19.4,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 11,
        "latch": 7,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 19
    },
    "micro/bm_dag2_log_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag2_log_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag2_log_mod.blif",
        "max_rss(MiB)": 45.2,
        "exec_time(ms)": 34.1,
        "techmap_time(ms)": 19.6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 11,
        "latch": 7,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 19
    },
    "micro/bm_dag2_log_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag2_log_mod.blif",
        "max_rss(MiB)": 61,
        "exec_time(ms)": 160,
        "techmap_time(ms)": 18.4,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 11,
        "latch": 7,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 19
    },
    "micro/bm_dag2_log_mod/no_arch": {
        "test_name": "micro/bm_dag2_log_mod/no_arch",
        "input_blif": "bm_dag2_log_mod.blif",
        "max_rss(MiB)": 43.2,
        "exec_time(ms)": 21.6,
        "techmap_time(ms)": 17.9,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 11,
        "latch": 7,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 19
    },
    "micro/bm_dag2_log/no_arch": {
        "test_name": "micro/bm_dag2_log/no_arch",
        "input_blif": "bm_dag2_log.blif",
        "max_rss(MiB)": 42.1,
        "exec_time(ms)": 13.9,
        "techmap_time(ms)": 10.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 10,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/bm_dag2_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag2_lpm.blif",
        "max_rss(MiB)": 58.7,
        "exec_time(ms)": 170.8,
        "techmap_time(ms)": 10.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Adder": 9,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 2,
        "Total Node": 11
    },
    "micro/bm_dag2_lpm/k6_N10_40nm": {
        "test_name": "micro/bm_dag2_lpm/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag2_lpm.blif",
        "max_rss(MiB)": 42.6,
        "exec_time(ms)": 25.3,
        "techmap_time(ms)": 9.3,
        "Pi": 4,
        "Po": 2,
        "logic element": 11,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 11,
        "Total Node": 11
    },
    "micro/bm_dag2_lpm/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag2_lpm/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag2_lpm.blif",
        "max_rss(MiB)": 59.4,
        "exec_time(ms)": 161.8,
        "techmap_time(ms)": 7.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 11,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 11,
        "Total Node": 11
    },
    "micro/bm_dag2_lpm/no_arch": {
        "test_name": "micro/bm_dag2_lpm/no_arch",
        "input_blif": "bm_dag2_lpm.blif",
        "max_rss(MiB)": 38.3,
        "exec_time(ms)": 13.3,
        "techmap_time(ms)": 9.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 11,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 11,
        "Total Node": 11
    },
    "micro/bm_dag2_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag2_mod.blif",
        "max_rss(MiB)": 61.2,
        "exec_time(ms)": 184.8,
        "techmap_time(ms)": 17.6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 11,
        "latch": 7,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 19
    },
    "micro/bm_dag2_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag2_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag2_mod.blif",
        "max_rss(MiB)": 42.8,
        "exec_time(ms)": 32.9,
        "techmap_time(ms)": 18,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 11,
        "latch": 7,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 19
    },
    "micro/bm_dag2_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag2_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag2_mod.blif",
        "max_rss(MiB)": 59.2,
        "exec_time(ms)": 181.6,
        "techmap_time(ms)": 17.9,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 11,
        "latch": 7,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 19
    },
    "micro/bm_dag2_mod/no_arch": {
        "test_name": "micro/bm_dag2_mod/no_arch",
        "input_blif": "bm_dag2_mod.blif",
        "max_rss(MiB)": 42.7,
        "exec_time(ms)": 22.9,
        "techmap_time(ms)": 18.8,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 11,
        "latch": 7,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 19
    },
    "micro/bm_dag3_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag3_log.blif",
        "max_rss(MiB)": 59.7,
        "exec_time(ms)": 184.4,
        "techmap_time(ms)": 16,
        "Pi": 4,
        "Po": 2,
        "logic element": 18,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 18,
        "Total Node": 18
    },
    "micro/bm_dag3_log/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag3_log.blif",
        "max_rss(MiB)": 42.1,
        "exec_time(ms)": 31.7,
        "techmap_time(ms)": 16.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 18,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 18,
        "Total Node": 18
    },
    "micro/bm_dag3_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag3_log.blif",
        "max_rss(MiB)": 58.6,
        "exec_time(ms)": 180.5,
        "techmap_time(ms)": 15.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 18,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 18,
        "Total Node": 18
    },
    "micro/bm_dag3_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag3_log_mod.blif",
        "max_rss(MiB)": 62.4,
        "exec_time(ms)": 199.9,
        "techmap_time(ms)": 36.9,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 38,
        "latch": 12,
        "generic logic size": 4,
        "Longest Path": 18,
        "Average Path": 5,
        "Estimated LUTs": 38,
        "Total Node": 51
    },
    "micro/bm_dag3_log_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_log_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag3_log_mod.blif",
        "max_rss(MiB)": 45.7,
        "exec_time(ms)": 50.3,
        "techmap_time(ms)": 36.4,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 38,
        "latch": 12,
        "generic logic size": 6,
        "Longest Path": 18,
        "Average Path": 5,
        "Estimated LUTs": 38,
        "Total Node": 51
    },
    "micro/bm_dag3_log_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag3_log_mod.blif",
        "max_rss(MiB)": 61.9,
        "exec_time(ms)": 169.8,
        "techmap_time(ms)": 36.7,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 38,
        "latch": 12,
        "generic logic size": 6,
        "Longest Path": 18,
        "Average Path": 5,
        "Estimated LUTs": 38,
        "Total Node": 51
    },
    "micro/bm_dag3_log_mod/no_arch": {
        "test_name": "micro/bm_dag3_log_mod/no_arch",
        "input_blif": "bm_dag3_log_mod.blif",
        "max_rss(MiB)": 45.8,
        "exec_time(ms)": 43.2,
        "techmap_time(ms)": 39.3,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 38,
        "latch": 12,
        "Longest Path": 18,
        "Average Path": 5,
        "Estimated LUTs": 38,
        "Total Node": 51
    },
    "micro/bm_dag3_log/no_arch": {
        "test_name": "micro/bm_dag3_log/no_arch",
        "input_blif": "bm_dag3_log.blif",
        "max_rss(MiB)": 43.2,
        "exec_time(ms)": 20.6,
        "techmap_time(ms)": 16.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 18,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 18,
        "Total Node": 18
    },
    "micro/bm_dag3_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag3_lpm.blif",
        "max_rss(MiB)": 58.6,
        "exec_time(ms)": 178.9,
        "techmap_time(ms)": 12.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Adder": 21,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 2,
        "Total Node": 23
    },
    "micro/bm_dag3_lpm/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_lpm/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag3_lpm.blif",
        "max_rss(MiB)": 43.6,
        "exec_time(ms)": 26.9,
        "techmap_time(ms)": 12.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 23,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 23,
        "Total Node": 23
    },
    "micro/bm_dag3_lpm/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag3_lpm.blif",
        "max_rss(MiB)": 57.8,
        "exec_time(ms)": 157,
        "techmap_time(ms)": 11.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 23,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 23,
        "Total Node": 23
    },
    "micro/bm_dag3_lpm_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag3_lpm_log.blif",
        "max_rss(MiB)": 62.3,
        "exec_time(ms)": 189.3,
        "techmap_time(ms)": 18.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 16,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 16,
        "Total Node": 22
    },
    "micro/bm_dag3_lpm_log/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_lpm_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag3_lpm_log.blif",
        "max_rss(MiB)": 45.7,
        "exec_time(ms)": 31.5,
        "techmap_time(ms)": 17.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 22,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 22,
        "Total Node": 22
    },
    "micro/bm_dag3_lpm_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag3_lpm_log.blif",
        "max_rss(MiB)": 62.1,
        "exec_time(ms)": 179.9,
        "techmap_time(ms)": 19.5,
        "Pi": 4,
        "Po": 2,
        "logic element": 22,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 22,
        "Total Node": 22
    },
    "micro/bm_dag3_lpm_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag3_lpm_log_mod.blif",
        "max_rss(MiB)": 63.2,
        "exec_time(ms)": 197.2,
        "techmap_time(ms)": 39.9,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 37,
        "latch": 12,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 19,
        "Average Path": 5,
        "Estimated LUTs": 37,
        "Total Node": 56
    },
    "micro/bm_dag3_lpm_log_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_lpm_log_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag3_lpm_log_mod.blif",
        "max_rss(MiB)": 46.5,
        "exec_time(ms)": 54.4,
        "techmap_time(ms)": 39.6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 40,
        "latch": 12,
        "generic logic size": 6,
        "Longest Path": 19,
        "Average Path": 5,
        "Estimated LUTs": 40,
        "Total Node": 53
    },
    "micro/bm_dag3_lpm_log_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag3_lpm_log_mod.blif",
        "max_rss(MiB)": 62.1,
        "exec_time(ms)": 204.6,
        "techmap_time(ms)": 38.2,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 40,
        "latch": 12,
        "generic logic size": 6,
        "Longest Path": 19,
        "Average Path": 5,
        "Estimated LUTs": 40,
        "Total Node": 53
    },
    "micro/bm_dag3_lpm_log_mod/no_arch": {
        "test_name": "micro/bm_dag3_lpm_log_mod/no_arch",
        "input_blif": "bm_dag3_lpm_log_mod.blif",
        "max_rss(MiB)": 46,
        "exec_time(ms)": 47.5,
        "techmap_time(ms)": 43.6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 40,
        "latch": 12,
        "Longest Path": 19,
        "Average Path": 5,
        "Estimated LUTs": 40,
        "Total Node": 53
    },
    "micro/bm_dag3_lpm_log/no_arch": {
        "test_name": "micro/bm_dag3_lpm_log/no_arch",
        "input_blif": "bm_dag3_lpm_log.blif",
        "max_rss(MiB)": 41.2,
        "exec_time(ms)": 21.8,
        "techmap_time(ms)": 18,
        "Pi": 4,
        "Po": 2,
        "logic element": 22,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 22,
        "Total Node": 22
    },
    "micro/bm_dag3_lpm_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag3_lpm_mod.blif",
        "max_rss(MiB)": 61.6,
        "exec_time(ms)": 209.9,
        "techmap_time(ms)": 40.5,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 11,
        "latch": 14,
        "Adder": 45,
        "generic logic size": 4,
        "Longest Path": 16,
        "Average Path": 5,
        "Estimated LUTs": 11,
        "Total Node": 71
    },
    "micro/bm_dag3_lpm_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_lpm_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag3_lpm_mod.blif",
        "max_rss(MiB)": 46.9,
        "exec_time(ms)": 52.7,
        "techmap_time(ms)": 37.7,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 41,
        "latch": 14,
        "generic logic size": 6,
        "Longest Path": 16,
        "Average Path": 6,
        "Estimated LUTs": 41,
        "Total Node": 56
    },
    "micro/bm_dag3_lpm_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag3_lpm_mod.blif",
        "max_rss(MiB)": 62.3,
        "exec_time(ms)": 192.7,
        "techmap_time(ms)": 36.4,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 41,
        "latch": 14,
        "generic logic size": 6,
        "Longest Path": 16,
        "Average Path": 6,
        "Estimated LUTs": 41,
        "Total Node": 56
    },
    "micro/bm_dag3_lpm_mod/no_arch": {
        "test_name": "micro/bm_dag3_lpm_mod/no_arch",
        "input_blif": "bm_dag3_lpm_mod.blif",
        "max_rss(MiB)": 42.4,
        "exec_time(ms)": 44.1,
        "techmap_time(ms)": 40.3,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 41,
        "latch": 14,
        "Longest Path": 16,
        "Average Path": 6,
        "Estimated LUTs": 41,
        "Total Node": 56
    },
    "micro/bm_dag3_lpm/no_arch": {
        "test_name": "micro/bm_dag3_lpm/no_arch",
        "input_blif": "bm_dag3_lpm.blif",
        "max_rss(MiB)": 39.5,
        "exec_time(ms)": 15.5,
        "techmap_time(ms)": 11.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 23,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 23,
        "Total Node": 23
    },
    "micro/bm_dag3_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag3_mod.blif",
        "max_rss(MiB)": 63.3,
        "exec_time(ms)": 204.4,
        "techmap_time(ms)": 36.7,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 3,
        "logic element": 26,
        "latch": 14,
        "generic logic size": 4,
        "Longest Path": 21,
        "Average Path": 4,
        "Estimated LUTs": 26,
        "Total Node": 41
    },
    "micro/bm_dag3_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag3_mod.blif",
        "max_rss(MiB)": 46.8,
        "exec_time(ms)": 48.9,
        "techmap_time(ms)": 35,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 3,
        "logic element": 26,
        "latch": 14,
        "generic logic size": 6,
        "Longest Path": 21,
        "Average Path": 4,
        "Estimated LUTs": 26,
        "Total Node": 41
    },
    "micro/bm_dag3_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag3_mod.blif",
        "max_rss(MiB)": 61,
        "exec_time(ms)": 190.2,
        "techmap_time(ms)": 30.5,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 3,
        "logic element": 26,
        "latch": 14,
        "generic logic size": 6,
        "Longest Path": 21,
        "Average Path": 4,
        "Estimated LUTs": 26,
        "Total Node": 41
    },
    "micro/bm_dag3_mod/no_arch": {
        "test_name": "micro/bm_dag3_mod/no_arch",
        "input_blif": "bm_dag3_mod.blif",
        "max_rss(MiB)": 44.8,
        "exec_time(ms)": 37.4,
        "techmap_time(ms)": 33.3,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 3,
        "logic element": 26,
        "latch": 14,
        "Longest Path": 21,
        "Average Path": 4,
        "Estimated LUTs": 26,
        "Total Node": 41
    },
    "micro/bm_dag4_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag4_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag4_mod.blif",
        "max_rss(MiB)": 61.9,
        "exec_time(ms)": 208,
        "techmap_time(ms)": 28.7,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 13,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 35
    },
    "micro/bm_dag4_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag4_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag4_mod.blif",
        "max_rss(MiB)": 44.7,
        "exec_time(ms)": 43.1,
        "techmap_time(ms)": 28.4,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 13,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 35
    },
    "micro/bm_dag4_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag4_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag4_mod.blif",
        "max_rss(MiB)": 61.5,
        "exec_time(ms)": 202.5,
        "techmap_time(ms)": 29.1,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 13,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 35
    },
    "micro/bm_dag4_mod/no_arch": {
        "test_name": "micro/bm_dag4_mod/no_arch",
        "input_blif": "bm_dag4_mod.blif",
        "max_rss(MiB)": 45.5,
        "exec_time(ms)": 34.7,
        "techmap_time(ms)": 30.8,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 13,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 35
    },
    "micro/bm_DL_16_1_mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_16_1_mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_16_1_mux.blif",
        "max_rss(MiB)": 63.2,
        "exec_time(ms)": 220.5,
        "techmap_time(ms)": 50.2,
        "Pi": 20,
        "Po": 1,
        "logic element": 66,
        "latch": 5,
        "generic logic size": 4,
        "Longest Path": 20,
        "Average Path": 8,
        "Estimated LUTs": 66,
        "Total Node": 71
    },
    "micro/bm_DL_16_1_mux/k6_N10_40nm": {
        "test_name": "micro/bm_DL_16_1_mux/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_16_1_mux.blif",
        "max_rss(MiB)": 45.7,
        "exec_time(ms)": 65.7,
        "techmap_time(ms)": 50,
        "Pi": 20,
        "Po": 1,
        "logic element": 66,
        "latch": 5,
        "generic logic size": 6,
        "Longest Path": 20,
        "Average Path": 8,
        "Estimated LUTs": 66,
        "Total Node": 71
    },
    "micro/bm_DL_16_1_mux/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_16_1_mux/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_16_1_mux.blif",
        "max_rss(MiB)": 62.5,
        "exec_time(ms)": 201.2,
        "techmap_time(ms)": 51.7,
        "Pi": 20,
        "Po": 1,
        "logic element": 66,
        "latch": 5,
        "generic logic size": 6,
        "Longest Path": 20,
        "Average Path": 8,
        "Estimated LUTs": 66,
        "Total Node": 71
    },
    "micro/bm_DL_16_1_mux/no_arch": {
        "test_name": "micro/bm_DL_16_1_mux/no_arch",
        "input_blif": "bm_DL_16_1_mux.blif",
        "max_rss(MiB)": 44.7,
        "exec_time(ms)": 49.6,
        "techmap_time(ms)": 46.8,
        "Pi": 20,
        "Po": 1,
        "logic element": 66,
        "latch": 5,
        "Longest Path": 20,
        "Average Path": 8,
        "Estimated LUTs": 66,
        "Total Node": 71
    },
    "micro/bm_DL_2_1_mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_1_mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_2_1_mux.blif",
        "max_rss(MiB)": 58.6,
        "exec_time(ms)": 162.4,
        "techmap_time(ms)": 4.2,
        "Pi": 3,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_DL_2_1_mux/k6_N10_40nm": {
        "test_name": "micro/bm_DL_2_1_mux/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_2_1_mux.blif",
        "max_rss(MiB)": 41.8,
        "exec_time(ms)": 18.9,
        "techmap_time(ms)": 4.2,
        "Pi": 3,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_DL_2_1_mux/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_1_mux/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_2_1_mux.blif",
        "max_rss(MiB)": 57.4,
        "exec_time(ms)": 169.8,
        "techmap_time(ms)": 4.3,
        "Pi": 3,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_DL_2_1_mux/no_arch": {
        "test_name": "micro/bm_DL_2_1_mux/no_arch",
        "input_blif": "bm_DL_2_1_mux.blif",
        "max_rss(MiB)": 39.2,
        "exec_time(ms)": 8.3,
        "techmap_time(ms)": 4.4,
        "Pi": 3,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_DL_2_4_encoder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_4_encoder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_2_4_encoder.blif",
        "max_rss(MiB)": 60.7,
        "exec_time(ms)": 178,
        "techmap_time(ms)": 19,
        "Pi": 3,
        "Po": 4,
        "logic element": 25,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 25,
        "Total Node": 25
    },
    "micro/bm_DL_2_4_encoder/k6_N10_40nm": {
        "test_name": "micro/bm_DL_2_4_encoder/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_2_4_encoder.blif",
        "max_rss(MiB)": 45.8,
        "exec_time(ms)": 34,
        "techmap_time(ms)": 18.6,
        "Pi": 3,
        "Po": 4,
        "logic element": 25,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 25,
        "Total Node": 25
    },
    "micro/bm_DL_2_4_encoder/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_4_encoder/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_2_4_encoder.blif",
        "max_rss(MiB)": 59.3,
        "exec_time(ms)": 164.4,
        "techmap_time(ms)": 17.8,
        "Pi": 3,
        "Po": 4,
        "logic element": 25,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 25,
        "Total Node": 25
    },
    "micro/bm_DL_2_4_encoder/no_arch": {
        "test_name": "micro/bm_DL_2_4_encoder/no_arch",
        "input_blif": "bm_DL_2_4_encoder.blif",
        "max_rss(MiB)": 41.5,
        "exec_time(ms)": 23.3,
        "techmap_time(ms)": 20,
        "Pi": 3,
        "Po": 4,
        "logic element": 25,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 25,
        "Total Node": 25
    },
    "micro/bm_DL_2_cascaded_flip_flops/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_2_cascaded_flip_flops.blif",
        "max_rss(MiB)": 58.8,
        "exec_time(ms)": 178.1,
        "techmap_time(ms)": 4.3,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 3
    },
    "micro/bm_DL_2_cascaded_flip_flops/k6_N10_40nm": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_2_cascaded_flip_flops.blif",
        "max_rss(MiB)": 39.6,
        "exec_time(ms)": 19.6,
        "techmap_time(ms)": 4.3,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 3
    },
    "micro/bm_DL_2_cascaded_flip_flops/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_2_cascaded_flip_flops.blif",
        "max_rss(MiB)": 55.7,
        "exec_time(ms)": 165.4,
        "techmap_time(ms)": 4.3,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 3
    },
    "micro/bm_DL_2_cascaded_flip_flops/no_arch": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/no_arch",
        "input_blif": "bm_DL_2_cascaded_flip_flops.blif",
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 8.4,
        "techmap_time(ms)": 4.9,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "latch": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 3
    },
    "micro/bm_DL_4_16_encoder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_16_encoder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_4_16_encoder.blif",
        "max_rss(MiB)": 62.6,
        "exec_time(ms)": 207.6,
        "techmap_time(ms)": 52.1,
        "Pi": 5,
        "Po": 16,
        "logic element": 125,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 125,
        "Total Node": 125
    },
    "micro/bm_DL_4_16_encoder/k6_N10_40nm": {
        "test_name": "micro/bm_DL_4_16_encoder/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_4_16_encoder.blif",
        "max_rss(MiB)": 45.6,
        "exec_time(ms)": 62.2,
        "techmap_time(ms)": 48.8,
        "Pi": 5,
        "Po": 16,
        "logic element": 125,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 125,
        "Total Node": 125
    },
    "micro/bm_DL_4_16_encoder/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_16_encoder/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_4_16_encoder.blif",
        "max_rss(MiB)": 63.2,
        "exec_time(ms)": 183,
        "techmap_time(ms)": 47.6,
        "Pi": 5,
        "Po": 16,
        "logic element": 125,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 125,
        "Total Node": 125
    },
    "micro/bm_DL_4_16_encoder/no_arch": {
        "test_name": "micro/bm_DL_4_16_encoder/no_arch",
        "input_blif": "bm_DL_4_16_encoder.blif",
        "max_rss(MiB)": 45.3,
        "exec_time(ms)": 53.7,
        "techmap_time(ms)": 50.1,
        "Pi": 5,
        "Po": 16,
        "logic element": 125,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 125,
        "Total Node": 125
    },
    "micro/bm_DL_4_1_mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_1_mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_4_1_mux.blif",
        "max_rss(MiB)": 56.5,
        "exec_time(ms)": 176.2,
        "techmap_time(ms)": 5.8,
        "Pi": 6,
        "Po": 1,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "micro/bm_DL_4_1_mux/k6_N10_40nm": {
        "test_name": "micro/bm_DL_4_1_mux/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_4_1_mux.blif",
        "max_rss(MiB)": 39.9,
        "exec_time(ms)": 21.7,
        "techmap_time(ms)": 6.2,
        "Pi": 6,
        "Po": 1,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "micro/bm_DL_4_1_mux/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_1_mux/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_4_1_mux.blif",
        "max_rss(MiB)": 56,
        "exec_time(ms)": 167.3,
        "techmap_time(ms)": 5.9,
        "Pi": 6,
        "Po": 1,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "micro/bm_DL_4_1_mux/no_arch": {
        "test_name": "micro/bm_DL_4_1_mux/no_arch",
        "input_blif": "bm_DL_4_1_mux.blif",
        "max_rss(MiB)": 40.7,
        "exec_time(ms)": 9.5,
        "techmap_time(ms)": 6.2,
        "Pi": 6,
        "Po": 1,
        "logic element": 3,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "micro/bm_DL_4_bit_comparator/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_comparator/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_4_bit_comparator.blif",
        "max_rss(MiB)": 60.1,
        "exec_time(ms)": 170.4,
        "techmap_time(ms)": 12.5,
        "Pi": 8,
        "Po": 3,
        "logic element": 27,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 27,
        "Total Node": 27
    },
    "micro/bm_DL_4_bit_comparator/k6_N10_40nm": {
        "test_name": "micro/bm_DL_4_bit_comparator/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_4_bit_comparator.blif",
        "max_rss(MiB)": 45.7,
        "exec_time(ms)": 25.6,
        "techmap_time(ms)": 13.2,
        "Pi": 8,
        "Po": 3,
        "logic element": 27,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 27,
        "Total Node": 27
    },
    "micro/bm_DL_4_bit_comparator/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_comparator/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_4_bit_comparator.blif",
        "max_rss(MiB)": 61.3,
        "exec_time(ms)": 169.1,
        "techmap_time(ms)": 14.5,
        "Pi": 8,
        "Po": 3,
        "logic element": 27,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 27,
        "Total Node": 27
    },
    "micro/bm_DL_4_bit_comparator/no_arch": {
        "test_name": "micro/bm_DL_4_bit_comparator/no_arch",
        "input_blif": "bm_DL_4_bit_comparator.blif",
        "max_rss(MiB)": 43.5,
        "exec_time(ms)": 18.9,
        "techmap_time(ms)": 15.5,
        "Pi": 8,
        "Po": 3,
        "logic element": 27,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 27,
        "Total Node": 27
    },
    "micro/bm_DL_4_bit_shift_register/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_shift_register/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_4_bit_shift_register.blif",
        "max_rss(MiB)": 59.8,
        "exec_time(ms)": 173.5,
        "techmap_time(ms)": 9.1,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 4,
        "logic element": 4,
        "latch": 4,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 9
    },
    "micro/bm_DL_4_bit_shift_register/k6_N10_40nm": {
        "test_name": "micro/bm_DL_4_bit_shift_register/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_4_bit_shift_register.blif",
        "max_rss(MiB)": 40.4,
        "exec_time(ms)": 27.7,
        "techmap_time(ms)": 12.4,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 4,
        "logic element": 4,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 9
    },
    "micro/bm_DL_4_bit_shift_register/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_shift_register/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_4_bit_shift_register.blif",
        "max_rss(MiB)": 57,
        "exec_time(ms)": 152.5,
        "techmap_time(ms)": 10.8,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 4,
        "logic element": 4,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 9
    },
    "micro/bm_DL_4_bit_shift_register/no_arch": {
        "test_name": "micro/bm_DL_4_bit_shift_register/no_arch",
        "input_blif": "bm_DL_4_bit_shift_register.blif",
        "max_rss(MiB)": 41.2,
        "exec_time(ms)": 15.7,
        "techmap_time(ms)": 12.1,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 4,
        "logic element": 4,
        "latch": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 9
    },
    "micro/bm_DL_74381_ALU/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_74381_ALU/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_74381_ALU.blif",
        "max_rss(MiB)": 72.5,
        "exec_time(ms)": 225.3,
        "techmap_time(ms)": 53.1,
        "Pi": 11,
        "Po": 4,
        "logic element": 87,
        "Adder": 15,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 87,
        "Total Node": 102
    },
    "micro/bm_DL_74381_ALU/k6_N10_40nm": {
        "test_name": "micro/bm_DL_74381_ALU/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_74381_ALU.blif",
        "max_rss(MiB)": 56.4,
        "exec_time(ms)": 65.9,
        "techmap_time(ms)": 52.9,
        "Pi": 11,
        "Po": 4,
        "logic element": 108,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 108,
        "Total Node": 108
    },
    "micro/bm_DL_74381_ALU/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_74381_ALU/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_74381_ALU.blif",
        "max_rss(MiB)": 70.4,
        "exec_time(ms)": 204.2,
        "techmap_time(ms)": 46.4,
        "Pi": 11,
        "Po": 4,
        "logic element": 108,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 108,
        "Total Node": 108
    },
    "micro/bm_DL_74381_ALU/no_arch": {
        "test_name": "micro/bm_DL_74381_ALU/no_arch",
        "input_blif": "bm_DL_74381_ALU.blif",
        "max_rss(MiB)": 53.7,
        "exec_time(ms)": 57.1,
        "techmap_time(ms)": 53.1,
        "Pi": 11,
        "Po": 4,
        "logic element": 108,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 108,
        "Total Node": 108
    },
    "micro/bm_DL_BCD_7_segment_without_x/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_BCD_7_segment_without_x.blif",
        "max_rss(MiB)": 68.3,
        "exec_time(ms)": 196.8,
        "techmap_time(ms)": 46.8,
        "Pi": 4,
        "Po": 7,
        "logic element": 71,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 71,
        "Total Node": 71
    },
    "micro/bm_DL_BCD_7_segment_without_x/k6_N10_40nm": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_BCD_7_segment_without_x.blif",
        "max_rss(MiB)": 52.6,
        "exec_time(ms)": 61,
        "techmap_time(ms)": 46,
        "Pi": 4,
        "Po": 7,
        "logic element": 71,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 71,
        "Total Node": 71
    },
    "micro/bm_DL_BCD_7_segment_without_x/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_BCD_7_segment_without_x.blif",
        "max_rss(MiB)": 69.5,
        "exec_time(ms)": 209.1,
        "techmap_time(ms)": 46.9,
        "Pi": 4,
        "Po": 7,
        "logic element": 71,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 71,
        "Total Node": 71
    },
    "micro/bm_DL_BCD_7_segment_without_x/no_arch": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/no_arch",
        "input_blif": "bm_DL_BCD_7_segment_without_x.blif",
        "max_rss(MiB)": 52,
        "exec_time(ms)": 53.9,
        "techmap_time(ms)": 50.6,
        "Pi": 4,
        "Po": 7,
        "logic element": 71,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 71,
        "Total Node": 71
    },
    "micro/bm_DL_BCD_adder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_adder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_BCD_adder.blif",
        "max_rss(MiB)": 74.4,
        "exec_time(ms)": 217.2,
        "techmap_time(ms)": 41.7,
        "Pi": 9,
        "Po": 10,
        "logic element": 15,
        "Adder": 17,
        "generic logic size": 4,
        "Longest Path": 15,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 32
    },
    "micro/bm_DL_BCD_adder/k6_N10_40nm": {
        "test_name": "micro/bm_DL_BCD_adder/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_BCD_adder.blif",
        "max_rss(MiB)": 55.8,
        "exec_time(ms)": 56.9,
        "techmap_time(ms)": 41.3,
        "Pi": 9,
        "Po": 10,
        "logic element": 40,
        "generic logic size": 6,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 40,
        "Total Node": 40
    },
    "micro/bm_DL_BCD_adder/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_adder/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_BCD_adder.blif",
        "max_rss(MiB)": 72.1,
        "exec_time(ms)": 185.6,
        "techmap_time(ms)": 36.5,
        "Pi": 9,
        "Po": 10,
        "logic element": 40,
        "generic logic size": 6,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 40,
        "Total Node": 40
    },
    "micro/bm_DL_BCD_adder/no_arch": {
        "test_name": "micro/bm_DL_BCD_adder/no_arch",
        "input_blif": "bm_DL_BCD_adder.blif",
        "max_rss(MiB)": 55.6,
        "exec_time(ms)": 42.6,
        "techmap_time(ms)": 39,
        "Pi": 9,
        "Po": 10,
        "logic element": 40,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 40,
        "Total Node": 40
    },
    "micro/bm_DL_behavioural_full_adder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_behavioural_full_adder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_behavioural_full_adder.blif",
        "max_rss(MiB)": 57.6,
        "exec_time(ms)": 171.6,
        "techmap_time(ms)": 7.2,
        "Pi": 3,
        "Po": 2,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Total Node": 6
    },
    "micro/bm_DL_behavioural_full_adder/k6_N10_40nm": {
        "test_name": "micro/bm_DL_behavioural_full_adder/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_behavioural_full_adder.blif",
        "max_rss(MiB)": 40.4,
        "exec_time(ms)": 17.8,
        "techmap_time(ms)": 6.2,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "micro/bm_DL_behavioural_full_adder/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_behavioural_full_adder/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_behavioural_full_adder.blif",
        "max_rss(MiB)": 56.7,
        "exec_time(ms)": 161,
        "techmap_time(ms)": 6,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "micro/bm_DL_behavioural_full_adder/no_arch": {
        "test_name": "micro/bm_DL_behavioural_full_adder/no_arch",
        "input_blif": "bm_DL_behavioural_full_adder.blif",
        "max_rss(MiB)": 40.4,
        "exec_time(ms)": 12,
        "techmap_time(ms)": 7.7,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "micro/bm_DL_Dff_w_synch_reset/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_Dff_w_synch_reset.blif",
        "max_rss(MiB)": 58.5,
        "exec_time(ms)": 174.1,
        "techmap_time(ms)": 4.5,
        "Pi": 3,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 2
    },
    "micro/bm_DL_Dff_w_synch_reset/k6_N10_40nm": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_Dff_w_synch_reset.blif",
        "max_rss(MiB)": 39.9,
        "exec_time(ms)": 18.7,
        "techmap_time(ms)": 4.3,
        "Pi": 3,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 2
    },
    "micro/bm_DL_Dff_w_synch_reset/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_Dff_w_synch_reset.blif",
        "max_rss(MiB)": 55.3,
        "exec_time(ms)": 154.8,
        "techmap_time(ms)": 4.3,
        "Pi": 3,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 2
    },
    "micro/bm_DL_Dff_w_synch_reset/no_arch": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/no_arch",
        "input_blif": "bm_DL_Dff_w_synch_reset.blif",
        "max_rss(MiB)": 40.7,
        "exec_time(ms)": 8.6,
        "techmap_time(ms)": 5,
        "Pi": 3,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 2
    },
    "micro/bm_DL_D_flipflop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_D_flipflop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_D_flipflop.blif",
        "max_rss(MiB)": 57,
        "exec_time(ms)": 173.3,
        "techmap_time(ms)": 3.6,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "micro/bm_DL_D_flipflop/k6_N10_40nm": {
        "test_name": "micro/bm_DL_D_flipflop/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_D_flipflop.blif",
        "max_rss(MiB)": 39.6,
        "exec_time(ms)": 18.8,
        "techmap_time(ms)": 3.7,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "micro/bm_DL_D_flipflop/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_D_flipflop/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_D_flipflop.blif",
        "max_rss(MiB)": 58.3,
        "exec_time(ms)": 163.5,
        "techmap_time(ms)": 3.1,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "micro/bm_DL_D_flipflop/no_arch": {
        "test_name": "micro/bm_DL_D_flipflop/no_arch",
        "input_blif": "bm_DL_D_flipflop.blif",
        "max_rss(MiB)": 39.8,
        "exec_time(ms)": 8.5,
        "techmap_time(ms)": 4.3,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "latch": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_four_bit_adder_continuous_assign.blif",
        "max_rss(MiB)": 58.3,
        "exec_time(ms)": 177.5,
        "techmap_time(ms)": 23.8,
        "Pi": 9,
        "Po": 5,
        "logic element": 44,
        "generic logic size": 4,
        "Longest Path": 14,
        "Average Path": 6,
        "Estimated LUTs": 44,
        "Total Node": 44
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_40nm": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_four_bit_adder_continuous_assign.blif",
        "max_rss(MiB)": 41.9,
        "exec_time(ms)": 38.7,
        "techmap_time(ms)": 24.3,
        "Pi": 9,
        "Po": 5,
        "logic element": 44,
        "generic logic size": 6,
        "Longest Path": 14,
        "Average Path": 6,
        "Estimated LUTs": 44,
        "Total Node": 44
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_four_bit_adder_continuous_assign.blif",
        "max_rss(MiB)": 60,
        "exec_time(ms)": 187.3,
        "techmap_time(ms)": 25,
        "Pi": 9,
        "Po": 5,
        "logic element": 44,
        "generic logic size": 6,
        "Longest Path": 14,
        "Average Path": 6,
        "Estimated LUTs": 44,
        "Total Node": 44
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/no_arch": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/no_arch",
        "input_blif": "bm_DL_four_bit_adder_continuous_assign.blif",
        "max_rss(MiB)": 41.8,
        "exec_time(ms)": 30.9,
        "techmap_time(ms)": 27.1,
        "Pi": 9,
        "Po": 5,
        "logic element": 44,
        "Longest Path": 14,
        "Average Path": 6,
        "Estimated LUTs": 44,
        "Total Node": 44
    },
    "micro/bm_DL_logic_w_Dff2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_logic_w_Dff2.blif",
        "max_rss(MiB)": 59,
        "exec_time(ms)": 163.7,
        "techmap_time(ms)": 8.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_logic_w_Dff2/k6_N10_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_logic_w_Dff2.blif",
        "max_rss(MiB)": 42.8,
        "exec_time(ms)": 22.7,
        "techmap_time(ms)": 8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_logic_w_Dff2/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_logic_w_Dff2.blif",
        "max_rss(MiB)": 56.3,
        "exec_time(ms)": 172.9,
        "techmap_time(ms)": 7.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_logic_w_Dff2/no_arch": {
        "test_name": "micro/bm_DL_logic_w_Dff2/no_arch",
        "input_blif": "bm_DL_logic_w_Dff2.blif",
        "max_rss(MiB)": 41.2,
        "exec_time(ms)": 12.4,
        "techmap_time(ms)": 8.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_logic_w_Dff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_logic_w_Dff.blif",
        "max_rss(MiB)": 59.7,
        "exec_time(ms)": 180.1,
        "techmap_time(ms)": 8.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_logic_w_Dff/k6_N10_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_logic_w_Dff.blif",
        "max_rss(MiB)": 40.6,
        "exec_time(ms)": 23.4,
        "techmap_time(ms)": 8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_logic_w_Dff/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_logic_w_Dff.blif",
        "max_rss(MiB)": 57.1,
        "exec_time(ms)": 172.8,
        "techmap_time(ms)": 8.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_logic_w_Dff/no_arch": {
        "test_name": "micro/bm_DL_logic_w_Dff/no_arch",
        "input_blif": "bm_DL_logic_w_Dff.blif",
        "max_rss(MiB)": 41.2,
        "exec_time(ms)": 12.8,
        "techmap_time(ms)": 9.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_structural_logic2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_structural_logic2.blif",
        "max_rss(MiB)": 59.5,
        "exec_time(ms)": 197.5,
        "techmap_time(ms)": 11,
        "Pi": 4,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "micro/bm_DL_structural_logic2/k6_N10_40nm": {
        "test_name": "micro/bm_DL_structural_logic2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_structural_logic2.blif",
        "max_rss(MiB)": 43,
        "exec_time(ms)": 21.8,
        "techmap_time(ms)": 10.2,
        "Pi": 4,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "micro/bm_DL_structural_logic2/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_structural_logic2.blif",
        "max_rss(MiB)": 58.9,
        "exec_time(ms)": 148.4,
        "techmap_time(ms)": 10.5,
        "Pi": 4,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "micro/bm_DL_structural_logic2/no_arch": {
        "test_name": "micro/bm_DL_structural_logic2/no_arch",
        "input_blif": "bm_DL_structural_logic2.blif",
        "max_rss(MiB)": 38.8,
        "exec_time(ms)": 15.2,
        "techmap_time(ms)": 11.5,
        "Pi": 4,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "micro/bm_DL_structural_logic/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_structural_logic.blif",
        "max_rss(MiB)": 59.7,
        "exec_time(ms)": 175.8,
        "techmap_time(ms)": 8.1,
        "Pi": 3,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "micro/bm_DL_structural_logic/k6_N10_40nm": {
        "test_name": "micro/bm_DL_structural_logic/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_structural_logic.blif",
        "max_rss(MiB)": 40.2,
        "exec_time(ms)": 23,
        "techmap_time(ms)": 7.8,
        "Pi": 3,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "micro/bm_DL_structural_logic/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_structural_logic.blif",
        "max_rss(MiB)": 57,
        "exec_time(ms)": 157.5,
        "techmap_time(ms)": 7.9,
        "Pi": 3,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "micro/bm_DL_structural_logic/no_arch": {
        "test_name": "micro/bm_DL_structural_logic/no_arch",
        "input_blif": "bm_DL_structural_logic.blif",
        "max_rss(MiB)": 41.5,
        "exec_time(ms)": 11.6,
        "techmap_time(ms)": 8.4,
        "Pi": 3,
        "Po": 1,
        "logic element": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "micro/bm_expr_all_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_expr_all_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_expr_all_mod.blif",
        "max_rss(MiB)": 109.2,
        "exec_time(ms)": 976.1,
        "techmap_time(ms)": 809.6,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 555,
        "logic element": 1393,
        "latch": 427,
        "Adder": 131,
        "generic logic size": 4,
        "Longest Path": 41,
        "Average Path": 3,
        "Estimated LUTs": 1553,
        "Total Node": 1952
    },
    "micro/bm_expr_all_mod/k6_N10_40nm": {
        "test_name": "micro/bm_expr_all_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_expr_all_mod.blif",
        "max_rss(MiB)": 93.8,
        "exec_time(ms)": 827.1,
        "techmap_time(ms)": 812.8,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 555,
        "logic element": 1643,
        "latch": 427,
        "generic logic size": 6,
        "Longest Path": 41,
        "Average Path": 3,
        "Estimated LUTs": 1739,
        "Total Node": 2071
    },
    "micro/bm_expr_all_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_expr_all_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_expr_all_mod.blif",
        "max_rss(MiB)": 110.4,
        "exec_time(ms)": 963.7,
        "techmap_time(ms)": 800.2,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 555,
        "logic element": 1643,
        "latch": 427,
        "generic logic size": 6,
        "Longest Path": 41,
        "Average Path": 3,
        "Estimated LUTs": 1739,
        "Total Node": 2071
    },
    "micro/bm_expr_all_mod/no_arch": {
        "test_name": "micro/bm_expr_all_mod/no_arch",
        "input_blif": "bm_expr_all_mod.blif",
        "max_rss(MiB)": 92.8,
        "exec_time(ms)": 795.3,
        "techmap_time(ms)": 792.1,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 555,
        "logic element": 1643,
        "latch": 427,
        "Longest Path": 41,
        "Average Path": 3,
        "Estimated LUTs": 1643,
        "Total Node": 2071
    },
    "micro/bm_functional_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_functional_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_functional_test.blif",
        "max_rss(MiB)": 97.4,
        "exec_time(ms)": 426.4,
        "techmap_time(ms)": 259.3,
        "Pi": 34,
        "Po": 40,
        "logic element": 412,
        "latch": 25,
        "Adder": 47,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 26,
        "Average Path": 3,
        "Estimated LUTs": 446,
        "Total Node": 486
    },
    "micro/bm_functional_test/k6_N10_40nm": {
        "test_name": "micro/bm_functional_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_functional_test.blif",
        "max_rss(MiB)": 82.2,
        "exec_time(ms)": 249.1,
        "techmap_time(ms)": 235.2,
        "Pi": 34,
        "Po": 40,
        "logic element": 885,
        "latch": 25,
        "generic logic size": 6,
        "Longest Path": 43,
        "Average Path": 3,
        "Estimated LUTs": 916,
        "Total Node": 910
    },
    "micro/bm_functional_test/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_functional_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_functional_test.blif",
        "max_rss(MiB)": 96.7,
        "exec_time(ms)": 372.9,
        "techmap_time(ms)": 246.8,
        "Pi": 34,
        "Po": 40,
        "logic element": 519,
        "latch": 25,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 43,
        "Average Path": 3,
        "Estimated LUTs": 550,
        "Total Node": 546
    },
    "micro/bm_functional_test/no_arch": {
        "test_name": "micro/bm_functional_test/no_arch",
        "input_blif": "bm_functional_test.blif",
        "max_rss(MiB)": 80.5,
        "exec_time(ms)": 263,
        "techmap_time(ms)": 259.1,
        "Pi": 34,
        "Po": 40,
        "logic element": 885,
        "latch": 25,
        "Longest Path": 43,
        "Average Path": 3,
        "Estimated LUTs": 885,
        "Total Node": 910
    },
    "micro/bm_if_collapse/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_if_collapse/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_if_collapse.blif",
        "max_rss(MiB)": 63.6,
        "exec_time(ms)": 184.7,
        "techmap_time(ms)": 32,
        "Pi": 7,
        "Po": 5,
        "logic element": 27,
        "latch": 9,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 27,
        "Total Node": 36
    },
    "micro/bm_if_collapse/k6_N10_40nm": {
        "test_name": "micro/bm_if_collapse/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_if_collapse.blif",
        "max_rss(MiB)": 48.1,
        "exec_time(ms)": 38.1,
        "techmap_time(ms)": 25.7,
        "Pi": 7,
        "Po": 5,
        "logic element": 27,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 27,
        "Total Node": 36
    },
    "micro/bm_if_collapse/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_if_collapse/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_if_collapse.blif",
        "max_rss(MiB)": 64.4,
        "exec_time(ms)": 198.9,
        "techmap_time(ms)": 30.3,
        "Pi": 7,
        "Po": 5,
        "logic element": 27,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 27,
        "Total Node": 36
    },
    "micro/bm_if_collapse/no_arch": {
        "test_name": "micro/bm_if_collapse/no_arch",
        "input_blif": "bm_if_collapse.blif",
        "max_rss(MiB)": 46.4,
        "exec_time(ms)": 35.1,
        "techmap_time(ms)": 31.1,
        "Pi": 7,
        "Po": 5,
        "logic element": 27,
        "latch": 9,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 27,
        "Total Node": 36
    },
    "micro/bm_if_common/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_if_common/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_if_common.blif",
        "max_rss(MiB)": 63.3,
        "exec_time(ms)": 191.3,
        "techmap_time(ms)": 29.4,
        "Pi": 7,
        "Po": 5,
        "logic element": 24,
        "latch": 9,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 24,
        "Total Node": 33
    },
    "micro/bm_if_common/k6_N10_40nm": {
        "test_name": "micro/bm_if_common/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_if_common.blif",
        "max_rss(MiB)": 46,
        "exec_time(ms)": 41.1,
        "techmap_time(ms)": 27.9,
        "Pi": 7,
        "Po": 5,
        "logic element": 24,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 24,
        "Total Node": 33
    },
    "micro/bm_if_common/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_if_common/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_if_common.blif",
        "max_rss(MiB)": 64.2,
        "exec_time(ms)": 186.1,
        "techmap_time(ms)": 30,
        "Pi": 7,
        "Po": 5,
        "logic element": 24,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 24,
        "Total Node": 33
    },
    "micro/bm_if_common/no_arch": {
        "test_name": "micro/bm_if_common/no_arch",
        "input_blif": "bm_if_common.blif",
        "max_rss(MiB)": 47.1,
        "exec_time(ms)": 34.6,
        "techmap_time(ms)": 31.2,
        "Pi": 7,
        "Po": 5,
        "logic element": 24,
        "latch": 9,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 24,
        "Total Node": 33
    },
    "micro/bm_if_reset/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_if_reset/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_if_reset.blif",
        "max_rss(MiB)": 59.3,
        "exec_time(ms)": 180.9,
        "techmap_time(ms)": 12.1,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 3,
        "logic element": 6,
        "latch": 3,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 10
    },
    "micro/bm_if_reset/k6_N10_40nm": {
        "test_name": "micro/bm_if_reset/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_if_reset.blif",
        "max_rss(MiB)": 44.2,
        "exec_time(ms)": 27.4,
        "techmap_time(ms)": 11.9,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 3,
        "logic element": 6,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 10
    },
    "micro/bm_if_reset/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_if_reset/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_if_reset.blif",
        "max_rss(MiB)": 58,
        "exec_time(ms)": 166.5,
        "techmap_time(ms)": 12.4,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 3,
        "logic element": 6,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 10
    },
    "micro/bm_if_reset/no_arch": {
        "test_name": "micro/bm_if_reset/no_arch",
        "input_blif": "bm_if_reset.blif",
        "max_rss(MiB)": 39.6,
        "exec_time(ms)": 16.8,
        "techmap_time(ms)": 13,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 3,
        "logic element": 6,
        "latch": 3,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 10
    },
    "micro/bm_lpm_all/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_lpm_all/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_lpm_all.blif",
        "max_rss(MiB)": 98.2,
        "exec_time(ms)": 437.7,
        "techmap_time(ms)": 296.3,
        "Pi": 64,
        "Po": 256,
        "logic element": 737,
        "Adder": 99,
        "generic logic size": 4,
        "Longest Path": 38,
        "Average Path": 4,
        "Estimated LUTs": 807,
        "Total Node": 836
    },
    "micro/bm_lpm_all/k6_N10_40nm": {
        "test_name": "micro/bm_lpm_all/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_lpm_all.blif",
        "max_rss(MiB)": 81.4,
        "exec_time(ms)": 296.4,
        "techmap_time(ms)": 282.9,
        "Pi": 64,
        "Po": 256,
        "logic element": 926,
        "generic logic size": 6,
        "Longest Path": 38,
        "Average Path": 4,
        "Estimated LUTs": 968,
        "Total Node": 926
    },
    "micro/bm_lpm_all/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_lpm_all/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_lpm_all.blif",
        "max_rss(MiB)": 96,
        "exec_time(ms)": 454.6,
        "techmap_time(ms)": 297,
        "Pi": 64,
        "Po": 256,
        "logic element": 926,
        "generic logic size": 6,
        "Longest Path": 38,
        "Average Path": 4,
        "Estimated LUTs": 968,
        "Total Node": 926
    },
    "micro/bm_lpm_all/no_arch": {
        "test_name": "micro/bm_lpm_all/no_arch",
        "input_blif": "bm_lpm_all.blif",
        "max_rss(MiB)": 79.3,
        "exec_time(ms)": 276.5,
        "techmap_time(ms)": 273,
        "Pi": 64,
        "Po": 256,
        "logic element": 926,
        "Longest Path": 38,
        "Average Path": 4,
        "Estimated LUTs": 926,
        "Total Node": 926
    },
    "micro/bm_lpm_concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_lpm_concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_lpm_concat.blif",
        "max_rss(MiB)": 59.5,
        "exec_time(ms)": 184.9,
        "techmap_time(ms)": 23.3,
        "Pi": 48,
        "Po": 228,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/bm_lpm_concat/k6_N10_40nm": {
        "test_name": "micro/bm_lpm_concat/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_lpm_concat.blif",
        "max_rss(MiB)": 43,
        "exec_time(ms)": 35.6,
        "techmap_time(ms)": 20.5,
        "Pi": 48,
        "Po": 228,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/bm_lpm_concat/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_lpm_concat/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_lpm_concat.blif",
        "max_rss(MiB)": 58.7,
        "exec_time(ms)": 174,
        "techmap_time(ms)": 24.7,
        "Pi": 48,
        "Po": 228,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/bm_lpm_concat/no_arch": {
        "test_name": "micro/bm_lpm_concat/no_arch",
        "input_blif": "bm_lpm_concat.blif",
        "max_rss(MiB)": 40.8,
        "exec_time(ms)": 30.1,
        "techmap_time(ms)": 25.7,
        "Pi": 48,
        "Po": 228,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_match1_str_arch.blif",
        "max_rss(MiB)": 94.2,
        "exec_time(ms)": 288.9,
        "techmap_time(ms)": 118.8,
        "Pi": 89,
        "Po": 144,
        "latch": 72,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 75
    },
    "micro/bm_match1_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match1_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_match1_str_arch.blif",
        "max_rss(MiB)": 85.7,
        "exec_time(ms)": 187.9,
        "techmap_time(ms)": 172.8,
        "Pi": 89,
        "Po": 144,
        "logic element": 1866,
        "latch": 72,
        "generic logic size": 6,
        "Longest Path": 73,
        "Average Path": 5,
        "Estimated LUTs": 1866,
        "Total Node": 1938
    },
    "micro/bm_match1_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match1_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_match1_str_arch.blif",
        "max_rss(MiB)": 93.3,
        "exec_time(ms)": 275.1,
        "techmap_time(ms)": 118.7,
        "Pi": 89,
        "Po": 144,
        "latch": 72,
        "Multiplier": 3,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 75
    },
    "micro/bm_match1_str_arch/no_arch": {
        "test_name": "micro/bm_match1_str_arch/no_arch",
        "input_blif": "bm_match1_str_arch.blif",
        "max_rss(MiB)": 84.8,
        "exec_time(ms)": 168.7,
        "techmap_time(ms)": 165.2,
        "Pi": 89,
        "Po": 144,
        "logic element": 1866,
        "latch": 72,
        "Longest Path": 73,
        "Average Path": 5,
        "Estimated LUTs": 1866,
        "Total Node": 1938
    },
    "micro/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_match2_str_arch.blif",
        "max_rss(MiB)": 88.4,
        "exec_time(ms)": 266.6,
        "techmap_time(ms)": 103.6,
        "Pi": 55,
        "Po": 99,
        "latch": 54,
        "Adder": 78,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 24,
        "Average Path": 4,
        "Total Node": 136
    },
    "micro/bm_match2_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match2_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_match2_str_arch.blif",
        "max_rss(MiB)": 77,
        "exec_time(ms)": 145.2,
        "techmap_time(ms)": 129.9,
        "Pi": 55,
        "Po": 99,
        "logic element": 1089,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 31,
        "Average Path": 6,
        "Estimated LUTs": 1089,
        "Total Node": 1143
    },
    "micro/bm_match2_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match2_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_match2_str_arch.blif",
        "max_rss(MiB)": 89.2,
        "exec_time(ms)": 272.3,
        "techmap_time(ms)": 103.8,
        "Pi": 55,
        "Po": 99,
        "logic element": 157,
        "latch": 54,
        "Multiplier": 4,
        "generic logic size": 6,
        "Longest Path": 24,
        "Average Path": 4,
        "Estimated LUTs": 157,
        "Total Node": 215
    },
    "micro/bm_match2_str_arch/no_arch": {
        "test_name": "micro/bm_match2_str_arch/no_arch",
        "input_blif": "bm_match2_str_arch.blif",
        "max_rss(MiB)": 76,
        "exec_time(ms)": 131.5,
        "techmap_time(ms)": 128.3,
        "Pi": 55,
        "Po": 99,
        "logic element": 1089,
        "latch": 54,
        "Longest Path": 31,
        "Average Path": 6,
        "Estimated LUTs": 1089,
        "Total Node": 1143
    },
    "micro/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_match3_str_arch.blif",
        "max_rss(MiB)": 86.8,
        "exec_time(ms)": 234.8,
        "techmap_time(ms)": 72.2,
        "Pi": 55,
        "Po": 54,
        "latch": 54,
        "Adder": 50,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 23,
        "Average Path": 4,
        "Total Node": 105
    },
    "micro/bm_match3_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match3_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_match3_str_arch.blif",
        "max_rss(MiB)": 68.5,
        "exec_time(ms)": 88.4,
        "techmap_time(ms)": 72.7,
        "Pi": 55,
        "Po": 54,
        "logic element": 337,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 57,
        "Average Path": 4,
        "Estimated LUTs": 337,
        "Total Node": 391
    },
    "micro/bm_match3_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match3_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_match3_str_arch.blif",
        "max_rss(MiB)": 85.4,
        "exec_time(ms)": 204.3,
        "techmap_time(ms)": 60.3,
        "Pi": 55,
        "Po": 54,
        "logic element": 104,
        "latch": 54,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 57,
        "Average Path": 4,
        "Estimated LUTs": 104,
        "Total Node": 159
    },
    "micro/bm_match3_str_arch/no_arch": {
        "test_name": "micro/bm_match3_str_arch/no_arch",
        "input_blif": "bm_match3_str_arch.blif",
        "max_rss(MiB)": 68.8,
        "exec_time(ms)": 80.9,
        "techmap_time(ms)": 75.7,
        "Pi": 55,
        "Po": 54,
        "logic element": 337,
        "latch": 54,
        "Longest Path": 57,
        "Average Path": 4,
        "Estimated LUTs": 337,
        "Total Node": 391
    },
    "micro/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_match4_str_arch.blif",
        "max_rss(MiB)": 96.6,
        "exec_time(ms)": 324.5,
        "techmap_time(ms)": 148.2,
        "Pi": 52,
        "Po": 216,
        "latch": 108,
        "Adder": 74,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 41,
        "Average Path": 3,
        "Total Node": 185
    },
    "micro/bm_match4_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match4_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_match4_str_arch.blif",
        "max_rss(MiB)": 80.3,
        "exec_time(ms)": 183.9,
        "techmap_time(ms)": 167.8,
        "Pi": 52,
        "Po": 216,
        "logic element": 820,
        "latch": 108,
        "generic logic size": 6,
        "Longest Path": 48,
        "Average Path": 4,
        "Estimated LUTs": 820,
        "Total Node": 928
    },
    "micro/bm_match4_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match4_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_match4_str_arch.blif",
        "max_rss(MiB)": 94.3,
        "exec_time(ms)": 326.8,
        "techmap_time(ms)": 160,
        "Pi": 52,
        "Po": 216,
        "logic element": 142,
        "latch": 108,
        "Multiplier": 3,
        "generic logic size": 6,
        "Longest Path": 41,
        "Average Path": 3,
        "Estimated LUTs": 142,
        "Total Node": 253
    },
    "micro/bm_match4_str_arch/no_arch": {
        "test_name": "micro/bm_match4_str_arch/no_arch",
        "input_blif": "bm_match4_str_arch.blif",
        "max_rss(MiB)": 79.3,
        "exec_time(ms)": 167,
        "techmap_time(ms)": 163.1,
        "Pi": 52,
        "Po": 216,
        "logic element": 820,
        "latch": 108,
        "Longest Path": 48,
        "Average Path": 4,
        "Estimated LUTs": 820,
        "Total Node": 928
    },
    "micro/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_match5_str_arch.blif",
        "max_rss(MiB)": 82.7,
        "exec_time(ms)": 263.2,
        "techmap_time(ms)": 87.2,
        "Pi": 91,
        "Po": 54,
        "latch": 54,
        "Adder": 106,
        "Multiplier": 6,
        "generic logic size": 4,
        "Longest Path": 26,
        "Average Path": 4,
        "Total Node": 166
    },
    "micro/bm_match5_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match5_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_match5_str_arch.blif",
        "max_rss(MiB)": 73.3,
        "exec_time(ms)": 132.7,
        "techmap_time(ms)": 120.9,
        "Pi": 91,
        "Po": 54,
        "logic element": 1608,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 33,
        "Average Path": 5,
        "Estimated LUTs": 1608,
        "Total Node": 1662
    },
    "micro/bm_match5_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match5_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_match5_str_arch.blif",
        "max_rss(MiB)": 83.9,
        "exec_time(ms)": 251,
        "techmap_time(ms)": 86.7,
        "Pi": 91,
        "Po": 54,
        "logic element": 210,
        "latch": 54,
        "Multiplier": 6,
        "generic logic size": 6,
        "Longest Path": 26,
        "Average Path": 4,
        "Estimated LUTs": 210,
        "Total Node": 270
    },
    "micro/bm_match5_str_arch/no_arch": {
        "test_name": "micro/bm_match5_str_arch/no_arch",
        "input_blif": "bm_match5_str_arch.blif",
        "max_rss(MiB)": 71.2,
        "exec_time(ms)": 129.6,
        "techmap_time(ms)": 125.9,
        "Pi": 91,
        "Po": 54,
        "logic element": 1608,
        "latch": 54,
        "Longest Path": 33,
        "Average Path": 5,
        "Estimated LUTs": 1608,
        "Total Node": 1662
    },
    "micro/bm_match6_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match6_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_match6_str_arch.blif",
        "max_rss(MiB)": 87.8,
        "exec_time(ms)": 238.4,
        "techmap_time(ms)": 72.1,
        "Pi": 55,
        "Po": 54,
        "latch": 36,
        "Adder": 49,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 22,
        "Average Path": 4,
        "Total Node": 87
    },
    "micro/bm_match6_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match6_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_match6_str_arch.blif",
        "max_rss(MiB)": 72,
        "exec_time(ms)": 84.6,
        "techmap_time(ms)": 72.9,
        "Pi": 55,
        "Po": 54,
        "logic element": 571,
        "latch": 36,
        "generic logic size": 6,
        "Longest Path": 29,
        "Average Path": 4,
        "Estimated LUTs": 571,
        "Total Node": 607
    },
    "micro/bm_match6_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match6_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_match6_str_arch.blif",
        "max_rss(MiB)": 86.9,
        "exec_time(ms)": 231.1,
        "techmap_time(ms)": 64.3,
        "Pi": 55,
        "Po": 54,
        "logic element": 105,
        "latch": 36,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 22,
        "Average Path": 4,
        "Estimated LUTs": 105,
        "Total Node": 143
    },
    "micro/bm_match6_str_arch/no_arch": {
        "test_name": "micro/bm_match6_str_arch/no_arch",
        "input_blif": "bm_match6_str_arch.blif",
        "max_rss(MiB)": 68.6,
        "exec_time(ms)": 98.5,
        "techmap_time(ms)": 86.6,
        "Pi": 55,
        "Po": 54,
        "logic element": 571,
        "latch": 36,
        "Longest Path": 29,
        "Average Path": 4,
        "Estimated LUTs": 571,
        "Total Node": 607
    },
    "micro/bm_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_mod.blif",
        "max_rss(MiB)": 80.1,
        "exec_time(ms)": 214.7,
        "techmap_time(ms)": 51.6,
        "Latch Drivers": 1,
        "Pi": 66,
        "Po": 33,
        "logic element": 33,
        "latch": 33,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 33,
        "Total Node": 67
    },
    "micro/bm_mod/k6_N10_40nm": {
        "test_name": "micro/bm_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_mod.blif",
        "max_rss(MiB)": 63.5,
        "exec_time(ms)": 100.6,
        "techmap_time(ms)": 73.3,
        "Latch Drivers": 1,
        "Pi": 66,
        "Po": 33,
        "logic element": 33,
        "latch": 33,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 33,
        "Total Node": 67
    },
    "micro/bm_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_mod.blif",
        "max_rss(MiB)": 79.7,
        "exec_time(ms)": 217.9,
        "techmap_time(ms)": 55.3,
        "Latch Drivers": 1,
        "Pi": 66,
        "Po": 33,
        "logic element": 33,
        "latch": 33,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 33,
        "Total Node": 67
    },
    "micro/bm_mod/no_arch": {
        "test_name": "micro/bm_mod/no_arch",
        "input_blif": "bm_mod.blif",
        "max_rss(MiB)": 62.3,
        "exec_time(ms)": 56.1,
        "techmap_time(ms)": 53.9,
        "Latch Drivers": 1,
        "Pi": 66,
        "Po": 33,
        "logic element": 33,
        "latch": 33,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 33,
        "Total Node": 67
    },
    "micro/bm_my_D_latch1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_my_D_latch1.blif",
        "max_rss(MiB)": 59,
        "exec_time(ms)": 165.2,
        "techmap_time(ms)": 4.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_my_D_latch1/k6_N10_40nm": {
        "test_name": "micro/bm_my_D_latch1/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_my_D_latch1.blif",
        "max_rss(MiB)": 39.3,
        "exec_time(ms)": 18.9,
        "techmap_time(ms)": 3.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_my_D_latch1/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch1/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_my_D_latch1.blif",
        "max_rss(MiB)": 56.1,
        "exec_time(ms)": 163.7,
        "techmap_time(ms)": 3.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_my_D_latch1/no_arch": {
        "test_name": "micro/bm_my_D_latch1/no_arch",
        "input_blif": "bm_my_D_latch1.blif",
        "max_rss(MiB)": 37.2,
        "exec_time(ms)": 7.7,
        "techmap_time(ms)": 3.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_my_D_latch2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_my_D_latch2.blif",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 168.2,
        "techmap_time(ms)": 1.1,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/bm_my_D_latch2/k6_N10_40nm": {
        "test_name": "micro/bm_my_D_latch2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_my_D_latch2.blif",
        "max_rss(MiB)": 39.7,
        "exec_time(ms)": 12.4,
        "techmap_time(ms)": 0.9,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/bm_my_D_latch2/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_my_D_latch2.blif",
        "max_rss(MiB)": 55.6,
        "exec_time(ms)": 184.8,
        "techmap_time(ms)": 1,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/bm_my_D_latch2/no_arch": {
        "test_name": "micro/bm_my_D_latch2/no_arch",
        "input_blif": "bm_my_D_latch2.blif",
        "max_rss(MiB)": 38.6,
        "exec_time(ms)": 5.3,
        "techmap_time(ms)": 1.6,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/bm_stmt_all_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_stmt_all_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_stmt_all_mod.blif",
        "max_rss(MiB)": 71.8,
        "exec_time(ms)": 234.1,
        "techmap_time(ms)": 72.1,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 25,
        "logic element": 114,
        "latch": 9,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 116,
        "Total Node": 124
    },
    "micro/bm_stmt_all_mod/k6_N10_40nm": {
        "test_name": "micro/bm_stmt_all_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_stmt_all_mod.blif",
        "max_rss(MiB)": 55.3,
        "exec_time(ms)": 82.6,
        "techmap_time(ms)": 67.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 25,
        "logic element": 114,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 114,
        "Total Node": 124
    },
    "micro/bm_stmt_all_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_stmt_all_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_stmt_all_mod.blif",
        "max_rss(MiB)": 71,
        "exec_time(ms)": 223.6,
        "techmap_time(ms)": 60.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 25,
        "logic element": 114,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 114,
        "Total Node": 124
    },
    "micro/bm_stmt_all_mod/no_arch": {
        "test_name": "micro/bm_stmt_all_mod/no_arch",
        "input_blif": "bm_stmt_all_mod.blif",
        "max_rss(MiB)": 53.7,
        "exec_time(ms)": 77,
        "techmap_time(ms)": 73.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 25,
        "logic element": 114,
        "latch": 9,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 114,
        "Total Node": 124
    },
    "micro/bm_stmt_compare_padding/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_stmt_compare_padding/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_stmt_compare_padding.blif",
        "max_rss(MiB)": 67.8,
        "exec_time(ms)": 187,
        "techmap_time(ms)": 43.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 15,
        "logic element": 55,
        "latch": 7,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 55,
        "Total Node": 63
    },
    "micro/bm_stmt_compare_padding/k6_N10_40nm": {
        "test_name": "micro/bm_stmt_compare_padding/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_stmt_compare_padding.blif",
        "max_rss(MiB)": 50.5,
        "exec_time(ms)": 63.9,
        "techmap_time(ms)": 48.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 15,
        "logic element": 55,
        "latch": 7,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 55,
        "Total Node": 63
    },
    "micro/bm_stmt_compare_padding/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_stmt_compare_padding/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_stmt_compare_padding.blif",
        "max_rss(MiB)": 66.3,
        "exec_time(ms)": 206.6,
        "techmap_time(ms)": 49,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 15,
        "logic element": 55,
        "latch": 7,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 55,
        "Total Node": 63
    },
    "micro/bm_stmt_compare_padding/no_arch": {
        "test_name": "micro/bm_stmt_compare_padding/no_arch",
        "input_blif": "bm_stmt_compare_padding.blif",
        "max_rss(MiB)": 50.7,
        "exec_time(ms)": 54.8,
        "techmap_time(ms)": 51.1,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 15,
        "logic element": 55,
        "latch": 7,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 55,
        "Total Node": 63
    },
    "micro/bm_tester/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_tester/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_tester.blif",
        "max_rss(MiB)": 67.2,
        "exec_time(ms)": 198.3,
        "techmap_time(ms)": 50.4,
        "Pi": 5,
        "Po": 4,
        "logic element": 108,
        "latch": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 110,
        "Total Node": 112
    },
    "micro/bm_tester/k6_N10_40nm": {
        "test_name": "micro/bm_tester/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_tester.blif",
        "max_rss(MiB)": 52.3,
        "exec_time(ms)": 69.9,
        "techmap_time(ms)": 54.2,
        "Pi": 5,
        "Po": 4,
        "logic element": 108,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 108,
        "Total Node": 112
    },
    "micro/bm_tester/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_tester/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_tester.blif",
        "max_rss(MiB)": 66.2,
        "exec_time(ms)": 219.7,
        "techmap_time(ms)": 54.7,
        "Pi": 5,
        "Po": 4,
        "logic element": 108,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 108,
        "Total Node": 112
    },
    "micro/bm_tester/no_arch": {
        "test_name": "micro/bm_tester/no_arch",
        "input_blif": "bm_tester.blif",
        "max_rss(MiB)": 50.1,
        "exec_time(ms)": 61.2,
        "techmap_time(ms)": 57,
        "Pi": 5,
        "Po": 4,
        "logic element": 108,
        "latch": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 108,
        "Total Node": 112
    },
    "micro/case_generate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/case_generate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "case_generate.blif",
        "max_rss(MiB)": 56.6,
        "exec_time(ms)": 164.2,
        "techmap_time(ms)": 4.3,
        "Po": 16,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/case_generate/k6_N10_40nm": {
        "test_name": "micro/case_generate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "case_generate.blif",
        "max_rss(MiB)": 40.5,
        "exec_time(ms)": 15,
        "techmap_time(ms)": 2.8,
        "Po": 16,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/case_generate/k6_N10_mem32K_40nm": {
        "test_name": "micro/case_generate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "case_generate.blif",
        "max_rss(MiB)": 54.5,
        "exec_time(ms)": 165.4,
        "techmap_time(ms)": 4,
        "Po": 16,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/case_generate/no_arch": {
        "test_name": "micro/case_generate/no_arch",
        "input_blif": "case_generate.blif",
        "max_rss(MiB)": 37.5,
        "exec_time(ms)": 7.9,
        "techmap_time(ms)": 4.8,
        "Po": 16,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/ff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/ff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ff.blif",
        "max_rss(MiB)": 58.4,
        "exec_time(ms)": 170.3,
        "techmap_time(ms)": 4.3,
        "Pi": 3,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 2
    },
    "micro/ff/k6_N10_40nm": {
        "test_name": "micro/ff/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "ff.blif",
        "max_rss(MiB)": 40.1,
        "exec_time(ms)": 19.2,
        "techmap_time(ms)": 4.3,
        "Pi": 3,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 2
    },
    "micro/ff/k6_N10_mem32K_40nm": {
        "test_name": "micro/ff/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "ff.blif",
        "max_rss(MiB)": 56.1,
        "exec_time(ms)": 159.3,
        "techmap_time(ms)": 4.5,
        "Pi": 3,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 2
    },
    "micro/ff/no_arch": {
        "test_name": "micro/ff/no_arch",
        "input_blif": "ff.blif",
        "max_rss(MiB)": 40.6,
        "exec_time(ms)": 8.2,
        "techmap_time(ms)": 4.8,
        "Pi": 3,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 2
    },
    "micro/generate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/generate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "generate.blif",
        "max_rss(MiB)": 73.5,
        "exec_time(ms)": 201.5,
        "techmap_time(ms)": 39.8,
        "Pi": 3,
        "Po": 16,
        "logic element": 34,
        "latch": 16,
        "Adder": 17,
        "generic logic size": 4,
        "Longest Path": 21,
        "Average Path": 4,
        "Estimated LUTs": 34,
        "Total Node": 67
    },
    "micro/generate/k6_N10_40nm": {
        "test_name": "micro/generate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "generate.blif",
        "max_rss(MiB)": 58.9,
        "exec_time(ms)": 53.4,
        "techmap_time(ms)": 39.1,
        "Pi": 3,
        "Po": 16,
        "logic element": 65,
        "latch": 16,
        "generic logic size": 6,
        "Longest Path": 66,
        "Average Path": 4,
        "Estimated LUTs": 65,
        "Total Node": 81
    },
    "micro/generate/k6_N10_mem32K_40nm": {
        "test_name": "micro/generate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "generate.blif",
        "max_rss(MiB)": 73.1,
        "exec_time(ms)": 200.6,
        "techmap_time(ms)": 41.4,
        "Pi": 3,
        "Po": 16,
        "logic element": 65,
        "latch": 16,
        "generic logic size": 6,
        "Longest Path": 66,
        "Average Path": 4,
        "Estimated LUTs": 65,
        "Total Node": 81
    },
    "micro/generate/no_arch": {
        "test_name": "micro/generate/no_arch",
        "input_blif": "generate.blif",
        "max_rss(MiB)": 57.3,
        "exec_time(ms)": 45.6,
        "techmap_time(ms)": 41.8,
        "Pi": 3,
        "Po": 16,
        "logic element": 65,
        "latch": 16,
        "Longest Path": 66,
        "Average Path": 4,
        "Estimated LUTs": 65,
        "Total Node": 81
    },
    "micro/if_generate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/if_generate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "if_generate.blif",
        "max_rss(MiB)": 55.3,
        "exec_time(ms)": 169,
        "techmap_time(ms)": 4.1,
        "Po": 16,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/if_generate/k6_N10_40nm": {
        "test_name": "micro/if_generate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "if_generate.blif",
        "max_rss(MiB)": 38.1,
        "exec_time(ms)": 19.8,
        "techmap_time(ms)": 4.4,
        "Po": 16,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/if_generate/k6_N10_mem32K_40nm": {
        "test_name": "micro/if_generate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "if_generate.blif",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 162.3,
        "techmap_time(ms)": 3.9,
        "Po": 16,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/if_generate/no_arch": {
        "test_name": "micro/if_generate/no_arch",
        "input_blif": "if_generate.blif",
        "max_rss(MiB)": 38.9,
        "exec_time(ms)": 8.1,
        "techmap_time(ms)": 4.5,
        "Po": 16,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/parameter_2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/parameter_2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "parameter_2.blif",
        "max_rss(MiB)": 71.9,
        "exec_time(ms)": 211.9,
        "techmap_time(ms)": 37.3,
        "Pi": 4,
        "Po": 24,
        "Adder": 5,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 2,
        "Total Node": 5
    },
    "micro/parameter_2/k6_N10_40nm": {
        "test_name": "micro/parameter_2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "parameter_2.blif",
        "max_rss(MiB)": 57.1,
        "exec_time(ms)": 56.1,
        "techmap_time(ms)": 40.7,
        "Pi": 4,
        "Po": 24,
        "logic element": 7,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 2,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "micro/parameter_2/k6_N10_mem32K_40nm": {
        "test_name": "micro/parameter_2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "parameter_2.blif",
        "max_rss(MiB)": 71,
        "exec_time(ms)": 203.6,
        "techmap_time(ms)": 47.1,
        "Pi": 4,
        "Po": 24,
        "logic element": 7,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 2,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "micro/parameter_2/no_arch": {
        "test_name": "micro/parameter_2/no_arch",
        "input_blif": "parameter_2.blif",
        "max_rss(MiB)": 55.2,
        "exec_time(ms)": 53.6,
        "techmap_time(ms)": 50.3,
        "Pi": 4,
        "Po": 24,
        "logic element": 7,
        "Longest Path": 6,
        "Average Path": 2,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "micro/parameter/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/parameter/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "parameter.blif",
        "max_rss(MiB)": 70.9,
        "exec_time(ms)": 199.1,
        "techmap_time(ms)": 50.1,
        "Pi": 4,
        "Po": 24,
        "Adder": 5,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 2,
        "Total Node": 5
    },
    "micro/parameter/k6_N10_40nm": {
        "test_name": "micro/parameter/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "parameter.blif",
        "max_rss(MiB)": 57.2,
        "exec_time(ms)": 55.3,
        "techmap_time(ms)": 41.4,
        "Pi": 4,
        "Po": 24,
        "logic element": 7,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 2,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "micro/parameter/k6_N10_mem32K_40nm": {
        "test_name": "micro/parameter/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "parameter.blif",
        "max_rss(MiB)": 72.8,
        "exec_time(ms)": 204.6,
        "techmap_time(ms)": 45,
        "Pi": 4,
        "Po": 24,
        "logic element": 7,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 2,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "micro/parameter/no_arch": {
        "test_name": "micro/parameter/no_arch",
        "input_blif": "parameter.blif",
        "max_rss(MiB)": 55.1,
        "exec_time(ms)": 60.2,
        "techmap_time(ms)": 56.2,
        "Pi": 4,
        "Po": 24,
        "logic element": 7,
        "Longest Path": 6,
        "Average Path": 2,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "micro/param_override/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/param_override/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "param_override.blif",
        "max_rss(MiB)": 82.8,
        "exec_time(ms)": 228.8,
        "techmap_time(ms)": 55.7,
        "Pi": 4,
        "Po": 24,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Total Node": 11
    },
    "micro/param_override/k6_N10_40nm": {
        "test_name": "micro/param_override/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "param_override.blif",
        "max_rss(MiB)": 67.6,
        "exec_time(ms)": 92.2,
        "techmap_time(ms)": 76.7,
        "Pi": 4,
        "Po": 24,
        "logic element": 31,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 3,
        "Estimated LUTs": 31,
        "Total Node": 31
    },
    "micro/param_override/k6_N10_mem32K_40nm": {
        "test_name": "micro/param_override/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "param_override.blif",
        "max_rss(MiB)": 81.1,
        "exec_time(ms)": 188.3,
        "techmap_time(ms)": 44.1,
        "Pi": 4,
        "Po": 24,
        "logic element": 14,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 14,
        "Total Node": 15
    },
    "micro/param_override/no_arch": {
        "test_name": "micro/param_override/no_arch",
        "input_blif": "param_override.blif",
        "max_rss(MiB)": 66.5,
        "exec_time(ms)": 77.1,
        "techmap_time(ms)": 73.7,
        "Pi": 4,
        "Po": 24,
        "logic element": 31,
        "Longest Path": 10,
        "Average Path": 3,
        "Estimated LUTs": 31,
        "Total Node": 31
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
