{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716537871421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716537871421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 16:04:31 2024 " "Processing started: Fri May 24 16:04:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716537871421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716537871421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off iir -c iir " "Command: quartus_map --read_settings_files=on --write_settings_files=off iir -c iir" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716537871421 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716537872036 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716537872036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iir.v 1 1 " "Found 1 design units, including 1 entities, in source file iir.v" { { "Info" "ISGN_ENTITY_NAME" "1 iir " "Found entity 1: iir" {  } { { "iir.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716537882240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716537882240 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pole.v(12) " "Verilog HDL information at pole.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "pole.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716537882240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pole.v 1 1 " "Found 1 design units, including 1 entities, in source file pole.v" { { "Info" "ISGN_ENTITY_NAME" "1 pole " "Found entity 1: pole" {  } { { "pole.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716537882240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716537882240 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "zero.v(17) " "Verilog HDL information at zero.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "zero.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716537882261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero.v 1 1 " "Found 1 design units, including 1 entities, in source file zero.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero " "Found entity 1: zero" {  } { { "zero.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716537882261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716537882261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multc12.v 1 1 " "Found 1 design units, including 1 entities, in source file multc12.v" { { "Info" "ISGN_ENTITY_NAME" "1 multc12 " "Found entity 1: multc12" {  } { { "multc12.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/multc12.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716537882270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716537882270 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "iir " "Elaborating entity \"iir\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716537882392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero zero:zeroparallel " "Elaborating entity \"zero\" for hierarchy \"zero:zeroparallel\"" {  } { { "iir.v" "zeroparallel" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716537882412 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 zero.v(21) " "Verilog HDL assignment warning at zero.v(21): truncated value with size 32 to match size of target (4)" {  } { { "zero.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716537882422 "|iir|zero:zeroparallel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 zero.v(27) " "Verilog HDL assignment warning at zero.v(27): truncated value with size 32 to match size of target (4)" {  } { { "zero.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716537882422 "|iir|zero:zeroparallel"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i zero.v(17) " "Verilog HDL Always Construct warning at zero.v(17): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "zero.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716537882422 "|iir|zero:zeroparallel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 21 zero.v(47) " "Verilog HDL assignment warning at zero.v(47): truncated value with size 24 to match size of target (21)" {  } { { "zero.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716537882422 "|iir|zero:zeroparallel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pole pole:pole " "Elaborating entity \"pole\" for hierarchy \"pole:pole\"" {  } { { "iir.v" "pole" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716537882432 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pole.v(15) " "Verilog HDL assignment warning at pole.v(15): truncated value with size 32 to match size of target (4)" {  } { { "pole.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716537882432 "|iir|pole:pole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pole.v(21) " "Verilog HDL assignment warning at pole.v(21): truncated value with size 32 to match size of target (4)" {  } { { "pole.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716537882432 "|iir|pole:pole"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i pole.v(12) " "Verilog HDL Always Construct warning at pole.v(12): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "pole.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716537882432 "|iir|pole:pole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 12 pole.v(80) " "Verilog HDL assignment warning at pole.v(80): truncated value with size 26 to match size of target (12)" {  } { { "pole.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716537882432 "|iir|pole:pole"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multc12 pole:pole\|multc12:Umult1 " "Elaborating entity \"multc12\" for hierarchy \"pole:pole\|multc12:Umult1\"" {  } { { "pole.v" "Umult1" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716537882493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add pole:pole\|multc12:Umult1\|altmult_add:ALTMULT_ADD_component " "Elaborating entity \"altmult_add\" for hierarchy \"pole:pole\|multc12:Umult1\|altmult_add:ALTMULT_ADD_component\"" {  } { { "multc12.v" "ALTMULT_ADD_component" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/multc12.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716537882815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pole:pole\|multc12:Umult1\|altmult_add:ALTMULT_ADD_component " "Elaborated megafunction instantiation \"pole:pole\|multc12:Umult1\|altmult_add:ALTMULT_ADD_component\"" {  } { { "multc12.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/multc12.v" 114 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716537882842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pole:pole\|multc12:Umult1\|altmult_add:ALTMULT_ADD_component " "Instantiated megafunction \"pole:pole\|multc12:Umult1\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 UNUSED " "Parameter \"addnsub_multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716537882842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 UNUSED " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716537882842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716537882842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716537882842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716537882842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 UNUSED " "Parameter \"input_aclr_a0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716537882842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 UNUSED " "Parameter \"input_aclr_b0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716537882842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716537882842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716537882842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716537882842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716537882842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716537882842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716537882842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716537882842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 UNUSED " "Parameter \"multiplier_aclr0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716537882842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716537882842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716537882842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr UNUSED " "Parameter \"output_aclr\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716537882842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716537882842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716537882842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716537882842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716537882842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716537882842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716537882842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a UNUSED " "Parameter \"signed_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716537882842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b UNUSED " "Parameter \"signed_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716537882842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a UNUSED " "Parameter \"signed_pipeline_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716537882842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b UNUSED " "Parameter \"signed_pipeline_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716537882842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716537882842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716537882842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716537882842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716537882842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716537882842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716537882842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 23 " "Parameter \"width_result\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716537882842 ""}  } { { "multc12.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/multc12.v" 114 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716537882842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_6ha2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_6ha2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_6ha2 " "Found entity 1: mult_add_6ha2" {  } { { "db/mult_add_6ha2.tdf" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/mult_add_6ha2.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716537882956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716537882956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_6ha2 pole:pole\|multc12:Umult1\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated " "Elaborating entity \"mult_add_6ha2\" for hierarchy \"pole:pole\|multc12:Umult1\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "d:/file/quartus/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716537882956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_6qa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_6qa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_6qa1 " "Found entity 1: ded_mult_6qa1" {  } { { "db/ded_mult_6qa1.tdf" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/ded_mult_6qa1.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716537883006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716537883006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_6qa1 pole:pole\|multc12:Umult1\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\|ded_mult_6qa1:ded_mult1 " "Elaborating entity \"ded_mult_6qa1\" for hierarchy \"pole:pole\|multc12:Umult1\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\|ded_mult_6qa1:ded_mult1\"" {  } { { "db/mult_add_6ha2.tdf" "ded_mult1" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/mult_add_6ha2.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716537883016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_a3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_a3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_a3c " "Found entity 1: dffpipe_a3c" {  } { { "db/dffpipe_a3c.tdf" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/dffpipe_a3c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716537883046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716537883046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_a3c pole:pole\|multc12:Umult1\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\|ded_mult_6qa1:ded_mult1\|dffpipe_a3c:pre_result " "Elaborating entity \"dffpipe_a3c\" for hierarchy \"pole:pole\|multc12:Umult1\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\|ded_mult_6qa1:ded_mult1\|dffpipe_a3c:pre_result\"" {  } { { "db/ded_mult_6qa1.tdf" "pre_result" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/ded_mult_6qa1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716537883056 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pole:pole\|multc12:Umult7\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\|ded_mult_6qa1:ded_mult1\|mac_mult3 " "Synthesized away node \"pole:pole\|multc12:Umult7\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\|ded_mult_6qa1:ded_mult1\|mac_mult3\"" {  } { { "db/ded_mult_6qa1.tdf" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/ded_mult_6qa1.tdf" 40 2 0 } } { "db/mult_add_6ha2.tdf" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/mult_add_6ha2.tdf" 32 2 0 } } { "altmult_add.tdf" "" { Text "d:/file/quartus/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "multc12.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/multc12.v" 114 0 0 } } { "pole.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v" 78 0 0 } } { "iir.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716537883499 "|iir|pole:pole|multc12:Umult7|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pole:pole\|multc12:Umult7\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\|ded_mult_6qa1:ded_mult1\|mac_out4 " "Synthesized away node \"pole:pole\|multc12:Umult7\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\|ded_mult_6qa1:ded_mult1\|mac_out4\"" {  } { { "db/ded_mult_6qa1.tdf" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/ded_mult_6qa1.tdf" 47 2 0 } } { "db/mult_add_6ha2.tdf" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/mult_add_6ha2.tdf" 32 2 0 } } { "altmult_add.tdf" "" { Text "d:/file/quartus/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "multc12.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/multc12.v" 114 0 0 } } { "pole.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v" 78 0 0 } } { "iir.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716537883499 "|iir|pole:pole|multc12:Umult7|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pole:pole\|multc12:Umult6\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\|ded_mult_6qa1:ded_mult1\|mac_mult3 " "Synthesized away node \"pole:pole\|multc12:Umult6\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\|ded_mult_6qa1:ded_mult1\|mac_mult3\"" {  } { { "db/ded_mult_6qa1.tdf" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/ded_mult_6qa1.tdf" 40 2 0 } } { "db/mult_add_6ha2.tdf" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/mult_add_6ha2.tdf" 32 2 0 } } { "altmult_add.tdf" "" { Text "d:/file/quartus/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "multc12.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/multc12.v" 114 0 0 } } { "pole.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v" 72 0 0 } } { "iir.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716537883499 "|iir|pole:pole|multc12:Umult6|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pole:pole\|multc12:Umult6\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\|ded_mult_6qa1:ded_mult1\|mac_out4 " "Synthesized away node \"pole:pole\|multc12:Umult6\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\|ded_mult_6qa1:ded_mult1\|mac_out4\"" {  } { { "db/ded_mult_6qa1.tdf" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/ded_mult_6qa1.tdf" 47 2 0 } } { "db/mult_add_6ha2.tdf" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/mult_add_6ha2.tdf" 32 2 0 } } { "altmult_add.tdf" "" { Text "d:/file/quartus/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "multc12.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/multc12.v" 114 0 0 } } { "pole.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v" 72 0 0 } } { "iir.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716537883499 "|iir|pole:pole|multc12:Umult6|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pole:pole\|multc12:Umult5\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\|ded_mult_6qa1:ded_mult1\|mac_mult3 " "Synthesized away node \"pole:pole\|multc12:Umult5\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\|ded_mult_6qa1:ded_mult1\|mac_mult3\"" {  } { { "db/ded_mult_6qa1.tdf" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/ded_mult_6qa1.tdf" 40 2 0 } } { "db/mult_add_6ha2.tdf" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/mult_add_6ha2.tdf" 32 2 0 } } { "altmult_add.tdf" "" { Text "d:/file/quartus/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "multc12.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/multc12.v" 114 0 0 } } { "pole.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v" 66 0 0 } } { "iir.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716537883499 "|iir|pole:pole|multc12:Umult5|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pole:pole\|multc12:Umult5\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\|ded_mult_6qa1:ded_mult1\|mac_out4 " "Synthesized away node \"pole:pole\|multc12:Umult5\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\|ded_mult_6qa1:ded_mult1\|mac_out4\"" {  } { { "db/ded_mult_6qa1.tdf" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/ded_mult_6qa1.tdf" 47 2 0 } } { "db/mult_add_6ha2.tdf" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/mult_add_6ha2.tdf" 32 2 0 } } { "altmult_add.tdf" "" { Text "d:/file/quartus/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "multc12.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/multc12.v" 114 0 0 } } { "pole.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v" 66 0 0 } } { "iir.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716537883499 "|iir|pole:pole|multc12:Umult5|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pole:pole\|multc12:Umult4\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\|ded_mult_6qa1:ded_mult1\|mac_mult3 " "Synthesized away node \"pole:pole\|multc12:Umult4\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\|ded_mult_6qa1:ded_mult1\|mac_mult3\"" {  } { { "db/ded_mult_6qa1.tdf" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/ded_mult_6qa1.tdf" 40 2 0 } } { "db/mult_add_6ha2.tdf" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/mult_add_6ha2.tdf" 32 2 0 } } { "altmult_add.tdf" "" { Text "d:/file/quartus/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "multc12.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/multc12.v" 114 0 0 } } { "pole.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v" 59 0 0 } } { "iir.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716537883499 "|iir|pole:pole|multc12:Umult4|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pole:pole\|multc12:Umult4\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\|ded_mult_6qa1:ded_mult1\|mac_out4 " "Synthesized away node \"pole:pole\|multc12:Umult4\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\|ded_mult_6qa1:ded_mult1\|mac_out4\"" {  } { { "db/ded_mult_6qa1.tdf" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/ded_mult_6qa1.tdf" 47 2 0 } } { "db/mult_add_6ha2.tdf" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/mult_add_6ha2.tdf" 32 2 0 } } { "altmult_add.tdf" "" { Text "d:/file/quartus/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "multc12.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/multc12.v" 114 0 0 } } { "pole.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v" 59 0 0 } } { "iir.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716537883499 "|iir|pole:pole|multc12:Umult4|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pole:pole\|multc12:Umult3\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\|ded_mult_6qa1:ded_mult1\|mac_mult3 " "Synthesized away node \"pole:pole\|multc12:Umult3\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\|ded_mult_6qa1:ded_mult1\|mac_mult3\"" {  } { { "db/ded_mult_6qa1.tdf" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/ded_mult_6qa1.tdf" 40 2 0 } } { "db/mult_add_6ha2.tdf" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/mult_add_6ha2.tdf" 32 2 0 } } { "altmult_add.tdf" "" { Text "d:/file/quartus/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "multc12.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/multc12.v" 114 0 0 } } { "pole.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v" 53 0 0 } } { "iir.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716537883499 "|iir|pole:pole|multc12:Umult3|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pole:pole\|multc12:Umult3\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\|ded_mult_6qa1:ded_mult1\|mac_out4 " "Synthesized away node \"pole:pole\|multc12:Umult3\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\|ded_mult_6qa1:ded_mult1\|mac_out4\"" {  } { { "db/ded_mult_6qa1.tdf" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/ded_mult_6qa1.tdf" 47 2 0 } } { "db/mult_add_6ha2.tdf" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/mult_add_6ha2.tdf" 32 2 0 } } { "altmult_add.tdf" "" { Text "d:/file/quartus/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "multc12.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/multc12.v" 114 0 0 } } { "pole.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v" 53 0 0 } } { "iir.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716537883499 "|iir|pole:pole|multc12:Umult3|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pole:pole\|multc12:Umult2\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\|ded_mult_6qa1:ded_mult1\|mac_mult3 " "Synthesized away node \"pole:pole\|multc12:Umult2\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\|ded_mult_6qa1:ded_mult1\|mac_mult3\"" {  } { { "db/ded_mult_6qa1.tdf" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/ded_mult_6qa1.tdf" 40 2 0 } } { "db/mult_add_6ha2.tdf" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/mult_add_6ha2.tdf" 32 2 0 } } { "altmult_add.tdf" "" { Text "d:/file/quartus/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "multc12.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/multc12.v" 114 0 0 } } { "pole.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v" 47 0 0 } } { "iir.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716537883499 "|iir|pole:pole|multc12:Umult2|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pole:pole\|multc12:Umult2\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\|ded_mult_6qa1:ded_mult1\|mac_out4 " "Synthesized away node \"pole:pole\|multc12:Umult2\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\|ded_mult_6qa1:ded_mult1\|mac_out4\"" {  } { { "db/ded_mult_6qa1.tdf" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/ded_mult_6qa1.tdf" 47 2 0 } } { "db/mult_add_6ha2.tdf" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/mult_add_6ha2.tdf" 32 2 0 } } { "altmult_add.tdf" "" { Text "d:/file/quartus/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "multc12.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/multc12.v" 114 0 0 } } { "pole.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v" 47 0 0 } } { "iir.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716537883499 "|iir|pole:pole|multc12:Umult2|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pole:pole\|multc12:Umult1\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\|ded_mult_6qa1:ded_mult1\|mac_mult3 " "Synthesized away node \"pole:pole\|multc12:Umult1\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\|ded_mult_6qa1:ded_mult1\|mac_mult3\"" {  } { { "db/ded_mult_6qa1.tdf" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/ded_mult_6qa1.tdf" 40 2 0 } } { "db/mult_add_6ha2.tdf" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/mult_add_6ha2.tdf" 32 2 0 } } { "altmult_add.tdf" "" { Text "d:/file/quartus/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "multc12.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/multc12.v" 114 0 0 } } { "pole.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v" 41 0 0 } } { "iir.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716537883499 "|iir|pole:pole|multc12:Umult1|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pole:pole\|multc12:Umult1\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\|ded_mult_6qa1:ded_mult1\|mac_out4 " "Synthesized away node \"pole:pole\|multc12:Umult1\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\|ded_mult_6qa1:ded_mult1\|mac_out4\"" {  } { { "db/ded_mult_6qa1.tdf" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/ded_mult_6qa1.tdf" 47 2 0 } } { "db/mult_add_6ha2.tdf" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/mult_add_6ha2.tdf" 32 2 0 } } { "altmult_add.tdf" "" { Text "d:/file/quartus/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "multc12.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/multc12.v" 114 0 0 } } { "pole.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v" 41 0 0 } } { "iir.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716537883499 "|iir|pole:pole|multc12:Umult1|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|mac_out4"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1716537883499 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1716537883499 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1716537883923 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716537884043 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "84 " "84 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716537884436 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/output_files/iir.map.smsg " "Generated suppressed messages file C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/output_files/iir.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716537884646 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716537884907 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716537884907 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "356 " "Implemented 356 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716537885230 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716537885230 ""} { "Info" "ICUT_CUT_TM_LCELLS" "330 " "Implemented 330 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716537885230 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716537885230 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716537885270 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 16:04:45 2024 " "Processing ended: Fri May 24 16:04:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716537885270 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716537885270 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716537885270 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716537885270 ""}
