
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003805                       # Number of seconds simulated
sim_ticks                                  3804919000                       # Number of ticks simulated
final_tick                                 3804919000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  24486                       # Simulator instruction rate (inst/s)
host_op_rate                                    43535                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               18504418                       # Simulator tick rate (ticks/s)
host_mem_usage                                8664112                       # Number of bytes of host memory used
host_seconds                                   205.62                       # Real time elapsed on the host
sim_insts                                     5034841                       # Number of instructions simulated
sim_ops                                       8951817                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3804919000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst         3218752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          582144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3800896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      3218752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3218752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       163328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          163328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            50293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             9096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               59389                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          2552                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2552                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          845944947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          152997738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             998942684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     845944947                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        845944947                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        42925487                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             42925487                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        42925487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         845944947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         152997738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1041868171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       59390                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      52332                       # Number of write requests accepted
system.mem_ctrls.readBursts                     59571                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    52332                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1832192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1980352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2851520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3800960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3349248                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  30943                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7752                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            10357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4349                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3804914500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                    80                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                    44                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                    76                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 59371                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                52332                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   23549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    184.610726                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   142.477446                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   143.468471                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9000     35.49%     35.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8966     35.35%     70.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4088     16.12%     86.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2281      8.99%     95.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          632      2.49%     98.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          221      0.87%     99.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           75      0.30%     99.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           34      0.13%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           63      0.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25360                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2600                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      11.007308                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     10.188261                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.616489                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           2414     92.85%     92.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           164      6.31%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            16      0.62%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             3      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             1      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::496-511            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2600                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2600                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.136538                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.066053                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.603734                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1582     60.85%     60.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              119      4.58%     65.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              271     10.42%     75.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              324     12.46%     88.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              229      8.81%     97.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               57      2.19%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               11      0.42%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.12%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.12%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2600                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    745514250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1282289250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  143140000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     26041.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44791.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       481.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       749.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    998.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    880.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.50                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    15046                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   32767                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 52.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.50                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      34056.99                       # Average gap between requests
system.mem_ctrls.pageHitRate                    65.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 61725300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 32788800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                76069560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               41060520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         303017520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            442835280                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              8862240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1093419030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       103798560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         48048105                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             2211683205                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            581.269305                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2810682000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      9845500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     128330000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    142427500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    270277750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     856061500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   2397976750                       # Time in different power states
system.mem_ctrls_1.actEnergy                119416500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 63452400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               128327220                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              191516580                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         258763440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            517008810                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              6381600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       893688750                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        35982240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        150334845                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             2364915285                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            621.541395                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           2654296750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4810000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     109526000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    600863500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     93706750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1036173000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1959839750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3804919000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1076051                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1076051                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             91941                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               817754                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   85286                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              20486                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          817754                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             330544                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           487210                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        58854                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3804919000                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   3804919000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3804919000                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   43                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3804919000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          7609839                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            2188365                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7172070                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1076051                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             415830                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       3054278                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  185423                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         43                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                  631                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          5398                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          178                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    863008                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 33886                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            5341617                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.385207                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.396689                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3335844     62.45%     62.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   135645      2.54%     64.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    96439      1.81%     66.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   105651      1.98%     68.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   126641      2.37%     71.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   130872      2.45%     73.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   110308      2.07%     75.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   129122      2.42%     78.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1171095     21.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5341617                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.141403                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.942473                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1955060                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1543419                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1446740                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                303687                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  92711                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               12161261                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  92711                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2128429                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  531229                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          15513                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1567616                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1006119                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               11807746                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 20243                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 177216                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 727187                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 109728                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            14223823                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              28407292                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         18718426                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            402780                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              11009453                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  3214370                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                775                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            777                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1653204                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2053634                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              821929                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            192395                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            57366                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   11018947                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               10097                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  10309795                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             22377                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2077227                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      3048998                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          10017                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       5341617                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.930089                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.219837                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2246093     42.05%     42.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              696646     13.04%     55.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              570637     10.68%     65.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              519766      9.73%     75.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              483180      9.05%     84.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              300219      5.62%     90.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              274974      5.15%     95.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              171898      3.22%     98.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               78204      1.46%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5341617                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   74416     60.24%     60.24% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     60.24% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     60.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     60.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     60.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     60.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     60.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     60.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     60.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     60.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     60.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     60.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     60.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     60.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     60.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     60.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     60.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     60.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     60.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     60.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     60.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     60.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     60.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     60.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     60.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     60.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     60.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     60.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     60.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     60.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     60.24% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  31196     25.25%     85.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 13817     11.19%     96.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 6      0.00%     96.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             4095      3.31%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             45247      0.44%      0.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7070495     68.58%     69.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               348640      3.38%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 29966      0.29%     72.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              102821      1.00%     73.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 773      0.01%     73.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     73.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     73.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     73.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     73.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     73.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     73.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     73.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     73.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     73.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1783842     17.30%     91.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              660793      6.41%     97.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          175021      1.70%     99.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          92197      0.89%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10309795                       # Type of FU issued
system.cpu.iq.rate                           1.354798                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      123530                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011982                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           25361369                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          12722494                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      9631858                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              745745                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             384128                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       367202                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               10013162                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  374916                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           406956                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       318919                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         3169                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          377                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       153842                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          526                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           116                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  92711                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  247912                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 12489                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            11029044                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             34837                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2053668                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               821929                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               3877                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    202                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 12219                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            377                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          24191                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        94296                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               118487                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              10097818                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1917072                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            211977                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2645810                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   768229                       # Number of branches executed
system.cpu.iew.exec_stores                     728738                       # Number of stores executed
system.cpu.iew.exec_rate                     1.326942                       # Inst execution rate
system.cpu.iew.wb_sent                       10045205                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       9999060                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7232450                       # num instructions producing a value
system.cpu.iew.wb_consumers                  11067256                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.313965                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.653500                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         2077298                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              80                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             92452                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      5021515                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.782692                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.680195                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2701916     53.81%     53.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       686484     13.67%     67.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       271770      5.41%     72.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       406853      8.10%     80.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       126925      2.53%     83.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       139353      2.78%     86.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        84347      1.68%     87.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        40249      0.80%     88.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       563618     11.22%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5021515                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5034841                       # Number of instructions committed
system.cpu.commit.committedOps                8951817                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2402836                       # Number of memory references committed
system.cpu.commit.loads                       1734749                       # Number of loads committed
system.cpu.commit.membars                          24                       # Number of memory barriers committed
system.cpu.commit.branches                     689039                       # Number of branches committed
system.cpu.commit.fp_insts                     366734                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   8823551                       # Number of committed integer instructions.
system.cpu.commit.function_calls                55806                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        22652      0.25%      0.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6048529     67.57%     67.82% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          347869      3.89%     71.71% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            27431      0.31%     72.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         102500      1.15%     73.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     73.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     73.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     73.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     73.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     73.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     73.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     73.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     73.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     73.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     73.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     73.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     73.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     73.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     73.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     73.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1562680     17.46%     90.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         575922      6.43%     97.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       172069      1.92%     98.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        92165      1.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8951817                       # Class of committed instruction
system.cpu.commit.bw_lim_events                563618                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     15487012                       # The number of ROB reads
system.cpu.rob.rob_writes                    22382208                       # The number of ROB writes
system.cpu.timesIdled                           39514                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         2268222                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5034841                       # Number of Instructions Simulated
system.cpu.committedOps                       8951817                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.511436                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.511436                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.661623                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.661623                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 15729508                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8600501                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    396074                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   274908                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   3279490                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3284726                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 4206307                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3804919000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              8840                       # number of replacements
system.cpu.dcache.tags.tagsinuse           254.890339                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2159060                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              9096                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            237.363676                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          63363000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   254.890339                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.995665                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995665                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          145                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9179516                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9179516                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3804919000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      1492563                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1492563                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       665576                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         665576                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       2158139                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2158139                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2158139                       # number of overall hits
system.cpu.dcache.overall_hits::total         2158139                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        12134                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12134                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         2543                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2543                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        14677                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          14677                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        14677                       # number of overall misses
system.cpu.dcache.overall_misses::total         14677                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    960838500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    960838500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    114542999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    114542999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1075381499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1075381499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1075381499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1075381499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1504697                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1504697                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       668119                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       668119                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2172816                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2172816                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2172816                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2172816                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008064                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008064                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003806                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003806                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.006755                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006755                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.006755                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006755                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 79185.635405                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79185.635405                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 45042.469131                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45042.469131                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 73269.843905                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73269.843905                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 73269.843905                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73269.843905                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2790                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                35                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    79.714286                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         2552                       # number of writebacks
system.cpu.dcache.writebacks::total              2552                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         5568                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5568                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         5572                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5572                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         5572                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5572                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         6566                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6566                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         2539                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2539                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         9105                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         9105                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         9105                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         9105                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    545436500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    545436500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    111819000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    111819000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    657255500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    657255500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    657255500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    657255500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004364                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004364                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003800                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003800                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004190                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004190                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004190                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004190                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 83069.829424                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83069.829424                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 44040.567152                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44040.567152                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 72186.216365                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72186.216365                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 72186.216365                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72186.216365                       # average overall mshr miss latency
system.cpu.dcache.MJL_overallRowMisses          14268                       # number of overall misses with row preference
system.cpu.dcache.MJL_overallColumnMisses          409                       # number of overall misses with column preference
system.cpu.dcache.MJL_overallRowHits          2125780                       # number of overall hits with row preference
system.cpu.dcache.MJL_overallColumnHits         32359                       # number of overall hits with column preference
system.cpu.dcache.MJL_overallRowAccesses      2140048                       # number of overall accesses with row preference
system.cpu.dcache.MJL_overallColumnAccesses        32768                       # number of overall accesses with column preference
system.cpu.dcache.MJL_nonEvictWBCount              73                       # number of writebacks that are not eviction
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3804919000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3804919000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3804919000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             49783                       # number of replacements
system.cpu.icache.tags.tagsinuse           491.573607                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              803528                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             50292                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             15.977253                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   491.573607                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.960105                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.960105                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          347                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2727979                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2727979                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3804919000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       803528                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          803528                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        803528                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           803528                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       803528                       # number of overall hits
system.cpu.icache.overall_hits::total          803528                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        59479                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         59479                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        59479                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          59479                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        59479                       # number of overall misses
system.cpu.icache.overall_misses::total         59479                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   2604749499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2604749499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   2604749499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2604749499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   2604749499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2604749499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       863007                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       863007                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       863007                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       863007                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       863007                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       863007                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.068921                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.068921                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.068921                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.068921                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.068921                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.068921                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 43792.758772                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43792.758772                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 43792.758772                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43792.758772                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 43792.758772                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43792.758772                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2253                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                52                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    43.326923                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        49783                       # number of writebacks
system.cpu.icache.writebacks::total             49783                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         9177                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         9177                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         9177                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         9177                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         9177                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         9177                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        50302                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        50302                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        50302                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        50302                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        50302                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        50302                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2223209500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2223209500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2223209500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2223209500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2223209500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2223209500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.058287                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.058287                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.058287                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.058287                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.058287                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.058287                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 44197.238678                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44197.238678                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 44197.238678                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44197.238678                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 44197.238678                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44197.238678                       # average overall mshr miss latency
system.cpu.icache.MJL_overallRowMisses          59479                       # number of overall misses with row preference
system.cpu.icache.MJL_overallRowHits           803528                       # number of overall hits with row preference
system.cpu.icache.MJL_overallRowAccesses       863007                       # number of overall accesses with row preference
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3804919000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3804919000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests        118103                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        58706                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           32                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3804919000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              56867                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2552                       # Transaction distribution
system.membus.trans_dist::WritebackClean        49783                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6361                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2530                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2530                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          50302                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6566                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       150378                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       150378                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        27114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        27114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 177492                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      6404864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      6404864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       745472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       745472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7150336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                8                       # Total snoops (count)
system.membus.snoopTraffic                        512                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             59407                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000690                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.026262                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   59366     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                      41      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               59407                       # Request fanout histogram
system.membus.reqLayer2.occupancy           337499000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               8.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          259409121                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.membus.respLayer2.occupancy           49067986                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
