--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml seg7_decoder.twx seg7_decoder.ncd -o seg7_decoder.twr
seg7_decoder.pcf

Design file:              seg7_decoder.ncd
Physical constraint file: seg7_decoder.pcf
Device,package,speed:     xc3s200,tq144,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Bin_in<0>   |    2.319(R)|   -0.077(R)|clk_BUFGP         |   0.000|
Bin_in<1>   |    3.163(R)|   -0.376(R)|clk_BUFGP         |   0.000|
Bin_in<2>   |    2.364(R)|    0.050(R)|clk_BUFGP         |   0.000|
Bin_in<3>   |    2.969(R)|    0.072(R)|clk_BUFGP         |   0.000|
pb1         |    6.185(R)|   -0.127(R)|clk_BUFGP         |   0.000|
pb2         |    6.015(R)|   -1.185(R)|clk_BUFGP         |   0.000|
pb3         |    6.489(R)|   -0.266(R)|clk_BUFGP         |   0.000|
pb4         |    5.559(R)|   -0.282(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Seg7<0>     |   10.724(R)|clk_BUFGP         |   0.000|
Seg7<1>     |   11.168(R)|clk_BUFGP         |   0.000|
Seg7<2>     |   10.742(R)|clk_BUFGP         |   0.000|
Seg7<3>     |   10.328(R)|clk_BUFGP         |   0.000|
Seg7<4>     |   10.749(R)|clk_BUFGP         |   0.000|
Seg7<5>     |   10.961(R)|clk_BUFGP         |   0.000|
Seg7<6>     |   10.573(R)|clk_BUFGP         |   0.000|
Seg7<7>     |   10.946(R)|clk_BUFGP         |   0.000|
digit1<0>   |    9.349(R)|clk_BUFGP         |   0.000|
digit1<1>   |   10.151(R)|clk_BUFGP         |   0.000|
digit1<2>   |   10.196(R)|clk_BUFGP         |   0.000|
digit1<3>   |   10.475(R)|clk_BUFGP         |   0.000|
digit2<0>   |    9.549(R)|clk_BUFGP         |   0.000|
digit2<1>   |    9.455(R)|clk_BUFGP         |   0.000|
digit2<2>   |    9.852(R)|clk_BUFGP         |   0.000|
digit2<3>   |    9.662(R)|clk_BUFGP         |   0.000|
digit3<0>   |    9.811(R)|clk_BUFGP         |   0.000|
digit3<1>   |    9.504(R)|clk_BUFGP         |   0.000|
digit3<2>   |    9.541(R)|clk_BUFGP         |   0.000|
digit3<3>   |    9.579(R)|clk_BUFGP         |   0.000|
digit4<0>   |    9.116(R)|clk_BUFGP         |   0.000|
digit4<1>   |    9.306(R)|clk_BUFGP         |   0.000|
digit4<2>   |    9.786(R)|clk_BUFGP         |   0.000|
digit4<3>   |    9.435(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.509|         |         |         |
pb5            |    5.630|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pb5
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
pb5            |    2.851|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Oct 22 14:30:28 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 140 MB



