// Seed: 1747693784
module module_0;
  wire id_1;
  logic [7:0][1] id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5, id_6;
  assign id_2 = 1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  logic [7:0] id_3, id_4, id_5, id_6;
  module_0();
  assign id_4[1 : 1'h0] = id_4;
endmodule
