Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 21:31:12 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_37_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 Sum8_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum8_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 1.062ns (33.375%)  route 2.120ns (66.625%))
  Logic Levels:           10  (CARRY8=4 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 6.204 - 4.000 ) 
    Source Clock Delay      (SCD):    2.727ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.790ns (routing 0.955ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.868ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=6433, routed)        1.790     2.727    Sum8_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X103Y402       FDRE                                         r  Sum8_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y402       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.806 r  Sum8_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[6]/Q
                         net (fo=1, routed)           0.288     3.094    Sum8_1_impl_instance/FPAddSubOp_instance/LZC_component/shiftedFracY_d1_reg[6]
    SLICE_X102Y403       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     3.184 r  Sum8_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_3__4/O
                         net (fo=1, routed)           0.393     3.577    Sum8_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_3__4_n_0
    SLICE_X104Y398       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.088     3.665 r  Sum8_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_1__4/O
                         net (fo=4, routed)           0.303     3.968    Sum8_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[0]_0
    SLICE_X102Y396       LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     4.118 r  Sum8_1_impl_instance/FPAddSubOp_instance/LZC_component/plusOp_carry_i_9__4/O
                         net (fo=1, routed)           0.013     4.131    Sum8_1_impl_instance/FPAddSubOp_instance/fracAdder/S[0]
    SLICE_X102Y396       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.323 r  Sum8_1_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.349    Sum8_1_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry_n_0
    SLICE_X102Y397       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.364 r  Sum8_1_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.390    Sum8_1_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__0_n_0
    SLICE_X102Y398       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.405 r  Sum8_1_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__1/CO[7]
                         net (fo=1, routed)           0.026     4.431    Sum8_1_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__1_n_0
    SLICE_X102Y399       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.507 f  Sum8_1_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__2/O[1]
                         net (fo=6, routed)           0.415     4.922    Sum8_1_impl_instance/FPAddSubOp_instance/fracAdder/level5[26]
    SLICE_X103Y398       LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.157     5.079 f  Sum8_1_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_5__4/O
                         net (fo=1, routed)           0.131     5.210    Sum8_1_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_5__4_n_0
    SLICE_X103Y397       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     5.360 f  Sum8_1_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_2__4/O
                         net (fo=6, routed)           0.100     5.460    Sum8_1_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_2__4_n_0
    SLICE_X103Y397       LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     5.510 r  Sum8_1_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[11]_i_1__4/O
                         net (fo=13, routed)          0.399     5.909    Sum8_1_impl_instance/FPAddSubOp_instance/LZC_component/newX_d1_reg[21]
    SLICE_X102Y396       FDRE                                         r  Sum8_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=6433, routed)        1.557     6.204    Sum8_1_impl_instance/FPAddSubOp_instance/LZC_component/clk_IBUF_BUFG
    SLICE_X102Y396       FDRE                                         r  Sum8_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[1]/C
                         clock pessimism              0.413     6.617    
                         clock uncertainty           -0.035     6.582    
    SLICE_X102Y396       FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074     6.508    Sum8_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          6.508    
                         arrival time                          -5.909    
  -------------------------------------------------------------------
                         slack                                  0.598    




