ISim log file
Running: C:\Users\dschussheim\Documents\GitHub\digital-servo\M_KX1_DB\Firmware\ADC_test_2\deserializer_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/ADC_test_2/deserializer_tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/ADC_test_2/deserializer_tb.v" Line 34.  For instance deserializer_tb/uut/, width 9 of formal port Q is not equal to width 8 of actual signal Q.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 10000 ns
Simulator is doing circuit initialization process.
DRC  Warning : The combination of INTERFACE_TYPE, DATA_RATE and DATA_WIDTH values on instance deserializer_tb.uut.ISERDESE2_inst.OVERSAMPLE_DDR_SDR_msg is not recommended.

The current settings are : INTERFACE_TYPE = OVERSAMPLE, DATA_RATE = DDR and DATA_WIDTH =           8

The recommended combinations of values are :

OVERSAMPLE SDR None

OVERSAMPLE DDR 4

Finished circuit initialization process.
