{
  "name": "adders.md",
  "path": "docs/comb-msi/adders.md",
  "relative_path": "docs/comb-msi/adders.md",
  "layout": "circuitverse",
  "title": "Adders",
  "nav_order": "l0s002",
  "cvib_level": "basic",
  "parent": "Combinational MSI",
  "has_children": false,
  "content": "<h1 class=\"no_toc\" id=\"adders\">Adders</h1>\n\n<h2 class=\"no_toc text-delta\" id=\"table-of-contents\">Table of contents</h2>\n\n<ol id=\"markdown-toc\">\n  <li><a href=\"#half-adder\" id=\"markdown-toc-half-adder\">Half adder</a></li>\n  <li><a href=\"#introduction\" id=\"markdown-toc-introduction\">Introduction</a></li>\n  <li><a href=\"#block-diagram\" id=\"markdown-toc-block-diagram\">Block diagram</a></li>\n  <li><a href=\"#truth-table\" id=\"markdown-toc-truth-table\">Truth table</a></li>\n  <li><a href=\"#circuit-diagram\" id=\"markdown-toc-circuit-diagram\">Circuit diagram</a></li>\n  <li><a href=\"#half-adder-from-universal-gates\" id=\"markdown-toc-half-adder-from-universal-gates\">Half adder from universal gates</a></li>\n  <li><a href=\"#full-adder\" id=\"markdown-toc-full-adder\">Full adder</a></li>\n  <li><a href=\"#introduction-1\" id=\"markdown-toc-introduction-1\">Introduction</a></li>\n  <li><a href=\"#block-diagram-1\" id=\"markdown-toc-block-diagram-1\">Block diagram</a></li>\n  <li><a href=\"#truth-table-1\" id=\"markdown-toc-truth-table-1\">Truth table</a></li>\n  <li><a href=\"#circuit-diagram-1\" id=\"markdown-toc-circuit-diagram-1\">Circuit diagram</a></li>\n  <li><a href=\"#full-adder-from-2-half-adder\" id=\"markdown-toc-full-adder-from-2-half-adder\">Full adder from 2 half adder</a></li>\n  <li><a href=\"#full-adder-from-universal-gates\" id=\"markdown-toc-full-adder-from-universal-gates\">Full adder from universal gates</a></li>\n  <li><a href=\"#ripple-carry-adder\" id=\"markdown-toc-ripple-carry-adder\">Ripple carry adder</a></li>\n  <li><a href=\"#half-subtractors\" id=\"markdown-toc-half-subtractors\">Half subtractors</a></li>\n  <li><a href=\"#introduction-2\" id=\"markdown-toc-introduction-2\">Introduction</a></li>\n  <li><a href=\"#truth-table-2\" id=\"markdown-toc-truth-table-2\">Truth table</a></li>\n  <li><a href=\"#circuit-diagram-2\" id=\"markdown-toc-circuit-diagram-2\">Circuit diagram</a></li>\n  <li><a href=\"#half-subtractor-from-universal-gates\" id=\"markdown-toc-half-subtractor-from-universal-gates\">Half subtractor from universal gates</a></li>\n  <li><a href=\"#full-subtractors\" id=\"markdown-toc-full-subtractors\">Full subtractors</a></li>\n  <li><a href=\"#introduction-3\" id=\"markdown-toc-introduction-3\">Introduction</a></li>\n  <li><a href=\"#truth-table-3\" id=\"markdown-toc-truth-table-3\">Truth table</a></li>\n  <li><a href=\"#circuit-diagram-3\" id=\"markdown-toc-circuit-diagram-3\">Circuit diagram</a></li>\n  <li><a href=\"#full-subtractor-from-universal-gates\" id=\"markdown-toc-full-subtractor-from-universal-gates\">Full subtractor from universal gates</a></li>\n  <li><a href=\"#n-bit-parallel-adder-and-subtractor\" id=\"markdown-toc-n-bit-parallel-adder-and-subtractor\">N-Bit parallel adder and subtractor</a></li>\n  <li><a href=\"#introduction-4\" id=\"markdown-toc-introduction-4\">Introduction</a></li>\n  <li><a href=\"#4-bit-parallel-adder\" id=\"markdown-toc-4-bit-parallel-adder\">4-bit parallel adder</a></li>\n  <li><a href=\"#block-diagram-2\" id=\"markdown-toc-block-diagram-2\">Block diagram</a></li>\n  <li><a href=\"#n-bit-parallel-subtractor\" id=\"markdown-toc-n-bit-parallel-subtractor\">N-bit parallel subtractor</a>    <ol>\n      <li><a href=\"#4-bit-parallel-subtractor\" id=\"markdown-toc-4-bit-parallel-subtractor\">4-bit parallel subtractor</a></li>\n      <li><a href=\"#block-diagram-3\" id=\"markdown-toc-block-diagram-3\">Block diagram</a></li>\n      <li><a href=\"#8-bit-full-adder-and-subtractor\" id=\"markdown-toc-8-bit-full-adder-and-subtractor\">8-bit full adder and subtractor</a></li>\n    </ol>\n  </li>\n</ol>\n\n<h2 id=\"half-adder\">Half adder</h2>\n\n<h2 id=\"introduction\">Introduction</h2>\n\n<p>Half adder is a combinational logic circuit with two inputs and two outputs. \nThe half adder circuit is designed to add two single bit binary number A and B. \nIt is the basic building block for the addition of two single-bit numbers. \nThis circuit has two outputs <strong>carry</strong> and <strong>sum</strong>.</p>\n\n<h2 id=\"block-diagram\">Block diagram</h2>\n\n<figure class=\"image\">\n  <img src=\"/assets/images/halfadder_blockdiagram.jpg\" alt=\"\" />\n  <figcaption></figcaption>\n</figure>\n\n<h2 id=\"truth-table\">Truth table</h2>\n\n<figure class=\"image\">\n  <img src=\"/assets/images/halfadder_truthtable.jpg\" alt=\"\" />\n  <figcaption></figcaption>\n</figure>\n\n<h2 id=\"circuit-diagram\">Circuit diagram</h2>\n\n<iframe width=\"100%\" height=\"400px\" src=\"https://circuitverse.org/simulator/embed/43463\" id=\"half_adder_01\" scrolling=\"no\" webkitallowfullscreen=\"\" mozallowfullscreen=\"\" allowfullscreen=\"\"> </iframe>\n\n<h2 id=\"half-adder-from-universal-gates\">Half adder from universal gates</h2>\n\n<iframe width=\"100%\" height=\"400px\" src=\"https://circuitverse.org/simulator/embed/101813\" id=\"half_adder_02\" scrolling=\"no\" webkitallowfullscreen=\"\" mozallowfullscreen=\"\" allowfullscreen=\"\"> </iframe>\n\n<h2 id=\"full-adder\">Full adder</h2>\n\n<h2 id=\"introduction-1\">Introduction</h2>\n\n<p>Full adder is developed to overcome the drawback of Half Adder circuit. \nIt can add two one-bit numbers A and B, and carry c. \nThe full adder is a three-input and two output combinational circuit.</p>\n\n<h2 id=\"block-diagram-1\">Block diagram</h2>\n\n<figure class=\"image\">\n  <img src=\"/assets/images/fulladder_blockdiagram.jpg\" alt=\"\" />\n  <figcaption></figcaption>\n</figure>\n\n<h2 id=\"truth-table-1\">Truth table</h2>\n\n<figure class=\"image\">\n  <img src=\"/assets/images/fulladder_truthtable.jpg\" alt=\"\" />\n  <figcaption></figcaption>\n</figure>\n\n<h2 id=\"circuit-diagram-1\">Circuit diagram</h2>\n\n<figure class=\"image\">\n  <img src=\"/assets/images/fulladder_circuitdiagram.jpg\" alt=\"\" />\n  <figcaption></figcaption>\n</figure>\n\n<h2 id=\"full-adder-from-2-half-adder\">Full adder from 2 half adder</h2>\n\n<iframe width=\"100%\" height=\"400px\" src=\"https://circuitverse.org/simulator/embed/247\" id=\"full_adder_01\" scrolling=\"no\" webkitallowfullscreen=\"\" mozallowfullscreen=\"\" allowfullscreen=\"\"> </iframe>\n\n<h2 id=\"full-adder-from-universal-gates\">Full adder from universal gates</h2>\n\n<iframe width=\"100%\" height=\"400px\" src=\"https://circuitverse.org/simulator/embed/45277\" id=\"full_adder_02\" scrolling=\"no\" webkitallowfullscreen=\"\" mozallowfullscreen=\"\" allowfullscreen=\"\"> </iframe>\n\n<h2 id=\"ripple-carry-adder\">Ripple carry adder</h2>\n\n<iframe width=\"100%\" height=\"400px\" src=\"https://circuitverse.org/simulator/embed/248\" id=\"full_adder_03\" scrolling=\"no\" webkitallowfullscreen=\"\" mozallowfullscreen=\"\" allowfullscreen=\"\"> </iframe>\n\n<h2 id=\"half-subtractors\">Half subtractors</h2>\n\n<h2 id=\"introduction-2\">Introduction</h2>\n\n<p>Half subtractor is a combination circuit with two inputs and two outputs (difference and borrow). \nIt produces the difference between the two binary bits at the input and also produces an output (Borrow) to indicate if a 1 has been borrowed. \nIn the subtraction (A-B), A is called a Minuend bit and B is called a Subtrahend bit.</p>\n\n<h2 id=\"truth-table-2\">Truth table</h2>\n\n<figure class=\"image\">\n  <img src=\"/assets/images/halfsubstrator_truthtable.jpg\" alt=\"\" />\n  <figcaption></figcaption>\n</figure>\n\n<h2 id=\"circuit-diagram-2\">Circuit diagram</h2>\n\n<figure class=\"image\">\n  <img src=\"/assets/images/halfsubstrator_circuitdiagram.jpg\" alt=\"\" />\n  <figcaption></figcaption>\n</figure>\n\n<iframe width=\"100%\" height=\"400px\" src=\"https://circuitverse.org/simulator/embed/12120\" id=\"half_sub_01\" scrolling=\"no\" webkitallowfullscreen=\"\" mozallowfullscreen=\"\" allowfullscreen=\"\"> </iframe>\n\n<h2 id=\"half-subtractor-from-universal-gates\">Half subtractor from universal gates</h2>\n\n<iframe width=\"100%\" height=\"400px\" src=\"https://circuitverse.org/simulator/embed/101817\" id=\"half_sub_02\" scrolling=\"no\" webkitallowfullscreen=\"\" mozallowfullscreen=\"\" allowfullscreen=\"\"> </iframe>\n\n<h2 id=\"full-subtractors\">Full subtractors</h2>\n\n<h2 id=\"introduction-3\">Introduction</h2>\n\n<p>The disadvantage of a half subtractor is overcome by full subtractor. \nThe full subtractor is a combinational circuit with three inputs A, B, C and two output D and C’. \nA is the ‘minuend’, B is ‘subtrahend’, C is the ‘borrow’ produced by the previous stage, D is the difference output and C’ is the borrow output.</p>\n\n<h2 id=\"truth-table-3\">Truth table</h2>\n\n<figure class=\"image\">\n  <img src=\"/assets/images/fullsubstrator_truthtable.jpg\" alt=\"\" />\n  <figcaption></figcaption>\n</figure>\n\n<h2 id=\"circuit-diagram-3\">Circuit diagram</h2>\n\n<figure class=\"image\">\n  <img src=\"/assets/images/fullsubstrator_circuitdiagram.jpg\" alt=\"\" />\n  <figcaption></figcaption>\n</figure>\n\n<iframe width=\"100%\" height=\"400px\" src=\"https://circuitverse.org/simulator/embed/12119\" id=\"full_sub_01\" scrolling=\"no\" webkitallowfullscreen=\"\" mozallowfullscreen=\"\" allowfullscreen=\"\"> </iframe>\n\n<h2 id=\"full-subtractor-from-universal-gates\">Full subtractor from universal gates</h2>\n\n<iframe width=\"100%\" height=\"400px\" src=\"https://circuitverse.org/simulator/embed/45278\" id=\"full_sub_02\" scrolling=\"no\" webkitallowfullscreen=\"\" mozallowfullscreen=\"\" allowfullscreen=\"\"> </iframe>\n\n<h2 id=\"n-bit-parallel-adder-and-subtractor\">N-Bit parallel adder and subtractor</h2>\n\n<h2 id=\"introduction-4\">Introduction</h2>\n\n<p>The Full Adder is capable of adding only two single-digit binary number along with a carry input. \nBut in practice, you need to add binary numbers which are much longer than just one bit. To add two n-bit binary numbers you need to use the n-bit parallel adder. \nIt uses several full adders in cascade. \nThe carry output of the previous full adder is connected to carry input of the next full adder.</p>\n\n<h2 id=\"4-bit-parallel-adder\">4-bit parallel adder</h2>\n<p>In the block diagram, A0 and B0 represent the LSB of the four-bit words A and B.</p>\n\n<p>Hence Full Adder-0 is the lowest stage. \nHence its Cin has been permanently made 0. \nThe rest of the connections are the same as those of n-bit parallel adder is shown in fig. The four-bit parallel adder is a very common logic circuit.</p>\n\n<h2 id=\"block-diagram-2\">Block diagram</h2>\n\n<figure class=\"image\">\n  <img src=\"/assets/images/fourbitadder_blockdiagram.jpg\" alt=\"\" />\n  <figcaption></figcaption>\n</figure>\n\n<h1 id=\"n-bit-parallel-subtractor\">N-bit parallel subtractor</h1>\n\n<p>The subtraction can be carried out by taking the 1’s or 2’s complement of the number to be subtracted. \nFor example, you can perform the subtraction (A-B) by adding either 1’s or 2’s complement of B to A. \nThat means you can use a binary adder to perform the binary subtraction.</p>\n\n<h2 id=\"4-bit-parallel-subtractor\">4-bit parallel subtractor</h2>\n\n<p>The number to be subtracted (B) is first passed through inverters to obtain its 1’s complement. \nThe 4-bit adder then adds A and 2’s complement of B to produce the subtraction. \nS3 S2 S1 S0 represents the result of binary subtraction (A-B) and carry output Cout represents the polarity of the result. \nIf A &gt; B Cout = 0 and the result of binary form (A-B) then Cout = 1 and the result is in the 2’s complement form.</p>\n\n<h2 id=\"block-diagram-3\">Block diagram</h2>\n\n<figure class=\"image\">\n  <img src=\"/assets/images/fourbitsubstractor_blockdiagram.jpg\" alt=\"\" />\n  <figcaption></figcaption>\n</figure>\n\n<h2 id=\"8-bit-full-adder-and-subtractor\">8-bit full adder and subtractor</h2>\n\n<iframe width=\"100%\" height=\"400px\" src=\"https://circuitverse.org/simulator/embed/2018\" id=\"nbit_parallel_adder_subtractor_01\" scrolling=\"no\" webkitallowfullscreen=\"\" mozallowfullscreen=\"\" allowfullscreen=\"\"> </iframe>\n\n<ol class=\"quiz\">\n  <li>Consider a half adder circuit - for which of the following inputs A,B the sum (S) output is same ?\n    <ol>\n      <li>0,0\n        <ul>\n          <li>0,1</li>\n          <li>1,0</li>\n        </ul>\n      </li>\n      <li>1,1</li>\n    </ol>\n  </li>\n  <li>Using only which of the following gates in minimum number Half Adder circuit can be implemented ?\n    <ol>\n      <li>NOR\n        <ul>\n          <li>AND</li>\n          <li>OR</li>\n          <li>NOT</li>\n        </ul>\n      </li>\n    </ol>\n  </li>\n  <li>Which of the following is 4-bit Full Adder IC ?\n    <ol>\n      <li>74LS83\n        <ul>\n          <li>7474</li>\n          <li>7408</li>\n          <li>7432</li>\n        </ul>\n      </li>\n    </ol>\n  </li>\n  <li>Which of the following circuit is called n-bit parallel adder ?\n    <ol>\n      <li>Ripple Carry Adder\n        <ul>\n          <li>Half Adder</li>\n          <li>Half Substractor</li>\n          <li>Full Adder</li>\n        </ul>\n      </li>\n    </ol>\n  </li>\n  <li>In which of the following cases Adders can be used as a primary element ?\n    <ol>\n      <li>Arithmatic Logic Unit (ALU)</li>\n      <li>Digital Calculator\n        <ul>\n          <li>Memory Block</li>\n          <li>Loop Operation</li>\n        </ul>\n      </li>\n    </ol>\n  </li>\n</ol>\n\n",
  "dir": "/docs/comb-msi/",
  "excerpt": null,
  "url": "/docs/comb-msi/adders.html",
  "raw_content": "# Adders\n{: .no_toc}\n\n\n## Table of contents\n{: .no_toc .text-delta}\n\n1. TOC\n{:toc}\n\n\n## Half adder\n\n## Introduction\n\nHalf adder is a combinational logic circuit with two inputs and two outputs. \nThe half adder circuit is designed to add two single bit binary number A and B. \nIt is the basic building block for the addition of two single-bit numbers. \nThis circuit has two outputs **carry** and **sum**.\n\n## Block diagram\n\n{% include image.html url=\"/assets/images/halfadder_blockdiagram.jpg\" description=\"\" %}\n\n\n## Truth table\n\n{% include image.html url=\"/assets/images/halfadder_truthtable.jpg\" description=\"\" %}\n\n## Circuit diagram\n\n<iframe width=\"100%\" height=\"400px\" src=\"https://circuitverse.org/simulator/embed/43463\" id=\"half_adder_01\" scrolling=\"no\" webkitAllowFullScreen mozAllowFullScreen allowFullScreen> </iframe>\n\n## Half adder from universal gates \n\n<iframe width=\"100%\" height=\"400px\" src=\"https://circuitverse.org/simulator/embed/101813\" id=\"half_adder_02\" scrolling=\"no\" webkitAllowFullScreen mozAllowFullScreen allowFullScreen> </iframe>\n\n\n## Full adder\n\n## Introduction\n\nFull adder is developed to overcome the drawback of Half Adder circuit. \nIt can add two one-bit numbers A and B, and carry c. \nThe full adder is a three-input and two output combinational circuit.\n\n## Block diagram\n\n{% include image.html url=\"/assets/images/fulladder_blockdiagram.jpg\" description=\"\" %}\n\n\n## Truth table\n\n{% include image.html url=\"/assets/images/fulladder_truthtable.jpg\" description=\"\" %}\n\n## Circuit diagram\n\n{% include image.html url=\"/assets/images/fulladder_circuitdiagram.jpg\" description=\"\" %}\n\n## Full adder from 2 half adder\n\n<iframe width=\"100%\" height=\"400px\" src=\"https://circuitverse.org/simulator/embed/247\" id=\"full_adder_01\" scrolling=\"no\" webkitAllowFullScreen mozAllowFullScreen allowFullScreen> </iframe>\n\n## Full adder from universal gates \n\n<iframe width=\"100%\" height=\"400px\" src=\"https://circuitverse.org/simulator/embed/45277\" id=\"full_adder_02\" scrolling=\"no\" webkitAllowFullScreen mozAllowFullScreen allowFullScreen> </iframe>\n\n## Ripple carry adder\n\n<iframe width=\"100%\" height=\"400px\" src=\"https://circuitverse.org/simulator/embed/248\" id=\"full_adder_03\" scrolling=\"no\" webkitAllowFullScreen mozAllowFullScreen allowFullScreen> </iframe>\n\n\n## Half subtractors\n\n## Introduction\n\nHalf subtractor is a combination circuit with two inputs and two outputs (difference and borrow). \nIt produces the difference between the two binary bits at the input and also produces an output (Borrow) to indicate if a 1 has been borrowed. \nIn the subtraction (A-B), A is called a Minuend bit and B is called a Subtrahend bit.\n\n## Truth table\n\n{% include image.html url=\"/assets/images/halfsubstrator_truthtable.jpg\" description=\"\" %}\n\n## Circuit diagram\n\n{% include image.html url=\"/assets/images/halfsubstrator_circuitdiagram.jpg\" description=\"\" %}\n\n<iframe width=\"100%\" height=\"400px\" src=\"https://circuitverse.org/simulator/embed/12120\" id=\"half_sub_01\" scrolling=\"no\" webkitAllowFullScreen mozAllowFullScreen allowFullScreen> </iframe>\n\n## Half subtractor from universal gates \n\n<iframe width=\"100%\" height=\"400px\" src=\"https://circuitverse.org/simulator/embed/101817\" id=\"half_sub_02\" scrolling=\"no\" webkitAllowFullScreen mozAllowFullScreen allowFullScreen> </iframe>\n\n\n## Full subtractors\n\n## Introduction\n\nThe disadvantage of a half subtractor is overcome by full subtractor. \nThe full subtractor is a combinational circuit with three inputs A, B, C and two output D and C'. \nA is the 'minuend', B is 'subtrahend', C is the 'borrow' produced by the previous stage, D is the difference output and C' is the borrow output.\n\n## Truth table\n\n{% include image.html url=\"/assets/images/fullsubstrator_truthtable.jpg\" description=\"\" %}\n\n## Circuit diagram\n\n{% include image.html url=\"/assets/images/fullsubstrator_circuitdiagram.jpg\" description=\"\" %}\n\n<iframe width=\"100%\" height=\"400px\" src=\"https://circuitverse.org/simulator/embed/12119\" id=\"full_sub_01\" scrolling=\"no\" webkitAllowFullScreen mozAllowFullScreen allowFullScreen> </iframe>\n\n## Full subtractor from universal gates\n\n<iframe width=\"100%\" height=\"400px\" src=\"https://circuitverse.org/simulator/embed/45278\" id=\"full_sub_02\" scrolling=\"no\" webkitAllowFullScreen mozAllowFullScreen allowFullScreen> </iframe>\n\n\n## N-Bit parallel adder and subtractor\n\n## Introduction\n\nThe Full Adder is capable of adding only two single-digit binary number along with a carry input. \nBut in practice, you need to add binary numbers which are much longer than just one bit. To add two n-bit binary numbers you need to use the n-bit parallel adder. \nIt uses several full adders in cascade. \nThe carry output of the previous full adder is connected to carry input of the next full adder.\n\n## 4-bit parallel adder\nIn the block diagram, A0 and B0 represent the LSB of the four-bit words A and B. \n\nHence Full Adder-0 is the lowest stage. \nHence its Cin has been permanently made 0. \nThe rest of the connections are the same as those of n-bit parallel adder is shown in fig. The four-bit parallel adder is a very common logic circuit.\n\n## Block diagram\n\n{% include image.html url=\"/assets/images/fourbitadder_blockdiagram.jpg\" description=\"\" %}\n\n# N-bit parallel subtractor\n\nThe subtraction can be carried out by taking the 1's or 2's complement of the number to be subtracted. \nFor example, you can perform the subtraction (A-B) by adding either 1's or 2's complement of B to A. \nThat means you can use a binary adder to perform the binary subtraction.\n\n\n## 4-bit parallel subtractor\n\nThe number to be subtracted (B) is first passed through inverters to obtain its 1's complement. \nThe 4-bit adder then adds A and 2's complement of B to produce the subtraction. \nS3 S2 S1 S0 represents the result of binary subtraction (A-B) and carry output Cout represents the polarity of the result. \nIf A > B Cout = 0 and the result of binary form (A-B) then Cout = 1 and the result is in the 2's complement form.\n\n\n## Block diagram\n\n{% include image.html url=\"/assets/images/fourbitsubstractor_blockdiagram.jpg\" description=\"\" %}\n\n\n## 8-bit full adder and subtractor   \n\n<iframe width=\"100%\" height=\"400px\" src=\"https://circuitverse.org/simulator/embed/2018\" id=\"nbit_parallel_adder_subtractor_01\" scrolling=\"no\" webkitAllowFullScreen mozAllowFullScreen allowFullScreen> </iframe>\n\n\n{:.quiz}\n\n1. Consider a half adder circuit - for which of the following inputs A,B the sum (S) output is same ?\n\t1. 0,0\n\t* 0,1\n\t* 1,0\n\t1. 1,1\n\n2. Using only which of the following gates in minimum number Half Adder circuit can be implemented ?\n\t1. NOR\n\t* AND\n\t* OR\n\t* NOT\n\n3. Which of the following is 4-bit Full Adder IC ?\n\t1. 74LS83\n\t* 7474\n\t* 7408\n\t* 7432\n\n4. Which of the following circuit is called n-bit parallel adder ?\n\t1. Ripple Carry Adder\n\t* Half Adder\n\t* Half Substractor\n\t* Full Adder\n\n5. In which of the following cases Adders can be used as a primary element ?\n\t1. Arithmatic Logic Unit (ALU)\n\t1. Digital Calculator\n\t* Memory Block\n\t* Loop Operation\n\n\n",
  "front_matter": {
    "layout": "circuitverse",
    "title": "Adders",
    "nav_order": "l0s002",
    "cvib_level": "basic",
    "parent": "Combinational MSI",
    "has_children": false
  },
  "front_matter_defaults": {
  },
  "http_url": "https://learn.circuitverse.org/docs/comb-msi/adders.html",
  "api_url": "https://learn.circuitverse.org/_api/pages/docs/comb-msi/adders.md"
}