----------------------------------------------------------------------------------
-- Company:
-- Engineer: Christopher Jones
--
-- Create Date: 11/05/2020 01:33:11 PM
-- Design Name:
-- Module Name: instruction_mem_16 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions: 2019.2
-- Description:
--
-- Dependencies:
--
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
--22
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity instruction_mem_16 is
	Port (	pc			:	in std_logic_vector(15 downto 0);
			instruction	: 	out std_logic_vector(15 downto 0));
end instruction_mem_16;

architecture Behavioral of instruction_mem_16 is
signal instr_addr : std_logic_vector(5 downto 0);
type program_structure is array (0 to 63) of std_logic_vector(15 downto 0);
constant program : program_structure:=(
    "0000000000000000",	
    "1101001000000000",		--0000
    "1110001001000000",		--0002
    "1011000001000001",
    
    "1101010000010000",		--0006
    "1110010000001000",		--0008
    "1011000010000010",		--000a
    
    "1101011000000000",		--000c
    "1110011000001111",		--000e
    "1011000011000011",		--0000
    
    "1101100000000000",		--0000
    "1110100011110000",		--0000
    "1011000100000100",		--0000
    
    "1101101000000000",		--0000
    "1110101000000000",		--0000
    "1011000101000101",		--0000
    
    "1101110000001111",		--0000
    "1110110000010000",		--0000
    "1011000110000110",		--0000
    
    "1101111000000000",		--0000
    "1110111000000101",		--0000
    "1011000111000111",		--0000
    
    "0000000000000000",		--0000
    "1010001000000001",		--0000
    
    "0011111111000001",		--0000
    "1011000111000111",		--0000
    
    "1010 101 110 000000",		--0000
    
    "1011000001000001",		--0000
    "1101001000000001",		--0000
    "1110001000000000",		--0000
    "1101010010101010",		--0000
    "1010001000000001",		--0000
    
    "0001001001000101",		--0000
    "0001001001000101",		--0000
    "0001001001000101",		--0000
    "1011000001000001",		--0000
    
    "0000010010001011",		--0000
    "1011000010000010",		--0000
    
    "1011000001000001",		--0000
    "1101001011111111",		--0000
    "1011110001000000",		--0000
    "1010001000000001",		--0000
    
    "1100000000110101",		--0000
    
    "0000000000000000",		--0000
    "1010001000000001",		--0000
    
    "0001011011000001",		--0000
    "0001011011000001",		--0000
    "1011000001000011",		--0000
    
    "0000100100011100",		--0000
    "1011000100000100",		--0000
    
    
    "1011000001000001",		--0000
    "1110001011111111",		--0000
    "1011110001000000",		--0000
    "1010001000000001",		--0000
    
    "0000000000000000",		--0000
    
    "0010110110000010",		--0000
    "1011000110000110",		--0000
    
    "1011000001000001",		--0000
    "0000001111000110",		--0000
    "1100001000010101",		--0000
    
    "0000000000000000",		--0000
    "0000000000000000",		--0000
    "0000000000000000",		--0000
   	--0000
    "0000000000000000"		--0000

	);
	begin
	instr_addr <= pc(6 downto 1);
	instruction <= program(to_integer(unsigned(instr_addr)));

	end Behavioral;
