<stg><name>merge.1_Pipeline_merge_label2</name>


<trans_list>

<trans id="33" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:1 %add9_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add9

]]></Node>
<StgValue><ssdm name="add9_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %sext_ln12_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln12_1

]]></Node>
<StgValue><ssdm name="sext_ln12_1_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %sext_ln12_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln12

]]></Node>
<StgValue><ssdm name="sext_ln12_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %sext_ln12_1_cast = sext i32 %sext_ln12_1_read

]]></Node>
<StgValue><ssdm name="sext_ln12_1_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %sext_ln12_cast = sext i32 %sext_ln12_read

]]></Node>
<StgValue><ssdm name="sext_ln12_cast"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i64 %sext_ln12_cast, i64 %j_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.inc12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc12:0 %j = load i64 %j_1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc12:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc12:2 %icmp_ln12 = icmp_slt  i64 %j, i64 %sext_ln12_1_cast

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc12:3 %br_ln12 = br i1 %icmp_ln12, void %for.body17.preheader.exitStub, void %for.inc12.split

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="64">
<![CDATA[
for.inc12.split:0 %empty = trunc i64 %j

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="11">
<![CDATA[
for.inc12.split:3 %zext_ln14 = zext i11 %empty

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc12.split:4 %a_addr = getelementptr i32 %a, i64 0, i64 %zext_ln14

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="11">
<![CDATA[
for.inc12.split:5 %a_load = load i11 %a_addr

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc12.split:6 %sub_ln14 = sub i11 %add9_read, i11 %empty

]]></Node>
<StgValue><ssdm name="sub_ln14"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc12.split:10 %add_ln12 = add i64 %j, i64 1

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc12.split:11 %store_ln12 = store i64 %add_ln12, i64 %j_1

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0">
<![CDATA[
for.body17.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc12.split:1 %speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 2048, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln13"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc12.split:2 %specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln5"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="11">
<![CDATA[
for.inc12.split:5 %a_load = load i11 %a_addr

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="11">
<![CDATA[
for.inc12.split:7 %zext_ln14_1 = zext i11 %sub_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_1"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc12.split:8 %temp_addr_1 = getelementptr i32 %temp, i64 0, i64 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="temp_addr_1"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc12.split:9 %store_ln14 = store i32 %a_load, i11 %temp_addr_1

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
for.inc12.split:12 %br_ln12 = br void %for.inc12

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="43" name="sext_ln12" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln12"/></StgValue>
</port>
<port id="44" name="sext_ln12_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln12_1"/></StgValue>
</port>
<port id="45" name="a" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="46" name="add9" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="add9"/></StgValue>
</port>
<port id="47" name="temp" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="temp"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="49" from="StgValue_48" to="j_1" fromId="48" toId="5">
</dataflow>
<dataflow id="51" from="_ssdm_op_Read.ap_auto.i11" to="add9_read" fromId="50" toId="6">
</dataflow>
<dataflow id="52" from="add9" to="add9_read" fromId="46" toId="6">
</dataflow>
<dataflow id="54" from="_ssdm_op_Read.ap_auto.i32" to="sext_ln12_1_read" fromId="53" toId="7">
</dataflow>
<dataflow id="55" from="sext_ln12_1" to="sext_ln12_1_read" fromId="44" toId="7">
</dataflow>
<dataflow id="56" from="_ssdm_op_Read.ap_auto.i32" to="sext_ln12_read" fromId="53" toId="8">
</dataflow>
<dataflow id="57" from="sext_ln12" to="sext_ln12_read" fromId="43" toId="8">
</dataflow>
<dataflow id="58" from="sext_ln12_1_read" to="sext_ln12_1_cast" fromId="7" toId="9">
</dataflow>
<dataflow id="59" from="sext_ln12_read" to="sext_ln12_cast" fromId="8" toId="10">
</dataflow>
<dataflow id="61" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="60" toId="11">
</dataflow>
<dataflow id="62" from="a" to="specinterface_ln0" fromId="45" toId="11">
</dataflow>
<dataflow id="64" from="empty" to="specinterface_ln0" fromId="63" toId="11">
</dataflow>
<dataflow id="66" from="StgValue_65" to="specinterface_ln0" fromId="65" toId="11">
</dataflow>
<dataflow id="67" from="StgValue_65" to="specinterface_ln0" fromId="65" toId="11">
</dataflow>
<dataflow id="69" from="empty_0" to="specinterface_ln0" fromId="68" toId="11">
</dataflow>
<dataflow id="71" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="11">
</dataflow>
<dataflow id="72" from="StgValue_65" to="specinterface_ln0" fromId="65" toId="11">
</dataflow>
<dataflow id="73" from="empty_0" to="specinterface_ln0" fromId="68" toId="11">
</dataflow>
<dataflow id="74" from="empty_0" to="specinterface_ln0" fromId="68" toId="11">
</dataflow>
<dataflow id="75" from="empty_0" to="specinterface_ln0" fromId="68" toId="11">
</dataflow>
<dataflow id="76" from="StgValue_65" to="specinterface_ln0" fromId="65" toId="11">
</dataflow>
<dataflow id="77" from="StgValue_65" to="specinterface_ln0" fromId="65" toId="11">
</dataflow>
<dataflow id="78" from="StgValue_65" to="specinterface_ln0" fromId="65" toId="11">
</dataflow>
<dataflow id="79" from="StgValue_65" to="specinterface_ln0" fromId="65" toId="11">
</dataflow>
<dataflow id="80" from="empty_0" to="specinterface_ln0" fromId="68" toId="11">
</dataflow>
<dataflow id="81" from="empty_0" to="specinterface_ln0" fromId="68" toId="11">
</dataflow>
<dataflow id="82" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="11">
</dataflow>
<dataflow id="83" from="StgValue_65" to="specinterface_ln0" fromId="65" toId="11">
</dataflow>
<dataflow id="84" from="sext_ln12_cast" to="store_ln0" fromId="10" toId="12">
</dataflow>
<dataflow id="85" from="j_1" to="store_ln0" fromId="5" toId="12">
</dataflow>
<dataflow id="86" from="j_1" to="j" fromId="5" toId="14">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="87" toId="15">
</dataflow>
<dataflow id="89" from="StgValue_70" to="specpipeline_ln0" fromId="70" toId="15">
</dataflow>
<dataflow id="90" from="StgValue_65" to="specpipeline_ln0" fromId="65" toId="15">
</dataflow>
<dataflow id="91" from="StgValue_48" to="specpipeline_ln0" fromId="48" toId="15">
</dataflow>
<dataflow id="92" from="StgValue_65" to="specpipeline_ln0" fromId="65" toId="15">
</dataflow>
<dataflow id="94" from="p_str" to="specpipeline_ln0" fromId="93" toId="15">
</dataflow>
<dataflow id="95" from="j" to="icmp_ln12" fromId="14" toId="16">
</dataflow>
<dataflow id="96" from="sext_ln12_1_cast" to="icmp_ln12" fromId="9" toId="16">
</dataflow>
<dataflow id="97" from="icmp_ln12" to="br_ln12" fromId="16" toId="17">
</dataflow>
<dataflow id="98" from="j" to="empty" fromId="14" toId="18">
</dataflow>
<dataflow id="99" from="empty" to="zext_ln14" fromId="18" toId="19">
</dataflow>
<dataflow id="100" from="a" to="a_addr" fromId="45" toId="20">
</dataflow>
<dataflow id="102" from="StgValue_101" to="a_addr" fromId="101" toId="20">
</dataflow>
<dataflow id="103" from="zext_ln14" to="a_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="104" from="a_addr" to="a_load" fromId="20" toId="21">
</dataflow>
<dataflow id="105" from="add9_read" to="sub_ln14" fromId="6" toId="22">
</dataflow>
<dataflow id="106" from="empty" to="sub_ln14" fromId="18" toId="22">
</dataflow>
<dataflow id="107" from="j" to="add_ln12" fromId="14" toId="23">
</dataflow>
<dataflow id="109" from="StgValue_108" to="add_ln12" fromId="108" toId="23">
</dataflow>
<dataflow id="110" from="add_ln12" to="store_ln12" fromId="23" toId="24">
</dataflow>
<dataflow id="111" from="j_1" to="store_ln12" fromId="5" toId="24">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln13" fromId="112" toId="25">
</dataflow>
<dataflow id="114" from="StgValue_108" to="speclooptripcount_ln13" fromId="108" toId="25">
</dataflow>
<dataflow id="116" from="StgValue_115" to="speclooptripcount_ln13" fromId="115" toId="25">
</dataflow>
<dataflow id="118" from="StgValue_117" to="speclooptripcount_ln13" fromId="117" toId="25">
</dataflow>
<dataflow id="120" from="_ssdm_op_SpecLoopName" to="specloopname_ln5" fromId="119" toId="26">
</dataflow>
<dataflow id="122" from="empty_5" to="specloopname_ln5" fromId="121" toId="26">
</dataflow>
<dataflow id="123" from="a_addr" to="a_load" fromId="20" toId="27">
</dataflow>
<dataflow id="124" from="sub_ln14" to="zext_ln14_1" fromId="22" toId="28">
</dataflow>
<dataflow id="125" from="temp" to="temp_addr_1" fromId="47" toId="29">
</dataflow>
<dataflow id="126" from="StgValue_101" to="temp_addr_1" fromId="101" toId="29">
</dataflow>
<dataflow id="127" from="zext_ln14_1" to="temp_addr_1" fromId="28" toId="29">
</dataflow>
<dataflow id="128" from="a_load" to="store_ln14" fromId="27" toId="30">
</dataflow>
<dataflow id="129" from="temp_addr_1" to="store_ln14" fromId="29" toId="30">
</dataflow>
<dataflow id="130" from="icmp_ln12" to="StgValue_2" fromId="16" toId="2">
</dataflow>
</dataflows>


</stg>
