Release 14.1 ngdbuild P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -intstyle
ise -dd _ngo -sd ../../vga_in/src/chipscope -nt timestamp -uc vga_conf_top.ucf
-bm edkBmmFile.bmm -p xc5vlx110t-ff1136-1 vga_config_top.ngc vga_config_top.ngd

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-bh/cs150/tests/hardware/vga_conf_top/vga_conf_t
op/vga_config_top.ngc" ...
Loading design module "../../vga_in/src/chipscope/chipscope_icon.ngc"...
Loading design module "../../vga_in/src/chipscope/chipscope_ila.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-bh/cs150/tests/hardware/vga_conf_top/vga_conf_t
op/vga_config.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-bh/cs150/tests/hardware/vga_conf_top/vga_conf_t
op/vga_config_microblaze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-bh/cs150/tests/hardware/vga_conf_top/vga_conf_t
op/vga_config_mb_plb_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-bh/cs150/tests/hardware/vga_conf_top/vga_conf_t
op/vga_config_ilmb_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-bh/cs150/tests/hardware/vga_conf_top/vga_conf_t
op/vga_config_dlmb_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-bh/cs150/tests/hardware/vga_conf_top/vga_conf_t
op/vga_config_dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-bh/cs150/tests/hardware/vga_conf_top/vga_conf_t
op/vga_config_ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-bh/cs150/tests/hardware/vga_conf_top/vga_conf_t
op/vga_config_lmb_bram_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-bh/cs150/tests/hardware/vga_conf_top/vga_conf_t
op/vga_config_rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-bh/cs150/tests/hardware/vga_conf_top/vga_conf_t
op/vga_config_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-bh/cs150/tests/hardware/vga_conf_top/vga_conf_t
op/vga_config_mdm_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-bh/cs150/tests/hardware/vga_conf_top/vga_conf_t
op/vga_config_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-bh/cs150/tests/hardware/vga_conf_top/vga_conf_t
op/vga_config_xps_iic_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-bh/cs150/tests/hardware/vga_conf_top/vga_conf_t
op/vga_config_xps_intc_0_wrapper.ngc"...
Applying constraints in
"/home/cc/cs150/sp13/class/cs150-bh/cs150/tests/hardware/vga_conf_top/vga_conf_t
op/vga_config.ncf" to module "vga_config_i"...
Checking Constraint Associations...
INFO:NgdBuild:1317 - Using core chipscope_ila_v1 requires a ChipScopePro
   license.  The following blocks are instances of core chipscope_ila_v1:
	/vga_config_top/ila

-----------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@license-srv.eecs.berkeley.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

-----------------------------------------------

-----------------------------------------------
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "vga_conf_top.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_vga_config_i_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0 = PERIOD
   "vga_config_i_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0"
   TS_sys_clk_pin * 0.625 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_vga_config_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD
   "vga_config_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0"
   TS_sys_clk_pin * 4 HIGH 50%>

Done...

Processing BMM file "edkBmmFile.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_B
   RAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16" of
   type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:452 - logical net 'N4' has no driver
WARNING:NgdBuild:452 - logical net 'N5' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   3

Total memory usage is 567164 kilobytes

Writing NGD file "vga_config_top.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  8 sec
Total CPU time to NGDBUILD completion:  1 min  7 sec

Writing NGDBUILD log file "vga_config_top.bld"...
