================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Fri May 23 22:11:57 -0300 2025
    * Version:         2024.2 (Build 5238294 on Nov  8 2024)
    * Project:         hello_world
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z007s-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              40
FF:               23
DSP:              0
BRAM:             0
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 3.070       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-----------------------------------------------------+-----+----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                | LUT | FF | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-----------------------------------------------------+-----+----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                | 40  | 23 |     |      |      |     |        |      |         |          |        |
|   (inst)                                            | 4   | 5  |     |      |      |     |        |      |         |          |        |
|   grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66     | 36  | 18 |     |      |      |     |        |      |         |          |        |
|     (grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66) | 5   | 9  |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U        | 25  | 2  |     |      |      |     |        |      |         |          |        |
|     texto_U                                         | 6   | 7  |     |      |      |     |        |      |         |          |        |
+-----------------------------------------------------+-----+----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.28%  | OK     |
| FD                                                        | 50%       | 0.08%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 270       | 4      | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.53   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                                                | ENDPOINT PIN                                                      | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                                               |                                                                   |              |            |                |          DELAY |        DELAY |
+-------+-------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 6.930 | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/i_fu_34_reg[2]/C                                                | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66_ap_start_reg_reg/D  |            2 |         11 |          3.048 |          0.915 |        2.133 |
| Path2 | 6.995 | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/i_fu_34_reg[2]/C                                                | ap_CS_fsm_reg[1]/D                                                |            3 |         11 |          2.983 |          1.039 |        1.944 |
| Path3 | 7.003 | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/i_fu_34_reg[2]/C                                                | ap_CS_fsm_reg[2]/D                                                |            3 |         11 |          2.975 |          1.031 |        1.944 |
| Path4 | 7.345 | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/texto_U/q0_reg[0]/D |            2 |         18 |          2.633 |          0.915 |        1.718 |
| Path5 | 7.345 | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/texto_U/q0_reg[5]/D |            2 |         18 |          2.633 |          0.915 |        1.718 |
+-------+-------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                                                                                           | Primitive Type       |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/i_fu_34_reg[2]                                                                                          | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_2                                           | LUT.others.LUT6      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66_ap_start_reg_i_1 | LUT.others.LUT6      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66_ap_start_reg_reg                                                                                        | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/i_fu_34_reg[2]                                                                                          | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/i_fu_34[3]_i_1                                                 | LUT.others.LUT6      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_2                                               | LUT.others.LUT5      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_1                                               | LUT.others.LUT6      |
    | ap_CS_fsm_reg[1]                                                                                                                                      | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/i_fu_34_reg[2]                                                                                          | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/i_fu_34[3]_i_1                                                 | LUT.others.LUT6      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[2]_i_2                                               | LUT.others.LUT5      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[2]_i_1                                               | LUT.others.LUT6      |
    | ap_CS_fsm_reg[2]                                                                                                                                      | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg                                           | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/q0[5]_i_3                                                      | LUT.others.LUT3      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/texto_U/q0[0]_i_1                                                                                       | LUT.others.LUT6      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/texto_U/q0_reg[0]                                                                                       | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg                                           | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/q0[5]_i_3                                                      | LUT.others.LUT3      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/texto_U/q0[5]_i_1                                                                                       | LUT.others.LUT6      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/texto_U/q0_reg[5]                                                                                       | FLOP_LATCH.flop.FDRE |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+

    +-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                                                                                           | Primitive Type       |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/i_fu_34_reg[2]                                                                                          | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_2                                           | LUT.others.LUT6      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66_ap_start_reg_i_1 | LUT.others.LUT6      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66_ap_start_reg_reg                                                                                        | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/i_fu_34_reg[2]                                                                                          | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/i_fu_34[3]_i_1                                                 | LUT.others.LUT6      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_2                                               | LUT.others.LUT5      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_1                                               | LUT.others.LUT6      |
    | ap_CS_fsm_reg[1]                                                                                                                                      | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/i_fu_34_reg[2]                                                                                          | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/i_fu_34[3]_i_1                                                 | LUT.others.LUT6      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[2]_i_2                                               | LUT.others.LUT5      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[2]_i_1                                               | LUT.others.LUT6      |
    | ap_CS_fsm_reg[2]                                                                                                                                      | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg                                           | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/q0[5]_i_3                                                      | LUT.others.LUT3      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/texto_U/q0[0]_i_1                                                                                       | LUT.others.LUT6      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/texto_U/q0_reg[0]                                                                                       | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg                                           | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/q0[5]_i_3                                                      | LUT.others.LUT3      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/texto_U/q0[5]_i_1                                                                                       | LUT.others.LUT6      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/texto_U/q0_reg[5]                                                                                       | FLOP_LATCH.flop.FDRE |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+

    +-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                                                                                           | Primitive Type       |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/i_fu_34_reg[2]                                                                                          | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_2                                           | LUT.others.LUT6      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66_ap_start_reg_i_1 | LUT.others.LUT6      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66_ap_start_reg_reg                                                                                        | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/i_fu_34_reg[2]                                                                                          | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/i_fu_34[3]_i_1                                                 | LUT.others.LUT6      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_2                                               | LUT.others.LUT5      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_1                                               | LUT.others.LUT6      |
    | ap_CS_fsm_reg[1]                                                                                                                                      | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/i_fu_34_reg[2]                                                                                          | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/i_fu_34[3]_i_1                                                 | LUT.others.LUT6      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[2]_i_2                                               | LUT.others.LUT5      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[2]_i_1                                               | LUT.others.LUT6      |
    | ap_CS_fsm_reg[2]                                                                                                                                      | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg                                           | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/q0[5]_i_3                                                      | LUT.others.LUT3      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/texto_U/q0[0]_i_1                                                                                       | LUT.others.LUT6      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/texto_U/q0_reg[0]                                                                                       | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg                                           | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/q0[5]_i_3                                                      | LUT.others.LUT3      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/texto_U/q0[5]_i_1                                                                                       | LUT.others.LUT6      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/texto_U/q0_reg[5]                                                                                       | FLOP_LATCH.flop.FDRE |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+

    +-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                                                                                           | Primitive Type       |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/i_fu_34_reg[2]                                                                                          | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_2                                           | LUT.others.LUT6      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66_ap_start_reg_i_1 | LUT.others.LUT6      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66_ap_start_reg_reg                                                                                        | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/i_fu_34_reg[2]                                                                                          | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/i_fu_34[3]_i_1                                                 | LUT.others.LUT6      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_2                                               | LUT.others.LUT5      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_1                                               | LUT.others.LUT6      |
    | ap_CS_fsm_reg[1]                                                                                                                                      | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/i_fu_34_reg[2]                                                                                          | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/i_fu_34[3]_i_1                                                 | LUT.others.LUT6      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[2]_i_2                                               | LUT.others.LUT5      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[2]_i_1                                               | LUT.others.LUT6      |
    | ap_CS_fsm_reg[2]                                                                                                                                      | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg                                           | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/q0[5]_i_3                                                      | LUT.others.LUT3      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/texto_U/q0[0]_i_1                                                                                       | LUT.others.LUT6      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/texto_U/q0_reg[0]                                                                                       | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg                                           | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/q0[5]_i_3                                                      | LUT.others.LUT3      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/texto_U/q0[5]_i_1                                                                                       | LUT.others.LUT6      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/texto_U/q0_reg[5]                                                                                       | FLOP_LATCH.flop.FDRE |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+

    +-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                                                                                           | Primitive Type       |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/i_fu_34_reg[2]                                                                                          | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_2                                           | LUT.others.LUT6      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66_ap_start_reg_i_1 | LUT.others.LUT6      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66_ap_start_reg_reg                                                                                        | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/i_fu_34_reg[2]                                                                                          | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/i_fu_34[3]_i_1                                                 | LUT.others.LUT6      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_2                                               | LUT.others.LUT5      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_1                                               | LUT.others.LUT6      |
    | ap_CS_fsm_reg[1]                                                                                                                                      | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/i_fu_34_reg[2]                                                                                          | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/i_fu_34[3]_i_1                                                 | LUT.others.LUT6      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[2]_i_2                                               | LUT.others.LUT5      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[2]_i_1                                               | LUT.others.LUT6      |
    | ap_CS_fsm_reg[2]                                                                                                                                      | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg                                           | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/q0[5]_i_3                                                      | LUT.others.LUT3      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/texto_U/q0[0]_i_1                                                                                       | LUT.others.LUT6      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/texto_U/q0_reg[0]                                                                                       | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg                                           | FLOP_LATCH.flop.FDRE |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/flow_control_loop_pipe_sequential_init_U/q0[5]_i_3                                                      | LUT.others.LUT3      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/texto_U/q0[5]_i_1                                                                                       | LUT.others.LUT6      |
    | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66/texto_U/q0_reg[5]                                                                                       | FLOP_LATCH.flop.FDRE |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+--------------------------------------------------------------------+
| Report Type              | Report Location                                                    |
+--------------------------+--------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/hello_world_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/hello_world_failfast_synth.rpt                 |
| power                    | impl/verilog/report/hello_world_power_synth.rpt                    |
| timing                   | impl/verilog/report/hello_world_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/hello_world_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/hello_world_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/hello_world_utilization_hierarchical_synth.rpt |
+--------------------------+--------------------------------------------------------------------+


