###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       125796   # Number of WRITE/WRITEP commands
num_reads_done                 =       414179   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       346575   # Number of read row buffer hits
num_read_cmds                  =       414178   # Number of READ/READP commands
num_writes_done                =       125796   # Number of read requests issued
num_write_row_hits             =        85094   # Number of write row buffer hits
num_act_cmds                   =       108596   # Number of ACT commands
num_pre_cmds                   =       108573   # Number of PRE commands
num_ondemand_pres              =        85673   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9391334   # Cyles of rank active rank.0
rank_active_cycles.1           =      9015218   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       608666   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       984782   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       499312   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         2520   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          844   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1379   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          976   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          350   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          607   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1094   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1647   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1404   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        29842   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           27   # Write cmd latency (cycles)
write_latency[20-39]           =          476   # Write cmd latency (cycles)
write_latency[40-59]           =          781   # Write cmd latency (cycles)
write_latency[60-79]           =         2089   # Write cmd latency (cycles)
write_latency[80-99]           =         4247   # Write cmd latency (cycles)
write_latency[100-119]         =         5583   # Write cmd latency (cycles)
write_latency[120-139]         =         8958   # Write cmd latency (cycles)
write_latency[140-159]         =         9391   # Write cmd latency (cycles)
write_latency[160-179]         =         9189   # Write cmd latency (cycles)
write_latency[180-199]         =         8715   # Write cmd latency (cycles)
write_latency[200-]            =        76340   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       200342   # Read request latency (cycles)
read_latency[40-59]            =        66428   # Read request latency (cycles)
read_latency[60-79]            =        50999   # Read request latency (cycles)
read_latency[80-99]            =        15923   # Read request latency (cycles)
read_latency[100-119]          =        10834   # Read request latency (cycles)
read_latency[120-139]          =         8630   # Read request latency (cycles)
read_latency[140-159]          =         5897   # Read request latency (cycles)
read_latency[160-179]          =         4810   # Read request latency (cycles)
read_latency[180-199]          =         4091   # Read request latency (cycles)
read_latency[200-]             =        46224   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.27974e+08   # Write energy
read_energy                    =  1.66997e+09   # Read energy
act_energy                     =  2.97119e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.9216e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.72695e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86019e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.6255e+09   # Active standby energy rank.1
average_read_latency           =      95.8939   # Average read request latency (cycles)
average_interarrival           =      18.5192   # Average request interarrival latency (cycles)
total_energy                   =  1.55503e+10   # Total energy (pJ)
average_power                  =      1555.03   # Average power (mW)
average_bandwidth              =      4.60779   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       112898   # Number of WRITE/WRITEP commands
num_reads_done                 =       398626   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       345633   # Number of read row buffer hits
num_read_cmds                  =       398627   # Number of READ/READP commands
num_writes_done                =       112914   # Number of read requests issued
num_write_row_hits             =        86999   # Number of write row buffer hits
num_act_cmds                   =        79070   # Number of ACT commands
num_pre_cmds                   =        79043   # Number of PRE commands
num_ondemand_pres              =        58060   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9228159   # Cyles of rank active rank.0
rank_active_cycles.1           =      9153891   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       771841   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       846109   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       469580   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         3777   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          915   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1428   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          928   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          380   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          595   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1071   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1662   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1326   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        29879   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           21   # Write cmd latency (cycles)
write_latency[20-39]           =          537   # Write cmd latency (cycles)
write_latency[40-59]           =         1355   # Write cmd latency (cycles)
write_latency[60-79]           =         3353   # Write cmd latency (cycles)
write_latency[80-99]           =         5946   # Write cmd latency (cycles)
write_latency[100-119]         =         7258   # Write cmd latency (cycles)
write_latency[120-139]         =         8126   # Write cmd latency (cycles)
write_latency[140-159]         =         7534   # Write cmd latency (cycles)
write_latency[160-179]         =         6699   # Write cmd latency (cycles)
write_latency[180-199]         =         6329   # Write cmd latency (cycles)
write_latency[200-]            =        65740   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       212269   # Read request latency (cycles)
read_latency[40-59]            =        66222   # Read request latency (cycles)
read_latency[60-79]            =        44347   # Read request latency (cycles)
read_latency[80-99]            =        14071   # Read request latency (cycles)
read_latency[100-119]          =         9816   # Read request latency (cycles)
read_latency[120-139]          =         7582   # Read request latency (cycles)
read_latency[140-159]          =         4794   # Read request latency (cycles)
read_latency[160-179]          =         3777   # Read request latency (cycles)
read_latency[180-199]          =         3076   # Read request latency (cycles)
read_latency[200-]             =        32672   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.63587e+08   # Write energy
read_energy                    =  1.60726e+09   # Read energy
act_energy                     =  2.16336e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.70484e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.06132e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.75837e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.71203e+09   # Active standby energy rank.1
average_read_latency           =      79.8171   # Average read request latency (cycles)
average_interarrival           =      19.5486   # Average request interarrival latency (cycles)
total_energy                   =  1.53389e+10   # Total energy (pJ)
average_power                  =      1533.89   # Average power (mW)
average_bandwidth              =      4.36514   # Average bandwidth
