Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Jan 14 18:57:49 2024
| Host         : SRZbook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_module_timing_summary_routed.rpt -pb Top_module_timing_summary_routed.pb -rpx Top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_module
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           1           
TIMING-17  Critical Warning  Non-clocked sequential cell     124         
LUTAR-1    Warning           LUT drives async reset alert    43          
SYNTH-10   Warning           Wide multiplier                 6           
TIMING-18  Warning           Missing input or output delay   32          
TIMING-20  Warning           Non-clocked latch               34          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2106)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (300)
5. checking no_input_delay (3)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2106)
---------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: rstn (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: FSM_unit/FSM_sequential_game_state_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: FSM_unit/FSM_sequential_game_state_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: FSM_unit/FSM_sequential_game_state_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: FSM_unit/enter_reg_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: PS2_Interface_unit/enter_reg__0/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: clkdiv_25MHz_unit/clk_out_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: hecatia_unit/hecatia_x_reg_reg[6]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: hecatia_unit/hecatia_x_reg_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[15]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[16]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[17]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[18]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[19]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[20]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[21]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[22]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_x_next_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_x_next_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_x_next_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_x_next_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_x_next_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_x_next_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_x_next_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_x_next_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_x_next_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_y_next_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_y_next_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_y_next_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_y_next_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_y_next_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_y_next_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_y_next_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_y_next_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_y_next_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_y_next_reg[9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[9]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[10]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[11]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[12]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[13]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[15]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[16]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[17]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[18]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[5]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[7]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[8]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_x_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_x_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_x_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_x_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_x_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_x_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_x_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_x_reg_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_x_reg_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_y_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_y_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_y_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_y_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_y_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_y_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_y_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_y_reg_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_y_reg_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_y_reg_reg[9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[9]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[6]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[7]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[8]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[9]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[6]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[7]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (300)
--------------------------------------------------
 There are 300 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.614        0.000                      0                  810        0.078        0.000                      0                  810        4.600        0.000                       0                   949  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.614        0.000                      0                  699        0.078        0.000                      0                  699        4.600        0.000                       0                   949  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.765        0.000                      0                  111        0.228        0.000                      0                  111  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 player_unit/player_y_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            judge_collision_unit/collision_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.408ns  (logic 5.965ns (63.403%)  route 3.443ns (36.597%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.086ns = ( 14.086 - 10.000 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.406     4.421    player_unit/clk_IBUF_BUFG
    SLICE_X26Y88         FDRE                                         r  player_unit/player_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y88         FDRE (Prop_fdre_C_Q)         0.223     4.644 r  player_unit/player_y_reg_reg[4]/Q
                         net (fo=32, routed)          0.702     5.346    player_unit/Q[4]
    SLICE_X24Y81         LUT2 (Prop_lut2_I0_O)        0.043     5.389 r  player_unit/collision3_i_9/O
                         net (fo=1, routed)           0.000     5.389    player_unit/collision3_i_9_n_0
    SLICE_X24Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.648 r  player_unit/collision3_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.648    player_unit/collision3_i_2_n_0
    SLICE_X24Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.814 r  player_unit/collision3_i_1/O[1]
                         net (fo=4, routed)           0.607     6.421    judge_collision_unit/O[1]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      2.959     9.380 r  judge_collision_unit/collision3__0/PCOUT[47]
                         net (fo=1, routed)           0.000     9.380    judge_collision_unit/collision3__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.077    10.457 r  judge_collision_unit/collision3__1/P[3]
                         net (fo=2, routed)           0.486    10.943    judge_collision_unit/collision3__1_n_102
    SLICE_X20Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    11.226 r  judge_collision_unit/collision_reg_i_115/CO[3]
                         net (fo=1, routed)           0.000    11.226    judge_collision_unit/collision_reg_i_115_n_0
    SLICE_X20Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.391 r  judge_collision_unit/collision_reg_i_90/O[1]
                         net (fo=1, routed)           0.431    11.822    judge_collision_unit/collision_reg_i_90_n_6
    SLICE_X15Y82         LUT2 (Prop_lut2_I1_O)        0.125    11.947 r  judge_collision_unit/collision_i_49/O
                         net (fo=1, routed)           0.000    11.947    judge_collision_unit/collision_i_49_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.214 r  judge_collision_unit/collision_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.214    judge_collision_unit/collision_reg_i_22_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    12.363 f  judge_collision_unit/collision_reg_i_51/O[3]
                         net (fo=1, routed)           0.352    12.715    judge_collision_unit/collision2[31]
    SLICE_X14Y83         LUT4 (Prop_lut4_I2_O)        0.120    12.835 f  judge_collision_unit/collision_i_23/O
                         net (fo=1, routed)           0.244    13.080    judge_collision_unit/collision_i_23_n_0
    SLICE_X14Y83         LUT5 (Prop_lut5_I4_O)        0.043    13.123 f  judge_collision_unit/collision_i_7/O
                         net (fo=1, routed)           0.430    13.553    judge_collision_unit/collision_i_7_n_0
    SLICE_X14Y79         LUT6 (Prop_lut6_I4_O)        0.043    13.596 f  judge_collision_unit/collision_i_2/O
                         net (fo=1, routed)           0.191    13.786    judge_collision_unit/collision_i_2_n_0
    SLICE_X14Y78         LUT6 (Prop_lut6_I0_O)        0.043    13.829 r  judge_collision_unit/collision_i_1/O
                         net (fo=1, routed)           0.000    13.829    judge_collision_unit/collision_i_1_n_0
    SLICE_X14Y78         FDCE                                         r  judge_collision_unit/collision_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.311    14.086    judge_collision_unit/clk_IBUF_BUFG
    SLICE_X14Y78         FDCE                                         r  judge_collision_unit/collision_reg/C
                         clock pessimism              0.328    14.414    
                         clock uncertainty           -0.035    14.379    
    SLICE_X14Y78         FDCE (Setup_fdce_C_D)        0.064    14.443    judge_collision_unit/collision_reg
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                         -13.829    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 moon_unit/moon_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.197ns  (logic 1.444ns (15.701%)  route 7.753ns (84.299%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns = ( 14.027 - 10.000 ) 
    Source Clock Delay      (SCD):    4.415ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.400     4.415    moon_unit/clk_IBUF_BUFG
    SLICE_X26Y82         FDRE                                         r  moon_unit/moon_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y82         FDRE (Prop_fdre_C_Q)         0.223     4.638 f  moon_unit/moon_x_reg_reg[1]/Q
                         net (fo=19, routed)          0.498     5.136    moon_unit/moon_x_reg_reg[8]_0[1]
    SLICE_X27Y82         LUT6 (Prop_lut6_I2_O)        0.043     5.179 f  moon_unit/moon_unit_i_90/O
                         net (fo=14, routed)          0.371     5.550    moon_unit/moon_unit_i_90_n_0
    SLICE_X24Y83         LUT3 (Prop_lut3_I2_O)        0.043     5.593 r  moon_unit/moon_unit_i_137/O
                         net (fo=2, routed)           0.261     5.854    moon_unit/moon_unit_i_137_n_0
    SLICE_X25Y83         LUT5 (Prop_lut5_I3_O)        0.043     5.897 r  moon_unit/moon_unit_i_113/O
                         net (fo=1, routed)           0.000     5.897    moon_unit/moon_unit_i_113_n_0
    SLICE_X25Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.156 r  moon_unit/moon_unit_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.156    moon_unit/moon_unit_i_85_n_0
    SLICE_X25Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.209 r  moon_unit/moon_unit_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.209    moon_unit/moon_unit_i_41_n_0
    SLICE_X25Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.262 r  moon_unit/moon_unit_i_19/CO[3]
                         net (fo=15, routed)          1.058     7.320    moon_unit/cover_on20_in
    SLICE_X52Y93         LUT5 (Prop_lut5_I4_O)        0.043     7.363 r  moon_unit/moon_unit_i_14/O
                         net (fo=1393, routed)        1.308     8.671    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X43Y108        LUT6 (Prop_lut6_I2_O)        0.043     8.714 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_42/O
                         net (fo=1, routed)           0.355     9.069    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_42_n_0
    SLICE_X43Y108        LUT6 (Prop_lut6_I3_O)        0.043     9.112 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_18/O
                         net (fo=1, routed)           0.626     9.738    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_18_n_0
    SLICE_X45Y99         LUT5 (Prop_lut5_I4_O)        0.043     9.781 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.349    10.130    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I5_O)        0.043    10.173 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.532    10.705    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I0_O)        0.043    10.748 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=2, routed)           0.601    11.349    moon_unit/spo[3]
    SLICE_X57Y90         LUT4 (Prop_lut4_I1_O)        0.043    11.392 r  moon_unit/rgb_out[11]_i_20/O
                         net (fo=1, routed)           0.275    11.667    moon_unit/rgb_out[11]_i_20_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I4_O)        0.043    11.710 f  moon_unit/rgb_out[11]_i_11/O
                         net (fo=1, routed)           0.377    12.087    moon_unit/rgb_out[11]_i_11_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I1_O)        0.043    12.130 r  moon_unit/rgb_out[11]_i_7/O
                         net (fo=14, routed)          0.249    12.380    vgac_unit/rgb_out_reg[0]
    SLICE_X60Y84         LUT2 (Prop_lut2_I1_O)        0.054    12.434 r  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=13, routed)          0.417    12.851    vgac_unit/game_en_reg_0
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.149    13.000 r  vgac_unit/rgb_out[11]_i_4/O
                         net (fo=12, routed)          0.475    13.475    FSM_unit/rgb_out_reg[0]_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I2_O)        0.137    13.612 r  FSM_unit/rgb_out[6]_i_1/O
                         net (fo=1, routed)           0.000    13.612    rgb_next[6]
    SLICE_X59Y81         FDRE                                         r  rgb_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.252    14.027    clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  rgb_out_reg[6]/C
                         clock pessimism              0.255    14.282    
                         clock uncertainty           -0.035    14.247    
    SLICE_X59Y81         FDRE (Setup_fdre_C_D)        0.033    14.280    rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.280    
                         arrival time                         -13.612    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 moon_unit/moon_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.209ns  (logic 1.444ns (15.680%)  route 7.765ns (84.320%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns = ( 14.027 - 10.000 ) 
    Source Clock Delay      (SCD):    4.415ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.400     4.415    moon_unit/clk_IBUF_BUFG
    SLICE_X26Y82         FDRE                                         r  moon_unit/moon_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y82         FDRE (Prop_fdre_C_Q)         0.223     4.638 f  moon_unit/moon_x_reg_reg[1]/Q
                         net (fo=19, routed)          0.498     5.136    moon_unit/moon_x_reg_reg[8]_0[1]
    SLICE_X27Y82         LUT6 (Prop_lut6_I2_O)        0.043     5.179 f  moon_unit/moon_unit_i_90/O
                         net (fo=14, routed)          0.371     5.550    moon_unit/moon_unit_i_90_n_0
    SLICE_X24Y83         LUT3 (Prop_lut3_I2_O)        0.043     5.593 r  moon_unit/moon_unit_i_137/O
                         net (fo=2, routed)           0.261     5.854    moon_unit/moon_unit_i_137_n_0
    SLICE_X25Y83         LUT5 (Prop_lut5_I3_O)        0.043     5.897 r  moon_unit/moon_unit_i_113/O
                         net (fo=1, routed)           0.000     5.897    moon_unit/moon_unit_i_113_n_0
    SLICE_X25Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.156 r  moon_unit/moon_unit_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.156    moon_unit/moon_unit_i_85_n_0
    SLICE_X25Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.209 r  moon_unit/moon_unit_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.209    moon_unit/moon_unit_i_41_n_0
    SLICE_X25Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.262 r  moon_unit/moon_unit_i_19/CO[3]
                         net (fo=15, routed)          1.058     7.320    moon_unit/cover_on20_in
    SLICE_X52Y93         LUT5 (Prop_lut5_I4_O)        0.043     7.363 r  moon_unit/moon_unit_i_14/O
                         net (fo=1393, routed)        1.308     8.671    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X43Y108        LUT6 (Prop_lut6_I2_O)        0.043     8.714 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_42/O
                         net (fo=1, routed)           0.355     9.069    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_42_n_0
    SLICE_X43Y108        LUT6 (Prop_lut6_I3_O)        0.043     9.112 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_18/O
                         net (fo=1, routed)           0.626     9.738    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_18_n_0
    SLICE_X45Y99         LUT5 (Prop_lut5_I4_O)        0.043     9.781 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.349    10.130    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I5_O)        0.043    10.173 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.532    10.705    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I0_O)        0.043    10.748 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=2, routed)           0.601    11.349    moon_unit/spo[3]
    SLICE_X57Y90         LUT4 (Prop_lut4_I1_O)        0.043    11.392 r  moon_unit/rgb_out[11]_i_20/O
                         net (fo=1, routed)           0.275    11.667    moon_unit/rgb_out[11]_i_20_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I4_O)        0.043    11.710 f  moon_unit/rgb_out[11]_i_11/O
                         net (fo=1, routed)           0.377    12.087    moon_unit/rgb_out[11]_i_11_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I1_O)        0.043    12.130 r  moon_unit/rgb_out[11]_i_7/O
                         net (fo=14, routed)          0.249    12.380    vgac_unit/rgb_out_reg[0]
    SLICE_X60Y84         LUT2 (Prop_lut2_I1_O)        0.054    12.434 r  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=13, routed)          0.417    12.851    vgac_unit/game_en_reg_0
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.149    13.000 r  vgac_unit/rgb_out[11]_i_4/O
                         net (fo=12, routed)          0.487    13.487    FSM_unit/rgb_out_reg[0]_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I2_O)        0.137    13.624 r  FSM_unit/rgb_out[5]_i_1/O
                         net (fo=1, routed)           0.000    13.624    rgb_next[5]
    SLICE_X58Y81         FDRE                                         r  rgb_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.252    14.027    clk_IBUF_BUFG
    SLICE_X58Y81         FDRE                                         r  rgb_out_reg[5]/C
                         clock pessimism              0.255    14.282    
                         clock uncertainty           -0.035    14.247    
    SLICE_X58Y81         FDRE (Setup_fdre_C_D)        0.065    14.312    rgb_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                         -13.624    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.743ns  (required time - arrival time)
  Source:                 moon_unit/moon_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.153ns  (logic 1.444ns (15.776%)  route 7.709ns (84.224%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns = ( 14.027 - 10.000 ) 
    Source Clock Delay      (SCD):    4.415ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.400     4.415    moon_unit/clk_IBUF_BUFG
    SLICE_X26Y82         FDRE                                         r  moon_unit/moon_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y82         FDRE (Prop_fdre_C_Q)         0.223     4.638 f  moon_unit/moon_x_reg_reg[1]/Q
                         net (fo=19, routed)          0.498     5.136    moon_unit/moon_x_reg_reg[8]_0[1]
    SLICE_X27Y82         LUT6 (Prop_lut6_I2_O)        0.043     5.179 f  moon_unit/moon_unit_i_90/O
                         net (fo=14, routed)          0.371     5.550    moon_unit/moon_unit_i_90_n_0
    SLICE_X24Y83         LUT3 (Prop_lut3_I2_O)        0.043     5.593 r  moon_unit/moon_unit_i_137/O
                         net (fo=2, routed)           0.261     5.854    moon_unit/moon_unit_i_137_n_0
    SLICE_X25Y83         LUT5 (Prop_lut5_I3_O)        0.043     5.897 r  moon_unit/moon_unit_i_113/O
                         net (fo=1, routed)           0.000     5.897    moon_unit/moon_unit_i_113_n_0
    SLICE_X25Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.156 r  moon_unit/moon_unit_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.156    moon_unit/moon_unit_i_85_n_0
    SLICE_X25Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.209 r  moon_unit/moon_unit_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.209    moon_unit/moon_unit_i_41_n_0
    SLICE_X25Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.262 r  moon_unit/moon_unit_i_19/CO[3]
                         net (fo=15, routed)          1.058     7.320    moon_unit/cover_on20_in
    SLICE_X52Y93         LUT5 (Prop_lut5_I4_O)        0.043     7.363 r  moon_unit/moon_unit_i_14/O
                         net (fo=1393, routed)        1.308     8.671    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X43Y108        LUT6 (Prop_lut6_I2_O)        0.043     8.714 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_42/O
                         net (fo=1, routed)           0.355     9.069    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_42_n_0
    SLICE_X43Y108        LUT6 (Prop_lut6_I3_O)        0.043     9.112 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_18/O
                         net (fo=1, routed)           0.626     9.738    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_18_n_0
    SLICE_X45Y99         LUT5 (Prop_lut5_I4_O)        0.043     9.781 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.349    10.130    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I5_O)        0.043    10.173 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.532    10.705    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I0_O)        0.043    10.748 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=2, routed)           0.601    11.349    moon_unit/spo[3]
    SLICE_X57Y90         LUT4 (Prop_lut4_I1_O)        0.043    11.392 r  moon_unit/rgb_out[11]_i_20/O
                         net (fo=1, routed)           0.275    11.667    moon_unit/rgb_out[11]_i_20_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I4_O)        0.043    11.710 f  moon_unit/rgb_out[11]_i_11/O
                         net (fo=1, routed)           0.377    12.087    moon_unit/rgb_out[11]_i_11_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I1_O)        0.043    12.130 r  moon_unit/rgb_out[11]_i_7/O
                         net (fo=14, routed)          0.249    12.380    vgac_unit/rgb_out_reg[0]
    SLICE_X60Y84         LUT2 (Prop_lut2_I1_O)        0.054    12.434 r  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=13, routed)          0.417    12.851    vgac_unit/game_en_reg_0
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.149    13.000 r  vgac_unit/rgb_out[11]_i_4/O
                         net (fo=12, routed)          0.431    13.431    FSM_unit/rgb_out_reg[0]_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I2_O)        0.137    13.568 r  FSM_unit/rgb_out[4]_i_1/O
                         net (fo=1, routed)           0.000    13.568    rgb_next[4]
    SLICE_X58Y81         FDRE                                         r  rgb_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.252    14.027    clk_IBUF_BUFG
    SLICE_X58Y81         FDRE                                         r  rgb_out_reg[4]/C
                         clock pessimism              0.255    14.282    
                         clock uncertainty           -0.035    14.247    
    SLICE_X58Y81         FDRE (Setup_fdre_C_D)        0.064    14.311    rgb_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                         -13.568    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 moon_unit/moon_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.110ns  (logic 1.444ns (15.851%)  route 7.666ns (84.149%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.028ns = ( 14.028 - 10.000 ) 
    Source Clock Delay      (SCD):    4.415ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.400     4.415    moon_unit/clk_IBUF_BUFG
    SLICE_X26Y82         FDRE                                         r  moon_unit/moon_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y82         FDRE (Prop_fdre_C_Q)         0.223     4.638 f  moon_unit/moon_x_reg_reg[1]/Q
                         net (fo=19, routed)          0.498     5.136    moon_unit/moon_x_reg_reg[8]_0[1]
    SLICE_X27Y82         LUT6 (Prop_lut6_I2_O)        0.043     5.179 f  moon_unit/moon_unit_i_90/O
                         net (fo=14, routed)          0.371     5.550    moon_unit/moon_unit_i_90_n_0
    SLICE_X24Y83         LUT3 (Prop_lut3_I2_O)        0.043     5.593 r  moon_unit/moon_unit_i_137/O
                         net (fo=2, routed)           0.261     5.854    moon_unit/moon_unit_i_137_n_0
    SLICE_X25Y83         LUT5 (Prop_lut5_I3_O)        0.043     5.897 r  moon_unit/moon_unit_i_113/O
                         net (fo=1, routed)           0.000     5.897    moon_unit/moon_unit_i_113_n_0
    SLICE_X25Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.156 r  moon_unit/moon_unit_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.156    moon_unit/moon_unit_i_85_n_0
    SLICE_X25Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.209 r  moon_unit/moon_unit_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.209    moon_unit/moon_unit_i_41_n_0
    SLICE_X25Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.262 r  moon_unit/moon_unit_i_19/CO[3]
                         net (fo=15, routed)          1.058     7.320    moon_unit/cover_on20_in
    SLICE_X52Y93         LUT5 (Prop_lut5_I4_O)        0.043     7.363 r  moon_unit/moon_unit_i_14/O
                         net (fo=1393, routed)        1.308     8.671    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X43Y108        LUT6 (Prop_lut6_I2_O)        0.043     8.714 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_42/O
                         net (fo=1, routed)           0.355     9.069    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_42_n_0
    SLICE_X43Y108        LUT6 (Prop_lut6_I3_O)        0.043     9.112 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_18/O
                         net (fo=1, routed)           0.626     9.738    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_18_n_0
    SLICE_X45Y99         LUT5 (Prop_lut5_I4_O)        0.043     9.781 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.349    10.130    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I5_O)        0.043    10.173 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.532    10.705    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I0_O)        0.043    10.748 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=2, routed)           0.601    11.349    moon_unit/spo[3]
    SLICE_X57Y90         LUT4 (Prop_lut4_I1_O)        0.043    11.392 r  moon_unit/rgb_out[11]_i_20/O
                         net (fo=1, routed)           0.275    11.667    moon_unit/rgb_out[11]_i_20_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I4_O)        0.043    11.710 f  moon_unit/rgb_out[11]_i_11/O
                         net (fo=1, routed)           0.377    12.087    moon_unit/rgb_out[11]_i_11_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I1_O)        0.043    12.130 r  moon_unit/rgb_out[11]_i_7/O
                         net (fo=14, routed)          0.249    12.380    vgac_unit/rgb_out_reg[0]
    SLICE_X60Y84         LUT2 (Prop_lut2_I1_O)        0.054    12.434 r  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=13, routed)          0.417    12.851    vgac_unit/game_en_reg_0
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.149    13.000 r  vgac_unit/rgb_out[11]_i_4/O
                         net (fo=12, routed)          0.388    13.388    FSM_unit/rgb_out_reg[0]_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I2_O)        0.137    13.525 r  FSM_unit/rgb_out[7]_i_1/O
                         net (fo=1, routed)           0.000    13.525    rgb_next[7]
    SLICE_X59Y82         FDRE                                         r  rgb_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.253    14.028    clk_IBUF_BUFG
    SLICE_X59Y82         FDRE                                         r  rgb_out_reg[7]/C
                         clock pessimism              0.255    14.283    
                         clock uncertainty           -0.035    14.248    
    SLICE_X59Y82         FDRE (Setup_fdre_C_D)        0.033    14.281    rgb_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.281    
                         arrival time                         -13.525    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 moon_unit/moon_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.113ns  (logic 1.444ns (15.846%)  route 7.669ns (84.154%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.031ns = ( 14.031 - 10.000 ) 
    Source Clock Delay      (SCD):    4.415ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.400     4.415    moon_unit/clk_IBUF_BUFG
    SLICE_X26Y82         FDRE                                         r  moon_unit/moon_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y82         FDRE (Prop_fdre_C_Q)         0.223     4.638 f  moon_unit/moon_x_reg_reg[1]/Q
                         net (fo=19, routed)          0.498     5.136    moon_unit/moon_x_reg_reg[8]_0[1]
    SLICE_X27Y82         LUT6 (Prop_lut6_I2_O)        0.043     5.179 f  moon_unit/moon_unit_i_90/O
                         net (fo=14, routed)          0.371     5.550    moon_unit/moon_unit_i_90_n_0
    SLICE_X24Y83         LUT3 (Prop_lut3_I2_O)        0.043     5.593 r  moon_unit/moon_unit_i_137/O
                         net (fo=2, routed)           0.261     5.854    moon_unit/moon_unit_i_137_n_0
    SLICE_X25Y83         LUT5 (Prop_lut5_I3_O)        0.043     5.897 r  moon_unit/moon_unit_i_113/O
                         net (fo=1, routed)           0.000     5.897    moon_unit/moon_unit_i_113_n_0
    SLICE_X25Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.156 r  moon_unit/moon_unit_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.156    moon_unit/moon_unit_i_85_n_0
    SLICE_X25Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.209 r  moon_unit/moon_unit_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.209    moon_unit/moon_unit_i_41_n_0
    SLICE_X25Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.262 r  moon_unit/moon_unit_i_19/CO[3]
                         net (fo=15, routed)          1.058     7.320    moon_unit/cover_on20_in
    SLICE_X52Y93         LUT5 (Prop_lut5_I4_O)        0.043     7.363 r  moon_unit/moon_unit_i_14/O
                         net (fo=1393, routed)        1.308     8.671    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X43Y108        LUT6 (Prop_lut6_I2_O)        0.043     8.714 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_42/O
                         net (fo=1, routed)           0.355     9.069    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_42_n_0
    SLICE_X43Y108        LUT6 (Prop_lut6_I3_O)        0.043     9.112 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_18/O
                         net (fo=1, routed)           0.626     9.738    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_18_n_0
    SLICE_X45Y99         LUT5 (Prop_lut5_I4_O)        0.043     9.781 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.349    10.130    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I5_O)        0.043    10.173 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.532    10.705    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I0_O)        0.043    10.748 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=2, routed)           0.601    11.349    moon_unit/spo[3]
    SLICE_X57Y90         LUT4 (Prop_lut4_I1_O)        0.043    11.392 r  moon_unit/rgb_out[11]_i_20/O
                         net (fo=1, routed)           0.275    11.667    moon_unit/rgb_out[11]_i_20_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I4_O)        0.043    11.710 f  moon_unit/rgb_out[11]_i_11/O
                         net (fo=1, routed)           0.377    12.087    moon_unit/rgb_out[11]_i_11_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I1_O)        0.043    12.130 r  moon_unit/rgb_out[11]_i_7/O
                         net (fo=14, routed)          0.249    12.380    vgac_unit/rgb_out_reg[0]
    SLICE_X60Y84         LUT2 (Prop_lut2_I1_O)        0.054    12.434 r  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=13, routed)          0.417    12.851    vgac_unit/game_en_reg_0
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.149    13.000 r  vgac_unit/rgb_out[11]_i_4/O
                         net (fo=12, routed)          0.391    13.391    FSM_unit/rgb_out_reg[0]_0
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.137    13.528 r  FSM_unit/rgb_out[0]_i_1/O
                         net (fo=1, routed)           0.000    13.528    rgb_next[0]
    SLICE_X60Y83         FDRE                                         r  rgb_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.256    14.031    clk_IBUF_BUFG
    SLICE_X60Y83         FDRE                                         r  rgb_out_reg[0]/C
                         clock pessimism              0.255    14.286    
                         clock uncertainty           -0.035    14.251    
    SLICE_X60Y83         FDRE (Setup_fdre_C_D)        0.034    14.285    rgb_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.285    
                         arrival time                         -13.528    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 moon_unit/moon_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.109ns  (logic 1.444ns (15.853%)  route 7.665ns (84.147%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.028ns = ( 14.028 - 10.000 ) 
    Source Clock Delay      (SCD):    4.415ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.400     4.415    moon_unit/clk_IBUF_BUFG
    SLICE_X26Y82         FDRE                                         r  moon_unit/moon_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y82         FDRE (Prop_fdre_C_Q)         0.223     4.638 f  moon_unit/moon_x_reg_reg[1]/Q
                         net (fo=19, routed)          0.498     5.136    moon_unit/moon_x_reg_reg[8]_0[1]
    SLICE_X27Y82         LUT6 (Prop_lut6_I2_O)        0.043     5.179 f  moon_unit/moon_unit_i_90/O
                         net (fo=14, routed)          0.371     5.550    moon_unit/moon_unit_i_90_n_0
    SLICE_X24Y83         LUT3 (Prop_lut3_I2_O)        0.043     5.593 r  moon_unit/moon_unit_i_137/O
                         net (fo=2, routed)           0.261     5.854    moon_unit/moon_unit_i_137_n_0
    SLICE_X25Y83         LUT5 (Prop_lut5_I3_O)        0.043     5.897 r  moon_unit/moon_unit_i_113/O
                         net (fo=1, routed)           0.000     5.897    moon_unit/moon_unit_i_113_n_0
    SLICE_X25Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.156 r  moon_unit/moon_unit_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.156    moon_unit/moon_unit_i_85_n_0
    SLICE_X25Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.209 r  moon_unit/moon_unit_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.209    moon_unit/moon_unit_i_41_n_0
    SLICE_X25Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.262 r  moon_unit/moon_unit_i_19/CO[3]
                         net (fo=15, routed)          1.058     7.320    moon_unit/cover_on20_in
    SLICE_X52Y93         LUT5 (Prop_lut5_I4_O)        0.043     7.363 r  moon_unit/moon_unit_i_14/O
                         net (fo=1393, routed)        1.308     8.671    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X43Y108        LUT6 (Prop_lut6_I2_O)        0.043     8.714 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_42/O
                         net (fo=1, routed)           0.355     9.069    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_42_n_0
    SLICE_X43Y108        LUT6 (Prop_lut6_I3_O)        0.043     9.112 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_18/O
                         net (fo=1, routed)           0.626     9.738    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_18_n_0
    SLICE_X45Y99         LUT5 (Prop_lut5_I4_O)        0.043     9.781 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.349    10.130    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I5_O)        0.043    10.173 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.532    10.705    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I0_O)        0.043    10.748 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=2, routed)           0.601    11.349    moon_unit/spo[3]
    SLICE_X57Y90         LUT4 (Prop_lut4_I1_O)        0.043    11.392 r  moon_unit/rgb_out[11]_i_20/O
                         net (fo=1, routed)           0.275    11.667    moon_unit/rgb_out[11]_i_20_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I4_O)        0.043    11.710 f  moon_unit/rgb_out[11]_i_11/O
                         net (fo=1, routed)           0.377    12.087    moon_unit/rgb_out[11]_i_11_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I1_O)        0.043    12.130 r  moon_unit/rgb_out[11]_i_7/O
                         net (fo=14, routed)          0.249    12.380    vgac_unit/rgb_out_reg[0]
    SLICE_X60Y84         LUT2 (Prop_lut2_I1_O)        0.054    12.434 r  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=13, routed)          0.417    12.851    vgac_unit/game_en_reg_0
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.149    13.000 r  vgac_unit/rgb_out[11]_i_4/O
                         net (fo=12, routed)          0.387    13.387    FSM_unit/rgb_out_reg[0]_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I2_O)        0.137    13.524 r  FSM_unit/rgb_out[10]_i_1/O
                         net (fo=1, routed)           0.000    13.524    rgb_next[10]
    SLICE_X59Y82         FDRE                                         r  rgb_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.253    14.028    clk_IBUF_BUFG
    SLICE_X59Y82         FDRE                                         r  rgb_out_reg[10]/C
                         clock pessimism              0.255    14.283    
                         clock uncertainty           -0.035    14.248    
    SLICE_X59Y82         FDRE (Setup_fdre_C_D)        0.034    14.282    rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                         14.282    
                         arrival time                         -13.524    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 moon_unit/moon_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.088ns  (logic 1.444ns (15.889%)  route 7.644ns (84.111%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 14.029 - 10.000 ) 
    Source Clock Delay      (SCD):    4.415ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.400     4.415    moon_unit/clk_IBUF_BUFG
    SLICE_X26Y82         FDRE                                         r  moon_unit/moon_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y82         FDRE (Prop_fdre_C_Q)         0.223     4.638 f  moon_unit/moon_x_reg_reg[1]/Q
                         net (fo=19, routed)          0.498     5.136    moon_unit/moon_x_reg_reg[8]_0[1]
    SLICE_X27Y82         LUT6 (Prop_lut6_I2_O)        0.043     5.179 f  moon_unit/moon_unit_i_90/O
                         net (fo=14, routed)          0.371     5.550    moon_unit/moon_unit_i_90_n_0
    SLICE_X24Y83         LUT3 (Prop_lut3_I2_O)        0.043     5.593 r  moon_unit/moon_unit_i_137/O
                         net (fo=2, routed)           0.261     5.854    moon_unit/moon_unit_i_137_n_0
    SLICE_X25Y83         LUT5 (Prop_lut5_I3_O)        0.043     5.897 r  moon_unit/moon_unit_i_113/O
                         net (fo=1, routed)           0.000     5.897    moon_unit/moon_unit_i_113_n_0
    SLICE_X25Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.156 r  moon_unit/moon_unit_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.156    moon_unit/moon_unit_i_85_n_0
    SLICE_X25Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.209 r  moon_unit/moon_unit_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.209    moon_unit/moon_unit_i_41_n_0
    SLICE_X25Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.262 r  moon_unit/moon_unit_i_19/CO[3]
                         net (fo=15, routed)          1.058     7.320    moon_unit/cover_on20_in
    SLICE_X52Y93         LUT5 (Prop_lut5_I4_O)        0.043     7.363 r  moon_unit/moon_unit_i_14/O
                         net (fo=1393, routed)        1.308     8.671    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X43Y108        LUT6 (Prop_lut6_I2_O)        0.043     8.714 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_42/O
                         net (fo=1, routed)           0.355     9.069    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_42_n_0
    SLICE_X43Y108        LUT6 (Prop_lut6_I3_O)        0.043     9.112 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_18/O
                         net (fo=1, routed)           0.626     9.738    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_18_n_0
    SLICE_X45Y99         LUT5 (Prop_lut5_I4_O)        0.043     9.781 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.349    10.130    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I5_O)        0.043    10.173 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.532    10.705    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I0_O)        0.043    10.748 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=2, routed)           0.601    11.349    moon_unit/spo[3]
    SLICE_X57Y90         LUT4 (Prop_lut4_I1_O)        0.043    11.392 r  moon_unit/rgb_out[11]_i_20/O
                         net (fo=1, routed)           0.275    11.667    moon_unit/rgb_out[11]_i_20_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I4_O)        0.043    11.710 f  moon_unit/rgb_out[11]_i_11/O
                         net (fo=1, routed)           0.377    12.087    moon_unit/rgb_out[11]_i_11_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I1_O)        0.043    12.130 r  moon_unit/rgb_out[11]_i_7/O
                         net (fo=14, routed)          0.249    12.380    vgac_unit/rgb_out_reg[0]
    SLICE_X60Y84         LUT2 (Prop_lut2_I1_O)        0.054    12.434 r  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=13, routed)          0.417    12.851    vgac_unit/game_en_reg_0
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.149    13.000 r  vgac_unit/rgb_out[11]_i_4/O
                         net (fo=12, routed)          0.366    13.366    FSM_unit/rgb_out_reg[0]_0
    SLICE_X58Y83         LUT6 (Prop_lut6_I2_O)        0.137    13.503 r  FSM_unit/rgb_out[1]_i_1/O
                         net (fo=1, routed)           0.000    13.503    rgb_next[1]
    SLICE_X58Y83         FDRE                                         r  rgb_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.254    14.029    clk_IBUF_BUFG
    SLICE_X58Y83         FDRE                                         r  rgb_out_reg[1]/C
                         clock pessimism              0.255    14.284    
                         clock uncertainty           -0.035    14.249    
    SLICE_X58Y83         FDRE (Setup_fdre_C_D)        0.065    14.314    rgb_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                         -13.503    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 moon_unit/moon_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 1.444ns (16.022%)  route 7.569ns (83.978%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.028ns = ( 14.028 - 10.000 ) 
    Source Clock Delay      (SCD):    4.415ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.400     4.415    moon_unit/clk_IBUF_BUFG
    SLICE_X26Y82         FDRE                                         r  moon_unit/moon_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y82         FDRE (Prop_fdre_C_Q)         0.223     4.638 f  moon_unit/moon_x_reg_reg[1]/Q
                         net (fo=19, routed)          0.498     5.136    moon_unit/moon_x_reg_reg[8]_0[1]
    SLICE_X27Y82         LUT6 (Prop_lut6_I2_O)        0.043     5.179 f  moon_unit/moon_unit_i_90/O
                         net (fo=14, routed)          0.371     5.550    moon_unit/moon_unit_i_90_n_0
    SLICE_X24Y83         LUT3 (Prop_lut3_I2_O)        0.043     5.593 r  moon_unit/moon_unit_i_137/O
                         net (fo=2, routed)           0.261     5.854    moon_unit/moon_unit_i_137_n_0
    SLICE_X25Y83         LUT5 (Prop_lut5_I3_O)        0.043     5.897 r  moon_unit/moon_unit_i_113/O
                         net (fo=1, routed)           0.000     5.897    moon_unit/moon_unit_i_113_n_0
    SLICE_X25Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.156 r  moon_unit/moon_unit_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.156    moon_unit/moon_unit_i_85_n_0
    SLICE_X25Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.209 r  moon_unit/moon_unit_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.209    moon_unit/moon_unit_i_41_n_0
    SLICE_X25Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.262 r  moon_unit/moon_unit_i_19/CO[3]
                         net (fo=15, routed)          1.058     7.320    moon_unit/cover_on20_in
    SLICE_X52Y93         LUT5 (Prop_lut5_I4_O)        0.043     7.363 r  moon_unit/moon_unit_i_14/O
                         net (fo=1393, routed)        1.308     8.671    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X43Y108        LUT6 (Prop_lut6_I2_O)        0.043     8.714 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_42/O
                         net (fo=1, routed)           0.355     9.069    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_42_n_0
    SLICE_X43Y108        LUT6 (Prop_lut6_I3_O)        0.043     9.112 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_18/O
                         net (fo=1, routed)           0.626     9.738    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_18_n_0
    SLICE_X45Y99         LUT5 (Prop_lut5_I4_O)        0.043     9.781 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.349    10.130    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I5_O)        0.043    10.173 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.532    10.705    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I0_O)        0.043    10.748 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=2, routed)           0.601    11.349    moon_unit/spo[3]
    SLICE_X57Y90         LUT4 (Prop_lut4_I1_O)        0.043    11.392 r  moon_unit/rgb_out[11]_i_20/O
                         net (fo=1, routed)           0.275    11.667    moon_unit/rgb_out[11]_i_20_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I4_O)        0.043    11.710 f  moon_unit/rgb_out[11]_i_11/O
                         net (fo=1, routed)           0.377    12.087    moon_unit/rgb_out[11]_i_11_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I1_O)        0.043    12.130 r  moon_unit/rgb_out[11]_i_7/O
                         net (fo=14, routed)          0.249    12.380    vgac_unit/rgb_out_reg[0]
    SLICE_X60Y84         LUT2 (Prop_lut2_I1_O)        0.054    12.434 r  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=13, routed)          0.417    12.851    vgac_unit/game_en_reg_0
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.149    13.000 r  vgac_unit/rgb_out[11]_i_4/O
                         net (fo=12, routed)          0.291    13.291    FSM_unit/rgb_out_reg[0]_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I2_O)        0.137    13.428 r  FSM_unit/rgb_out[8]_i_1/O
                         net (fo=1, routed)           0.000    13.428    rgb_next[8]
    SLICE_X59Y82         FDRE                                         r  rgb_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.253    14.028    clk_IBUF_BUFG
    SLICE_X59Y82         FDRE                                         r  rgb_out_reg[8]/C
                         clock pessimism              0.255    14.283    
                         clock uncertainty           -0.035    14.248    
    SLICE_X59Y82         FDRE (Setup_fdre_C_D)        0.034    14.282    rgb_out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.282    
                         arrival time                         -13.428    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 moon_unit/moon_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.022ns  (logic 1.444ns (16.006%)  route 7.578ns (83.994%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 14.029 - 10.000 ) 
    Source Clock Delay      (SCD):    4.415ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.400     4.415    moon_unit/clk_IBUF_BUFG
    SLICE_X26Y82         FDRE                                         r  moon_unit/moon_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y82         FDRE (Prop_fdre_C_Q)         0.223     4.638 f  moon_unit/moon_x_reg_reg[1]/Q
                         net (fo=19, routed)          0.498     5.136    moon_unit/moon_x_reg_reg[8]_0[1]
    SLICE_X27Y82         LUT6 (Prop_lut6_I2_O)        0.043     5.179 f  moon_unit/moon_unit_i_90/O
                         net (fo=14, routed)          0.371     5.550    moon_unit/moon_unit_i_90_n_0
    SLICE_X24Y83         LUT3 (Prop_lut3_I2_O)        0.043     5.593 r  moon_unit/moon_unit_i_137/O
                         net (fo=2, routed)           0.261     5.854    moon_unit/moon_unit_i_137_n_0
    SLICE_X25Y83         LUT5 (Prop_lut5_I3_O)        0.043     5.897 r  moon_unit/moon_unit_i_113/O
                         net (fo=1, routed)           0.000     5.897    moon_unit/moon_unit_i_113_n_0
    SLICE_X25Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.156 r  moon_unit/moon_unit_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.156    moon_unit/moon_unit_i_85_n_0
    SLICE_X25Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.209 r  moon_unit/moon_unit_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.209    moon_unit/moon_unit_i_41_n_0
    SLICE_X25Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.262 r  moon_unit/moon_unit_i_19/CO[3]
                         net (fo=15, routed)          1.058     7.320    moon_unit/cover_on20_in
    SLICE_X52Y93         LUT5 (Prop_lut5_I4_O)        0.043     7.363 r  moon_unit/moon_unit_i_14/O
                         net (fo=1393, routed)        1.308     8.671    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X43Y108        LUT6 (Prop_lut6_I2_O)        0.043     8.714 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_42/O
                         net (fo=1, routed)           0.355     9.069    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_42_n_0
    SLICE_X43Y108        LUT6 (Prop_lut6_I3_O)        0.043     9.112 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_18/O
                         net (fo=1, routed)           0.626     9.738    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_18_n_0
    SLICE_X45Y99         LUT5 (Prop_lut5_I4_O)        0.043     9.781 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.349    10.130    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I5_O)        0.043    10.173 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.532    10.705    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I0_O)        0.043    10.748 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=2, routed)           0.601    11.349    moon_unit/spo[3]
    SLICE_X57Y90         LUT4 (Prop_lut4_I1_O)        0.043    11.392 r  moon_unit/rgb_out[11]_i_20/O
                         net (fo=1, routed)           0.275    11.667    moon_unit/rgb_out[11]_i_20_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I4_O)        0.043    11.710 f  moon_unit/rgb_out[11]_i_11/O
                         net (fo=1, routed)           0.377    12.087    moon_unit/rgb_out[11]_i_11_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I1_O)        0.043    12.130 r  moon_unit/rgb_out[11]_i_7/O
                         net (fo=14, routed)          0.249    12.380    vgac_unit/rgb_out_reg[0]
    SLICE_X60Y84         LUT2 (Prop_lut2_I1_O)        0.054    12.434 r  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=13, routed)          0.417    12.851    vgac_unit/game_en_reg_0
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.149    13.000 r  vgac_unit/rgb_out[11]_i_4/O
                         net (fo=12, routed)          0.300    13.300    FSM_unit/rgb_out_reg[0]_0
    SLICE_X58Y83         LUT6 (Prop_lut6_I2_O)        0.137    13.437 r  FSM_unit/rgb_out[11]_i_1/O
                         net (fo=1, routed)           0.000    13.437    rgb_next[11]
    SLICE_X58Y83         FDRE                                         r  rgb_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.254    14.029    clk_IBUF_BUFG
    SLICE_X58Y83         FDRE                                         r  rgb_out_reg[11]/C
                         clock pessimism              0.255    14.284    
                         clock uncertainty           -0.035    14.249    
    SLICE_X58Y83         FDRE (Setup_fdre_C_D)        0.064    14.313    rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                         14.313    
                         arrival time                         -13.437    
  -------------------------------------------------------------------
                         slack                                  0.876    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hecatia_unit/hecatia_x_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.146ns (7.360%)  route 1.838ns (92.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.886ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.598     1.844    FSM_unit/clk_IBUF_BUFG
    SLICE_X72Y88         FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y88         FDCE (Prop_fdce_C_Q)         0.118     1.962 r  FSM_unit/enter_reg_reg/Q
                         net (fo=6, routed)           0.984     2.946    FSM_unit/enter_reg
    SLICE_X72Y85         LUT6 (Prop_lut6_I3_O)        0.028     2.974 r  FSM_unit/player_y_reg[9]_i_1/O
                         net (fo=77, routed)          0.853     3.828    hecatia_unit/life_reg_reg[0]_0[0]
    SLICE_X72Y85         FDRE                                         r  hecatia_unit/hecatia_x_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.584     1.896    hecatia_unit/clk_IBUF
    SLICE_X61Y95         LUT2 (Prop_lut2_I0_O)        0.036     1.932 r  hecatia_unit/time_reg[22]_i_5/O
                         net (fo=1, routed)           1.060     2.992    hecatia_unit_n_14
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.072 r  time_reg_reg[22]_i_2/O
                         net (fo=35, routed)          0.814     3.886    hecatia_unit/CLK
    SLICE_X72Y85         FDRE                                         r  hecatia_unit/hecatia_x_reg_reg[6]/C
                         clock pessimism             -0.166     3.720    
    SLICE_X72Y85         FDRE (Hold_fdre_C_CE)        0.030     3.750    hecatia_unit/hecatia_x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.750    
                         arrival time                           3.828    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hecatia_unit/hecatia_x_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.146ns (7.360%)  route 1.838ns (92.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.886ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.598     1.844    FSM_unit/clk_IBUF_BUFG
    SLICE_X72Y88         FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y88         FDCE (Prop_fdce_C_Q)         0.118     1.962 r  FSM_unit/enter_reg_reg/Q
                         net (fo=6, routed)           0.984     2.946    FSM_unit/enter_reg
    SLICE_X72Y85         LUT6 (Prop_lut6_I3_O)        0.028     2.974 r  FSM_unit/player_y_reg[9]_i_1/O
                         net (fo=77, routed)          0.853     3.828    hecatia_unit/life_reg_reg[0]_0[0]
    SLICE_X72Y85         FDRE                                         r  hecatia_unit/hecatia_x_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.584     1.896    hecatia_unit/clk_IBUF
    SLICE_X61Y95         LUT2 (Prop_lut2_I0_O)        0.036     1.932 r  hecatia_unit/time_reg[22]_i_5/O
                         net (fo=1, routed)           1.060     2.992    hecatia_unit_n_14
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.072 r  time_reg_reg[22]_i_2/O
                         net (fo=35, routed)          0.814     3.886    hecatia_unit/CLK
    SLICE_X72Y85         FDRE                                         r  hecatia_unit/hecatia_x_reg_reg[7]/C
                         clock pessimism             -0.166     3.720    
    SLICE_X72Y85         FDRE (Hold_fdre_C_CE)        0.030     3.750    hecatia_unit/hecatia_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.750    
                         arrival time                           3.828    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 music_unit/cnt2_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_unit/cnt2_reg_rep[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.190%)  route 0.175ns (57.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.648     1.894    music_unit/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  music_unit/cnt2_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.100     1.994 r  music_unit/cnt2_reg_rep[8]/Q
                         net (fo=21, routed)          0.175     2.169    music_unit/cnt2[8]
    SLICE_X51Y50         LUT6 (Prop_lut6_I1_O)        0.028     2.197 r  music_unit/cnt2_rep[9]_i_1/O
                         net (fo=1, routed)           0.000     2.197    music_unit/p_0_in[9]
    SLICE_X51Y50         FDRE                                         r  music_unit/cnt2_reg_rep[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.815     2.300    music_unit/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  music_unit/cnt2_reg_rep[9]/C
                         clock pessimism             -0.267     2.033    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.060     2.093    music_unit/cnt2_reg_rep[9]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hecatia_unit/life_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.146ns (7.213%)  route 1.878ns (92.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.883ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.598     1.844    FSM_unit/clk_IBUF_BUFG
    SLICE_X72Y88         FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y88         FDCE (Prop_fdce_C_Q)         0.118     1.962 r  FSM_unit/enter_reg_reg/Q
                         net (fo=6, routed)           0.984     2.946    FSM_unit/enter_reg
    SLICE_X72Y85         LUT6 (Prop_lut6_I3_O)        0.028     2.974 r  FSM_unit/player_y_reg[9]_i_1/O
                         net (fo=77, routed)          0.894     3.868    hecatia_unit/life_reg_reg[0]_0[0]
    SLICE_X70Y83         FDRE                                         r  hecatia_unit/life_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.584     1.896    hecatia_unit/clk_IBUF
    SLICE_X61Y95         LUT2 (Prop_lut2_I0_O)        0.036     1.932 r  hecatia_unit/time_reg[22]_i_5/O
                         net (fo=1, routed)           1.060     2.992    hecatia_unit_n_14
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.072 r  time_reg_reg[22]_i_2/O
                         net (fo=35, routed)          0.811     3.883    hecatia_unit/CLK
    SLICE_X70Y83         FDRE                                         r  hecatia_unit/life_reg_reg[0]/C
                         clock pessimism             -0.166     3.717    
    SLICE_X70Y83         FDRE (Hold_fdre_C_CE)        0.030     3.747    hecatia_unit/life_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.747    
                         arrival time                           3.868    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 music_unit/cnt2_reg_rep[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_unit/pre_set_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.157ns (45.584%)  route 0.187ns (54.416%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.648     1.894    music_unit/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  music_unit/cnt2_reg_rep[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.091     1.985 f  music_unit/cnt2_reg_rep[10]/Q
                         net (fo=19, routed)          0.187     2.172    music_unit/cnt2[10]
    SLICE_X53Y50         LUT4 (Prop_lut4_I3_O)        0.066     2.238 r  music_unit/pre_set[16]_i_1/O
                         net (fo=1, routed)           0.000     2.238    music_unit/pre_set[16]_i_1_n_0
    SLICE_X53Y50         FDRE                                         r  music_unit/pre_set_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.815     2.300    music_unit/clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  music_unit/pre_set_reg[16]/C
                         clock pessimism             -0.267     2.033    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.060     2.093    music_unit/pre_set_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 PS2_Interface_unit/temp_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.923%)  route 0.104ns (51.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.629     1.875    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X87Y95         FDCE                                         r  PS2_Interface_unit/temp_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.100     1.975 r  PS2_Interface_unit/temp_data_reg[0]/Q
                         net (fo=2, routed)           0.104     2.079    PS2_Interface_unit/temp_data[0]
    SLICE_X86Y94         FDCE                                         r  PS2_Interface_unit/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.848     2.333    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X86Y94         FDCE                                         r  PS2_Interface_unit/data_reg[0]/C
                         clock pessimism             -0.444     1.889    
    SLICE_X86Y94         FDCE (Hold_fdce_C_D)         0.037     1.926    PS2_Interface_unit/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 PS2_Interface_unit/temp_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.965%)  route 0.100ns (50.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.629     1.875    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X84Y94         FDCE                                         r  PS2_Interface_unit/temp_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.100     1.975 r  PS2_Interface_unit/temp_data_reg[1]/Q
                         net (fo=2, routed)           0.100     2.075    PS2_Interface_unit/temp_data[1]
    SLICE_X86Y94         FDCE                                         r  PS2_Interface_unit/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.848     2.333    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X86Y94         FDCE                                         r  PS2_Interface_unit/data_reg[1]/C
                         clock pessimism             -0.444     1.889    
    SLICE_X86Y94         FDCE (Hold_fdce_C_D)         0.032     1.921    PS2_Interface_unit/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.100ns (45.140%)  route 0.122ns (54.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.598     1.844    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y68         FDRE                                         r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y68         FDRE (Prop_fdre_C_Q)         0.100     1.944 r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=81, routed)          0.122     2.065    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X30Y69         FDRE                                         r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.815     2.300    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y69         FDRE                                         r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.427     1.873    
    SLICE_X30Y69         FDRE (Hold_fdre_C_D)         0.038     1.911    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.612%)  route 0.098ns (49.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.600     1.846    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X26Y67         FDRE                                         r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y67         FDRE (Prop_fdre_C_Q)         0.100     1.946 r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.098     2.043    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X26Y67         FDRE                                         r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.817     2.302    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X26Y67         FDRE                                         r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.456     1.846    
    SLICE_X26Y67         FDRE (Hold_fdre_C_D)         0.038     1.884    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hecatia_unit/life_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.146ns (7.068%)  route 1.920ns (92.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.884ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.598     1.844    FSM_unit/clk_IBUF_BUFG
    SLICE_X72Y88         FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y88         FDCE (Prop_fdce_C_Q)         0.118     1.962 r  FSM_unit/enter_reg_reg/Q
                         net (fo=6, routed)           0.984     2.946    FSM_unit/enter_reg
    SLICE_X72Y85         LUT6 (Prop_lut6_I3_O)        0.028     2.974 r  FSM_unit/player_y_reg[9]_i_1/O
                         net (fo=77, routed)          0.935     3.909    hecatia_unit/life_reg_reg[0]_0[0]
    SLICE_X66Y84         FDRE                                         r  hecatia_unit/life_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.584     1.896    hecatia_unit/clk_IBUF
    SLICE_X61Y95         LUT2 (Prop_lut2_I0_O)        0.036     1.932 r  hecatia_unit/time_reg[22]_i_5/O
                         net (fo=1, routed)           1.060     2.992    hecatia_unit_n_14
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.072 r  time_reg_reg[22]_i_2/O
                         net (fo=35, routed)          0.812     3.884    hecatia_unit/CLK
    SLICE_X66Y84         FDRE                                         r  hecatia_unit/life_reg_reg[5]/C
                         clock pessimism             -0.166     3.718    
    SLICE_X66Y84         FDRE (Hold_fdre_C_CE)        0.030     3.748    hecatia_unit/life_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.748    
                         arrival time                           3.909    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X4Y12  background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X4Y13  background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X6Y8   background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X6Y9   background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X5Y10  background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X5Y11  background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X4Y15  background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X4Y16  background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X6Y10  background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X6Y11  background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Low Pulse Width   Slow    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X68Y87  FSM_unit/num_bomb_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X68Y87  FSM_unit/num_bomb_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X65Y82  FSM_unit/timeout_reg_reg[13]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X65Y82  FSM_unit/timeout_reg_reg[13]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X65Y83  FSM_unit/timeout_reg_reg[20]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X65Y83  FSM_unit/timeout_reg_reg[20]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X65Y84  FSM_unit/timeout_reg_reg[25]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X65Y84  FSM_unit/timeout_reg_reg[25]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X65Y85  FSM_unit/timeout_reg_reg[28]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X65Y85  FSM_unit/timeout_reg_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X60Y83  rgb_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X60Y83  rgb_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X59Y82  rgb_out_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X59Y82  rgb_out_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X58Y83  rgb_out_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X58Y83  rgb_out_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X58Y83  rgb_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X58Y83  rgb_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X58Y83  rgb_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X58Y83  rgb_out_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.765ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.765ns  (required time - arrival time)
  Source:                 PS2_Interface_unit/enter_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            judge_collision_unit/collision_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.921ns  (logic 0.302ns (6.137%)  route 4.619ns (93.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.086ns = ( 14.086 - 10.000 ) 
    Source Clock Delay      (SCD):    4.466ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.451     4.466    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X86Y93         FDRE                                         r  PS2_Interface_unit/enter_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.259     4.725 f  PS2_Interface_unit/enter_reg__0/Q
                         net (fo=8, routed)           2.395     7.120    FSM_unit/enter
    SLICE_X72Y85         LUT6 (Prop_lut6_I3_O)        0.043     7.163 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         2.224     9.387    judge_collision_unit/collision_reg_0
    SLICE_X14Y78         FDCE                                         f  judge_collision_unit/collision_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.311    14.086    judge_collision_unit/clk_IBUF_BUFG
    SLICE_X14Y78         FDCE                                         r  judge_collision_unit/collision_reg/C
                         clock pessimism              0.255    14.341    
                         clock uncertainty           -0.035    14.306    
    SLICE_X14Y78         FDCE (Recov_fdce_C_CLR)     -0.154    14.152    judge_collision_unit/collision_reg
  -------------------------------------------------------------------
                         required time                         14.152    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  4.765    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 PS2_Interface_unit/enter_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_unit/laser_x_reg_reg[7]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.681ns  (logic 0.345ns (7.370%)  route 4.336ns (92.630%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns = ( 14.089 - 10.000 ) 
    Source Clock Delay      (SCD):    4.466ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.451     4.466    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X86Y93         FDRE                                         r  PS2_Interface_unit/enter_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.259     4.725 f  PS2_Interface_unit/enter_reg__0/Q
                         net (fo=8, routed)           2.395     7.120    FSM_unit/enter
    SLICE_X72Y85         LUT6 (Prop_lut6_I3_O)        0.043     7.163 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         1.359     8.523    laser_unit/laser_y_next_reg[4]_0
    SLICE_X100Y82        LUT2 (Prop_lut2_I1_O)        0.043     8.566 f  laser_unit/laser_x_reg_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.582     9.148    laser_unit/laser_x_reg_reg[7]_LDC_i_1_n_0
    SLICE_X100Y81        FDPE                                         f  laser_unit/laser_x_reg_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.314    14.089    laser_unit/clk_IBUF_BUFG
    SLICE_X100Y81        FDPE                                         r  laser_unit/laser_x_reg_reg[7]_P/C
                         clock pessimism              0.328    14.417    
                         clock uncertainty           -0.035    14.382    
    SLICE_X100Y81        FDPE (Recov_fdpe_C_PRE)     -0.178    14.204    laser_unit/laser_x_reg_reg[7]_P
  -------------------------------------------------------------------
                         required time                         14.204    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 PS2_Interface_unit/enter_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_unit/laser_x_reg_reg[1]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 0.351ns (7.856%)  route 4.117ns (92.144%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns = ( 14.089 - 10.000 ) 
    Source Clock Delay      (SCD):    4.466ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.451     4.466    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X86Y93         FDRE                                         r  PS2_Interface_unit/enter_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.259     4.725 f  PS2_Interface_unit/enter_reg__0/Q
                         net (fo=8, routed)           2.395     7.120    FSM_unit/enter
    SLICE_X72Y85         LUT6 (Prop_lut6_I3_O)        0.043     7.163 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         1.259     8.422    FSM_unit/FSM_sequential_game_state_reg[2]_1
    SLICE_X101Y80        LUT2 (Prop_lut2_I0_O)        0.049     8.471 f  FSM_unit/laser_x_reg_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.463     8.934    laser_unit/laser_x_reg_reg[1]_C_0
    SLICE_X100Y80        FDCE                                         f  laser_unit/laser_x_reg_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.314    14.089    laser_unit/clk_IBUF_BUFG
    SLICE_X100Y80        FDCE                                         r  laser_unit/laser_x_reg_reg[1]_C/C
                         clock pessimism              0.328    14.417    
                         clock uncertainty           -0.035    14.382    
    SLICE_X100Y80        FDCE (Recov_fdce_C_CLR)     -0.305    14.077    laser_unit/laser_x_reg_reg[1]_C
  -------------------------------------------------------------------
                         required time                         14.077    
                         arrival time                          -8.934    
  -------------------------------------------------------------------
                         slack                                  5.142    

Slack (MET) :             5.282ns  (required time - arrival time)
  Source:                 PS2_Interface_unit/enter_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_unit/laser_x_reg_reg[0]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 0.345ns (7.702%)  route 4.134ns (92.298%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns = ( 14.089 - 10.000 ) 
    Source Clock Delay      (SCD):    4.466ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.451     4.466    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X86Y93         FDRE                                         r  PS2_Interface_unit/enter_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.259     4.725 f  PS2_Interface_unit/enter_reg__0/Q
                         net (fo=8, routed)           2.395     7.120    FSM_unit/enter
    SLICE_X72Y85         LUT6 (Prop_lut6_I3_O)        0.043     7.163 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         1.259     8.422    FSM_unit/FSM_sequential_game_state_reg[2]_1
    SLICE_X101Y80        LUT2 (Prop_lut2_I0_O)        0.043     8.465 f  FSM_unit/laser_x_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.480     8.946    laser_unit/laser_x_reg_reg[0]_C_0
    SLICE_X98Y80         FDCE                                         f  laser_unit/laser_x_reg_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.314    14.089    laser_unit/clk_IBUF_BUFG
    SLICE_X98Y80         FDCE                                         r  laser_unit/laser_x_reg_reg[0]_C/C
                         clock pessimism              0.328    14.417    
                         clock uncertainty           -0.035    14.382    
    SLICE_X98Y80         FDCE (Recov_fdce_C_CLR)     -0.154    14.228    laser_unit/laser_x_reg_reg[0]_C
  -------------------------------------------------------------------
                         required time                         14.228    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  5.282    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 PS2_Interface_unit/enter_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_unit/laser_x_reg_reg[5]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 0.353ns (8.188%)  route 3.958ns (91.812%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.090ns = ( 14.090 - 10.000 ) 
    Source Clock Delay      (SCD):    4.466ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.451     4.466    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X86Y93         FDRE                                         r  PS2_Interface_unit/enter_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.259     4.725 f  PS2_Interface_unit/enter_reg__0/Q
                         net (fo=8, routed)           2.395     7.120    FSM_unit/enter
    SLICE_X72Y85         LUT6 (Prop_lut6_I3_O)        0.043     7.163 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         1.168     8.331    FSM_unit/FSM_sequential_game_state_reg[2]_1
    SLICE_X95Y83         LUT2 (Prop_lut2_I0_O)        0.051     8.382 f  FSM_unit/laser_x_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.395     8.777    laser_unit/laser_x_reg_reg[5]_C_0
    SLICE_X95Y83         FDCE                                         f  laser_unit/laser_x_reg_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.315    14.090    laser_unit/clk_IBUF_BUFG
    SLICE_X95Y83         FDCE                                         r  laser_unit/laser_x_reg_reg[5]_C/C
                         clock pessimism              0.328    14.418    
                         clock uncertainty           -0.035    14.383    
    SLICE_X95Y83         FDCE (Recov_fdce_C_CLR)     -0.305    14.078    laser_unit/laser_x_reg_reg[5]_C
  -------------------------------------------------------------------
                         required time                         14.078    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 PS2_Interface_unit/enter_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_unit/laser_y_reg_reg[9]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.353ns (8.592%)  route 3.755ns (91.408%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.043ns = ( 14.043 - 10.000 ) 
    Source Clock Delay      (SCD):    4.466ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.451     4.466    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X86Y93         FDRE                                         r  PS2_Interface_unit/enter_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.259     4.725 f  PS2_Interface_unit/enter_reg__0/Q
                         net (fo=8, routed)           2.395     7.120    FSM_unit/enter
    SLICE_X72Y85         LUT6 (Prop_lut6_I3_O)        0.043     7.163 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         0.913     8.076    FSM_unit/FSM_sequential_game_state_reg[2]_1
    SLICE_X78Y93         LUT2 (Prop_lut2_I0_O)        0.051     8.127 f  FSM_unit/laser_y_reg_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.447     8.575    laser_unit/laser_y_reg_reg[9]_C_0
    SLICE_X77Y92         FDCE                                         f  laser_unit/laser_y_reg_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.268    14.043    laser_unit/clk_IBUF_BUFG
    SLICE_X77Y92         FDCE                                         r  laser_unit/laser_y_reg_reg[9]_C/C
                         clock pessimism              0.328    14.371    
                         clock uncertainty           -0.035    14.336    
    SLICE_X77Y92         FDCE (Recov_fdce_C_CLR)     -0.303    14.033    laser_unit/laser_y_reg_reg[9]_C
  -------------------------------------------------------------------
                         required time                         14.033    
                         arrival time                          -8.575    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 PS2_Interface_unit/enter_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_unit/laser_x_reg_reg[2]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.345ns (8.174%)  route 3.876ns (91.826%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.087ns = ( 14.087 - 10.000 ) 
    Source Clock Delay      (SCD):    4.466ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.451     4.466    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X86Y93         FDRE                                         r  PS2_Interface_unit/enter_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.259     4.725 f  PS2_Interface_unit/enter_reg__0/Q
                         net (fo=8, routed)           2.395     7.120    FSM_unit/enter
    SLICE_X72Y85         LUT6 (Prop_lut6_I3_O)        0.043     7.163 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         1.063     8.227    FSM_unit/FSM_sequential_game_state_reg[2]_1
    SLICE_X96Y79         LUT2 (Prop_lut2_I0_O)        0.043     8.270 f  FSM_unit/laser_x_reg_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.417     8.687    laser_unit/laser_x_reg_reg[2]_C_0
    SLICE_X95Y79         FDCE                                         f  laser_unit/laser_x_reg_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.312    14.087    laser_unit/clk_IBUF_BUFG
    SLICE_X95Y79         FDCE                                         r  laser_unit/laser_x_reg_reg[2]_C/C
                         clock pessimism              0.328    14.415    
                         clock uncertainty           -0.035    14.380    
    SLICE_X95Y79         FDCE (Recov_fdce_C_CLR)     -0.212    14.168    laser_unit/laser_x_reg_reg[2]_C
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -8.687    
  -------------------------------------------------------------------
                         slack                                  5.481    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 PS2_Interface_unit/enter_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_unit/laser_x_reg_reg[3]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 0.353ns (8.564%)  route 3.769ns (91.436%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.086ns = ( 14.086 - 10.000 ) 
    Source Clock Delay      (SCD):    4.466ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.451     4.466    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X86Y93         FDRE                                         r  PS2_Interface_unit/enter_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.259     4.725 f  PS2_Interface_unit/enter_reg__0/Q
                         net (fo=8, routed)           2.395     7.120    FSM_unit/enter
    SLICE_X72Y85         LUT6 (Prop_lut6_I3_O)        0.043     7.163 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         1.063     8.227    FSM_unit/FSM_sequential_game_state_reg[2]_1
    SLICE_X96Y79         LUT2 (Prop_lut2_I0_O)        0.051     8.278 f  FSM_unit/laser_x_reg_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.310     8.588    laser_unit/laser_x_reg_reg[3]_C_0
    SLICE_X96Y78         FDCE                                         f  laser_unit/laser_x_reg_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.311    14.086    laser_unit/clk_IBUF_BUFG
    SLICE_X96Y78         FDCE                                         r  laser_unit/laser_x_reg_reg[3]_C/C
                         clock pessimism              0.328    14.414    
                         clock uncertainty           -0.035    14.379    
    SLICE_X96Y78         FDCE (Recov_fdce_C_CLR)     -0.305    14.074    laser_unit/laser_x_reg_reg[3]_C
  -------------------------------------------------------------------
                         required time                         14.074    
                         arrival time                          -8.588    
  -------------------------------------------------------------------
                         slack                                  5.486    

Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 PS2_Interface_unit/enter_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_unit/laser_x_reg_reg[4]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 0.345ns (8.204%)  route 3.860ns (91.796%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.088ns = ( 14.088 - 10.000 ) 
    Source Clock Delay      (SCD):    4.466ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.451     4.466    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X86Y93         FDRE                                         r  PS2_Interface_unit/enter_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.259     4.725 f  PS2_Interface_unit/enter_reg__0/Q
                         net (fo=8, routed)           2.395     7.120    FSM_unit/enter
    SLICE_X72Y85         LUT6 (Prop_lut6_I3_O)        0.043     7.163 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         1.168     8.331    FSM_unit/FSM_sequential_game_state_reg[2]_1
    SLICE_X95Y83         LUT2 (Prop_lut2_I0_O)        0.043     8.374 f  FSM_unit/laser_x_reg_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.297     8.671    laser_unit/laser_x_reg_reg[4]_C_0
    SLICE_X95Y81         FDCE                                         f  laser_unit/laser_x_reg_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.313    14.088    laser_unit/clk_IBUF_BUFG
    SLICE_X95Y81         FDCE                                         r  laser_unit/laser_x_reg_reg[4]_C/C
                         clock pessimism              0.328    14.416    
                         clock uncertainty           -0.035    14.381    
    SLICE_X95Y81         FDCE (Recov_fdce_C_CLR)     -0.212    14.169    laser_unit/laser_x_reg_reg[4]_C
  -------------------------------------------------------------------
                         required time                         14.169    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                  5.498    

Slack (MET) :             5.516ns  (required time - arrival time)
  Source:                 PS2_Interface_unit/enter_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_unit/laser_x_reg_reg[6]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 0.345ns (8.189%)  route 3.868ns (91.811%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns = ( 14.089 - 10.000 ) 
    Source Clock Delay      (SCD):    4.466ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.451     4.466    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X86Y93         FDRE                                         r  PS2_Interface_unit/enter_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.259     4.725 f  PS2_Interface_unit/enter_reg__0/Q
                         net (fo=8, routed)           2.395     7.120    FSM_unit/enter
    SLICE_X72Y85         LUT6 (Prop_lut6_I3_O)        0.043     7.163 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         0.908     8.071    laser_unit/laser_y_next_reg[4]_0
    SLICE_X98Y82         LUT2 (Prop_lut2_I1_O)        0.043     8.114 f  laser_unit/laser_x_reg_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.565     8.679    laser_unit/laser_x_reg_reg[6]_LDC_i_1_n_0
    SLICE_X98Y81         FDPE                                         f  laser_unit/laser_x_reg_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.314    14.089    laser_unit/clk_IBUF_BUFG
    SLICE_X98Y81         FDPE                                         r  laser_unit/laser_x_reg_reg[6]_P/C
                         clock pessimism              0.328    14.417    
                         clock uncertainty           -0.035    14.382    
    SLICE_X98Y81         FDPE (Recov_fdpe_C_PRE)     -0.187    14.195    laser_unit/laser_x_reg_reg[6]_P
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                          -8.679    
  -------------------------------------------------------------------
                         slack                                  5.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hecatia_unit/time_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.146ns (7.085%)  route 1.915ns (92.915%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.893ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.598     1.844    FSM_unit/clk_IBUF_BUFG
    SLICE_X72Y88         FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y88         FDCE (Prop_fdce_C_Q)         0.118     1.962 r  FSM_unit/enter_reg_reg/Q
                         net (fo=6, routed)           0.591     2.552    FSM_unit/enter_reg
    SLICE_X72Y85         LUT6 (Prop_lut6_I2_O)        0.028     2.580 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         1.324     3.904    hecatia_unit/time_reg_reg[0]_0
    SLICE_X76Y97         FDCE                                         f  hecatia_unit/time_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.584     1.896    hecatia_unit/clk_IBUF
    SLICE_X61Y95         LUT2 (Prop_lut2_I0_O)        0.036     1.932 r  hecatia_unit/time_reg[22]_i_5/O
                         net (fo=1, routed)           1.060     2.992    hecatia_unit_n_14
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.072 r  time_reg_reg[22]_i_2/O
                         net (fo=35, routed)          0.821     3.893    hecatia_unit/CLK
    SLICE_X76Y97         FDCE                                         r  hecatia_unit/time_reg_reg[7]/C
                         clock pessimism             -0.166     3.727    
    SLICE_X76Y97         FDCE (Remov_fdce_C_CLR)     -0.050     3.677    hecatia_unit/time_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.677    
                         arrival time                           3.904    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hecatia_unit/time_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.146ns (6.942%)  route 1.957ns (93.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.892ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.598     1.844    FSM_unit/clk_IBUF_BUFG
    SLICE_X72Y88         FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y88         FDCE (Prop_fdce_C_Q)         0.118     1.962 r  FSM_unit/enter_reg_reg/Q
                         net (fo=6, routed)           0.591     2.552    FSM_unit/enter_reg
    SLICE_X72Y85         LUT6 (Prop_lut6_I2_O)        0.028     2.580 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         1.366     3.947    hecatia_unit/time_reg_reg[0]_0
    SLICE_X76Y96         FDCE                                         f  hecatia_unit/time_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.584     1.896    hecatia_unit/clk_IBUF
    SLICE_X61Y95         LUT2 (Prop_lut2_I0_O)        0.036     1.932 r  hecatia_unit/time_reg[22]_i_5/O
                         net (fo=1, routed)           1.060     2.992    hecatia_unit_n_14
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.072 r  time_reg_reg[22]_i_2/O
                         net (fo=35, routed)          0.820     3.892    hecatia_unit/CLK
    SLICE_X76Y96         FDCE                                         r  hecatia_unit/time_reg_reg[0]/C
                         clock pessimism             -0.166     3.726    
    SLICE_X76Y96         FDCE (Remov_fdce_C_CLR)     -0.050     3.676    hecatia_unit/time_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.676    
                         arrival time                           3.947    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hecatia_unit/time_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.146ns (6.942%)  route 1.957ns (93.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.892ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.598     1.844    FSM_unit/clk_IBUF_BUFG
    SLICE_X72Y88         FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y88         FDCE (Prop_fdce_C_Q)         0.118     1.962 r  FSM_unit/enter_reg_reg/Q
                         net (fo=6, routed)           0.591     2.552    FSM_unit/enter_reg
    SLICE_X72Y85         LUT6 (Prop_lut6_I2_O)        0.028     2.580 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         1.366     3.947    hecatia_unit/time_reg_reg[0]_0
    SLICE_X76Y96         FDCE                                         f  hecatia_unit/time_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.584     1.896    hecatia_unit/clk_IBUF
    SLICE_X61Y95         LUT2 (Prop_lut2_I0_O)        0.036     1.932 r  hecatia_unit/time_reg[22]_i_5/O
                         net (fo=1, routed)           1.060     2.992    hecatia_unit_n_14
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.072 r  time_reg_reg[22]_i_2/O
                         net (fo=35, routed)          0.820     3.892    hecatia_unit/CLK
    SLICE_X76Y96         FDCE                                         r  hecatia_unit/time_reg_reg[1]/C
                         clock pessimism             -0.166     3.726    
    SLICE_X76Y96         FDCE (Remov_fdce_C_CLR)     -0.050     3.676    hecatia_unit/time_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.676    
                         arrival time                           3.947    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hecatia_unit/time_reg_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.146ns (6.803%)  route 2.000ns (93.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.893ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.598     1.844    FSM_unit/clk_IBUF_BUFG
    SLICE_X72Y88         FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y88         FDCE (Prop_fdce_C_Q)         0.118     1.962 r  FSM_unit/enter_reg_reg/Q
                         net (fo=6, routed)           0.591     2.552    FSM_unit/enter_reg
    SLICE_X72Y85         LUT6 (Prop_lut6_I2_O)        0.028     2.580 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         1.409     3.990    hecatia_unit/time_reg_reg[0]_0
    SLICE_X74Y98         FDCE                                         f  hecatia_unit/time_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.584     1.896    hecatia_unit/clk_IBUF
    SLICE_X61Y95         LUT2 (Prop_lut2_I0_O)        0.036     1.932 r  hecatia_unit/time_reg[22]_i_5/O
                         net (fo=1, routed)           1.060     2.992    hecatia_unit_n_14
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.072 r  time_reg_reg[22]_i_2/O
                         net (fo=35, routed)          0.821     3.893    hecatia_unit/CLK
    SLICE_X74Y98         FDCE                                         r  hecatia_unit/time_reg_reg[10]/C
                         clock pessimism             -0.166     3.727    
    SLICE_X74Y98         FDCE (Remov_fdce_C_CLR)     -0.050     3.677    hecatia_unit/time_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.677    
                         arrival time                           3.990    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hecatia_unit/time_reg_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.146ns (6.803%)  route 2.000ns (93.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.893ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.598     1.844    FSM_unit/clk_IBUF_BUFG
    SLICE_X72Y88         FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y88         FDCE (Prop_fdce_C_Q)         0.118     1.962 r  FSM_unit/enter_reg_reg/Q
                         net (fo=6, routed)           0.591     2.552    FSM_unit/enter_reg
    SLICE_X72Y85         LUT6 (Prop_lut6_I2_O)        0.028     2.580 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         1.409     3.990    hecatia_unit/time_reg_reg[0]_0
    SLICE_X74Y98         FDCE                                         f  hecatia_unit/time_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.584     1.896    hecatia_unit/clk_IBUF
    SLICE_X61Y95         LUT2 (Prop_lut2_I0_O)        0.036     1.932 r  hecatia_unit/time_reg[22]_i_5/O
                         net (fo=1, routed)           1.060     2.992    hecatia_unit_n_14
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.072 r  time_reg_reg[22]_i_2/O
                         net (fo=35, routed)          0.821     3.893    hecatia_unit/CLK
    SLICE_X74Y98         FDCE                                         r  hecatia_unit/time_reg_reg[11]/C
                         clock pessimism             -0.166     3.727    
    SLICE_X74Y98         FDCE (Remov_fdce_C_CLR)     -0.050     3.677    hecatia_unit/time_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.677    
                         arrival time                           3.990    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hecatia_unit/time_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.146ns (6.803%)  route 2.000ns (93.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.893ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.598     1.844    FSM_unit/clk_IBUF_BUFG
    SLICE_X72Y88         FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y88         FDCE (Prop_fdce_C_Q)         0.118     1.962 r  FSM_unit/enter_reg_reg/Q
                         net (fo=6, routed)           0.591     2.552    FSM_unit/enter_reg
    SLICE_X72Y85         LUT6 (Prop_lut6_I2_O)        0.028     2.580 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         1.409     3.990    hecatia_unit/time_reg_reg[0]_0
    SLICE_X74Y98         FDCE                                         f  hecatia_unit/time_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.584     1.896    hecatia_unit/clk_IBUF
    SLICE_X61Y95         LUT2 (Prop_lut2_I0_O)        0.036     1.932 r  hecatia_unit/time_reg[22]_i_5/O
                         net (fo=1, routed)           1.060     2.992    hecatia_unit_n_14
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.072 r  time_reg_reg[22]_i_2/O
                         net (fo=35, routed)          0.821     3.893    hecatia_unit/CLK
    SLICE_X74Y98         FDCE                                         r  hecatia_unit/time_reg_reg[9]/C
                         clock pessimism             -0.166     3.727    
    SLICE_X74Y98         FDCE (Remov_fdce_C_CLR)     -0.050     3.677    hecatia_unit/time_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.677    
                         arrival time                           3.990    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hecatia_unit/time_reg_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.146ns (6.763%)  route 2.013ns (93.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.893ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.598     1.844    FSM_unit/clk_IBUF_BUFG
    SLICE_X72Y88         FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y88         FDCE (Prop_fdce_C_Q)         0.118     1.962 r  FSM_unit/enter_reg_reg/Q
                         net (fo=6, routed)           0.591     2.552    FSM_unit/enter_reg
    SLICE_X72Y85         LUT6 (Prop_lut6_I2_O)        0.028     2.580 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         1.422     4.003    hecatia_unit/time_reg_reg[0]_0
    SLICE_X76Y98         FDCE                                         f  hecatia_unit/time_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.584     1.896    hecatia_unit/clk_IBUF
    SLICE_X61Y95         LUT2 (Prop_lut2_I0_O)        0.036     1.932 r  hecatia_unit/time_reg[22]_i_5/O
                         net (fo=1, routed)           1.060     2.992    hecatia_unit_n_14
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.072 r  time_reg_reg[22]_i_2/O
                         net (fo=35, routed)          0.821     3.893    hecatia_unit/CLK
    SLICE_X76Y98         FDCE                                         r  hecatia_unit/time_reg_reg[12]/C
                         clock pessimism             -0.166     3.727    
    SLICE_X76Y98         FDCE (Remov_fdce_C_CLR)     -0.050     3.677    hecatia_unit/time_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.677    
                         arrival time                           4.003    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hecatia_unit/time_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.146ns (6.715%)  route 2.028ns (93.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.893ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.598     1.844    FSM_unit/clk_IBUF_BUFG
    SLICE_X72Y88         FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y88         FDCE (Prop_fdce_C_Q)         0.118     1.962 r  FSM_unit/enter_reg_reg/Q
                         net (fo=6, routed)           0.591     2.552    FSM_unit/enter_reg
    SLICE_X72Y85         LUT6 (Prop_lut6_I2_O)        0.028     2.580 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         1.438     4.018    hecatia_unit/time_reg_reg[0]_0
    SLICE_X74Y97         FDCE                                         f  hecatia_unit/time_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.584     1.896    hecatia_unit/clk_IBUF
    SLICE_X61Y95         LUT2 (Prop_lut2_I0_O)        0.036     1.932 r  hecatia_unit/time_reg[22]_i_5/O
                         net (fo=1, routed)           1.060     2.992    hecatia_unit_n_14
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.072 r  time_reg_reg[22]_i_2/O
                         net (fo=35, routed)          0.821     3.893    hecatia_unit/CLK
    SLICE_X74Y97         FDCE                                         r  hecatia_unit/time_reg_reg[5]/C
                         clock pessimism             -0.166     3.727    
    SLICE_X74Y97         FDCE (Remov_fdce_C_CLR)     -0.050     3.677    hecatia_unit/time_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.677    
                         arrival time                           4.018    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hecatia_unit/time_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.146ns (6.715%)  route 2.028ns (93.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.893ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.598     1.844    FSM_unit/clk_IBUF_BUFG
    SLICE_X72Y88         FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y88         FDCE (Prop_fdce_C_Q)         0.118     1.962 r  FSM_unit/enter_reg_reg/Q
                         net (fo=6, routed)           0.591     2.552    FSM_unit/enter_reg
    SLICE_X72Y85         LUT6 (Prop_lut6_I2_O)        0.028     2.580 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         1.438     4.018    hecatia_unit/time_reg_reg[0]_0
    SLICE_X74Y97         FDCE                                         f  hecatia_unit/time_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.584     1.896    hecatia_unit/clk_IBUF
    SLICE_X61Y95         LUT2 (Prop_lut2_I0_O)        0.036     1.932 r  hecatia_unit/time_reg[22]_i_5/O
                         net (fo=1, routed)           1.060     2.992    hecatia_unit_n_14
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.072 r  time_reg_reg[22]_i_2/O
                         net (fo=35, routed)          0.821     3.893    hecatia_unit/CLK
    SLICE_X74Y97         FDCE                                         r  hecatia_unit/time_reg_reg[6]/C
                         clock pessimism             -0.166     3.727    
    SLICE_X74Y97         FDCE (Remov_fdce_C_CLR)     -0.050     3.677    hecatia_unit/time_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.677    
                         arrival time                           4.018    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hecatia_unit/time_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.146ns (6.715%)  route 2.028ns (93.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.893ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.598     1.844    FSM_unit/clk_IBUF_BUFG
    SLICE_X72Y88         FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y88         FDCE (Prop_fdce_C_Q)         0.118     1.962 r  FSM_unit/enter_reg_reg/Q
                         net (fo=6, routed)           0.591     2.552    FSM_unit/enter_reg
    SLICE_X72Y85         LUT6 (Prop_lut6_I2_O)        0.028     2.580 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         1.438     4.018    hecatia_unit/time_reg_reg[0]_0
    SLICE_X74Y97         FDCE                                         f  hecatia_unit/time_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.584     1.896    hecatia_unit/clk_IBUF
    SLICE_X61Y95         LUT2 (Prop_lut2_I0_O)        0.036     1.932 r  hecatia_unit/time_reg[22]_i_5/O
                         net (fo=1, routed)           1.060     2.992    hecatia_unit_n_14
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.072 r  time_reg_reg[22]_i_2/O
                         net (fo=35, routed)          0.821     3.893    hecatia_unit/CLK
    SLICE_X74Y97         FDCE                                         r  hecatia_unit/time_reg_reg[8]/C
                         clock pessimism             -0.166     3.727    
    SLICE_X74Y97         FDCE (Remov_fdce_C_CLR)     -0.050     3.677    hecatia_unit/time_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.677    
                         arrival time                           4.018    
  -------------------------------------------------------------------
                         slack                                  0.341    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           243 Endpoints
Min Delay           243 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW
                            (input port)
  Destination:            buzzer
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.128ns  (logic 4.131ns (45.260%)  route 4.997ns (54.740%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW (IN)
                         net (fo=0)                   0.000     0.000    SW
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 r  SW_IBUF_inst/O
                         net (fo=1, routed)           1.856     2.626    music_unit/SW_IBUF
    SLICE_X54Y57         LUT2 (Prop_lut2_I1_O)        0.043     2.669 r  music_unit/buzzer_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.140     5.810    buzzer_OBUF
    AF25                 OBUF (Prop_obuf_I_O)         3.318     9.128 r  buzzer_OBUF_inst/O
                         net (fo=0)                   0.000     9.128    buzzer
    AF25                                                              r  buzzer (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/hs_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.722ns  (logic 3.542ns (52.691%)  route 3.180ns (47.309%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y74         FDRE                         0.000     0.000 r  vgac_unit/hs_reg/C
    SLICE_X90Y74         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  vgac_unit/hs_reg/Q
                         net (fo=1, routed)           3.180     3.439    hsync_OBUF
    M22                  OBUF (Prop_obuf_I_O)         3.283     6.722 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     6.722    hsync
    M22                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/vs_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.663ns  (logic 3.501ns (52.539%)  route 3.162ns (47.461%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y79         FDRE                         0.000     0.000 r  vgac_unit/vs_reg/C
    SLICE_X83Y79         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vgac_unit/vs_reg/Q
                         net (fo=1, routed)           3.162     3.385    vsync_OBUF
    M21                  OBUF (Prop_obuf_I_O)         3.278     6.663 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     6.663    vsync
    M21                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            moon_unit/delta_y_reg_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.270ns  (logic 0.831ns (15.765%)  route 4.439ns (84.235%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.446     3.191    FSM_unit/rstn_IBUF
    SLICE_X72Y85         LUT6 (Prop_lut6_I5_O)        0.043     3.234 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         0.905     4.139    FSM_unit/FSM_sequential_game_state_reg[2]_1
    SLICE_X89Y84         LUT2 (Prop_lut2_I0_O)        0.043     4.182 f  FSM_unit/delta_y_reg_LDC_i_2/O
                         net (fo=2, routed)           1.088     5.270    moon_unit/delta_y_reg_C_0
    SLICE_X60Y84         FDCE                                         f  moon_unit/delta_y_reg_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            moon_unit/delta_y_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.186ns  (logic 0.831ns (16.021%)  route 4.355ns (83.979%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.446     3.191    FSM_unit/rstn_IBUF
    SLICE_X72Y85         LUT6 (Prop_lut6_I5_O)        0.043     3.234 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         0.905     4.139    FSM_unit/FSM_sequential_game_state_reg[2]_1
    SLICE_X89Y84         LUT2 (Prop_lut2_I0_O)        0.043     4.182 f  FSM_unit/delta_y_reg_LDC_i_2/O
                         net (fo=2, routed)           1.003     5.186    moon_unit/delta_y_reg_C_0
    SLICE_X60Y85         LDCE                                         f  moon_unit/delta_y_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            moon_unit/moon_y_next_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.064ns  (logic 0.788ns (15.557%)  route 4.276ns (84.443%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.446     3.191    FSM_unit/rstn_IBUF
    SLICE_X72Y85         LUT6 (Prop_lut6_I5_O)        0.043     3.234 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         1.830     5.064    moon_unit/moon_y_next_reg[0]_0
    SLICE_X37Y83         FDCE                                         f  moon_unit/moon_y_next_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            moon_unit/moon_y_next_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.064ns  (logic 0.788ns (15.557%)  route 4.276ns (84.443%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.446     3.191    FSM_unit/rstn_IBUF
    SLICE_X72Y85         LUT6 (Prop_lut6_I5_O)        0.043     3.234 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         1.830     5.064    moon_unit/moon_y_next_reg[0]_0
    SLICE_X37Y83         FDCE                                         f  moon_unit/moon_y_next_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            laser_unit/laser_x_reg_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.016ns  (logic 0.831ns (16.563%)  route 4.185ns (83.437%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.446     3.191    FSM_unit/rstn_IBUF
    SLICE_X72Y85         LUT6 (Prop_lut6_I5_O)        0.043     3.234 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         1.259     4.493    FSM_unit/FSM_sequential_game_state_reg[2]_1
    SLICE_X101Y80        LUT2 (Prop_lut2_I0_O)        0.043     4.536 f  FSM_unit/laser_x_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.480     5.016    laser_unit/laser_x_reg_reg[0]_C_0
    SLICE_X99Y80         LDCE                                         f  laser_unit/laser_x_reg_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            laser_unit/laser_x_reg_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.003ns  (logic 0.837ns (16.727%)  route 4.166ns (83.273%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.446     3.191    FSM_unit/rstn_IBUF
    SLICE_X72Y85         LUT6 (Prop_lut6_I5_O)        0.043     3.234 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         1.259     4.493    FSM_unit/FSM_sequential_game_state_reg[2]_1
    SLICE_X101Y80        LUT2 (Prop_lut2_I0_O)        0.049     4.542 f  FSM_unit/laser_x_reg_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.461     5.003    laser_unit/laser_x_reg_reg[1]_C_0
    SLICE_X101Y80        LDCE                                         f  laser_unit/laser_x_reg_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            moon_unit/moon_y_next_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.894ns  (logic 0.788ns (16.099%)  route 4.106ns (83.901%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.446     3.191    FSM_unit/rstn_IBUF
    SLICE_X72Y85         LUT6 (Prop_lut6_I5_O)        0.043     3.234 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         1.660     4.894    moon_unit/moon_y_next_reg[0]_0
    SLICE_X37Y81         FDCE                                         f  moon_unit/moon_y_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vgac_unit/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgac_unit/v_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.128ns (61.358%)  route 0.081ns (38.642%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y75         FDCE                         0.000     0.000 r  vgac_unit/v_count_reg[0]/C
    SLICE_X91Y75         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  vgac_unit/v_count_reg[0]/Q
                         net (fo=14, routed)          0.081     0.181    vgac_unit/v_count_reg_n_0_[0]
    SLICE_X90Y75         LUT6 (Prop_lut6_I5_O)        0.028     0.209 r  vgac_unit/v_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.209    vgac_unit/v_count[2]_i_1_n_0
    SLICE_X90Y75         FDCE                                         r  vgac_unit/v_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgac_unit/h_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.157ns (69.908%)  route 0.068ns (30.092%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y74         FDRE                         0.000     0.000 r  vgac_unit/h_count_reg[6]/C
    SLICE_X93Y74         FDRE (Prop_fdre_C_Q)         0.091     0.091 r  vgac_unit/h_count_reg[6]/Q
                         net (fo=11, routed)          0.068     0.159    vgac_unit/h_count_reg[6]
    SLICE_X93Y74         LUT6 (Prop_lut6_I1_O)        0.066     0.225 r  vgac_unit/h_count[9]_i_2/O
                         net (fo=1, routed)           0.000     0.225    vgac_unit/p_0_in_0[9]
    SLICE_X93Y74         FDRE                                         r  vgac_unit/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgac_unit/v_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.128ns (55.454%)  route 0.103ns (44.546%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y77         FDCE                         0.000     0.000 r  vgac_unit/v_count_reg[8]/C
    SLICE_X91Y77         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  vgac_unit/v_count_reg[8]/Q
                         net (fo=6, routed)           0.103     0.203    vgac_unit/v_count_reg_n_0_[8]
    SLICE_X91Y77         LUT6 (Prop_lut6_I5_O)        0.028     0.231 r  vgac_unit/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.231    vgac_unit/v_count[8]_i_1_n_0
    SLICE_X91Y77         FDCE                                         r  vgac_unit/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgac_unit/hs_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.182%)  route 0.122ns (48.818%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y74         FDRE                         0.000     0.000 r  vgac_unit/h_count_reg[7]/C
    SLICE_X91Y74         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vgac_unit/h_count_reg[7]/Q
                         net (fo=9, routed)           0.122     0.222    vgac_unit/h_count_reg[7]
    SLICE_X90Y74         LUT5 (Prop_lut5_I0_O)        0.028     0.250 r  vgac_unit/hs_i_1/O
                         net (fo=1, routed)           0.000     0.250    vgac_unit/h_sync
    SLICE_X90Y74         FDRE                                         r  vgac_unit/hs_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/v_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgac_unit/v_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.146ns (56.280%)  route 0.113ns (43.720%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y75         FDCE                         0.000     0.000 r  vgac_unit/v_count_reg[2]/C
    SLICE_X90Y75         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  vgac_unit/v_count_reg[2]/Q
                         net (fo=13, routed)          0.113     0.231    vgac_unit/v_count_reg_n_0_[2]
    SLICE_X91Y75         LUT6 (Prop_lut6_I0_O)        0.028     0.259 r  vgac_unit/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.259    vgac_unit/v_count[3]_i_1_n_0
    SLICE_X91Y75         FDCE                                         r  vgac_unit/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/v_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgac_unit/v_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.148ns (56.832%)  route 0.112ns (43.168%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y75         FDCE                         0.000     0.000 r  vgac_unit/v_count_reg[2]/C
    SLICE_X90Y75         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  vgac_unit/v_count_reg[2]/Q
                         net (fo=13, routed)          0.112     0.230    vgac_unit/v_count_reg_n_0_[2]
    SLICE_X91Y75         LUT5 (Prop_lut5_I2_O)        0.030     0.260 r  vgac_unit/v_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.260    vgac_unit/v_count[4]_i_1_n_0
    SLICE_X91Y75         FDCE                                         r  vgac_unit/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moon_unit/delta_x_reg_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            moon_unit/delta_x_reg_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.128ns (48.109%)  route 0.138ns (51.891%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDCE                         0.000     0.000 r  moon_unit/delta_x_reg_C/C
    SLICE_X59Y83         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  moon_unit/delta_x_reg_C/Q
                         net (fo=2, routed)           0.138     0.238    moon_unit/delta_x_reg_C_n_0
    SLICE_X59Y83         LUT3 (Prop_lut3_I2_O)        0.028     0.266 r  moon_unit/delta_x_C_i_1/O
                         net (fo=1, routed)           0.000     0.266    moon_unit/delta_x_C_i_1_n_0
    SLICE_X59Y83         FDCE                                         r  moon_unit/delta_x_reg_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moon_unit/delta_y_reg_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            moon_unit/delta_y_reg_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.128ns (47.309%)  route 0.143ns (52.691%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDCE                         0.000     0.000 r  moon_unit/delta_y_reg_C/C
    SLICE_X60Y84         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  moon_unit/delta_y_reg_C/Q
                         net (fo=2, routed)           0.143     0.243    moon_unit/delta_y_reg_C_n_0
    SLICE_X60Y84         LUT3 (Prop_lut3_I2_O)        0.028     0.271 r  moon_unit/delta_y_C_i_1/O
                         net (fo=1, routed)           0.000     0.271    moon_unit/delta_y_C_i_1_n_0
    SLICE_X60Y84         FDCE                                         r  moon_unit/delta_y_reg_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgac_unit/v_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.128ns (45.645%)  route 0.152ns (54.355%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y75         FDCE                         0.000     0.000 r  vgac_unit/v_count_reg[4]/C
    SLICE_X91Y75         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  vgac_unit/v_count_reg[4]/Q
                         net (fo=10, routed)          0.152     0.252    vgac_unit/v_count_reg_n_0_[4]
    SLICE_X90Y77         LUT4 (Prop_lut4_I1_O)        0.028     0.280 r  vgac_unit/v_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.280    vgac_unit/v_count[6]_i_1_n_0
    SLICE_X90Y77         FDCE                                         r  vgac_unit/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgac_unit/h_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.128ns (45.217%)  route 0.155ns (54.783%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y73         FDRE                         0.000     0.000 r  vgac_unit/h_count_reg[2]/C
    SLICE_X91Y73         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vgac_unit/h_count_reg[2]/Q
                         net (fo=8, routed)           0.155     0.255    vgac_unit/h_count_reg[2]
    SLICE_X91Y73         LUT6 (Prop_lut6_I1_O)        0.028     0.283 r  vgac_unit/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.283    vgac_unit/p_0_in_0[5]
    SLICE_X91Y73         FDRE                                         r  vgac_unit/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           213 Endpoints
Min Delay           213 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 music_unit/pre_set_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzer
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.872ns  (logic 4.136ns (46.621%)  route 4.736ns (53.379%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.566     4.581    music_unit/clk_IBUF_BUFG
    SLICE_X58Y47         FDRE                                         r  music_unit/pre_set_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.259     4.840 r  music_unit/pre_set_reg[7]/Q
                         net (fo=89, routed)          1.397     6.237    music_unit/pre_set[7]
    SLICE_X55Y53         LUT4 (Prop_lut4_I1_O)        0.043     6.280 r  music_unit/buzzer_OBUF_inst_i_18/O
                         net (fo=1, routed)           0.000     6.280    music_unit/buzzer_OBUF_inst_i_18_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.473 r  music_unit/buzzer_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.473    music_unit/buzzer_OBUF_inst_i_5_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.526 r  music_unit/buzzer_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.526    music_unit/buzzer_OBUF_inst_i_3_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.665 r  music_unit/buzzer_OBUF_inst_i_2/CO[0]
                         net (fo=1, routed)           0.199     6.864    music_unit/beep
    SLICE_X54Y57         LUT2 (Prop_lut2_I0_O)        0.131     6.995 r  music_unit/buzzer_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.140    10.135    buzzer_OBUF
    AF25                 OBUF (Prop_obuf_I_O)         3.318    13.453 r  buzzer_OBUF_inst/O
                         net (fo=0)                   0.000    13.453    buzzer
    AF25                                                              r  buzzer (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_unit/FSM_sequential_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_state_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.489ns  (logic 3.665ns (43.178%)  route 4.823ns (56.822%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.396     4.411    FSM_unit/clk_IBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.223     4.634 r  FSM_unit/FSM_sequential_game_state_reg[0]/Q
                         net (fo=64, routed)          1.435     6.069    FSM_unit/game_state__0[0]
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.054     6.123 r  FSM_unit/game_state_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.388     9.512    game_state_out_OBUF[0]
    AA23                 OBUF (Prop_obuf_I_O)         3.388    12.900 r  game_state_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.900    game_state_out[0]
    AA23                                                              r  game_state_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_unit/FSM_sequential_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_state_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.365ns  (logic 3.650ns (43.641%)  route 4.714ns (56.359%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.396     4.411    FSM_unit/clk_IBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.223     4.634 f  FSM_unit/FSM_sequential_game_state_reg[0]/Q
                         net (fo=64, routed)          1.067     5.701    FSM_unit/game_state__0[0]
    SLICE_X63Y84         LUT3 (Prop_lut3_I0_O)        0.054     5.755 r  FSM_unit/game_state_out_OBUF[1]_inst_i_1/O
                         net (fo=13, routed)          3.647     9.402    game_state_out_OBUF[1]
    Y25                  OBUF (Prop_obuf_I_O)         3.373    12.776 r  game_state_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.776    game_state_out[1]
    Y25                                                               r  game_state_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_unit/c0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.283ns  (logic 3.542ns (42.757%)  route 4.742ns (57.243%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.398     4.413    disp_unit/c0/clk_IBUF_BUFG
    SLICE_X69Y89         FDRE                                         r  disp_unit/c0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.223     4.636 r  disp_unit/c0/div_res_reg[18]/Q
                         net (fo=12, routed)          0.885     5.521    disp_unit/c0/S[1]
    SLICE_X65Y76         LUT2 (Prop_lut2_I1_O)        0.043     5.564 r  disp_unit/c0/AN_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           3.856     9.421    SEGMENT_OBUF[7]
    AD21                 OBUF (Prop_obuf_I_O)         3.276    12.696 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.696    AN[0]
    AD21                                                              r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_unit/num_life_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.248ns  (logic 3.567ns (43.243%)  route 4.682ns (56.757%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.394     4.409    FSM_unit/clk_IBUF_BUFG
    SLICE_X70Y85         FDCE                                         r  FSM_unit/num_life_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y85         FDCE (Prop_fdce_C_Q)         0.259     4.668 r  FSM_unit/num_life_reg[2]/Q
                         net (fo=11, routed)          0.870     5.539    FSM_unit/num_life[2]
    SLICE_X67Y76         LUT6 (Prop_lut6_I1_O)        0.043     5.582 r  FSM_unit/SEGMENT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.811     9.393    SEGMENT_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.265    12.658 r  SEGMENT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.658    SEGMENT[0]
    AB22                                                              r  SEGMENT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_unit/num_life_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.228ns  (logic 3.590ns (43.633%)  route 4.638ns (56.367%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.394     4.409    FSM_unit/clk_IBUF_BUFG
    SLICE_X70Y85         FDCE                                         r  FSM_unit/num_life_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y85         FDCE (Prop_fdce_C_Q)         0.259     4.668 r  FSM_unit/num_life_reg[2]/Q
                         net (fo=11, routed)          0.992     5.661    FSM_unit/num_life[2]
    SLICE_X66Y76         LUT6 (Prop_lut6_I3_O)        0.043     5.704 r  FSM_unit/SEGMENT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.646     9.349    SEGMENT_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         3.288    12.637 r  SEGMENT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.637    SEGMENT[1]
    AD24                                                              r  SEGMENT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_unit/num_life_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.226ns  (logic 3.584ns (43.577%)  route 4.641ns (56.423%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.394     4.409    FSM_unit/clk_IBUF_BUFG
    SLICE_X70Y85         FDCE                                         r  FSM_unit/num_life_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y85         FDCE (Prop_fdce_C_Q)         0.259     4.668 r  FSM_unit/num_life_reg[2]/Q
                         net (fo=11, routed)          0.993     5.662    FSM_unit/num_life[2]
    SLICE_X67Y76         LUT6 (Prop_lut6_I1_O)        0.043     5.705 r  FSM_unit/SEGMENT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.648     9.352    SEGMENT_OBUF[5]
    AC24                 OBUF (Prop_obuf_I_O)         3.282    12.635 r  SEGMENT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.635    SEGMENT[5]
    AC24                                                              r  SEGMENT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_unit/FSM_sequential_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_state_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.207ns  (logic 3.544ns (43.180%)  route 4.663ns (56.820%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.396     4.411    FSM_unit/clk_IBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.223     4.634 r  FSM_unit/FSM_sequential_game_state_reg[0]/Q
                         net (fo=64, routed)          1.170     5.804    FSM_unit/game_state__0[0]
    SLICE_X63Y83         LUT3 (Prop_lut3_I2_O)        0.043     5.847 r  FSM_unit/game_state_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.493     9.340    game_state_out_OBUF[3]
    W23                  OBUF (Prop_obuf_I_O)         3.278    12.618 r  game_state_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.618    game_state_out[3]
    W23                                                               r  game_state_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_unit/c0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.202ns  (logic 3.627ns (44.215%)  route 4.576ns (55.785%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.398     4.413    disp_unit/c0/clk_IBUF_BUFG
    SLICE_X69Y89         FDRE                                         r  disp_unit/c0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.223     4.636 f  disp_unit/c0/div_res_reg[18]/Q
                         net (fo=12, routed)          0.885     5.521    disp_unit/c0/S[1]
    SLICE_X65Y76         LUT2 (Prop_lut2_I1_O)        0.049     5.570 r  disp_unit/c0/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.690     9.261    AN_OBUF[2]
    AB21                 OBUF (Prop_obuf_I_O)         3.355    12.615 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.615    AN[2]
    AB21                                                              r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_unit/c0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.196ns  (logic 3.525ns (43.014%)  route 4.671ns (56.986%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.398     4.413    disp_unit/c0/clk_IBUF_BUFG
    SLICE_X69Y89         FDRE                                         r  disp_unit/c0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.223     4.636 r  disp_unit/c0/div_res_reg[18]/Q
                         net (fo=12, routed)          0.885     5.521    disp_unit/c0/S[1]
    SLICE_X65Y76         LUT2 (Prop_lut2_I0_O)        0.043     5.564 r  disp_unit/c0/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.786     9.350    AN_OBUF[1]
    AC21                 OBUF (Prop_obuf_I_O)         3.259    12.609 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.609    AN[1]
    AC21                                                              r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 moon_unit/delay_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moon_unit/delay_next_reg[4]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.201ns  (logic 0.128ns (63.812%)  route 0.073ns (36.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.598     1.844    moon_unit/clk_IBUF_BUFG
    SLICE_X73Y89         FDRE                                         r  moon_unit/delay_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y89         FDRE (Prop_fdre_C_Q)         0.100     1.944 r  moon_unit/delay_reg_reg[1]/Q
                         net (fo=5, routed)           0.073     2.016    moon_unit/delay_reg[1]
    SLICE_X72Y89         LUT6 (Prop_lut6_I3_O)        0.028     2.044 r  moon_unit/delay_next[4]_C_i_1/O
                         net (fo=1, routed)           0.000     2.044    moon_unit/delay_next0_out[4]
    SLICE_X72Y89         FDCE                                         r  moon_unit/delay_next_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 judge_hit_unit/hit_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hecatia_unit/life_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.216ns  (logic 0.128ns (59.247%)  route 0.088ns (40.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.595     1.841    judge_hit_unit/clk_IBUF_BUFG
    SLICE_X71Y84         FDCE                                         r  judge_hit_unit/hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y84         FDCE (Prop_fdce_C_Q)         0.100     1.941 r  judge_hit_unit/hit_reg/Q
                         net (fo=6, routed)           0.088     2.029    hecatia_unit/is_hit
    SLICE_X70Y84         LUT2 (Prop_lut2_I1_O)        0.028     2.057 r  hecatia_unit/life_next[0]_i_1/O
                         net (fo=1, routed)           0.000     2.057    hecatia_unit/life_next[0]
    SLICE_X70Y84         FDRE                                         r  hecatia_unit/life_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moon_unit/delay_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moon_unit/delay_next_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.128ns (53.981%)  route 0.109ns (46.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.598     1.844    moon_unit/clk_IBUF_BUFG
    SLICE_X73Y89         FDRE                                         r  moon_unit/delay_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y89         FDRE (Prop_fdre_C_Q)         0.100     1.944 r  moon_unit/delay_reg_reg[0]/Q
                         net (fo=6, routed)           0.109     2.053    moon_unit/Q[0]
    SLICE_X72Y89         LUT3 (Prop_lut3_I2_O)        0.028     2.081 r  moon_unit/delay_next[1]_C_i_1/O
                         net (fo=1, routed)           0.000     2.081    moon_unit/delay_next0_out[1]
    SLICE_X72Y89         FDCE                                         r  moon_unit/delay_next_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moon_unit/delay_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moon_unit/delay_next_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.128ns (53.530%)  route 0.111ns (46.470%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.598     1.844    moon_unit/clk_IBUF_BUFG
    SLICE_X73Y89         FDRE                                         r  moon_unit/delay_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y89         FDRE (Prop_fdre_C_Q)         0.100     1.944 r  moon_unit/delay_reg_reg[0]/Q
                         net (fo=6, routed)           0.111     2.055    moon_unit/Q[0]
    SLICE_X72Y89         LUT4 (Prop_lut4_I1_O)        0.028     2.083 r  moon_unit/delay_next[2]_C_i_1/O
                         net (fo=1, routed)           0.000     2.083    moon_unit/delay_next0_out[2]
    SLICE_X72Y89         FDCE                                         r  moon_unit/delay_next_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moon_unit/delay_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moon_unit/delay_next_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.132ns (54.294%)  route 0.111ns (45.706%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.598     1.844    moon_unit/clk_IBUF_BUFG
    SLICE_X73Y89         FDRE                                         r  moon_unit/delay_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y89         FDRE (Prop_fdre_C_Q)         0.100     1.944 r  moon_unit/delay_reg_reg[0]/Q
                         net (fo=6, routed)           0.111     2.055    moon_unit/Q[0]
    SLICE_X72Y89         LUT5 (Prop_lut5_I2_O)        0.032     2.087 r  moon_unit/delay_next[3]_C_i_1/O
                         net (fo=1, routed)           0.000     2.087    moon_unit/delay_next0_out[3]
    SLICE_X72Y89         FDCE                                         r  moon_unit/delay_next_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moon_unit/moon_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moon_unit/moon_y_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.179ns (70.640%)  route 0.074ns (29.359%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.597     1.843    moon_unit/clk_IBUF_BUFG
    SLICE_X36Y81         FDRE                                         r  moon_unit/moon_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.100     1.943 r  moon_unit/moon_y_reg_reg[2]/Q
                         net (fo=12, routed)          0.074     2.017    moon_unit/moon_y_reg_reg[9]_0[2]
    SLICE_X37Y81         LUT2 (Prop_lut2_I1_O)        0.028     2.045 r  moon_unit/moon_y_next[3]_i_3/O
                         net (fo=1, routed)           0.000     2.045    moon_unit/moon_y_next[3]_i_3_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.096 r  moon_unit/moon_y_next_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.096    moon_unit/moon_y_next_reg[3]_i_1_n_5
    SLICE_X37Y81         FDPE                                         r  moon_unit/moon_y_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moon_unit/moon_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moon_unit/moon_y_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.203ns (73.181%)  route 0.074ns (26.819%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.597     1.843    moon_unit/clk_IBUF_BUFG
    SLICE_X36Y81         FDRE                                         r  moon_unit/moon_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.100     1.943 r  moon_unit/moon_y_reg_reg[2]/Q
                         net (fo=12, routed)          0.074     2.017    moon_unit/moon_y_reg_reg[9]_0[2]
    SLICE_X37Y81         LUT2 (Prop_lut2_I1_O)        0.028     2.045 r  moon_unit/moon_y_next[3]_i_3/O
                         net (fo=1, routed)           0.000     2.045    moon_unit/moon_y_next[3]_i_3_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.075     2.120 r  moon_unit/moon_y_next_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.120    moon_unit/moon_y_next_reg[3]_i_1_n_4
    SLICE_X37Y81         FDCE                                         r  moon_unit/moon_y_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moon_unit/moon_y_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moon_unit/moon_y_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.177ns (63.455%)  route 0.102ns (36.545%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.597     1.843    moon_unit/clk_IBUF_BUFG
    SLICE_X36Y81         FDRE                                         r  moon_unit/moon_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.100     1.943 r  moon_unit/moon_y_reg_reg[1]/Q
                         net (fo=14, routed)          0.102     2.045    moon_unit/moon_y_reg_reg[9]_0[1]
    SLICE_X37Y81         LUT2 (Prop_lut2_I1_O)        0.028     2.073 r  moon_unit/moon_y_next[3]_i_4/O
                         net (fo=1, routed)           0.000     2.073    moon_unit/moon_y_next[3]_i_4_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.122 r  moon_unit/moon_y_next_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.122    moon_unit/moon_y_next_reg[3]_i_1_n_6
    SLICE_X37Y81         FDCE                                         r  moon_unit/moon_y_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moon_unit/moon_y_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moon_unit/moon_y_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.183ns (64.401%)  route 0.101ns (35.599%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.598     1.844    moon_unit/clk_IBUF_BUFG
    SLICE_X36Y82         FDRE                                         r  moon_unit/moon_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.100     1.944 r  moon_unit/moon_y_reg_reg[4]/Q
                         net (fo=11, routed)          0.101     2.045    moon_unit/moon_y_reg_reg[9]_0[4]
    SLICE_X37Y82         LUT2 (Prop_lut2_I1_O)        0.028     2.073 r  moon_unit/moon_y_next[7]_i_5/O
                         net (fo=1, routed)           0.000     2.073    moon_unit/moon_y_next[7]_i_5_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     2.128 r  moon_unit/moon_y_next_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.128    moon_unit/moon_y_next_reg[7]_i_1_n_7
    SLICE_X37Y82         FDCE                                         r  moon_unit/moon_y_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moon_unit/delay_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moon_unit/delay_next_reg[5]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.128ns (41.835%)  route 0.178ns (58.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.596     1.842    moon_unit/clk_IBUF_BUFG
    SLICE_X71Y87         FDRE                                         r  moon_unit/delay_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y87         FDRE (Prop_fdre_C_Q)         0.100     1.942 r  moon_unit/delay_reg_reg[5]/Q
                         net (fo=4, routed)           0.178     2.120    moon_unit/delay_reg[5]
    SLICE_X72Y87         LUT4 (Prop_lut4_I3_O)        0.028     2.148 r  moon_unit/delay_next[5]_C_i_2/O
                         net (fo=1, routed)           0.000     2.148    moon_unit/delay_next0_out[5]
    SLICE_X72Y87         FDCE                                         r  moon_unit/delay_next_reg[5]_C/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          4194 Endpoints
Min Delay          4194 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.185ns  (logic 2.903ns (15.964%)  route 15.282ns (84.036%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y29          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X5Y29          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.860     2.860 f  cover_unit/addr/P[15]
                         net (fo=212, routed)        12.932    15.792    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/addra[15]
    SLICE_X22Y150        LUT4 (Prop_lut4_I3_O)        0.043    15.835 r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__38/O
                         net (fo=11, routed)          2.350    18.185    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/ramloop[4].ram.ram_ena
    RAMB36_X2Y38         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.106     3.881    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y38         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.863ns  (logic 2.903ns (16.251%)  route 14.960ns (83.749%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y29          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X5Y29          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.860     2.860 f  cover_unit/addr/P[15]
                         net (fo=212, routed)        12.932    15.792    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/addra[15]
    SLICE_X22Y150        LUT4 (Prop_lut4_I3_O)        0.043    15.835 r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__38/O
                         net (fo=11, routed)          2.029    17.863    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/ramloop[4].ram.ram_ena
    RAMB36_X2Y37         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.103     3.878    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X2Y37         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.656ns  (logic 2.914ns (16.504%)  route 14.742ns (83.496%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y29          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X5Y29          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.860     2.860 r  cover_unit/addr/P[15]
                         net (fo=212, routed)        13.878    16.738    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/addra[12]
    SLICE_X23Y173        LUT5 (Prop_lut5_I0_O)        0.054    16.792 r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__64/O
                         net (fo=1, routed)           0.864    17.656    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/ena_array[47]
    RAMB36_X1Y39         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.159     3.934    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/clka
    RAMB36_X1Y39         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.493ns  (logic 2.911ns (16.641%)  route 14.582ns (83.359%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y29          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X5Y29          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.860     2.860 r  cover_unit/addr/P[15]
                         net (fo=212, routed)        13.873    16.733    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/addra[12]
    SLICE_X23Y173        LUT5 (Prop_lut5_I0_O)        0.051    16.784 r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=1, routed)           0.709    17.493    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/ena_array[40]
    RAMB36_X0Y36         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.155     3.930    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.389ns  (logic 2.903ns (16.695%)  route 14.486ns (83.305%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y29          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X5Y29          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.860     2.860 f  cover_unit/addr/P[15]
                         net (fo=212, routed)        13.864    16.724    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/addra[12]
    SLICE_X10Y172        LUT5 (Prop_lut5_I0_O)        0.043    16.767 r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__67/O
                         net (fo=1, routed)           0.622    17.389    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/ena_array[36]
    RAMB36_X0Y37         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.158     3.933    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.347ns  (logic 2.912ns (16.787%)  route 14.435ns (83.213%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y29          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X5Y29          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.860     2.860 r  cover_unit/addr/P[15]
                         net (fo=212, routed)        13.757    16.617    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/addra[12]
    SLICE_X23Y172        LUT5 (Prop_lut5_I0_O)        0.052    16.669 r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__60/O
                         net (fo=1, routed)           0.677    17.347    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/ena_array[43]
    RAMB36_X1Y37         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.156     3.931    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/clka
    RAMB36_X1Y37         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.310ns  (logic 2.903ns (16.771%)  route 14.407ns (83.229%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y29          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X5Y29          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.860     2.860 f  cover_unit/addr/P[15]
                         net (fo=212, routed)        13.840    16.700    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/addra[12]
    SLICE_X14Y170        LUT5 (Prop_lut5_I0_O)        0.043    16.743 r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__13/O
                         net (fo=1, routed)           0.567    17.310    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/ena_array[34]
    RAMB36_X0Y35         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.151     3.926    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.300ns  (logic 2.903ns (16.781%)  route 14.397ns (83.219%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y29          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X5Y29          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.860     2.860 f  cover_unit/addr/P[15]
                         net (fo=212, routed)        13.873    16.733    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/addra[12]
    SLICE_X23Y173        LUT5 (Prop_lut5_I0_O)        0.043    16.776 r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           0.523    17.300    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/ena_array[32]
    RAMB36_X1Y35         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.149     3.924    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/clka
    RAMB36_X1Y35         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.291ns  (logic 2.903ns (16.789%)  route 14.388ns (83.211%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y29          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X5Y29          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.860     2.860 f  cover_unit/addr/P[15]
                         net (fo=212, routed)        13.540    16.400    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/addra[12]
    SLICE_X23Y171        LUT5 (Prop_lut5_I0_O)        0.043    16.443 r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__41/O
                         net (fo=1, routed)           0.848    17.291    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/ena_array[37]
    RAMB36_X1Y38         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.159     3.934    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/clka
    RAMB36_X1Y38         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.243ns  (logic 2.903ns (16.835%)  route 14.340ns (83.165%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y29          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X5Y29          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.860     2.860 f  cover_unit/addr/P[15]
                         net (fo=212, routed)        13.878    16.738    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/addra[12]
    SLICE_X23Y173        LUT5 (Prop_lut5_I0_O)        0.043    16.781 r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__63/O
                         net (fo=1, routed)           0.462    17.243    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/ena_array[39]
    RAMB36_X1Y36         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.153     3.928    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/clka
    RAMB36_X1Y36         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hecatia_unit/hecatia_x_next_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hecatia_unit/hecatia_x_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.405%)  route 0.101ns (52.595%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y85         FDRE                         0.000     0.000 r  hecatia_unit/hecatia_x_next_reg[7]/C
    SLICE_X71Y85         FDRE (Prop_fdre_C_Q)         0.091     0.091 r  hecatia_unit/hecatia_x_next_reg[7]/Q
                         net (fo=1, routed)           0.101     0.192    hecatia_unit/hecatia_x_next[7]
    SLICE_X72Y85         FDRE                                         r  hecatia_unit/hecatia_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.584     1.896    hecatia_unit/clk_IBUF
    SLICE_X61Y95         LUT2 (Prop_lut2_I0_O)        0.036     1.932 r  hecatia_unit/time_reg[22]_i_5/O
                         net (fo=1, routed)           1.060     2.992    hecatia_unit_n_14
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.072 r  time_reg_reg[22]_i_2/O
                         net (fo=35, routed)          0.814     3.886    hecatia_unit/CLK
    SLICE_X72Y85         FDRE                                         r  hecatia_unit/hecatia_x_reg_reg[7]/C

Slack:                    inf
  Source:                 hecatia_unit/life_next_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hecatia_unit/life_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.103%)  route 0.096ns (48.897%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDRE                         0.000     0.000 r  hecatia_unit/life_next_reg[2]/C
    SLICE_X63Y84         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  hecatia_unit/life_next_reg[2]/Q
                         net (fo=1, routed)           0.096     0.196    hecatia_unit/life_next_reg_n_0_[2]
    SLICE_X62Y83         FDRE                                         r  hecatia_unit/life_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.584     1.896    hecatia_unit/clk_IBUF
    SLICE_X61Y95         LUT2 (Prop_lut2_I0_O)        0.036     1.932 r  hecatia_unit/time_reg[22]_i_5/O
                         net (fo=1, routed)           1.060     2.992    hecatia_unit_n_14
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.072 r  time_reg_reg[22]_i_2/O
                         net (fo=35, routed)          0.809     3.881    hecatia_unit/CLK
    SLICE_X62Y83         FDRE                                         r  hecatia_unit/life_reg_reg[2]/C

Slack:                    inf
  Source:                 moon_unit/moon_y_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            moon_unit/moon_y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.689%)  route 0.097ns (49.311%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDCE                         0.000     0.000 r  moon_unit/moon_y_next_reg[9]/C
    SLICE_X37Y83         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  moon_unit/moon_y_next_reg[9]/Q
                         net (fo=1, routed)           0.097     0.197    moon_unit/moon_y_next[9]
    SLICE_X36Y82         FDRE                                         r  moon_unit/moon_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.815     2.300    moon_unit/clk_IBUF_BUFG
    SLICE_X36Y82         FDRE                                         r  moon_unit/moon_y_reg_reg[9]/C

Slack:                    inf
  Source:                 hecatia_unit/life_next_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hecatia_unit/life_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE                         0.000     0.000 r  hecatia_unit/life_next_reg[4]/C
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  hecatia_unit/life_next_reg[4]/Q
                         net (fo=1, routed)           0.107     0.207    hecatia_unit/life_next_reg_n_0_[4]
    SLICE_X62Y83         FDRE                                         r  hecatia_unit/life_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.584     1.896    hecatia_unit/clk_IBUF
    SLICE_X61Y95         LUT2 (Prop_lut2_I0_O)        0.036     1.932 r  hecatia_unit/time_reg[22]_i_5/O
                         net (fo=1, routed)           1.060     2.992    hecatia_unit_n_14
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.072 r  time_reg_reg[22]_i_2/O
                         net (fo=35, routed)          0.809     3.881    hecatia_unit/CLK
    SLICE_X62Y83         FDRE                                         r  hecatia_unit/life_reg_reg[4]/C

Slack:                    inf
  Source:                 hecatia_unit/life_next_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hecatia_unit/life_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDRE                         0.000     0.000 r  hecatia_unit/life_next_reg[5]/C
    SLICE_X67Y84         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  hecatia_unit/life_next_reg[5]/Q
                         net (fo=1, routed)           0.107     0.207    hecatia_unit/life_next_reg_n_0_[5]
    SLICE_X66Y84         FDRE                                         r  hecatia_unit/life_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.584     1.896    hecatia_unit/clk_IBUF
    SLICE_X61Y95         LUT2 (Prop_lut2_I0_O)        0.036     1.932 r  hecatia_unit/time_reg[22]_i_5/O
                         net (fo=1, routed)           1.060     2.992    hecatia_unit_n_14
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.072 r  time_reg_reg[22]_i_2/O
                         net (fo=35, routed)          0.812     3.884    hecatia_unit/CLK
    SLICE_X66Y84         FDRE                                         r  hecatia_unit/life_reg_reg[5]/C

Slack:                    inf
  Source:                 moon_unit/moon_y_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            moon_unit/moon_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDCE                         0.000     0.000 r  moon_unit/moon_y_next_reg[3]/C
    SLICE_X37Y81         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  moon_unit/moon_y_next_reg[3]/Q
                         net (fo=1, routed)           0.107     0.207    moon_unit/moon_y_next[3]
    SLICE_X36Y81         FDRE                                         r  moon_unit/moon_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.814     2.299    moon_unit/clk_IBUF_BUFG
    SLICE_X36Y81         FDRE                                         r  moon_unit/moon_y_reg_reg[3]/C

Slack:                    inf
  Source:                 moon_unit/moon_y_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            moon_unit/moon_y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDCE                         0.000     0.000 r  moon_unit/moon_y_next_reg[7]/C
    SLICE_X37Y82         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  moon_unit/moon_y_next_reg[7]/Q
                         net (fo=1, routed)           0.107     0.207    moon_unit/moon_y_next[7]
    SLICE_X36Y82         FDRE                                         r  moon_unit/moon_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.815     2.300    moon_unit/clk_IBUF_BUFG
    SLICE_X36Y82         FDRE                                         r  moon_unit/moon_y_reg_reg[7]/C

Slack:                    inf
  Source:                 moon_unit/moon_y_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            moon_unit/moon_y_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.553%)  route 0.110ns (52.447%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDCE                         0.000     0.000 r  moon_unit/moon_y_next_reg[1]/C
    SLICE_X37Y81         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  moon_unit/moon_y_next_reg[1]/Q
                         net (fo=1, routed)           0.110     0.210    moon_unit/moon_y_next[1]
    SLICE_X36Y81         FDRE                                         r  moon_unit/moon_y_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.814     2.299    moon_unit/clk_IBUF_BUFG
    SLICE_X36Y81         FDRE                                         r  moon_unit/moon_y_reg_reg[1]/C

Slack:                    inf
  Source:                 laser_unit/laser_y_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            laser_unit/laser_y_reg_reg[5]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.517%)  route 0.110ns (52.483%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDCE                         0.000     0.000 r  laser_unit/laser_y_next_reg[5]/C
    SLICE_X79Y90         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  laser_unit/laser_y_next_reg[5]/Q
                         net (fo=4, routed)           0.110     0.210    laser_unit/laser_y_next_reg[9]_0[5]
    SLICE_X79Y92         FDPE                                         r  laser_unit/laser_y_reg_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.845     2.330    laser_unit/clk_IBUF_BUFG
    SLICE_X79Y92         FDPE                                         r  laser_unit/laser_y_reg_reg[5]_P/C

Slack:                    inf
  Source:                 moon_unit/delay_next_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            moon_unit/delay_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y89         FDCE                         0.000     0.000 r  moon_unit/delay_next_reg[0]_C/C
    SLICE_X72Y89         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  moon_unit/delay_next_reg[0]_C/Q
                         net (fo=1, routed)           0.096     0.214    moon_unit/delay_next_reg[0]_C_n_0
    SLICE_X73Y89         FDRE                                         r  moon_unit/delay_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.817     2.302    moon_unit/clk_IBUF_BUFG
    SLICE_X73Y89         FDRE                                         r  moon_unit/delay_reg_reg[0]/C





