<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>COREDDS_C0_COREDDS_C0_0_COREDDS</name><vendor/><library/><version/><fileSets><fileSet fileSetId="HDL_FILESET"><file fileid="0"><name>plot.mon</name><logicalName>COREDDS_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="1"><name>dds.mon</name><logicalName>COREDDS_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="2"><name>TrigCorr.mon</name><logicalName>COREDDS_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="3"><name>lut.mon</name><logicalName>COREDDS_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="4"><name>rtl\vhdl\core\COREDDS_C0_COREDDS_C0_0_dds_g5_lsram.vhd</name><logicalName>COREDDS_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="5"><name>COREDDS_C0_COREDDS_C0_0_dds_qrtr_sin.vhd</name><logicalName>COREDDS_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="6"><name>COREDDS_C0_COREDDS_C0_0_dds_qrtr_cos.vhd</name><logicalName>COREDDS_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="7"><name>rtl\vhdl\core\DDS_TOP.vhd</name><logicalName>COREDDS_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><IncludeInRunDo/><requireUniquify/></vendorExtensions></file><file fileid="8"><name>rtl\vhdl\core\lut.vhd</name><logicalName>COREDDS_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><IncludeInRunDo/><requireUniquify/></vendorExtensions></file></fileSet><fileSet fileSetId="STIMULUS_FILESET"><file fileid="9"><name>rtl\vhdl\test\user\dds_bhvTestVectIn.vhd</name><logicalName>COREDDS_LIB</logicalName><userFileType>VHDL</userFileType><vendorExtensions><IncludeInRunDo/></vendorExtensions></file><file fileid="10"><name>rtl\vhdl\test\user\dds_bhvTestVectOut.vhd</name><logicalName>COREDDS_LIB</logicalName><userFileType>VHDL</userFileType><vendorExtensions><IncludeInRunDo/></vendorExtensions></file><file fileid="11"><name>..\..\..\Actel\DirectCore\COREDDS\4.0.108\coreparameters.vhd</name><logicalName>COREDDS_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><IncludeInRunDo/></vendorExtensions></file><file fileid="12"><name>..\..\..\Actel\DirectCore\COREDDS\4.0.108\rtl\vhdl\test\user\dds_bhv_pack.vhd</name><logicalName>COREDDS_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><IncludeInRunDo/></vendorExtensions></file><file fileid="13"><name>rtl\vhdl\test\user\dds_bhvKit.vhd</name><logicalName>COREDDS_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><IncludeInRunDo/><requireUniquify/></vendorExtensions></file><file fileid="14"><name>rtl\vhdl\test\user\tb_dds.vhd</name><logicalName>COREDDS_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><IncludeInRunDo/><requireUniquify/></vendorExtensions></file></fileSet></fileSets><hwModel><views><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view><view><fileSetRef>STIMULUS_FILESET</fileSetRef><name>Simulation</name></view></views></hwModel></Component>