
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 2500000
Simulation Instructions: 2500000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/sunanda/Course-Files-IITB/CS_683/pa2/tracefiles/603.bwaves_s-1740B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Stream Prefetcher Initialized
Stream Prefetcher Degree: 64
Stream Prefetcher Distance: 64
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.

Warmup complete CPU 0 instructions: 2500003 cycles: 910677 (Simulation time: 0 hr 0 min 12 sec) 

Finished CPU 0 instructions: 2500004 cycles: 7090797 cumulative IPC: 0.35257 (Simulation time: 0 hr 0 min 56 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.35257 instructions: 2500004 cycles: 7090797
cpu0_DTLB TOTAL     ACCESS:     785915  HIT:     783119  MISS:       2796
cpu0_DTLB LOAD      ACCESS:     730387  HIT:     728095  MISS:       2292
cpu0_DTLB RFO       ACCESS:      55528  HIT:      55024  MISS:        504
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 79.8462 cycles
cpu0_ITLB TOTAL     ACCESS:     220317  HIT:     220317  MISS:          0
cpu0_ITLB LOAD      ACCESS:     220317  HIT:     220317  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:       2796  HIT:       2054  MISS:        742
cpu0_STLB LOAD      ACCESS:       2292  HIT:       1570  MISS:        722
cpu0_STLB RFO       ACCESS:        504  HIT:        484  MISS:         20
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 266.166 cycles
cpu0_L1D TOTAL     ACCESS:     790405  HIT:     740334  MISS:      50071
cpu0_L1D LOAD      ACCESS:     650770  HIT:     602007  MISS:      48763
cpu0_L1D RFO       ACCESS:     138893  HIT:     137675  MISS:       1218
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        742  HIT:        652  MISS:         90
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 1151.7 cycles
cpu0_L2C TOTAL     ACCESS:      51305  HIT:       3793  MISS:      47512
cpu0_L2C LOAD      ACCESS:      48763  HIT:       2472  MISS:      46291
cpu0_L2C RFO       ACCESS:       1218  HIT:          0  MISS:       1218
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:       1234  HIT:       1234  MISS:          0
cpu0_L2C TRANSLATION ACCESS:         90  HIT:         87  MISS:          3
cpu0_L2C PREFETCH  REQUESTED:        344  ISSUED:        344  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 1201.69 cycles
LLC TOTAL     ACCESS:      48792  HIT:       1281  MISS:      47511
LLC LOAD      ACCESS:      46291  HIT:          0  MISS:      46291
LLC RFO       ACCESS:       1218  HIT:          0  MISS:       1218
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:       1280  HIT:       1280  MISS:          0
LLC TRANSLATION ACCESS:          3  HIT:          1  MISS:          2
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1180.72 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          2  ROW_BUFFER_MISS:      47509
 DBUS AVG_CONGESTED_CYCLE:    4.00005
 WQ ROW_BUFFER_HIT:        326  ROW_BUFFER_MISS:       1007  FULL:          0


CPU 0 Branch Prediction Accuracy: 62.4625% MPKI: 9.36917 Average ROB Occupancy at Mispredict: 291.103
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.36919
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

