/***************************************************************************************
* Copyright (c) 2014-2024 Zihao Yu, Nanjing University
*
* NEMU is licensed under Mulan PSL v2.
* You can use this software according to the terms and conditions of the Mulan PSL v2.
* You may obtain a copy of Mulan PSL v2 at:
*          http://license.coscl.org.cn/MulanPSL2
*
* THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND,
* EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT,
* MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
*
* See the Mulan PSL v2 for more details.
***************************************************************************************/

#include "local-include/reg.h"
#include <cpu/cpu.h>
#include <cpu/ifetch.h>
#include <cpu/decode.h>

word_t csr_reg[CSR_N][2] = {
  {MSTATUS, 0x1800}, // mstatus
  {MTVEC, 0}, // mtvec
  {MEPC, 0}, // mepc
  {MCAUSE, 0},  // mcause
  {MVENDORID, 0x79737978},
  {MARCHID, 25040111}
};

word_t diff_sim_addr = 0;

#define R(i) gpr(i)
#define Mr vaddr_read
#define Mw vaddr_write
#define SIGN(n) ((int)(n))
#define SHAMT(i) ((word_t)BITS(i, 24, 20))

enum {
  TYPE_I, TYPE_U, TYPE_S, TYPE_J, TYPE_B, TYPE_R,
  TYPE_N, // none
};

#define src1R() do { *src1 = R(rs1); } while (0)
#define src2R() do { *src2 = R(rs2); } while (0)
#define immI() do { *imm = SEXT(BITS(i, 31, 20), 12); } while(0)
#define immU() do { *imm = SEXT(BITS(i, 31, 12), 20) << 12; } while(0)
#define immS() do { *imm = (SEXT(BITS(i, 31, 25), 7) << 5) | BITS(i, 11, 7); } while(0)

// J、B 型立即数是跳转目标地址偏移，都是 对齐 2 字节，所以会省略 imm[0]（最低位），需要在拼接完后左移 << 1
#define immJ() do { \
  *imm = SEXT( \
    (BITS(i, 31, 31) << 20) | \
    (BITS(i, 19, 12) << 12) | \
    (BITS(i, 20, 20) << 11) | \
    (BITS(i, 30, 21) << 1), \
    21); \
} while(0)

#define immB() do { \
  *imm = SEXT( \
    (BITS(i, 31, 31) << 12) | \
    (BITS(i, 7, 7)   << 11) | \
    (BITS(i, 30, 25) << 5)  | \
    (BITS(i, 11, 8)  << 1), \
  13);\
} while(0)


static void decode_operand(Decode *s, int *rd, word_t *src1, word_t *src2, word_t *imm, int type) {
  uint32_t i = s->isa.inst;
  int rs1 = BITS(i, 19, 15);
  int rs2 = BITS(i, 24, 20);
  *rd     = BITS(i, 11, 7);
  switch (type) {
    case TYPE_I: src1R();          immI(); break;
    case TYPE_U:                   immU(); break;
    case TYPE_S: src1R(); src2R(); immS(); break;
    case TYPE_J:                   immJ(); break;
    case TYPE_B: src1R(); src2R(); immB(); break;
    case TYPE_R: src1R(); src2R(); break;
    case TYPE_N: break;
    default: panic("unsupported type = %d", type);
  }
}


static void ftrace(vaddr_t pc, vaddr_t call, int rd)
{
  const char* ftrace_get_name(vaddr_t addr);

#if defined(CONFIG_FTRACE) && CONFIG_FTRACE == 1
  const char* dst = ftrace_get_name(call);
  const char* src = ftrace_get_name(pc);

  if (rd == 1)
  {
    printf("[0x%x in %s] call [%s 0x%x]\n", pc, src, dst, call);
  }
  else if (rd == 0)
  {
    printf("[0x%x in %s] ret  [%s 0x%x]\n", pc, src, dst, call);
  }
#endif
}


static int decode_exec(Decode *s) 
{
  s->dnpc = s->snpc;

#define INSTPAT_INST(s) ((s)->isa.inst)
#define INSTPAT_MATCH(s, name, type, ... /* execute body */ ) { \
  int rd = 0; \
  word_t src1 = 0, src2 = 0, imm = 0; \
  decode_operand(s, &rd, &src1, &src2, &imm, concat(TYPE_, type)); \
  __VA_ARGS__ ; \
}
  
  R(0) = 0; // reset $zero to 0

  INSTPAT_START();

  INSTPAT("??????? ????? ????? ??? ????? 00101 11", auipc , U, R(rd) = s->pc + imm);
  INSTPAT("??????? ????? ????? 100 ????? 00000 11", lbu   , I, R(rd) = Mr(src1 + imm, 1); diff_sim_addr = src1 + imm);
  INSTPAT("??????? ????? ????? 000 ????? 01000 11", sb    , S, Mw(src1 + imm, 1, src2); diff_sim_addr = src1 + imm);
  INSTPAT("??????? ????? ????? 000 ????? 00100 11", addi,   I, R(rd) = src1 + imm);
  INSTPAT("??????? ????? ????? ??? ????? 01101 11", lui,    U, R(rd) = imm);

  INSTPAT("??????? ????? ????? ??? ????? 11011 11", jal,    J, 
    R(rd) = s->snpc; s->dnpc = s->pc + imm; ftrace(s->pc, s->dnpc, rd));
  INSTPAT("??????? ????? ????? 000 ????? 11001 11", jalr,   I, 
    R(rd) = s->snpc; s->dnpc = src1 + imm; ftrace(s->pc, s->dnpc, rd));
  
  INSTPAT("??????? ????? ????? 010 ????? 01000 11", sw,     S, Mw(src1 + imm, 4, src2); diff_sim_addr = src1 + imm);
  INSTPAT("??????? ????? ????? 010 ????? 00000 11", lw,     I, R(rd) = Mr(src1 + imm, 4); diff_sim_addr = src1 + imm);
  INSTPAT("??????? ????? ????? 000 ????? 00000 11", lb,     I, R(rd) = SEXT(BITS(Mr(src1 + imm, 1), 7, 0), 8); diff_sim_addr = src1 + imm);
  INSTPAT("0000000 ????? ????? 000 ????? 01100 11", add,    R, R(rd) = src1 + src2);
  INSTPAT("0100000 ????? ????? 000 ????? 01100 11", sub,    R, R(rd) = src1 - src2);
  INSTPAT("??????? ????? ????? 011 ????? 00100 11", sltiu,  I, R(rd) = src1 < imm ? 1 : 0);
  INSTPAT("??????? ????? ????? 010 ????? 00100 11", slti,   I, R(rd) = SIGN(src1) < SIGN(imm) ? 1 : 0);
  INSTPAT("??????? ????? ????? 000 ????? 11000 11", beq,    B, s->dnpc = src1 == src2 ? s->pc + imm : s->snpc);
  INSTPAT("??????? ????? ????? 001 ????? 11000 11", bne,    B, s->dnpc = src1 != src2 ? s->pc + imm : s->snpc);
  INSTPAT("??????? ????? ????? 101 ????? 11000 11", bge,    B, s->dnpc = SIGN(src1) >= SIGN(src2) ? s->pc + imm : s->snpc);
  INSTPAT("0000000 ????? ????? 011 ????? 01100 11", sltu,   R, R(rd) = src1 < src2 ? 1 : 0);
  INSTPAT("0000000 ????? ????? 100 ????? 01100 11", xor,    R, R(rd) = src1 ^ src2);
  INSTPAT("0000000 ????? ????? 110 ????? 01100 11", or,     R, R(rd) = src1 | src2);
  INSTPAT("??????? ????? ????? 001 ????? 01000 11", sh,     S, Mw(src1 + imm, 2, src2); diff_sim_addr = src1 + imm);
  INSTPAT("0100000 ????? ????? 101 ????? 00100 11", srai,   R, R(rd) = SIGN(src1) >> SHAMT(s->isa.inst));
  INSTPAT("??????? ????? ????? 111 ????? 00100 11", andi,   I, R(rd) = src1 & imm);
  INSTPAT("??????? ????? ????? 110 ????? 00100 11", ori,    I, R(rd) = src1 | imm);
  INSTPAT("0000000 ????? ????? 001 ????? 01100 11", sll,    R, R(rd) = src1 << BITS(src2, 4, 0));
  INSTPAT("0000000 ????? ????? 111 ????? 01100 11", and,    R, R(rd) = src1 & src2);
  INSTPAT("??????? ????? ????? 100 ????? 00100 11", xori,   I, R(rd) = src1 ^ imm);
  INSTPAT("0000000 ????? ????? 101 ????? 00100 11", srli,   R, R(rd) = src1 >> SHAMT(s->isa.inst));
  INSTPAT("??????? ????? ????? 111 ????? 11000 11", bgeu,   B, s->dnpc = src1 >= src2 ? s->pc + imm : s->snpc);
  INSTPAT("0000000 ????? ????? 001 ????? 00100 11", sll i,   R, R(rd) = src1 << SHAMT(s->isa.inst));

  INSTPAT("0000001 ????? ????? 000 ????? 01100 11", mul,    R, R(rd) = SIGN(src1) * SIGN(src2));
  INSTPAT("0000001 ????? ????? 100 ????? 01100 11", div,    R, R(rd) = src2 != 0 ? SIGN(src1) / SIGN(src2) : 0xFFFFFFFF);
  INSTPAT("0000001 ????? ????? 110 ????? 01100 11", rem,    R, R(rd) = src2 != 0 ? SIGN(src1) % SIGN(src2) : src1);
  INSTPAT("??????? ????? ????? 100 ????? 11000 11", blt,    B, s->dnpc = SIGN(src1) < SIGN(src2) ? s->pc + imm : s->snpc);
  INSTPAT("0000000 ????? ????? 010 ????? 01100 11", slt,    R, R(rd) = SIGN(src1) < SIGN(src2) ? 1 : 0);
  INSTPAT("??????? ????? ????? 001 ????? 00000 11", lh,     I, R(rd) = SEXT(BITS(Mr(src1 + imm, 2), 15, 0), 16); diff_sim_addr = src1 + imm);
  INSTPAT("??????? ????? ????? 101 ????? 00000 11", lhu,    I, R(rd) = BITS(Mr(src1 + imm, 2), 15, 0); diff_sim_addr = src1 + imm);
  INSTPAT("0000001 ????? ????? 001 ????? 01100 11", mulh,   R, long long mh = (long long)SIGN(src1) * SIGN(src2); R(rd) = mh >> 32);
  INSTPAT("0000001 ????? ????? 011 ????? 01100 11", mulhu,  R, uint64_t mh = (uint64_t)src1 * src2; R(rd) = mh >> 32);
  INSTPAT("0000001 ????? ????? 111 ????? 01100 11", remu,   R, R(rd) = src2 != 0 ? src1 % src2 : src1);
  INSTPAT("0000001 ????? ????? 101 ????? 01100 11", divu,   R, R(rd) = src2 != 0 ? src1 / src2 : 0xFFFFFFFF);
  INSTPAT("0100000 ????? ????? 101 ????? 01100 11", sra,    R, R(rd) = SIGN(src1) >> BITS(src2, 4, 0));
  INSTPAT("0000000 ????? ????? 101 ????? 01100 11", srl,    R, R(rd) = src1 >> BITS(src2, 4, 0));
  INSTPAT("??????? ????? ????? 110 ????? 11000 11", bltu,   B, s->dnpc = src1 < src2 ? s->pc + imm : s->snpc);

  INSTPAT("??????? ????? ????? 001 ????? 11100 11", csrrw,   I, R(rd) = CSR(imm); CSR(imm) = src1);
  INSTPAT("??????? ????? ????? 010 ????? 11100 11", csrrs,   I, R(rd) = CSR(imm); CSR(imm) = src1 | CSR(imm));
  INSTPAT("0011000 00010 00000 000 00000 11100 11", mret,    N, s->dnpc = CSR(MEPC);); // mret
  INSTPAT("0000000 00000 00000 000 00000 11100 11", ecall ,  N, s->dnpc = isa_raise_intr(11, s->pc)); // ecall
  INSTPAT("0000000 00001 00000 000 00000 11100 11", ebreak,  N, NEMUTRAP(s->pc, R(10))); // R(10) is $a0

  INSTPAT("??????? ????? ????? 001 ????? 00011 11", csrrw,   I, );
  INSTPAT("??????? ????? ????? ??? ????? ????? ??", inv    , N, INV(s->pc));

  INSTPAT_END();

  R(0) = 0; // reset $zero to 0

  return 0;
}

int isa_exec_once(Decode *s) 
{
  s->isa.inst = inst_fetch(&s->snpc, 4);
  return decode_exec(s);
}
