"subslice mask %04x\n"	,	L_10
SKL_DFSM_PIPE_B_DISABLE	,	V_86
DIV_ROUND_UP	,	F_18
eu_per_ss	,	V_45
dev_priv	,	V_6
FUSE_STRAP	,	V_71
pch_type	,	V_76
"has slice power gating: %s\n"	,	L_14
BUILD_BUG_ON	,	F_2
gen9_sseu_info_init	,	F_15
"n"	,	L_16
subslice_mask	,	V_21
s_max	,	V_32
GENMASK	,	F_25
GEN8_FUSE2	,	V_40
num_sprites	,	V_66
DRM_DEBUG_DRIVER	,	F_6
CHV_FUSE_GT	,	V_18
ARRAY_SIZE	,	F_3
i915	,	V_67
fuse2	,	V_37
sseu	,	V_15
mkwrite_device_info	,	F_10
intel_platform_name	,	F_1
IS_SS_DISABLED	,	F_22
HAS_PCH_SPLIT	,	F_36
SFUSE_STRAP_FUSE_LOCK	,	V_78
IS_BXT_REVID	,	F_23
has_llc	,	V_89
PRINT_FLAG	,	F_7
IS_KABYLAKE	,	F_20
eu_total	,	V_24
eu_disable	,	V_38
n_disabled	,	V_60
invalid	,	V_83
IS_BROXTON	,	F_30
num_scalers	,	V_62
device	,	V_12
IS_GEMINILAKE	,	F_28
sseu_subslice_total	,	F_14
DRM_INFO	,	F_33
has_snoop	,	V_88
IS_CHERRYVIEW	,	F_32
GEN8_EU_DIS2_S2_MASK	,	V_59
CHV_FGT_EU_DIS_SS0_R0_MASK	,	V_22
I915_READ	,	F_11
"has EU power gating: %s\n"	,	L_18
GEN8_F2_S_ENA_MASK	,	V_41
intel_device_info_dump	,	F_5
GEN8_EU_DIS0_S1_SHIFT	,	V_54
gen	,	V_9
fuse	,	V_16
GEN9_F2_SS_DIS_SHIFT	,	V_44
DEV_INFO_FOR_EACH_FLAG	,	F_8
has_subslice_pg	,	V_30
cherryview_sseu_info_init	,	F_9
GEN9_EU_DISABLE	,	F_16
IS_GEN8	,	F_35
IS_GEN7	,	F_34
"Display disabled (module parameter)\n"	,	L_3
IS_GEN9	,	F_37
PIPE_B	,	V_64
num_pipes	,	V_69
PIPE_A	,	V_63
SKL_DFSM_PIPE_A_DISABLE	,	V_85
INTEL_INFO	,	F_40
PIPE_C	,	V_65
ss	,	V_36
u8	,	T_3
"slice total: %u\n"	,	L_8
IS_VALLEYVIEW	,	F_31
"EU per subslice: %u\n"	,	L_13
hweight32	,	F_13
drm_i915_private	,	V_5
"y"	,	L_15
has_eu_pg	,	V_31
slice_mask	,	V_19
intel_device_info	,	V_7
s	,	V_35
dfsm	,	V_80
intel_device_info_runtime_init	,	F_26
disabled_mask	,	V_82
num_bits	,	V_84
has_slice_pg	,	V_29
GEN8_F2_SS_DIS_MASK	,	V_50
eu_dis	,	V_17
hweight8	,	F_17
sseu_dev_info	,	V_14
pdev	,	V_11
GEN8_EU_DIS0_S0_MASK	,	V_53
u32	,	T_2
broadwell_sseu_info_init	,	F_24
PCH_CPT	,	V_77
GEN8_EU_DISABLE1	,	V_55
GEN8_EU_DISABLE0	,	V_52
pipe	,	V_61
"slice mask: %04x\n"	,	L_7
GEN8_EU_DISABLE2	,	V_58
ILK_INTERNAL_DISPLAY_DISABLE	,	V_74
drm	,	V_10
"has subslice power gating: %s\n"	,	L_17
info	,	V_8
GEN8_EU_DIS1_S2_SHIFT	,	V_57
sfuse_strap	,	V_72
intel_platform	,	V_1
IS_SKYLAKE	,	F_19
eu_max	,	V_34
for_each_pipe	,	F_29
CHV_FGT_EU_DIS_SS0_R1_MASK	,	V_23
platform_names	,	V_3
"invalid pipe fuse configuration: 0x%x\n"	,	L_6
"EU total: %u\n"	,	L_12
"subslice total: %u\n"	,	L_9
revision	,	V_13
BXT_REVID_B_LAST	,	V_48
DRM_ERROR	,	F_38
min_eu_in_pool	,	V_49
name	,	T_1
GEN8_F2_S_ENA_SHIFT	,	V_42
has_pooled_eu	,	V_47
SKL_DFSM	,	V_81
CHV_FGT_EU_DIS_SS1_R0_MASK	,	V_26
"PipeC fused off\n"	,	L_5
ss_max	,	V_33
"i915 device info: platform=%s gen=%i pciid=0x%04x rev=0x%02x"	,	L_2
SKL_DFSM_PIPE_C_DISABLE	,	V_87
GEN9_F2_SS_DIS_MASK	,	V_43
INTEL_MAX_PLATFORMS	,	V_4
platform	,	V_2
WARN_ON_ONCE	,	F_4
SFUSE_STRAP_DISPLAY_DISABLED	,	V_75
CHV_FGT_DISABLE_SS0	,	V_20
"&lt;unknown&gt;"	,	L_1
"Display fused off, disabling\n"	,	L_4
IS_GEN9_LP	,	F_21
"subslice per slice: %u\n"	,	L_11
eu_per_subslice	,	V_28
INTEL_GEN	,	F_27
IS_BROADWELL	,	F_39
BIT	,	F_12
SFUSE_STRAP	,	V_73
IVB_PIPE_C_DISABLE	,	V_79
CHV_FGT_DISABLE_SS1	,	V_25
CHV_FGT_EU_DIS_SS1_R1_MASK	,	V_27
fuse_strap	,	V_70
eu_mask	,	V_39
GEN8_EU_DIS1_S1_MASK	,	V_56
subslice_7eu	,	V_46
GEN8_F2_SS_DIS_SHIFT	,	V_51
disable_display	,	V_68
