
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//pr-14.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000003 cycles: 2727448 heartbeat IPC: 3.66643 cumulative IPC: 3.66643 (Simulation time: 0 hr 0 min 52 sec) 
Heartbeat CPU 0 instructions: 20000004 cycles: 6432784 heartbeat IPC: 2.69881 cumulative IPC: 3.10907 (Simulation time: 0 hr 2 min 35 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 10314557 heartbeat IPC: 2.57614 cumulative IPC: 2.90851 (Simulation time: 0 hr 3 min 52 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 14199380 heartbeat IPC: 2.57412 cumulative IPC: 2.81702 (Simulation time: 0 hr 5 min 11 sec) 

Warmup complete CPU 0 instructions: 40000004 cycles: 14199380 (Simulation time: 0 hr 5 min 11 sec) 

Heartbeat CPU 0 instructions: 50000000 cycles: 78377842 heartbeat IPC: 0.155815 cumulative IPC: 0.155815 (Simulation time: 0 hr 13 min 49 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 142461082 heartbeat IPC: 0.156047 cumulative IPC: 0.155931 (Simulation time: 0 hr 21 min 32 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 206705446 heartbeat IPC: 0.155656 cumulative IPC: 0.155839 (Simulation time: 0 hr 28 min 29 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 271022924 heartbeat IPC: 0.155479 cumulative IPC: 0.155749 (Simulation time: 0 hr 32 min 47 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 335292580 heartbeat IPC: 0.155594 cumulative IPC: 0.155718 (Simulation time: 0 hr 38 min 43 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 399582480 heartbeat IPC: 0.155545 cumulative IPC: 0.155689 (Simulation time: 0 hr 45 min 28 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 463772245 heartbeat IPC: 0.155788 cumulative IPC: 0.155703 (Simulation time: 0 hr 52 min 41 sec) 
Heartbeat CPU 0 instructions: 120000002 cycles: 527975215 heartbeat IPC: 0.155756 cumulative IPC: 0.15571 (Simulation time: 0 hr 59 min 55 sec) 
Heartbeat CPU 0 instructions: 130000000 cycles: 592021965 heartbeat IPC: 0.156136 cumulative IPC: 0.155757 (Simulation time: 1 hr 7 min 11 sec) 
Heartbeat CPU 0 instructions: 140000003 cycles: 656195193 heartbeat IPC: 0.155828 cumulative IPC: 0.155764 (Simulation time: 1 hr 14 min 22 sec) 
Finished CPU 0 instructions: 100000004 cycles: 641995842 cumulative IPC: 0.155764 (Simulation time: 1 hr 14 min 22 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.155764 instructions: 100000004 cycles: 641995842
cpu0_DTLB TOTAL     ACCESS:   39676157  HIT:   27488137  MISS:   12188020
cpu0_DTLB LOAD      ACCESS:   38483441  HIT:   26306264  MISS:   12177177
cpu0_DTLB RFO       ACCESS:    1192716  HIT:    1181873  MISS:      10843
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.31519 cycles
cpu0_DTLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 112916
cpu0_ITLB TOTAL     ACCESS:    2669698  HIT:    2669698  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2669698  HIT:    2669698  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:   12188020  HIT:   12168794  MISS:      19226
cpu0_STLB LOAD      ACCESS:   12177177  HIT:   12157951  MISS:      19226
cpu0_STLB RFO       ACCESS:      10843  HIT:      10843  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 200.803 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   36446755  HIT:   18242417  MISS:   18204338
cpu0_L1D LOAD      ACCESS:   35233519  HIT:   17046815  MISS:   18186704
cpu0_L1D RFO       ACCESS:    1194010  HIT:    1194010  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      19226  HIT:       1592  MISS:      17634
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 26.1751 cycles
cpu0_L1D MSHR FULL EVENTS: 70 MSHR MERGE EVENTS: 3026811
cpu0_L2C TOTAL     ACCESS:   18249461  HIT:    8636277  MISS:    9613170
cpu0_L2C LOAD      ACCESS:   18186704  HIT:    8574375  MISS:    9612329
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      45123  HIT:      45109  MISS:         14
cpu0_L2C TRANSLATION ACCESS:      17634  HIT:      16793  MISS:        841
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 29.737 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:   19226333  HIT:    8488792  MISS:    1124375
LLC LOAD      ACCESS:    9612308  HIT:    8487937  MISS:    1124371
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    9613184  HIT:         18  MISS:    9613166
LLC TRANSLATION ACCESS:        841  HIT:        837  MISS:          4
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 75.698 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     972667  ROW_BUFFER_MISS:     151708
 DBUS AVG_CONGESTED_CYCLE:    2.24961
 WQ ROW_BUFFER_HIT:        163  ROW_BUFFER_MISS:        940  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.5594% MPKI: 8.47749 Average ROB Occupancy at Mispredict: 348.914
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 8.47749
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

