Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Sep  9 02:45:37 2023
| Host         : DESKTOP-8RKC9IR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PipelineCPUonBoard_timing_summary_routed.rpt -pb PipelineCPUonBoard_timing_summary_routed.pb -rpx PipelineCPUonBoard_timing_summary_routed.rpx -warn_on_violation
| Design       : PipelineCPUonBoard
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1735)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5351)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1735)
---------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: CPU/ID_EX/EX_ALUop_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/ID_EX/EX_ALUop_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/ID_EX/EX_ALUop_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/ID_EX/EX_ALUop_reg[3]/Q (HIGH)

 There are 1604 register/latch pins with no clock driven by root clock pin: getClk/clk_N_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: getDisplayClk/clk_N_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5351)
---------------------------------------------------
 There are 5351 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.708        0.000                      0                  130        0.263        0.000                      0                  130        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.708        0.000                      0                  130        0.263        0.000                      0                  130        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.708ns  (required time - arrival time)
  Source:                 getDisplayClk/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getDisplayClk/clk_N_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.254ns  (logic 2.491ns (39.829%)  route 3.763ns (60.171%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.630     5.233    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y63         FDRE                                         r  getDisplayClk/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  getDisplayClk/cnt_reg[0]/Q
                         net (fo=3, routed)           0.655     6.344    getDisplayClk/cnt_reg[0]
    SLICE_X45Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.924 r  getDisplayClk/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.924    getDisplayClk/cnt_reg[0]_i_10_n_1
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.038 r  getDisplayClk/cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.038    getDisplayClk/cnt_reg[0]_i_11_n_1
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  getDisplayClk/cnt_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.152    getDisplayClk/cnt_reg[0]_i_12_n_1
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  getDisplayClk/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.266    getDisplayClk/cnt_reg[0]_i_13_n_1
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  getDisplayClk/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.380    getDisplayClk/cnt_reg[0]_i_14_n_1
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  getDisplayClk/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.494    getDisplayClk/cnt_reg[0]_i_15_n_1
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.828 f  getDisplayClk/cnt_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.846     8.673    getDisplayClk/cnt_reg[0]_i_16_n_7
    SLICE_X46Y68         LUT6 (Prop_lut6_I4_O)        0.303     8.976 r  getDisplayClk/cnt[0]_i_7/O
                         net (fo=1, routed)           0.806     9.782    getDisplayClk/cnt[0]_i_7_n_1
    SLICE_X46Y66         LUT6 (Prop_lut6_I4_O)        0.124     9.906 r  getDisplayClk/cnt[0]_i_1/O
                         net (fo=33, routed)          1.457    11.363    getDisplayClk/cnt[0]_i_1_n_1
    SLICE_X33Y56         LUT2 (Prop_lut2_I0_O)        0.124    11.487 r  getDisplayClk/clk_N_i_1/O
                         net (fo=1, routed)           0.000    11.487    getDisplayClk/clk_N_i_1_n_1
    SLICE_X33Y56         FDRE                                         r  getDisplayClk/clk_N_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.520    14.943    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y56         FDRE                                         r  getDisplayClk/clk_N_reg/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X33Y56         FDRE (Setup_fdre_C_D)        0.029    15.195    getDisplayClk/clk_N_reg
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -11.487    
  -------------------------------------------------------------------
                         slack                                  3.708    

Slack (MET) :             3.755ns  (required time - arrival time)
  Source:                 getDisplayClk/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getDisplayClk/cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 2.367ns (41.165%)  route 3.383ns (58.835%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.630     5.233    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y63         FDRE                                         r  getDisplayClk/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  getDisplayClk/cnt_reg[0]/Q
                         net (fo=3, routed)           0.655     6.344    getDisplayClk/cnt_reg[0]
    SLICE_X45Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.924 r  getDisplayClk/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.924    getDisplayClk/cnt_reg[0]_i_10_n_1
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.038 r  getDisplayClk/cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.038    getDisplayClk/cnt_reg[0]_i_11_n_1
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  getDisplayClk/cnt_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.152    getDisplayClk/cnt_reg[0]_i_12_n_1
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  getDisplayClk/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.266    getDisplayClk/cnt_reg[0]_i_13_n_1
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  getDisplayClk/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.380    getDisplayClk/cnt_reg[0]_i_14_n_1
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  getDisplayClk/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.494    getDisplayClk/cnt_reg[0]_i_15_n_1
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.828 f  getDisplayClk/cnt_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.846     8.673    getDisplayClk/cnt_reg[0]_i_16_n_7
    SLICE_X46Y68         LUT6 (Prop_lut6_I4_O)        0.303     8.976 r  getDisplayClk/cnt[0]_i_7/O
                         net (fo=1, routed)           0.806     9.782    getDisplayClk/cnt[0]_i_7_n_1
    SLICE_X46Y66         LUT6 (Prop_lut6_I4_O)        0.124     9.906 r  getDisplayClk/cnt[0]_i_1/O
                         net (fo=33, routed)          1.077    10.983    getDisplayClk/cnt[0]_i_1_n_1
    SLICE_X44Y70         FDRE                                         r  getDisplayClk/cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504    14.927    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y70         FDRE                                         r  getDisplayClk/cnt_reg[28]/C
                         clock pessimism              0.275    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X44Y70         FDRE (Setup_fdre_C_R)       -0.429    14.737    getDisplayClk/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -10.983    
  -------------------------------------------------------------------
                         slack                                  3.755    

Slack (MET) :             3.755ns  (required time - arrival time)
  Source:                 getDisplayClk/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getDisplayClk/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 2.367ns (41.165%)  route 3.383ns (58.835%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.630     5.233    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y63         FDRE                                         r  getDisplayClk/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  getDisplayClk/cnt_reg[0]/Q
                         net (fo=3, routed)           0.655     6.344    getDisplayClk/cnt_reg[0]
    SLICE_X45Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.924 r  getDisplayClk/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.924    getDisplayClk/cnt_reg[0]_i_10_n_1
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.038 r  getDisplayClk/cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.038    getDisplayClk/cnt_reg[0]_i_11_n_1
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  getDisplayClk/cnt_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.152    getDisplayClk/cnt_reg[0]_i_12_n_1
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  getDisplayClk/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.266    getDisplayClk/cnt_reg[0]_i_13_n_1
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  getDisplayClk/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.380    getDisplayClk/cnt_reg[0]_i_14_n_1
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  getDisplayClk/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.494    getDisplayClk/cnt_reg[0]_i_15_n_1
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.828 f  getDisplayClk/cnt_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.846     8.673    getDisplayClk/cnt_reg[0]_i_16_n_7
    SLICE_X46Y68         LUT6 (Prop_lut6_I4_O)        0.303     8.976 r  getDisplayClk/cnt[0]_i_7/O
                         net (fo=1, routed)           0.806     9.782    getDisplayClk/cnt[0]_i_7_n_1
    SLICE_X46Y66         LUT6 (Prop_lut6_I4_O)        0.124     9.906 r  getDisplayClk/cnt[0]_i_1/O
                         net (fo=33, routed)          1.077    10.983    getDisplayClk/cnt[0]_i_1_n_1
    SLICE_X44Y70         FDRE                                         r  getDisplayClk/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504    14.927    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y70         FDRE                                         r  getDisplayClk/cnt_reg[29]/C
                         clock pessimism              0.275    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X44Y70         FDRE (Setup_fdre_C_R)       -0.429    14.737    getDisplayClk/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -10.983    
  -------------------------------------------------------------------
                         slack                                  3.755    

Slack (MET) :             3.755ns  (required time - arrival time)
  Source:                 getDisplayClk/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getDisplayClk/cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 2.367ns (41.165%)  route 3.383ns (58.835%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.630     5.233    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y63         FDRE                                         r  getDisplayClk/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  getDisplayClk/cnt_reg[0]/Q
                         net (fo=3, routed)           0.655     6.344    getDisplayClk/cnt_reg[0]
    SLICE_X45Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.924 r  getDisplayClk/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.924    getDisplayClk/cnt_reg[0]_i_10_n_1
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.038 r  getDisplayClk/cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.038    getDisplayClk/cnt_reg[0]_i_11_n_1
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  getDisplayClk/cnt_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.152    getDisplayClk/cnt_reg[0]_i_12_n_1
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  getDisplayClk/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.266    getDisplayClk/cnt_reg[0]_i_13_n_1
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  getDisplayClk/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.380    getDisplayClk/cnt_reg[0]_i_14_n_1
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  getDisplayClk/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.494    getDisplayClk/cnt_reg[0]_i_15_n_1
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.828 f  getDisplayClk/cnt_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.846     8.673    getDisplayClk/cnt_reg[0]_i_16_n_7
    SLICE_X46Y68         LUT6 (Prop_lut6_I4_O)        0.303     8.976 r  getDisplayClk/cnt[0]_i_7/O
                         net (fo=1, routed)           0.806     9.782    getDisplayClk/cnt[0]_i_7_n_1
    SLICE_X46Y66         LUT6 (Prop_lut6_I4_O)        0.124     9.906 r  getDisplayClk/cnt[0]_i_1/O
                         net (fo=33, routed)          1.077    10.983    getDisplayClk/cnt[0]_i_1_n_1
    SLICE_X44Y70         FDRE                                         r  getDisplayClk/cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504    14.927    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y70         FDRE                                         r  getDisplayClk/cnt_reg[30]/C
                         clock pessimism              0.275    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X44Y70         FDRE (Setup_fdre_C_R)       -0.429    14.737    getDisplayClk/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -10.983    
  -------------------------------------------------------------------
                         slack                                  3.755    

Slack (MET) :             3.755ns  (required time - arrival time)
  Source:                 getDisplayClk/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getDisplayClk/cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 2.367ns (41.165%)  route 3.383ns (58.835%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.630     5.233    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y63         FDRE                                         r  getDisplayClk/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  getDisplayClk/cnt_reg[0]/Q
                         net (fo=3, routed)           0.655     6.344    getDisplayClk/cnt_reg[0]
    SLICE_X45Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.924 r  getDisplayClk/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.924    getDisplayClk/cnt_reg[0]_i_10_n_1
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.038 r  getDisplayClk/cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.038    getDisplayClk/cnt_reg[0]_i_11_n_1
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  getDisplayClk/cnt_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.152    getDisplayClk/cnt_reg[0]_i_12_n_1
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  getDisplayClk/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.266    getDisplayClk/cnt_reg[0]_i_13_n_1
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  getDisplayClk/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.380    getDisplayClk/cnt_reg[0]_i_14_n_1
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  getDisplayClk/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.494    getDisplayClk/cnt_reg[0]_i_15_n_1
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.828 f  getDisplayClk/cnt_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.846     8.673    getDisplayClk/cnt_reg[0]_i_16_n_7
    SLICE_X46Y68         LUT6 (Prop_lut6_I4_O)        0.303     8.976 r  getDisplayClk/cnt[0]_i_7/O
                         net (fo=1, routed)           0.806     9.782    getDisplayClk/cnt[0]_i_7_n_1
    SLICE_X46Y66         LUT6 (Prop_lut6_I4_O)        0.124     9.906 r  getDisplayClk/cnt[0]_i_1/O
                         net (fo=33, routed)          1.077    10.983    getDisplayClk/cnt[0]_i_1_n_1
    SLICE_X44Y70         FDRE                                         r  getDisplayClk/cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504    14.927    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y70         FDRE                                         r  getDisplayClk/cnt_reg[31]/C
                         clock pessimism              0.275    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X44Y70         FDRE (Setup_fdre_C_R)       -0.429    14.737    getDisplayClk/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -10.983    
  -------------------------------------------------------------------
                         slack                                  3.755    

Slack (MET) :             3.755ns  (required time - arrival time)
  Source:                 getDisplayClk/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getDisplayClk/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 2.367ns (41.166%)  route 3.383ns (58.834%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.630     5.233    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y63         FDRE                                         r  getDisplayClk/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  getDisplayClk/cnt_reg[0]/Q
                         net (fo=3, routed)           0.655     6.344    getDisplayClk/cnt_reg[0]
    SLICE_X45Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.924 r  getDisplayClk/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.924    getDisplayClk/cnt_reg[0]_i_10_n_1
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.038 r  getDisplayClk/cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.038    getDisplayClk/cnt_reg[0]_i_11_n_1
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  getDisplayClk/cnt_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.152    getDisplayClk/cnt_reg[0]_i_12_n_1
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  getDisplayClk/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.266    getDisplayClk/cnt_reg[0]_i_13_n_1
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  getDisplayClk/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.380    getDisplayClk/cnt_reg[0]_i_14_n_1
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  getDisplayClk/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.494    getDisplayClk/cnt_reg[0]_i_15_n_1
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.828 f  getDisplayClk/cnt_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.846     8.673    getDisplayClk/cnt_reg[0]_i_16_n_7
    SLICE_X46Y68         LUT6 (Prop_lut6_I4_O)        0.303     8.976 r  getDisplayClk/cnt[0]_i_7/O
                         net (fo=1, routed)           0.806     9.782    getDisplayClk/cnt[0]_i_7_n_1
    SLICE_X46Y66         LUT6 (Prop_lut6_I4_O)        0.124     9.906 r  getDisplayClk/cnt[0]_i_1/O
                         net (fo=33, routed)          1.076    10.983    getDisplayClk/cnt[0]_i_1_n_1
    SLICE_X44Y69         FDRE                                         r  getDisplayClk/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504    14.927    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y69         FDRE                                         r  getDisplayClk/cnt_reg[24]/C
                         clock pessimism              0.275    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X44Y69         FDRE (Setup_fdre_C_R)       -0.429    14.737    getDisplayClk/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -10.983    
  -------------------------------------------------------------------
                         slack                                  3.755    

Slack (MET) :             3.755ns  (required time - arrival time)
  Source:                 getDisplayClk/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getDisplayClk/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 2.367ns (41.166%)  route 3.383ns (58.834%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.630     5.233    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y63         FDRE                                         r  getDisplayClk/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  getDisplayClk/cnt_reg[0]/Q
                         net (fo=3, routed)           0.655     6.344    getDisplayClk/cnt_reg[0]
    SLICE_X45Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.924 r  getDisplayClk/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.924    getDisplayClk/cnt_reg[0]_i_10_n_1
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.038 r  getDisplayClk/cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.038    getDisplayClk/cnt_reg[0]_i_11_n_1
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  getDisplayClk/cnt_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.152    getDisplayClk/cnt_reg[0]_i_12_n_1
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  getDisplayClk/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.266    getDisplayClk/cnt_reg[0]_i_13_n_1
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  getDisplayClk/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.380    getDisplayClk/cnt_reg[0]_i_14_n_1
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  getDisplayClk/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.494    getDisplayClk/cnt_reg[0]_i_15_n_1
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.828 f  getDisplayClk/cnt_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.846     8.673    getDisplayClk/cnt_reg[0]_i_16_n_7
    SLICE_X46Y68         LUT6 (Prop_lut6_I4_O)        0.303     8.976 r  getDisplayClk/cnt[0]_i_7/O
                         net (fo=1, routed)           0.806     9.782    getDisplayClk/cnt[0]_i_7_n_1
    SLICE_X46Y66         LUT6 (Prop_lut6_I4_O)        0.124     9.906 r  getDisplayClk/cnt[0]_i_1/O
                         net (fo=33, routed)          1.076    10.983    getDisplayClk/cnt[0]_i_1_n_1
    SLICE_X44Y69         FDRE                                         r  getDisplayClk/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504    14.927    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y69         FDRE                                         r  getDisplayClk/cnt_reg[25]/C
                         clock pessimism              0.275    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X44Y69         FDRE (Setup_fdre_C_R)       -0.429    14.737    getDisplayClk/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -10.983    
  -------------------------------------------------------------------
                         slack                                  3.755    

Slack (MET) :             3.755ns  (required time - arrival time)
  Source:                 getDisplayClk/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getDisplayClk/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 2.367ns (41.166%)  route 3.383ns (58.834%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.630     5.233    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y63         FDRE                                         r  getDisplayClk/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  getDisplayClk/cnt_reg[0]/Q
                         net (fo=3, routed)           0.655     6.344    getDisplayClk/cnt_reg[0]
    SLICE_X45Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.924 r  getDisplayClk/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.924    getDisplayClk/cnt_reg[0]_i_10_n_1
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.038 r  getDisplayClk/cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.038    getDisplayClk/cnt_reg[0]_i_11_n_1
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  getDisplayClk/cnt_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.152    getDisplayClk/cnt_reg[0]_i_12_n_1
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  getDisplayClk/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.266    getDisplayClk/cnt_reg[0]_i_13_n_1
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  getDisplayClk/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.380    getDisplayClk/cnt_reg[0]_i_14_n_1
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  getDisplayClk/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.494    getDisplayClk/cnt_reg[0]_i_15_n_1
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.828 f  getDisplayClk/cnt_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.846     8.673    getDisplayClk/cnt_reg[0]_i_16_n_7
    SLICE_X46Y68         LUT6 (Prop_lut6_I4_O)        0.303     8.976 r  getDisplayClk/cnt[0]_i_7/O
                         net (fo=1, routed)           0.806     9.782    getDisplayClk/cnt[0]_i_7_n_1
    SLICE_X46Y66         LUT6 (Prop_lut6_I4_O)        0.124     9.906 r  getDisplayClk/cnt[0]_i_1/O
                         net (fo=33, routed)          1.076    10.983    getDisplayClk/cnt[0]_i_1_n_1
    SLICE_X44Y69         FDRE                                         r  getDisplayClk/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504    14.927    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y69         FDRE                                         r  getDisplayClk/cnt_reg[26]/C
                         clock pessimism              0.275    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X44Y69         FDRE (Setup_fdre_C_R)       -0.429    14.737    getDisplayClk/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -10.983    
  -------------------------------------------------------------------
                         slack                                  3.755    

Slack (MET) :             3.755ns  (required time - arrival time)
  Source:                 getDisplayClk/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getDisplayClk/cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 2.367ns (41.166%)  route 3.383ns (58.834%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.630     5.233    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y63         FDRE                                         r  getDisplayClk/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  getDisplayClk/cnt_reg[0]/Q
                         net (fo=3, routed)           0.655     6.344    getDisplayClk/cnt_reg[0]
    SLICE_X45Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.924 r  getDisplayClk/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.924    getDisplayClk/cnt_reg[0]_i_10_n_1
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.038 r  getDisplayClk/cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.038    getDisplayClk/cnt_reg[0]_i_11_n_1
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  getDisplayClk/cnt_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.152    getDisplayClk/cnt_reg[0]_i_12_n_1
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  getDisplayClk/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.266    getDisplayClk/cnt_reg[0]_i_13_n_1
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  getDisplayClk/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.380    getDisplayClk/cnt_reg[0]_i_14_n_1
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  getDisplayClk/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.494    getDisplayClk/cnt_reg[0]_i_15_n_1
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.828 f  getDisplayClk/cnt_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.846     8.673    getDisplayClk/cnt_reg[0]_i_16_n_7
    SLICE_X46Y68         LUT6 (Prop_lut6_I4_O)        0.303     8.976 r  getDisplayClk/cnt[0]_i_7/O
                         net (fo=1, routed)           0.806     9.782    getDisplayClk/cnt[0]_i_7_n_1
    SLICE_X46Y66         LUT6 (Prop_lut6_I4_O)        0.124     9.906 r  getDisplayClk/cnt[0]_i_1/O
                         net (fo=33, routed)          1.076    10.983    getDisplayClk/cnt[0]_i_1_n_1
    SLICE_X44Y69         FDRE                                         r  getDisplayClk/cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504    14.927    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y69         FDRE                                         r  getDisplayClk/cnt_reg[27]/C
                         clock pessimism              0.275    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X44Y69         FDRE (Setup_fdre_C_R)       -0.429    14.737    getDisplayClk/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -10.983    
  -------------------------------------------------------------------
                         slack                                  3.755    

Slack (MET) :             3.870ns  (required time - arrival time)
  Source:                 getClk/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getClk/cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.643ns  (logic 2.329ns (41.273%)  route 3.314ns (58.727%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.623     5.226    getClk/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y90         FDRE                                         r  getClk/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  getClk/cnt_reg[5]/Q
                         net (fo=2, routed)           0.605     6.286    getClk/cnt_reg[5]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.942 r  getClk/cnt_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     6.942    getClk/cnt_reg[0]_i_11__0_n_1
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  getClk/cnt_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     7.056    getClk/cnt_reg[0]_i_12__0_n_1
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  getClk/cnt_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.170    getClk/cnt_reg[0]_i_13__0_n_1
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  getClk/cnt_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     7.284    getClk/cnt_reg[0]_i_14__0_n_1
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  getClk/cnt_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.398    getClk/cnt_reg[0]_i_15__0_n_1
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.732 f  getClk/cnt_reg[0]_i_16__0/O[1]
                         net (fo=1, routed)           0.837     8.569    getClk/cnt_reg[0]_i_16__0_n_7
    SLICE_X54Y94         LUT6 (Prop_lut6_I4_O)        0.303     8.872 r  getClk/cnt[0]_i_7__0/O
                         net (fo=1, routed)           0.806     9.678    getClk/cnt[0]_i_7__0_n_1
    SLICE_X54Y92         LUT6 (Prop_lut6_I4_O)        0.124     9.802 r  getClk/cnt[0]_i_1__0/O
                         net (fo=33, routed)          1.067    10.869    getClk/clear
    SLICE_X53Y96         FDRE                                         r  getClk/cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504    14.927    getClk/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  getClk/cnt_reg[28]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X53Y96         FDRE (Setup_fdre_C_R)       -0.429    14.738    getClk/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  3.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 getClk/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getClk/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.483    getClk/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  getClk/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  getClk/cnt_reg[19]/Q
                         net (fo=2, routed)           0.119     1.743    getClk/cnt_reg[19]
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.851 r  getClk/cnt_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.851    getClk/cnt_reg[16]_i_1__0_n_5
    SLICE_X53Y93         FDRE                                         r  getClk/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.834     1.999    getClk/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  getClk/cnt_reg[19]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y93         FDRE (Hold_fdre_C_D)         0.105     1.588    getClk/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 getClk/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getClk/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.483    getClk/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  getClk/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  getClk/cnt_reg[23]/Q
                         net (fo=2, routed)           0.119     1.743    getClk/cnt_reg[23]
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.851 r  getClk/cnt_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.851    getClk/cnt_reg[20]_i_1__0_n_5
    SLICE_X53Y94         FDRE                                         r  getClk/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.834     1.999    getClk/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  getClk/cnt_reg[23]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y94         FDRE (Hold_fdre_C_D)         0.105     1.588    getClk/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 getClk/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getClk/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.483    getClk/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  getClk/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  getClk/cnt_reg[27]/Q
                         net (fo=2, routed)           0.119     1.743    getClk/cnt_reg[27]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.851 r  getClk/cnt_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.851    getClk/cnt_reg[24]_i_1__0_n_5
    SLICE_X53Y95         FDRE                                         r  getClk/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.834     1.999    getClk/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  getClk/cnt_reg[27]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.105     1.588    getClk/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 getClk/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getClk/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.483    getClk/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  getClk/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  getClk/cnt_reg[31]/Q
                         net (fo=2, routed)           0.119     1.743    getClk/cnt_reg[31]
    SLICE_X53Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.851 r  getClk/cnt_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.851    getClk/cnt_reg[28]_i_1__0_n_5
    SLICE_X53Y96         FDRE                                         r  getClk/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.834     1.999    getClk/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  getClk/cnt_reg[31]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.105     1.588    getClk/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 getClk/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getClk/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.562     1.481    getClk/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y89         FDRE                                         r  getClk/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  getClk/cnt_reg[3]/Q
                         net (fo=2, routed)           0.119     1.741    getClk/cnt_reg[3]
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.849 r  getClk/cnt_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.849    getClk/cnt_reg[0]_i_2__0_n_5
    SLICE_X53Y89         FDRE                                         r  getClk/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     1.997    getClk/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y89         FDRE                                         r  getClk/cnt_reg[3]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X53Y89         FDRE (Hold_fdre_C_D)         0.105     1.586    getClk/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 getClk/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getClk/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.482    getClk/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y91         FDRE                                         r  getClk/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  getClk/cnt_reg[11]/Q
                         net (fo=2, routed)           0.119     1.742    getClk/cnt_reg[11]
    SLICE_X53Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.850 r  getClk/cnt_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.850    getClk/cnt_reg[8]_i_1__0_n_5
    SLICE_X53Y91         FDRE                                         r  getClk/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.833     1.998    getClk/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y91         FDRE                                         r  getClk/cnt_reg[11]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X53Y91         FDRE (Hold_fdre_C_D)         0.105     1.587    getClk/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 getClk/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getClk/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.482    getClk/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  getClk/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  getClk/cnt_reg[15]/Q
                         net (fo=2, routed)           0.119     1.742    getClk/cnt_reg[15]
    SLICE_X53Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.850 r  getClk/cnt_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.850    getClk/cnt_reg[12]_i_1__0_n_5
    SLICE_X53Y92         FDRE                                         r  getClk/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.833     1.998    getClk/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  getClk/cnt_reg[15]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X53Y92         FDRE (Hold_fdre_C_D)         0.105     1.587    getClk/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 getClk/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getClk/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.482    getClk/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y90         FDRE                                         r  getClk/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  getClk/cnt_reg[7]/Q
                         net (fo=2, routed)           0.119     1.742    getClk/cnt_reg[7]
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.850 r  getClk/cnt_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.850    getClk/cnt_reg[4]_i_1__0_n_5
    SLICE_X53Y90         FDRE                                         r  getClk/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.833     1.998    getClk/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y90         FDRE                                         r  getClk/cnt_reg[7]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X53Y90         FDRE (Hold_fdre_C_D)         0.105     1.587    getClk/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 getDisplayClk/clk_N_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getDisplayClk/clk_N_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.571     1.490    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y56         FDRE                                         r  getDisplayClk/clk_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  getDisplayClk/clk_N_reg/Q
                         net (fo=4, routed)           0.168     1.800    getDisplayClk/CLK
    SLICE_X33Y56         LUT2 (Prop_lut2_I1_O)        0.045     1.845 r  getDisplayClk/clk_N_i_1/O
                         net (fo=1, routed)           0.000     1.845    getDisplayClk/clk_N_i_1_n_1
    SLICE_X33Y56         FDRE                                         r  getDisplayClk/clk_N_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.842     2.007    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y56         FDRE                                         r  getDisplayClk/clk_N_reg/C
                         clock pessimism             -0.516     1.490    
    SLICE_X33Y56         FDRE (Hold_fdre_C_D)         0.091     1.581    getDisplayClk/clk_N_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 getClk/clk_N_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getClk/clk_N_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.483    getClk/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y96         FDRE                                         r  getClk/clk_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  getClk/clk_N_reg/Q
                         net (fo=2, routed)           0.175     1.823    getClk/clk_CPU
    SLICE_X54Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.868 r  getClk/clk_N_i_1__0/O
                         net (fo=1, routed)           0.000     1.868    getClk/clk_N_i_1__0_n_1
    SLICE_X54Y96         FDRE                                         r  getClk/clk_N_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.834     1.999    getClk/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y96         FDRE                                         r  getClk/clk_N_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X54Y96         FDRE (Hold_fdre_C_D)         0.120     1.603    getClk/clk_N_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y96    getClk/clk_N_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y89    getClk/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y91    getClk/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y91    getClk/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y92    getClk/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y92    getClk/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y92    getClk/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y92    getClk/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y93    getClk/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y66    getDisplayClk/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y66    getDisplayClk/cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y66    getDisplayClk/cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y66    getDisplayClk/cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    getClk/clk_N_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y93    getClk/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y93    getClk/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y93    getClk/cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y93    getClk/cnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    getClk/cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    getClk/clk_N_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    getClk/clk_N_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y89    getClk/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y89    getClk/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y91    getClk/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y91    getClk/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y91    getClk/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y91    getClk/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y92    getClk/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y92    getClk/cnt_reg[12]/C



