<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p23" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_23{left:83px;bottom:1080px;letter-spacing:0.18px;word-spacing:-0.01px;}
#t2_23{left:83px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3_23{left:837px;bottom:81px;letter-spacing:-0.15px;}
#t4_23{left:83px;bottom:1014px;letter-spacing:-0.28px;word-spacing:0.03px;}
#t5_23{left:138px;bottom:918px;letter-spacing:0.12px;word-spacing:-0.44px;}
#t6_23{left:138px;bottom:900px;letter-spacing:0.11px;word-spacing:0.01px;}
#t7_23{left:138px;bottom:881px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t8_23{left:138px;bottom:863px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t9_23{left:141px;bottom:826px;letter-spacing:0.11px;}
#ta_23{left:138px;bottom:808px;letter-spacing:0.09px;word-spacing:0.03px;}
#tb_23{left:138px;bottom:771px;letter-spacing:0.1px;word-spacing:-0.03px;}
#tc_23{left:138px;bottom:753px;letter-spacing:0.11px;word-spacing:-0.01px;}
#td_23{left:138px;bottom:735px;letter-spacing:0.11px;}
#te_23{left:138px;bottom:716px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tf_23{left:138px;bottom:680px;letter-spacing:0.12px;word-spacing:-0.36px;}
#tg_23{left:138px;bottom:661px;letter-spacing:0.11px;word-spacing:-0.06px;}
#th_23{left:138px;bottom:643px;letter-spacing:0.11px;word-spacing:-0.01px;}
#ti_23{left:83px;bottom:596px;letter-spacing:0.15px;}
#tj_23{left:129px;bottom:596px;letter-spacing:0.23px;word-spacing:-0.04px;}
#tk_23{left:138px;bottom:554px;letter-spacing:0.07px;word-spacing:-0.29px;}
#tl_23{left:784px;bottom:555px;letter-spacing:-0.16px;}
#tm_23{left:828px;bottom:554px;letter-spacing:0.12px;}
#tn_23{left:137px;bottom:536px;letter-spacing:0.1px;word-spacing:-0.08px;}
#to_23{left:137px;bottom:518px;letter-spacing:0.1px;}
#tp_23{left:83px;bottom:471px;letter-spacing:0.16px;}
#tq_23{left:123px;bottom:471px;letter-spacing:0.19px;word-spacing:0.03px;}
#tr_23{left:138px;bottom:429px;letter-spacing:0.12px;word-spacing:-0.05px;}
#ts_23{left:401px;bottom:430px;letter-spacing:-0.23px;}
#tt_23{left:426px;bottom:429px;letter-spacing:0.1px;word-spacing:-0.03px;}
#tu_23{left:485px;bottom:430px;letter-spacing:-0.16px;}
#tv_23{left:529px;bottom:429px;letter-spacing:0.1px;word-spacing:0.03px;}
#tw_23{left:137px;bottom:411px;letter-spacing:0.11px;word-spacing:-0.03px;}
#tx_23{left:137px;bottom:374px;}
#ty_23{left:165px;bottom:374px;letter-spacing:0.12px;}
#tz_23{left:193px;bottom:375px;letter-spacing:-0.22px;}
#t10_23{left:225px;bottom:374px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t11_23{left:325px;bottom:375px;letter-spacing:-0.25px;}
#t12_23{left:367px;bottom:374px;letter-spacing:0.11px;word-spacing:0.02px;}
#t13_23{left:138px;bottom:337px;}
#t14_23{left:165px;bottom:337px;letter-spacing:0.12px;}
#t15_23{left:193px;bottom:338px;letter-spacing:-0.2px;}
#t16_23{left:222px;bottom:337px;letter-spacing:0.1px;word-spacing:0.02px;}
#t17_23{left:280px;bottom:338px;letter-spacing:-0.25px;}
#t18_23{left:323px;bottom:337px;letter-spacing:0.1px;word-spacing:0.03px;}
#t19_23{left:137px;bottom:301px;}
#t1a_23{left:165px;bottom:301px;letter-spacing:0.12px;}
#t1b_23{left:193px;bottom:301px;letter-spacing:-0.18px;}
#t1c_23{left:223px;bottom:301px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t1d_23{left:281px;bottom:301px;letter-spacing:-0.27px;}
#t1e_23{left:323px;bottom:301px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t1f_23{left:137px;bottom:264px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t1g_23{left:137px;bottom:246px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1h_23{left:137px;bottom:227px;letter-spacing:0.11px;}

.s1_23{font-size:18px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.s2_23{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_23{font-size:28px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s4_23{font-size:15px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s5_23{font-size:21px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s6_23{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.t.v0_23{transform:scaleX(0.895);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts23" type="text/css" >

@font-face {
	font-family: sub_Arial-BoldMT_lsb;
	src: url("fonts/sub_Arial-BoldMT_lsb.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPSMT_lfr;
	src: url("fonts/sub_TimesNewRomanPSMT_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg23Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg23" style="-webkit-user-select: none;"><object width="935" height="1210" data="23/23.svg" type="image/svg+xml" id="pdf23" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_23" class="t v0_23 s1_23">Chapter 3 </span>
<span id="t2_23" class="t s2_23">MIPS® Architecture For Programmers Volume III: MIPS64® / microMIPS64™ Privileged Resource Architecture, Rev. 6.03 </span><span id="t3_23" class="t s2_23">23 </span>
<span id="t4_23" class="t s3_23">MIPS64 and microMIPS64 Operating Modes </span>
<span id="t5_23" class="t s4_23">The MIPS64 and microMIPS64 PRA requires two operating modes: User Mode and Kernel Mode. In User Mode, the </span>
<span id="t6_23" class="t s4_23">programmer can access the CPU and FPU registers that are provided by the ISA, as well as a flat, uniform virtual </span>
<span id="t7_23" class="t s4_23">memory address space. In Kernel Mode, the system programmer can access the full capabilities of the processor, as </span>
<span id="t8_23" class="t s4_23">well as change the virtual memory mapping, control the system environment, and context switch between processes. </span>
<span id="t9_23" class="t s4_23">The MIPS PRA also supports the implementation of two additional modes: Supervisor Mode and EJTAG Debug </span>
<span id="ta_23" class="t s4_23">Mode. See the EJTAG specification for a description of Debug Mode. </span>
<span id="tb_23" class="t s4_23">Release 2 of the MIPS64 Architecture added support for 64-bit coprocessors (and, in particular, 64-bit floating-point </span>
<span id="tc_23" class="t s4_23">units) with 32-bit CPUs. Thus, certain floating-point instructions that previously were enabled by 64-bit operations </span>
<span id="td_23" class="t s4_23">on a MIPS64 processor now are enabled by new 64-bit floating-point operations. Release 3 introduced the micro- </span>
<span id="te_23" class="t s4_23">MIPS instruction set, allowing all microMIPS processors to implement a 64-bit floating-point unit. </span>
<span id="tf_23" class="t s4_23">The MIPS64 and microMIPS64 PRA provide backward-compatible support for 32-bit programs. They do this by pro- </span>
<span id="tg_23" class="t s4_23">viding enables for both 64-bit addressing and 64-bit operations. If access is not enabled, an attempt to reference a 64- </span>
<span id="th_23" class="t s4_23">bit address, or an instruction that implements a 64-bit operation, results in an exception. </span>
<span id="ti_23" class="t s5_23">3.1 </span><span id="tj_23" class="t s5_23">Debug Mode </span>
<span id="tk_23" class="t s4_23">For processors that implement EJTAG, the processor is operating in Debug Mode if the DM bit in the CP0 </span><span id="tl_23" class="t s6_23">Debug </span><span id="tm_23" class="t s4_23">reg- </span>
<span id="tn_23" class="t s4_23">ister is 1. If the processor is in Debug Mode, it has full access to all resources that are available to Kernel Mode oper- </span>
<span id="to_23" class="t s4_23">ations. </span>
<span id="tp_23" class="t s5_23">3.2 </span><span id="tq_23" class="t s5_23">Kernel Mode </span>
<span id="tr_23" class="t s4_23">The processor is in Kernel Mode when the </span><span id="ts_23" class="t s6_23">DM </span><span id="tt_23" class="t s4_23">bit in the </span><span id="tu_23" class="t s6_23">Debug </span><span id="tv_23" class="t s4_23">register is 0 (if the processor implements Debug </span>
<span id="tw_23" class="t s4_23">Mode), and any of the following is true: </span>
<span id="tx_23" class="t s4_23">• </span><span id="ty_23" class="t s4_23">The </span><span id="tz_23" class="t s6_23">KSU </span><span id="t10_23" class="t s4_23">field in the CP0 </span><span id="t11_23" class="t s6_23">Status </span><span id="t12_23" class="t s4_23">register contains 0b00. </span>
<span id="t13_23" class="t s4_23">• </span><span id="t14_23" class="t s4_23">The </span><span id="t15_23" class="t s6_23">EXL </span><span id="t16_23" class="t s4_23">bit in the </span><span id="t17_23" class="t s6_23">Status </span><span id="t18_23" class="t s4_23">register is 1. </span>
<span id="t19_23" class="t s4_23">• </span><span id="t1a_23" class="t s4_23">The </span><span id="t1b_23" class="t s6_23">ERL </span><span id="t1c_23" class="t s4_23">bit in the </span><span id="t1d_23" class="t s6_23">Status </span><span id="t1e_23" class="t s4_23">register is 1. </span>
<span id="t1f_23" class="t s4_23">The processor enters Kernel Mode at power-up, or as the result of an interrupt, exception, or error. The processor </span>
<span id="t1g_23" class="t s4_23">leaves Kernel Mode and enters User Mode or Supervisor Mode when all of the previous three conditions are false, </span>
<span id="t1h_23" class="t s4_23">usually as the result of an ERET instruction. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
