

================================================================
== Vitis HLS Report for 'complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc'
================================================================
* Date:           Sat Mar 11 12:57:23 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        complex_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    20018|    20018|  0.200 ms|  0.200 ms|  20018|  20018|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- MAT_C_ROWSc_MAT_C_COLSc  |    20016|    20016|        18|          1|          1|  20000|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.07>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 21 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten320 = alloca i32 1"   --->   Operation 23 'alloca' 'indvar_flatten320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln125_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %shl_ln125"   --->   Operation 24 'read' 'shl_ln125_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln122_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln122"   --->   Operation 25 'read' 'zext_ln122_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%MatC_DRAM_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %MatC_DRAM"   --->   Operation 26 'read' 'MatC_DRAM_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln122_cast = zext i5 %zext_ln122_read"   --->   Operation 27 'zext' 'zext_ln122_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 2, void @empty_0, void @empty_15, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten320"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %j"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc316"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten320_load = load i15 %indvar_flatten320" [complex_matmul.cpp:122]   --->   Operation 33 'load' 'indvar_flatten320_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (2.31ns)   --->   "%icmp_ln122 = icmp_eq  i15 %indvar_flatten320_load, i15 20000" [complex_matmul.cpp:122]   --->   Operation 36 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.94ns)   --->   "%add_ln122_2 = add i15 %indvar_flatten320_load, i15 1" [complex_matmul.cpp:122]   --->   Operation 37 'add' 'add_ln122_2' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %for.inc319, void %for.end321.exitStub" [complex_matmul.cpp:122]   --->   Operation 38 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%j_load = load i8 %j" [complex_matmul.cpp:124]   --->   Operation 39 'load' 'j_load' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [complex_matmul.cpp:122]   --->   Operation 40 'load' 'i_load' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.87ns)   --->   "%add_ln122 = add i7 %i_load, i7 1" [complex_matmul.cpp:122]   --->   Operation 41 'add' 'add_ln122' <Predicate = (!icmp_ln122)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.55ns)   --->   "%icmp_ln124 = icmp_eq  i8 %j_load, i8 200" [complex_matmul.cpp:124]   --->   Operation 42 'icmp' 'icmp_ln124' <Predicate = (!icmp_ln122)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.24ns)   --->   "%select_ln122 = select i1 %icmp_ln124, i8 0, i8 %j_load" [complex_matmul.cpp:122]   --->   Operation 43 'select' 'select_ln122' <Predicate = (!icmp_ln122)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.99ns)   --->   "%select_ln122_1 = select i1 %icmp_ln124, i7 %add_ln122, i7 %i_load" [complex_matmul.cpp:122]   --->   Operation 44 'select' 'select_ln122_1' <Predicate = (!icmp_ln122)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [11/11] (4.21ns)   --->   "%urem_ln122 = urem i7 %select_ln122_1, i7 20" [complex_matmul.cpp:122]   --->   Operation 45 'urem' 'urem_ln122' <Predicate = (!icmp_ln122)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.91ns)   --->   "%add_ln124 = add i8 %select_ln122, i8 1" [complex_matmul.cpp:124]   --->   Operation 46 'add' 'add_ln124' <Predicate = (!icmp_ln122)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln124 = store i15 %add_ln122_2, i15 %indvar_flatten320" [complex_matmul.cpp:124]   --->   Operation 47 'store' 'store_ln124' <Predicate = (!icmp_ln122)> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln124 = store i7 %select_ln122_1, i7 %i" [complex_matmul.cpp:124]   --->   Operation 48 'store' 'store_ln124' <Predicate = (!icmp_ln122)> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln124 = store i8 %add_ln124, i8 %j" [complex_matmul.cpp:124]   --->   Operation 49 'store' 'store_ln124' <Predicate = (!icmp_ln122)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.21>
ST_2 : Operation 50 [10/11] (4.21ns)   --->   "%urem_ln122 = urem i7 %select_ln122_1, i7 20" [complex_matmul.cpp:122]   --->   Operation 50 'urem' 'urem_ln122' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.21>
ST_3 : Operation 51 [9/11] (4.21ns)   --->   "%urem_ln122 = urem i7 %select_ln122_1, i7 20" [complex_matmul.cpp:122]   --->   Operation 51 'urem' 'urem_ln122' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.21>
ST_4 : Operation 52 [8/11] (4.21ns)   --->   "%urem_ln122 = urem i7 %select_ln122_1, i7 20" [complex_matmul.cpp:122]   --->   Operation 52 'urem' 'urem_ln122' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.21>
ST_5 : Operation 53 [7/11] (4.21ns)   --->   "%urem_ln122 = urem i7 %select_ln122_1, i7 20" [complex_matmul.cpp:122]   --->   Operation 53 'urem' 'urem_ln122' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.21>
ST_6 : Operation 54 [6/11] (4.21ns)   --->   "%urem_ln122 = urem i7 %select_ln122_1, i7 20" [complex_matmul.cpp:122]   --->   Operation 54 'urem' 'urem_ln122' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.40>
ST_7 : Operation 55 [5/11] (4.21ns)   --->   "%urem_ln122 = urem i7 %select_ln122_1, i7 20" [complex_matmul.cpp:122]   --->   Operation 55 'urem' 'urem_ln122' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln122_1 = zext i7 %select_ln122_1" [complex_matmul.cpp:122]   --->   Operation 56 'zext' 'zext_ln122_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (4.35ns)   --->   "%mul_ln122 = mul i15 %zext_ln122_1, i15 205" [complex_matmul.cpp:122]   --->   Operation 57 'mul' 'mul_ln122' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i15.i32.i32, i15 %mul_ln122, i32 12, i32 14" [complex_matmul.cpp:122]   --->   Operation 58 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln122_2 = zext i3 %tmp" [complex_matmul.cpp:122]   --->   Operation 59 'zext' 'zext_ln122_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [3/3] (1.05ns) (grouped into DSP with root node add_ln125)   --->   "%mul_ln122_2 = mul i10 %zext_ln122_2, i10 200" [complex_matmul.cpp:122]   --->   Operation 60 'mul' 'mul_ln122_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln122_3 = zext i7 %select_ln122_1" [complex_matmul.cpp:122]   --->   Operation 61 'zext' 'zext_ln122_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln122_1 = mul i17 %zext_ln122_3, i17 800" [complex_matmul.cpp:122]   --->   Operation 62 'mul' 'mul_ln122_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 4.21>
ST_8 : Operation 63 [4/11] (4.21ns)   --->   "%urem_ln122 = urem i7 %select_ln122_1, i7 20" [complex_matmul.cpp:122]   --->   Operation 63 'urem' 'urem_ln122' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 64 [2/3] (1.05ns) (grouped into DSP with root node add_ln125)   --->   "%mul_ln122_2 = mul i10 %zext_ln122_2, i10 200" [complex_matmul.cpp:122]   --->   Operation 64 'mul' 'mul_ln122_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 65 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln122_1 = mul i17 %zext_ln122_3, i17 800" [complex_matmul.cpp:122]   --->   Operation 65 'mul' 'mul_ln122_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 4.21>
ST_9 : Operation 66 [3/11] (4.21ns)   --->   "%urem_ln122 = urem i7 %select_ln122_1, i7 20" [complex_matmul.cpp:122]   --->   Operation 66 'urem' 'urem_ln122' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 67 [1/3] (0.00ns) (grouped into DSP with root node add_ln125)   --->   "%mul_ln122_2 = mul i10 %zext_ln122_2, i10 200" [complex_matmul.cpp:122]   --->   Operation 67 'mul' 'mul_ln122_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 68 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln122_1 = mul i17 %zext_ln122_3, i17 800" [complex_matmul.cpp:122]   --->   Operation 68 'mul' 'mul_ln122_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i8 %select_ln122" [complex_matmul.cpp:125]   --->   Operation 69 'zext' 'zext_ln125' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln125 = add i10 %mul_ln122_2, i10 %zext_ln125" [complex_matmul.cpp:125]   --->   Operation 70 'add' 'add_ln125' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 5.35>
ST_10 : Operation 71 [2/11] (4.21ns)   --->   "%urem_ln122 = urem i7 %select_ln122_1, i7 20" [complex_matmul.cpp:122]   --->   Operation 71 'urem' 'urem_ln122' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 72 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln122_1 = mul i17 %zext_ln122_3, i17 800" [complex_matmul.cpp:122]   --->   Operation 72 'mul' 'mul_ln122_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 73 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln125 = add i10 %mul_ln122_2, i10 %zext_ln125" [complex_matmul.cpp:125]   --->   Operation 73 'add' 'add_ln125' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln125_3 = zext i10 %add_ln125" [complex_matmul.cpp:125]   --->   Operation 74 'zext' 'zext_ln125_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%cMatC_V_addr = getelementptr i16 %cMatC_V, i64 0, i64 %zext_ln125_3" [complex_matmul.cpp:125]   --->   Operation 75 'getelementptr' 'cMatC_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%cMatC_V_1_addr = getelementptr i16 %cMatC_V_1, i64 0, i64 %zext_ln125_3" [complex_matmul.cpp:125]   --->   Operation 76 'getelementptr' 'cMatC_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%cMatC_V_2_addr = getelementptr i16 %cMatC_V_2, i64 0, i64 %zext_ln125_3" [complex_matmul.cpp:125]   --->   Operation 77 'getelementptr' 'cMatC_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%cMatC_V_3_addr = getelementptr i16 %cMatC_V_3, i64 0, i64 %zext_ln125_3" [complex_matmul.cpp:125]   --->   Operation 78 'getelementptr' 'cMatC_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%cMatC_V_4_addr = getelementptr i16 %cMatC_V_4, i64 0, i64 %zext_ln125_3" [complex_matmul.cpp:125]   --->   Operation 79 'getelementptr' 'cMatC_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%cMatC_V_5_addr = getelementptr i16 %cMatC_V_5, i64 0, i64 %zext_ln125_3" [complex_matmul.cpp:125]   --->   Operation 80 'getelementptr' 'cMatC_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%cMatC_V_6_addr = getelementptr i16 %cMatC_V_6, i64 0, i64 %zext_ln125_3" [complex_matmul.cpp:125]   --->   Operation 81 'getelementptr' 'cMatC_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%cMatC_V_7_addr = getelementptr i16 %cMatC_V_7, i64 0, i64 %zext_ln125_3" [complex_matmul.cpp:125]   --->   Operation 82 'getelementptr' 'cMatC_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%cMatC_V_8_addr = getelementptr i16 %cMatC_V_8, i64 0, i64 %zext_ln125_3" [complex_matmul.cpp:125]   --->   Operation 83 'getelementptr' 'cMatC_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%cMatC_V_9_addr = getelementptr i16 %cMatC_V_9, i64 0, i64 %zext_ln125_3" [complex_matmul.cpp:125]   --->   Operation 84 'getelementptr' 'cMatC_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%cMatC_V_10_addr = getelementptr i16 %cMatC_V_10, i64 0, i64 %zext_ln125_3" [complex_matmul.cpp:125]   --->   Operation 85 'getelementptr' 'cMatC_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%cMatC_V_11_addr = getelementptr i16 %cMatC_V_11, i64 0, i64 %zext_ln125_3" [complex_matmul.cpp:125]   --->   Operation 86 'getelementptr' 'cMatC_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%cMatC_V_12_addr = getelementptr i16 %cMatC_V_12, i64 0, i64 %zext_ln125_3" [complex_matmul.cpp:125]   --->   Operation 87 'getelementptr' 'cMatC_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%cMatC_V_13_addr = getelementptr i16 %cMatC_V_13, i64 0, i64 %zext_ln125_3" [complex_matmul.cpp:125]   --->   Operation 88 'getelementptr' 'cMatC_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%cMatC_V_14_addr = getelementptr i16 %cMatC_V_14, i64 0, i64 %zext_ln125_3" [complex_matmul.cpp:125]   --->   Operation 89 'getelementptr' 'cMatC_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%cMatC_V_15_addr = getelementptr i16 %cMatC_V_15, i64 0, i64 %zext_ln125_3" [complex_matmul.cpp:125]   --->   Operation 90 'getelementptr' 'cMatC_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%cMatC_V_16_addr = getelementptr i16 %cMatC_V_16, i64 0, i64 %zext_ln125_3" [complex_matmul.cpp:125]   --->   Operation 91 'getelementptr' 'cMatC_V_16_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%cMatC_V_17_addr = getelementptr i16 %cMatC_V_17, i64 0, i64 %zext_ln125_3" [complex_matmul.cpp:125]   --->   Operation 92 'getelementptr' 'cMatC_V_17_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%cMatC_V_18_addr = getelementptr i16 %cMatC_V_18, i64 0, i64 %zext_ln125_3" [complex_matmul.cpp:125]   --->   Operation 93 'getelementptr' 'cMatC_V_18_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%cMatC_V_19_addr = getelementptr i16 %cMatC_V_19, i64 0, i64 %zext_ln125_3" [complex_matmul.cpp:125]   --->   Operation 94 'getelementptr' 'cMatC_V_19_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [2/2] (3.25ns)   --->   "%cMatC_V_load = load i10 %cMatC_V_addr" [complex_matmul.cpp:125]   --->   Operation 95 'load' 'cMatC_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 96 [2/2] (3.25ns)   --->   "%cMatC_V_1_load = load i10 %cMatC_V_1_addr" [complex_matmul.cpp:125]   --->   Operation 96 'load' 'cMatC_V_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 97 [2/2] (3.25ns)   --->   "%cMatC_V_2_load = load i10 %cMatC_V_2_addr" [complex_matmul.cpp:125]   --->   Operation 97 'load' 'cMatC_V_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 98 [2/2] (3.25ns)   --->   "%cMatC_V_3_load = load i10 %cMatC_V_3_addr" [complex_matmul.cpp:125]   --->   Operation 98 'load' 'cMatC_V_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 99 [2/2] (3.25ns)   --->   "%cMatC_V_4_load = load i10 %cMatC_V_4_addr" [complex_matmul.cpp:125]   --->   Operation 99 'load' 'cMatC_V_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 100 [2/2] (3.25ns)   --->   "%cMatC_V_5_load = load i10 %cMatC_V_5_addr" [complex_matmul.cpp:125]   --->   Operation 100 'load' 'cMatC_V_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 101 [2/2] (3.25ns)   --->   "%cMatC_V_6_load = load i10 %cMatC_V_6_addr" [complex_matmul.cpp:125]   --->   Operation 101 'load' 'cMatC_V_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 102 [2/2] (3.25ns)   --->   "%cMatC_V_7_load = load i10 %cMatC_V_7_addr" [complex_matmul.cpp:125]   --->   Operation 102 'load' 'cMatC_V_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 103 [2/2] (3.25ns)   --->   "%cMatC_V_8_load = load i10 %cMatC_V_8_addr" [complex_matmul.cpp:125]   --->   Operation 103 'load' 'cMatC_V_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 104 [2/2] (3.25ns)   --->   "%cMatC_V_9_load = load i10 %cMatC_V_9_addr" [complex_matmul.cpp:125]   --->   Operation 104 'load' 'cMatC_V_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 105 [2/2] (3.25ns)   --->   "%cMatC_V_10_load = load i10 %cMatC_V_10_addr" [complex_matmul.cpp:125]   --->   Operation 105 'load' 'cMatC_V_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 106 [2/2] (3.25ns)   --->   "%cMatC_V_11_load = load i10 %cMatC_V_11_addr" [complex_matmul.cpp:125]   --->   Operation 106 'load' 'cMatC_V_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 107 [2/2] (3.25ns)   --->   "%cMatC_V_12_load = load i10 %cMatC_V_12_addr" [complex_matmul.cpp:125]   --->   Operation 107 'load' 'cMatC_V_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 108 [2/2] (3.25ns)   --->   "%cMatC_V_13_load = load i10 %cMatC_V_13_addr" [complex_matmul.cpp:125]   --->   Operation 108 'load' 'cMatC_V_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 109 [2/2] (3.25ns)   --->   "%cMatC_V_14_load = load i10 %cMatC_V_14_addr" [complex_matmul.cpp:125]   --->   Operation 109 'load' 'cMatC_V_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 110 [2/2] (3.25ns)   --->   "%cMatC_V_15_load = load i10 %cMatC_V_15_addr" [complex_matmul.cpp:125]   --->   Operation 110 'load' 'cMatC_V_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 111 [2/2] (3.25ns)   --->   "%cMatC_V_16_load = load i10 %cMatC_V_16_addr" [complex_matmul.cpp:125]   --->   Operation 111 'load' 'cMatC_V_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 112 [2/2] (3.25ns)   --->   "%cMatC_V_17_load = load i10 %cMatC_V_17_addr" [complex_matmul.cpp:125]   --->   Operation 112 'load' 'cMatC_V_17_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 113 [2/2] (3.25ns)   --->   "%cMatC_V_18_load = load i10 %cMatC_V_18_addr" [complex_matmul.cpp:125]   --->   Operation 113 'load' 'cMatC_V_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 114 [2/2] (3.25ns)   --->   "%cMatC_V_19_load = load i10 %cMatC_V_19_addr" [complex_matmul.cpp:125]   --->   Operation 114 'load' 'cMatC_V_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>

State 11 <SV = 10> <Delay = 7.23>
ST_11 : Operation 115 [1/11] (4.21ns)   --->   "%urem_ln122 = urem i7 %select_ln122_1, i7 20" [complex_matmul.cpp:122]   --->   Operation 115 'urem' 'urem_ln122' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln122_4 = zext i17 %mul_ln122_1" [complex_matmul.cpp:122]   --->   Operation 116 'zext' 'zext_ln122_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln122_1 = add i64 %zext_ln122_4, i64 %MatC_DRAM_read" [complex_matmul.cpp:122]   --->   Operation 117 'add' 'add_ln122_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln125_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %select_ln122, i2 0" [complex_matmul.cpp:125]   --->   Operation 118 'bitconcatenate' 'shl_ln125_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln125 = or i10 %shl_ln125_3, i10 2" [complex_matmul.cpp:125]   --->   Operation 119 'or' 'or_ln125' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln125_1 = zext i10 %or_ln125" [complex_matmul.cpp:125]   --->   Operation 120 'zext' 'zext_ln125_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln125_1 = add i64 %zext_ln125_1, i64 %add_ln122_1" [complex_matmul.cpp:125]   --->   Operation 121 'add' 'add_ln125_1' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 122 [1/2] (3.25ns)   --->   "%cMatC_V_load = load i10 %cMatC_V_addr" [complex_matmul.cpp:125]   --->   Operation 122 'load' 'cMatC_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 123 [1/2] (3.25ns)   --->   "%cMatC_V_1_load = load i10 %cMatC_V_1_addr" [complex_matmul.cpp:125]   --->   Operation 123 'load' 'cMatC_V_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 124 [1/2] (3.25ns)   --->   "%cMatC_V_2_load = load i10 %cMatC_V_2_addr" [complex_matmul.cpp:125]   --->   Operation 124 'load' 'cMatC_V_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 125 [1/2] (3.25ns)   --->   "%cMatC_V_3_load = load i10 %cMatC_V_3_addr" [complex_matmul.cpp:125]   --->   Operation 125 'load' 'cMatC_V_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 126 [1/2] (3.25ns)   --->   "%cMatC_V_4_load = load i10 %cMatC_V_4_addr" [complex_matmul.cpp:125]   --->   Operation 126 'load' 'cMatC_V_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 127 [1/2] (3.25ns)   --->   "%cMatC_V_5_load = load i10 %cMatC_V_5_addr" [complex_matmul.cpp:125]   --->   Operation 127 'load' 'cMatC_V_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 128 [1/2] (3.25ns)   --->   "%cMatC_V_6_load = load i10 %cMatC_V_6_addr" [complex_matmul.cpp:125]   --->   Operation 128 'load' 'cMatC_V_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 129 [1/2] (3.25ns)   --->   "%cMatC_V_7_load = load i10 %cMatC_V_7_addr" [complex_matmul.cpp:125]   --->   Operation 129 'load' 'cMatC_V_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 130 [1/2] (3.25ns)   --->   "%cMatC_V_8_load = load i10 %cMatC_V_8_addr" [complex_matmul.cpp:125]   --->   Operation 130 'load' 'cMatC_V_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 131 [1/2] (3.25ns)   --->   "%cMatC_V_9_load = load i10 %cMatC_V_9_addr" [complex_matmul.cpp:125]   --->   Operation 131 'load' 'cMatC_V_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 132 [1/2] (3.25ns)   --->   "%cMatC_V_10_load = load i10 %cMatC_V_10_addr" [complex_matmul.cpp:125]   --->   Operation 132 'load' 'cMatC_V_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 133 [1/2] (3.25ns)   --->   "%cMatC_V_11_load = load i10 %cMatC_V_11_addr" [complex_matmul.cpp:125]   --->   Operation 133 'load' 'cMatC_V_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 134 [1/2] (3.25ns)   --->   "%cMatC_V_12_load = load i10 %cMatC_V_12_addr" [complex_matmul.cpp:125]   --->   Operation 134 'load' 'cMatC_V_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 135 [1/2] (3.25ns)   --->   "%cMatC_V_13_load = load i10 %cMatC_V_13_addr" [complex_matmul.cpp:125]   --->   Operation 135 'load' 'cMatC_V_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 136 [1/2] (3.25ns)   --->   "%cMatC_V_14_load = load i10 %cMatC_V_14_addr" [complex_matmul.cpp:125]   --->   Operation 136 'load' 'cMatC_V_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 137 [1/2] (3.25ns)   --->   "%cMatC_V_15_load = load i10 %cMatC_V_15_addr" [complex_matmul.cpp:125]   --->   Operation 137 'load' 'cMatC_V_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 138 [1/2] (3.25ns)   --->   "%cMatC_V_16_load = load i10 %cMatC_V_16_addr" [complex_matmul.cpp:125]   --->   Operation 138 'load' 'cMatC_V_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 139 [1/2] (3.25ns)   --->   "%cMatC_V_17_load = load i10 %cMatC_V_17_addr" [complex_matmul.cpp:125]   --->   Operation 139 'load' 'cMatC_V_17_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 140 [1/2] (3.25ns)   --->   "%cMatC_V_18_load = load i10 %cMatC_V_18_addr" [complex_matmul.cpp:125]   --->   Operation 140 'load' 'cMatC_V_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 141 [1/2] (3.25ns)   --->   "%cMatC_V_19_load = load i10 %cMatC_V_19_addr" [complex_matmul.cpp:125]   --->   Operation 141 'load' 'cMatC_V_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 142 [1/1] (3.02ns)   --->   "%tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.20i16.i7, i16 %cMatC_V_load, i16 %cMatC_V_1_load, i16 %cMatC_V_2_load, i16 %cMatC_V_3_load, i16 %cMatC_V_4_load, i16 %cMatC_V_5_load, i16 %cMatC_V_6_load, i16 %cMatC_V_7_load, i16 %cMatC_V_8_load, i16 %cMatC_V_9_load, i16 %cMatC_V_10_load, i16 %cMatC_V_11_load, i16 %cMatC_V_12_load, i16 %cMatC_V_13_load, i16 %cMatC_V_14_load, i16 %cMatC_V_15_load, i16 %cMatC_V_16_load, i16 %cMatC_V_17_load, i16 %cMatC_V_18_load, i16 %cMatC_V_19_load, i7 %urem_ln122" [complex_matmul.cpp:125]   --->   Operation 142 'mux' 'tmp_s' <Predicate = true> <Delay = 3.02> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln125_1, i32 2, i32 63" [complex_matmul.cpp:125]   --->   Operation 143 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln125 = sext i62 %trunc_ln8" [complex_matmul.cpp:125]   --->   Operation 144 'sext' 'sext_ln125' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln125" [complex_matmul.cpp:125]   --->   Operation 145 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln125_2 = zext i16 %tmp_s" [complex_matmul.cpp:125]   --->   Operation 146 'zext' 'zext_ln125_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (3.98ns)   --->   "%shl_ln125_1 = shl i32 %zext_ln125_2, i32 %zext_ln122_cast" [complex_matmul.cpp:125]   --->   Operation 147 'shl' 'shl_ln125_1' <Predicate = true> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [1/1] (7.30ns)   --->   "%empty_33 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr, i32 1" [complex_matmul.cpp:125]   --->   Operation 148 'writereq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 149 [1/1] (7.30ns)   --->   "%write_ln125 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %mem_addr, i32 %shl_ln125_1, i4 %shl_ln125_read" [complex_matmul.cpp:125]   --->   Operation 149 'write' 'write_ln125' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 150 [5/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr" [complex_matmul.cpp:125]   --->   Operation 150 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 151 [4/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr" [complex_matmul.cpp:125]   --->   Operation 151 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 152 [3/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr" [complex_matmul.cpp:125]   --->   Operation 152 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 153 [2/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr" [complex_matmul.cpp:125]   --->   Operation 153 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 160 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 160 'ret' 'ret_ln0' <Predicate = (icmp_ln122)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 154 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @MAT_C_ROWSc_MAT_C_COLSc_str"   --->   Operation 154 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 155 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20000, i64 20000, i64 20000"   --->   Operation 155 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 156 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 156 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 157 [1/1] (0.00ns)   --->   "%specloopname_ln124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [complex_matmul.cpp:124]   --->   Operation 157 'specloopname' 'specloopname_ln124' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 158 [1/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr" [complex_matmul.cpp:125]   --->   Operation 158 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln124 = br void %for.inc316" [complex_matmul.cpp:124]   --->   Operation 159 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.08ns
The critical path consists of the following:
	'alloca' operation ('i') [26]  (0 ns)
	'load' operation ('i_load', complex_matmul.cpp:122) on local variable 'i' [46]  (0 ns)
	'add' operation ('add_ln122', complex_matmul.cpp:122) [47]  (1.87 ns)
	'select' operation ('select_ln122_1', complex_matmul.cpp:122) [52]  (0.993 ns)
	'urem' operation ('urem_ln122', complex_matmul.cpp:122) [53]  (4.21 ns)

 <State 2>: 4.21ns
The critical path consists of the following:
	'urem' operation ('urem_ln122', complex_matmul.cpp:122) [53]  (4.21 ns)

 <State 3>: 4.21ns
The critical path consists of the following:
	'urem' operation ('urem_ln122', complex_matmul.cpp:122) [53]  (4.21 ns)

 <State 4>: 4.21ns
The critical path consists of the following:
	'urem' operation ('urem_ln122', complex_matmul.cpp:122) [53]  (4.21 ns)

 <State 5>: 4.21ns
The critical path consists of the following:
	'urem' operation ('urem_ln122', complex_matmul.cpp:122) [53]  (4.21 ns)

 <State 6>: 4.21ns
The critical path consists of the following:
	'urem' operation ('urem_ln122', complex_matmul.cpp:122) [53]  (4.21 ns)

 <State 7>: 5.4ns
The critical path consists of the following:
	'mul' operation ('mul_ln122', complex_matmul.cpp:122) [55]  (4.35 ns)
	'mul' operation of DSP[65] ('mul_ln122_2', complex_matmul.cpp:122) [58]  (1.05 ns)

 <State 8>: 4.21ns
The critical path consists of the following:
	'urem' operation ('urem_ln122', complex_matmul.cpp:122) [53]  (4.21 ns)

 <State 9>: 4.21ns
The critical path consists of the following:
	'urem' operation ('urem_ln122', complex_matmul.cpp:122) [53]  (4.21 ns)

 <State 10>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[65] ('add_ln125', complex_matmul.cpp:125) [65]  (2.1 ns)
	'getelementptr' operation ('cMatC_V_addr', complex_matmul.cpp:125) [67]  (0 ns)
	'load' operation ('cMatC_V_load', complex_matmul.cpp:125) on array 'cMatC_V' [92]  (3.25 ns)

 <State 11>: 7.23ns
The critical path consists of the following:
	'urem' operation ('urem_ln122', complex_matmul.cpp:122) [53]  (4.21 ns)
	'mux' operation ('tmp_s', complex_matmul.cpp:125) [112]  (3.02 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_33', complex_matmul.cpp:125) on port 'mem' (complex_matmul.cpp:125) [118]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln125', complex_matmul.cpp:125) on port 'mem' (complex_matmul.cpp:125) [119]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_34', complex_matmul.cpp:125) on port 'mem' (complex_matmul.cpp:125) [120]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_34', complex_matmul.cpp:125) on port 'mem' (complex_matmul.cpp:125) [120]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_34', complex_matmul.cpp:125) on port 'mem' (complex_matmul.cpp:125) [120]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_34', complex_matmul.cpp:125) on port 'mem' (complex_matmul.cpp:125) [120]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_34', complex_matmul.cpp:125) on port 'mem' (complex_matmul.cpp:125) [120]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
