// Seed: 2385253532
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  id_6(
      .id_0(1), .id_1(1), .id_2(id_2), .id_3(1), .id_4(id_7), .id_5(id_3), .id_6(1)
  );
endmodule
module module_1 (
    input  tri   id_0
    , id_6,
    input  wor   id_1,
    output tri0  id_2,
    input  wor   id_3
    , id_7,
    input  uwire id_4
);
  id_8 :
  assert property (@(posedge id_8) (id_1))
  else $display({1, 1}, id_1, 1);
  module_0(
      id_7, id_6, id_6, id_6, id_7
  );
endmodule
