
S.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000069c8  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000039c  08006ad8  08006ad8  00007ad8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006e74  08006e74  000081d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006e74  08006e74  00007e74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006e7c  08006e7c  000081d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006e7c  08006e7c  00007e7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006e80  08006e80  00007e80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08006e84  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000340  200001d4  08007058  000081d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000514  08007058  00008514  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000081d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e544  00000000  00000000  000081fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000243f  00000000  00000000  00016741  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e80  00000000  00000000  00018b80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b51  00000000  00000000  00019a00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001936b  00000000  00000000  0001a551  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fb37  00000000  00000000  000338bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009149c  00000000  00000000  000433f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d488f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c2c  00000000  00000000  000d48d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  000d9500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08006ac0 	.word	0x08006ac0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08006ac0 	.word	0x08006ac0

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b086      	sub	sp, #24
 8000a8c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a8e:	f000 fd69 	bl	8001564 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a92:	f000 f881 	bl	8000b98 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a96:	f000 fa4b 	bl	8000f30 <MX_GPIO_Init>
  MX_DMA_Init();
 8000a9a:	f000 fa2b 	bl	8000ef4 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000a9e:	f000 f9ff 	bl	8000ea0 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000aa2:	f000 f911 	bl	8000cc8 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000aa6:	f000 f985 	bl	8000db4 <MX_TIM3_Init>
  MX_ADC1_Init();
 8000aaa:	f000 f8cf 	bl	8000c4c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, BUF_SIZE);
 8000aae:	2240      	movs	r2, #64	@ 0x40
 8000ab0:	4933      	ldr	r1, [pc, #204]	@ (8000b80 <main+0xf8>)
 8000ab2:	4834      	ldr	r0, [pc, #208]	@ (8000b84 <main+0xfc>)
 8000ab4:	f000 fe90 	bl	80017d8 <HAL_ADC_Start_DMA>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000ab8:	2100      	movs	r1, #0
 8000aba:	4833      	ldr	r0, [pc, #204]	@ (8000b88 <main+0x100>)
 8000abc:	f002 fc2c 	bl	8003318 <HAL_TIM_PWM_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	   if (process_lower) {
 8000ac0:	4b32      	ldr	r3, [pc, #200]	@ (8000b8c <main+0x104>)
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	b2db      	uxtb	r3, r3
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d029      	beq.n	8000b1e <main+0x96>
	        process_lower = 0;
 8000aca:	4b30      	ldr	r3, [pc, #192]	@ (8000b8c <main+0x104>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	701a      	strb	r2, [r3, #0]
	        uint32_t sum = 0;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	617b      	str	r3, [r7, #20]
	        for (int i = 0; i < BUF_SIZE/2; i++) sum += adc_buf[i];
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	613b      	str	r3, [r7, #16]
 8000ad8:	e00a      	b.n	8000af0 <main+0x68>
 8000ada:	4a29      	ldr	r2, [pc, #164]	@ (8000b80 <main+0xf8>)
 8000adc:	693b      	ldr	r3, [r7, #16]
 8000ade:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ae2:	461a      	mov	r2, r3
 8000ae4:	697b      	ldr	r3, [r7, #20]
 8000ae6:	4413      	add	r3, r2
 8000ae8:	617b      	str	r3, [r7, #20]
 8000aea:	693b      	ldr	r3, [r7, #16]
 8000aec:	3301      	adds	r3, #1
 8000aee:	613b      	str	r3, [r7, #16]
 8000af0:	693b      	ldr	r3, [r7, #16]
 8000af2:	2b1f      	cmp	r3, #31
 8000af4:	ddf1      	ble.n	8000ada <main+0x52>
	        uint32_t avg = sum / (BUF_SIZE/2);
 8000af6:	697b      	ldr	r3, [r7, #20]
 8000af8:	095b      	lsrs	r3, r3, #5
 8000afa:	607b      	str	r3, [r7, #4]
	        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, (avg * 1000 / 4095) + 1000);
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000b02:	fb03 f202 	mul.w	r2, r3, r2
 8000b06:	4b22      	ldr	r3, [pc, #136]	@ (8000b90 <main+0x108>)
 8000b08:	fba3 1302 	umull	r1, r3, r3, r2
 8000b0c:	1ad2      	subs	r2, r2, r3
 8000b0e:	0852      	lsrs	r2, r2, #1
 8000b10:	4413      	add	r3, r2
 8000b12:	0ada      	lsrs	r2, r3, #11
 8000b14:	4b1c      	ldr	r3, [pc, #112]	@ (8000b88 <main+0x100>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	f502 727a 	add.w	r2, r2, #1000	@ 0x3e8
 8000b1c:	635a      	str	r2, [r3, #52]	@ 0x34
	    }
	    if (process_upper) {
 8000b1e:	4b1d      	ldr	r3, [pc, #116]	@ (8000b94 <main+0x10c>)
 8000b20:	781b      	ldrb	r3, [r3, #0]
 8000b22:	b2db      	uxtb	r3, r3
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d0cb      	beq.n	8000ac0 <main+0x38>
	        process_upper = 0;
 8000b28:	4b1a      	ldr	r3, [pc, #104]	@ (8000b94 <main+0x10c>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	701a      	strb	r2, [r3, #0]
	        uint32_t sum = 0;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	60fb      	str	r3, [r7, #12]
	        for (int i = BUF_SIZE/2; i < BUF_SIZE; i++) sum += adc_buf[i];
 8000b32:	2320      	movs	r3, #32
 8000b34:	60bb      	str	r3, [r7, #8]
 8000b36:	e00a      	b.n	8000b4e <main+0xc6>
 8000b38:	4a11      	ldr	r2, [pc, #68]	@ (8000b80 <main+0xf8>)
 8000b3a:	68bb      	ldr	r3, [r7, #8]
 8000b3c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000b40:	461a      	mov	r2, r3
 8000b42:	68fb      	ldr	r3, [r7, #12]
 8000b44:	4413      	add	r3, r2
 8000b46:	60fb      	str	r3, [r7, #12]
 8000b48:	68bb      	ldr	r3, [r7, #8]
 8000b4a:	3301      	adds	r3, #1
 8000b4c:	60bb      	str	r3, [r7, #8]
 8000b4e:	68bb      	ldr	r3, [r7, #8]
 8000b50:	2b3f      	cmp	r3, #63	@ 0x3f
 8000b52:	ddf1      	ble.n	8000b38 <main+0xb0>
	        uint32_t avg = sum / (BUF_SIZE/2);
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	095b      	lsrs	r3, r3, #5
 8000b58:	603b      	str	r3, [r7, #0]
	        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, (avg * 1000 / 4095) + 1000);
 8000b5a:	683b      	ldr	r3, [r7, #0]
 8000b5c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000b60:	fb03 f202 	mul.w	r2, r3, r2
 8000b64:	4b0a      	ldr	r3, [pc, #40]	@ (8000b90 <main+0x108>)
 8000b66:	fba3 1302 	umull	r1, r3, r3, r2
 8000b6a:	1ad2      	subs	r2, r2, r3
 8000b6c:	0852      	lsrs	r2, r2, #1
 8000b6e:	4413      	add	r3, r2
 8000b70:	0ada      	lsrs	r2, r3, #11
 8000b72:	4b05      	ldr	r3, [pc, #20]	@ (8000b88 <main+0x100>)
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	f502 727a 	add.w	r2, r2, #1000	@ 0x3e8
 8000b7a:	635a      	str	r2, [r3, #52]	@ 0x34
	   if (process_lower) {
 8000b7c:	e7a0      	b.n	8000ac0 <main+0x38>
 8000b7e:	bf00      	nop
 8000b80:	2000033c 	.word	0x2000033c
 8000b84:	200001f0 	.word	0x200001f0
 8000b88:	200002ac 	.word	0x200002ac
 8000b8c:	200003bc 	.word	0x200003bc
 8000b90:	00100101 	.word	0x00100101
 8000b94:	200003bd 	.word	0x200003bd

08000b98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b094      	sub	sp, #80	@ 0x50
 8000b9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b9e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ba2:	2228      	movs	r2, #40	@ 0x28
 8000ba4:	2100      	movs	r1, #0
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f004 f85b 	bl	8004c62 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bac:	f107 0314 	add.w	r3, r7, #20
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	601a      	str	r2, [r3, #0]
 8000bb4:	605a      	str	r2, [r3, #4]
 8000bb6:	609a      	str	r2, [r3, #8]
 8000bb8:	60da      	str	r2, [r3, #12]
 8000bba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000bbc:	1d3b      	adds	r3, r7, #4
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	601a      	str	r2, [r3, #0]
 8000bc2:	605a      	str	r2, [r3, #4]
 8000bc4:	609a      	str	r2, [r3, #8]
 8000bc6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000bc8:	2301      	movs	r3, #1
 8000bca:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000bcc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000bd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bda:	2302      	movs	r3, #2
 8000bdc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000bde:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000be2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8000be4:	2300      	movs	r3, #0
 8000be6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000be8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000bec:	4618      	mov	r0, r3
 8000bee:	f001 fe25 	bl	800283c <HAL_RCC_OscConfig>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d001      	beq.n	8000bfc <SystemClock_Config+0x64>
  {
    Error_Handler();
 8000bf8:	f000 f9e8 	bl	8000fcc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bfc:	230f      	movs	r3, #15
 8000bfe:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c00:	2302      	movs	r3, #2
 8000c02:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c04:	2300      	movs	r3, #0
 8000c06:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c08:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c0c:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c12:	f107 0314 	add.w	r3, r7, #20
 8000c16:	2100      	movs	r1, #0
 8000c18:	4618      	mov	r0, r3
 8000c1a:	f002 f891 	bl	8002d40 <HAL_RCC_ClockConfig>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d001      	beq.n	8000c28 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000c24:	f000 f9d2 	bl	8000fcc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000c28:	2302      	movs	r3, #2
 8000c2a:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c30:	1d3b      	adds	r3, r7, #4
 8000c32:	4618      	mov	r0, r3
 8000c34:	f002 fa12 	bl	800305c <HAL_RCCEx_PeriphCLKConfig>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d001      	beq.n	8000c42 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000c3e:	f000 f9c5 	bl	8000fcc <Error_Handler>
  }
}
 8000c42:	bf00      	nop
 8000c44:	3750      	adds	r7, #80	@ 0x50
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
	...

08000c4c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b084      	sub	sp, #16
 8000c50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c52:	1d3b      	adds	r3, r7, #4
 8000c54:	2200      	movs	r2, #0
 8000c56:	601a      	str	r2, [r3, #0]
 8000c58:	605a      	str	r2, [r3, #4]
 8000c5a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000c5c:	4b18      	ldr	r3, [pc, #96]	@ (8000cc0 <MX_ADC1_Init+0x74>)
 8000c5e:	4a19      	ldr	r2, [pc, #100]	@ (8000cc4 <MX_ADC1_Init+0x78>)
 8000c60:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000c62:	4b17      	ldr	r3, [pc, #92]	@ (8000cc0 <MX_ADC1_Init+0x74>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000c68:	4b15      	ldr	r3, [pc, #84]	@ (8000cc0 <MX_ADC1_Init+0x74>)
 8000c6a:	2201      	movs	r2, #1
 8000c6c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000c6e:	4b14      	ldr	r3, [pc, #80]	@ (8000cc0 <MX_ADC1_Init+0x74>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c74:	4b12      	ldr	r3, [pc, #72]	@ (8000cc0 <MX_ADC1_Init+0x74>)
 8000c76:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000c7a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c7c:	4b10      	ldr	r3, [pc, #64]	@ (8000cc0 <MX_ADC1_Init+0x74>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000c82:	4b0f      	ldr	r3, [pc, #60]	@ (8000cc0 <MX_ADC1_Init+0x74>)
 8000c84:	2201      	movs	r2, #1
 8000c86:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c88:	480d      	ldr	r0, [pc, #52]	@ (8000cc0 <MX_ADC1_Init+0x74>)
 8000c8a:	f000 fccd 	bl	8001628 <HAL_ADC_Init>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d001      	beq.n	8000c98 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000c94:	f000 f99a 	bl	8000fcc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ca4:	1d3b      	adds	r3, r7, #4
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	4805      	ldr	r0, [pc, #20]	@ (8000cc0 <MX_ADC1_Init+0x74>)
 8000caa:	f000 ff45 	bl	8001b38 <HAL_ADC_ConfigChannel>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d001      	beq.n	8000cb8 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000cb4:	f000 f98a 	bl	8000fcc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000cb8:	bf00      	nop
 8000cba:	3710      	adds	r7, #16
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	200001f0 	.word	0x200001f0
 8000cc4:	40012400 	.word	0x40012400

08000cc8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b08e      	sub	sp, #56	@ 0x38
 8000ccc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cce:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	601a      	str	r2, [r3, #0]
 8000cd6:	605a      	str	r2, [r3, #4]
 8000cd8:	609a      	str	r2, [r3, #8]
 8000cda:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cdc:	f107 0320 	add.w	r3, r7, #32
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	601a      	str	r2, [r3, #0]
 8000ce4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ce6:	1d3b      	adds	r3, r7, #4
 8000ce8:	2200      	movs	r2, #0
 8000cea:	601a      	str	r2, [r3, #0]
 8000cec:	605a      	str	r2, [r3, #4]
 8000cee:	609a      	str	r2, [r3, #8]
 8000cf0:	60da      	str	r2, [r3, #12]
 8000cf2:	611a      	str	r2, [r3, #16]
 8000cf4:	615a      	str	r2, [r3, #20]
 8000cf6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000cf8:	4b2d      	ldr	r3, [pc, #180]	@ (8000db0 <MX_TIM2_Init+0xe8>)
 8000cfa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000cfe:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8000d00:	4b2b      	ldr	r3, [pc, #172]	@ (8000db0 <MX_TIM2_Init+0xe8>)
 8000d02:	2247      	movs	r2, #71	@ 0x47
 8000d04:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d06:	4b2a      	ldr	r3, [pc, #168]	@ (8000db0 <MX_TIM2_Init+0xe8>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8000d0c:	4b28      	ldr	r3, [pc, #160]	@ (8000db0 <MX_TIM2_Init+0xe8>)
 8000d0e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000d12:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d14:	4b26      	ldr	r3, [pc, #152]	@ (8000db0 <MX_TIM2_Init+0xe8>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d1a:	4b25      	ldr	r3, [pc, #148]	@ (8000db0 <MX_TIM2_Init+0xe8>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d20:	4823      	ldr	r0, [pc, #140]	@ (8000db0 <MX_TIM2_Init+0xe8>)
 8000d22:	f002 fa51 	bl	80031c8 <HAL_TIM_Base_Init>
 8000d26:	4603      	mov	r3, r0
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d001      	beq.n	8000d30 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8000d2c:	f000 f94e 	bl	8000fcc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d30:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d34:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d36:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d3a:	4619      	mov	r1, r3
 8000d3c:	481c      	ldr	r0, [pc, #112]	@ (8000db0 <MX_TIM2_Init+0xe8>)
 8000d3e:	f002 fd3f 	bl	80037c0 <HAL_TIM_ConfigClockSource>
 8000d42:	4603      	mov	r3, r0
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d001      	beq.n	8000d4c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8000d48:	f000 f940 	bl	8000fcc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000d4c:	4818      	ldr	r0, [pc, #96]	@ (8000db0 <MX_TIM2_Init+0xe8>)
 8000d4e:	f002 fa8a 	bl	8003266 <HAL_TIM_PWM_Init>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d001      	beq.n	8000d5c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8000d58:	f000 f938 	bl	8000fcc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d60:	2300      	movs	r3, #0
 8000d62:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d64:	f107 0320 	add.w	r3, r7, #32
 8000d68:	4619      	mov	r1, r3
 8000d6a:	4811      	ldr	r0, [pc, #68]	@ (8000db0 <MX_TIM2_Init+0xe8>)
 8000d6c:	f003 f8cc 	bl	8003f08 <HAL_TIMEx_MasterConfigSynchronization>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d001      	beq.n	8000d7a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8000d76:	f000 f929 	bl	8000fcc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d7a:	2360      	movs	r3, #96	@ 0x60
 8000d7c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 400;
 8000d7e:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8000d82:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d84:	2300      	movs	r3, #0
 8000d86:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d8c:	1d3b      	adds	r3, r7, #4
 8000d8e:	2200      	movs	r2, #0
 8000d90:	4619      	mov	r1, r3
 8000d92:	4807      	ldr	r0, [pc, #28]	@ (8000db0 <MX_TIM2_Init+0xe8>)
 8000d94:	f002 fc52 	bl	800363c <HAL_TIM_PWM_ConfigChannel>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d001      	beq.n	8000da2 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8000d9e:	f000 f915 	bl	8000fcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000da2:	4803      	ldr	r0, [pc, #12]	@ (8000db0 <MX_TIM2_Init+0xe8>)
 8000da4:	f000 f9f4 	bl	8001190 <HAL_TIM_MspPostInit>

}
 8000da8:	bf00      	nop
 8000daa:	3738      	adds	r7, #56	@ 0x38
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bd80      	pop	{r7, pc}
 8000db0:	20000264 	.word	0x20000264

08000db4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b08e      	sub	sp, #56	@ 0x38
 8000db8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000dba:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	601a      	str	r2, [r3, #0]
 8000dc2:	605a      	str	r2, [r3, #4]
 8000dc4:	609a      	str	r2, [r3, #8]
 8000dc6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dc8:	f107 0320 	add.w	r3, r7, #32
 8000dcc:	2200      	movs	r2, #0
 8000dce:	601a      	str	r2, [r3, #0]
 8000dd0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000dd2:	1d3b      	adds	r3, r7, #4
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	601a      	str	r2, [r3, #0]
 8000dd8:	605a      	str	r2, [r3, #4]
 8000dda:	609a      	str	r2, [r3, #8]
 8000ddc:	60da      	str	r2, [r3, #12]
 8000dde:	611a      	str	r2, [r3, #16]
 8000de0:	615a      	str	r2, [r3, #20]
 8000de2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000de4:	4b2c      	ldr	r3, [pc, #176]	@ (8000e98 <MX_TIM3_Init+0xe4>)
 8000de6:	4a2d      	ldr	r2, [pc, #180]	@ (8000e9c <MX_TIM3_Init+0xe8>)
 8000de8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 15;
 8000dea:	4b2b      	ldr	r3, [pc, #172]	@ (8000e98 <MX_TIM3_Init+0xe4>)
 8000dec:	220f      	movs	r2, #15
 8000dee:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000df0:	4b29      	ldr	r3, [pc, #164]	@ (8000e98 <MX_TIM3_Init+0xe4>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 19999;
 8000df6:	4b28      	ldr	r3, [pc, #160]	@ (8000e98 <MX_TIM3_Init+0xe4>)
 8000df8:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000dfc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dfe:	4b26      	ldr	r3, [pc, #152]	@ (8000e98 <MX_TIM3_Init+0xe4>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000e04:	4b24      	ldr	r3, [pc, #144]	@ (8000e98 <MX_TIM3_Init+0xe4>)
 8000e06:	2280      	movs	r2, #128	@ 0x80
 8000e08:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000e0a:	4823      	ldr	r0, [pc, #140]	@ (8000e98 <MX_TIM3_Init+0xe4>)
 8000e0c:	f002 f9dc 	bl	80031c8 <HAL_TIM_Base_Init>
 8000e10:	4603      	mov	r3, r0
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d001      	beq.n	8000e1a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000e16:	f000 f8d9 	bl	8000fcc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e1a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000e20:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e24:	4619      	mov	r1, r3
 8000e26:	481c      	ldr	r0, [pc, #112]	@ (8000e98 <MX_TIM3_Init+0xe4>)
 8000e28:	f002 fcca 	bl	80037c0 <HAL_TIM_ConfigClockSource>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000e32:	f000 f8cb 	bl	8000fcc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000e36:	4818      	ldr	r0, [pc, #96]	@ (8000e98 <MX_TIM3_Init+0xe4>)
 8000e38:	f002 fa15 	bl	8003266 <HAL_TIM_PWM_Init>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d001      	beq.n	8000e46 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000e42:	f000 f8c3 	bl	8000fcc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e46:	2300      	movs	r3, #0
 8000e48:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000e4e:	f107 0320 	add.w	r3, r7, #32
 8000e52:	4619      	mov	r1, r3
 8000e54:	4810      	ldr	r0, [pc, #64]	@ (8000e98 <MX_TIM3_Init+0xe4>)
 8000e56:	f003 f857 	bl	8003f08 <HAL_TIMEx_MasterConfigSynchronization>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d001      	beq.n	8000e64 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000e60:	f000 f8b4 	bl	8000fcc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e64:	2360      	movs	r3, #96	@ 0x60
 8000e66:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e70:	2300      	movs	r3, #0
 8000e72:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e74:	1d3b      	adds	r3, r7, #4
 8000e76:	2200      	movs	r2, #0
 8000e78:	4619      	mov	r1, r3
 8000e7a:	4807      	ldr	r0, [pc, #28]	@ (8000e98 <MX_TIM3_Init+0xe4>)
 8000e7c:	f002 fbde 	bl	800363c <HAL_TIM_PWM_ConfigChannel>
 8000e80:	4603      	mov	r3, r0
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d001      	beq.n	8000e8a <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000e86:	f000 f8a1 	bl	8000fcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000e8a:	4803      	ldr	r0, [pc, #12]	@ (8000e98 <MX_TIM3_Init+0xe4>)
 8000e8c:	f000 f980 	bl	8001190 <HAL_TIM_MspPostInit>

}
 8000e90:	bf00      	nop
 8000e92:	3738      	adds	r7, #56	@ 0x38
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}
 8000e98:	200002ac 	.word	0x200002ac
 8000e9c:	40000400 	.word	0x40000400

08000ea0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_Init 0 */
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */
  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ea4:	4b11      	ldr	r3, [pc, #68]	@ (8000eec <MX_USART1_UART_Init+0x4c>)
 8000ea6:	4a12      	ldr	r2, [pc, #72]	@ (8000ef0 <MX_USART1_UART_Init+0x50>)
 8000ea8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000eaa:	4b10      	ldr	r3, [pc, #64]	@ (8000eec <MX_USART1_UART_Init+0x4c>)
 8000eac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000eb0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000eb2:	4b0e      	ldr	r3, [pc, #56]	@ (8000eec <MX_USART1_UART_Init+0x4c>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000eb8:	4b0c      	ldr	r3, [pc, #48]	@ (8000eec <MX_USART1_UART_Init+0x4c>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000ebe:	4b0b      	ldr	r3, [pc, #44]	@ (8000eec <MX_USART1_UART_Init+0x4c>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000ec4:	4b09      	ldr	r3, [pc, #36]	@ (8000eec <MX_USART1_UART_Init+0x4c>)
 8000ec6:	220c      	movs	r2, #12
 8000ec8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000eca:	4b08      	ldr	r3, [pc, #32]	@ (8000eec <MX_USART1_UART_Init+0x4c>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ed0:	4b06      	ldr	r3, [pc, #24]	@ (8000eec <MX_USART1_UART_Init+0x4c>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000ed6:	4805      	ldr	r0, [pc, #20]	@ (8000eec <MX_USART1_UART_Init+0x4c>)
 8000ed8:	f003 f886 	bl	8003fe8 <HAL_UART_Init>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d001      	beq.n	8000ee6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000ee2:	f000 f873 	bl	8000fcc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  /* USER CODE END USART1_Init 2 */

}
 8000ee6:	bf00      	nop
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	200002f4 	.word	0x200002f4
 8000ef0:	40013800 	.word	0x40013800

08000ef4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000efa:	4b0c      	ldr	r3, [pc, #48]	@ (8000f2c <MX_DMA_Init+0x38>)
 8000efc:	695b      	ldr	r3, [r3, #20]
 8000efe:	4a0b      	ldr	r2, [pc, #44]	@ (8000f2c <MX_DMA_Init+0x38>)
 8000f00:	f043 0301 	orr.w	r3, r3, #1
 8000f04:	6153      	str	r3, [r2, #20]
 8000f06:	4b09      	ldr	r3, [pc, #36]	@ (8000f2c <MX_DMA_Init+0x38>)
 8000f08:	695b      	ldr	r3, [r3, #20]
 8000f0a:	f003 0301 	and.w	r3, r3, #1
 8000f0e:	607b      	str	r3, [r7, #4]
 8000f10:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000f12:	2200      	movs	r2, #0
 8000f14:	2100      	movs	r1, #0
 8000f16:	200b      	movs	r0, #11
 8000f18:	f001 f8e7 	bl	80020ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000f1c:	200b      	movs	r0, #11
 8000f1e:	f001 f900 	bl	8002122 <HAL_NVIC_EnableIRQ>

}
 8000f22:	bf00      	nop
 8000f24:	3708      	adds	r7, #8
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	40021000 	.word	0x40021000

08000f30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b083      	sub	sp, #12
 8000f34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f36:	4b0e      	ldr	r3, [pc, #56]	@ (8000f70 <MX_GPIO_Init+0x40>)
 8000f38:	699b      	ldr	r3, [r3, #24]
 8000f3a:	4a0d      	ldr	r2, [pc, #52]	@ (8000f70 <MX_GPIO_Init+0x40>)
 8000f3c:	f043 0320 	orr.w	r3, r3, #32
 8000f40:	6193      	str	r3, [r2, #24]
 8000f42:	4b0b      	ldr	r3, [pc, #44]	@ (8000f70 <MX_GPIO_Init+0x40>)
 8000f44:	699b      	ldr	r3, [r3, #24]
 8000f46:	f003 0320 	and.w	r3, r3, #32
 8000f4a:	607b      	str	r3, [r7, #4]
 8000f4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f4e:	4b08      	ldr	r3, [pc, #32]	@ (8000f70 <MX_GPIO_Init+0x40>)
 8000f50:	699b      	ldr	r3, [r3, #24]
 8000f52:	4a07      	ldr	r2, [pc, #28]	@ (8000f70 <MX_GPIO_Init+0x40>)
 8000f54:	f043 0304 	orr.w	r3, r3, #4
 8000f58:	6193      	str	r3, [r2, #24]
 8000f5a:	4b05      	ldr	r3, [pc, #20]	@ (8000f70 <MX_GPIO_Init+0x40>)
 8000f5c:	699b      	ldr	r3, [r3, #24]
 8000f5e:	f003 0304 	and.w	r3, r3, #4
 8000f62:	603b      	str	r3, [r7, #0]
 8000f64:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f66:	bf00      	nop
 8000f68:	370c      	adds	r7, #12
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bc80      	pop	{r7}
 8000f6e:	4770      	bx	lr
 8000f70:	40021000 	.word	0x40021000

08000f74 <HAL_ADC_ConvHalfCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc) {
 8000f74:	b480      	push	{r7}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1) process_lower = 1;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4a05      	ldr	r2, [pc, #20]	@ (8000f98 <HAL_ADC_ConvHalfCpltCallback+0x24>)
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d102      	bne.n	8000f8c <HAL_ADC_ConvHalfCpltCallback+0x18>
 8000f86:	4b05      	ldr	r3, [pc, #20]	@ (8000f9c <HAL_ADC_ConvHalfCpltCallback+0x28>)
 8000f88:	2201      	movs	r2, #1
 8000f8a:	701a      	strb	r2, [r3, #0]
}
 8000f8c:	bf00      	nop
 8000f8e:	370c      	adds	r7, #12
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bc80      	pop	{r7}
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop
 8000f98:	40012400 	.word	0x40012400
 8000f9c:	200003bc 	.word	0x200003bc

08000fa0 <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8000fa0:	b480      	push	{r7}
 8000fa2:	b083      	sub	sp, #12
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1) process_upper = 1;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	4a05      	ldr	r2, [pc, #20]	@ (8000fc4 <HAL_ADC_ConvCpltCallback+0x24>)
 8000fae:	4293      	cmp	r3, r2
 8000fb0:	d102      	bne.n	8000fb8 <HAL_ADC_ConvCpltCallback+0x18>
 8000fb2:	4b05      	ldr	r3, [pc, #20]	@ (8000fc8 <HAL_ADC_ConvCpltCallback+0x28>)
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	701a      	strb	r2, [r3, #0]
}
 8000fb8:	bf00      	nop
 8000fba:	370c      	adds	r7, #12
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bc80      	pop	{r7}
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop
 8000fc4:	40012400 	.word	0x40012400
 8000fc8:	200003bd 	.word	0x200003bd

08000fcc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fd0:	b672      	cpsid	i
}
 8000fd2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  while (1) {}
 8000fd4:	bf00      	nop
 8000fd6:	e7fd      	b.n	8000fd4 <Error_Handler+0x8>

08000fd8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	b085      	sub	sp, #20
 8000fdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000fde:	4b15      	ldr	r3, [pc, #84]	@ (8001034 <HAL_MspInit+0x5c>)
 8000fe0:	699b      	ldr	r3, [r3, #24]
 8000fe2:	4a14      	ldr	r2, [pc, #80]	@ (8001034 <HAL_MspInit+0x5c>)
 8000fe4:	f043 0301 	orr.w	r3, r3, #1
 8000fe8:	6193      	str	r3, [r2, #24]
 8000fea:	4b12      	ldr	r3, [pc, #72]	@ (8001034 <HAL_MspInit+0x5c>)
 8000fec:	699b      	ldr	r3, [r3, #24]
 8000fee:	f003 0301 	and.w	r3, r3, #1
 8000ff2:	60bb      	str	r3, [r7, #8]
 8000ff4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ff6:	4b0f      	ldr	r3, [pc, #60]	@ (8001034 <HAL_MspInit+0x5c>)
 8000ff8:	69db      	ldr	r3, [r3, #28]
 8000ffa:	4a0e      	ldr	r2, [pc, #56]	@ (8001034 <HAL_MspInit+0x5c>)
 8000ffc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001000:	61d3      	str	r3, [r2, #28]
 8001002:	4b0c      	ldr	r3, [pc, #48]	@ (8001034 <HAL_MspInit+0x5c>)
 8001004:	69db      	ldr	r3, [r3, #28]
 8001006:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800100a:	607b      	str	r3, [r7, #4]
 800100c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800100e:	4b0a      	ldr	r3, [pc, #40]	@ (8001038 <HAL_MspInit+0x60>)
 8001010:	685b      	ldr	r3, [r3, #4]
 8001012:	60fb      	str	r3, [r7, #12]
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800101a:	60fb      	str	r3, [r7, #12]
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001022:	60fb      	str	r3, [r7, #12]
 8001024:	4a04      	ldr	r2, [pc, #16]	@ (8001038 <HAL_MspInit+0x60>)
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800102a:	bf00      	nop
 800102c:	3714      	adds	r7, #20
 800102e:	46bd      	mov	sp, r7
 8001030:	bc80      	pop	{r7}
 8001032:	4770      	bx	lr
 8001034:	40021000 	.word	0x40021000
 8001038:	40010000 	.word	0x40010000

0800103c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b088      	sub	sp, #32
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001044:	f107 0310 	add.w	r3, r7, #16
 8001048:	2200      	movs	r2, #0
 800104a:	601a      	str	r2, [r3, #0]
 800104c:	605a      	str	r2, [r3, #4]
 800104e:	609a      	str	r2, [r3, #8]
 8001050:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	4a2d      	ldr	r2, [pc, #180]	@ (800110c <HAL_ADC_MspInit+0xd0>)
 8001058:	4293      	cmp	r3, r2
 800105a:	d152      	bne.n	8001102 <HAL_ADC_MspInit+0xc6>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800105c:	4b2c      	ldr	r3, [pc, #176]	@ (8001110 <HAL_ADC_MspInit+0xd4>)
 800105e:	699b      	ldr	r3, [r3, #24]
 8001060:	4a2b      	ldr	r2, [pc, #172]	@ (8001110 <HAL_ADC_MspInit+0xd4>)
 8001062:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001066:	6193      	str	r3, [r2, #24]
 8001068:	4b29      	ldr	r3, [pc, #164]	@ (8001110 <HAL_ADC_MspInit+0xd4>)
 800106a:	699b      	ldr	r3, [r3, #24]
 800106c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001070:	60fb      	str	r3, [r7, #12]
 8001072:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001074:	4b26      	ldr	r3, [pc, #152]	@ (8001110 <HAL_ADC_MspInit+0xd4>)
 8001076:	699b      	ldr	r3, [r3, #24]
 8001078:	4a25      	ldr	r2, [pc, #148]	@ (8001110 <HAL_ADC_MspInit+0xd4>)
 800107a:	f043 0304 	orr.w	r3, r3, #4
 800107e:	6193      	str	r3, [r2, #24]
 8001080:	4b23      	ldr	r3, [pc, #140]	@ (8001110 <HAL_ADC_MspInit+0xd4>)
 8001082:	699b      	ldr	r3, [r3, #24]
 8001084:	f003 0304 	and.w	r3, r3, #4
 8001088:	60bb      	str	r3, [r7, #8]
 800108a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800108c:	2301      	movs	r3, #1
 800108e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001090:	2303      	movs	r3, #3
 8001092:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001094:	f107 0310 	add.w	r3, r7, #16
 8001098:	4619      	mov	r1, r3
 800109a:	481e      	ldr	r0, [pc, #120]	@ (8001114 <HAL_ADC_MspInit+0xd8>)
 800109c:	f001 fa4a 	bl	8002534 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80010a0:	4b1d      	ldr	r3, [pc, #116]	@ (8001118 <HAL_ADC_MspInit+0xdc>)
 80010a2:	4a1e      	ldr	r2, [pc, #120]	@ (800111c <HAL_ADC_MspInit+0xe0>)
 80010a4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010a6:	4b1c      	ldr	r3, [pc, #112]	@ (8001118 <HAL_ADC_MspInit+0xdc>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80010ac:	4b1a      	ldr	r3, [pc, #104]	@ (8001118 <HAL_ADC_MspInit+0xdc>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80010b2:	4b19      	ldr	r3, [pc, #100]	@ (8001118 <HAL_ADC_MspInit+0xdc>)
 80010b4:	2280      	movs	r2, #128	@ 0x80
 80010b6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80010b8:	4b17      	ldr	r3, [pc, #92]	@ (8001118 <HAL_ADC_MspInit+0xdc>)
 80010ba:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80010be:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80010c0:	4b15      	ldr	r3, [pc, #84]	@ (8001118 <HAL_ADC_MspInit+0xdc>)
 80010c2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010c6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80010c8:	4b13      	ldr	r3, [pc, #76]	@ (8001118 <HAL_ADC_MspInit+0xdc>)
 80010ca:	2220      	movs	r2, #32
 80010cc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 80010ce:	4b12      	ldr	r3, [pc, #72]	@ (8001118 <HAL_ADC_MspInit+0xdc>)
 80010d0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80010d4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80010d6:	4810      	ldr	r0, [pc, #64]	@ (8001118 <HAL_ADC_MspInit+0xdc>)
 80010d8:	f001 f83e 	bl	8002158 <HAL_DMA_Init>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <HAL_ADC_MspInit+0xaa>
    {
      Error_Handler();
 80010e2:	f7ff ff73 	bl	8000fcc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	4a0b      	ldr	r2, [pc, #44]	@ (8001118 <HAL_ADC_MspInit+0xdc>)
 80010ea:	621a      	str	r2, [r3, #32]
 80010ec:	4a0a      	ldr	r2, [pc, #40]	@ (8001118 <HAL_ADC_MspInit+0xdc>)
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	6253      	str	r3, [r2, #36]	@ 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80010f2:	2200      	movs	r2, #0
 80010f4:	2100      	movs	r1, #0
 80010f6:	2012      	movs	r0, #18
 80010f8:	f000 fff7 	bl	80020ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80010fc:	2012      	movs	r0, #18
 80010fe:	f001 f810 	bl	8002122 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001102:	bf00      	nop
 8001104:	3720      	adds	r7, #32
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	40012400 	.word	0x40012400
 8001110:	40021000 	.word	0x40021000
 8001114:	40010800 	.word	0x40010800
 8001118:	20000220 	.word	0x20000220
 800111c:	40020008 	.word	0x40020008

08001120 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b084      	sub	sp, #16
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001130:	d114      	bne.n	800115c <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001132:	4b15      	ldr	r3, [pc, #84]	@ (8001188 <HAL_TIM_Base_MspInit+0x68>)
 8001134:	69db      	ldr	r3, [r3, #28]
 8001136:	4a14      	ldr	r2, [pc, #80]	@ (8001188 <HAL_TIM_Base_MspInit+0x68>)
 8001138:	f043 0301 	orr.w	r3, r3, #1
 800113c:	61d3      	str	r3, [r2, #28]
 800113e:	4b12      	ldr	r3, [pc, #72]	@ (8001188 <HAL_TIM_Base_MspInit+0x68>)
 8001140:	69db      	ldr	r3, [r3, #28]
 8001142:	f003 0301 	and.w	r3, r3, #1
 8001146:	60fb      	str	r3, [r7, #12]
 8001148:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800114a:	2200      	movs	r2, #0
 800114c:	2100      	movs	r1, #0
 800114e:	201c      	movs	r0, #28
 8001150:	f000 ffcb 	bl	80020ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001154:	201c      	movs	r0, #28
 8001156:	f000 ffe4 	bl	8002122 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 800115a:	e010      	b.n	800117e <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM3)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4a0a      	ldr	r2, [pc, #40]	@ (800118c <HAL_TIM_Base_MspInit+0x6c>)
 8001162:	4293      	cmp	r3, r2
 8001164:	d10b      	bne.n	800117e <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001166:	4b08      	ldr	r3, [pc, #32]	@ (8001188 <HAL_TIM_Base_MspInit+0x68>)
 8001168:	69db      	ldr	r3, [r3, #28]
 800116a:	4a07      	ldr	r2, [pc, #28]	@ (8001188 <HAL_TIM_Base_MspInit+0x68>)
 800116c:	f043 0302 	orr.w	r3, r3, #2
 8001170:	61d3      	str	r3, [r2, #28]
 8001172:	4b05      	ldr	r3, [pc, #20]	@ (8001188 <HAL_TIM_Base_MspInit+0x68>)
 8001174:	69db      	ldr	r3, [r3, #28]
 8001176:	f003 0302 	and.w	r3, r3, #2
 800117a:	60bb      	str	r3, [r7, #8]
 800117c:	68bb      	ldr	r3, [r7, #8]
}
 800117e:	bf00      	nop
 8001180:	3710      	adds	r7, #16
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	40021000 	.word	0x40021000
 800118c:	40000400 	.word	0x40000400

08001190 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b08a      	sub	sp, #40	@ 0x28
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001198:	f107 0314 	add.w	r3, r7, #20
 800119c:	2200      	movs	r2, #0
 800119e:	601a      	str	r2, [r3, #0]
 80011a0:	605a      	str	r2, [r3, #4]
 80011a2:	609a      	str	r2, [r3, #8]
 80011a4:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80011ae:	d12b      	bne.n	8001208 <HAL_TIM_MspPostInit+0x78>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011b0:	4b26      	ldr	r3, [pc, #152]	@ (800124c <HAL_TIM_MspPostInit+0xbc>)
 80011b2:	699b      	ldr	r3, [r3, #24]
 80011b4:	4a25      	ldr	r2, [pc, #148]	@ (800124c <HAL_TIM_MspPostInit+0xbc>)
 80011b6:	f043 0304 	orr.w	r3, r3, #4
 80011ba:	6193      	str	r3, [r2, #24]
 80011bc:	4b23      	ldr	r3, [pc, #140]	@ (800124c <HAL_TIM_MspPostInit+0xbc>)
 80011be:	699b      	ldr	r3, [r3, #24]
 80011c0:	f003 0304 	and.w	r3, r3, #4
 80011c4:	613b      	str	r3, [r7, #16]
 80011c6:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80011c8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80011cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ce:	2302      	movs	r3, #2
 80011d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011d2:	2302      	movs	r3, #2
 80011d4:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011d6:	f107 0314 	add.w	r3, r7, #20
 80011da:	4619      	mov	r1, r3
 80011dc:	481c      	ldr	r0, [pc, #112]	@ (8001250 <HAL_TIM_MspPostInit+0xc0>)
 80011de:	f001 f9a9 	bl	8002534 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 80011e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001254 <HAL_TIM_MspPostInit+0xc4>)
 80011e4:	685b      	ldr	r3, [r3, #4]
 80011e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80011e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80011ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80011f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011f2:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80011f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80011f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8001200:	4a14      	ldr	r2, [pc, #80]	@ (8001254 <HAL_TIM_MspPostInit+0xc4>)
 8001202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001204:	6053      	str	r3, [r2, #4]
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001206:	e01c      	b.n	8001242 <HAL_TIM_MspPostInit+0xb2>
  else if(htim->Instance==TIM3)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	4a12      	ldr	r2, [pc, #72]	@ (8001258 <HAL_TIM_MspPostInit+0xc8>)
 800120e:	4293      	cmp	r3, r2
 8001210:	d117      	bne.n	8001242 <HAL_TIM_MspPostInit+0xb2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001212:	4b0e      	ldr	r3, [pc, #56]	@ (800124c <HAL_TIM_MspPostInit+0xbc>)
 8001214:	699b      	ldr	r3, [r3, #24]
 8001216:	4a0d      	ldr	r2, [pc, #52]	@ (800124c <HAL_TIM_MspPostInit+0xbc>)
 8001218:	f043 0304 	orr.w	r3, r3, #4
 800121c:	6193      	str	r3, [r2, #24]
 800121e:	4b0b      	ldr	r3, [pc, #44]	@ (800124c <HAL_TIM_MspPostInit+0xbc>)
 8001220:	699b      	ldr	r3, [r3, #24]
 8001222:	f003 0304 	and.w	r3, r3, #4
 8001226:	60fb      	str	r3, [r7, #12]
 8001228:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800122a:	2340      	movs	r3, #64	@ 0x40
 800122c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800122e:	2302      	movs	r3, #2
 8001230:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001232:	2302      	movs	r3, #2
 8001234:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001236:	f107 0314 	add.w	r3, r7, #20
 800123a:	4619      	mov	r1, r3
 800123c:	4804      	ldr	r0, [pc, #16]	@ (8001250 <HAL_TIM_MspPostInit+0xc0>)
 800123e:	f001 f979 	bl	8002534 <HAL_GPIO_Init>
}
 8001242:	bf00      	nop
 8001244:	3728      	adds	r7, #40	@ 0x28
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	40021000 	.word	0x40021000
 8001250:	40010800 	.word	0x40010800
 8001254:	40010000 	.word	0x40010000
 8001258:	40000400 	.word	0x40000400

0800125c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b088      	sub	sp, #32
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001264:	f107 0310 	add.w	r3, r7, #16
 8001268:	2200      	movs	r2, #0
 800126a:	601a      	str	r2, [r3, #0]
 800126c:	605a      	str	r2, [r3, #4]
 800126e:	609a      	str	r2, [r3, #8]
 8001270:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	4a1c      	ldr	r2, [pc, #112]	@ (80012e8 <HAL_UART_MspInit+0x8c>)
 8001278:	4293      	cmp	r3, r2
 800127a:	d131      	bne.n	80012e0 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800127c:	4b1b      	ldr	r3, [pc, #108]	@ (80012ec <HAL_UART_MspInit+0x90>)
 800127e:	699b      	ldr	r3, [r3, #24]
 8001280:	4a1a      	ldr	r2, [pc, #104]	@ (80012ec <HAL_UART_MspInit+0x90>)
 8001282:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001286:	6193      	str	r3, [r2, #24]
 8001288:	4b18      	ldr	r3, [pc, #96]	@ (80012ec <HAL_UART_MspInit+0x90>)
 800128a:	699b      	ldr	r3, [r3, #24]
 800128c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001290:	60fb      	str	r3, [r7, #12]
 8001292:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001294:	4b15      	ldr	r3, [pc, #84]	@ (80012ec <HAL_UART_MspInit+0x90>)
 8001296:	699b      	ldr	r3, [r3, #24]
 8001298:	4a14      	ldr	r2, [pc, #80]	@ (80012ec <HAL_UART_MspInit+0x90>)
 800129a:	f043 0304 	orr.w	r3, r3, #4
 800129e:	6193      	str	r3, [r2, #24]
 80012a0:	4b12      	ldr	r3, [pc, #72]	@ (80012ec <HAL_UART_MspInit+0x90>)
 80012a2:	699b      	ldr	r3, [r3, #24]
 80012a4:	f003 0304 	and.w	r3, r3, #4
 80012a8:	60bb      	str	r3, [r7, #8]
 80012aa:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80012ac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80012b0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b2:	2302      	movs	r3, #2
 80012b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012b6:	2303      	movs	r3, #3
 80012b8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012ba:	f107 0310 	add.w	r3, r7, #16
 80012be:	4619      	mov	r1, r3
 80012c0:	480b      	ldr	r0, [pc, #44]	@ (80012f0 <HAL_UART_MspInit+0x94>)
 80012c2:	f001 f937 	bl	8002534 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80012c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012ca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012cc:	2300      	movs	r3, #0
 80012ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d0:	2300      	movs	r3, #0
 80012d2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012d4:	f107 0310 	add.w	r3, r7, #16
 80012d8:	4619      	mov	r1, r3
 80012da:	4805      	ldr	r0, [pc, #20]	@ (80012f0 <HAL_UART_MspInit+0x94>)
 80012dc:	f001 f92a 	bl	8002534 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80012e0:	bf00      	nop
 80012e2:	3720      	adds	r7, #32
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	40013800 	.word	0x40013800
 80012ec:	40021000 	.word	0x40021000
 80012f0:	40010800 	.word	0x40010800

080012f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012f4:	b480      	push	{r7}
 80012f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80012f8:	bf00      	nop
 80012fa:	e7fd      	b.n	80012f8 <NMI_Handler+0x4>

080012fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001300:	bf00      	nop
 8001302:	e7fd      	b.n	8001300 <HardFault_Handler+0x4>

08001304 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001304:	b480      	push	{r7}
 8001306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001308:	bf00      	nop
 800130a:	e7fd      	b.n	8001308 <MemManage_Handler+0x4>

0800130c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001310:	bf00      	nop
 8001312:	e7fd      	b.n	8001310 <BusFault_Handler+0x4>

08001314 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001318:	bf00      	nop
 800131a:	e7fd      	b.n	8001318 <UsageFault_Handler+0x4>

0800131c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001320:	bf00      	nop
 8001322:	46bd      	mov	sp, r7
 8001324:	bc80      	pop	{r7}
 8001326:	4770      	bx	lr

08001328 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001328:	b480      	push	{r7}
 800132a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800132c:	bf00      	nop
 800132e:	46bd      	mov	sp, r7
 8001330:	bc80      	pop	{r7}
 8001332:	4770      	bx	lr

08001334 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001338:	bf00      	nop
 800133a:	46bd      	mov	sp, r7
 800133c:	bc80      	pop	{r7}
 800133e:	4770      	bx	lr

08001340 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001344:	f000 f954 	bl	80015f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001348:	bf00      	nop
 800134a:	bd80      	pop	{r7, pc}

0800134c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001350:	4802      	ldr	r0, [pc, #8]	@ (800135c <DMA1_Channel1_IRQHandler+0x10>)
 8001352:	f000 ffbb 	bl	80022cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001356:	bf00      	nop
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	20000220 	.word	0x20000220

08001360 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001364:	4802      	ldr	r0, [pc, #8]	@ (8001370 <ADC1_2_IRQHandler+0x10>)
 8001366:	f000 fb15 	bl	8001994 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800136a:	bf00      	nop
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	200001f0 	.word	0x200001f0

08001374 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001378:	4802      	ldr	r0, [pc, #8]	@ (8001384 <TIM2_IRQHandler+0x10>)
 800137a:	f002 f86f 	bl	800345c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800137e:	bf00      	nop
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	20000264 	.word	0x20000264

08001388 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
  return 1;
 800138c:	2301      	movs	r3, #1
}
 800138e:	4618      	mov	r0, r3
 8001390:	46bd      	mov	sp, r7
 8001392:	bc80      	pop	{r7}
 8001394:	4770      	bx	lr

08001396 <_kill>:

int _kill(int pid, int sig)
{
 8001396:	b580      	push	{r7, lr}
 8001398:	b082      	sub	sp, #8
 800139a:	af00      	add	r7, sp, #0
 800139c:	6078      	str	r0, [r7, #4]
 800139e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80013a0:	f003 fcb2 	bl	8004d08 <__errno>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2216      	movs	r2, #22
 80013a8:	601a      	str	r2, [r3, #0]
  return -1;
 80013aa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80013ae:	4618      	mov	r0, r3
 80013b0:	3708      	adds	r7, #8
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}

080013b6 <_exit>:

void _exit (int status)
{
 80013b6:	b580      	push	{r7, lr}
 80013b8:	b082      	sub	sp, #8
 80013ba:	af00      	add	r7, sp, #0
 80013bc:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80013be:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80013c2:	6878      	ldr	r0, [r7, #4]
 80013c4:	f7ff ffe7 	bl	8001396 <_kill>
  while (1) {}    /* Make sure we hang here */
 80013c8:	bf00      	nop
 80013ca:	e7fd      	b.n	80013c8 <_exit+0x12>

080013cc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b086      	sub	sp, #24
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	60f8      	str	r0, [r7, #12]
 80013d4:	60b9      	str	r1, [r7, #8]
 80013d6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013d8:	2300      	movs	r3, #0
 80013da:	617b      	str	r3, [r7, #20]
 80013dc:	e00a      	b.n	80013f4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80013de:	f3af 8000 	nop.w
 80013e2:	4601      	mov	r1, r0
 80013e4:	68bb      	ldr	r3, [r7, #8]
 80013e6:	1c5a      	adds	r2, r3, #1
 80013e8:	60ba      	str	r2, [r7, #8]
 80013ea:	b2ca      	uxtb	r2, r1
 80013ec:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013ee:	697b      	ldr	r3, [r7, #20]
 80013f0:	3301      	adds	r3, #1
 80013f2:	617b      	str	r3, [r7, #20]
 80013f4:	697a      	ldr	r2, [r7, #20]
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	429a      	cmp	r2, r3
 80013fa:	dbf0      	blt.n	80013de <_read+0x12>
  }

  return len;
 80013fc:	687b      	ldr	r3, [r7, #4]
}
 80013fe:	4618      	mov	r0, r3
 8001400:	3718      	adds	r7, #24
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}

08001406 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001406:	b580      	push	{r7, lr}
 8001408:	b086      	sub	sp, #24
 800140a:	af00      	add	r7, sp, #0
 800140c:	60f8      	str	r0, [r7, #12]
 800140e:	60b9      	str	r1, [r7, #8]
 8001410:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001412:	2300      	movs	r3, #0
 8001414:	617b      	str	r3, [r7, #20]
 8001416:	e009      	b.n	800142c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001418:	68bb      	ldr	r3, [r7, #8]
 800141a:	1c5a      	adds	r2, r3, #1
 800141c:	60ba      	str	r2, [r7, #8]
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	4618      	mov	r0, r3
 8001422:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001426:	697b      	ldr	r3, [r7, #20]
 8001428:	3301      	adds	r3, #1
 800142a:	617b      	str	r3, [r7, #20]
 800142c:	697a      	ldr	r2, [r7, #20]
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	429a      	cmp	r2, r3
 8001432:	dbf1      	blt.n	8001418 <_write+0x12>
  }
  return len;
 8001434:	687b      	ldr	r3, [r7, #4]
}
 8001436:	4618      	mov	r0, r3
 8001438:	3718      	adds	r7, #24
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}

0800143e <_close>:

int _close(int file)
{
 800143e:	b480      	push	{r7}
 8001440:	b083      	sub	sp, #12
 8001442:	af00      	add	r7, sp, #0
 8001444:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001446:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800144a:	4618      	mov	r0, r3
 800144c:	370c      	adds	r7, #12
 800144e:	46bd      	mov	sp, r7
 8001450:	bc80      	pop	{r7}
 8001452:	4770      	bx	lr

08001454 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
 800145c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001464:	605a      	str	r2, [r3, #4]
  return 0;
 8001466:	2300      	movs	r3, #0
}
 8001468:	4618      	mov	r0, r3
 800146a:	370c      	adds	r7, #12
 800146c:	46bd      	mov	sp, r7
 800146e:	bc80      	pop	{r7}
 8001470:	4770      	bx	lr

08001472 <_isatty>:

int _isatty(int file)
{
 8001472:	b480      	push	{r7}
 8001474:	b083      	sub	sp, #12
 8001476:	af00      	add	r7, sp, #0
 8001478:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800147a:	2301      	movs	r3, #1
}
 800147c:	4618      	mov	r0, r3
 800147e:	370c      	adds	r7, #12
 8001480:	46bd      	mov	sp, r7
 8001482:	bc80      	pop	{r7}
 8001484:	4770      	bx	lr

08001486 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001486:	b480      	push	{r7}
 8001488:	b085      	sub	sp, #20
 800148a:	af00      	add	r7, sp, #0
 800148c:	60f8      	str	r0, [r7, #12]
 800148e:	60b9      	str	r1, [r7, #8]
 8001490:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001492:	2300      	movs	r3, #0
}
 8001494:	4618      	mov	r0, r3
 8001496:	3714      	adds	r7, #20
 8001498:	46bd      	mov	sp, r7
 800149a:	bc80      	pop	{r7}
 800149c:	4770      	bx	lr
	...

080014a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b086      	sub	sp, #24
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014a8:	4a14      	ldr	r2, [pc, #80]	@ (80014fc <_sbrk+0x5c>)
 80014aa:	4b15      	ldr	r3, [pc, #84]	@ (8001500 <_sbrk+0x60>)
 80014ac:	1ad3      	subs	r3, r2, r3
 80014ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014b0:	697b      	ldr	r3, [r7, #20]
 80014b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014b4:	4b13      	ldr	r3, [pc, #76]	@ (8001504 <_sbrk+0x64>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d102      	bne.n	80014c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014bc:	4b11      	ldr	r3, [pc, #68]	@ (8001504 <_sbrk+0x64>)
 80014be:	4a12      	ldr	r2, [pc, #72]	@ (8001508 <_sbrk+0x68>)
 80014c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014c2:	4b10      	ldr	r3, [pc, #64]	@ (8001504 <_sbrk+0x64>)
 80014c4:	681a      	ldr	r2, [r3, #0]
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	4413      	add	r3, r2
 80014ca:	693a      	ldr	r2, [r7, #16]
 80014cc:	429a      	cmp	r2, r3
 80014ce:	d207      	bcs.n	80014e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014d0:	f003 fc1a 	bl	8004d08 <__errno>
 80014d4:	4603      	mov	r3, r0
 80014d6:	220c      	movs	r2, #12
 80014d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014da:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80014de:	e009      	b.n	80014f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014e0:	4b08      	ldr	r3, [pc, #32]	@ (8001504 <_sbrk+0x64>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014e6:	4b07      	ldr	r3, [pc, #28]	@ (8001504 <_sbrk+0x64>)
 80014e8:	681a      	ldr	r2, [r3, #0]
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	4413      	add	r3, r2
 80014ee:	4a05      	ldr	r2, [pc, #20]	@ (8001504 <_sbrk+0x64>)
 80014f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014f2:	68fb      	ldr	r3, [r7, #12]
}
 80014f4:	4618      	mov	r0, r3
 80014f6:	3718      	adds	r7, #24
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	20005000 	.word	0x20005000
 8001500:	00000400 	.word	0x00000400
 8001504:	200003c0 	.word	0x200003c0
 8001508:	20000518 	.word	0x20000518

0800150c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800150c:	b480      	push	{r7}
 800150e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001510:	bf00      	nop
 8001512:	46bd      	mov	sp, r7
 8001514:	bc80      	pop	{r7}
 8001516:	4770      	bx	lr

08001518 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001518:	f7ff fff8 	bl	800150c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800151c:	480b      	ldr	r0, [pc, #44]	@ (800154c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800151e:	490c      	ldr	r1, [pc, #48]	@ (8001550 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001520:	4a0c      	ldr	r2, [pc, #48]	@ (8001554 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001522:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001524:	e002      	b.n	800152c <LoopCopyDataInit>

08001526 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001526:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001528:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800152a:	3304      	adds	r3, #4

0800152c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800152c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800152e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001530:	d3f9      	bcc.n	8001526 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001532:	4a09      	ldr	r2, [pc, #36]	@ (8001558 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001534:	4c09      	ldr	r4, [pc, #36]	@ (800155c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001536:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001538:	e001      	b.n	800153e <LoopFillZerobss>

0800153a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800153a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800153c:	3204      	adds	r2, #4

0800153e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800153e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001540:	d3fb      	bcc.n	800153a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001542:	f003 fbe7 	bl	8004d14 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001546:	f7ff fa9f 	bl	8000a88 <main>
  bx lr
 800154a:	4770      	bx	lr
  ldr r0, =_sdata
 800154c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001550:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001554:	08006e84 	.word	0x08006e84
  ldr r2, =_sbss
 8001558:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 800155c:	20000514 	.word	0x20000514

08001560 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001560:	e7fe      	b.n	8001560 <CAN1_RX1_IRQHandler>
	...

08001564 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001568:	4b08      	ldr	r3, [pc, #32]	@ (800158c <HAL_Init+0x28>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a07      	ldr	r2, [pc, #28]	@ (800158c <HAL_Init+0x28>)
 800156e:	f043 0310 	orr.w	r3, r3, #16
 8001572:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001574:	2003      	movs	r0, #3
 8001576:	f000 fdad 	bl	80020d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800157a:	200f      	movs	r0, #15
 800157c:	f000 f808 	bl	8001590 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001580:	f7ff fd2a 	bl	8000fd8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001584:	2300      	movs	r3, #0
}
 8001586:	4618      	mov	r0, r3
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	40022000 	.word	0x40022000

08001590 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001598:	4b12      	ldr	r3, [pc, #72]	@ (80015e4 <HAL_InitTick+0x54>)
 800159a:	681a      	ldr	r2, [r3, #0]
 800159c:	4b12      	ldr	r3, [pc, #72]	@ (80015e8 <HAL_InitTick+0x58>)
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	4619      	mov	r1, r3
 80015a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80015aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80015ae:	4618      	mov	r0, r3
 80015b0:	f000 fdc5 	bl	800213e <HAL_SYSTICK_Config>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80015ba:	2301      	movs	r3, #1
 80015bc:	e00e      	b.n	80015dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	2b0f      	cmp	r3, #15
 80015c2:	d80a      	bhi.n	80015da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015c4:	2200      	movs	r2, #0
 80015c6:	6879      	ldr	r1, [r7, #4]
 80015c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80015cc:	f000 fd8d 	bl	80020ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015d0:	4a06      	ldr	r2, [pc, #24]	@ (80015ec <HAL_InitTick+0x5c>)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015d6:	2300      	movs	r3, #0
 80015d8:	e000      	b.n	80015dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015da:	2301      	movs	r3, #1
}
 80015dc:	4618      	mov	r0, r3
 80015de:	3708      	adds	r7, #8
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	20000000 	.word	0x20000000
 80015e8:	20000008 	.word	0x20000008
 80015ec:	20000004 	.word	0x20000004

080015f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015f4:	4b05      	ldr	r3, [pc, #20]	@ (800160c <HAL_IncTick+0x1c>)
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	461a      	mov	r2, r3
 80015fa:	4b05      	ldr	r3, [pc, #20]	@ (8001610 <HAL_IncTick+0x20>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	4413      	add	r3, r2
 8001600:	4a03      	ldr	r2, [pc, #12]	@ (8001610 <HAL_IncTick+0x20>)
 8001602:	6013      	str	r3, [r2, #0]
}
 8001604:	bf00      	nop
 8001606:	46bd      	mov	sp, r7
 8001608:	bc80      	pop	{r7}
 800160a:	4770      	bx	lr
 800160c:	20000008 	.word	0x20000008
 8001610:	200003c4 	.word	0x200003c4

08001614 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
  return uwTick;
 8001618:	4b02      	ldr	r3, [pc, #8]	@ (8001624 <HAL_GetTick+0x10>)
 800161a:	681b      	ldr	r3, [r3, #0]
}
 800161c:	4618      	mov	r0, r3
 800161e:	46bd      	mov	sp, r7
 8001620:	bc80      	pop	{r7}
 8001622:	4770      	bx	lr
 8001624:	200003c4 	.word	0x200003c4

08001628 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b086      	sub	sp, #24
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001630:	2300      	movs	r3, #0
 8001632:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001634:	2300      	movs	r3, #0
 8001636:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001638:	2300      	movs	r3, #0
 800163a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800163c:	2300      	movs	r3, #0
 800163e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d101      	bne.n	800164a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001646:	2301      	movs	r3, #1
 8001648:	e0be      	b.n	80017c8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	689b      	ldr	r3, [r3, #8]
 800164e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001654:	2b00      	cmp	r3, #0
 8001656:	d109      	bne.n	800166c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	2200      	movs	r2, #0
 800165c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	2200      	movs	r2, #0
 8001662:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001666:	6878      	ldr	r0, [r7, #4]
 8001668:	f7ff fce8 	bl	800103c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800166c:	6878      	ldr	r0, [r7, #4]
 800166e:	f000 fbb5 	bl	8001ddc <ADC_ConversionStop_Disable>
 8001672:	4603      	mov	r3, r0
 8001674:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800167a:	f003 0310 	and.w	r3, r3, #16
 800167e:	2b00      	cmp	r3, #0
 8001680:	f040 8099 	bne.w	80017b6 <HAL_ADC_Init+0x18e>
 8001684:	7dfb      	ldrb	r3, [r7, #23]
 8001686:	2b00      	cmp	r3, #0
 8001688:	f040 8095 	bne.w	80017b6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001690:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001694:	f023 0302 	bic.w	r3, r3, #2
 8001698:	f043 0202 	orr.w	r2, r3, #2
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80016a8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	7b1b      	ldrb	r3, [r3, #12]
 80016ae:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80016b0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80016b2:	68ba      	ldr	r2, [r7, #8]
 80016b4:	4313      	orrs	r3, r2
 80016b6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80016c0:	d003      	beq.n	80016ca <HAL_ADC_Init+0xa2>
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	689b      	ldr	r3, [r3, #8]
 80016c6:	2b01      	cmp	r3, #1
 80016c8:	d102      	bne.n	80016d0 <HAL_ADC_Init+0xa8>
 80016ca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80016ce:	e000      	b.n	80016d2 <HAL_ADC_Init+0xaa>
 80016d0:	2300      	movs	r3, #0
 80016d2:	693a      	ldr	r2, [r7, #16]
 80016d4:	4313      	orrs	r3, r2
 80016d6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	7d1b      	ldrb	r3, [r3, #20]
 80016dc:	2b01      	cmp	r3, #1
 80016de:	d119      	bne.n	8001714 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	7b1b      	ldrb	r3, [r3, #12]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d109      	bne.n	80016fc <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	699b      	ldr	r3, [r3, #24]
 80016ec:	3b01      	subs	r3, #1
 80016ee:	035a      	lsls	r2, r3, #13
 80016f0:	693b      	ldr	r3, [r7, #16]
 80016f2:	4313      	orrs	r3, r2
 80016f4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80016f8:	613b      	str	r3, [r7, #16]
 80016fa:	e00b      	b.n	8001714 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001700:	f043 0220 	orr.w	r2, r3, #32
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800170c:	f043 0201 	orr.w	r2, r3, #1
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	693a      	ldr	r2, [r7, #16]
 8001724:	430a      	orrs	r2, r1
 8001726:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	689a      	ldr	r2, [r3, #8]
 800172e:	4b28      	ldr	r3, [pc, #160]	@ (80017d0 <HAL_ADC_Init+0x1a8>)
 8001730:	4013      	ands	r3, r2
 8001732:	687a      	ldr	r2, [r7, #4]
 8001734:	6812      	ldr	r2, [r2, #0]
 8001736:	68b9      	ldr	r1, [r7, #8]
 8001738:	430b      	orrs	r3, r1
 800173a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	689b      	ldr	r3, [r3, #8]
 8001740:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001744:	d003      	beq.n	800174e <HAL_ADC_Init+0x126>
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	689b      	ldr	r3, [r3, #8]
 800174a:	2b01      	cmp	r3, #1
 800174c:	d104      	bne.n	8001758 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	691b      	ldr	r3, [r3, #16]
 8001752:	3b01      	subs	r3, #1
 8001754:	051b      	lsls	r3, r3, #20
 8001756:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800175e:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	68fa      	ldr	r2, [r7, #12]
 8001768:	430a      	orrs	r2, r1
 800176a:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	689a      	ldr	r2, [r3, #8]
 8001772:	4b18      	ldr	r3, [pc, #96]	@ (80017d4 <HAL_ADC_Init+0x1ac>)
 8001774:	4013      	ands	r3, r2
 8001776:	68ba      	ldr	r2, [r7, #8]
 8001778:	429a      	cmp	r2, r3
 800177a:	d10b      	bne.n	8001794 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2200      	movs	r2, #0
 8001780:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001786:	f023 0303 	bic.w	r3, r3, #3
 800178a:	f043 0201 	orr.w	r2, r3, #1
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001792:	e018      	b.n	80017c6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001798:	f023 0312 	bic.w	r3, r3, #18
 800179c:	f043 0210 	orr.w	r2, r3, #16
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017a8:	f043 0201 	orr.w	r2, r3, #1
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80017b0:	2301      	movs	r3, #1
 80017b2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80017b4:	e007      	b.n	80017c6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017ba:	f043 0210 	orr.w	r2, r3, #16
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 80017c2:	2301      	movs	r3, #1
 80017c4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80017c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	3718      	adds	r7, #24
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	ffe1f7fd 	.word	0xffe1f7fd
 80017d4:	ff1f0efe 	.word	0xff1f0efe

080017d8 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b086      	sub	sp, #24
 80017dc:	af00      	add	r7, sp, #0
 80017de:	60f8      	str	r0, [r7, #12]
 80017e0:	60b9      	str	r1, [r7, #8]
 80017e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017e4:	2300      	movs	r3, #0
 80017e6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4a64      	ldr	r2, [pc, #400]	@ (8001980 <HAL_ADC_Start_DMA+0x1a8>)
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d004      	beq.n	80017fc <HAL_ADC_Start_DMA+0x24>
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	4a63      	ldr	r2, [pc, #396]	@ (8001984 <HAL_ADC_Start_DMA+0x1ac>)
 80017f8:	4293      	cmp	r3, r2
 80017fa:	d106      	bne.n	800180a <HAL_ADC_Start_DMA+0x32>
 80017fc:	4b60      	ldr	r3, [pc, #384]	@ (8001980 <HAL_ADC_Start_DMA+0x1a8>)
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001804:	2b00      	cmp	r3, #0
 8001806:	f040 80b3 	bne.w	8001970 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001810:	2b01      	cmp	r3, #1
 8001812:	d101      	bne.n	8001818 <HAL_ADC_Start_DMA+0x40>
 8001814:	2302      	movs	r3, #2
 8001816:	e0ae      	b.n	8001976 <HAL_ADC_Start_DMA+0x19e>
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	2201      	movs	r2, #1
 800181c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001820:	68f8      	ldr	r0, [r7, #12]
 8001822:	f000 fa81 	bl	8001d28 <ADC_Enable>
 8001826:	4603      	mov	r3, r0
 8001828:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800182a:	7dfb      	ldrb	r3, [r7, #23]
 800182c:	2b00      	cmp	r3, #0
 800182e:	f040 809a 	bne.w	8001966 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001836:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800183a:	f023 0301 	bic.w	r3, r3, #1
 800183e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4a4e      	ldr	r2, [pc, #312]	@ (8001984 <HAL_ADC_Start_DMA+0x1ac>)
 800184c:	4293      	cmp	r3, r2
 800184e:	d105      	bne.n	800185c <HAL_ADC_Start_DMA+0x84>
 8001850:	4b4b      	ldr	r3, [pc, #300]	@ (8001980 <HAL_ADC_Start_DMA+0x1a8>)
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001858:	2b00      	cmp	r3, #0
 800185a:	d115      	bne.n	8001888 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001860:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001872:	2b00      	cmp	r3, #0
 8001874:	d026      	beq.n	80018c4 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800187a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800187e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001886:	e01d      	b.n	80018c4 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800188c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4a39      	ldr	r2, [pc, #228]	@ (8001980 <HAL_ADC_Start_DMA+0x1a8>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d004      	beq.n	80018a8 <HAL_ADC_Start_DMA+0xd0>
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4a38      	ldr	r2, [pc, #224]	@ (8001984 <HAL_ADC_Start_DMA+0x1ac>)
 80018a4:	4293      	cmp	r3, r2
 80018a6:	d10d      	bne.n	80018c4 <HAL_ADC_Start_DMA+0xec>
 80018a8:	4b35      	ldr	r3, [pc, #212]	@ (8001980 <HAL_ADC_Start_DMA+0x1a8>)
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d007      	beq.n	80018c4 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018b8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80018bc:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d006      	beq.n	80018de <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018d4:	f023 0206 	bic.w	r2, r3, #6
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	62da      	str	r2, [r3, #44]	@ 0x2c
 80018dc:	e002      	b.n	80018e4 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	2200      	movs	r2, #0
 80018e2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	2200      	movs	r2, #0
 80018e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	6a1b      	ldr	r3, [r3, #32]
 80018f0:	4a25      	ldr	r2, [pc, #148]	@ (8001988 <HAL_ADC_Start_DMA+0x1b0>)
 80018f2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	6a1b      	ldr	r3, [r3, #32]
 80018f8:	4a24      	ldr	r2, [pc, #144]	@ (800198c <HAL_ADC_Start_DMA+0x1b4>)
 80018fa:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	6a1b      	ldr	r3, [r3, #32]
 8001900:	4a23      	ldr	r2, [pc, #140]	@ (8001990 <HAL_ADC_Start_DMA+0x1b8>)
 8001902:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f06f 0202 	mvn.w	r2, #2
 800190c:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	689a      	ldr	r2, [r3, #8]
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800191c:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	6a18      	ldr	r0, [r3, #32]
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	334c      	adds	r3, #76	@ 0x4c
 8001928:	4619      	mov	r1, r3
 800192a:	68ba      	ldr	r2, [r7, #8]
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	f000 fc6d 	bl	800220c <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	689b      	ldr	r3, [r3, #8]
 8001938:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800193c:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001940:	d108      	bne.n	8001954 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	689a      	ldr	r2, [r3, #8]
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001950:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001952:	e00f      	b.n	8001974 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	689a      	ldr	r2, [r3, #8]
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001962:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001964:	e006      	b.n	8001974 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	2200      	movs	r2, #0
 800196a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 800196e:	e001      	b.n	8001974 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001970:	2301      	movs	r3, #1
 8001972:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001974:	7dfb      	ldrb	r3, [r7, #23]
}
 8001976:	4618      	mov	r0, r3
 8001978:	3718      	adds	r7, #24
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	40012400 	.word	0x40012400
 8001984:	40012800 	.word	0x40012800
 8001988:	08001e5f 	.word	0x08001e5f
 800198c:	08001edb 	.word	0x08001edb
 8001990:	08001ef7 	.word	0x08001ef7

08001994 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b084      	sub	sp, #16
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 80019ac:	68bb      	ldr	r3, [r7, #8]
 80019ae:	f003 0320 	and.w	r3, r3, #32
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d03e      	beq.n	8001a34 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	f003 0302 	and.w	r3, r3, #2
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d039      	beq.n	8001a34 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019c4:	f003 0310 	and.w	r3, r3, #16
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d105      	bne.n	80019d8 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019d0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	689b      	ldr	r3, [r3, #8]
 80019de:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80019e2:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80019e6:	d11d      	bne.n	8001a24 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d119      	bne.n	8001a24 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	685a      	ldr	r2, [r3, #4]
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f022 0220 	bic.w	r2, r2, #32
 80019fe:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a04:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a10:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d105      	bne.n	8001a24 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a1c:	f043 0201 	orr.w	r2, r3, #1
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8001a24:	6878      	ldr	r0, [r7, #4]
 8001a26:	f7ff fabb 	bl	8000fa0 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f06f 0212 	mvn.w	r2, #18
 8001a32:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8001a34:	68bb      	ldr	r3, [r7, #8]
 8001a36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d04d      	beq.n	8001ada <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	f003 0304 	and.w	r3, r3, #4
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d048      	beq.n	8001ada <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a4c:	f003 0310 	and.w	r3, r3, #16
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d105      	bne.n	8001a60 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a58:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	689b      	ldr	r3, [r3, #8]
 8001a66:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8001a6a:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8001a6e:	d012      	beq.n	8001a96 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d125      	bne.n	8001aca <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	689b      	ldr	r3, [r3, #8]
 8001a84:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001a88:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001a8c:	d11d      	bne.n	8001aca <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d119      	bne.n	8001aca <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	685a      	ldr	r2, [r3, #4]
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001aa4:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001aaa:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ab6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d105      	bne.n	8001aca <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ac2:	f043 0201 	orr.w	r2, r3, #1
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001aca:	6878      	ldr	r0, [r7, #4]
 8001acc:	f000 fa2d 	bl	8001f2a <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f06f 020c 	mvn.w	r2, #12
 8001ad8:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8001ada:	68bb      	ldr	r3, [r7, #8]
 8001adc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d012      	beq.n	8001b0a <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	f003 0301 	and.w	r3, r3, #1
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d00d      	beq.n	8001b0a <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001af2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001afa:	6878      	ldr	r0, [r7, #4]
 8001afc:	f000 f809 	bl	8001b12 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f06f 0201 	mvn.w	r2, #1
 8001b08:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8001b0a:	bf00      	nop
 8001b0c:	3710      	adds	r7, #16
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}

08001b12 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001b12:	b480      	push	{r7}
 8001b14:	b083      	sub	sp, #12
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001b1a:	bf00      	nop
 8001b1c:	370c      	adds	r7, #12
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bc80      	pop	{r7}
 8001b22:	4770      	bx	lr

08001b24 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b083      	sub	sp, #12
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001b2c:	bf00      	nop
 8001b2e:	370c      	adds	r7, #12
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bc80      	pop	{r7}
 8001b34:	4770      	bx	lr
	...

08001b38 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001b38:	b480      	push	{r7}
 8001b3a:	b085      	sub	sp, #20
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
 8001b40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b42:	2300      	movs	r3, #0
 8001b44:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001b46:	2300      	movs	r3, #0
 8001b48:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	d101      	bne.n	8001b58 <HAL_ADC_ConfigChannel+0x20>
 8001b54:	2302      	movs	r3, #2
 8001b56:	e0dc      	b.n	8001d12 <HAL_ADC_ConfigChannel+0x1da>
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	2b06      	cmp	r3, #6
 8001b66:	d81c      	bhi.n	8001ba2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	685a      	ldr	r2, [r3, #4]
 8001b72:	4613      	mov	r3, r2
 8001b74:	009b      	lsls	r3, r3, #2
 8001b76:	4413      	add	r3, r2
 8001b78:	3b05      	subs	r3, #5
 8001b7a:	221f      	movs	r2, #31
 8001b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b80:	43db      	mvns	r3, r3
 8001b82:	4019      	ands	r1, r3
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	6818      	ldr	r0, [r3, #0]
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	685a      	ldr	r2, [r3, #4]
 8001b8c:	4613      	mov	r3, r2
 8001b8e:	009b      	lsls	r3, r3, #2
 8001b90:	4413      	add	r3, r2
 8001b92:	3b05      	subs	r3, #5
 8001b94:	fa00 f203 	lsl.w	r2, r0, r3
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	430a      	orrs	r2, r1
 8001b9e:	635a      	str	r2, [r3, #52]	@ 0x34
 8001ba0:	e03c      	b.n	8001c1c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	2b0c      	cmp	r3, #12
 8001ba8:	d81c      	bhi.n	8001be4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	685a      	ldr	r2, [r3, #4]
 8001bb4:	4613      	mov	r3, r2
 8001bb6:	009b      	lsls	r3, r3, #2
 8001bb8:	4413      	add	r3, r2
 8001bba:	3b23      	subs	r3, #35	@ 0x23
 8001bbc:	221f      	movs	r2, #31
 8001bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc2:	43db      	mvns	r3, r3
 8001bc4:	4019      	ands	r1, r3
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	6818      	ldr	r0, [r3, #0]
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	685a      	ldr	r2, [r3, #4]
 8001bce:	4613      	mov	r3, r2
 8001bd0:	009b      	lsls	r3, r3, #2
 8001bd2:	4413      	add	r3, r2
 8001bd4:	3b23      	subs	r3, #35	@ 0x23
 8001bd6:	fa00 f203 	lsl.w	r2, r0, r3
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	430a      	orrs	r2, r1
 8001be0:	631a      	str	r2, [r3, #48]	@ 0x30
 8001be2:	e01b      	b.n	8001c1c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	685a      	ldr	r2, [r3, #4]
 8001bee:	4613      	mov	r3, r2
 8001bf0:	009b      	lsls	r3, r3, #2
 8001bf2:	4413      	add	r3, r2
 8001bf4:	3b41      	subs	r3, #65	@ 0x41
 8001bf6:	221f      	movs	r2, #31
 8001bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfc:	43db      	mvns	r3, r3
 8001bfe:	4019      	ands	r1, r3
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	6818      	ldr	r0, [r3, #0]
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	685a      	ldr	r2, [r3, #4]
 8001c08:	4613      	mov	r3, r2
 8001c0a:	009b      	lsls	r3, r3, #2
 8001c0c:	4413      	add	r3, r2
 8001c0e:	3b41      	subs	r3, #65	@ 0x41
 8001c10:	fa00 f203 	lsl.w	r2, r0, r3
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	430a      	orrs	r2, r1
 8001c1a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	2b09      	cmp	r3, #9
 8001c22:	d91c      	bls.n	8001c5e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	68d9      	ldr	r1, [r3, #12]
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	681a      	ldr	r2, [r3, #0]
 8001c2e:	4613      	mov	r3, r2
 8001c30:	005b      	lsls	r3, r3, #1
 8001c32:	4413      	add	r3, r2
 8001c34:	3b1e      	subs	r3, #30
 8001c36:	2207      	movs	r2, #7
 8001c38:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3c:	43db      	mvns	r3, r3
 8001c3e:	4019      	ands	r1, r3
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	6898      	ldr	r0, [r3, #8]
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	4613      	mov	r3, r2
 8001c4a:	005b      	lsls	r3, r3, #1
 8001c4c:	4413      	add	r3, r2
 8001c4e:	3b1e      	subs	r3, #30
 8001c50:	fa00 f203 	lsl.w	r2, r0, r3
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	430a      	orrs	r2, r1
 8001c5a:	60da      	str	r2, [r3, #12]
 8001c5c:	e019      	b.n	8001c92 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	6919      	ldr	r1, [r3, #16]
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	681a      	ldr	r2, [r3, #0]
 8001c68:	4613      	mov	r3, r2
 8001c6a:	005b      	lsls	r3, r3, #1
 8001c6c:	4413      	add	r3, r2
 8001c6e:	2207      	movs	r2, #7
 8001c70:	fa02 f303 	lsl.w	r3, r2, r3
 8001c74:	43db      	mvns	r3, r3
 8001c76:	4019      	ands	r1, r3
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	6898      	ldr	r0, [r3, #8]
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	681a      	ldr	r2, [r3, #0]
 8001c80:	4613      	mov	r3, r2
 8001c82:	005b      	lsls	r3, r3, #1
 8001c84:	4413      	add	r3, r2
 8001c86:	fa00 f203 	lsl.w	r2, r0, r3
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	430a      	orrs	r2, r1
 8001c90:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	2b10      	cmp	r3, #16
 8001c98:	d003      	beq.n	8001ca2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001c9e:	2b11      	cmp	r3, #17
 8001ca0:	d132      	bne.n	8001d08 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	4a1d      	ldr	r2, [pc, #116]	@ (8001d1c <HAL_ADC_ConfigChannel+0x1e4>)
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	d125      	bne.n	8001cf8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d126      	bne.n	8001d08 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	689a      	ldr	r2, [r3, #8]
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001cc8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	2b10      	cmp	r3, #16
 8001cd0:	d11a      	bne.n	8001d08 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001cd2:	4b13      	ldr	r3, [pc, #76]	@ (8001d20 <HAL_ADC_ConfigChannel+0x1e8>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4a13      	ldr	r2, [pc, #76]	@ (8001d24 <HAL_ADC_ConfigChannel+0x1ec>)
 8001cd8:	fba2 2303 	umull	r2, r3, r2, r3
 8001cdc:	0c9a      	lsrs	r2, r3, #18
 8001cde:	4613      	mov	r3, r2
 8001ce0:	009b      	lsls	r3, r3, #2
 8001ce2:	4413      	add	r3, r2
 8001ce4:	005b      	lsls	r3, r3, #1
 8001ce6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001ce8:	e002      	b.n	8001cf0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001cea:	68bb      	ldr	r3, [r7, #8]
 8001cec:	3b01      	subs	r3, #1
 8001cee:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001cf0:	68bb      	ldr	r3, [r7, #8]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d1f9      	bne.n	8001cea <HAL_ADC_ConfigChannel+0x1b2>
 8001cf6:	e007      	b.n	8001d08 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cfc:	f043 0220 	orr.w	r2, r3, #32
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001d04:	2301      	movs	r3, #1
 8001d06:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001d10:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	3714      	adds	r7, #20
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bc80      	pop	{r7}
 8001d1a:	4770      	bx	lr
 8001d1c:	40012400 	.word	0x40012400
 8001d20:	20000000 	.word	0x20000000
 8001d24:	431bde83 	.word	0x431bde83

08001d28 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b084      	sub	sp, #16
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001d30:	2300      	movs	r3, #0
 8001d32:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001d34:	2300      	movs	r3, #0
 8001d36:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	689b      	ldr	r3, [r3, #8]
 8001d3e:	f003 0301 	and.w	r3, r3, #1
 8001d42:	2b01      	cmp	r3, #1
 8001d44:	d040      	beq.n	8001dc8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	689a      	ldr	r2, [r3, #8]
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f042 0201 	orr.w	r2, r2, #1
 8001d54:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001d56:	4b1f      	ldr	r3, [pc, #124]	@ (8001dd4 <ADC_Enable+0xac>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4a1f      	ldr	r2, [pc, #124]	@ (8001dd8 <ADC_Enable+0xb0>)
 8001d5c:	fba2 2303 	umull	r2, r3, r2, r3
 8001d60:	0c9b      	lsrs	r3, r3, #18
 8001d62:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001d64:	e002      	b.n	8001d6c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001d66:	68bb      	ldr	r3, [r7, #8]
 8001d68:	3b01      	subs	r3, #1
 8001d6a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001d6c:	68bb      	ldr	r3, [r7, #8]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d1f9      	bne.n	8001d66 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001d72:	f7ff fc4f 	bl	8001614 <HAL_GetTick>
 8001d76:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001d78:	e01f      	b.n	8001dba <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001d7a:	f7ff fc4b 	bl	8001614 <HAL_GetTick>
 8001d7e:	4602      	mov	r2, r0
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	1ad3      	subs	r3, r2, r3
 8001d84:	2b02      	cmp	r3, #2
 8001d86:	d918      	bls.n	8001dba <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	689b      	ldr	r3, [r3, #8]
 8001d8e:	f003 0301 	and.w	r3, r3, #1
 8001d92:	2b01      	cmp	r3, #1
 8001d94:	d011      	beq.n	8001dba <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d9a:	f043 0210 	orr.w	r2, r3, #16
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001da6:	f043 0201 	orr.w	r2, r3, #1
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2200      	movs	r2, #0
 8001db2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001db6:	2301      	movs	r3, #1
 8001db8:	e007      	b.n	8001dca <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	689b      	ldr	r3, [r3, #8]
 8001dc0:	f003 0301 	and.w	r3, r3, #1
 8001dc4:	2b01      	cmp	r3, #1
 8001dc6:	d1d8      	bne.n	8001d7a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001dc8:	2300      	movs	r3, #0
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	3710      	adds	r7, #16
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	20000000 	.word	0x20000000
 8001dd8:	431bde83 	.word	0x431bde83

08001ddc <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b084      	sub	sp, #16
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001de4:	2300      	movs	r3, #0
 8001de6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	689b      	ldr	r3, [r3, #8]
 8001dee:	f003 0301 	and.w	r3, r3, #1
 8001df2:	2b01      	cmp	r3, #1
 8001df4:	d12e      	bne.n	8001e54 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	689a      	ldr	r2, [r3, #8]
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f022 0201 	bic.w	r2, r2, #1
 8001e04:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001e06:	f7ff fc05 	bl	8001614 <HAL_GetTick>
 8001e0a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001e0c:	e01b      	b.n	8001e46 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001e0e:	f7ff fc01 	bl	8001614 <HAL_GetTick>
 8001e12:	4602      	mov	r2, r0
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	1ad3      	subs	r3, r2, r3
 8001e18:	2b02      	cmp	r3, #2
 8001e1a:	d914      	bls.n	8001e46 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	689b      	ldr	r3, [r3, #8]
 8001e22:	f003 0301 	and.w	r3, r3, #1
 8001e26:	2b01      	cmp	r3, #1
 8001e28:	d10d      	bne.n	8001e46 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e2e:	f043 0210 	orr.w	r2, r3, #16
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e3a:	f043 0201 	orr.w	r2, r3, #1
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8001e42:	2301      	movs	r3, #1
 8001e44:	e007      	b.n	8001e56 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	f003 0301 	and.w	r3, r3, #1
 8001e50:	2b01      	cmp	r3, #1
 8001e52:	d0dc      	beq.n	8001e0e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001e54:	2300      	movs	r3, #0
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	3710      	adds	r7, #16
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}

08001e5e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001e5e:	b580      	push	{r7, lr}
 8001e60:	b084      	sub	sp, #16
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e6a:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e70:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d127      	bne.n	8001ec8 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e7c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001e8e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001e92:	d115      	bne.n	8001ec0 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d111      	bne.n	8001ec0 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ea0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d105      	bne.n	8001ec0 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eb8:	f043 0201 	orr.w	r2, r3, #1
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001ec0:	68f8      	ldr	r0, [r7, #12]
 8001ec2:	f7ff f86d 	bl	8000fa0 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001ec6:	e004      	b.n	8001ed2 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	6a1b      	ldr	r3, [r3, #32]
 8001ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	4798      	blx	r3
}
 8001ed2:	bf00      	nop
 8001ed4:	3710      	adds	r7, #16
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}

08001eda <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001eda:	b580      	push	{r7, lr}
 8001edc:	b084      	sub	sp, #16
 8001ede:	af00      	add	r7, sp, #0
 8001ee0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ee6:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001ee8:	68f8      	ldr	r0, [r7, #12]
 8001eea:	f7ff f843 	bl	8000f74 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001eee:	bf00      	nop
 8001ef0:	3710      	adds	r7, #16
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}

08001ef6 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001ef6:	b580      	push	{r7, lr}
 8001ef8:	b084      	sub	sp, #16
 8001efa:	af00      	add	r7, sp, #0
 8001efc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f02:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f08:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f14:	f043 0204 	orr.w	r2, r3, #4
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001f1c:	68f8      	ldr	r0, [r7, #12]
 8001f1e:	f7ff fe01 	bl	8001b24 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001f22:	bf00      	nop
 8001f24:	3710      	adds	r7, #16
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}

08001f2a <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001f2a:	b480      	push	{r7}
 8001f2c:	b083      	sub	sp, #12
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8001f32:	bf00      	nop
 8001f34:	370c      	adds	r7, #12
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bc80      	pop	{r7}
 8001f3a:	4770      	bx	lr

08001f3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b085      	sub	sp, #20
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	f003 0307 	and.w	r3, r3, #7
 8001f4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f4c:	4b0c      	ldr	r3, [pc, #48]	@ (8001f80 <__NVIC_SetPriorityGrouping+0x44>)
 8001f4e:	68db      	ldr	r3, [r3, #12]
 8001f50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f52:	68ba      	ldr	r2, [r7, #8]
 8001f54:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f58:	4013      	ands	r3, r2
 8001f5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f60:	68bb      	ldr	r3, [r7, #8]
 8001f62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f64:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f6e:	4a04      	ldr	r2, [pc, #16]	@ (8001f80 <__NVIC_SetPriorityGrouping+0x44>)
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	60d3      	str	r3, [r2, #12]
}
 8001f74:	bf00      	nop
 8001f76:	3714      	adds	r7, #20
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bc80      	pop	{r7}
 8001f7c:	4770      	bx	lr
 8001f7e:	bf00      	nop
 8001f80:	e000ed00 	.word	0xe000ed00

08001f84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f84:	b480      	push	{r7}
 8001f86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f88:	4b04      	ldr	r3, [pc, #16]	@ (8001f9c <__NVIC_GetPriorityGrouping+0x18>)
 8001f8a:	68db      	ldr	r3, [r3, #12]
 8001f8c:	0a1b      	lsrs	r3, r3, #8
 8001f8e:	f003 0307 	and.w	r3, r3, #7
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bc80      	pop	{r7}
 8001f98:	4770      	bx	lr
 8001f9a:	bf00      	nop
 8001f9c:	e000ed00 	.word	0xe000ed00

08001fa0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b083      	sub	sp, #12
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001faa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	db0b      	blt.n	8001fca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fb2:	79fb      	ldrb	r3, [r7, #7]
 8001fb4:	f003 021f 	and.w	r2, r3, #31
 8001fb8:	4906      	ldr	r1, [pc, #24]	@ (8001fd4 <__NVIC_EnableIRQ+0x34>)
 8001fba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fbe:	095b      	lsrs	r3, r3, #5
 8001fc0:	2001      	movs	r0, #1
 8001fc2:	fa00 f202 	lsl.w	r2, r0, r2
 8001fc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001fca:	bf00      	nop
 8001fcc:	370c      	adds	r7, #12
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bc80      	pop	{r7}
 8001fd2:	4770      	bx	lr
 8001fd4:	e000e100 	.word	0xe000e100

08001fd8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b083      	sub	sp, #12
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	4603      	mov	r3, r0
 8001fe0:	6039      	str	r1, [r7, #0]
 8001fe2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fe4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	db0a      	blt.n	8002002 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	b2da      	uxtb	r2, r3
 8001ff0:	490c      	ldr	r1, [pc, #48]	@ (8002024 <__NVIC_SetPriority+0x4c>)
 8001ff2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ff6:	0112      	lsls	r2, r2, #4
 8001ff8:	b2d2      	uxtb	r2, r2
 8001ffa:	440b      	add	r3, r1
 8001ffc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002000:	e00a      	b.n	8002018 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	b2da      	uxtb	r2, r3
 8002006:	4908      	ldr	r1, [pc, #32]	@ (8002028 <__NVIC_SetPriority+0x50>)
 8002008:	79fb      	ldrb	r3, [r7, #7]
 800200a:	f003 030f 	and.w	r3, r3, #15
 800200e:	3b04      	subs	r3, #4
 8002010:	0112      	lsls	r2, r2, #4
 8002012:	b2d2      	uxtb	r2, r2
 8002014:	440b      	add	r3, r1
 8002016:	761a      	strb	r2, [r3, #24]
}
 8002018:	bf00      	nop
 800201a:	370c      	adds	r7, #12
 800201c:	46bd      	mov	sp, r7
 800201e:	bc80      	pop	{r7}
 8002020:	4770      	bx	lr
 8002022:	bf00      	nop
 8002024:	e000e100 	.word	0xe000e100
 8002028:	e000ed00 	.word	0xe000ed00

0800202c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800202c:	b480      	push	{r7}
 800202e:	b089      	sub	sp, #36	@ 0x24
 8002030:	af00      	add	r7, sp, #0
 8002032:	60f8      	str	r0, [r7, #12]
 8002034:	60b9      	str	r1, [r7, #8]
 8002036:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	f003 0307 	and.w	r3, r3, #7
 800203e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002040:	69fb      	ldr	r3, [r7, #28]
 8002042:	f1c3 0307 	rsb	r3, r3, #7
 8002046:	2b04      	cmp	r3, #4
 8002048:	bf28      	it	cs
 800204a:	2304      	movcs	r3, #4
 800204c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800204e:	69fb      	ldr	r3, [r7, #28]
 8002050:	3304      	adds	r3, #4
 8002052:	2b06      	cmp	r3, #6
 8002054:	d902      	bls.n	800205c <NVIC_EncodePriority+0x30>
 8002056:	69fb      	ldr	r3, [r7, #28]
 8002058:	3b03      	subs	r3, #3
 800205a:	e000      	b.n	800205e <NVIC_EncodePriority+0x32>
 800205c:	2300      	movs	r3, #0
 800205e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002060:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002064:	69bb      	ldr	r3, [r7, #24]
 8002066:	fa02 f303 	lsl.w	r3, r2, r3
 800206a:	43da      	mvns	r2, r3
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	401a      	ands	r2, r3
 8002070:	697b      	ldr	r3, [r7, #20]
 8002072:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002074:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	fa01 f303 	lsl.w	r3, r1, r3
 800207e:	43d9      	mvns	r1, r3
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002084:	4313      	orrs	r3, r2
         );
}
 8002086:	4618      	mov	r0, r3
 8002088:	3724      	adds	r7, #36	@ 0x24
 800208a:	46bd      	mov	sp, r7
 800208c:	bc80      	pop	{r7}
 800208e:	4770      	bx	lr

08002090 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b082      	sub	sp, #8
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	3b01      	subs	r3, #1
 800209c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80020a0:	d301      	bcc.n	80020a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020a2:	2301      	movs	r3, #1
 80020a4:	e00f      	b.n	80020c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020a6:	4a0a      	ldr	r2, [pc, #40]	@ (80020d0 <SysTick_Config+0x40>)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	3b01      	subs	r3, #1
 80020ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020ae:	210f      	movs	r1, #15
 80020b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80020b4:	f7ff ff90 	bl	8001fd8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020b8:	4b05      	ldr	r3, [pc, #20]	@ (80020d0 <SysTick_Config+0x40>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020be:	4b04      	ldr	r3, [pc, #16]	@ (80020d0 <SysTick_Config+0x40>)
 80020c0:	2207      	movs	r2, #7
 80020c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020c4:	2300      	movs	r3, #0
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	3708      	adds	r7, #8
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	e000e010 	.word	0xe000e010

080020d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b082      	sub	sp, #8
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020dc:	6878      	ldr	r0, [r7, #4]
 80020de:	f7ff ff2d 	bl	8001f3c <__NVIC_SetPriorityGrouping>
}
 80020e2:	bf00      	nop
 80020e4:	3708      	adds	r7, #8
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}

080020ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020ea:	b580      	push	{r7, lr}
 80020ec:	b086      	sub	sp, #24
 80020ee:	af00      	add	r7, sp, #0
 80020f0:	4603      	mov	r3, r0
 80020f2:	60b9      	str	r1, [r7, #8]
 80020f4:	607a      	str	r2, [r7, #4]
 80020f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020f8:	2300      	movs	r3, #0
 80020fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020fc:	f7ff ff42 	bl	8001f84 <__NVIC_GetPriorityGrouping>
 8002100:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002102:	687a      	ldr	r2, [r7, #4]
 8002104:	68b9      	ldr	r1, [r7, #8]
 8002106:	6978      	ldr	r0, [r7, #20]
 8002108:	f7ff ff90 	bl	800202c <NVIC_EncodePriority>
 800210c:	4602      	mov	r2, r0
 800210e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002112:	4611      	mov	r1, r2
 8002114:	4618      	mov	r0, r3
 8002116:	f7ff ff5f 	bl	8001fd8 <__NVIC_SetPriority>
}
 800211a:	bf00      	nop
 800211c:	3718      	adds	r7, #24
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}

08002122 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002122:	b580      	push	{r7, lr}
 8002124:	b082      	sub	sp, #8
 8002126:	af00      	add	r7, sp, #0
 8002128:	4603      	mov	r3, r0
 800212a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800212c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002130:	4618      	mov	r0, r3
 8002132:	f7ff ff35 	bl	8001fa0 <__NVIC_EnableIRQ>
}
 8002136:	bf00      	nop
 8002138:	3708      	adds	r7, #8
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}

0800213e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800213e:	b580      	push	{r7, lr}
 8002140:	b082      	sub	sp, #8
 8002142:	af00      	add	r7, sp, #0
 8002144:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002146:	6878      	ldr	r0, [r7, #4]
 8002148:	f7ff ffa2 	bl	8002090 <SysTick_Config>
 800214c:	4603      	mov	r3, r0
}
 800214e:	4618      	mov	r0, r3
 8002150:	3708      	adds	r7, #8
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}
	...

08002158 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002158:	b480      	push	{r7}
 800215a:	b085      	sub	sp, #20
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002160:	2300      	movs	r3, #0
 8002162:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d101      	bne.n	800216e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800216a:	2301      	movs	r3, #1
 800216c:	e043      	b.n	80021f6 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	461a      	mov	r2, r3
 8002174:	4b22      	ldr	r3, [pc, #136]	@ (8002200 <HAL_DMA_Init+0xa8>)
 8002176:	4413      	add	r3, r2
 8002178:	4a22      	ldr	r2, [pc, #136]	@ (8002204 <HAL_DMA_Init+0xac>)
 800217a:	fba2 2303 	umull	r2, r3, r2, r3
 800217e:	091b      	lsrs	r3, r3, #4
 8002180:	009a      	lsls	r2, r3, #2
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	4a1f      	ldr	r2, [pc, #124]	@ (8002208 <HAL_DMA_Init+0xb0>)
 800218a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2202      	movs	r2, #2
 8002190:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80021a2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80021a6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80021b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	68db      	ldr	r3, [r3, #12]
 80021b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	695b      	ldr	r3, [r3, #20]
 80021c2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021c8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	69db      	ldr	r3, [r3, #28]
 80021ce:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80021d0:	68fa      	ldr	r2, [r7, #12]
 80021d2:	4313      	orrs	r3, r2
 80021d4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	68fa      	ldr	r2, [r7, #12]
 80021dc:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2200      	movs	r2, #0
 80021e2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	2201      	movs	r2, #1
 80021e8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2200      	movs	r2, #0
 80021f0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80021f4:	2300      	movs	r3, #0
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	3714      	adds	r7, #20
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bc80      	pop	{r7}
 80021fe:	4770      	bx	lr
 8002200:	bffdfff8 	.word	0xbffdfff8
 8002204:	cccccccd 	.word	0xcccccccd
 8002208:	40020000 	.word	0x40020000

0800220c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b086      	sub	sp, #24
 8002210:	af00      	add	r7, sp, #0
 8002212:	60f8      	str	r0, [r7, #12]
 8002214:	60b9      	str	r1, [r7, #8]
 8002216:	607a      	str	r2, [r7, #4]
 8002218:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800221a:	2300      	movs	r3, #0
 800221c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002224:	2b01      	cmp	r3, #1
 8002226:	d101      	bne.n	800222c <HAL_DMA_Start_IT+0x20>
 8002228:	2302      	movs	r3, #2
 800222a:	e04b      	b.n	80022c4 <HAL_DMA_Start_IT+0xb8>
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	2201      	movs	r2, #1
 8002230:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800223a:	b2db      	uxtb	r3, r3
 800223c:	2b01      	cmp	r3, #1
 800223e:	d13a      	bne.n	80022b6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	2202      	movs	r2, #2
 8002244:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	2200      	movs	r2, #0
 800224c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	681a      	ldr	r2, [r3, #0]
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f022 0201 	bic.w	r2, r2, #1
 800225c:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	687a      	ldr	r2, [r7, #4]
 8002262:	68b9      	ldr	r1, [r7, #8]
 8002264:	68f8      	ldr	r0, [r7, #12]
 8002266:	f000 f937 	bl	80024d8 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800226e:	2b00      	cmp	r3, #0
 8002270:	d008      	beq.n	8002284 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	681a      	ldr	r2, [r3, #0]
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f042 020e 	orr.w	r2, r2, #14
 8002280:	601a      	str	r2, [r3, #0]
 8002282:	e00f      	b.n	80022a4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	681a      	ldr	r2, [r3, #0]
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f022 0204 	bic.w	r2, r2, #4
 8002292:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	681a      	ldr	r2, [r3, #0]
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f042 020a 	orr.w	r2, r2, #10
 80022a2:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	681a      	ldr	r2, [r3, #0]
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f042 0201 	orr.w	r2, r2, #1
 80022b2:	601a      	str	r2, [r3, #0]
 80022b4:	e005      	b.n	80022c2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	2200      	movs	r2, #0
 80022ba:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80022be:	2302      	movs	r3, #2
 80022c0:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80022c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	3718      	adds	r7, #24
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}

080022cc <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b084      	sub	sp, #16
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e8:	2204      	movs	r2, #4
 80022ea:	409a      	lsls	r2, r3
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	4013      	ands	r3, r2
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d04f      	beq.n	8002394 <HAL_DMA_IRQHandler+0xc8>
 80022f4:	68bb      	ldr	r3, [r7, #8]
 80022f6:	f003 0304 	and.w	r3, r3, #4
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d04a      	beq.n	8002394 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f003 0320 	and.w	r3, r3, #32
 8002308:	2b00      	cmp	r3, #0
 800230a:	d107      	bne.n	800231c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f022 0204 	bic.w	r2, r2, #4
 800231a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a66      	ldr	r2, [pc, #408]	@ (80024bc <HAL_DMA_IRQHandler+0x1f0>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d029      	beq.n	800237a <HAL_DMA_IRQHandler+0xae>
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4a65      	ldr	r2, [pc, #404]	@ (80024c0 <HAL_DMA_IRQHandler+0x1f4>)
 800232c:	4293      	cmp	r3, r2
 800232e:	d022      	beq.n	8002376 <HAL_DMA_IRQHandler+0xaa>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a63      	ldr	r2, [pc, #396]	@ (80024c4 <HAL_DMA_IRQHandler+0x1f8>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d01a      	beq.n	8002370 <HAL_DMA_IRQHandler+0xa4>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4a62      	ldr	r2, [pc, #392]	@ (80024c8 <HAL_DMA_IRQHandler+0x1fc>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d012      	beq.n	800236a <HAL_DMA_IRQHandler+0x9e>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a60      	ldr	r2, [pc, #384]	@ (80024cc <HAL_DMA_IRQHandler+0x200>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d00a      	beq.n	8002364 <HAL_DMA_IRQHandler+0x98>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4a5f      	ldr	r2, [pc, #380]	@ (80024d0 <HAL_DMA_IRQHandler+0x204>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d102      	bne.n	800235e <HAL_DMA_IRQHandler+0x92>
 8002358:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800235c:	e00e      	b.n	800237c <HAL_DMA_IRQHandler+0xb0>
 800235e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002362:	e00b      	b.n	800237c <HAL_DMA_IRQHandler+0xb0>
 8002364:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002368:	e008      	b.n	800237c <HAL_DMA_IRQHandler+0xb0>
 800236a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800236e:	e005      	b.n	800237c <HAL_DMA_IRQHandler+0xb0>
 8002370:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002374:	e002      	b.n	800237c <HAL_DMA_IRQHandler+0xb0>
 8002376:	2340      	movs	r3, #64	@ 0x40
 8002378:	e000      	b.n	800237c <HAL_DMA_IRQHandler+0xb0>
 800237a:	2304      	movs	r3, #4
 800237c:	4a55      	ldr	r2, [pc, #340]	@ (80024d4 <HAL_DMA_IRQHandler+0x208>)
 800237e:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002384:	2b00      	cmp	r3, #0
 8002386:	f000 8094 	beq.w	80024b2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800238e:	6878      	ldr	r0, [r7, #4]
 8002390:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002392:	e08e      	b.n	80024b2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002398:	2202      	movs	r2, #2
 800239a:	409a      	lsls	r2, r3
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	4013      	ands	r3, r2
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d056      	beq.n	8002452 <HAL_DMA_IRQHandler+0x186>
 80023a4:	68bb      	ldr	r3, [r7, #8]
 80023a6:	f003 0302 	and.w	r3, r3, #2
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d051      	beq.n	8002452 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f003 0320 	and.w	r3, r3, #32
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d10b      	bne.n	80023d4 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	681a      	ldr	r2, [r3, #0]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f022 020a 	bic.w	r2, r2, #10
 80023ca:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2201      	movs	r2, #1
 80023d0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a38      	ldr	r2, [pc, #224]	@ (80024bc <HAL_DMA_IRQHandler+0x1f0>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d029      	beq.n	8002432 <HAL_DMA_IRQHandler+0x166>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4a37      	ldr	r2, [pc, #220]	@ (80024c0 <HAL_DMA_IRQHandler+0x1f4>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d022      	beq.n	800242e <HAL_DMA_IRQHandler+0x162>
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a35      	ldr	r2, [pc, #212]	@ (80024c4 <HAL_DMA_IRQHandler+0x1f8>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d01a      	beq.n	8002428 <HAL_DMA_IRQHandler+0x15c>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a34      	ldr	r2, [pc, #208]	@ (80024c8 <HAL_DMA_IRQHandler+0x1fc>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d012      	beq.n	8002422 <HAL_DMA_IRQHandler+0x156>
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a32      	ldr	r2, [pc, #200]	@ (80024cc <HAL_DMA_IRQHandler+0x200>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d00a      	beq.n	800241c <HAL_DMA_IRQHandler+0x150>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4a31      	ldr	r2, [pc, #196]	@ (80024d0 <HAL_DMA_IRQHandler+0x204>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d102      	bne.n	8002416 <HAL_DMA_IRQHandler+0x14a>
 8002410:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002414:	e00e      	b.n	8002434 <HAL_DMA_IRQHandler+0x168>
 8002416:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800241a:	e00b      	b.n	8002434 <HAL_DMA_IRQHandler+0x168>
 800241c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002420:	e008      	b.n	8002434 <HAL_DMA_IRQHandler+0x168>
 8002422:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002426:	e005      	b.n	8002434 <HAL_DMA_IRQHandler+0x168>
 8002428:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800242c:	e002      	b.n	8002434 <HAL_DMA_IRQHandler+0x168>
 800242e:	2320      	movs	r3, #32
 8002430:	e000      	b.n	8002434 <HAL_DMA_IRQHandler+0x168>
 8002432:	2302      	movs	r3, #2
 8002434:	4a27      	ldr	r2, [pc, #156]	@ (80024d4 <HAL_DMA_IRQHandler+0x208>)
 8002436:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2200      	movs	r2, #0
 800243c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002444:	2b00      	cmp	r3, #0
 8002446:	d034      	beq.n	80024b2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800244c:	6878      	ldr	r0, [r7, #4]
 800244e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002450:	e02f      	b.n	80024b2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002456:	2208      	movs	r2, #8
 8002458:	409a      	lsls	r2, r3
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	4013      	ands	r3, r2
 800245e:	2b00      	cmp	r3, #0
 8002460:	d028      	beq.n	80024b4 <HAL_DMA_IRQHandler+0x1e8>
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	f003 0308 	and.w	r3, r3, #8
 8002468:	2b00      	cmp	r3, #0
 800246a:	d023      	beq.n	80024b4 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f022 020e 	bic.w	r2, r2, #14
 800247a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002484:	2101      	movs	r1, #1
 8002486:	fa01 f202 	lsl.w	r2, r1, r2
 800248a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2201      	movs	r2, #1
 8002490:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2201      	movs	r2, #1
 8002496:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2200      	movs	r2, #0
 800249e:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d004      	beq.n	80024b4 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ae:	6878      	ldr	r0, [r7, #4]
 80024b0:	4798      	blx	r3
    }
  }
  return;
 80024b2:	bf00      	nop
 80024b4:	bf00      	nop
}
 80024b6:	3710      	adds	r7, #16
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}
 80024bc:	40020008 	.word	0x40020008
 80024c0:	4002001c 	.word	0x4002001c
 80024c4:	40020030 	.word	0x40020030
 80024c8:	40020044 	.word	0x40020044
 80024cc:	40020058 	.word	0x40020058
 80024d0:	4002006c 	.word	0x4002006c
 80024d4:	40020000 	.word	0x40020000

080024d8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80024d8:	b480      	push	{r7}
 80024da:	b085      	sub	sp, #20
 80024dc:	af00      	add	r7, sp, #0
 80024de:	60f8      	str	r0, [r7, #12]
 80024e0:	60b9      	str	r1, [r7, #8]
 80024e2:	607a      	str	r2, [r7, #4]
 80024e4:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024ee:	2101      	movs	r1, #1
 80024f0:	fa01 f202 	lsl.w	r2, r1, r2
 80024f4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	683a      	ldr	r2, [r7, #0]
 80024fc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	2b10      	cmp	r3, #16
 8002504:	d108      	bne.n	8002518 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	687a      	ldr	r2, [r7, #4]
 800250c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	68ba      	ldr	r2, [r7, #8]
 8002514:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002516:	e007      	b.n	8002528 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	68ba      	ldr	r2, [r7, #8]
 800251e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	687a      	ldr	r2, [r7, #4]
 8002526:	60da      	str	r2, [r3, #12]
}
 8002528:	bf00      	nop
 800252a:	3714      	adds	r7, #20
 800252c:	46bd      	mov	sp, r7
 800252e:	bc80      	pop	{r7}
 8002530:	4770      	bx	lr
	...

08002534 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002534:	b480      	push	{r7}
 8002536:	b08b      	sub	sp, #44	@ 0x2c
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
 800253c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800253e:	2300      	movs	r3, #0
 8002540:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002542:	2300      	movs	r3, #0
 8002544:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002546:	e169      	b.n	800281c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002548:	2201      	movs	r2, #1
 800254a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800254c:	fa02 f303 	lsl.w	r3, r2, r3
 8002550:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	69fa      	ldr	r2, [r7, #28]
 8002558:	4013      	ands	r3, r2
 800255a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800255c:	69ba      	ldr	r2, [r7, #24]
 800255e:	69fb      	ldr	r3, [r7, #28]
 8002560:	429a      	cmp	r2, r3
 8002562:	f040 8158 	bne.w	8002816 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	4a9a      	ldr	r2, [pc, #616]	@ (80027d4 <HAL_GPIO_Init+0x2a0>)
 800256c:	4293      	cmp	r3, r2
 800256e:	d05e      	beq.n	800262e <HAL_GPIO_Init+0xfa>
 8002570:	4a98      	ldr	r2, [pc, #608]	@ (80027d4 <HAL_GPIO_Init+0x2a0>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d875      	bhi.n	8002662 <HAL_GPIO_Init+0x12e>
 8002576:	4a98      	ldr	r2, [pc, #608]	@ (80027d8 <HAL_GPIO_Init+0x2a4>)
 8002578:	4293      	cmp	r3, r2
 800257a:	d058      	beq.n	800262e <HAL_GPIO_Init+0xfa>
 800257c:	4a96      	ldr	r2, [pc, #600]	@ (80027d8 <HAL_GPIO_Init+0x2a4>)
 800257e:	4293      	cmp	r3, r2
 8002580:	d86f      	bhi.n	8002662 <HAL_GPIO_Init+0x12e>
 8002582:	4a96      	ldr	r2, [pc, #600]	@ (80027dc <HAL_GPIO_Init+0x2a8>)
 8002584:	4293      	cmp	r3, r2
 8002586:	d052      	beq.n	800262e <HAL_GPIO_Init+0xfa>
 8002588:	4a94      	ldr	r2, [pc, #592]	@ (80027dc <HAL_GPIO_Init+0x2a8>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d869      	bhi.n	8002662 <HAL_GPIO_Init+0x12e>
 800258e:	4a94      	ldr	r2, [pc, #592]	@ (80027e0 <HAL_GPIO_Init+0x2ac>)
 8002590:	4293      	cmp	r3, r2
 8002592:	d04c      	beq.n	800262e <HAL_GPIO_Init+0xfa>
 8002594:	4a92      	ldr	r2, [pc, #584]	@ (80027e0 <HAL_GPIO_Init+0x2ac>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d863      	bhi.n	8002662 <HAL_GPIO_Init+0x12e>
 800259a:	4a92      	ldr	r2, [pc, #584]	@ (80027e4 <HAL_GPIO_Init+0x2b0>)
 800259c:	4293      	cmp	r3, r2
 800259e:	d046      	beq.n	800262e <HAL_GPIO_Init+0xfa>
 80025a0:	4a90      	ldr	r2, [pc, #576]	@ (80027e4 <HAL_GPIO_Init+0x2b0>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	d85d      	bhi.n	8002662 <HAL_GPIO_Init+0x12e>
 80025a6:	2b12      	cmp	r3, #18
 80025a8:	d82a      	bhi.n	8002600 <HAL_GPIO_Init+0xcc>
 80025aa:	2b12      	cmp	r3, #18
 80025ac:	d859      	bhi.n	8002662 <HAL_GPIO_Init+0x12e>
 80025ae:	a201      	add	r2, pc, #4	@ (adr r2, 80025b4 <HAL_GPIO_Init+0x80>)
 80025b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025b4:	0800262f 	.word	0x0800262f
 80025b8:	08002609 	.word	0x08002609
 80025bc:	0800261b 	.word	0x0800261b
 80025c0:	0800265d 	.word	0x0800265d
 80025c4:	08002663 	.word	0x08002663
 80025c8:	08002663 	.word	0x08002663
 80025cc:	08002663 	.word	0x08002663
 80025d0:	08002663 	.word	0x08002663
 80025d4:	08002663 	.word	0x08002663
 80025d8:	08002663 	.word	0x08002663
 80025dc:	08002663 	.word	0x08002663
 80025e0:	08002663 	.word	0x08002663
 80025e4:	08002663 	.word	0x08002663
 80025e8:	08002663 	.word	0x08002663
 80025ec:	08002663 	.word	0x08002663
 80025f0:	08002663 	.word	0x08002663
 80025f4:	08002663 	.word	0x08002663
 80025f8:	08002611 	.word	0x08002611
 80025fc:	08002625 	.word	0x08002625
 8002600:	4a79      	ldr	r2, [pc, #484]	@ (80027e8 <HAL_GPIO_Init+0x2b4>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d013      	beq.n	800262e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002606:	e02c      	b.n	8002662 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	68db      	ldr	r3, [r3, #12]
 800260c:	623b      	str	r3, [r7, #32]
          break;
 800260e:	e029      	b.n	8002664 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	68db      	ldr	r3, [r3, #12]
 8002614:	3304      	adds	r3, #4
 8002616:	623b      	str	r3, [r7, #32]
          break;
 8002618:	e024      	b.n	8002664 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	68db      	ldr	r3, [r3, #12]
 800261e:	3308      	adds	r3, #8
 8002620:	623b      	str	r3, [r7, #32]
          break;
 8002622:	e01f      	b.n	8002664 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	68db      	ldr	r3, [r3, #12]
 8002628:	330c      	adds	r3, #12
 800262a:	623b      	str	r3, [r7, #32]
          break;
 800262c:	e01a      	b.n	8002664 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	689b      	ldr	r3, [r3, #8]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d102      	bne.n	800263c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002636:	2304      	movs	r3, #4
 8002638:	623b      	str	r3, [r7, #32]
          break;
 800263a:	e013      	b.n	8002664 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	689b      	ldr	r3, [r3, #8]
 8002640:	2b01      	cmp	r3, #1
 8002642:	d105      	bne.n	8002650 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002644:	2308      	movs	r3, #8
 8002646:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	69fa      	ldr	r2, [r7, #28]
 800264c:	611a      	str	r2, [r3, #16]
          break;
 800264e:	e009      	b.n	8002664 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002650:	2308      	movs	r3, #8
 8002652:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	69fa      	ldr	r2, [r7, #28]
 8002658:	615a      	str	r2, [r3, #20]
          break;
 800265a:	e003      	b.n	8002664 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800265c:	2300      	movs	r3, #0
 800265e:	623b      	str	r3, [r7, #32]
          break;
 8002660:	e000      	b.n	8002664 <HAL_GPIO_Init+0x130>
          break;
 8002662:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002664:	69bb      	ldr	r3, [r7, #24]
 8002666:	2bff      	cmp	r3, #255	@ 0xff
 8002668:	d801      	bhi.n	800266e <HAL_GPIO_Init+0x13a>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	e001      	b.n	8002672 <HAL_GPIO_Init+0x13e>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	3304      	adds	r3, #4
 8002672:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002674:	69bb      	ldr	r3, [r7, #24]
 8002676:	2bff      	cmp	r3, #255	@ 0xff
 8002678:	d802      	bhi.n	8002680 <HAL_GPIO_Init+0x14c>
 800267a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800267c:	009b      	lsls	r3, r3, #2
 800267e:	e002      	b.n	8002686 <HAL_GPIO_Init+0x152>
 8002680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002682:	3b08      	subs	r3, #8
 8002684:	009b      	lsls	r3, r3, #2
 8002686:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	681a      	ldr	r2, [r3, #0]
 800268c:	210f      	movs	r1, #15
 800268e:	693b      	ldr	r3, [r7, #16]
 8002690:	fa01 f303 	lsl.w	r3, r1, r3
 8002694:	43db      	mvns	r3, r3
 8002696:	401a      	ands	r2, r3
 8002698:	6a39      	ldr	r1, [r7, #32]
 800269a:	693b      	ldr	r3, [r7, #16]
 800269c:	fa01 f303 	lsl.w	r3, r1, r3
 80026a0:	431a      	orrs	r2, r3
 80026a2:	697b      	ldr	r3, [r7, #20]
 80026a4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	f000 80b1 	beq.w	8002816 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80026b4:	4b4d      	ldr	r3, [pc, #308]	@ (80027ec <HAL_GPIO_Init+0x2b8>)
 80026b6:	699b      	ldr	r3, [r3, #24]
 80026b8:	4a4c      	ldr	r2, [pc, #304]	@ (80027ec <HAL_GPIO_Init+0x2b8>)
 80026ba:	f043 0301 	orr.w	r3, r3, #1
 80026be:	6193      	str	r3, [r2, #24]
 80026c0:	4b4a      	ldr	r3, [pc, #296]	@ (80027ec <HAL_GPIO_Init+0x2b8>)
 80026c2:	699b      	ldr	r3, [r3, #24]
 80026c4:	f003 0301 	and.w	r3, r3, #1
 80026c8:	60bb      	str	r3, [r7, #8]
 80026ca:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80026cc:	4a48      	ldr	r2, [pc, #288]	@ (80027f0 <HAL_GPIO_Init+0x2bc>)
 80026ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026d0:	089b      	lsrs	r3, r3, #2
 80026d2:	3302      	adds	r3, #2
 80026d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026d8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80026da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026dc:	f003 0303 	and.w	r3, r3, #3
 80026e0:	009b      	lsls	r3, r3, #2
 80026e2:	220f      	movs	r2, #15
 80026e4:	fa02 f303 	lsl.w	r3, r2, r3
 80026e8:	43db      	mvns	r3, r3
 80026ea:	68fa      	ldr	r2, [r7, #12]
 80026ec:	4013      	ands	r3, r2
 80026ee:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	4a40      	ldr	r2, [pc, #256]	@ (80027f4 <HAL_GPIO_Init+0x2c0>)
 80026f4:	4293      	cmp	r3, r2
 80026f6:	d013      	beq.n	8002720 <HAL_GPIO_Init+0x1ec>
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	4a3f      	ldr	r2, [pc, #252]	@ (80027f8 <HAL_GPIO_Init+0x2c4>)
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d00d      	beq.n	800271c <HAL_GPIO_Init+0x1e8>
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	4a3e      	ldr	r2, [pc, #248]	@ (80027fc <HAL_GPIO_Init+0x2c8>)
 8002704:	4293      	cmp	r3, r2
 8002706:	d007      	beq.n	8002718 <HAL_GPIO_Init+0x1e4>
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	4a3d      	ldr	r2, [pc, #244]	@ (8002800 <HAL_GPIO_Init+0x2cc>)
 800270c:	4293      	cmp	r3, r2
 800270e:	d101      	bne.n	8002714 <HAL_GPIO_Init+0x1e0>
 8002710:	2303      	movs	r3, #3
 8002712:	e006      	b.n	8002722 <HAL_GPIO_Init+0x1ee>
 8002714:	2304      	movs	r3, #4
 8002716:	e004      	b.n	8002722 <HAL_GPIO_Init+0x1ee>
 8002718:	2302      	movs	r3, #2
 800271a:	e002      	b.n	8002722 <HAL_GPIO_Init+0x1ee>
 800271c:	2301      	movs	r3, #1
 800271e:	e000      	b.n	8002722 <HAL_GPIO_Init+0x1ee>
 8002720:	2300      	movs	r3, #0
 8002722:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002724:	f002 0203 	and.w	r2, r2, #3
 8002728:	0092      	lsls	r2, r2, #2
 800272a:	4093      	lsls	r3, r2
 800272c:	68fa      	ldr	r2, [r7, #12]
 800272e:	4313      	orrs	r3, r2
 8002730:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002732:	492f      	ldr	r1, [pc, #188]	@ (80027f0 <HAL_GPIO_Init+0x2bc>)
 8002734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002736:	089b      	lsrs	r3, r3, #2
 8002738:	3302      	adds	r3, #2
 800273a:	68fa      	ldr	r2, [r7, #12]
 800273c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002748:	2b00      	cmp	r3, #0
 800274a:	d006      	beq.n	800275a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800274c:	4b2d      	ldr	r3, [pc, #180]	@ (8002804 <HAL_GPIO_Init+0x2d0>)
 800274e:	689a      	ldr	r2, [r3, #8]
 8002750:	492c      	ldr	r1, [pc, #176]	@ (8002804 <HAL_GPIO_Init+0x2d0>)
 8002752:	69bb      	ldr	r3, [r7, #24]
 8002754:	4313      	orrs	r3, r2
 8002756:	608b      	str	r3, [r1, #8]
 8002758:	e006      	b.n	8002768 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800275a:	4b2a      	ldr	r3, [pc, #168]	@ (8002804 <HAL_GPIO_Init+0x2d0>)
 800275c:	689a      	ldr	r2, [r3, #8]
 800275e:	69bb      	ldr	r3, [r7, #24]
 8002760:	43db      	mvns	r3, r3
 8002762:	4928      	ldr	r1, [pc, #160]	@ (8002804 <HAL_GPIO_Init+0x2d0>)
 8002764:	4013      	ands	r3, r2
 8002766:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002770:	2b00      	cmp	r3, #0
 8002772:	d006      	beq.n	8002782 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002774:	4b23      	ldr	r3, [pc, #140]	@ (8002804 <HAL_GPIO_Init+0x2d0>)
 8002776:	68da      	ldr	r2, [r3, #12]
 8002778:	4922      	ldr	r1, [pc, #136]	@ (8002804 <HAL_GPIO_Init+0x2d0>)
 800277a:	69bb      	ldr	r3, [r7, #24]
 800277c:	4313      	orrs	r3, r2
 800277e:	60cb      	str	r3, [r1, #12]
 8002780:	e006      	b.n	8002790 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002782:	4b20      	ldr	r3, [pc, #128]	@ (8002804 <HAL_GPIO_Init+0x2d0>)
 8002784:	68da      	ldr	r2, [r3, #12]
 8002786:	69bb      	ldr	r3, [r7, #24]
 8002788:	43db      	mvns	r3, r3
 800278a:	491e      	ldr	r1, [pc, #120]	@ (8002804 <HAL_GPIO_Init+0x2d0>)
 800278c:	4013      	ands	r3, r2
 800278e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002798:	2b00      	cmp	r3, #0
 800279a:	d006      	beq.n	80027aa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800279c:	4b19      	ldr	r3, [pc, #100]	@ (8002804 <HAL_GPIO_Init+0x2d0>)
 800279e:	685a      	ldr	r2, [r3, #4]
 80027a0:	4918      	ldr	r1, [pc, #96]	@ (8002804 <HAL_GPIO_Init+0x2d0>)
 80027a2:	69bb      	ldr	r3, [r7, #24]
 80027a4:	4313      	orrs	r3, r2
 80027a6:	604b      	str	r3, [r1, #4]
 80027a8:	e006      	b.n	80027b8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80027aa:	4b16      	ldr	r3, [pc, #88]	@ (8002804 <HAL_GPIO_Init+0x2d0>)
 80027ac:	685a      	ldr	r2, [r3, #4]
 80027ae:	69bb      	ldr	r3, [r7, #24]
 80027b0:	43db      	mvns	r3, r3
 80027b2:	4914      	ldr	r1, [pc, #80]	@ (8002804 <HAL_GPIO_Init+0x2d0>)
 80027b4:	4013      	ands	r3, r2
 80027b6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d021      	beq.n	8002808 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80027c4:	4b0f      	ldr	r3, [pc, #60]	@ (8002804 <HAL_GPIO_Init+0x2d0>)
 80027c6:	681a      	ldr	r2, [r3, #0]
 80027c8:	490e      	ldr	r1, [pc, #56]	@ (8002804 <HAL_GPIO_Init+0x2d0>)
 80027ca:	69bb      	ldr	r3, [r7, #24]
 80027cc:	4313      	orrs	r3, r2
 80027ce:	600b      	str	r3, [r1, #0]
 80027d0:	e021      	b.n	8002816 <HAL_GPIO_Init+0x2e2>
 80027d2:	bf00      	nop
 80027d4:	10320000 	.word	0x10320000
 80027d8:	10310000 	.word	0x10310000
 80027dc:	10220000 	.word	0x10220000
 80027e0:	10210000 	.word	0x10210000
 80027e4:	10120000 	.word	0x10120000
 80027e8:	10110000 	.word	0x10110000
 80027ec:	40021000 	.word	0x40021000
 80027f0:	40010000 	.word	0x40010000
 80027f4:	40010800 	.word	0x40010800
 80027f8:	40010c00 	.word	0x40010c00
 80027fc:	40011000 	.word	0x40011000
 8002800:	40011400 	.word	0x40011400
 8002804:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002808:	4b0b      	ldr	r3, [pc, #44]	@ (8002838 <HAL_GPIO_Init+0x304>)
 800280a:	681a      	ldr	r2, [r3, #0]
 800280c:	69bb      	ldr	r3, [r7, #24]
 800280e:	43db      	mvns	r3, r3
 8002810:	4909      	ldr	r1, [pc, #36]	@ (8002838 <HAL_GPIO_Init+0x304>)
 8002812:	4013      	ands	r3, r2
 8002814:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002818:	3301      	adds	r3, #1
 800281a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	681a      	ldr	r2, [r3, #0]
 8002820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002822:	fa22 f303 	lsr.w	r3, r2, r3
 8002826:	2b00      	cmp	r3, #0
 8002828:	f47f ae8e 	bne.w	8002548 <HAL_GPIO_Init+0x14>
  }
}
 800282c:	bf00      	nop
 800282e:	bf00      	nop
 8002830:	372c      	adds	r7, #44	@ 0x2c
 8002832:	46bd      	mov	sp, r7
 8002834:	bc80      	pop	{r7}
 8002836:	4770      	bx	lr
 8002838:	40010400 	.word	0x40010400

0800283c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b086      	sub	sp, #24
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d101      	bne.n	800284e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800284a:	2301      	movs	r3, #1
 800284c:	e272      	b.n	8002d34 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f003 0301 	and.w	r3, r3, #1
 8002856:	2b00      	cmp	r3, #0
 8002858:	f000 8087 	beq.w	800296a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800285c:	4b92      	ldr	r3, [pc, #584]	@ (8002aa8 <HAL_RCC_OscConfig+0x26c>)
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	f003 030c 	and.w	r3, r3, #12
 8002864:	2b04      	cmp	r3, #4
 8002866:	d00c      	beq.n	8002882 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002868:	4b8f      	ldr	r3, [pc, #572]	@ (8002aa8 <HAL_RCC_OscConfig+0x26c>)
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	f003 030c 	and.w	r3, r3, #12
 8002870:	2b08      	cmp	r3, #8
 8002872:	d112      	bne.n	800289a <HAL_RCC_OscConfig+0x5e>
 8002874:	4b8c      	ldr	r3, [pc, #560]	@ (8002aa8 <HAL_RCC_OscConfig+0x26c>)
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800287c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002880:	d10b      	bne.n	800289a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002882:	4b89      	ldr	r3, [pc, #548]	@ (8002aa8 <HAL_RCC_OscConfig+0x26c>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800288a:	2b00      	cmp	r3, #0
 800288c:	d06c      	beq.n	8002968 <HAL_RCC_OscConfig+0x12c>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d168      	bne.n	8002968 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	e24c      	b.n	8002d34 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028a2:	d106      	bne.n	80028b2 <HAL_RCC_OscConfig+0x76>
 80028a4:	4b80      	ldr	r3, [pc, #512]	@ (8002aa8 <HAL_RCC_OscConfig+0x26c>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a7f      	ldr	r2, [pc, #508]	@ (8002aa8 <HAL_RCC_OscConfig+0x26c>)
 80028aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028ae:	6013      	str	r3, [r2, #0]
 80028b0:	e02e      	b.n	8002910 <HAL_RCC_OscConfig+0xd4>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d10c      	bne.n	80028d4 <HAL_RCC_OscConfig+0x98>
 80028ba:	4b7b      	ldr	r3, [pc, #492]	@ (8002aa8 <HAL_RCC_OscConfig+0x26c>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4a7a      	ldr	r2, [pc, #488]	@ (8002aa8 <HAL_RCC_OscConfig+0x26c>)
 80028c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80028c4:	6013      	str	r3, [r2, #0]
 80028c6:	4b78      	ldr	r3, [pc, #480]	@ (8002aa8 <HAL_RCC_OscConfig+0x26c>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a77      	ldr	r2, [pc, #476]	@ (8002aa8 <HAL_RCC_OscConfig+0x26c>)
 80028cc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80028d0:	6013      	str	r3, [r2, #0]
 80028d2:	e01d      	b.n	8002910 <HAL_RCC_OscConfig+0xd4>
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80028dc:	d10c      	bne.n	80028f8 <HAL_RCC_OscConfig+0xbc>
 80028de:	4b72      	ldr	r3, [pc, #456]	@ (8002aa8 <HAL_RCC_OscConfig+0x26c>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	4a71      	ldr	r2, [pc, #452]	@ (8002aa8 <HAL_RCC_OscConfig+0x26c>)
 80028e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80028e8:	6013      	str	r3, [r2, #0]
 80028ea:	4b6f      	ldr	r3, [pc, #444]	@ (8002aa8 <HAL_RCC_OscConfig+0x26c>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4a6e      	ldr	r2, [pc, #440]	@ (8002aa8 <HAL_RCC_OscConfig+0x26c>)
 80028f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028f4:	6013      	str	r3, [r2, #0]
 80028f6:	e00b      	b.n	8002910 <HAL_RCC_OscConfig+0xd4>
 80028f8:	4b6b      	ldr	r3, [pc, #428]	@ (8002aa8 <HAL_RCC_OscConfig+0x26c>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4a6a      	ldr	r2, [pc, #424]	@ (8002aa8 <HAL_RCC_OscConfig+0x26c>)
 80028fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002902:	6013      	str	r3, [r2, #0]
 8002904:	4b68      	ldr	r3, [pc, #416]	@ (8002aa8 <HAL_RCC_OscConfig+0x26c>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a67      	ldr	r2, [pc, #412]	@ (8002aa8 <HAL_RCC_OscConfig+0x26c>)
 800290a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800290e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d013      	beq.n	8002940 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002918:	f7fe fe7c 	bl	8001614 <HAL_GetTick>
 800291c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800291e:	e008      	b.n	8002932 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002920:	f7fe fe78 	bl	8001614 <HAL_GetTick>
 8002924:	4602      	mov	r2, r0
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	1ad3      	subs	r3, r2, r3
 800292a:	2b64      	cmp	r3, #100	@ 0x64
 800292c:	d901      	bls.n	8002932 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800292e:	2303      	movs	r3, #3
 8002930:	e200      	b.n	8002d34 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002932:	4b5d      	ldr	r3, [pc, #372]	@ (8002aa8 <HAL_RCC_OscConfig+0x26c>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800293a:	2b00      	cmp	r3, #0
 800293c:	d0f0      	beq.n	8002920 <HAL_RCC_OscConfig+0xe4>
 800293e:	e014      	b.n	800296a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002940:	f7fe fe68 	bl	8001614 <HAL_GetTick>
 8002944:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002946:	e008      	b.n	800295a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002948:	f7fe fe64 	bl	8001614 <HAL_GetTick>
 800294c:	4602      	mov	r2, r0
 800294e:	693b      	ldr	r3, [r7, #16]
 8002950:	1ad3      	subs	r3, r2, r3
 8002952:	2b64      	cmp	r3, #100	@ 0x64
 8002954:	d901      	bls.n	800295a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002956:	2303      	movs	r3, #3
 8002958:	e1ec      	b.n	8002d34 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800295a:	4b53      	ldr	r3, [pc, #332]	@ (8002aa8 <HAL_RCC_OscConfig+0x26c>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002962:	2b00      	cmp	r3, #0
 8002964:	d1f0      	bne.n	8002948 <HAL_RCC_OscConfig+0x10c>
 8002966:	e000      	b.n	800296a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002968:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 0302 	and.w	r3, r3, #2
 8002972:	2b00      	cmp	r3, #0
 8002974:	d063      	beq.n	8002a3e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002976:	4b4c      	ldr	r3, [pc, #304]	@ (8002aa8 <HAL_RCC_OscConfig+0x26c>)
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	f003 030c 	and.w	r3, r3, #12
 800297e:	2b00      	cmp	r3, #0
 8002980:	d00b      	beq.n	800299a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002982:	4b49      	ldr	r3, [pc, #292]	@ (8002aa8 <HAL_RCC_OscConfig+0x26c>)
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	f003 030c 	and.w	r3, r3, #12
 800298a:	2b08      	cmp	r3, #8
 800298c:	d11c      	bne.n	80029c8 <HAL_RCC_OscConfig+0x18c>
 800298e:	4b46      	ldr	r3, [pc, #280]	@ (8002aa8 <HAL_RCC_OscConfig+0x26c>)
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002996:	2b00      	cmp	r3, #0
 8002998:	d116      	bne.n	80029c8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800299a:	4b43      	ldr	r3, [pc, #268]	@ (8002aa8 <HAL_RCC_OscConfig+0x26c>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f003 0302 	and.w	r3, r3, #2
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d005      	beq.n	80029b2 <HAL_RCC_OscConfig+0x176>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	691b      	ldr	r3, [r3, #16]
 80029aa:	2b01      	cmp	r3, #1
 80029ac:	d001      	beq.n	80029b2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80029ae:	2301      	movs	r3, #1
 80029b0:	e1c0      	b.n	8002d34 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029b2:	4b3d      	ldr	r3, [pc, #244]	@ (8002aa8 <HAL_RCC_OscConfig+0x26c>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	695b      	ldr	r3, [r3, #20]
 80029be:	00db      	lsls	r3, r3, #3
 80029c0:	4939      	ldr	r1, [pc, #228]	@ (8002aa8 <HAL_RCC_OscConfig+0x26c>)
 80029c2:	4313      	orrs	r3, r2
 80029c4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029c6:	e03a      	b.n	8002a3e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	691b      	ldr	r3, [r3, #16]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d020      	beq.n	8002a12 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029d0:	4b36      	ldr	r3, [pc, #216]	@ (8002aac <HAL_RCC_OscConfig+0x270>)
 80029d2:	2201      	movs	r2, #1
 80029d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029d6:	f7fe fe1d 	bl	8001614 <HAL_GetTick>
 80029da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029dc:	e008      	b.n	80029f0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029de:	f7fe fe19 	bl	8001614 <HAL_GetTick>
 80029e2:	4602      	mov	r2, r0
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	1ad3      	subs	r3, r2, r3
 80029e8:	2b02      	cmp	r3, #2
 80029ea:	d901      	bls.n	80029f0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80029ec:	2303      	movs	r3, #3
 80029ee:	e1a1      	b.n	8002d34 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029f0:	4b2d      	ldr	r3, [pc, #180]	@ (8002aa8 <HAL_RCC_OscConfig+0x26c>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f003 0302 	and.w	r3, r3, #2
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d0f0      	beq.n	80029de <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029fc:	4b2a      	ldr	r3, [pc, #168]	@ (8002aa8 <HAL_RCC_OscConfig+0x26c>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	695b      	ldr	r3, [r3, #20]
 8002a08:	00db      	lsls	r3, r3, #3
 8002a0a:	4927      	ldr	r1, [pc, #156]	@ (8002aa8 <HAL_RCC_OscConfig+0x26c>)
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	600b      	str	r3, [r1, #0]
 8002a10:	e015      	b.n	8002a3e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a12:	4b26      	ldr	r3, [pc, #152]	@ (8002aac <HAL_RCC_OscConfig+0x270>)
 8002a14:	2200      	movs	r2, #0
 8002a16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a18:	f7fe fdfc 	bl	8001614 <HAL_GetTick>
 8002a1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a1e:	e008      	b.n	8002a32 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a20:	f7fe fdf8 	bl	8001614 <HAL_GetTick>
 8002a24:	4602      	mov	r2, r0
 8002a26:	693b      	ldr	r3, [r7, #16]
 8002a28:	1ad3      	subs	r3, r2, r3
 8002a2a:	2b02      	cmp	r3, #2
 8002a2c:	d901      	bls.n	8002a32 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002a2e:	2303      	movs	r3, #3
 8002a30:	e180      	b.n	8002d34 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a32:	4b1d      	ldr	r3, [pc, #116]	@ (8002aa8 <HAL_RCC_OscConfig+0x26c>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f003 0302 	and.w	r3, r3, #2
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d1f0      	bne.n	8002a20 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f003 0308 	and.w	r3, r3, #8
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d03a      	beq.n	8002ac0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	699b      	ldr	r3, [r3, #24]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d019      	beq.n	8002a86 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a52:	4b17      	ldr	r3, [pc, #92]	@ (8002ab0 <HAL_RCC_OscConfig+0x274>)
 8002a54:	2201      	movs	r2, #1
 8002a56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a58:	f7fe fddc 	bl	8001614 <HAL_GetTick>
 8002a5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a5e:	e008      	b.n	8002a72 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a60:	f7fe fdd8 	bl	8001614 <HAL_GetTick>
 8002a64:	4602      	mov	r2, r0
 8002a66:	693b      	ldr	r3, [r7, #16]
 8002a68:	1ad3      	subs	r3, r2, r3
 8002a6a:	2b02      	cmp	r3, #2
 8002a6c:	d901      	bls.n	8002a72 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002a6e:	2303      	movs	r3, #3
 8002a70:	e160      	b.n	8002d34 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a72:	4b0d      	ldr	r3, [pc, #52]	@ (8002aa8 <HAL_RCC_OscConfig+0x26c>)
 8002a74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a76:	f003 0302 	and.w	r3, r3, #2
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d0f0      	beq.n	8002a60 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002a7e:	2001      	movs	r0, #1
 8002a80:	f000 face 	bl	8003020 <RCC_Delay>
 8002a84:	e01c      	b.n	8002ac0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a86:	4b0a      	ldr	r3, [pc, #40]	@ (8002ab0 <HAL_RCC_OscConfig+0x274>)
 8002a88:	2200      	movs	r2, #0
 8002a8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a8c:	f7fe fdc2 	bl	8001614 <HAL_GetTick>
 8002a90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a92:	e00f      	b.n	8002ab4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a94:	f7fe fdbe 	bl	8001614 <HAL_GetTick>
 8002a98:	4602      	mov	r2, r0
 8002a9a:	693b      	ldr	r3, [r7, #16]
 8002a9c:	1ad3      	subs	r3, r2, r3
 8002a9e:	2b02      	cmp	r3, #2
 8002aa0:	d908      	bls.n	8002ab4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002aa2:	2303      	movs	r3, #3
 8002aa4:	e146      	b.n	8002d34 <HAL_RCC_OscConfig+0x4f8>
 8002aa6:	bf00      	nop
 8002aa8:	40021000 	.word	0x40021000
 8002aac:	42420000 	.word	0x42420000
 8002ab0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ab4:	4b92      	ldr	r3, [pc, #584]	@ (8002d00 <HAL_RCC_OscConfig+0x4c4>)
 8002ab6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ab8:	f003 0302 	and.w	r3, r3, #2
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d1e9      	bne.n	8002a94 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f003 0304 	and.w	r3, r3, #4
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	f000 80a6 	beq.w	8002c1a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ad2:	4b8b      	ldr	r3, [pc, #556]	@ (8002d00 <HAL_RCC_OscConfig+0x4c4>)
 8002ad4:	69db      	ldr	r3, [r3, #28]
 8002ad6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d10d      	bne.n	8002afa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ade:	4b88      	ldr	r3, [pc, #544]	@ (8002d00 <HAL_RCC_OscConfig+0x4c4>)
 8002ae0:	69db      	ldr	r3, [r3, #28]
 8002ae2:	4a87      	ldr	r2, [pc, #540]	@ (8002d00 <HAL_RCC_OscConfig+0x4c4>)
 8002ae4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ae8:	61d3      	str	r3, [r2, #28]
 8002aea:	4b85      	ldr	r3, [pc, #532]	@ (8002d00 <HAL_RCC_OscConfig+0x4c4>)
 8002aec:	69db      	ldr	r3, [r3, #28]
 8002aee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002af2:	60bb      	str	r3, [r7, #8]
 8002af4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002af6:	2301      	movs	r3, #1
 8002af8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002afa:	4b82      	ldr	r3, [pc, #520]	@ (8002d04 <HAL_RCC_OscConfig+0x4c8>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d118      	bne.n	8002b38 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b06:	4b7f      	ldr	r3, [pc, #508]	@ (8002d04 <HAL_RCC_OscConfig+0x4c8>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4a7e      	ldr	r2, [pc, #504]	@ (8002d04 <HAL_RCC_OscConfig+0x4c8>)
 8002b0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b12:	f7fe fd7f 	bl	8001614 <HAL_GetTick>
 8002b16:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b18:	e008      	b.n	8002b2c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b1a:	f7fe fd7b 	bl	8001614 <HAL_GetTick>
 8002b1e:	4602      	mov	r2, r0
 8002b20:	693b      	ldr	r3, [r7, #16]
 8002b22:	1ad3      	subs	r3, r2, r3
 8002b24:	2b64      	cmp	r3, #100	@ 0x64
 8002b26:	d901      	bls.n	8002b2c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002b28:	2303      	movs	r3, #3
 8002b2a:	e103      	b.n	8002d34 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b2c:	4b75      	ldr	r3, [pc, #468]	@ (8002d04 <HAL_RCC_OscConfig+0x4c8>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d0f0      	beq.n	8002b1a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	68db      	ldr	r3, [r3, #12]
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	d106      	bne.n	8002b4e <HAL_RCC_OscConfig+0x312>
 8002b40:	4b6f      	ldr	r3, [pc, #444]	@ (8002d00 <HAL_RCC_OscConfig+0x4c4>)
 8002b42:	6a1b      	ldr	r3, [r3, #32]
 8002b44:	4a6e      	ldr	r2, [pc, #440]	@ (8002d00 <HAL_RCC_OscConfig+0x4c4>)
 8002b46:	f043 0301 	orr.w	r3, r3, #1
 8002b4a:	6213      	str	r3, [r2, #32]
 8002b4c:	e02d      	b.n	8002baa <HAL_RCC_OscConfig+0x36e>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	68db      	ldr	r3, [r3, #12]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d10c      	bne.n	8002b70 <HAL_RCC_OscConfig+0x334>
 8002b56:	4b6a      	ldr	r3, [pc, #424]	@ (8002d00 <HAL_RCC_OscConfig+0x4c4>)
 8002b58:	6a1b      	ldr	r3, [r3, #32]
 8002b5a:	4a69      	ldr	r2, [pc, #420]	@ (8002d00 <HAL_RCC_OscConfig+0x4c4>)
 8002b5c:	f023 0301 	bic.w	r3, r3, #1
 8002b60:	6213      	str	r3, [r2, #32]
 8002b62:	4b67      	ldr	r3, [pc, #412]	@ (8002d00 <HAL_RCC_OscConfig+0x4c4>)
 8002b64:	6a1b      	ldr	r3, [r3, #32]
 8002b66:	4a66      	ldr	r2, [pc, #408]	@ (8002d00 <HAL_RCC_OscConfig+0x4c4>)
 8002b68:	f023 0304 	bic.w	r3, r3, #4
 8002b6c:	6213      	str	r3, [r2, #32]
 8002b6e:	e01c      	b.n	8002baa <HAL_RCC_OscConfig+0x36e>
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	68db      	ldr	r3, [r3, #12]
 8002b74:	2b05      	cmp	r3, #5
 8002b76:	d10c      	bne.n	8002b92 <HAL_RCC_OscConfig+0x356>
 8002b78:	4b61      	ldr	r3, [pc, #388]	@ (8002d00 <HAL_RCC_OscConfig+0x4c4>)
 8002b7a:	6a1b      	ldr	r3, [r3, #32]
 8002b7c:	4a60      	ldr	r2, [pc, #384]	@ (8002d00 <HAL_RCC_OscConfig+0x4c4>)
 8002b7e:	f043 0304 	orr.w	r3, r3, #4
 8002b82:	6213      	str	r3, [r2, #32]
 8002b84:	4b5e      	ldr	r3, [pc, #376]	@ (8002d00 <HAL_RCC_OscConfig+0x4c4>)
 8002b86:	6a1b      	ldr	r3, [r3, #32]
 8002b88:	4a5d      	ldr	r2, [pc, #372]	@ (8002d00 <HAL_RCC_OscConfig+0x4c4>)
 8002b8a:	f043 0301 	orr.w	r3, r3, #1
 8002b8e:	6213      	str	r3, [r2, #32]
 8002b90:	e00b      	b.n	8002baa <HAL_RCC_OscConfig+0x36e>
 8002b92:	4b5b      	ldr	r3, [pc, #364]	@ (8002d00 <HAL_RCC_OscConfig+0x4c4>)
 8002b94:	6a1b      	ldr	r3, [r3, #32]
 8002b96:	4a5a      	ldr	r2, [pc, #360]	@ (8002d00 <HAL_RCC_OscConfig+0x4c4>)
 8002b98:	f023 0301 	bic.w	r3, r3, #1
 8002b9c:	6213      	str	r3, [r2, #32]
 8002b9e:	4b58      	ldr	r3, [pc, #352]	@ (8002d00 <HAL_RCC_OscConfig+0x4c4>)
 8002ba0:	6a1b      	ldr	r3, [r3, #32]
 8002ba2:	4a57      	ldr	r2, [pc, #348]	@ (8002d00 <HAL_RCC_OscConfig+0x4c4>)
 8002ba4:	f023 0304 	bic.w	r3, r3, #4
 8002ba8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	68db      	ldr	r3, [r3, #12]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d015      	beq.n	8002bde <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bb2:	f7fe fd2f 	bl	8001614 <HAL_GetTick>
 8002bb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bb8:	e00a      	b.n	8002bd0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bba:	f7fe fd2b 	bl	8001614 <HAL_GetTick>
 8002bbe:	4602      	mov	r2, r0
 8002bc0:	693b      	ldr	r3, [r7, #16]
 8002bc2:	1ad3      	subs	r3, r2, r3
 8002bc4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d901      	bls.n	8002bd0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002bcc:	2303      	movs	r3, #3
 8002bce:	e0b1      	b.n	8002d34 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bd0:	4b4b      	ldr	r3, [pc, #300]	@ (8002d00 <HAL_RCC_OscConfig+0x4c4>)
 8002bd2:	6a1b      	ldr	r3, [r3, #32]
 8002bd4:	f003 0302 	and.w	r3, r3, #2
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d0ee      	beq.n	8002bba <HAL_RCC_OscConfig+0x37e>
 8002bdc:	e014      	b.n	8002c08 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bde:	f7fe fd19 	bl	8001614 <HAL_GetTick>
 8002be2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002be4:	e00a      	b.n	8002bfc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002be6:	f7fe fd15 	bl	8001614 <HAL_GetTick>
 8002bea:	4602      	mov	r2, r0
 8002bec:	693b      	ldr	r3, [r7, #16]
 8002bee:	1ad3      	subs	r3, r2, r3
 8002bf0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d901      	bls.n	8002bfc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002bf8:	2303      	movs	r3, #3
 8002bfa:	e09b      	b.n	8002d34 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bfc:	4b40      	ldr	r3, [pc, #256]	@ (8002d00 <HAL_RCC_OscConfig+0x4c4>)
 8002bfe:	6a1b      	ldr	r3, [r3, #32]
 8002c00:	f003 0302 	and.w	r3, r3, #2
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d1ee      	bne.n	8002be6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002c08:	7dfb      	ldrb	r3, [r7, #23]
 8002c0a:	2b01      	cmp	r3, #1
 8002c0c:	d105      	bne.n	8002c1a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c0e:	4b3c      	ldr	r3, [pc, #240]	@ (8002d00 <HAL_RCC_OscConfig+0x4c4>)
 8002c10:	69db      	ldr	r3, [r3, #28]
 8002c12:	4a3b      	ldr	r2, [pc, #236]	@ (8002d00 <HAL_RCC_OscConfig+0x4c4>)
 8002c14:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c18:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	69db      	ldr	r3, [r3, #28]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	f000 8087 	beq.w	8002d32 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c24:	4b36      	ldr	r3, [pc, #216]	@ (8002d00 <HAL_RCC_OscConfig+0x4c4>)
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	f003 030c 	and.w	r3, r3, #12
 8002c2c:	2b08      	cmp	r3, #8
 8002c2e:	d061      	beq.n	8002cf4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	69db      	ldr	r3, [r3, #28]
 8002c34:	2b02      	cmp	r3, #2
 8002c36:	d146      	bne.n	8002cc6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c38:	4b33      	ldr	r3, [pc, #204]	@ (8002d08 <HAL_RCC_OscConfig+0x4cc>)
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c3e:	f7fe fce9 	bl	8001614 <HAL_GetTick>
 8002c42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c44:	e008      	b.n	8002c58 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c46:	f7fe fce5 	bl	8001614 <HAL_GetTick>
 8002c4a:	4602      	mov	r2, r0
 8002c4c:	693b      	ldr	r3, [r7, #16]
 8002c4e:	1ad3      	subs	r3, r2, r3
 8002c50:	2b02      	cmp	r3, #2
 8002c52:	d901      	bls.n	8002c58 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002c54:	2303      	movs	r3, #3
 8002c56:	e06d      	b.n	8002d34 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c58:	4b29      	ldr	r3, [pc, #164]	@ (8002d00 <HAL_RCC_OscConfig+0x4c4>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d1f0      	bne.n	8002c46 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6a1b      	ldr	r3, [r3, #32]
 8002c68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c6c:	d108      	bne.n	8002c80 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002c6e:	4b24      	ldr	r3, [pc, #144]	@ (8002d00 <HAL_RCC_OscConfig+0x4c4>)
 8002c70:	685b      	ldr	r3, [r3, #4]
 8002c72:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	4921      	ldr	r1, [pc, #132]	@ (8002d00 <HAL_RCC_OscConfig+0x4c4>)
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c80:	4b1f      	ldr	r3, [pc, #124]	@ (8002d00 <HAL_RCC_OscConfig+0x4c4>)
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6a19      	ldr	r1, [r3, #32]
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c90:	430b      	orrs	r3, r1
 8002c92:	491b      	ldr	r1, [pc, #108]	@ (8002d00 <HAL_RCC_OscConfig+0x4c4>)
 8002c94:	4313      	orrs	r3, r2
 8002c96:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c98:	4b1b      	ldr	r3, [pc, #108]	@ (8002d08 <HAL_RCC_OscConfig+0x4cc>)
 8002c9a:	2201      	movs	r2, #1
 8002c9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c9e:	f7fe fcb9 	bl	8001614 <HAL_GetTick>
 8002ca2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ca4:	e008      	b.n	8002cb8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ca6:	f7fe fcb5 	bl	8001614 <HAL_GetTick>
 8002caa:	4602      	mov	r2, r0
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	1ad3      	subs	r3, r2, r3
 8002cb0:	2b02      	cmp	r3, #2
 8002cb2:	d901      	bls.n	8002cb8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002cb4:	2303      	movs	r3, #3
 8002cb6:	e03d      	b.n	8002d34 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002cb8:	4b11      	ldr	r3, [pc, #68]	@ (8002d00 <HAL_RCC_OscConfig+0x4c4>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d0f0      	beq.n	8002ca6 <HAL_RCC_OscConfig+0x46a>
 8002cc4:	e035      	b.n	8002d32 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cc6:	4b10      	ldr	r3, [pc, #64]	@ (8002d08 <HAL_RCC_OscConfig+0x4cc>)
 8002cc8:	2200      	movs	r2, #0
 8002cca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ccc:	f7fe fca2 	bl	8001614 <HAL_GetTick>
 8002cd0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cd2:	e008      	b.n	8002ce6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cd4:	f7fe fc9e 	bl	8001614 <HAL_GetTick>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	1ad3      	subs	r3, r2, r3
 8002cde:	2b02      	cmp	r3, #2
 8002ce0:	d901      	bls.n	8002ce6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002ce2:	2303      	movs	r3, #3
 8002ce4:	e026      	b.n	8002d34 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ce6:	4b06      	ldr	r3, [pc, #24]	@ (8002d00 <HAL_RCC_OscConfig+0x4c4>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d1f0      	bne.n	8002cd4 <HAL_RCC_OscConfig+0x498>
 8002cf2:	e01e      	b.n	8002d32 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	69db      	ldr	r3, [r3, #28]
 8002cf8:	2b01      	cmp	r3, #1
 8002cfa:	d107      	bne.n	8002d0c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	e019      	b.n	8002d34 <HAL_RCC_OscConfig+0x4f8>
 8002d00:	40021000 	.word	0x40021000
 8002d04:	40007000 	.word	0x40007000
 8002d08:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002d0c:	4b0b      	ldr	r3, [pc, #44]	@ (8002d3c <HAL_RCC_OscConfig+0x500>)
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6a1b      	ldr	r3, [r3, #32]
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	d106      	bne.n	8002d2e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d001      	beq.n	8002d32 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	e000      	b.n	8002d34 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002d32:	2300      	movs	r3, #0
}
 8002d34:	4618      	mov	r0, r3
 8002d36:	3718      	adds	r7, #24
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	bd80      	pop	{r7, pc}
 8002d3c:	40021000 	.word	0x40021000

08002d40 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b084      	sub	sp, #16
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
 8002d48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d101      	bne.n	8002d54 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d50:	2301      	movs	r3, #1
 8002d52:	e0d0      	b.n	8002ef6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002d54:	4b6a      	ldr	r3, [pc, #424]	@ (8002f00 <HAL_RCC_ClockConfig+0x1c0>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f003 0307 	and.w	r3, r3, #7
 8002d5c:	683a      	ldr	r2, [r7, #0]
 8002d5e:	429a      	cmp	r2, r3
 8002d60:	d910      	bls.n	8002d84 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d62:	4b67      	ldr	r3, [pc, #412]	@ (8002f00 <HAL_RCC_ClockConfig+0x1c0>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f023 0207 	bic.w	r2, r3, #7
 8002d6a:	4965      	ldr	r1, [pc, #404]	@ (8002f00 <HAL_RCC_ClockConfig+0x1c0>)
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d72:	4b63      	ldr	r3, [pc, #396]	@ (8002f00 <HAL_RCC_ClockConfig+0x1c0>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f003 0307 	and.w	r3, r3, #7
 8002d7a:	683a      	ldr	r2, [r7, #0]
 8002d7c:	429a      	cmp	r2, r3
 8002d7e:	d001      	beq.n	8002d84 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
 8002d82:	e0b8      	b.n	8002ef6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f003 0302 	and.w	r3, r3, #2
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d020      	beq.n	8002dd2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f003 0304 	and.w	r3, r3, #4
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d005      	beq.n	8002da8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d9c:	4b59      	ldr	r3, [pc, #356]	@ (8002f04 <HAL_RCC_ClockConfig+0x1c4>)
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	4a58      	ldr	r2, [pc, #352]	@ (8002f04 <HAL_RCC_ClockConfig+0x1c4>)
 8002da2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002da6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f003 0308 	and.w	r3, r3, #8
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d005      	beq.n	8002dc0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002db4:	4b53      	ldr	r3, [pc, #332]	@ (8002f04 <HAL_RCC_ClockConfig+0x1c4>)
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	4a52      	ldr	r2, [pc, #328]	@ (8002f04 <HAL_RCC_ClockConfig+0x1c4>)
 8002dba:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002dbe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002dc0:	4b50      	ldr	r3, [pc, #320]	@ (8002f04 <HAL_RCC_ClockConfig+0x1c4>)
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	494d      	ldr	r1, [pc, #308]	@ (8002f04 <HAL_RCC_ClockConfig+0x1c4>)
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f003 0301 	and.w	r3, r3, #1
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d040      	beq.n	8002e60 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	2b01      	cmp	r3, #1
 8002de4:	d107      	bne.n	8002df6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002de6:	4b47      	ldr	r3, [pc, #284]	@ (8002f04 <HAL_RCC_ClockConfig+0x1c4>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d115      	bne.n	8002e1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	e07f      	b.n	8002ef6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	2b02      	cmp	r3, #2
 8002dfc:	d107      	bne.n	8002e0e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002dfe:	4b41      	ldr	r3, [pc, #260]	@ (8002f04 <HAL_RCC_ClockConfig+0x1c4>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d109      	bne.n	8002e1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	e073      	b.n	8002ef6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e0e:	4b3d      	ldr	r3, [pc, #244]	@ (8002f04 <HAL_RCC_ClockConfig+0x1c4>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f003 0302 	and.w	r3, r3, #2
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d101      	bne.n	8002e1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e06b      	b.n	8002ef6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e1e:	4b39      	ldr	r3, [pc, #228]	@ (8002f04 <HAL_RCC_ClockConfig+0x1c4>)
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	f023 0203 	bic.w	r2, r3, #3
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	4936      	ldr	r1, [pc, #216]	@ (8002f04 <HAL_RCC_ClockConfig+0x1c4>)
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e30:	f7fe fbf0 	bl	8001614 <HAL_GetTick>
 8002e34:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e36:	e00a      	b.n	8002e4e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e38:	f7fe fbec 	bl	8001614 <HAL_GetTick>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	1ad3      	subs	r3, r2, r3
 8002e42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d901      	bls.n	8002e4e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002e4a:	2303      	movs	r3, #3
 8002e4c:	e053      	b.n	8002ef6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e4e:	4b2d      	ldr	r3, [pc, #180]	@ (8002f04 <HAL_RCC_ClockConfig+0x1c4>)
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	f003 020c 	and.w	r2, r3, #12
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	009b      	lsls	r3, r3, #2
 8002e5c:	429a      	cmp	r2, r3
 8002e5e:	d1eb      	bne.n	8002e38 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e60:	4b27      	ldr	r3, [pc, #156]	@ (8002f00 <HAL_RCC_ClockConfig+0x1c0>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f003 0307 	and.w	r3, r3, #7
 8002e68:	683a      	ldr	r2, [r7, #0]
 8002e6a:	429a      	cmp	r2, r3
 8002e6c:	d210      	bcs.n	8002e90 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e6e:	4b24      	ldr	r3, [pc, #144]	@ (8002f00 <HAL_RCC_ClockConfig+0x1c0>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f023 0207 	bic.w	r2, r3, #7
 8002e76:	4922      	ldr	r1, [pc, #136]	@ (8002f00 <HAL_RCC_ClockConfig+0x1c0>)
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e7e:	4b20      	ldr	r3, [pc, #128]	@ (8002f00 <HAL_RCC_ClockConfig+0x1c0>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f003 0307 	and.w	r3, r3, #7
 8002e86:	683a      	ldr	r2, [r7, #0]
 8002e88:	429a      	cmp	r2, r3
 8002e8a:	d001      	beq.n	8002e90 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	e032      	b.n	8002ef6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f003 0304 	and.w	r3, r3, #4
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d008      	beq.n	8002eae <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e9c:	4b19      	ldr	r3, [pc, #100]	@ (8002f04 <HAL_RCC_ClockConfig+0x1c4>)
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	68db      	ldr	r3, [r3, #12]
 8002ea8:	4916      	ldr	r1, [pc, #88]	@ (8002f04 <HAL_RCC_ClockConfig+0x1c4>)
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f003 0308 	and.w	r3, r3, #8
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d009      	beq.n	8002ece <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002eba:	4b12      	ldr	r3, [pc, #72]	@ (8002f04 <HAL_RCC_ClockConfig+0x1c4>)
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	691b      	ldr	r3, [r3, #16]
 8002ec6:	00db      	lsls	r3, r3, #3
 8002ec8:	490e      	ldr	r1, [pc, #56]	@ (8002f04 <HAL_RCC_ClockConfig+0x1c4>)
 8002eca:	4313      	orrs	r3, r2
 8002ecc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002ece:	f000 f821 	bl	8002f14 <HAL_RCC_GetSysClockFreq>
 8002ed2:	4602      	mov	r2, r0
 8002ed4:	4b0b      	ldr	r3, [pc, #44]	@ (8002f04 <HAL_RCC_ClockConfig+0x1c4>)
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	091b      	lsrs	r3, r3, #4
 8002eda:	f003 030f 	and.w	r3, r3, #15
 8002ede:	490a      	ldr	r1, [pc, #40]	@ (8002f08 <HAL_RCC_ClockConfig+0x1c8>)
 8002ee0:	5ccb      	ldrb	r3, [r1, r3]
 8002ee2:	fa22 f303 	lsr.w	r3, r2, r3
 8002ee6:	4a09      	ldr	r2, [pc, #36]	@ (8002f0c <HAL_RCC_ClockConfig+0x1cc>)
 8002ee8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002eea:	4b09      	ldr	r3, [pc, #36]	@ (8002f10 <HAL_RCC_ClockConfig+0x1d0>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4618      	mov	r0, r3
 8002ef0:	f7fe fb4e 	bl	8001590 <HAL_InitTick>

  return HAL_OK;
 8002ef4:	2300      	movs	r3, #0
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	3710      	adds	r7, #16
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}
 8002efe:	bf00      	nop
 8002f00:	40022000 	.word	0x40022000
 8002f04:	40021000 	.word	0x40021000
 8002f08:	08006ad8 	.word	0x08006ad8
 8002f0c:	20000000 	.word	0x20000000
 8002f10:	20000004 	.word	0x20000004

08002f14 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b087      	sub	sp, #28
 8002f18:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	60fb      	str	r3, [r7, #12]
 8002f1e:	2300      	movs	r3, #0
 8002f20:	60bb      	str	r3, [r7, #8]
 8002f22:	2300      	movs	r3, #0
 8002f24:	617b      	str	r3, [r7, #20]
 8002f26:	2300      	movs	r3, #0
 8002f28:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002f2e:	4b1e      	ldr	r3, [pc, #120]	@ (8002fa8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	f003 030c 	and.w	r3, r3, #12
 8002f3a:	2b04      	cmp	r3, #4
 8002f3c:	d002      	beq.n	8002f44 <HAL_RCC_GetSysClockFreq+0x30>
 8002f3e:	2b08      	cmp	r3, #8
 8002f40:	d003      	beq.n	8002f4a <HAL_RCC_GetSysClockFreq+0x36>
 8002f42:	e027      	b.n	8002f94 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002f44:	4b19      	ldr	r3, [pc, #100]	@ (8002fac <HAL_RCC_GetSysClockFreq+0x98>)
 8002f46:	613b      	str	r3, [r7, #16]
      break;
 8002f48:	e027      	b.n	8002f9a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	0c9b      	lsrs	r3, r3, #18
 8002f4e:	f003 030f 	and.w	r3, r3, #15
 8002f52:	4a17      	ldr	r2, [pc, #92]	@ (8002fb0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002f54:	5cd3      	ldrb	r3, [r2, r3]
 8002f56:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d010      	beq.n	8002f84 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002f62:	4b11      	ldr	r3, [pc, #68]	@ (8002fa8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	0c5b      	lsrs	r3, r3, #17
 8002f68:	f003 0301 	and.w	r3, r3, #1
 8002f6c:	4a11      	ldr	r2, [pc, #68]	@ (8002fb4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002f6e:	5cd3      	ldrb	r3, [r2, r3]
 8002f70:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	4a0d      	ldr	r2, [pc, #52]	@ (8002fac <HAL_RCC_GetSysClockFreq+0x98>)
 8002f76:	fb03 f202 	mul.w	r2, r3, r2
 8002f7a:	68bb      	ldr	r3, [r7, #8]
 8002f7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f80:	617b      	str	r3, [r7, #20]
 8002f82:	e004      	b.n	8002f8e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	4a0c      	ldr	r2, [pc, #48]	@ (8002fb8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002f88:	fb02 f303 	mul.w	r3, r2, r3
 8002f8c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002f8e:	697b      	ldr	r3, [r7, #20]
 8002f90:	613b      	str	r3, [r7, #16]
      break;
 8002f92:	e002      	b.n	8002f9a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002f94:	4b05      	ldr	r3, [pc, #20]	@ (8002fac <HAL_RCC_GetSysClockFreq+0x98>)
 8002f96:	613b      	str	r3, [r7, #16]
      break;
 8002f98:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f9a:	693b      	ldr	r3, [r7, #16]
}
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	371c      	adds	r7, #28
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bc80      	pop	{r7}
 8002fa4:	4770      	bx	lr
 8002fa6:	bf00      	nop
 8002fa8:	40021000 	.word	0x40021000
 8002fac:	007a1200 	.word	0x007a1200
 8002fb0:	08006af0 	.word	0x08006af0
 8002fb4:	08006b00 	.word	0x08006b00
 8002fb8:	003d0900 	.word	0x003d0900

08002fbc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002fc0:	4b02      	ldr	r3, [pc, #8]	@ (8002fcc <HAL_RCC_GetHCLKFreq+0x10>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bc80      	pop	{r7}
 8002fca:	4770      	bx	lr
 8002fcc:	20000000 	.word	0x20000000

08002fd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002fd4:	f7ff fff2 	bl	8002fbc <HAL_RCC_GetHCLKFreq>
 8002fd8:	4602      	mov	r2, r0
 8002fda:	4b05      	ldr	r3, [pc, #20]	@ (8002ff0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	0a1b      	lsrs	r3, r3, #8
 8002fe0:	f003 0307 	and.w	r3, r3, #7
 8002fe4:	4903      	ldr	r1, [pc, #12]	@ (8002ff4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002fe6:	5ccb      	ldrb	r3, [r1, r3]
 8002fe8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	bd80      	pop	{r7, pc}
 8002ff0:	40021000 	.word	0x40021000
 8002ff4:	08006ae8 	.word	0x08006ae8

08002ff8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002ffc:	f7ff ffde 	bl	8002fbc <HAL_RCC_GetHCLKFreq>
 8003000:	4602      	mov	r2, r0
 8003002:	4b05      	ldr	r3, [pc, #20]	@ (8003018 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	0adb      	lsrs	r3, r3, #11
 8003008:	f003 0307 	and.w	r3, r3, #7
 800300c:	4903      	ldr	r1, [pc, #12]	@ (800301c <HAL_RCC_GetPCLK2Freq+0x24>)
 800300e:	5ccb      	ldrb	r3, [r1, r3]
 8003010:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003014:	4618      	mov	r0, r3
 8003016:	bd80      	pop	{r7, pc}
 8003018:	40021000 	.word	0x40021000
 800301c:	08006ae8 	.word	0x08006ae8

08003020 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003020:	b480      	push	{r7}
 8003022:	b085      	sub	sp, #20
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003028:	4b0a      	ldr	r3, [pc, #40]	@ (8003054 <RCC_Delay+0x34>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a0a      	ldr	r2, [pc, #40]	@ (8003058 <RCC_Delay+0x38>)
 800302e:	fba2 2303 	umull	r2, r3, r2, r3
 8003032:	0a5b      	lsrs	r3, r3, #9
 8003034:	687a      	ldr	r2, [r7, #4]
 8003036:	fb02 f303 	mul.w	r3, r2, r3
 800303a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800303c:	bf00      	nop
  }
  while (Delay --);
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	1e5a      	subs	r2, r3, #1
 8003042:	60fa      	str	r2, [r7, #12]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d1f9      	bne.n	800303c <RCC_Delay+0x1c>
}
 8003048:	bf00      	nop
 800304a:	bf00      	nop
 800304c:	3714      	adds	r7, #20
 800304e:	46bd      	mov	sp, r7
 8003050:	bc80      	pop	{r7}
 8003052:	4770      	bx	lr
 8003054:	20000000 	.word	0x20000000
 8003058:	10624dd3 	.word	0x10624dd3

0800305c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b086      	sub	sp, #24
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003064:	2300      	movs	r3, #0
 8003066:	613b      	str	r3, [r7, #16]
 8003068:	2300      	movs	r3, #0
 800306a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f003 0301 	and.w	r3, r3, #1
 8003074:	2b00      	cmp	r3, #0
 8003076:	d07d      	beq.n	8003174 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003078:	2300      	movs	r3, #0
 800307a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800307c:	4b4f      	ldr	r3, [pc, #316]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800307e:	69db      	ldr	r3, [r3, #28]
 8003080:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003084:	2b00      	cmp	r3, #0
 8003086:	d10d      	bne.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003088:	4b4c      	ldr	r3, [pc, #304]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800308a:	69db      	ldr	r3, [r3, #28]
 800308c:	4a4b      	ldr	r2, [pc, #300]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800308e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003092:	61d3      	str	r3, [r2, #28]
 8003094:	4b49      	ldr	r3, [pc, #292]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003096:	69db      	ldr	r3, [r3, #28]
 8003098:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800309c:	60bb      	str	r3, [r7, #8]
 800309e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030a0:	2301      	movs	r3, #1
 80030a2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030a4:	4b46      	ldr	r3, [pc, #280]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d118      	bne.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80030b0:	4b43      	ldr	r3, [pc, #268]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4a42      	ldr	r2, [pc, #264]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80030b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030ba:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030bc:	f7fe faaa 	bl	8001614 <HAL_GetTick>
 80030c0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030c2:	e008      	b.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030c4:	f7fe faa6 	bl	8001614 <HAL_GetTick>
 80030c8:	4602      	mov	r2, r0
 80030ca:	693b      	ldr	r3, [r7, #16]
 80030cc:	1ad3      	subs	r3, r2, r3
 80030ce:	2b64      	cmp	r3, #100	@ 0x64
 80030d0:	d901      	bls.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80030d2:	2303      	movs	r3, #3
 80030d4:	e06d      	b.n	80031b2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030d6:	4b3a      	ldr	r3, [pc, #232]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d0f0      	beq.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80030e2:	4b36      	ldr	r3, [pc, #216]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030e4:	6a1b      	ldr	r3, [r3, #32]
 80030e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80030ea:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d02e      	beq.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80030fa:	68fa      	ldr	r2, [r7, #12]
 80030fc:	429a      	cmp	r2, r3
 80030fe:	d027      	beq.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003100:	4b2e      	ldr	r3, [pc, #184]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003102:	6a1b      	ldr	r3, [r3, #32]
 8003104:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003108:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800310a:	4b2e      	ldr	r3, [pc, #184]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800310c:	2201      	movs	r2, #1
 800310e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003110:	4b2c      	ldr	r3, [pc, #176]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003112:	2200      	movs	r2, #0
 8003114:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003116:	4a29      	ldr	r2, [pc, #164]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	f003 0301 	and.w	r3, r3, #1
 8003122:	2b00      	cmp	r3, #0
 8003124:	d014      	beq.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003126:	f7fe fa75 	bl	8001614 <HAL_GetTick>
 800312a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800312c:	e00a      	b.n	8003144 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800312e:	f7fe fa71 	bl	8001614 <HAL_GetTick>
 8003132:	4602      	mov	r2, r0
 8003134:	693b      	ldr	r3, [r7, #16]
 8003136:	1ad3      	subs	r3, r2, r3
 8003138:	f241 3288 	movw	r2, #5000	@ 0x1388
 800313c:	4293      	cmp	r3, r2
 800313e:	d901      	bls.n	8003144 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003140:	2303      	movs	r3, #3
 8003142:	e036      	b.n	80031b2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003144:	4b1d      	ldr	r3, [pc, #116]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003146:	6a1b      	ldr	r3, [r3, #32]
 8003148:	f003 0302 	and.w	r3, r3, #2
 800314c:	2b00      	cmp	r3, #0
 800314e:	d0ee      	beq.n	800312e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003150:	4b1a      	ldr	r3, [pc, #104]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003152:	6a1b      	ldr	r3, [r3, #32]
 8003154:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	4917      	ldr	r1, [pc, #92]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800315e:	4313      	orrs	r3, r2
 8003160:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003162:	7dfb      	ldrb	r3, [r7, #23]
 8003164:	2b01      	cmp	r3, #1
 8003166:	d105      	bne.n	8003174 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003168:	4b14      	ldr	r3, [pc, #80]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800316a:	69db      	ldr	r3, [r3, #28]
 800316c:	4a13      	ldr	r2, [pc, #76]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800316e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003172:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f003 0302 	and.w	r3, r3, #2
 800317c:	2b00      	cmp	r3, #0
 800317e:	d008      	beq.n	8003192 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003180:	4b0e      	ldr	r3, [pc, #56]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	490b      	ldr	r1, [pc, #44]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800318e:	4313      	orrs	r3, r2
 8003190:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f003 0310 	and.w	r3, r3, #16
 800319a:	2b00      	cmp	r3, #0
 800319c:	d008      	beq.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800319e:	4b07      	ldr	r3, [pc, #28]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	68db      	ldr	r3, [r3, #12]
 80031aa:	4904      	ldr	r1, [pc, #16]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031ac:	4313      	orrs	r3, r2
 80031ae:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80031b0:	2300      	movs	r3, #0
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	3718      	adds	r7, #24
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	bf00      	nop
 80031bc:	40021000 	.word	0x40021000
 80031c0:	40007000 	.word	0x40007000
 80031c4:	42420440 	.word	0x42420440

080031c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b082      	sub	sp, #8
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d101      	bne.n	80031da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	e041      	b.n	800325e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031e0:	b2db      	uxtb	r3, r3
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d106      	bne.n	80031f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2200      	movs	r2, #0
 80031ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80031ee:	6878      	ldr	r0, [r7, #4]
 80031f0:	f7fd ff96 	bl	8001120 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2202      	movs	r2, #2
 80031f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681a      	ldr	r2, [r3, #0]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	3304      	adds	r3, #4
 8003204:	4619      	mov	r1, r3
 8003206:	4610      	mov	r0, r2
 8003208:	f000 fbce 	bl	80039a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2201      	movs	r2, #1
 8003210:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2201      	movs	r2, #1
 8003218:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2201      	movs	r2, #1
 8003220:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2201      	movs	r2, #1
 8003228:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2201      	movs	r2, #1
 8003230:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2201      	movs	r2, #1
 8003238:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2201      	movs	r2, #1
 8003240:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2201      	movs	r2, #1
 8003248:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2201      	movs	r2, #1
 8003250:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2201      	movs	r2, #1
 8003258:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800325c:	2300      	movs	r3, #0
}
 800325e:	4618      	mov	r0, r3
 8003260:	3708      	adds	r7, #8
 8003262:	46bd      	mov	sp, r7
 8003264:	bd80      	pop	{r7, pc}

08003266 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003266:	b580      	push	{r7, lr}
 8003268:	b082      	sub	sp, #8
 800326a:	af00      	add	r7, sp, #0
 800326c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d101      	bne.n	8003278 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003274:	2301      	movs	r3, #1
 8003276:	e041      	b.n	80032fc <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800327e:	b2db      	uxtb	r3, r3
 8003280:	2b00      	cmp	r3, #0
 8003282:	d106      	bne.n	8003292 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2200      	movs	r2, #0
 8003288:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800328c:	6878      	ldr	r0, [r7, #4]
 800328e:	f000 f839 	bl	8003304 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2202      	movs	r2, #2
 8003296:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681a      	ldr	r2, [r3, #0]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	3304      	adds	r3, #4
 80032a2:	4619      	mov	r1, r3
 80032a4:	4610      	mov	r0, r2
 80032a6:	f000 fb7f 	bl	80039a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2201      	movs	r2, #1
 80032ae:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2201      	movs	r2, #1
 80032b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2201      	movs	r2, #1
 80032be:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2201      	movs	r2, #1
 80032c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2201      	movs	r2, #1
 80032ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2201      	movs	r2, #1
 80032d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2201      	movs	r2, #1
 80032de:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2201      	movs	r2, #1
 80032e6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2201      	movs	r2, #1
 80032ee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2201      	movs	r2, #1
 80032f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80032fa:	2300      	movs	r3, #0
}
 80032fc:	4618      	mov	r0, r3
 80032fe:	3708      	adds	r7, #8
 8003300:	46bd      	mov	sp, r7
 8003302:	bd80      	pop	{r7, pc}

08003304 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003304:	b480      	push	{r7}
 8003306:	b083      	sub	sp, #12
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800330c:	bf00      	nop
 800330e:	370c      	adds	r7, #12
 8003310:	46bd      	mov	sp, r7
 8003312:	bc80      	pop	{r7}
 8003314:	4770      	bx	lr
	...

08003318 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b084      	sub	sp, #16
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
 8003320:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d109      	bne.n	800333c <HAL_TIM_PWM_Start+0x24>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800332e:	b2db      	uxtb	r3, r3
 8003330:	2b01      	cmp	r3, #1
 8003332:	bf14      	ite	ne
 8003334:	2301      	movne	r3, #1
 8003336:	2300      	moveq	r3, #0
 8003338:	b2db      	uxtb	r3, r3
 800333a:	e022      	b.n	8003382 <HAL_TIM_PWM_Start+0x6a>
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	2b04      	cmp	r3, #4
 8003340:	d109      	bne.n	8003356 <HAL_TIM_PWM_Start+0x3e>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003348:	b2db      	uxtb	r3, r3
 800334a:	2b01      	cmp	r3, #1
 800334c:	bf14      	ite	ne
 800334e:	2301      	movne	r3, #1
 8003350:	2300      	moveq	r3, #0
 8003352:	b2db      	uxtb	r3, r3
 8003354:	e015      	b.n	8003382 <HAL_TIM_PWM_Start+0x6a>
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	2b08      	cmp	r3, #8
 800335a:	d109      	bne.n	8003370 <HAL_TIM_PWM_Start+0x58>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003362:	b2db      	uxtb	r3, r3
 8003364:	2b01      	cmp	r3, #1
 8003366:	bf14      	ite	ne
 8003368:	2301      	movne	r3, #1
 800336a:	2300      	moveq	r3, #0
 800336c:	b2db      	uxtb	r3, r3
 800336e:	e008      	b.n	8003382 <HAL_TIM_PWM_Start+0x6a>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003376:	b2db      	uxtb	r3, r3
 8003378:	2b01      	cmp	r3, #1
 800337a:	bf14      	ite	ne
 800337c:	2301      	movne	r3, #1
 800337e:	2300      	moveq	r3, #0
 8003380:	b2db      	uxtb	r3, r3
 8003382:	2b00      	cmp	r3, #0
 8003384:	d001      	beq.n	800338a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003386:	2301      	movs	r3, #1
 8003388:	e05e      	b.n	8003448 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d104      	bne.n	800339a <HAL_TIM_PWM_Start+0x82>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2202      	movs	r2, #2
 8003394:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003398:	e013      	b.n	80033c2 <HAL_TIM_PWM_Start+0xaa>
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	2b04      	cmp	r3, #4
 800339e:	d104      	bne.n	80033aa <HAL_TIM_PWM_Start+0x92>
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2202      	movs	r2, #2
 80033a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80033a8:	e00b      	b.n	80033c2 <HAL_TIM_PWM_Start+0xaa>
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	2b08      	cmp	r3, #8
 80033ae:	d104      	bne.n	80033ba <HAL_TIM_PWM_Start+0xa2>
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2202      	movs	r2, #2
 80033b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80033b8:	e003      	b.n	80033c2 <HAL_TIM_PWM_Start+0xaa>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2202      	movs	r2, #2
 80033be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	2201      	movs	r2, #1
 80033c8:	6839      	ldr	r1, [r7, #0]
 80033ca:	4618      	mov	r0, r3
 80033cc:	f000 fd78 	bl	8003ec0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a1e      	ldr	r2, [pc, #120]	@ (8003450 <HAL_TIM_PWM_Start+0x138>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d107      	bne.n	80033ea <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80033e8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	4a18      	ldr	r2, [pc, #96]	@ (8003450 <HAL_TIM_PWM_Start+0x138>)
 80033f0:	4293      	cmp	r3, r2
 80033f2:	d00e      	beq.n	8003412 <HAL_TIM_PWM_Start+0xfa>
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033fc:	d009      	beq.n	8003412 <HAL_TIM_PWM_Start+0xfa>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a14      	ldr	r2, [pc, #80]	@ (8003454 <HAL_TIM_PWM_Start+0x13c>)
 8003404:	4293      	cmp	r3, r2
 8003406:	d004      	beq.n	8003412 <HAL_TIM_PWM_Start+0xfa>
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a12      	ldr	r2, [pc, #72]	@ (8003458 <HAL_TIM_PWM_Start+0x140>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d111      	bne.n	8003436 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	689b      	ldr	r3, [r3, #8]
 8003418:	f003 0307 	and.w	r3, r3, #7
 800341c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	2b06      	cmp	r3, #6
 8003422:	d010      	beq.n	8003446 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	681a      	ldr	r2, [r3, #0]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f042 0201 	orr.w	r2, r2, #1
 8003432:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003434:	e007      	b.n	8003446 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	681a      	ldr	r2, [r3, #0]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f042 0201 	orr.w	r2, r2, #1
 8003444:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003446:	2300      	movs	r3, #0
}
 8003448:	4618      	mov	r0, r3
 800344a:	3710      	adds	r7, #16
 800344c:	46bd      	mov	sp, r7
 800344e:	bd80      	pop	{r7, pc}
 8003450:	40012c00 	.word	0x40012c00
 8003454:	40000400 	.word	0x40000400
 8003458:	40000800 	.word	0x40000800

0800345c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b084      	sub	sp, #16
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	68db      	ldr	r3, [r3, #12]
 800346a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	691b      	ldr	r3, [r3, #16]
 8003472:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003474:	68bb      	ldr	r3, [r7, #8]
 8003476:	f003 0302 	and.w	r3, r3, #2
 800347a:	2b00      	cmp	r3, #0
 800347c:	d020      	beq.n	80034c0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	f003 0302 	and.w	r3, r3, #2
 8003484:	2b00      	cmp	r3, #0
 8003486:	d01b      	beq.n	80034c0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f06f 0202 	mvn.w	r2, #2
 8003490:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2201      	movs	r2, #1
 8003496:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	699b      	ldr	r3, [r3, #24]
 800349e:	f003 0303 	and.w	r3, r3, #3
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d003      	beq.n	80034ae <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80034a6:	6878      	ldr	r0, [r7, #4]
 80034a8:	f000 fa63 	bl	8003972 <HAL_TIM_IC_CaptureCallback>
 80034ac:	e005      	b.n	80034ba <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80034ae:	6878      	ldr	r0, [r7, #4]
 80034b0:	f000 fa56 	bl	8003960 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034b4:	6878      	ldr	r0, [r7, #4]
 80034b6:	f000 fa65 	bl	8003984 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2200      	movs	r2, #0
 80034be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80034c0:	68bb      	ldr	r3, [r7, #8]
 80034c2:	f003 0304 	and.w	r3, r3, #4
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d020      	beq.n	800350c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	f003 0304 	and.w	r3, r3, #4
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d01b      	beq.n	800350c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f06f 0204 	mvn.w	r2, #4
 80034dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2202      	movs	r2, #2
 80034e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	699b      	ldr	r3, [r3, #24]
 80034ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d003      	beq.n	80034fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034f2:	6878      	ldr	r0, [r7, #4]
 80034f4:	f000 fa3d 	bl	8003972 <HAL_TIM_IC_CaptureCallback>
 80034f8:	e005      	b.n	8003506 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034fa:	6878      	ldr	r0, [r7, #4]
 80034fc:	f000 fa30 	bl	8003960 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003500:	6878      	ldr	r0, [r7, #4]
 8003502:	f000 fa3f 	bl	8003984 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2200      	movs	r2, #0
 800350a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800350c:	68bb      	ldr	r3, [r7, #8]
 800350e:	f003 0308 	and.w	r3, r3, #8
 8003512:	2b00      	cmp	r3, #0
 8003514:	d020      	beq.n	8003558 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	f003 0308 	and.w	r3, r3, #8
 800351c:	2b00      	cmp	r3, #0
 800351e:	d01b      	beq.n	8003558 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f06f 0208 	mvn.w	r2, #8
 8003528:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2204      	movs	r2, #4
 800352e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	69db      	ldr	r3, [r3, #28]
 8003536:	f003 0303 	and.w	r3, r3, #3
 800353a:	2b00      	cmp	r3, #0
 800353c:	d003      	beq.n	8003546 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800353e:	6878      	ldr	r0, [r7, #4]
 8003540:	f000 fa17 	bl	8003972 <HAL_TIM_IC_CaptureCallback>
 8003544:	e005      	b.n	8003552 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003546:	6878      	ldr	r0, [r7, #4]
 8003548:	f000 fa0a 	bl	8003960 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800354c:	6878      	ldr	r0, [r7, #4]
 800354e:	f000 fa19 	bl	8003984 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2200      	movs	r2, #0
 8003556:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	f003 0310 	and.w	r3, r3, #16
 800355e:	2b00      	cmp	r3, #0
 8003560:	d020      	beq.n	80035a4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	f003 0310 	and.w	r3, r3, #16
 8003568:	2b00      	cmp	r3, #0
 800356a:	d01b      	beq.n	80035a4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f06f 0210 	mvn.w	r2, #16
 8003574:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2208      	movs	r2, #8
 800357a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	69db      	ldr	r3, [r3, #28]
 8003582:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003586:	2b00      	cmp	r3, #0
 8003588:	d003      	beq.n	8003592 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800358a:	6878      	ldr	r0, [r7, #4]
 800358c:	f000 f9f1 	bl	8003972 <HAL_TIM_IC_CaptureCallback>
 8003590:	e005      	b.n	800359e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	f000 f9e4 	bl	8003960 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003598:	6878      	ldr	r0, [r7, #4]
 800359a:	f000 f9f3 	bl	8003984 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2200      	movs	r2, #0
 80035a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	f003 0301 	and.w	r3, r3, #1
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d00c      	beq.n	80035c8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	f003 0301 	and.w	r3, r3, #1
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d007      	beq.n	80035c8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f06f 0201 	mvn.w	r2, #1
 80035c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80035c2:	6878      	ldr	r0, [r7, #4]
 80035c4:	f000 f9c3 	bl	800394e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80035c8:	68bb      	ldr	r3, [r7, #8]
 80035ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d00c      	beq.n	80035ec <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d007      	beq.n	80035ec <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80035e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80035e6:	6878      	ldr	r0, [r7, #4]
 80035e8:	f000 fcf5 	bl	8003fd6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d00c      	beq.n	8003610 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d007      	beq.n	8003610 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003608:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800360a:	6878      	ldr	r0, [r7, #4]
 800360c:	f000 f9c3 	bl	8003996 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	f003 0320 	and.w	r3, r3, #32
 8003616:	2b00      	cmp	r3, #0
 8003618:	d00c      	beq.n	8003634 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	f003 0320 	and.w	r3, r3, #32
 8003620:	2b00      	cmp	r3, #0
 8003622:	d007      	beq.n	8003634 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f06f 0220 	mvn.w	r2, #32
 800362c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800362e:	6878      	ldr	r0, [r7, #4]
 8003630:	f000 fcc8 	bl	8003fc4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003634:	bf00      	nop
 8003636:	3710      	adds	r7, #16
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}

0800363c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b086      	sub	sp, #24
 8003640:	af00      	add	r7, sp, #0
 8003642:	60f8      	str	r0, [r7, #12]
 8003644:	60b9      	str	r1, [r7, #8]
 8003646:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003648:	2300      	movs	r3, #0
 800364a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003652:	2b01      	cmp	r3, #1
 8003654:	d101      	bne.n	800365a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003656:	2302      	movs	r3, #2
 8003658:	e0ae      	b.n	80037b8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2201      	movs	r2, #1
 800365e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2b0c      	cmp	r3, #12
 8003666:	f200 809f 	bhi.w	80037a8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800366a:	a201      	add	r2, pc, #4	@ (adr r2, 8003670 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800366c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003670:	080036a5 	.word	0x080036a5
 8003674:	080037a9 	.word	0x080037a9
 8003678:	080037a9 	.word	0x080037a9
 800367c:	080037a9 	.word	0x080037a9
 8003680:	080036e5 	.word	0x080036e5
 8003684:	080037a9 	.word	0x080037a9
 8003688:	080037a9 	.word	0x080037a9
 800368c:	080037a9 	.word	0x080037a9
 8003690:	08003727 	.word	0x08003727
 8003694:	080037a9 	.word	0x080037a9
 8003698:	080037a9 	.word	0x080037a9
 800369c:	080037a9 	.word	0x080037a9
 80036a0:	08003767 	.word	0x08003767
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	68b9      	ldr	r1, [r7, #8]
 80036aa:	4618      	mov	r0, r3
 80036ac:	f000 f9ea 	bl	8003a84 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	699a      	ldr	r2, [r3, #24]
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f042 0208 	orr.w	r2, r2, #8
 80036be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	699a      	ldr	r2, [r3, #24]
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f022 0204 	bic.w	r2, r2, #4
 80036ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	6999      	ldr	r1, [r3, #24]
 80036d6:	68bb      	ldr	r3, [r7, #8]
 80036d8:	691a      	ldr	r2, [r3, #16]
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	430a      	orrs	r2, r1
 80036e0:	619a      	str	r2, [r3, #24]
      break;
 80036e2:	e064      	b.n	80037ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	68b9      	ldr	r1, [r7, #8]
 80036ea:	4618      	mov	r0, r3
 80036ec:	f000 fa30 	bl	8003b50 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	699a      	ldr	r2, [r3, #24]
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80036fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	699a      	ldr	r2, [r3, #24]
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800370e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	6999      	ldr	r1, [r3, #24]
 8003716:	68bb      	ldr	r3, [r7, #8]
 8003718:	691b      	ldr	r3, [r3, #16]
 800371a:	021a      	lsls	r2, r3, #8
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	430a      	orrs	r2, r1
 8003722:	619a      	str	r2, [r3, #24]
      break;
 8003724:	e043      	b.n	80037ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	68b9      	ldr	r1, [r7, #8]
 800372c:	4618      	mov	r0, r3
 800372e:	f000 fa79 	bl	8003c24 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	69da      	ldr	r2, [r3, #28]
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f042 0208 	orr.w	r2, r2, #8
 8003740:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	69da      	ldr	r2, [r3, #28]
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f022 0204 	bic.w	r2, r2, #4
 8003750:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	69d9      	ldr	r1, [r3, #28]
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	691a      	ldr	r2, [r3, #16]
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	430a      	orrs	r2, r1
 8003762:	61da      	str	r2, [r3, #28]
      break;
 8003764:	e023      	b.n	80037ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	68b9      	ldr	r1, [r7, #8]
 800376c:	4618      	mov	r0, r3
 800376e:	f000 fac3 	bl	8003cf8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	69da      	ldr	r2, [r3, #28]
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003780:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	69da      	ldr	r2, [r3, #28]
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003790:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	69d9      	ldr	r1, [r3, #28]
 8003798:	68bb      	ldr	r3, [r7, #8]
 800379a:	691b      	ldr	r3, [r3, #16]
 800379c:	021a      	lsls	r2, r3, #8
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	430a      	orrs	r2, r1
 80037a4:	61da      	str	r2, [r3, #28]
      break;
 80037a6:	e002      	b.n	80037ae <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80037a8:	2301      	movs	r3, #1
 80037aa:	75fb      	strb	r3, [r7, #23]
      break;
 80037ac:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	2200      	movs	r2, #0
 80037b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80037b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	3718      	adds	r7, #24
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}

080037c0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b084      	sub	sp, #16
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
 80037c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80037ca:	2300      	movs	r3, #0
 80037cc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037d4:	2b01      	cmp	r3, #1
 80037d6:	d101      	bne.n	80037dc <HAL_TIM_ConfigClockSource+0x1c>
 80037d8:	2302      	movs	r3, #2
 80037da:	e0b4      	b.n	8003946 <HAL_TIM_ConfigClockSource+0x186>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2201      	movs	r2, #1
 80037e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2202      	movs	r2, #2
 80037e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	689b      	ldr	r3, [r3, #8]
 80037f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80037fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80037fc:	68bb      	ldr	r3, [r7, #8]
 80037fe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003802:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	68ba      	ldr	r2, [r7, #8]
 800380a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003814:	d03e      	beq.n	8003894 <HAL_TIM_ConfigClockSource+0xd4>
 8003816:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800381a:	f200 8087 	bhi.w	800392c <HAL_TIM_ConfigClockSource+0x16c>
 800381e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003822:	f000 8086 	beq.w	8003932 <HAL_TIM_ConfigClockSource+0x172>
 8003826:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800382a:	d87f      	bhi.n	800392c <HAL_TIM_ConfigClockSource+0x16c>
 800382c:	2b70      	cmp	r3, #112	@ 0x70
 800382e:	d01a      	beq.n	8003866 <HAL_TIM_ConfigClockSource+0xa6>
 8003830:	2b70      	cmp	r3, #112	@ 0x70
 8003832:	d87b      	bhi.n	800392c <HAL_TIM_ConfigClockSource+0x16c>
 8003834:	2b60      	cmp	r3, #96	@ 0x60
 8003836:	d050      	beq.n	80038da <HAL_TIM_ConfigClockSource+0x11a>
 8003838:	2b60      	cmp	r3, #96	@ 0x60
 800383a:	d877      	bhi.n	800392c <HAL_TIM_ConfigClockSource+0x16c>
 800383c:	2b50      	cmp	r3, #80	@ 0x50
 800383e:	d03c      	beq.n	80038ba <HAL_TIM_ConfigClockSource+0xfa>
 8003840:	2b50      	cmp	r3, #80	@ 0x50
 8003842:	d873      	bhi.n	800392c <HAL_TIM_ConfigClockSource+0x16c>
 8003844:	2b40      	cmp	r3, #64	@ 0x40
 8003846:	d058      	beq.n	80038fa <HAL_TIM_ConfigClockSource+0x13a>
 8003848:	2b40      	cmp	r3, #64	@ 0x40
 800384a:	d86f      	bhi.n	800392c <HAL_TIM_ConfigClockSource+0x16c>
 800384c:	2b30      	cmp	r3, #48	@ 0x30
 800384e:	d064      	beq.n	800391a <HAL_TIM_ConfigClockSource+0x15a>
 8003850:	2b30      	cmp	r3, #48	@ 0x30
 8003852:	d86b      	bhi.n	800392c <HAL_TIM_ConfigClockSource+0x16c>
 8003854:	2b20      	cmp	r3, #32
 8003856:	d060      	beq.n	800391a <HAL_TIM_ConfigClockSource+0x15a>
 8003858:	2b20      	cmp	r3, #32
 800385a:	d867      	bhi.n	800392c <HAL_TIM_ConfigClockSource+0x16c>
 800385c:	2b00      	cmp	r3, #0
 800385e:	d05c      	beq.n	800391a <HAL_TIM_ConfigClockSource+0x15a>
 8003860:	2b10      	cmp	r3, #16
 8003862:	d05a      	beq.n	800391a <HAL_TIM_ConfigClockSource+0x15a>
 8003864:	e062      	b.n	800392c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003876:	f000 fb04 	bl	8003e82 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003882:	68bb      	ldr	r3, [r7, #8]
 8003884:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003888:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	68ba      	ldr	r2, [r7, #8]
 8003890:	609a      	str	r2, [r3, #8]
      break;
 8003892:	e04f      	b.n	8003934 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80038a4:	f000 faed 	bl	8003e82 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	689a      	ldr	r2, [r3, #8]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80038b6:	609a      	str	r2, [r3, #8]
      break;
 80038b8:	e03c      	b.n	8003934 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80038c6:	461a      	mov	r2, r3
 80038c8:	f000 fa64 	bl	8003d94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	2150      	movs	r1, #80	@ 0x50
 80038d2:	4618      	mov	r0, r3
 80038d4:	f000 fabb 	bl	8003e4e <TIM_ITRx_SetConfig>
      break;
 80038d8:	e02c      	b.n	8003934 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80038e6:	461a      	mov	r2, r3
 80038e8:	f000 fa82 	bl	8003df0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	2160      	movs	r1, #96	@ 0x60
 80038f2:	4618      	mov	r0, r3
 80038f4:	f000 faab 	bl	8003e4e <TIM_ITRx_SetConfig>
      break;
 80038f8:	e01c      	b.n	8003934 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003906:	461a      	mov	r2, r3
 8003908:	f000 fa44 	bl	8003d94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	2140      	movs	r1, #64	@ 0x40
 8003912:	4618      	mov	r0, r3
 8003914:	f000 fa9b 	bl	8003e4e <TIM_ITRx_SetConfig>
      break;
 8003918:	e00c      	b.n	8003934 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4619      	mov	r1, r3
 8003924:	4610      	mov	r0, r2
 8003926:	f000 fa92 	bl	8003e4e <TIM_ITRx_SetConfig>
      break;
 800392a:	e003      	b.n	8003934 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800392c:	2301      	movs	r3, #1
 800392e:	73fb      	strb	r3, [r7, #15]
      break;
 8003930:	e000      	b.n	8003934 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003932:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2201      	movs	r2, #1
 8003938:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2200      	movs	r2, #0
 8003940:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003944:	7bfb      	ldrb	r3, [r7, #15]
}
 8003946:	4618      	mov	r0, r3
 8003948:	3710      	adds	r7, #16
 800394a:	46bd      	mov	sp, r7
 800394c:	bd80      	pop	{r7, pc}

0800394e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800394e:	b480      	push	{r7}
 8003950:	b083      	sub	sp, #12
 8003952:	af00      	add	r7, sp, #0
 8003954:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003956:	bf00      	nop
 8003958:	370c      	adds	r7, #12
 800395a:	46bd      	mov	sp, r7
 800395c:	bc80      	pop	{r7}
 800395e:	4770      	bx	lr

08003960 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003960:	b480      	push	{r7}
 8003962:	b083      	sub	sp, #12
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003968:	bf00      	nop
 800396a:	370c      	adds	r7, #12
 800396c:	46bd      	mov	sp, r7
 800396e:	bc80      	pop	{r7}
 8003970:	4770      	bx	lr

08003972 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003972:	b480      	push	{r7}
 8003974:	b083      	sub	sp, #12
 8003976:	af00      	add	r7, sp, #0
 8003978:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800397a:	bf00      	nop
 800397c:	370c      	adds	r7, #12
 800397e:	46bd      	mov	sp, r7
 8003980:	bc80      	pop	{r7}
 8003982:	4770      	bx	lr

08003984 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003984:	b480      	push	{r7}
 8003986:	b083      	sub	sp, #12
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800398c:	bf00      	nop
 800398e:	370c      	adds	r7, #12
 8003990:	46bd      	mov	sp, r7
 8003992:	bc80      	pop	{r7}
 8003994:	4770      	bx	lr

08003996 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003996:	b480      	push	{r7}
 8003998:	b083      	sub	sp, #12
 800399a:	af00      	add	r7, sp, #0
 800399c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800399e:	bf00      	nop
 80039a0:	370c      	adds	r7, #12
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bc80      	pop	{r7}
 80039a6:	4770      	bx	lr

080039a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b085      	sub	sp, #20
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
 80039b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	4a2f      	ldr	r2, [pc, #188]	@ (8003a78 <TIM_Base_SetConfig+0xd0>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d00b      	beq.n	80039d8 <TIM_Base_SetConfig+0x30>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039c6:	d007      	beq.n	80039d8 <TIM_Base_SetConfig+0x30>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	4a2c      	ldr	r2, [pc, #176]	@ (8003a7c <TIM_Base_SetConfig+0xd4>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d003      	beq.n	80039d8 <TIM_Base_SetConfig+0x30>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	4a2b      	ldr	r2, [pc, #172]	@ (8003a80 <TIM_Base_SetConfig+0xd8>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d108      	bne.n	80039ea <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80039de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	68fa      	ldr	r2, [r7, #12]
 80039e6:	4313      	orrs	r3, r2
 80039e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	4a22      	ldr	r2, [pc, #136]	@ (8003a78 <TIM_Base_SetConfig+0xd0>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d00b      	beq.n	8003a0a <TIM_Base_SetConfig+0x62>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039f8:	d007      	beq.n	8003a0a <TIM_Base_SetConfig+0x62>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	4a1f      	ldr	r2, [pc, #124]	@ (8003a7c <TIM_Base_SetConfig+0xd4>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d003      	beq.n	8003a0a <TIM_Base_SetConfig+0x62>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	4a1e      	ldr	r2, [pc, #120]	@ (8003a80 <TIM_Base_SetConfig+0xd8>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d108      	bne.n	8003a1c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	68db      	ldr	r3, [r3, #12]
 8003a16:	68fa      	ldr	r2, [r7, #12]
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	695b      	ldr	r3, [r3, #20]
 8003a26:	4313      	orrs	r3, r2
 8003a28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	68fa      	ldr	r2, [r7, #12]
 8003a2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	689a      	ldr	r2, [r3, #8]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	681a      	ldr	r2, [r3, #0]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	4a0d      	ldr	r2, [pc, #52]	@ (8003a78 <TIM_Base_SetConfig+0xd0>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d103      	bne.n	8003a50 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	691a      	ldr	r2, [r3, #16]
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2201      	movs	r2, #1
 8003a54:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	691b      	ldr	r3, [r3, #16]
 8003a5a:	f003 0301 	and.w	r3, r3, #1
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d005      	beq.n	8003a6e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	691b      	ldr	r3, [r3, #16]
 8003a66:	f023 0201 	bic.w	r2, r3, #1
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	611a      	str	r2, [r3, #16]
  }
}
 8003a6e:	bf00      	nop
 8003a70:	3714      	adds	r7, #20
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bc80      	pop	{r7}
 8003a76:	4770      	bx	lr
 8003a78:	40012c00 	.word	0x40012c00
 8003a7c:	40000400 	.word	0x40000400
 8003a80:	40000800 	.word	0x40000800

08003a84 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a84:	b480      	push	{r7}
 8003a86:	b087      	sub	sp, #28
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
 8003a8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6a1b      	ldr	r3, [r3, #32]
 8003a92:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6a1b      	ldr	r3, [r3, #32]
 8003a98:	f023 0201 	bic.w	r2, r3, #1
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	699b      	ldr	r3, [r3, #24]
 8003aaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ab2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	f023 0303 	bic.w	r3, r3, #3
 8003aba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	68fa      	ldr	r2, [r7, #12]
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003ac6:	697b      	ldr	r3, [r7, #20]
 8003ac8:	f023 0302 	bic.w	r3, r3, #2
 8003acc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	689b      	ldr	r3, [r3, #8]
 8003ad2:	697a      	ldr	r2, [r7, #20]
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	4a1c      	ldr	r2, [pc, #112]	@ (8003b4c <TIM_OC1_SetConfig+0xc8>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d10c      	bne.n	8003afa <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	f023 0308 	bic.w	r3, r3, #8
 8003ae6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	68db      	ldr	r3, [r3, #12]
 8003aec:	697a      	ldr	r2, [r7, #20]
 8003aee:	4313      	orrs	r3, r2
 8003af0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003af2:	697b      	ldr	r3, [r7, #20]
 8003af4:	f023 0304 	bic.w	r3, r3, #4
 8003af8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	4a13      	ldr	r2, [pc, #76]	@ (8003b4c <TIM_OC1_SetConfig+0xc8>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d111      	bne.n	8003b26 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003b02:	693b      	ldr	r3, [r7, #16]
 8003b04:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003b08:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003b0a:	693b      	ldr	r3, [r7, #16]
 8003b0c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003b10:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	695b      	ldr	r3, [r3, #20]
 8003b16:	693a      	ldr	r2, [r7, #16]
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	699b      	ldr	r3, [r3, #24]
 8003b20:	693a      	ldr	r2, [r7, #16]
 8003b22:	4313      	orrs	r3, r2
 8003b24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	693a      	ldr	r2, [r7, #16]
 8003b2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	68fa      	ldr	r2, [r7, #12]
 8003b30:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	685a      	ldr	r2, [r3, #4]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	697a      	ldr	r2, [r7, #20]
 8003b3e:	621a      	str	r2, [r3, #32]
}
 8003b40:	bf00      	nop
 8003b42:	371c      	adds	r7, #28
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bc80      	pop	{r7}
 8003b48:	4770      	bx	lr
 8003b4a:	bf00      	nop
 8003b4c:	40012c00 	.word	0x40012c00

08003b50 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b50:	b480      	push	{r7}
 8003b52:	b087      	sub	sp, #28
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
 8003b58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6a1b      	ldr	r3, [r3, #32]
 8003b5e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6a1b      	ldr	r3, [r3, #32]
 8003b64:	f023 0210 	bic.w	r2, r3, #16
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	699b      	ldr	r3, [r3, #24]
 8003b76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003b7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	021b      	lsls	r3, r3, #8
 8003b8e:	68fa      	ldr	r2, [r7, #12]
 8003b90:	4313      	orrs	r3, r2
 8003b92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003b94:	697b      	ldr	r3, [r7, #20]
 8003b96:	f023 0320 	bic.w	r3, r3, #32
 8003b9a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	689b      	ldr	r3, [r3, #8]
 8003ba0:	011b      	lsls	r3, r3, #4
 8003ba2:	697a      	ldr	r2, [r7, #20]
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	4a1d      	ldr	r2, [pc, #116]	@ (8003c20 <TIM_OC2_SetConfig+0xd0>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d10d      	bne.n	8003bcc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003bb0:	697b      	ldr	r3, [r7, #20]
 8003bb2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003bb6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	68db      	ldr	r3, [r3, #12]
 8003bbc:	011b      	lsls	r3, r3, #4
 8003bbe:	697a      	ldr	r2, [r7, #20]
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003bc4:	697b      	ldr	r3, [r7, #20]
 8003bc6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003bca:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	4a14      	ldr	r2, [pc, #80]	@ (8003c20 <TIM_OC2_SetConfig+0xd0>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d113      	bne.n	8003bfc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003bda:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003bdc:	693b      	ldr	r3, [r7, #16]
 8003bde:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003be2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	695b      	ldr	r3, [r3, #20]
 8003be8:	009b      	lsls	r3, r3, #2
 8003bea:	693a      	ldr	r2, [r7, #16]
 8003bec:	4313      	orrs	r3, r2
 8003bee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	699b      	ldr	r3, [r3, #24]
 8003bf4:	009b      	lsls	r3, r3, #2
 8003bf6:	693a      	ldr	r2, [r7, #16]
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	693a      	ldr	r2, [r7, #16]
 8003c00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	68fa      	ldr	r2, [r7, #12]
 8003c06:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	685a      	ldr	r2, [r3, #4]
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	697a      	ldr	r2, [r7, #20]
 8003c14:	621a      	str	r2, [r3, #32]
}
 8003c16:	bf00      	nop
 8003c18:	371c      	adds	r7, #28
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bc80      	pop	{r7}
 8003c1e:	4770      	bx	lr
 8003c20:	40012c00 	.word	0x40012c00

08003c24 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c24:	b480      	push	{r7}
 8003c26:	b087      	sub	sp, #28
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
 8003c2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6a1b      	ldr	r3, [r3, #32]
 8003c32:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6a1b      	ldr	r3, [r3, #32]
 8003c38:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	69db      	ldr	r3, [r3, #28]
 8003c4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	f023 0303 	bic.w	r3, r3, #3
 8003c5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	68fa      	ldr	r2, [r7, #12]
 8003c62:	4313      	orrs	r3, r2
 8003c64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003c66:	697b      	ldr	r3, [r7, #20]
 8003c68:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003c6c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	689b      	ldr	r3, [r3, #8]
 8003c72:	021b      	lsls	r3, r3, #8
 8003c74:	697a      	ldr	r2, [r7, #20]
 8003c76:	4313      	orrs	r3, r2
 8003c78:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	4a1d      	ldr	r2, [pc, #116]	@ (8003cf4 <TIM_OC3_SetConfig+0xd0>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d10d      	bne.n	8003c9e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003c82:	697b      	ldr	r3, [r7, #20]
 8003c84:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003c88:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	68db      	ldr	r3, [r3, #12]
 8003c8e:	021b      	lsls	r3, r3, #8
 8003c90:	697a      	ldr	r2, [r7, #20]
 8003c92:	4313      	orrs	r3, r2
 8003c94:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003c96:	697b      	ldr	r3, [r7, #20]
 8003c98:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003c9c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	4a14      	ldr	r2, [pc, #80]	@ (8003cf4 <TIM_OC3_SetConfig+0xd0>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d113      	bne.n	8003cce <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003ca6:	693b      	ldr	r3, [r7, #16]
 8003ca8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003cac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003cae:	693b      	ldr	r3, [r7, #16]
 8003cb0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003cb4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	695b      	ldr	r3, [r3, #20]
 8003cba:	011b      	lsls	r3, r3, #4
 8003cbc:	693a      	ldr	r2, [r7, #16]
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	699b      	ldr	r3, [r3, #24]
 8003cc6:	011b      	lsls	r3, r3, #4
 8003cc8:	693a      	ldr	r2, [r7, #16]
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	693a      	ldr	r2, [r7, #16]
 8003cd2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	68fa      	ldr	r2, [r7, #12]
 8003cd8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	685a      	ldr	r2, [r3, #4]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	697a      	ldr	r2, [r7, #20]
 8003ce6:	621a      	str	r2, [r3, #32]
}
 8003ce8:	bf00      	nop
 8003cea:	371c      	adds	r7, #28
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bc80      	pop	{r7}
 8003cf0:	4770      	bx	lr
 8003cf2:	bf00      	nop
 8003cf4:	40012c00 	.word	0x40012c00

08003cf8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	b087      	sub	sp, #28
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
 8003d00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6a1b      	ldr	r3, [r3, #32]
 8003d06:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6a1b      	ldr	r3, [r3, #32]
 8003d0c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	69db      	ldr	r3, [r3, #28]
 8003d1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003d26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d2e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	021b      	lsls	r3, r3, #8
 8003d36:	68fa      	ldr	r2, [r7, #12]
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003d3c:	693b      	ldr	r3, [r7, #16]
 8003d3e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003d42:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	031b      	lsls	r3, r3, #12
 8003d4a:	693a      	ldr	r2, [r7, #16]
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	4a0f      	ldr	r2, [pc, #60]	@ (8003d90 <TIM_OC4_SetConfig+0x98>)
 8003d54:	4293      	cmp	r3, r2
 8003d56:	d109      	bne.n	8003d6c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003d5e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	695b      	ldr	r3, [r3, #20]
 8003d64:	019b      	lsls	r3, r3, #6
 8003d66:	697a      	ldr	r2, [r7, #20]
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	697a      	ldr	r2, [r7, #20]
 8003d70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	68fa      	ldr	r2, [r7, #12]
 8003d76:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	685a      	ldr	r2, [r3, #4]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	693a      	ldr	r2, [r7, #16]
 8003d84:	621a      	str	r2, [r3, #32]
}
 8003d86:	bf00      	nop
 8003d88:	371c      	adds	r7, #28
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	bc80      	pop	{r7}
 8003d8e:	4770      	bx	lr
 8003d90:	40012c00 	.word	0x40012c00

08003d94 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b087      	sub	sp, #28
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	60f8      	str	r0, [r7, #12]
 8003d9c:	60b9      	str	r1, [r7, #8]
 8003d9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	6a1b      	ldr	r3, [r3, #32]
 8003da4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	6a1b      	ldr	r3, [r3, #32]
 8003daa:	f023 0201 	bic.w	r2, r3, #1
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	699b      	ldr	r3, [r3, #24]
 8003db6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003db8:	693b      	ldr	r3, [r7, #16]
 8003dba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003dbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	011b      	lsls	r3, r3, #4
 8003dc4:	693a      	ldr	r2, [r7, #16]
 8003dc6:	4313      	orrs	r3, r2
 8003dc8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	f023 030a 	bic.w	r3, r3, #10
 8003dd0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003dd2:	697a      	ldr	r2, [r7, #20]
 8003dd4:	68bb      	ldr	r3, [r7, #8]
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	693a      	ldr	r2, [r7, #16]
 8003dde:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	697a      	ldr	r2, [r7, #20]
 8003de4:	621a      	str	r2, [r3, #32]
}
 8003de6:	bf00      	nop
 8003de8:	371c      	adds	r7, #28
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bc80      	pop	{r7}
 8003dee:	4770      	bx	lr

08003df0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003df0:	b480      	push	{r7}
 8003df2:	b087      	sub	sp, #28
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	60f8      	str	r0, [r7, #12]
 8003df8:	60b9      	str	r1, [r7, #8]
 8003dfa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	6a1b      	ldr	r3, [r3, #32]
 8003e00:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	6a1b      	ldr	r3, [r3, #32]
 8003e06:	f023 0210 	bic.w	r2, r3, #16
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	699b      	ldr	r3, [r3, #24]
 8003e12:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003e1a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	031b      	lsls	r3, r3, #12
 8003e20:	693a      	ldr	r2, [r7, #16]
 8003e22:	4313      	orrs	r3, r2
 8003e24:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003e26:	697b      	ldr	r3, [r7, #20]
 8003e28:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003e2c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	011b      	lsls	r3, r3, #4
 8003e32:	697a      	ldr	r2, [r7, #20]
 8003e34:	4313      	orrs	r3, r2
 8003e36:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	693a      	ldr	r2, [r7, #16]
 8003e3c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	697a      	ldr	r2, [r7, #20]
 8003e42:	621a      	str	r2, [r3, #32]
}
 8003e44:	bf00      	nop
 8003e46:	371c      	adds	r7, #28
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bc80      	pop	{r7}
 8003e4c:	4770      	bx	lr

08003e4e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003e4e:	b480      	push	{r7}
 8003e50:	b085      	sub	sp, #20
 8003e52:	af00      	add	r7, sp, #0
 8003e54:	6078      	str	r0, [r7, #4]
 8003e56:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	689b      	ldr	r3, [r3, #8]
 8003e5c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e64:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003e66:	683a      	ldr	r2, [r7, #0]
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	4313      	orrs	r3, r2
 8003e6c:	f043 0307 	orr.w	r3, r3, #7
 8003e70:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	68fa      	ldr	r2, [r7, #12]
 8003e76:	609a      	str	r2, [r3, #8]
}
 8003e78:	bf00      	nop
 8003e7a:	3714      	adds	r7, #20
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bc80      	pop	{r7}
 8003e80:	4770      	bx	lr

08003e82 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003e82:	b480      	push	{r7}
 8003e84:	b087      	sub	sp, #28
 8003e86:	af00      	add	r7, sp, #0
 8003e88:	60f8      	str	r0, [r7, #12]
 8003e8a:	60b9      	str	r1, [r7, #8]
 8003e8c:	607a      	str	r2, [r7, #4]
 8003e8e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	689b      	ldr	r3, [r3, #8]
 8003e94:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003e9c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	021a      	lsls	r2, r3, #8
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	431a      	orrs	r2, r3
 8003ea6:	68bb      	ldr	r3, [r7, #8]
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	697a      	ldr	r2, [r7, #20]
 8003eac:	4313      	orrs	r3, r2
 8003eae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	697a      	ldr	r2, [r7, #20]
 8003eb4:	609a      	str	r2, [r3, #8]
}
 8003eb6:	bf00      	nop
 8003eb8:	371c      	adds	r7, #28
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bc80      	pop	{r7}
 8003ebe:	4770      	bx	lr

08003ec0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b087      	sub	sp, #28
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	60f8      	str	r0, [r7, #12]
 8003ec8:	60b9      	str	r1, [r7, #8]
 8003eca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003ecc:	68bb      	ldr	r3, [r7, #8]
 8003ece:	f003 031f 	and.w	r3, r3, #31
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	6a1a      	ldr	r2, [r3, #32]
 8003ede:	697b      	ldr	r3, [r7, #20]
 8003ee0:	43db      	mvns	r3, r3
 8003ee2:	401a      	ands	r2, r3
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	6a1a      	ldr	r2, [r3, #32]
 8003eec:	68bb      	ldr	r3, [r7, #8]
 8003eee:	f003 031f 	and.w	r3, r3, #31
 8003ef2:	6879      	ldr	r1, [r7, #4]
 8003ef4:	fa01 f303 	lsl.w	r3, r1, r3
 8003ef8:	431a      	orrs	r2, r3
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	621a      	str	r2, [r3, #32]
}
 8003efe:	bf00      	nop
 8003f00:	371c      	adds	r7, #28
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bc80      	pop	{r7}
 8003f06:	4770      	bx	lr

08003f08 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b085      	sub	sp, #20
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
 8003f10:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f18:	2b01      	cmp	r3, #1
 8003f1a:	d101      	bne.n	8003f20 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003f1c:	2302      	movs	r3, #2
 8003f1e:	e046      	b.n	8003fae <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2201      	movs	r2, #1
 8003f24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2202      	movs	r2, #2
 8003f2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	689b      	ldr	r3, [r3, #8]
 8003f3e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f46:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	68fa      	ldr	r2, [r7, #12]
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	68fa      	ldr	r2, [r7, #12]
 8003f58:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	4a16      	ldr	r2, [pc, #88]	@ (8003fb8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d00e      	beq.n	8003f82 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f6c:	d009      	beq.n	8003f82 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4a12      	ldr	r2, [pc, #72]	@ (8003fbc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003f74:	4293      	cmp	r3, r2
 8003f76:	d004      	beq.n	8003f82 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4a10      	ldr	r2, [pc, #64]	@ (8003fc0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d10c      	bne.n	8003f9c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003f82:	68bb      	ldr	r3, [r7, #8]
 8003f84:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003f88:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	68ba      	ldr	r2, [r7, #8]
 8003f90:	4313      	orrs	r3, r2
 8003f92:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	68ba      	ldr	r2, [r7, #8]
 8003f9a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2201      	movs	r2, #1
 8003fa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003fac:	2300      	movs	r3, #0
}
 8003fae:	4618      	mov	r0, r3
 8003fb0:	3714      	adds	r7, #20
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bc80      	pop	{r7}
 8003fb6:	4770      	bx	lr
 8003fb8:	40012c00 	.word	0x40012c00
 8003fbc:	40000400 	.word	0x40000400
 8003fc0:	40000800 	.word	0x40000800

08003fc4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b083      	sub	sp, #12
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003fcc:	bf00      	nop
 8003fce:	370c      	adds	r7, #12
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bc80      	pop	{r7}
 8003fd4:	4770      	bx	lr

08003fd6 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003fd6:	b480      	push	{r7}
 8003fd8:	b083      	sub	sp, #12
 8003fda:	af00      	add	r7, sp, #0
 8003fdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003fde:	bf00      	nop
 8003fe0:	370c      	adds	r7, #12
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bc80      	pop	{r7}
 8003fe6:	4770      	bx	lr

08003fe8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b082      	sub	sp, #8
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d101      	bne.n	8003ffa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	e042      	b.n	8004080 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004000:	b2db      	uxtb	r3, r3
 8004002:	2b00      	cmp	r3, #0
 8004004:	d106      	bne.n	8004014 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2200      	movs	r2, #0
 800400a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800400e:	6878      	ldr	r0, [r7, #4]
 8004010:	f7fd f924 	bl	800125c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2224      	movs	r2, #36	@ 0x24
 8004018:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	68da      	ldr	r2, [r3, #12]
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800402a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800402c:	6878      	ldr	r0, [r7, #4]
 800402e:	f000 f82b 	bl	8004088 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	691a      	ldr	r2, [r3, #16]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004040:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	695a      	ldr	r2, [r3, #20]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004050:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	68da      	ldr	r2, [r3, #12]
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004060:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2200      	movs	r2, #0
 8004066:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2220      	movs	r2, #32
 800406c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2220      	movs	r2, #32
 8004074:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2200      	movs	r2, #0
 800407c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800407e:	2300      	movs	r3, #0
}
 8004080:	4618      	mov	r0, r3
 8004082:	3708      	adds	r7, #8
 8004084:	46bd      	mov	sp, r7
 8004086:	bd80      	pop	{r7, pc}

08004088 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b084      	sub	sp, #16
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	691b      	ldr	r3, [r3, #16]
 8004096:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	68da      	ldr	r2, [r3, #12]
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	430a      	orrs	r2, r1
 80040a4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	689a      	ldr	r2, [r3, #8]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	691b      	ldr	r3, [r3, #16]
 80040ae:	431a      	orrs	r2, r3
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	695b      	ldr	r3, [r3, #20]
 80040b4:	4313      	orrs	r3, r2
 80040b6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80040c2:	f023 030c 	bic.w	r3, r3, #12
 80040c6:	687a      	ldr	r2, [r7, #4]
 80040c8:	6812      	ldr	r2, [r2, #0]
 80040ca:	68b9      	ldr	r1, [r7, #8]
 80040cc:	430b      	orrs	r3, r1
 80040ce:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	695b      	ldr	r3, [r3, #20]
 80040d6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	699a      	ldr	r2, [r3, #24]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	430a      	orrs	r2, r1
 80040e4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	4a2c      	ldr	r2, [pc, #176]	@ (800419c <UART_SetConfig+0x114>)
 80040ec:	4293      	cmp	r3, r2
 80040ee:	d103      	bne.n	80040f8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80040f0:	f7fe ff82 	bl	8002ff8 <HAL_RCC_GetPCLK2Freq>
 80040f4:	60f8      	str	r0, [r7, #12]
 80040f6:	e002      	b.n	80040fe <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80040f8:	f7fe ff6a 	bl	8002fd0 <HAL_RCC_GetPCLK1Freq>
 80040fc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80040fe:	68fa      	ldr	r2, [r7, #12]
 8004100:	4613      	mov	r3, r2
 8004102:	009b      	lsls	r3, r3, #2
 8004104:	4413      	add	r3, r2
 8004106:	009a      	lsls	r2, r3, #2
 8004108:	441a      	add	r2, r3
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	009b      	lsls	r3, r3, #2
 8004110:	fbb2 f3f3 	udiv	r3, r2, r3
 8004114:	4a22      	ldr	r2, [pc, #136]	@ (80041a0 <UART_SetConfig+0x118>)
 8004116:	fba2 2303 	umull	r2, r3, r2, r3
 800411a:	095b      	lsrs	r3, r3, #5
 800411c:	0119      	lsls	r1, r3, #4
 800411e:	68fa      	ldr	r2, [r7, #12]
 8004120:	4613      	mov	r3, r2
 8004122:	009b      	lsls	r3, r3, #2
 8004124:	4413      	add	r3, r2
 8004126:	009a      	lsls	r2, r3, #2
 8004128:	441a      	add	r2, r3
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	009b      	lsls	r3, r3, #2
 8004130:	fbb2 f2f3 	udiv	r2, r2, r3
 8004134:	4b1a      	ldr	r3, [pc, #104]	@ (80041a0 <UART_SetConfig+0x118>)
 8004136:	fba3 0302 	umull	r0, r3, r3, r2
 800413a:	095b      	lsrs	r3, r3, #5
 800413c:	2064      	movs	r0, #100	@ 0x64
 800413e:	fb00 f303 	mul.w	r3, r0, r3
 8004142:	1ad3      	subs	r3, r2, r3
 8004144:	011b      	lsls	r3, r3, #4
 8004146:	3332      	adds	r3, #50	@ 0x32
 8004148:	4a15      	ldr	r2, [pc, #84]	@ (80041a0 <UART_SetConfig+0x118>)
 800414a:	fba2 2303 	umull	r2, r3, r2, r3
 800414e:	095b      	lsrs	r3, r3, #5
 8004150:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004154:	4419      	add	r1, r3
 8004156:	68fa      	ldr	r2, [r7, #12]
 8004158:	4613      	mov	r3, r2
 800415a:	009b      	lsls	r3, r3, #2
 800415c:	4413      	add	r3, r2
 800415e:	009a      	lsls	r2, r3, #2
 8004160:	441a      	add	r2, r3
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	685b      	ldr	r3, [r3, #4]
 8004166:	009b      	lsls	r3, r3, #2
 8004168:	fbb2 f2f3 	udiv	r2, r2, r3
 800416c:	4b0c      	ldr	r3, [pc, #48]	@ (80041a0 <UART_SetConfig+0x118>)
 800416e:	fba3 0302 	umull	r0, r3, r3, r2
 8004172:	095b      	lsrs	r3, r3, #5
 8004174:	2064      	movs	r0, #100	@ 0x64
 8004176:	fb00 f303 	mul.w	r3, r0, r3
 800417a:	1ad3      	subs	r3, r2, r3
 800417c:	011b      	lsls	r3, r3, #4
 800417e:	3332      	adds	r3, #50	@ 0x32
 8004180:	4a07      	ldr	r2, [pc, #28]	@ (80041a0 <UART_SetConfig+0x118>)
 8004182:	fba2 2303 	umull	r2, r3, r2, r3
 8004186:	095b      	lsrs	r3, r3, #5
 8004188:	f003 020f 	and.w	r2, r3, #15
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	440a      	add	r2, r1
 8004192:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004194:	bf00      	nop
 8004196:	3710      	adds	r7, #16
 8004198:	46bd      	mov	sp, r7
 800419a:	bd80      	pop	{r7, pc}
 800419c:	40013800 	.word	0x40013800
 80041a0:	51eb851f 	.word	0x51eb851f

080041a4 <__cvt>:
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80041aa:	461d      	mov	r5, r3
 80041ac:	bfbb      	ittet	lt
 80041ae:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80041b2:	461d      	movlt	r5, r3
 80041b4:	2300      	movge	r3, #0
 80041b6:	232d      	movlt	r3, #45	@ 0x2d
 80041b8:	b088      	sub	sp, #32
 80041ba:	4614      	mov	r4, r2
 80041bc:	bfb8      	it	lt
 80041be:	4614      	movlt	r4, r2
 80041c0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80041c2:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80041c4:	7013      	strb	r3, [r2, #0]
 80041c6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80041c8:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80041cc:	f023 0820 	bic.w	r8, r3, #32
 80041d0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80041d4:	d005      	beq.n	80041e2 <__cvt+0x3e>
 80041d6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80041da:	d100      	bne.n	80041de <__cvt+0x3a>
 80041dc:	3601      	adds	r6, #1
 80041de:	2302      	movs	r3, #2
 80041e0:	e000      	b.n	80041e4 <__cvt+0x40>
 80041e2:	2303      	movs	r3, #3
 80041e4:	aa07      	add	r2, sp, #28
 80041e6:	9204      	str	r2, [sp, #16]
 80041e8:	aa06      	add	r2, sp, #24
 80041ea:	e9cd a202 	strd	sl, r2, [sp, #8]
 80041ee:	e9cd 3600 	strd	r3, r6, [sp]
 80041f2:	4622      	mov	r2, r4
 80041f4:	462b      	mov	r3, r5
 80041f6:	f000 fe4b 	bl	8004e90 <_dtoa_r>
 80041fa:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80041fe:	4607      	mov	r7, r0
 8004200:	d119      	bne.n	8004236 <__cvt+0x92>
 8004202:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004204:	07db      	lsls	r3, r3, #31
 8004206:	d50e      	bpl.n	8004226 <__cvt+0x82>
 8004208:	eb00 0906 	add.w	r9, r0, r6
 800420c:	2200      	movs	r2, #0
 800420e:	2300      	movs	r3, #0
 8004210:	4620      	mov	r0, r4
 8004212:	4629      	mov	r1, r5
 8004214:	f7fc fbc8 	bl	80009a8 <__aeabi_dcmpeq>
 8004218:	b108      	cbz	r0, 800421e <__cvt+0x7a>
 800421a:	f8cd 901c 	str.w	r9, [sp, #28]
 800421e:	2230      	movs	r2, #48	@ 0x30
 8004220:	9b07      	ldr	r3, [sp, #28]
 8004222:	454b      	cmp	r3, r9
 8004224:	d31e      	bcc.n	8004264 <__cvt+0xc0>
 8004226:	4638      	mov	r0, r7
 8004228:	9b07      	ldr	r3, [sp, #28]
 800422a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800422c:	1bdb      	subs	r3, r3, r7
 800422e:	6013      	str	r3, [r2, #0]
 8004230:	b008      	add	sp, #32
 8004232:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004236:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800423a:	eb00 0906 	add.w	r9, r0, r6
 800423e:	d1e5      	bne.n	800420c <__cvt+0x68>
 8004240:	7803      	ldrb	r3, [r0, #0]
 8004242:	2b30      	cmp	r3, #48	@ 0x30
 8004244:	d10a      	bne.n	800425c <__cvt+0xb8>
 8004246:	2200      	movs	r2, #0
 8004248:	2300      	movs	r3, #0
 800424a:	4620      	mov	r0, r4
 800424c:	4629      	mov	r1, r5
 800424e:	f7fc fbab 	bl	80009a8 <__aeabi_dcmpeq>
 8004252:	b918      	cbnz	r0, 800425c <__cvt+0xb8>
 8004254:	f1c6 0601 	rsb	r6, r6, #1
 8004258:	f8ca 6000 	str.w	r6, [sl]
 800425c:	f8da 3000 	ldr.w	r3, [sl]
 8004260:	4499      	add	r9, r3
 8004262:	e7d3      	b.n	800420c <__cvt+0x68>
 8004264:	1c59      	adds	r1, r3, #1
 8004266:	9107      	str	r1, [sp, #28]
 8004268:	701a      	strb	r2, [r3, #0]
 800426a:	e7d9      	b.n	8004220 <__cvt+0x7c>

0800426c <__exponent>:
 800426c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800426e:	2900      	cmp	r1, #0
 8004270:	bfb6      	itet	lt
 8004272:	232d      	movlt	r3, #45	@ 0x2d
 8004274:	232b      	movge	r3, #43	@ 0x2b
 8004276:	4249      	neglt	r1, r1
 8004278:	2909      	cmp	r1, #9
 800427a:	7002      	strb	r2, [r0, #0]
 800427c:	7043      	strb	r3, [r0, #1]
 800427e:	dd29      	ble.n	80042d4 <__exponent+0x68>
 8004280:	f10d 0307 	add.w	r3, sp, #7
 8004284:	461d      	mov	r5, r3
 8004286:	270a      	movs	r7, #10
 8004288:	fbb1 f6f7 	udiv	r6, r1, r7
 800428c:	461a      	mov	r2, r3
 800428e:	fb07 1416 	mls	r4, r7, r6, r1
 8004292:	3430      	adds	r4, #48	@ 0x30
 8004294:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004298:	460c      	mov	r4, r1
 800429a:	2c63      	cmp	r4, #99	@ 0x63
 800429c:	4631      	mov	r1, r6
 800429e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80042a2:	dcf1      	bgt.n	8004288 <__exponent+0x1c>
 80042a4:	3130      	adds	r1, #48	@ 0x30
 80042a6:	1e94      	subs	r4, r2, #2
 80042a8:	f803 1c01 	strb.w	r1, [r3, #-1]
 80042ac:	4623      	mov	r3, r4
 80042ae:	1c41      	adds	r1, r0, #1
 80042b0:	42ab      	cmp	r3, r5
 80042b2:	d30a      	bcc.n	80042ca <__exponent+0x5e>
 80042b4:	f10d 0309 	add.w	r3, sp, #9
 80042b8:	1a9b      	subs	r3, r3, r2
 80042ba:	42ac      	cmp	r4, r5
 80042bc:	bf88      	it	hi
 80042be:	2300      	movhi	r3, #0
 80042c0:	3302      	adds	r3, #2
 80042c2:	4403      	add	r3, r0
 80042c4:	1a18      	subs	r0, r3, r0
 80042c6:	b003      	add	sp, #12
 80042c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80042ca:	f813 6b01 	ldrb.w	r6, [r3], #1
 80042ce:	f801 6f01 	strb.w	r6, [r1, #1]!
 80042d2:	e7ed      	b.n	80042b0 <__exponent+0x44>
 80042d4:	2330      	movs	r3, #48	@ 0x30
 80042d6:	3130      	adds	r1, #48	@ 0x30
 80042d8:	7083      	strb	r3, [r0, #2]
 80042da:	70c1      	strb	r1, [r0, #3]
 80042dc:	1d03      	adds	r3, r0, #4
 80042de:	e7f1      	b.n	80042c4 <__exponent+0x58>

080042e0 <_printf_float>:
 80042e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042e4:	b091      	sub	sp, #68	@ 0x44
 80042e6:	460c      	mov	r4, r1
 80042e8:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80042ec:	4616      	mov	r6, r2
 80042ee:	461f      	mov	r7, r3
 80042f0:	4605      	mov	r5, r0
 80042f2:	f000 fcbf 	bl	8004c74 <_localeconv_r>
 80042f6:	6803      	ldr	r3, [r0, #0]
 80042f8:	4618      	mov	r0, r3
 80042fa:	9308      	str	r3, [sp, #32]
 80042fc:	f7fb ff28 	bl	8000150 <strlen>
 8004300:	2300      	movs	r3, #0
 8004302:	930e      	str	r3, [sp, #56]	@ 0x38
 8004304:	f8d8 3000 	ldr.w	r3, [r8]
 8004308:	9009      	str	r0, [sp, #36]	@ 0x24
 800430a:	3307      	adds	r3, #7
 800430c:	f023 0307 	bic.w	r3, r3, #7
 8004310:	f103 0208 	add.w	r2, r3, #8
 8004314:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004318:	f8d4 b000 	ldr.w	fp, [r4]
 800431c:	f8c8 2000 	str.w	r2, [r8]
 8004320:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004324:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004328:	930b      	str	r3, [sp, #44]	@ 0x2c
 800432a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800432e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004332:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004336:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800433a:	4b9c      	ldr	r3, [pc, #624]	@ (80045ac <_printf_float+0x2cc>)
 800433c:	f7fc fb66 	bl	8000a0c <__aeabi_dcmpun>
 8004340:	bb70      	cbnz	r0, 80043a0 <_printf_float+0xc0>
 8004342:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004346:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800434a:	4b98      	ldr	r3, [pc, #608]	@ (80045ac <_printf_float+0x2cc>)
 800434c:	f7fc fb40 	bl	80009d0 <__aeabi_dcmple>
 8004350:	bb30      	cbnz	r0, 80043a0 <_printf_float+0xc0>
 8004352:	2200      	movs	r2, #0
 8004354:	2300      	movs	r3, #0
 8004356:	4640      	mov	r0, r8
 8004358:	4649      	mov	r1, r9
 800435a:	f7fc fb2f 	bl	80009bc <__aeabi_dcmplt>
 800435e:	b110      	cbz	r0, 8004366 <_printf_float+0x86>
 8004360:	232d      	movs	r3, #45	@ 0x2d
 8004362:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004366:	4a92      	ldr	r2, [pc, #584]	@ (80045b0 <_printf_float+0x2d0>)
 8004368:	4b92      	ldr	r3, [pc, #584]	@ (80045b4 <_printf_float+0x2d4>)
 800436a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800436e:	bf8c      	ite	hi
 8004370:	4690      	movhi	r8, r2
 8004372:	4698      	movls	r8, r3
 8004374:	2303      	movs	r3, #3
 8004376:	f04f 0900 	mov.w	r9, #0
 800437a:	6123      	str	r3, [r4, #16]
 800437c:	f02b 0304 	bic.w	r3, fp, #4
 8004380:	6023      	str	r3, [r4, #0]
 8004382:	4633      	mov	r3, r6
 8004384:	4621      	mov	r1, r4
 8004386:	4628      	mov	r0, r5
 8004388:	9700      	str	r7, [sp, #0]
 800438a:	aa0f      	add	r2, sp, #60	@ 0x3c
 800438c:	f000 f9d4 	bl	8004738 <_printf_common>
 8004390:	3001      	adds	r0, #1
 8004392:	f040 8090 	bne.w	80044b6 <_printf_float+0x1d6>
 8004396:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800439a:	b011      	add	sp, #68	@ 0x44
 800439c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043a0:	4642      	mov	r2, r8
 80043a2:	464b      	mov	r3, r9
 80043a4:	4640      	mov	r0, r8
 80043a6:	4649      	mov	r1, r9
 80043a8:	f7fc fb30 	bl	8000a0c <__aeabi_dcmpun>
 80043ac:	b148      	cbz	r0, 80043c2 <_printf_float+0xe2>
 80043ae:	464b      	mov	r3, r9
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	bfb8      	it	lt
 80043b4:	232d      	movlt	r3, #45	@ 0x2d
 80043b6:	4a80      	ldr	r2, [pc, #512]	@ (80045b8 <_printf_float+0x2d8>)
 80043b8:	bfb8      	it	lt
 80043ba:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80043be:	4b7f      	ldr	r3, [pc, #508]	@ (80045bc <_printf_float+0x2dc>)
 80043c0:	e7d3      	b.n	800436a <_printf_float+0x8a>
 80043c2:	6863      	ldr	r3, [r4, #4]
 80043c4:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80043c8:	1c5a      	adds	r2, r3, #1
 80043ca:	d13f      	bne.n	800444c <_printf_float+0x16c>
 80043cc:	2306      	movs	r3, #6
 80043ce:	6063      	str	r3, [r4, #4]
 80043d0:	2200      	movs	r2, #0
 80043d2:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80043d6:	6023      	str	r3, [r4, #0]
 80043d8:	9206      	str	r2, [sp, #24]
 80043da:	aa0e      	add	r2, sp, #56	@ 0x38
 80043dc:	e9cd a204 	strd	sl, r2, [sp, #16]
 80043e0:	aa0d      	add	r2, sp, #52	@ 0x34
 80043e2:	9203      	str	r2, [sp, #12]
 80043e4:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80043e8:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80043ec:	6863      	ldr	r3, [r4, #4]
 80043ee:	4642      	mov	r2, r8
 80043f0:	9300      	str	r3, [sp, #0]
 80043f2:	4628      	mov	r0, r5
 80043f4:	464b      	mov	r3, r9
 80043f6:	910a      	str	r1, [sp, #40]	@ 0x28
 80043f8:	f7ff fed4 	bl	80041a4 <__cvt>
 80043fc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80043fe:	4680      	mov	r8, r0
 8004400:	2947      	cmp	r1, #71	@ 0x47
 8004402:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8004404:	d128      	bne.n	8004458 <_printf_float+0x178>
 8004406:	1cc8      	adds	r0, r1, #3
 8004408:	db02      	blt.n	8004410 <_printf_float+0x130>
 800440a:	6863      	ldr	r3, [r4, #4]
 800440c:	4299      	cmp	r1, r3
 800440e:	dd40      	ble.n	8004492 <_printf_float+0x1b2>
 8004410:	f1aa 0a02 	sub.w	sl, sl, #2
 8004414:	fa5f fa8a 	uxtb.w	sl, sl
 8004418:	4652      	mov	r2, sl
 800441a:	3901      	subs	r1, #1
 800441c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004420:	910d      	str	r1, [sp, #52]	@ 0x34
 8004422:	f7ff ff23 	bl	800426c <__exponent>
 8004426:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004428:	4681      	mov	r9, r0
 800442a:	1813      	adds	r3, r2, r0
 800442c:	2a01      	cmp	r2, #1
 800442e:	6123      	str	r3, [r4, #16]
 8004430:	dc02      	bgt.n	8004438 <_printf_float+0x158>
 8004432:	6822      	ldr	r2, [r4, #0]
 8004434:	07d2      	lsls	r2, r2, #31
 8004436:	d501      	bpl.n	800443c <_printf_float+0x15c>
 8004438:	3301      	adds	r3, #1
 800443a:	6123      	str	r3, [r4, #16]
 800443c:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8004440:	2b00      	cmp	r3, #0
 8004442:	d09e      	beq.n	8004382 <_printf_float+0xa2>
 8004444:	232d      	movs	r3, #45	@ 0x2d
 8004446:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800444a:	e79a      	b.n	8004382 <_printf_float+0xa2>
 800444c:	2947      	cmp	r1, #71	@ 0x47
 800444e:	d1bf      	bne.n	80043d0 <_printf_float+0xf0>
 8004450:	2b00      	cmp	r3, #0
 8004452:	d1bd      	bne.n	80043d0 <_printf_float+0xf0>
 8004454:	2301      	movs	r3, #1
 8004456:	e7ba      	b.n	80043ce <_printf_float+0xee>
 8004458:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800445c:	d9dc      	bls.n	8004418 <_printf_float+0x138>
 800445e:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004462:	d118      	bne.n	8004496 <_printf_float+0x1b6>
 8004464:	2900      	cmp	r1, #0
 8004466:	6863      	ldr	r3, [r4, #4]
 8004468:	dd0b      	ble.n	8004482 <_printf_float+0x1a2>
 800446a:	6121      	str	r1, [r4, #16]
 800446c:	b913      	cbnz	r3, 8004474 <_printf_float+0x194>
 800446e:	6822      	ldr	r2, [r4, #0]
 8004470:	07d0      	lsls	r0, r2, #31
 8004472:	d502      	bpl.n	800447a <_printf_float+0x19a>
 8004474:	3301      	adds	r3, #1
 8004476:	440b      	add	r3, r1
 8004478:	6123      	str	r3, [r4, #16]
 800447a:	f04f 0900 	mov.w	r9, #0
 800447e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004480:	e7dc      	b.n	800443c <_printf_float+0x15c>
 8004482:	b913      	cbnz	r3, 800448a <_printf_float+0x1aa>
 8004484:	6822      	ldr	r2, [r4, #0]
 8004486:	07d2      	lsls	r2, r2, #31
 8004488:	d501      	bpl.n	800448e <_printf_float+0x1ae>
 800448a:	3302      	adds	r3, #2
 800448c:	e7f4      	b.n	8004478 <_printf_float+0x198>
 800448e:	2301      	movs	r3, #1
 8004490:	e7f2      	b.n	8004478 <_printf_float+0x198>
 8004492:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004496:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004498:	4299      	cmp	r1, r3
 800449a:	db05      	blt.n	80044a8 <_printf_float+0x1c8>
 800449c:	6823      	ldr	r3, [r4, #0]
 800449e:	6121      	str	r1, [r4, #16]
 80044a0:	07d8      	lsls	r0, r3, #31
 80044a2:	d5ea      	bpl.n	800447a <_printf_float+0x19a>
 80044a4:	1c4b      	adds	r3, r1, #1
 80044a6:	e7e7      	b.n	8004478 <_printf_float+0x198>
 80044a8:	2900      	cmp	r1, #0
 80044aa:	bfcc      	ite	gt
 80044ac:	2201      	movgt	r2, #1
 80044ae:	f1c1 0202 	rsble	r2, r1, #2
 80044b2:	4413      	add	r3, r2
 80044b4:	e7e0      	b.n	8004478 <_printf_float+0x198>
 80044b6:	6823      	ldr	r3, [r4, #0]
 80044b8:	055a      	lsls	r2, r3, #21
 80044ba:	d407      	bmi.n	80044cc <_printf_float+0x1ec>
 80044bc:	6923      	ldr	r3, [r4, #16]
 80044be:	4642      	mov	r2, r8
 80044c0:	4631      	mov	r1, r6
 80044c2:	4628      	mov	r0, r5
 80044c4:	47b8      	blx	r7
 80044c6:	3001      	adds	r0, #1
 80044c8:	d12b      	bne.n	8004522 <_printf_float+0x242>
 80044ca:	e764      	b.n	8004396 <_printf_float+0xb6>
 80044cc:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80044d0:	f240 80dc 	bls.w	800468c <_printf_float+0x3ac>
 80044d4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80044d8:	2200      	movs	r2, #0
 80044da:	2300      	movs	r3, #0
 80044dc:	f7fc fa64 	bl	80009a8 <__aeabi_dcmpeq>
 80044e0:	2800      	cmp	r0, #0
 80044e2:	d033      	beq.n	800454c <_printf_float+0x26c>
 80044e4:	2301      	movs	r3, #1
 80044e6:	4631      	mov	r1, r6
 80044e8:	4628      	mov	r0, r5
 80044ea:	4a35      	ldr	r2, [pc, #212]	@ (80045c0 <_printf_float+0x2e0>)
 80044ec:	47b8      	blx	r7
 80044ee:	3001      	adds	r0, #1
 80044f0:	f43f af51 	beq.w	8004396 <_printf_float+0xb6>
 80044f4:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80044f8:	4543      	cmp	r3, r8
 80044fa:	db02      	blt.n	8004502 <_printf_float+0x222>
 80044fc:	6823      	ldr	r3, [r4, #0]
 80044fe:	07d8      	lsls	r0, r3, #31
 8004500:	d50f      	bpl.n	8004522 <_printf_float+0x242>
 8004502:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004506:	4631      	mov	r1, r6
 8004508:	4628      	mov	r0, r5
 800450a:	47b8      	blx	r7
 800450c:	3001      	adds	r0, #1
 800450e:	f43f af42 	beq.w	8004396 <_printf_float+0xb6>
 8004512:	f04f 0900 	mov.w	r9, #0
 8004516:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800451a:	f104 0a1a 	add.w	sl, r4, #26
 800451e:	45c8      	cmp	r8, r9
 8004520:	dc09      	bgt.n	8004536 <_printf_float+0x256>
 8004522:	6823      	ldr	r3, [r4, #0]
 8004524:	079b      	lsls	r3, r3, #30
 8004526:	f100 8102 	bmi.w	800472e <_printf_float+0x44e>
 800452a:	68e0      	ldr	r0, [r4, #12]
 800452c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800452e:	4298      	cmp	r0, r3
 8004530:	bfb8      	it	lt
 8004532:	4618      	movlt	r0, r3
 8004534:	e731      	b.n	800439a <_printf_float+0xba>
 8004536:	2301      	movs	r3, #1
 8004538:	4652      	mov	r2, sl
 800453a:	4631      	mov	r1, r6
 800453c:	4628      	mov	r0, r5
 800453e:	47b8      	blx	r7
 8004540:	3001      	adds	r0, #1
 8004542:	f43f af28 	beq.w	8004396 <_printf_float+0xb6>
 8004546:	f109 0901 	add.w	r9, r9, #1
 800454a:	e7e8      	b.n	800451e <_printf_float+0x23e>
 800454c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800454e:	2b00      	cmp	r3, #0
 8004550:	dc38      	bgt.n	80045c4 <_printf_float+0x2e4>
 8004552:	2301      	movs	r3, #1
 8004554:	4631      	mov	r1, r6
 8004556:	4628      	mov	r0, r5
 8004558:	4a19      	ldr	r2, [pc, #100]	@ (80045c0 <_printf_float+0x2e0>)
 800455a:	47b8      	blx	r7
 800455c:	3001      	adds	r0, #1
 800455e:	f43f af1a 	beq.w	8004396 <_printf_float+0xb6>
 8004562:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8004566:	ea59 0303 	orrs.w	r3, r9, r3
 800456a:	d102      	bne.n	8004572 <_printf_float+0x292>
 800456c:	6823      	ldr	r3, [r4, #0]
 800456e:	07d9      	lsls	r1, r3, #31
 8004570:	d5d7      	bpl.n	8004522 <_printf_float+0x242>
 8004572:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004576:	4631      	mov	r1, r6
 8004578:	4628      	mov	r0, r5
 800457a:	47b8      	blx	r7
 800457c:	3001      	adds	r0, #1
 800457e:	f43f af0a 	beq.w	8004396 <_printf_float+0xb6>
 8004582:	f04f 0a00 	mov.w	sl, #0
 8004586:	f104 0b1a 	add.w	fp, r4, #26
 800458a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800458c:	425b      	negs	r3, r3
 800458e:	4553      	cmp	r3, sl
 8004590:	dc01      	bgt.n	8004596 <_printf_float+0x2b6>
 8004592:	464b      	mov	r3, r9
 8004594:	e793      	b.n	80044be <_printf_float+0x1de>
 8004596:	2301      	movs	r3, #1
 8004598:	465a      	mov	r2, fp
 800459a:	4631      	mov	r1, r6
 800459c:	4628      	mov	r0, r5
 800459e:	47b8      	blx	r7
 80045a0:	3001      	adds	r0, #1
 80045a2:	f43f aef8 	beq.w	8004396 <_printf_float+0xb6>
 80045a6:	f10a 0a01 	add.w	sl, sl, #1
 80045aa:	e7ee      	b.n	800458a <_printf_float+0x2aa>
 80045ac:	7fefffff 	.word	0x7fefffff
 80045b0:	08006b06 	.word	0x08006b06
 80045b4:	08006b02 	.word	0x08006b02
 80045b8:	08006b0e 	.word	0x08006b0e
 80045bc:	08006b0a 	.word	0x08006b0a
 80045c0:	08006b12 	.word	0x08006b12
 80045c4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80045c6:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80045ca:	4553      	cmp	r3, sl
 80045cc:	bfa8      	it	ge
 80045ce:	4653      	movge	r3, sl
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	4699      	mov	r9, r3
 80045d4:	dc36      	bgt.n	8004644 <_printf_float+0x364>
 80045d6:	f04f 0b00 	mov.w	fp, #0
 80045da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80045de:	f104 021a 	add.w	r2, r4, #26
 80045e2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80045e4:	930a      	str	r3, [sp, #40]	@ 0x28
 80045e6:	eba3 0309 	sub.w	r3, r3, r9
 80045ea:	455b      	cmp	r3, fp
 80045ec:	dc31      	bgt.n	8004652 <_printf_float+0x372>
 80045ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80045f0:	459a      	cmp	sl, r3
 80045f2:	dc3a      	bgt.n	800466a <_printf_float+0x38a>
 80045f4:	6823      	ldr	r3, [r4, #0]
 80045f6:	07da      	lsls	r2, r3, #31
 80045f8:	d437      	bmi.n	800466a <_printf_float+0x38a>
 80045fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80045fc:	ebaa 0903 	sub.w	r9, sl, r3
 8004600:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004602:	ebaa 0303 	sub.w	r3, sl, r3
 8004606:	4599      	cmp	r9, r3
 8004608:	bfa8      	it	ge
 800460a:	4699      	movge	r9, r3
 800460c:	f1b9 0f00 	cmp.w	r9, #0
 8004610:	dc33      	bgt.n	800467a <_printf_float+0x39a>
 8004612:	f04f 0800 	mov.w	r8, #0
 8004616:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800461a:	f104 0b1a 	add.w	fp, r4, #26
 800461e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004620:	ebaa 0303 	sub.w	r3, sl, r3
 8004624:	eba3 0309 	sub.w	r3, r3, r9
 8004628:	4543      	cmp	r3, r8
 800462a:	f77f af7a 	ble.w	8004522 <_printf_float+0x242>
 800462e:	2301      	movs	r3, #1
 8004630:	465a      	mov	r2, fp
 8004632:	4631      	mov	r1, r6
 8004634:	4628      	mov	r0, r5
 8004636:	47b8      	blx	r7
 8004638:	3001      	adds	r0, #1
 800463a:	f43f aeac 	beq.w	8004396 <_printf_float+0xb6>
 800463e:	f108 0801 	add.w	r8, r8, #1
 8004642:	e7ec      	b.n	800461e <_printf_float+0x33e>
 8004644:	4642      	mov	r2, r8
 8004646:	4631      	mov	r1, r6
 8004648:	4628      	mov	r0, r5
 800464a:	47b8      	blx	r7
 800464c:	3001      	adds	r0, #1
 800464e:	d1c2      	bne.n	80045d6 <_printf_float+0x2f6>
 8004650:	e6a1      	b.n	8004396 <_printf_float+0xb6>
 8004652:	2301      	movs	r3, #1
 8004654:	4631      	mov	r1, r6
 8004656:	4628      	mov	r0, r5
 8004658:	920a      	str	r2, [sp, #40]	@ 0x28
 800465a:	47b8      	blx	r7
 800465c:	3001      	adds	r0, #1
 800465e:	f43f ae9a 	beq.w	8004396 <_printf_float+0xb6>
 8004662:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004664:	f10b 0b01 	add.w	fp, fp, #1
 8004668:	e7bb      	b.n	80045e2 <_printf_float+0x302>
 800466a:	4631      	mov	r1, r6
 800466c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004670:	4628      	mov	r0, r5
 8004672:	47b8      	blx	r7
 8004674:	3001      	adds	r0, #1
 8004676:	d1c0      	bne.n	80045fa <_printf_float+0x31a>
 8004678:	e68d      	b.n	8004396 <_printf_float+0xb6>
 800467a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800467c:	464b      	mov	r3, r9
 800467e:	4631      	mov	r1, r6
 8004680:	4628      	mov	r0, r5
 8004682:	4442      	add	r2, r8
 8004684:	47b8      	blx	r7
 8004686:	3001      	adds	r0, #1
 8004688:	d1c3      	bne.n	8004612 <_printf_float+0x332>
 800468a:	e684      	b.n	8004396 <_printf_float+0xb6>
 800468c:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004690:	f1ba 0f01 	cmp.w	sl, #1
 8004694:	dc01      	bgt.n	800469a <_printf_float+0x3ba>
 8004696:	07db      	lsls	r3, r3, #31
 8004698:	d536      	bpl.n	8004708 <_printf_float+0x428>
 800469a:	2301      	movs	r3, #1
 800469c:	4642      	mov	r2, r8
 800469e:	4631      	mov	r1, r6
 80046a0:	4628      	mov	r0, r5
 80046a2:	47b8      	blx	r7
 80046a4:	3001      	adds	r0, #1
 80046a6:	f43f ae76 	beq.w	8004396 <_printf_float+0xb6>
 80046aa:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80046ae:	4631      	mov	r1, r6
 80046b0:	4628      	mov	r0, r5
 80046b2:	47b8      	blx	r7
 80046b4:	3001      	adds	r0, #1
 80046b6:	f43f ae6e 	beq.w	8004396 <_printf_float+0xb6>
 80046ba:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80046be:	2200      	movs	r2, #0
 80046c0:	2300      	movs	r3, #0
 80046c2:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80046c6:	f7fc f96f 	bl	80009a8 <__aeabi_dcmpeq>
 80046ca:	b9c0      	cbnz	r0, 80046fe <_printf_float+0x41e>
 80046cc:	4653      	mov	r3, sl
 80046ce:	f108 0201 	add.w	r2, r8, #1
 80046d2:	4631      	mov	r1, r6
 80046d4:	4628      	mov	r0, r5
 80046d6:	47b8      	blx	r7
 80046d8:	3001      	adds	r0, #1
 80046da:	d10c      	bne.n	80046f6 <_printf_float+0x416>
 80046dc:	e65b      	b.n	8004396 <_printf_float+0xb6>
 80046de:	2301      	movs	r3, #1
 80046e0:	465a      	mov	r2, fp
 80046e2:	4631      	mov	r1, r6
 80046e4:	4628      	mov	r0, r5
 80046e6:	47b8      	blx	r7
 80046e8:	3001      	adds	r0, #1
 80046ea:	f43f ae54 	beq.w	8004396 <_printf_float+0xb6>
 80046ee:	f108 0801 	add.w	r8, r8, #1
 80046f2:	45d0      	cmp	r8, sl
 80046f4:	dbf3      	blt.n	80046de <_printf_float+0x3fe>
 80046f6:	464b      	mov	r3, r9
 80046f8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80046fc:	e6e0      	b.n	80044c0 <_printf_float+0x1e0>
 80046fe:	f04f 0800 	mov.w	r8, #0
 8004702:	f104 0b1a 	add.w	fp, r4, #26
 8004706:	e7f4      	b.n	80046f2 <_printf_float+0x412>
 8004708:	2301      	movs	r3, #1
 800470a:	4642      	mov	r2, r8
 800470c:	e7e1      	b.n	80046d2 <_printf_float+0x3f2>
 800470e:	2301      	movs	r3, #1
 8004710:	464a      	mov	r2, r9
 8004712:	4631      	mov	r1, r6
 8004714:	4628      	mov	r0, r5
 8004716:	47b8      	blx	r7
 8004718:	3001      	adds	r0, #1
 800471a:	f43f ae3c 	beq.w	8004396 <_printf_float+0xb6>
 800471e:	f108 0801 	add.w	r8, r8, #1
 8004722:	68e3      	ldr	r3, [r4, #12]
 8004724:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004726:	1a5b      	subs	r3, r3, r1
 8004728:	4543      	cmp	r3, r8
 800472a:	dcf0      	bgt.n	800470e <_printf_float+0x42e>
 800472c:	e6fd      	b.n	800452a <_printf_float+0x24a>
 800472e:	f04f 0800 	mov.w	r8, #0
 8004732:	f104 0919 	add.w	r9, r4, #25
 8004736:	e7f4      	b.n	8004722 <_printf_float+0x442>

08004738 <_printf_common>:
 8004738:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800473c:	4616      	mov	r6, r2
 800473e:	4698      	mov	r8, r3
 8004740:	688a      	ldr	r2, [r1, #8]
 8004742:	690b      	ldr	r3, [r1, #16]
 8004744:	4607      	mov	r7, r0
 8004746:	4293      	cmp	r3, r2
 8004748:	bfb8      	it	lt
 800474a:	4613      	movlt	r3, r2
 800474c:	6033      	str	r3, [r6, #0]
 800474e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004752:	460c      	mov	r4, r1
 8004754:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004758:	b10a      	cbz	r2, 800475e <_printf_common+0x26>
 800475a:	3301      	adds	r3, #1
 800475c:	6033      	str	r3, [r6, #0]
 800475e:	6823      	ldr	r3, [r4, #0]
 8004760:	0699      	lsls	r1, r3, #26
 8004762:	bf42      	ittt	mi
 8004764:	6833      	ldrmi	r3, [r6, #0]
 8004766:	3302      	addmi	r3, #2
 8004768:	6033      	strmi	r3, [r6, #0]
 800476a:	6825      	ldr	r5, [r4, #0]
 800476c:	f015 0506 	ands.w	r5, r5, #6
 8004770:	d106      	bne.n	8004780 <_printf_common+0x48>
 8004772:	f104 0a19 	add.w	sl, r4, #25
 8004776:	68e3      	ldr	r3, [r4, #12]
 8004778:	6832      	ldr	r2, [r6, #0]
 800477a:	1a9b      	subs	r3, r3, r2
 800477c:	42ab      	cmp	r3, r5
 800477e:	dc2b      	bgt.n	80047d8 <_printf_common+0xa0>
 8004780:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004784:	6822      	ldr	r2, [r4, #0]
 8004786:	3b00      	subs	r3, #0
 8004788:	bf18      	it	ne
 800478a:	2301      	movne	r3, #1
 800478c:	0692      	lsls	r2, r2, #26
 800478e:	d430      	bmi.n	80047f2 <_printf_common+0xba>
 8004790:	4641      	mov	r1, r8
 8004792:	4638      	mov	r0, r7
 8004794:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004798:	47c8      	blx	r9
 800479a:	3001      	adds	r0, #1
 800479c:	d023      	beq.n	80047e6 <_printf_common+0xae>
 800479e:	6823      	ldr	r3, [r4, #0]
 80047a0:	6922      	ldr	r2, [r4, #16]
 80047a2:	f003 0306 	and.w	r3, r3, #6
 80047a6:	2b04      	cmp	r3, #4
 80047a8:	bf14      	ite	ne
 80047aa:	2500      	movne	r5, #0
 80047ac:	6833      	ldreq	r3, [r6, #0]
 80047ae:	f04f 0600 	mov.w	r6, #0
 80047b2:	bf08      	it	eq
 80047b4:	68e5      	ldreq	r5, [r4, #12]
 80047b6:	f104 041a 	add.w	r4, r4, #26
 80047ba:	bf08      	it	eq
 80047bc:	1aed      	subeq	r5, r5, r3
 80047be:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80047c2:	bf08      	it	eq
 80047c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80047c8:	4293      	cmp	r3, r2
 80047ca:	bfc4      	itt	gt
 80047cc:	1a9b      	subgt	r3, r3, r2
 80047ce:	18ed      	addgt	r5, r5, r3
 80047d0:	42b5      	cmp	r5, r6
 80047d2:	d11a      	bne.n	800480a <_printf_common+0xd2>
 80047d4:	2000      	movs	r0, #0
 80047d6:	e008      	b.n	80047ea <_printf_common+0xb2>
 80047d8:	2301      	movs	r3, #1
 80047da:	4652      	mov	r2, sl
 80047dc:	4641      	mov	r1, r8
 80047de:	4638      	mov	r0, r7
 80047e0:	47c8      	blx	r9
 80047e2:	3001      	adds	r0, #1
 80047e4:	d103      	bne.n	80047ee <_printf_common+0xb6>
 80047e6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80047ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047ee:	3501      	adds	r5, #1
 80047f0:	e7c1      	b.n	8004776 <_printf_common+0x3e>
 80047f2:	2030      	movs	r0, #48	@ 0x30
 80047f4:	18e1      	adds	r1, r4, r3
 80047f6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80047fa:	1c5a      	adds	r2, r3, #1
 80047fc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004800:	4422      	add	r2, r4
 8004802:	3302      	adds	r3, #2
 8004804:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004808:	e7c2      	b.n	8004790 <_printf_common+0x58>
 800480a:	2301      	movs	r3, #1
 800480c:	4622      	mov	r2, r4
 800480e:	4641      	mov	r1, r8
 8004810:	4638      	mov	r0, r7
 8004812:	47c8      	blx	r9
 8004814:	3001      	adds	r0, #1
 8004816:	d0e6      	beq.n	80047e6 <_printf_common+0xae>
 8004818:	3601      	adds	r6, #1
 800481a:	e7d9      	b.n	80047d0 <_printf_common+0x98>

0800481c <_printf_i>:
 800481c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004820:	7e0f      	ldrb	r7, [r1, #24]
 8004822:	4691      	mov	r9, r2
 8004824:	2f78      	cmp	r7, #120	@ 0x78
 8004826:	4680      	mov	r8, r0
 8004828:	460c      	mov	r4, r1
 800482a:	469a      	mov	sl, r3
 800482c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800482e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004832:	d807      	bhi.n	8004844 <_printf_i+0x28>
 8004834:	2f62      	cmp	r7, #98	@ 0x62
 8004836:	d80a      	bhi.n	800484e <_printf_i+0x32>
 8004838:	2f00      	cmp	r7, #0
 800483a:	f000 80d1 	beq.w	80049e0 <_printf_i+0x1c4>
 800483e:	2f58      	cmp	r7, #88	@ 0x58
 8004840:	f000 80b8 	beq.w	80049b4 <_printf_i+0x198>
 8004844:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004848:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800484c:	e03a      	b.n	80048c4 <_printf_i+0xa8>
 800484e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004852:	2b15      	cmp	r3, #21
 8004854:	d8f6      	bhi.n	8004844 <_printf_i+0x28>
 8004856:	a101      	add	r1, pc, #4	@ (adr r1, 800485c <_printf_i+0x40>)
 8004858:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800485c:	080048b5 	.word	0x080048b5
 8004860:	080048c9 	.word	0x080048c9
 8004864:	08004845 	.word	0x08004845
 8004868:	08004845 	.word	0x08004845
 800486c:	08004845 	.word	0x08004845
 8004870:	08004845 	.word	0x08004845
 8004874:	080048c9 	.word	0x080048c9
 8004878:	08004845 	.word	0x08004845
 800487c:	08004845 	.word	0x08004845
 8004880:	08004845 	.word	0x08004845
 8004884:	08004845 	.word	0x08004845
 8004888:	080049c7 	.word	0x080049c7
 800488c:	080048f3 	.word	0x080048f3
 8004890:	08004981 	.word	0x08004981
 8004894:	08004845 	.word	0x08004845
 8004898:	08004845 	.word	0x08004845
 800489c:	080049e9 	.word	0x080049e9
 80048a0:	08004845 	.word	0x08004845
 80048a4:	080048f3 	.word	0x080048f3
 80048a8:	08004845 	.word	0x08004845
 80048ac:	08004845 	.word	0x08004845
 80048b0:	08004989 	.word	0x08004989
 80048b4:	6833      	ldr	r3, [r6, #0]
 80048b6:	1d1a      	adds	r2, r3, #4
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	6032      	str	r2, [r6, #0]
 80048bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80048c0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80048c4:	2301      	movs	r3, #1
 80048c6:	e09c      	b.n	8004a02 <_printf_i+0x1e6>
 80048c8:	6833      	ldr	r3, [r6, #0]
 80048ca:	6820      	ldr	r0, [r4, #0]
 80048cc:	1d19      	adds	r1, r3, #4
 80048ce:	6031      	str	r1, [r6, #0]
 80048d0:	0606      	lsls	r6, r0, #24
 80048d2:	d501      	bpl.n	80048d8 <_printf_i+0xbc>
 80048d4:	681d      	ldr	r5, [r3, #0]
 80048d6:	e003      	b.n	80048e0 <_printf_i+0xc4>
 80048d8:	0645      	lsls	r5, r0, #25
 80048da:	d5fb      	bpl.n	80048d4 <_printf_i+0xb8>
 80048dc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80048e0:	2d00      	cmp	r5, #0
 80048e2:	da03      	bge.n	80048ec <_printf_i+0xd0>
 80048e4:	232d      	movs	r3, #45	@ 0x2d
 80048e6:	426d      	negs	r5, r5
 80048e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80048ec:	230a      	movs	r3, #10
 80048ee:	4858      	ldr	r0, [pc, #352]	@ (8004a50 <_printf_i+0x234>)
 80048f0:	e011      	b.n	8004916 <_printf_i+0xfa>
 80048f2:	6821      	ldr	r1, [r4, #0]
 80048f4:	6833      	ldr	r3, [r6, #0]
 80048f6:	0608      	lsls	r0, r1, #24
 80048f8:	f853 5b04 	ldr.w	r5, [r3], #4
 80048fc:	d402      	bmi.n	8004904 <_printf_i+0xe8>
 80048fe:	0649      	lsls	r1, r1, #25
 8004900:	bf48      	it	mi
 8004902:	b2ad      	uxthmi	r5, r5
 8004904:	2f6f      	cmp	r7, #111	@ 0x6f
 8004906:	6033      	str	r3, [r6, #0]
 8004908:	bf14      	ite	ne
 800490a:	230a      	movne	r3, #10
 800490c:	2308      	moveq	r3, #8
 800490e:	4850      	ldr	r0, [pc, #320]	@ (8004a50 <_printf_i+0x234>)
 8004910:	2100      	movs	r1, #0
 8004912:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004916:	6866      	ldr	r6, [r4, #4]
 8004918:	2e00      	cmp	r6, #0
 800491a:	60a6      	str	r6, [r4, #8]
 800491c:	db05      	blt.n	800492a <_printf_i+0x10e>
 800491e:	6821      	ldr	r1, [r4, #0]
 8004920:	432e      	orrs	r6, r5
 8004922:	f021 0104 	bic.w	r1, r1, #4
 8004926:	6021      	str	r1, [r4, #0]
 8004928:	d04b      	beq.n	80049c2 <_printf_i+0x1a6>
 800492a:	4616      	mov	r6, r2
 800492c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004930:	fb03 5711 	mls	r7, r3, r1, r5
 8004934:	5dc7      	ldrb	r7, [r0, r7]
 8004936:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800493a:	462f      	mov	r7, r5
 800493c:	42bb      	cmp	r3, r7
 800493e:	460d      	mov	r5, r1
 8004940:	d9f4      	bls.n	800492c <_printf_i+0x110>
 8004942:	2b08      	cmp	r3, #8
 8004944:	d10b      	bne.n	800495e <_printf_i+0x142>
 8004946:	6823      	ldr	r3, [r4, #0]
 8004948:	07df      	lsls	r7, r3, #31
 800494a:	d508      	bpl.n	800495e <_printf_i+0x142>
 800494c:	6923      	ldr	r3, [r4, #16]
 800494e:	6861      	ldr	r1, [r4, #4]
 8004950:	4299      	cmp	r1, r3
 8004952:	bfde      	ittt	le
 8004954:	2330      	movle	r3, #48	@ 0x30
 8004956:	f806 3c01 	strble.w	r3, [r6, #-1]
 800495a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800495e:	1b92      	subs	r2, r2, r6
 8004960:	6122      	str	r2, [r4, #16]
 8004962:	464b      	mov	r3, r9
 8004964:	4621      	mov	r1, r4
 8004966:	4640      	mov	r0, r8
 8004968:	f8cd a000 	str.w	sl, [sp]
 800496c:	aa03      	add	r2, sp, #12
 800496e:	f7ff fee3 	bl	8004738 <_printf_common>
 8004972:	3001      	adds	r0, #1
 8004974:	d14a      	bne.n	8004a0c <_printf_i+0x1f0>
 8004976:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800497a:	b004      	add	sp, #16
 800497c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004980:	6823      	ldr	r3, [r4, #0]
 8004982:	f043 0320 	orr.w	r3, r3, #32
 8004986:	6023      	str	r3, [r4, #0]
 8004988:	2778      	movs	r7, #120	@ 0x78
 800498a:	4832      	ldr	r0, [pc, #200]	@ (8004a54 <_printf_i+0x238>)
 800498c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004990:	6823      	ldr	r3, [r4, #0]
 8004992:	6831      	ldr	r1, [r6, #0]
 8004994:	061f      	lsls	r7, r3, #24
 8004996:	f851 5b04 	ldr.w	r5, [r1], #4
 800499a:	d402      	bmi.n	80049a2 <_printf_i+0x186>
 800499c:	065f      	lsls	r7, r3, #25
 800499e:	bf48      	it	mi
 80049a0:	b2ad      	uxthmi	r5, r5
 80049a2:	6031      	str	r1, [r6, #0]
 80049a4:	07d9      	lsls	r1, r3, #31
 80049a6:	bf44      	itt	mi
 80049a8:	f043 0320 	orrmi.w	r3, r3, #32
 80049ac:	6023      	strmi	r3, [r4, #0]
 80049ae:	b11d      	cbz	r5, 80049b8 <_printf_i+0x19c>
 80049b0:	2310      	movs	r3, #16
 80049b2:	e7ad      	b.n	8004910 <_printf_i+0xf4>
 80049b4:	4826      	ldr	r0, [pc, #152]	@ (8004a50 <_printf_i+0x234>)
 80049b6:	e7e9      	b.n	800498c <_printf_i+0x170>
 80049b8:	6823      	ldr	r3, [r4, #0]
 80049ba:	f023 0320 	bic.w	r3, r3, #32
 80049be:	6023      	str	r3, [r4, #0]
 80049c0:	e7f6      	b.n	80049b0 <_printf_i+0x194>
 80049c2:	4616      	mov	r6, r2
 80049c4:	e7bd      	b.n	8004942 <_printf_i+0x126>
 80049c6:	6833      	ldr	r3, [r6, #0]
 80049c8:	6825      	ldr	r5, [r4, #0]
 80049ca:	1d18      	adds	r0, r3, #4
 80049cc:	6961      	ldr	r1, [r4, #20]
 80049ce:	6030      	str	r0, [r6, #0]
 80049d0:	062e      	lsls	r6, r5, #24
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	d501      	bpl.n	80049da <_printf_i+0x1be>
 80049d6:	6019      	str	r1, [r3, #0]
 80049d8:	e002      	b.n	80049e0 <_printf_i+0x1c4>
 80049da:	0668      	lsls	r0, r5, #25
 80049dc:	d5fb      	bpl.n	80049d6 <_printf_i+0x1ba>
 80049de:	8019      	strh	r1, [r3, #0]
 80049e0:	2300      	movs	r3, #0
 80049e2:	4616      	mov	r6, r2
 80049e4:	6123      	str	r3, [r4, #16]
 80049e6:	e7bc      	b.n	8004962 <_printf_i+0x146>
 80049e8:	6833      	ldr	r3, [r6, #0]
 80049ea:	2100      	movs	r1, #0
 80049ec:	1d1a      	adds	r2, r3, #4
 80049ee:	6032      	str	r2, [r6, #0]
 80049f0:	681e      	ldr	r6, [r3, #0]
 80049f2:	6862      	ldr	r2, [r4, #4]
 80049f4:	4630      	mov	r0, r6
 80049f6:	f000 f9b4 	bl	8004d62 <memchr>
 80049fa:	b108      	cbz	r0, 8004a00 <_printf_i+0x1e4>
 80049fc:	1b80      	subs	r0, r0, r6
 80049fe:	6060      	str	r0, [r4, #4]
 8004a00:	6863      	ldr	r3, [r4, #4]
 8004a02:	6123      	str	r3, [r4, #16]
 8004a04:	2300      	movs	r3, #0
 8004a06:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004a0a:	e7aa      	b.n	8004962 <_printf_i+0x146>
 8004a0c:	4632      	mov	r2, r6
 8004a0e:	4649      	mov	r1, r9
 8004a10:	4640      	mov	r0, r8
 8004a12:	6923      	ldr	r3, [r4, #16]
 8004a14:	47d0      	blx	sl
 8004a16:	3001      	adds	r0, #1
 8004a18:	d0ad      	beq.n	8004976 <_printf_i+0x15a>
 8004a1a:	6823      	ldr	r3, [r4, #0]
 8004a1c:	079b      	lsls	r3, r3, #30
 8004a1e:	d413      	bmi.n	8004a48 <_printf_i+0x22c>
 8004a20:	68e0      	ldr	r0, [r4, #12]
 8004a22:	9b03      	ldr	r3, [sp, #12]
 8004a24:	4298      	cmp	r0, r3
 8004a26:	bfb8      	it	lt
 8004a28:	4618      	movlt	r0, r3
 8004a2a:	e7a6      	b.n	800497a <_printf_i+0x15e>
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	4632      	mov	r2, r6
 8004a30:	4649      	mov	r1, r9
 8004a32:	4640      	mov	r0, r8
 8004a34:	47d0      	blx	sl
 8004a36:	3001      	adds	r0, #1
 8004a38:	d09d      	beq.n	8004976 <_printf_i+0x15a>
 8004a3a:	3501      	adds	r5, #1
 8004a3c:	68e3      	ldr	r3, [r4, #12]
 8004a3e:	9903      	ldr	r1, [sp, #12]
 8004a40:	1a5b      	subs	r3, r3, r1
 8004a42:	42ab      	cmp	r3, r5
 8004a44:	dcf2      	bgt.n	8004a2c <_printf_i+0x210>
 8004a46:	e7eb      	b.n	8004a20 <_printf_i+0x204>
 8004a48:	2500      	movs	r5, #0
 8004a4a:	f104 0619 	add.w	r6, r4, #25
 8004a4e:	e7f5      	b.n	8004a3c <_printf_i+0x220>
 8004a50:	08006b14 	.word	0x08006b14
 8004a54:	08006b25 	.word	0x08006b25

08004a58 <std>:
 8004a58:	2300      	movs	r3, #0
 8004a5a:	b510      	push	{r4, lr}
 8004a5c:	4604      	mov	r4, r0
 8004a5e:	e9c0 3300 	strd	r3, r3, [r0]
 8004a62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004a66:	6083      	str	r3, [r0, #8]
 8004a68:	8181      	strh	r1, [r0, #12]
 8004a6a:	6643      	str	r3, [r0, #100]	@ 0x64
 8004a6c:	81c2      	strh	r2, [r0, #14]
 8004a6e:	6183      	str	r3, [r0, #24]
 8004a70:	4619      	mov	r1, r3
 8004a72:	2208      	movs	r2, #8
 8004a74:	305c      	adds	r0, #92	@ 0x5c
 8004a76:	f000 f8f4 	bl	8004c62 <memset>
 8004a7a:	4b0d      	ldr	r3, [pc, #52]	@ (8004ab0 <std+0x58>)
 8004a7c:	6224      	str	r4, [r4, #32]
 8004a7e:	6263      	str	r3, [r4, #36]	@ 0x24
 8004a80:	4b0c      	ldr	r3, [pc, #48]	@ (8004ab4 <std+0x5c>)
 8004a82:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004a84:	4b0c      	ldr	r3, [pc, #48]	@ (8004ab8 <std+0x60>)
 8004a86:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004a88:	4b0c      	ldr	r3, [pc, #48]	@ (8004abc <std+0x64>)
 8004a8a:	6323      	str	r3, [r4, #48]	@ 0x30
 8004a8c:	4b0c      	ldr	r3, [pc, #48]	@ (8004ac0 <std+0x68>)
 8004a8e:	429c      	cmp	r4, r3
 8004a90:	d006      	beq.n	8004aa0 <std+0x48>
 8004a92:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004a96:	4294      	cmp	r4, r2
 8004a98:	d002      	beq.n	8004aa0 <std+0x48>
 8004a9a:	33d0      	adds	r3, #208	@ 0xd0
 8004a9c:	429c      	cmp	r4, r3
 8004a9e:	d105      	bne.n	8004aac <std+0x54>
 8004aa0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004aa4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004aa8:	f000 b958 	b.w	8004d5c <__retarget_lock_init_recursive>
 8004aac:	bd10      	pop	{r4, pc}
 8004aae:	bf00      	nop
 8004ab0:	08004bdd 	.word	0x08004bdd
 8004ab4:	08004bff 	.word	0x08004bff
 8004ab8:	08004c37 	.word	0x08004c37
 8004abc:	08004c5b 	.word	0x08004c5b
 8004ac0:	200003c8 	.word	0x200003c8

08004ac4 <stdio_exit_handler>:
 8004ac4:	4a02      	ldr	r2, [pc, #8]	@ (8004ad0 <stdio_exit_handler+0xc>)
 8004ac6:	4903      	ldr	r1, [pc, #12]	@ (8004ad4 <stdio_exit_handler+0x10>)
 8004ac8:	4803      	ldr	r0, [pc, #12]	@ (8004ad8 <stdio_exit_handler+0x14>)
 8004aca:	f000 b869 	b.w	8004ba0 <_fwalk_sglue>
 8004ace:	bf00      	nop
 8004ad0:	2000000c 	.word	0x2000000c
 8004ad4:	08006429 	.word	0x08006429
 8004ad8:	2000001c 	.word	0x2000001c

08004adc <cleanup_stdio>:
 8004adc:	6841      	ldr	r1, [r0, #4]
 8004ade:	4b0c      	ldr	r3, [pc, #48]	@ (8004b10 <cleanup_stdio+0x34>)
 8004ae0:	b510      	push	{r4, lr}
 8004ae2:	4299      	cmp	r1, r3
 8004ae4:	4604      	mov	r4, r0
 8004ae6:	d001      	beq.n	8004aec <cleanup_stdio+0x10>
 8004ae8:	f001 fc9e 	bl	8006428 <_fflush_r>
 8004aec:	68a1      	ldr	r1, [r4, #8]
 8004aee:	4b09      	ldr	r3, [pc, #36]	@ (8004b14 <cleanup_stdio+0x38>)
 8004af0:	4299      	cmp	r1, r3
 8004af2:	d002      	beq.n	8004afa <cleanup_stdio+0x1e>
 8004af4:	4620      	mov	r0, r4
 8004af6:	f001 fc97 	bl	8006428 <_fflush_r>
 8004afa:	68e1      	ldr	r1, [r4, #12]
 8004afc:	4b06      	ldr	r3, [pc, #24]	@ (8004b18 <cleanup_stdio+0x3c>)
 8004afe:	4299      	cmp	r1, r3
 8004b00:	d004      	beq.n	8004b0c <cleanup_stdio+0x30>
 8004b02:	4620      	mov	r0, r4
 8004b04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b08:	f001 bc8e 	b.w	8006428 <_fflush_r>
 8004b0c:	bd10      	pop	{r4, pc}
 8004b0e:	bf00      	nop
 8004b10:	200003c8 	.word	0x200003c8
 8004b14:	20000430 	.word	0x20000430
 8004b18:	20000498 	.word	0x20000498

08004b1c <global_stdio_init.part.0>:
 8004b1c:	b510      	push	{r4, lr}
 8004b1e:	4b0b      	ldr	r3, [pc, #44]	@ (8004b4c <global_stdio_init.part.0+0x30>)
 8004b20:	4c0b      	ldr	r4, [pc, #44]	@ (8004b50 <global_stdio_init.part.0+0x34>)
 8004b22:	4a0c      	ldr	r2, [pc, #48]	@ (8004b54 <global_stdio_init.part.0+0x38>)
 8004b24:	4620      	mov	r0, r4
 8004b26:	601a      	str	r2, [r3, #0]
 8004b28:	2104      	movs	r1, #4
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	f7ff ff94 	bl	8004a58 <std>
 8004b30:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004b34:	2201      	movs	r2, #1
 8004b36:	2109      	movs	r1, #9
 8004b38:	f7ff ff8e 	bl	8004a58 <std>
 8004b3c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004b40:	2202      	movs	r2, #2
 8004b42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b46:	2112      	movs	r1, #18
 8004b48:	f7ff bf86 	b.w	8004a58 <std>
 8004b4c:	20000500 	.word	0x20000500
 8004b50:	200003c8 	.word	0x200003c8
 8004b54:	08004ac5 	.word	0x08004ac5

08004b58 <__sfp_lock_acquire>:
 8004b58:	4801      	ldr	r0, [pc, #4]	@ (8004b60 <__sfp_lock_acquire+0x8>)
 8004b5a:	f000 b900 	b.w	8004d5e <__retarget_lock_acquire_recursive>
 8004b5e:	bf00      	nop
 8004b60:	20000509 	.word	0x20000509

08004b64 <__sfp_lock_release>:
 8004b64:	4801      	ldr	r0, [pc, #4]	@ (8004b6c <__sfp_lock_release+0x8>)
 8004b66:	f000 b8fb 	b.w	8004d60 <__retarget_lock_release_recursive>
 8004b6a:	bf00      	nop
 8004b6c:	20000509 	.word	0x20000509

08004b70 <__sinit>:
 8004b70:	b510      	push	{r4, lr}
 8004b72:	4604      	mov	r4, r0
 8004b74:	f7ff fff0 	bl	8004b58 <__sfp_lock_acquire>
 8004b78:	6a23      	ldr	r3, [r4, #32]
 8004b7a:	b11b      	cbz	r3, 8004b84 <__sinit+0x14>
 8004b7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b80:	f7ff bff0 	b.w	8004b64 <__sfp_lock_release>
 8004b84:	4b04      	ldr	r3, [pc, #16]	@ (8004b98 <__sinit+0x28>)
 8004b86:	6223      	str	r3, [r4, #32]
 8004b88:	4b04      	ldr	r3, [pc, #16]	@ (8004b9c <__sinit+0x2c>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d1f5      	bne.n	8004b7c <__sinit+0xc>
 8004b90:	f7ff ffc4 	bl	8004b1c <global_stdio_init.part.0>
 8004b94:	e7f2      	b.n	8004b7c <__sinit+0xc>
 8004b96:	bf00      	nop
 8004b98:	08004add 	.word	0x08004add
 8004b9c:	20000500 	.word	0x20000500

08004ba0 <_fwalk_sglue>:
 8004ba0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ba4:	4607      	mov	r7, r0
 8004ba6:	4688      	mov	r8, r1
 8004ba8:	4614      	mov	r4, r2
 8004baa:	2600      	movs	r6, #0
 8004bac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004bb0:	f1b9 0901 	subs.w	r9, r9, #1
 8004bb4:	d505      	bpl.n	8004bc2 <_fwalk_sglue+0x22>
 8004bb6:	6824      	ldr	r4, [r4, #0]
 8004bb8:	2c00      	cmp	r4, #0
 8004bba:	d1f7      	bne.n	8004bac <_fwalk_sglue+0xc>
 8004bbc:	4630      	mov	r0, r6
 8004bbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004bc2:	89ab      	ldrh	r3, [r5, #12]
 8004bc4:	2b01      	cmp	r3, #1
 8004bc6:	d907      	bls.n	8004bd8 <_fwalk_sglue+0x38>
 8004bc8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004bcc:	3301      	adds	r3, #1
 8004bce:	d003      	beq.n	8004bd8 <_fwalk_sglue+0x38>
 8004bd0:	4629      	mov	r1, r5
 8004bd2:	4638      	mov	r0, r7
 8004bd4:	47c0      	blx	r8
 8004bd6:	4306      	orrs	r6, r0
 8004bd8:	3568      	adds	r5, #104	@ 0x68
 8004bda:	e7e9      	b.n	8004bb0 <_fwalk_sglue+0x10>

08004bdc <__sread>:
 8004bdc:	b510      	push	{r4, lr}
 8004bde:	460c      	mov	r4, r1
 8004be0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004be4:	f000 f86c 	bl	8004cc0 <_read_r>
 8004be8:	2800      	cmp	r0, #0
 8004bea:	bfab      	itete	ge
 8004bec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004bee:	89a3      	ldrhlt	r3, [r4, #12]
 8004bf0:	181b      	addge	r3, r3, r0
 8004bf2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004bf6:	bfac      	ite	ge
 8004bf8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004bfa:	81a3      	strhlt	r3, [r4, #12]
 8004bfc:	bd10      	pop	{r4, pc}

08004bfe <__swrite>:
 8004bfe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c02:	461f      	mov	r7, r3
 8004c04:	898b      	ldrh	r3, [r1, #12]
 8004c06:	4605      	mov	r5, r0
 8004c08:	05db      	lsls	r3, r3, #23
 8004c0a:	460c      	mov	r4, r1
 8004c0c:	4616      	mov	r6, r2
 8004c0e:	d505      	bpl.n	8004c1c <__swrite+0x1e>
 8004c10:	2302      	movs	r3, #2
 8004c12:	2200      	movs	r2, #0
 8004c14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c18:	f000 f840 	bl	8004c9c <_lseek_r>
 8004c1c:	89a3      	ldrh	r3, [r4, #12]
 8004c1e:	4632      	mov	r2, r6
 8004c20:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004c24:	81a3      	strh	r3, [r4, #12]
 8004c26:	4628      	mov	r0, r5
 8004c28:	463b      	mov	r3, r7
 8004c2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004c2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004c32:	f000 b857 	b.w	8004ce4 <_write_r>

08004c36 <__sseek>:
 8004c36:	b510      	push	{r4, lr}
 8004c38:	460c      	mov	r4, r1
 8004c3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c3e:	f000 f82d 	bl	8004c9c <_lseek_r>
 8004c42:	1c43      	adds	r3, r0, #1
 8004c44:	89a3      	ldrh	r3, [r4, #12]
 8004c46:	bf15      	itete	ne
 8004c48:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004c4a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004c4e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004c52:	81a3      	strheq	r3, [r4, #12]
 8004c54:	bf18      	it	ne
 8004c56:	81a3      	strhne	r3, [r4, #12]
 8004c58:	bd10      	pop	{r4, pc}

08004c5a <__sclose>:
 8004c5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c5e:	f000 b80d 	b.w	8004c7c <_close_r>

08004c62 <memset>:
 8004c62:	4603      	mov	r3, r0
 8004c64:	4402      	add	r2, r0
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d100      	bne.n	8004c6c <memset+0xa>
 8004c6a:	4770      	bx	lr
 8004c6c:	f803 1b01 	strb.w	r1, [r3], #1
 8004c70:	e7f9      	b.n	8004c66 <memset+0x4>
	...

08004c74 <_localeconv_r>:
 8004c74:	4800      	ldr	r0, [pc, #0]	@ (8004c78 <_localeconv_r+0x4>)
 8004c76:	4770      	bx	lr
 8004c78:	20000158 	.word	0x20000158

08004c7c <_close_r>:
 8004c7c:	b538      	push	{r3, r4, r5, lr}
 8004c7e:	2300      	movs	r3, #0
 8004c80:	4d05      	ldr	r5, [pc, #20]	@ (8004c98 <_close_r+0x1c>)
 8004c82:	4604      	mov	r4, r0
 8004c84:	4608      	mov	r0, r1
 8004c86:	602b      	str	r3, [r5, #0]
 8004c88:	f7fc fbd9 	bl	800143e <_close>
 8004c8c:	1c43      	adds	r3, r0, #1
 8004c8e:	d102      	bne.n	8004c96 <_close_r+0x1a>
 8004c90:	682b      	ldr	r3, [r5, #0]
 8004c92:	b103      	cbz	r3, 8004c96 <_close_r+0x1a>
 8004c94:	6023      	str	r3, [r4, #0]
 8004c96:	bd38      	pop	{r3, r4, r5, pc}
 8004c98:	20000504 	.word	0x20000504

08004c9c <_lseek_r>:
 8004c9c:	b538      	push	{r3, r4, r5, lr}
 8004c9e:	4604      	mov	r4, r0
 8004ca0:	4608      	mov	r0, r1
 8004ca2:	4611      	mov	r1, r2
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	4d05      	ldr	r5, [pc, #20]	@ (8004cbc <_lseek_r+0x20>)
 8004ca8:	602a      	str	r2, [r5, #0]
 8004caa:	461a      	mov	r2, r3
 8004cac:	f7fc fbeb 	bl	8001486 <_lseek>
 8004cb0:	1c43      	adds	r3, r0, #1
 8004cb2:	d102      	bne.n	8004cba <_lseek_r+0x1e>
 8004cb4:	682b      	ldr	r3, [r5, #0]
 8004cb6:	b103      	cbz	r3, 8004cba <_lseek_r+0x1e>
 8004cb8:	6023      	str	r3, [r4, #0]
 8004cba:	bd38      	pop	{r3, r4, r5, pc}
 8004cbc:	20000504 	.word	0x20000504

08004cc0 <_read_r>:
 8004cc0:	b538      	push	{r3, r4, r5, lr}
 8004cc2:	4604      	mov	r4, r0
 8004cc4:	4608      	mov	r0, r1
 8004cc6:	4611      	mov	r1, r2
 8004cc8:	2200      	movs	r2, #0
 8004cca:	4d05      	ldr	r5, [pc, #20]	@ (8004ce0 <_read_r+0x20>)
 8004ccc:	602a      	str	r2, [r5, #0]
 8004cce:	461a      	mov	r2, r3
 8004cd0:	f7fc fb7c 	bl	80013cc <_read>
 8004cd4:	1c43      	adds	r3, r0, #1
 8004cd6:	d102      	bne.n	8004cde <_read_r+0x1e>
 8004cd8:	682b      	ldr	r3, [r5, #0]
 8004cda:	b103      	cbz	r3, 8004cde <_read_r+0x1e>
 8004cdc:	6023      	str	r3, [r4, #0]
 8004cde:	bd38      	pop	{r3, r4, r5, pc}
 8004ce0:	20000504 	.word	0x20000504

08004ce4 <_write_r>:
 8004ce4:	b538      	push	{r3, r4, r5, lr}
 8004ce6:	4604      	mov	r4, r0
 8004ce8:	4608      	mov	r0, r1
 8004cea:	4611      	mov	r1, r2
 8004cec:	2200      	movs	r2, #0
 8004cee:	4d05      	ldr	r5, [pc, #20]	@ (8004d04 <_write_r+0x20>)
 8004cf0:	602a      	str	r2, [r5, #0]
 8004cf2:	461a      	mov	r2, r3
 8004cf4:	f7fc fb87 	bl	8001406 <_write>
 8004cf8:	1c43      	adds	r3, r0, #1
 8004cfa:	d102      	bne.n	8004d02 <_write_r+0x1e>
 8004cfc:	682b      	ldr	r3, [r5, #0]
 8004cfe:	b103      	cbz	r3, 8004d02 <_write_r+0x1e>
 8004d00:	6023      	str	r3, [r4, #0]
 8004d02:	bd38      	pop	{r3, r4, r5, pc}
 8004d04:	20000504 	.word	0x20000504

08004d08 <__errno>:
 8004d08:	4b01      	ldr	r3, [pc, #4]	@ (8004d10 <__errno+0x8>)
 8004d0a:	6818      	ldr	r0, [r3, #0]
 8004d0c:	4770      	bx	lr
 8004d0e:	bf00      	nop
 8004d10:	20000018 	.word	0x20000018

08004d14 <__libc_init_array>:
 8004d14:	b570      	push	{r4, r5, r6, lr}
 8004d16:	2600      	movs	r6, #0
 8004d18:	4d0c      	ldr	r5, [pc, #48]	@ (8004d4c <__libc_init_array+0x38>)
 8004d1a:	4c0d      	ldr	r4, [pc, #52]	@ (8004d50 <__libc_init_array+0x3c>)
 8004d1c:	1b64      	subs	r4, r4, r5
 8004d1e:	10a4      	asrs	r4, r4, #2
 8004d20:	42a6      	cmp	r6, r4
 8004d22:	d109      	bne.n	8004d38 <__libc_init_array+0x24>
 8004d24:	f001 fecc 	bl	8006ac0 <_init>
 8004d28:	2600      	movs	r6, #0
 8004d2a:	4d0a      	ldr	r5, [pc, #40]	@ (8004d54 <__libc_init_array+0x40>)
 8004d2c:	4c0a      	ldr	r4, [pc, #40]	@ (8004d58 <__libc_init_array+0x44>)
 8004d2e:	1b64      	subs	r4, r4, r5
 8004d30:	10a4      	asrs	r4, r4, #2
 8004d32:	42a6      	cmp	r6, r4
 8004d34:	d105      	bne.n	8004d42 <__libc_init_array+0x2e>
 8004d36:	bd70      	pop	{r4, r5, r6, pc}
 8004d38:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d3c:	4798      	blx	r3
 8004d3e:	3601      	adds	r6, #1
 8004d40:	e7ee      	b.n	8004d20 <__libc_init_array+0xc>
 8004d42:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d46:	4798      	blx	r3
 8004d48:	3601      	adds	r6, #1
 8004d4a:	e7f2      	b.n	8004d32 <__libc_init_array+0x1e>
 8004d4c:	08006e7c 	.word	0x08006e7c
 8004d50:	08006e7c 	.word	0x08006e7c
 8004d54:	08006e7c 	.word	0x08006e7c
 8004d58:	08006e80 	.word	0x08006e80

08004d5c <__retarget_lock_init_recursive>:
 8004d5c:	4770      	bx	lr

08004d5e <__retarget_lock_acquire_recursive>:
 8004d5e:	4770      	bx	lr

08004d60 <__retarget_lock_release_recursive>:
 8004d60:	4770      	bx	lr

08004d62 <memchr>:
 8004d62:	4603      	mov	r3, r0
 8004d64:	b510      	push	{r4, lr}
 8004d66:	b2c9      	uxtb	r1, r1
 8004d68:	4402      	add	r2, r0
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	d101      	bne.n	8004d74 <memchr+0x12>
 8004d70:	2000      	movs	r0, #0
 8004d72:	e003      	b.n	8004d7c <memchr+0x1a>
 8004d74:	7804      	ldrb	r4, [r0, #0]
 8004d76:	3301      	adds	r3, #1
 8004d78:	428c      	cmp	r4, r1
 8004d7a:	d1f6      	bne.n	8004d6a <memchr+0x8>
 8004d7c:	bd10      	pop	{r4, pc}

08004d7e <quorem>:
 8004d7e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d82:	6903      	ldr	r3, [r0, #16]
 8004d84:	690c      	ldr	r4, [r1, #16]
 8004d86:	4607      	mov	r7, r0
 8004d88:	42a3      	cmp	r3, r4
 8004d8a:	db7e      	blt.n	8004e8a <quorem+0x10c>
 8004d8c:	3c01      	subs	r4, #1
 8004d8e:	00a3      	lsls	r3, r4, #2
 8004d90:	f100 0514 	add.w	r5, r0, #20
 8004d94:	f101 0814 	add.w	r8, r1, #20
 8004d98:	9300      	str	r3, [sp, #0]
 8004d9a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004d9e:	9301      	str	r3, [sp, #4]
 8004da0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004da4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004da8:	3301      	adds	r3, #1
 8004daa:	429a      	cmp	r2, r3
 8004dac:	fbb2 f6f3 	udiv	r6, r2, r3
 8004db0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004db4:	d32e      	bcc.n	8004e14 <quorem+0x96>
 8004db6:	f04f 0a00 	mov.w	sl, #0
 8004dba:	46c4      	mov	ip, r8
 8004dbc:	46ae      	mov	lr, r5
 8004dbe:	46d3      	mov	fp, sl
 8004dc0:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004dc4:	b298      	uxth	r0, r3
 8004dc6:	fb06 a000 	mla	r0, r6, r0, sl
 8004dca:	0c1b      	lsrs	r3, r3, #16
 8004dcc:	0c02      	lsrs	r2, r0, #16
 8004dce:	fb06 2303 	mla	r3, r6, r3, r2
 8004dd2:	f8de 2000 	ldr.w	r2, [lr]
 8004dd6:	b280      	uxth	r0, r0
 8004dd8:	b292      	uxth	r2, r2
 8004dda:	1a12      	subs	r2, r2, r0
 8004ddc:	445a      	add	r2, fp
 8004dde:	f8de 0000 	ldr.w	r0, [lr]
 8004de2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004de6:	b29b      	uxth	r3, r3
 8004de8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004dec:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004df0:	b292      	uxth	r2, r2
 8004df2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004df6:	45e1      	cmp	r9, ip
 8004df8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004dfc:	f84e 2b04 	str.w	r2, [lr], #4
 8004e00:	d2de      	bcs.n	8004dc0 <quorem+0x42>
 8004e02:	9b00      	ldr	r3, [sp, #0]
 8004e04:	58eb      	ldr	r3, [r5, r3]
 8004e06:	b92b      	cbnz	r3, 8004e14 <quorem+0x96>
 8004e08:	9b01      	ldr	r3, [sp, #4]
 8004e0a:	3b04      	subs	r3, #4
 8004e0c:	429d      	cmp	r5, r3
 8004e0e:	461a      	mov	r2, r3
 8004e10:	d32f      	bcc.n	8004e72 <quorem+0xf4>
 8004e12:	613c      	str	r4, [r7, #16]
 8004e14:	4638      	mov	r0, r7
 8004e16:	f001 f97f 	bl	8006118 <__mcmp>
 8004e1a:	2800      	cmp	r0, #0
 8004e1c:	db25      	blt.n	8004e6a <quorem+0xec>
 8004e1e:	4629      	mov	r1, r5
 8004e20:	2000      	movs	r0, #0
 8004e22:	f858 2b04 	ldr.w	r2, [r8], #4
 8004e26:	f8d1 c000 	ldr.w	ip, [r1]
 8004e2a:	fa1f fe82 	uxth.w	lr, r2
 8004e2e:	fa1f f38c 	uxth.w	r3, ip
 8004e32:	eba3 030e 	sub.w	r3, r3, lr
 8004e36:	4403      	add	r3, r0
 8004e38:	0c12      	lsrs	r2, r2, #16
 8004e3a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004e3e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004e42:	b29b      	uxth	r3, r3
 8004e44:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004e48:	45c1      	cmp	r9, r8
 8004e4a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004e4e:	f841 3b04 	str.w	r3, [r1], #4
 8004e52:	d2e6      	bcs.n	8004e22 <quorem+0xa4>
 8004e54:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004e58:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004e5c:	b922      	cbnz	r2, 8004e68 <quorem+0xea>
 8004e5e:	3b04      	subs	r3, #4
 8004e60:	429d      	cmp	r5, r3
 8004e62:	461a      	mov	r2, r3
 8004e64:	d30b      	bcc.n	8004e7e <quorem+0x100>
 8004e66:	613c      	str	r4, [r7, #16]
 8004e68:	3601      	adds	r6, #1
 8004e6a:	4630      	mov	r0, r6
 8004e6c:	b003      	add	sp, #12
 8004e6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e72:	6812      	ldr	r2, [r2, #0]
 8004e74:	3b04      	subs	r3, #4
 8004e76:	2a00      	cmp	r2, #0
 8004e78:	d1cb      	bne.n	8004e12 <quorem+0x94>
 8004e7a:	3c01      	subs	r4, #1
 8004e7c:	e7c6      	b.n	8004e0c <quorem+0x8e>
 8004e7e:	6812      	ldr	r2, [r2, #0]
 8004e80:	3b04      	subs	r3, #4
 8004e82:	2a00      	cmp	r2, #0
 8004e84:	d1ef      	bne.n	8004e66 <quorem+0xe8>
 8004e86:	3c01      	subs	r4, #1
 8004e88:	e7ea      	b.n	8004e60 <quorem+0xe2>
 8004e8a:	2000      	movs	r0, #0
 8004e8c:	e7ee      	b.n	8004e6c <quorem+0xee>
	...

08004e90 <_dtoa_r>:
 8004e90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e94:	4614      	mov	r4, r2
 8004e96:	461d      	mov	r5, r3
 8004e98:	69c7      	ldr	r7, [r0, #28]
 8004e9a:	b097      	sub	sp, #92	@ 0x5c
 8004e9c:	4681      	mov	r9, r0
 8004e9e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8004ea2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8004ea4:	b97f      	cbnz	r7, 8004ec6 <_dtoa_r+0x36>
 8004ea6:	2010      	movs	r0, #16
 8004ea8:	f000 fe0e 	bl	8005ac8 <malloc>
 8004eac:	4602      	mov	r2, r0
 8004eae:	f8c9 001c 	str.w	r0, [r9, #28]
 8004eb2:	b920      	cbnz	r0, 8004ebe <_dtoa_r+0x2e>
 8004eb4:	21ef      	movs	r1, #239	@ 0xef
 8004eb6:	4bac      	ldr	r3, [pc, #688]	@ (8005168 <_dtoa_r+0x2d8>)
 8004eb8:	48ac      	ldr	r0, [pc, #688]	@ (800516c <_dtoa_r+0x2dc>)
 8004eba:	f001 fafb 	bl	80064b4 <__assert_func>
 8004ebe:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004ec2:	6007      	str	r7, [r0, #0]
 8004ec4:	60c7      	str	r7, [r0, #12]
 8004ec6:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004eca:	6819      	ldr	r1, [r3, #0]
 8004ecc:	b159      	cbz	r1, 8004ee6 <_dtoa_r+0x56>
 8004ece:	685a      	ldr	r2, [r3, #4]
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	4093      	lsls	r3, r2
 8004ed4:	604a      	str	r2, [r1, #4]
 8004ed6:	608b      	str	r3, [r1, #8]
 8004ed8:	4648      	mov	r0, r9
 8004eda:	f000 feeb 	bl	8005cb4 <_Bfree>
 8004ede:	2200      	movs	r2, #0
 8004ee0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004ee4:	601a      	str	r2, [r3, #0]
 8004ee6:	1e2b      	subs	r3, r5, #0
 8004ee8:	bfaf      	iteee	ge
 8004eea:	2300      	movge	r3, #0
 8004eec:	2201      	movlt	r2, #1
 8004eee:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004ef2:	9307      	strlt	r3, [sp, #28]
 8004ef4:	bfa8      	it	ge
 8004ef6:	6033      	strge	r3, [r6, #0]
 8004ef8:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8004efc:	4b9c      	ldr	r3, [pc, #624]	@ (8005170 <_dtoa_r+0x2e0>)
 8004efe:	bfb8      	it	lt
 8004f00:	6032      	strlt	r2, [r6, #0]
 8004f02:	ea33 0308 	bics.w	r3, r3, r8
 8004f06:	d112      	bne.n	8004f2e <_dtoa_r+0x9e>
 8004f08:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004f0c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8004f0e:	6013      	str	r3, [r2, #0]
 8004f10:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8004f14:	4323      	orrs	r3, r4
 8004f16:	f000 855e 	beq.w	80059d6 <_dtoa_r+0xb46>
 8004f1a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004f1c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8005174 <_dtoa_r+0x2e4>
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	f000 8560 	beq.w	80059e6 <_dtoa_r+0xb56>
 8004f26:	f10a 0303 	add.w	r3, sl, #3
 8004f2a:	f000 bd5a 	b.w	80059e2 <_dtoa_r+0xb52>
 8004f2e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004f32:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8004f36:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	f7fb fd33 	bl	80009a8 <__aeabi_dcmpeq>
 8004f42:	4607      	mov	r7, r0
 8004f44:	b158      	cbz	r0, 8004f5e <_dtoa_r+0xce>
 8004f46:	2301      	movs	r3, #1
 8004f48:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8004f4a:	6013      	str	r3, [r2, #0]
 8004f4c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004f4e:	b113      	cbz	r3, 8004f56 <_dtoa_r+0xc6>
 8004f50:	4b89      	ldr	r3, [pc, #548]	@ (8005178 <_dtoa_r+0x2e8>)
 8004f52:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8004f54:	6013      	str	r3, [r2, #0]
 8004f56:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800517c <_dtoa_r+0x2ec>
 8004f5a:	f000 bd44 	b.w	80059e6 <_dtoa_r+0xb56>
 8004f5e:	ab14      	add	r3, sp, #80	@ 0x50
 8004f60:	9301      	str	r3, [sp, #4]
 8004f62:	ab15      	add	r3, sp, #84	@ 0x54
 8004f64:	9300      	str	r3, [sp, #0]
 8004f66:	4648      	mov	r0, r9
 8004f68:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8004f6c:	f001 f984 	bl	8006278 <__d2b>
 8004f70:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8004f74:	9003      	str	r0, [sp, #12]
 8004f76:	2e00      	cmp	r6, #0
 8004f78:	d078      	beq.n	800506c <_dtoa_r+0x1dc>
 8004f7a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004f7e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004f80:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004f84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004f88:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004f8c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004f90:	9712      	str	r7, [sp, #72]	@ 0x48
 8004f92:	4619      	mov	r1, r3
 8004f94:	2200      	movs	r2, #0
 8004f96:	4b7a      	ldr	r3, [pc, #488]	@ (8005180 <_dtoa_r+0x2f0>)
 8004f98:	f7fb f8e6 	bl	8000168 <__aeabi_dsub>
 8004f9c:	a36c      	add	r3, pc, #432	@ (adr r3, 8005150 <_dtoa_r+0x2c0>)
 8004f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fa2:	f7fb fa99 	bl	80004d8 <__aeabi_dmul>
 8004fa6:	a36c      	add	r3, pc, #432	@ (adr r3, 8005158 <_dtoa_r+0x2c8>)
 8004fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fac:	f7fb f8de 	bl	800016c <__adddf3>
 8004fb0:	4604      	mov	r4, r0
 8004fb2:	4630      	mov	r0, r6
 8004fb4:	460d      	mov	r5, r1
 8004fb6:	f7fb fa25 	bl	8000404 <__aeabi_i2d>
 8004fba:	a369      	add	r3, pc, #420	@ (adr r3, 8005160 <_dtoa_r+0x2d0>)
 8004fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fc0:	f7fb fa8a 	bl	80004d8 <__aeabi_dmul>
 8004fc4:	4602      	mov	r2, r0
 8004fc6:	460b      	mov	r3, r1
 8004fc8:	4620      	mov	r0, r4
 8004fca:	4629      	mov	r1, r5
 8004fcc:	f7fb f8ce 	bl	800016c <__adddf3>
 8004fd0:	4604      	mov	r4, r0
 8004fd2:	460d      	mov	r5, r1
 8004fd4:	f7fb fd30 	bl	8000a38 <__aeabi_d2iz>
 8004fd8:	2200      	movs	r2, #0
 8004fda:	4607      	mov	r7, r0
 8004fdc:	2300      	movs	r3, #0
 8004fde:	4620      	mov	r0, r4
 8004fe0:	4629      	mov	r1, r5
 8004fe2:	f7fb fceb 	bl	80009bc <__aeabi_dcmplt>
 8004fe6:	b140      	cbz	r0, 8004ffa <_dtoa_r+0x16a>
 8004fe8:	4638      	mov	r0, r7
 8004fea:	f7fb fa0b 	bl	8000404 <__aeabi_i2d>
 8004fee:	4622      	mov	r2, r4
 8004ff0:	462b      	mov	r3, r5
 8004ff2:	f7fb fcd9 	bl	80009a8 <__aeabi_dcmpeq>
 8004ff6:	b900      	cbnz	r0, 8004ffa <_dtoa_r+0x16a>
 8004ff8:	3f01      	subs	r7, #1
 8004ffa:	2f16      	cmp	r7, #22
 8004ffc:	d854      	bhi.n	80050a8 <_dtoa_r+0x218>
 8004ffe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005002:	4b60      	ldr	r3, [pc, #384]	@ (8005184 <_dtoa_r+0x2f4>)
 8005004:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800500c:	f7fb fcd6 	bl	80009bc <__aeabi_dcmplt>
 8005010:	2800      	cmp	r0, #0
 8005012:	d04b      	beq.n	80050ac <_dtoa_r+0x21c>
 8005014:	2300      	movs	r3, #0
 8005016:	3f01      	subs	r7, #1
 8005018:	930f      	str	r3, [sp, #60]	@ 0x3c
 800501a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800501c:	1b9b      	subs	r3, r3, r6
 800501e:	1e5a      	subs	r2, r3, #1
 8005020:	bf49      	itett	mi
 8005022:	f1c3 0301 	rsbmi	r3, r3, #1
 8005026:	2300      	movpl	r3, #0
 8005028:	9304      	strmi	r3, [sp, #16]
 800502a:	2300      	movmi	r3, #0
 800502c:	9209      	str	r2, [sp, #36]	@ 0x24
 800502e:	bf54      	ite	pl
 8005030:	9304      	strpl	r3, [sp, #16]
 8005032:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005034:	2f00      	cmp	r7, #0
 8005036:	db3b      	blt.n	80050b0 <_dtoa_r+0x220>
 8005038:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800503a:	970e      	str	r7, [sp, #56]	@ 0x38
 800503c:	443b      	add	r3, r7
 800503e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005040:	2300      	movs	r3, #0
 8005042:	930a      	str	r3, [sp, #40]	@ 0x28
 8005044:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005046:	2b09      	cmp	r3, #9
 8005048:	d865      	bhi.n	8005116 <_dtoa_r+0x286>
 800504a:	2b05      	cmp	r3, #5
 800504c:	bfc4      	itt	gt
 800504e:	3b04      	subgt	r3, #4
 8005050:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005052:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005054:	bfc8      	it	gt
 8005056:	2400      	movgt	r4, #0
 8005058:	f1a3 0302 	sub.w	r3, r3, #2
 800505c:	bfd8      	it	le
 800505e:	2401      	movle	r4, #1
 8005060:	2b03      	cmp	r3, #3
 8005062:	d864      	bhi.n	800512e <_dtoa_r+0x29e>
 8005064:	e8df f003 	tbb	[pc, r3]
 8005068:	2c385553 	.word	0x2c385553
 800506c:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005070:	441e      	add	r6, r3
 8005072:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005076:	2b20      	cmp	r3, #32
 8005078:	bfc1      	itttt	gt
 800507a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800507e:	fa08 f803 	lslgt.w	r8, r8, r3
 8005082:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005086:	fa24 f303 	lsrgt.w	r3, r4, r3
 800508a:	bfd6      	itet	le
 800508c:	f1c3 0320 	rsble	r3, r3, #32
 8005090:	ea48 0003 	orrgt.w	r0, r8, r3
 8005094:	fa04 f003 	lslle.w	r0, r4, r3
 8005098:	f7fb f9a4 	bl	80003e4 <__aeabi_ui2d>
 800509c:	2201      	movs	r2, #1
 800509e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80050a2:	3e01      	subs	r6, #1
 80050a4:	9212      	str	r2, [sp, #72]	@ 0x48
 80050a6:	e774      	b.n	8004f92 <_dtoa_r+0x102>
 80050a8:	2301      	movs	r3, #1
 80050aa:	e7b5      	b.n	8005018 <_dtoa_r+0x188>
 80050ac:	900f      	str	r0, [sp, #60]	@ 0x3c
 80050ae:	e7b4      	b.n	800501a <_dtoa_r+0x18a>
 80050b0:	9b04      	ldr	r3, [sp, #16]
 80050b2:	1bdb      	subs	r3, r3, r7
 80050b4:	9304      	str	r3, [sp, #16]
 80050b6:	427b      	negs	r3, r7
 80050b8:	930a      	str	r3, [sp, #40]	@ 0x28
 80050ba:	2300      	movs	r3, #0
 80050bc:	930e      	str	r3, [sp, #56]	@ 0x38
 80050be:	e7c1      	b.n	8005044 <_dtoa_r+0x1b4>
 80050c0:	2301      	movs	r3, #1
 80050c2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80050c4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80050c6:	eb07 0b03 	add.w	fp, r7, r3
 80050ca:	f10b 0301 	add.w	r3, fp, #1
 80050ce:	2b01      	cmp	r3, #1
 80050d0:	9308      	str	r3, [sp, #32]
 80050d2:	bfb8      	it	lt
 80050d4:	2301      	movlt	r3, #1
 80050d6:	e006      	b.n	80050e6 <_dtoa_r+0x256>
 80050d8:	2301      	movs	r3, #1
 80050da:	930b      	str	r3, [sp, #44]	@ 0x2c
 80050dc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80050de:	2b00      	cmp	r3, #0
 80050e0:	dd28      	ble.n	8005134 <_dtoa_r+0x2a4>
 80050e2:	469b      	mov	fp, r3
 80050e4:	9308      	str	r3, [sp, #32]
 80050e6:	2100      	movs	r1, #0
 80050e8:	2204      	movs	r2, #4
 80050ea:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80050ee:	f102 0514 	add.w	r5, r2, #20
 80050f2:	429d      	cmp	r5, r3
 80050f4:	d926      	bls.n	8005144 <_dtoa_r+0x2b4>
 80050f6:	6041      	str	r1, [r0, #4]
 80050f8:	4648      	mov	r0, r9
 80050fa:	f000 fd9b 	bl	8005c34 <_Balloc>
 80050fe:	4682      	mov	sl, r0
 8005100:	2800      	cmp	r0, #0
 8005102:	d143      	bne.n	800518c <_dtoa_r+0x2fc>
 8005104:	4602      	mov	r2, r0
 8005106:	f240 11af 	movw	r1, #431	@ 0x1af
 800510a:	4b1f      	ldr	r3, [pc, #124]	@ (8005188 <_dtoa_r+0x2f8>)
 800510c:	e6d4      	b.n	8004eb8 <_dtoa_r+0x28>
 800510e:	2300      	movs	r3, #0
 8005110:	e7e3      	b.n	80050da <_dtoa_r+0x24a>
 8005112:	2300      	movs	r3, #0
 8005114:	e7d5      	b.n	80050c2 <_dtoa_r+0x232>
 8005116:	2401      	movs	r4, #1
 8005118:	2300      	movs	r3, #0
 800511a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800511c:	9320      	str	r3, [sp, #128]	@ 0x80
 800511e:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8005122:	2200      	movs	r2, #0
 8005124:	2312      	movs	r3, #18
 8005126:	f8cd b020 	str.w	fp, [sp, #32]
 800512a:	9221      	str	r2, [sp, #132]	@ 0x84
 800512c:	e7db      	b.n	80050e6 <_dtoa_r+0x256>
 800512e:	2301      	movs	r3, #1
 8005130:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005132:	e7f4      	b.n	800511e <_dtoa_r+0x28e>
 8005134:	f04f 0b01 	mov.w	fp, #1
 8005138:	465b      	mov	r3, fp
 800513a:	f8cd b020 	str.w	fp, [sp, #32]
 800513e:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8005142:	e7d0      	b.n	80050e6 <_dtoa_r+0x256>
 8005144:	3101      	adds	r1, #1
 8005146:	0052      	lsls	r2, r2, #1
 8005148:	e7d1      	b.n	80050ee <_dtoa_r+0x25e>
 800514a:	bf00      	nop
 800514c:	f3af 8000 	nop.w
 8005150:	636f4361 	.word	0x636f4361
 8005154:	3fd287a7 	.word	0x3fd287a7
 8005158:	8b60c8b3 	.word	0x8b60c8b3
 800515c:	3fc68a28 	.word	0x3fc68a28
 8005160:	509f79fb 	.word	0x509f79fb
 8005164:	3fd34413 	.word	0x3fd34413
 8005168:	08006b43 	.word	0x08006b43
 800516c:	08006b5a 	.word	0x08006b5a
 8005170:	7ff00000 	.word	0x7ff00000
 8005174:	08006b3f 	.word	0x08006b3f
 8005178:	08006b13 	.word	0x08006b13
 800517c:	08006b12 	.word	0x08006b12
 8005180:	3ff80000 	.word	0x3ff80000
 8005184:	08006ca8 	.word	0x08006ca8
 8005188:	08006bb2 	.word	0x08006bb2
 800518c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005190:	6018      	str	r0, [r3, #0]
 8005192:	9b08      	ldr	r3, [sp, #32]
 8005194:	2b0e      	cmp	r3, #14
 8005196:	f200 80a1 	bhi.w	80052dc <_dtoa_r+0x44c>
 800519a:	2c00      	cmp	r4, #0
 800519c:	f000 809e 	beq.w	80052dc <_dtoa_r+0x44c>
 80051a0:	2f00      	cmp	r7, #0
 80051a2:	dd33      	ble.n	800520c <_dtoa_r+0x37c>
 80051a4:	4b9c      	ldr	r3, [pc, #624]	@ (8005418 <_dtoa_r+0x588>)
 80051a6:	f007 020f 	and.w	r2, r7, #15
 80051aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80051ae:	05f8      	lsls	r0, r7, #23
 80051b0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80051b4:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 80051b8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80051bc:	d516      	bpl.n	80051ec <_dtoa_r+0x35c>
 80051be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80051c2:	4b96      	ldr	r3, [pc, #600]	@ (800541c <_dtoa_r+0x58c>)
 80051c4:	2603      	movs	r6, #3
 80051c6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80051ca:	f7fb faaf 	bl	800072c <__aeabi_ddiv>
 80051ce:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80051d2:	f004 040f 	and.w	r4, r4, #15
 80051d6:	4d91      	ldr	r5, [pc, #580]	@ (800541c <_dtoa_r+0x58c>)
 80051d8:	b954      	cbnz	r4, 80051f0 <_dtoa_r+0x360>
 80051da:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80051de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80051e2:	f7fb faa3 	bl	800072c <__aeabi_ddiv>
 80051e6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80051ea:	e028      	b.n	800523e <_dtoa_r+0x3ae>
 80051ec:	2602      	movs	r6, #2
 80051ee:	e7f2      	b.n	80051d6 <_dtoa_r+0x346>
 80051f0:	07e1      	lsls	r1, r4, #31
 80051f2:	d508      	bpl.n	8005206 <_dtoa_r+0x376>
 80051f4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80051f8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80051fc:	f7fb f96c 	bl	80004d8 <__aeabi_dmul>
 8005200:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005204:	3601      	adds	r6, #1
 8005206:	1064      	asrs	r4, r4, #1
 8005208:	3508      	adds	r5, #8
 800520a:	e7e5      	b.n	80051d8 <_dtoa_r+0x348>
 800520c:	f000 80af 	beq.w	800536e <_dtoa_r+0x4de>
 8005210:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005214:	427c      	negs	r4, r7
 8005216:	4b80      	ldr	r3, [pc, #512]	@ (8005418 <_dtoa_r+0x588>)
 8005218:	f004 020f 	and.w	r2, r4, #15
 800521c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005220:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005224:	f7fb f958 	bl	80004d8 <__aeabi_dmul>
 8005228:	2602      	movs	r6, #2
 800522a:	2300      	movs	r3, #0
 800522c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005230:	4d7a      	ldr	r5, [pc, #488]	@ (800541c <_dtoa_r+0x58c>)
 8005232:	1124      	asrs	r4, r4, #4
 8005234:	2c00      	cmp	r4, #0
 8005236:	f040 808f 	bne.w	8005358 <_dtoa_r+0x4c8>
 800523a:	2b00      	cmp	r3, #0
 800523c:	d1d3      	bne.n	80051e6 <_dtoa_r+0x356>
 800523e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8005242:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005244:	2b00      	cmp	r3, #0
 8005246:	f000 8094 	beq.w	8005372 <_dtoa_r+0x4e2>
 800524a:	2200      	movs	r2, #0
 800524c:	4620      	mov	r0, r4
 800524e:	4629      	mov	r1, r5
 8005250:	4b73      	ldr	r3, [pc, #460]	@ (8005420 <_dtoa_r+0x590>)
 8005252:	f7fb fbb3 	bl	80009bc <__aeabi_dcmplt>
 8005256:	2800      	cmp	r0, #0
 8005258:	f000 808b 	beq.w	8005372 <_dtoa_r+0x4e2>
 800525c:	9b08      	ldr	r3, [sp, #32]
 800525e:	2b00      	cmp	r3, #0
 8005260:	f000 8087 	beq.w	8005372 <_dtoa_r+0x4e2>
 8005264:	f1bb 0f00 	cmp.w	fp, #0
 8005268:	dd34      	ble.n	80052d4 <_dtoa_r+0x444>
 800526a:	4620      	mov	r0, r4
 800526c:	2200      	movs	r2, #0
 800526e:	4629      	mov	r1, r5
 8005270:	4b6c      	ldr	r3, [pc, #432]	@ (8005424 <_dtoa_r+0x594>)
 8005272:	f7fb f931 	bl	80004d8 <__aeabi_dmul>
 8005276:	465c      	mov	r4, fp
 8005278:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800527c:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8005280:	3601      	adds	r6, #1
 8005282:	4630      	mov	r0, r6
 8005284:	f7fb f8be 	bl	8000404 <__aeabi_i2d>
 8005288:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800528c:	f7fb f924 	bl	80004d8 <__aeabi_dmul>
 8005290:	2200      	movs	r2, #0
 8005292:	4b65      	ldr	r3, [pc, #404]	@ (8005428 <_dtoa_r+0x598>)
 8005294:	f7fa ff6a 	bl	800016c <__adddf3>
 8005298:	4605      	mov	r5, r0
 800529a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800529e:	2c00      	cmp	r4, #0
 80052a0:	d16a      	bne.n	8005378 <_dtoa_r+0x4e8>
 80052a2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80052a6:	2200      	movs	r2, #0
 80052a8:	4b60      	ldr	r3, [pc, #384]	@ (800542c <_dtoa_r+0x59c>)
 80052aa:	f7fa ff5d 	bl	8000168 <__aeabi_dsub>
 80052ae:	4602      	mov	r2, r0
 80052b0:	460b      	mov	r3, r1
 80052b2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80052b6:	462a      	mov	r2, r5
 80052b8:	4633      	mov	r3, r6
 80052ba:	f7fb fb9d 	bl	80009f8 <__aeabi_dcmpgt>
 80052be:	2800      	cmp	r0, #0
 80052c0:	f040 8298 	bne.w	80057f4 <_dtoa_r+0x964>
 80052c4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80052c8:	462a      	mov	r2, r5
 80052ca:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80052ce:	f7fb fb75 	bl	80009bc <__aeabi_dcmplt>
 80052d2:	bb38      	cbnz	r0, 8005324 <_dtoa_r+0x494>
 80052d4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80052d8:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80052dc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80052de:	2b00      	cmp	r3, #0
 80052e0:	f2c0 8157 	blt.w	8005592 <_dtoa_r+0x702>
 80052e4:	2f0e      	cmp	r7, #14
 80052e6:	f300 8154 	bgt.w	8005592 <_dtoa_r+0x702>
 80052ea:	4b4b      	ldr	r3, [pc, #300]	@ (8005418 <_dtoa_r+0x588>)
 80052ec:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80052f0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80052f4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80052f8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	f280 80e5 	bge.w	80054ca <_dtoa_r+0x63a>
 8005300:	9b08      	ldr	r3, [sp, #32]
 8005302:	2b00      	cmp	r3, #0
 8005304:	f300 80e1 	bgt.w	80054ca <_dtoa_r+0x63a>
 8005308:	d10c      	bne.n	8005324 <_dtoa_r+0x494>
 800530a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800530e:	2200      	movs	r2, #0
 8005310:	4b46      	ldr	r3, [pc, #280]	@ (800542c <_dtoa_r+0x59c>)
 8005312:	f7fb f8e1 	bl	80004d8 <__aeabi_dmul>
 8005316:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800531a:	f7fb fb63 	bl	80009e4 <__aeabi_dcmpge>
 800531e:	2800      	cmp	r0, #0
 8005320:	f000 8266 	beq.w	80057f0 <_dtoa_r+0x960>
 8005324:	2400      	movs	r4, #0
 8005326:	4625      	mov	r5, r4
 8005328:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800532a:	4656      	mov	r6, sl
 800532c:	ea6f 0803 	mvn.w	r8, r3
 8005330:	2700      	movs	r7, #0
 8005332:	4621      	mov	r1, r4
 8005334:	4648      	mov	r0, r9
 8005336:	f000 fcbd 	bl	8005cb4 <_Bfree>
 800533a:	2d00      	cmp	r5, #0
 800533c:	f000 80bd 	beq.w	80054ba <_dtoa_r+0x62a>
 8005340:	b12f      	cbz	r7, 800534e <_dtoa_r+0x4be>
 8005342:	42af      	cmp	r7, r5
 8005344:	d003      	beq.n	800534e <_dtoa_r+0x4be>
 8005346:	4639      	mov	r1, r7
 8005348:	4648      	mov	r0, r9
 800534a:	f000 fcb3 	bl	8005cb4 <_Bfree>
 800534e:	4629      	mov	r1, r5
 8005350:	4648      	mov	r0, r9
 8005352:	f000 fcaf 	bl	8005cb4 <_Bfree>
 8005356:	e0b0      	b.n	80054ba <_dtoa_r+0x62a>
 8005358:	07e2      	lsls	r2, r4, #31
 800535a:	d505      	bpl.n	8005368 <_dtoa_r+0x4d8>
 800535c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005360:	f7fb f8ba 	bl	80004d8 <__aeabi_dmul>
 8005364:	2301      	movs	r3, #1
 8005366:	3601      	adds	r6, #1
 8005368:	1064      	asrs	r4, r4, #1
 800536a:	3508      	adds	r5, #8
 800536c:	e762      	b.n	8005234 <_dtoa_r+0x3a4>
 800536e:	2602      	movs	r6, #2
 8005370:	e765      	b.n	800523e <_dtoa_r+0x3ae>
 8005372:	46b8      	mov	r8, r7
 8005374:	9c08      	ldr	r4, [sp, #32]
 8005376:	e784      	b.n	8005282 <_dtoa_r+0x3f2>
 8005378:	4b27      	ldr	r3, [pc, #156]	@ (8005418 <_dtoa_r+0x588>)
 800537a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800537c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005380:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005384:	4454      	add	r4, sl
 8005386:	2900      	cmp	r1, #0
 8005388:	d054      	beq.n	8005434 <_dtoa_r+0x5a4>
 800538a:	2000      	movs	r0, #0
 800538c:	4928      	ldr	r1, [pc, #160]	@ (8005430 <_dtoa_r+0x5a0>)
 800538e:	f7fb f9cd 	bl	800072c <__aeabi_ddiv>
 8005392:	4633      	mov	r3, r6
 8005394:	462a      	mov	r2, r5
 8005396:	f7fa fee7 	bl	8000168 <__aeabi_dsub>
 800539a:	4656      	mov	r6, sl
 800539c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80053a0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80053a4:	f7fb fb48 	bl	8000a38 <__aeabi_d2iz>
 80053a8:	4605      	mov	r5, r0
 80053aa:	f7fb f82b 	bl	8000404 <__aeabi_i2d>
 80053ae:	4602      	mov	r2, r0
 80053b0:	460b      	mov	r3, r1
 80053b2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80053b6:	f7fa fed7 	bl	8000168 <__aeabi_dsub>
 80053ba:	4602      	mov	r2, r0
 80053bc:	460b      	mov	r3, r1
 80053be:	3530      	adds	r5, #48	@ 0x30
 80053c0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80053c4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80053c8:	f806 5b01 	strb.w	r5, [r6], #1
 80053cc:	f7fb faf6 	bl	80009bc <__aeabi_dcmplt>
 80053d0:	2800      	cmp	r0, #0
 80053d2:	d172      	bne.n	80054ba <_dtoa_r+0x62a>
 80053d4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80053d8:	2000      	movs	r0, #0
 80053da:	4911      	ldr	r1, [pc, #68]	@ (8005420 <_dtoa_r+0x590>)
 80053dc:	f7fa fec4 	bl	8000168 <__aeabi_dsub>
 80053e0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80053e4:	f7fb faea 	bl	80009bc <__aeabi_dcmplt>
 80053e8:	2800      	cmp	r0, #0
 80053ea:	f040 80b4 	bne.w	8005556 <_dtoa_r+0x6c6>
 80053ee:	42a6      	cmp	r6, r4
 80053f0:	f43f af70 	beq.w	80052d4 <_dtoa_r+0x444>
 80053f4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80053f8:	2200      	movs	r2, #0
 80053fa:	4b0a      	ldr	r3, [pc, #40]	@ (8005424 <_dtoa_r+0x594>)
 80053fc:	f7fb f86c 	bl	80004d8 <__aeabi_dmul>
 8005400:	2200      	movs	r2, #0
 8005402:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005406:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800540a:	4b06      	ldr	r3, [pc, #24]	@ (8005424 <_dtoa_r+0x594>)
 800540c:	f7fb f864 	bl	80004d8 <__aeabi_dmul>
 8005410:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005414:	e7c4      	b.n	80053a0 <_dtoa_r+0x510>
 8005416:	bf00      	nop
 8005418:	08006ca8 	.word	0x08006ca8
 800541c:	08006c80 	.word	0x08006c80
 8005420:	3ff00000 	.word	0x3ff00000
 8005424:	40240000 	.word	0x40240000
 8005428:	401c0000 	.word	0x401c0000
 800542c:	40140000 	.word	0x40140000
 8005430:	3fe00000 	.word	0x3fe00000
 8005434:	4631      	mov	r1, r6
 8005436:	4628      	mov	r0, r5
 8005438:	f7fb f84e 	bl	80004d8 <__aeabi_dmul>
 800543c:	4656      	mov	r6, sl
 800543e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005442:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005444:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005448:	f7fb faf6 	bl	8000a38 <__aeabi_d2iz>
 800544c:	4605      	mov	r5, r0
 800544e:	f7fa ffd9 	bl	8000404 <__aeabi_i2d>
 8005452:	4602      	mov	r2, r0
 8005454:	460b      	mov	r3, r1
 8005456:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800545a:	f7fa fe85 	bl	8000168 <__aeabi_dsub>
 800545e:	4602      	mov	r2, r0
 8005460:	460b      	mov	r3, r1
 8005462:	3530      	adds	r5, #48	@ 0x30
 8005464:	f806 5b01 	strb.w	r5, [r6], #1
 8005468:	42a6      	cmp	r6, r4
 800546a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800546e:	f04f 0200 	mov.w	r2, #0
 8005472:	d124      	bne.n	80054be <_dtoa_r+0x62e>
 8005474:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005478:	4bae      	ldr	r3, [pc, #696]	@ (8005734 <_dtoa_r+0x8a4>)
 800547a:	f7fa fe77 	bl	800016c <__adddf3>
 800547e:	4602      	mov	r2, r0
 8005480:	460b      	mov	r3, r1
 8005482:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005486:	f7fb fab7 	bl	80009f8 <__aeabi_dcmpgt>
 800548a:	2800      	cmp	r0, #0
 800548c:	d163      	bne.n	8005556 <_dtoa_r+0x6c6>
 800548e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005492:	2000      	movs	r0, #0
 8005494:	49a7      	ldr	r1, [pc, #668]	@ (8005734 <_dtoa_r+0x8a4>)
 8005496:	f7fa fe67 	bl	8000168 <__aeabi_dsub>
 800549a:	4602      	mov	r2, r0
 800549c:	460b      	mov	r3, r1
 800549e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80054a2:	f7fb fa8b 	bl	80009bc <__aeabi_dcmplt>
 80054a6:	2800      	cmp	r0, #0
 80054a8:	f43f af14 	beq.w	80052d4 <_dtoa_r+0x444>
 80054ac:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80054ae:	1e73      	subs	r3, r6, #1
 80054b0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80054b2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80054b6:	2b30      	cmp	r3, #48	@ 0x30
 80054b8:	d0f8      	beq.n	80054ac <_dtoa_r+0x61c>
 80054ba:	4647      	mov	r7, r8
 80054bc:	e03b      	b.n	8005536 <_dtoa_r+0x6a6>
 80054be:	4b9e      	ldr	r3, [pc, #632]	@ (8005738 <_dtoa_r+0x8a8>)
 80054c0:	f7fb f80a 	bl	80004d8 <__aeabi_dmul>
 80054c4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80054c8:	e7bc      	b.n	8005444 <_dtoa_r+0x5b4>
 80054ca:	4656      	mov	r6, sl
 80054cc:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80054d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80054d4:	4620      	mov	r0, r4
 80054d6:	4629      	mov	r1, r5
 80054d8:	f7fb f928 	bl	800072c <__aeabi_ddiv>
 80054dc:	f7fb faac 	bl	8000a38 <__aeabi_d2iz>
 80054e0:	4680      	mov	r8, r0
 80054e2:	f7fa ff8f 	bl	8000404 <__aeabi_i2d>
 80054e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80054ea:	f7fa fff5 	bl	80004d8 <__aeabi_dmul>
 80054ee:	4602      	mov	r2, r0
 80054f0:	460b      	mov	r3, r1
 80054f2:	4620      	mov	r0, r4
 80054f4:	4629      	mov	r1, r5
 80054f6:	f7fa fe37 	bl	8000168 <__aeabi_dsub>
 80054fa:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80054fe:	9d08      	ldr	r5, [sp, #32]
 8005500:	f806 4b01 	strb.w	r4, [r6], #1
 8005504:	eba6 040a 	sub.w	r4, r6, sl
 8005508:	42a5      	cmp	r5, r4
 800550a:	4602      	mov	r2, r0
 800550c:	460b      	mov	r3, r1
 800550e:	d133      	bne.n	8005578 <_dtoa_r+0x6e8>
 8005510:	f7fa fe2c 	bl	800016c <__adddf3>
 8005514:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005518:	4604      	mov	r4, r0
 800551a:	460d      	mov	r5, r1
 800551c:	f7fb fa6c 	bl	80009f8 <__aeabi_dcmpgt>
 8005520:	b9c0      	cbnz	r0, 8005554 <_dtoa_r+0x6c4>
 8005522:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005526:	4620      	mov	r0, r4
 8005528:	4629      	mov	r1, r5
 800552a:	f7fb fa3d 	bl	80009a8 <__aeabi_dcmpeq>
 800552e:	b110      	cbz	r0, 8005536 <_dtoa_r+0x6a6>
 8005530:	f018 0f01 	tst.w	r8, #1
 8005534:	d10e      	bne.n	8005554 <_dtoa_r+0x6c4>
 8005536:	4648      	mov	r0, r9
 8005538:	9903      	ldr	r1, [sp, #12]
 800553a:	f000 fbbb 	bl	8005cb4 <_Bfree>
 800553e:	2300      	movs	r3, #0
 8005540:	7033      	strb	r3, [r6, #0]
 8005542:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8005544:	3701      	adds	r7, #1
 8005546:	601f      	str	r7, [r3, #0]
 8005548:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800554a:	2b00      	cmp	r3, #0
 800554c:	f000 824b 	beq.w	80059e6 <_dtoa_r+0xb56>
 8005550:	601e      	str	r6, [r3, #0]
 8005552:	e248      	b.n	80059e6 <_dtoa_r+0xb56>
 8005554:	46b8      	mov	r8, r7
 8005556:	4633      	mov	r3, r6
 8005558:	461e      	mov	r6, r3
 800555a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800555e:	2a39      	cmp	r2, #57	@ 0x39
 8005560:	d106      	bne.n	8005570 <_dtoa_r+0x6e0>
 8005562:	459a      	cmp	sl, r3
 8005564:	d1f8      	bne.n	8005558 <_dtoa_r+0x6c8>
 8005566:	2230      	movs	r2, #48	@ 0x30
 8005568:	f108 0801 	add.w	r8, r8, #1
 800556c:	f88a 2000 	strb.w	r2, [sl]
 8005570:	781a      	ldrb	r2, [r3, #0]
 8005572:	3201      	adds	r2, #1
 8005574:	701a      	strb	r2, [r3, #0]
 8005576:	e7a0      	b.n	80054ba <_dtoa_r+0x62a>
 8005578:	2200      	movs	r2, #0
 800557a:	4b6f      	ldr	r3, [pc, #444]	@ (8005738 <_dtoa_r+0x8a8>)
 800557c:	f7fa ffac 	bl	80004d8 <__aeabi_dmul>
 8005580:	2200      	movs	r2, #0
 8005582:	2300      	movs	r3, #0
 8005584:	4604      	mov	r4, r0
 8005586:	460d      	mov	r5, r1
 8005588:	f7fb fa0e 	bl	80009a8 <__aeabi_dcmpeq>
 800558c:	2800      	cmp	r0, #0
 800558e:	d09f      	beq.n	80054d0 <_dtoa_r+0x640>
 8005590:	e7d1      	b.n	8005536 <_dtoa_r+0x6a6>
 8005592:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005594:	2a00      	cmp	r2, #0
 8005596:	f000 80ea 	beq.w	800576e <_dtoa_r+0x8de>
 800559a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800559c:	2a01      	cmp	r2, #1
 800559e:	f300 80cd 	bgt.w	800573c <_dtoa_r+0x8ac>
 80055a2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80055a4:	2a00      	cmp	r2, #0
 80055a6:	f000 80c1 	beq.w	800572c <_dtoa_r+0x89c>
 80055aa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80055ae:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80055b0:	9e04      	ldr	r6, [sp, #16]
 80055b2:	9a04      	ldr	r2, [sp, #16]
 80055b4:	2101      	movs	r1, #1
 80055b6:	441a      	add	r2, r3
 80055b8:	9204      	str	r2, [sp, #16]
 80055ba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80055bc:	4648      	mov	r0, r9
 80055be:	441a      	add	r2, r3
 80055c0:	9209      	str	r2, [sp, #36]	@ 0x24
 80055c2:	f000 fc2b 	bl	8005e1c <__i2b>
 80055c6:	4605      	mov	r5, r0
 80055c8:	b166      	cbz	r6, 80055e4 <_dtoa_r+0x754>
 80055ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	dd09      	ble.n	80055e4 <_dtoa_r+0x754>
 80055d0:	42b3      	cmp	r3, r6
 80055d2:	bfa8      	it	ge
 80055d4:	4633      	movge	r3, r6
 80055d6:	9a04      	ldr	r2, [sp, #16]
 80055d8:	1af6      	subs	r6, r6, r3
 80055da:	1ad2      	subs	r2, r2, r3
 80055dc:	9204      	str	r2, [sp, #16]
 80055de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80055e0:	1ad3      	subs	r3, r2, r3
 80055e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80055e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80055e6:	b30b      	cbz	r3, 800562c <_dtoa_r+0x79c>
 80055e8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	f000 80c6 	beq.w	800577c <_dtoa_r+0x8ec>
 80055f0:	2c00      	cmp	r4, #0
 80055f2:	f000 80c0 	beq.w	8005776 <_dtoa_r+0x8e6>
 80055f6:	4629      	mov	r1, r5
 80055f8:	4622      	mov	r2, r4
 80055fa:	4648      	mov	r0, r9
 80055fc:	f000 fcc6 	bl	8005f8c <__pow5mult>
 8005600:	9a03      	ldr	r2, [sp, #12]
 8005602:	4601      	mov	r1, r0
 8005604:	4605      	mov	r5, r0
 8005606:	4648      	mov	r0, r9
 8005608:	f000 fc1e 	bl	8005e48 <__multiply>
 800560c:	9903      	ldr	r1, [sp, #12]
 800560e:	4680      	mov	r8, r0
 8005610:	4648      	mov	r0, r9
 8005612:	f000 fb4f 	bl	8005cb4 <_Bfree>
 8005616:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005618:	1b1b      	subs	r3, r3, r4
 800561a:	930a      	str	r3, [sp, #40]	@ 0x28
 800561c:	f000 80b1 	beq.w	8005782 <_dtoa_r+0x8f2>
 8005620:	4641      	mov	r1, r8
 8005622:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005624:	4648      	mov	r0, r9
 8005626:	f000 fcb1 	bl	8005f8c <__pow5mult>
 800562a:	9003      	str	r0, [sp, #12]
 800562c:	2101      	movs	r1, #1
 800562e:	4648      	mov	r0, r9
 8005630:	f000 fbf4 	bl	8005e1c <__i2b>
 8005634:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005636:	4604      	mov	r4, r0
 8005638:	2b00      	cmp	r3, #0
 800563a:	f000 81d8 	beq.w	80059ee <_dtoa_r+0xb5e>
 800563e:	461a      	mov	r2, r3
 8005640:	4601      	mov	r1, r0
 8005642:	4648      	mov	r0, r9
 8005644:	f000 fca2 	bl	8005f8c <__pow5mult>
 8005648:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800564a:	4604      	mov	r4, r0
 800564c:	2b01      	cmp	r3, #1
 800564e:	f300 809f 	bgt.w	8005790 <_dtoa_r+0x900>
 8005652:	9b06      	ldr	r3, [sp, #24]
 8005654:	2b00      	cmp	r3, #0
 8005656:	f040 8097 	bne.w	8005788 <_dtoa_r+0x8f8>
 800565a:	9b07      	ldr	r3, [sp, #28]
 800565c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005660:	2b00      	cmp	r3, #0
 8005662:	f040 8093 	bne.w	800578c <_dtoa_r+0x8fc>
 8005666:	9b07      	ldr	r3, [sp, #28]
 8005668:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800566c:	0d1b      	lsrs	r3, r3, #20
 800566e:	051b      	lsls	r3, r3, #20
 8005670:	b133      	cbz	r3, 8005680 <_dtoa_r+0x7f0>
 8005672:	9b04      	ldr	r3, [sp, #16]
 8005674:	3301      	adds	r3, #1
 8005676:	9304      	str	r3, [sp, #16]
 8005678:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800567a:	3301      	adds	r3, #1
 800567c:	9309      	str	r3, [sp, #36]	@ 0x24
 800567e:	2301      	movs	r3, #1
 8005680:	930a      	str	r3, [sp, #40]	@ 0x28
 8005682:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005684:	2b00      	cmp	r3, #0
 8005686:	f000 81b8 	beq.w	80059fa <_dtoa_r+0xb6a>
 800568a:	6923      	ldr	r3, [r4, #16]
 800568c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005690:	6918      	ldr	r0, [r3, #16]
 8005692:	f000 fb77 	bl	8005d84 <__hi0bits>
 8005696:	f1c0 0020 	rsb	r0, r0, #32
 800569a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800569c:	4418      	add	r0, r3
 800569e:	f010 001f 	ands.w	r0, r0, #31
 80056a2:	f000 8082 	beq.w	80057aa <_dtoa_r+0x91a>
 80056a6:	f1c0 0320 	rsb	r3, r0, #32
 80056aa:	2b04      	cmp	r3, #4
 80056ac:	dd73      	ble.n	8005796 <_dtoa_r+0x906>
 80056ae:	9b04      	ldr	r3, [sp, #16]
 80056b0:	f1c0 001c 	rsb	r0, r0, #28
 80056b4:	4403      	add	r3, r0
 80056b6:	9304      	str	r3, [sp, #16]
 80056b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80056ba:	4406      	add	r6, r0
 80056bc:	4403      	add	r3, r0
 80056be:	9309      	str	r3, [sp, #36]	@ 0x24
 80056c0:	9b04      	ldr	r3, [sp, #16]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	dd05      	ble.n	80056d2 <_dtoa_r+0x842>
 80056c6:	461a      	mov	r2, r3
 80056c8:	4648      	mov	r0, r9
 80056ca:	9903      	ldr	r1, [sp, #12]
 80056cc:	f000 fcb8 	bl	8006040 <__lshift>
 80056d0:	9003      	str	r0, [sp, #12]
 80056d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	dd05      	ble.n	80056e4 <_dtoa_r+0x854>
 80056d8:	4621      	mov	r1, r4
 80056da:	461a      	mov	r2, r3
 80056dc:	4648      	mov	r0, r9
 80056de:	f000 fcaf 	bl	8006040 <__lshift>
 80056e2:	4604      	mov	r4, r0
 80056e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d061      	beq.n	80057ae <_dtoa_r+0x91e>
 80056ea:	4621      	mov	r1, r4
 80056ec:	9803      	ldr	r0, [sp, #12]
 80056ee:	f000 fd13 	bl	8006118 <__mcmp>
 80056f2:	2800      	cmp	r0, #0
 80056f4:	da5b      	bge.n	80057ae <_dtoa_r+0x91e>
 80056f6:	2300      	movs	r3, #0
 80056f8:	220a      	movs	r2, #10
 80056fa:	4648      	mov	r0, r9
 80056fc:	9903      	ldr	r1, [sp, #12]
 80056fe:	f000 fafb 	bl	8005cf8 <__multadd>
 8005702:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005704:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8005708:	9003      	str	r0, [sp, #12]
 800570a:	2b00      	cmp	r3, #0
 800570c:	f000 8177 	beq.w	80059fe <_dtoa_r+0xb6e>
 8005710:	4629      	mov	r1, r5
 8005712:	2300      	movs	r3, #0
 8005714:	220a      	movs	r2, #10
 8005716:	4648      	mov	r0, r9
 8005718:	f000 faee 	bl	8005cf8 <__multadd>
 800571c:	f1bb 0f00 	cmp.w	fp, #0
 8005720:	4605      	mov	r5, r0
 8005722:	dc6f      	bgt.n	8005804 <_dtoa_r+0x974>
 8005724:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005726:	2b02      	cmp	r3, #2
 8005728:	dc49      	bgt.n	80057be <_dtoa_r+0x92e>
 800572a:	e06b      	b.n	8005804 <_dtoa_r+0x974>
 800572c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800572e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005732:	e73c      	b.n	80055ae <_dtoa_r+0x71e>
 8005734:	3fe00000 	.word	0x3fe00000
 8005738:	40240000 	.word	0x40240000
 800573c:	9b08      	ldr	r3, [sp, #32]
 800573e:	1e5c      	subs	r4, r3, #1
 8005740:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005742:	42a3      	cmp	r3, r4
 8005744:	db09      	blt.n	800575a <_dtoa_r+0x8ca>
 8005746:	1b1c      	subs	r4, r3, r4
 8005748:	9b08      	ldr	r3, [sp, #32]
 800574a:	2b00      	cmp	r3, #0
 800574c:	f6bf af30 	bge.w	80055b0 <_dtoa_r+0x720>
 8005750:	9b04      	ldr	r3, [sp, #16]
 8005752:	9a08      	ldr	r2, [sp, #32]
 8005754:	1a9e      	subs	r6, r3, r2
 8005756:	2300      	movs	r3, #0
 8005758:	e72b      	b.n	80055b2 <_dtoa_r+0x722>
 800575a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800575c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800575e:	1ae3      	subs	r3, r4, r3
 8005760:	441a      	add	r2, r3
 8005762:	940a      	str	r4, [sp, #40]	@ 0x28
 8005764:	9e04      	ldr	r6, [sp, #16]
 8005766:	2400      	movs	r4, #0
 8005768:	9b08      	ldr	r3, [sp, #32]
 800576a:	920e      	str	r2, [sp, #56]	@ 0x38
 800576c:	e721      	b.n	80055b2 <_dtoa_r+0x722>
 800576e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005770:	9e04      	ldr	r6, [sp, #16]
 8005772:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005774:	e728      	b.n	80055c8 <_dtoa_r+0x738>
 8005776:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800577a:	e751      	b.n	8005620 <_dtoa_r+0x790>
 800577c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800577e:	9903      	ldr	r1, [sp, #12]
 8005780:	e750      	b.n	8005624 <_dtoa_r+0x794>
 8005782:	f8cd 800c 	str.w	r8, [sp, #12]
 8005786:	e751      	b.n	800562c <_dtoa_r+0x79c>
 8005788:	2300      	movs	r3, #0
 800578a:	e779      	b.n	8005680 <_dtoa_r+0x7f0>
 800578c:	9b06      	ldr	r3, [sp, #24]
 800578e:	e777      	b.n	8005680 <_dtoa_r+0x7f0>
 8005790:	2300      	movs	r3, #0
 8005792:	930a      	str	r3, [sp, #40]	@ 0x28
 8005794:	e779      	b.n	800568a <_dtoa_r+0x7fa>
 8005796:	d093      	beq.n	80056c0 <_dtoa_r+0x830>
 8005798:	9a04      	ldr	r2, [sp, #16]
 800579a:	331c      	adds	r3, #28
 800579c:	441a      	add	r2, r3
 800579e:	9204      	str	r2, [sp, #16]
 80057a0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80057a2:	441e      	add	r6, r3
 80057a4:	441a      	add	r2, r3
 80057a6:	9209      	str	r2, [sp, #36]	@ 0x24
 80057a8:	e78a      	b.n	80056c0 <_dtoa_r+0x830>
 80057aa:	4603      	mov	r3, r0
 80057ac:	e7f4      	b.n	8005798 <_dtoa_r+0x908>
 80057ae:	9b08      	ldr	r3, [sp, #32]
 80057b0:	46b8      	mov	r8, r7
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	dc20      	bgt.n	80057f8 <_dtoa_r+0x968>
 80057b6:	469b      	mov	fp, r3
 80057b8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80057ba:	2b02      	cmp	r3, #2
 80057bc:	dd1e      	ble.n	80057fc <_dtoa_r+0x96c>
 80057be:	f1bb 0f00 	cmp.w	fp, #0
 80057c2:	f47f adb1 	bne.w	8005328 <_dtoa_r+0x498>
 80057c6:	4621      	mov	r1, r4
 80057c8:	465b      	mov	r3, fp
 80057ca:	2205      	movs	r2, #5
 80057cc:	4648      	mov	r0, r9
 80057ce:	f000 fa93 	bl	8005cf8 <__multadd>
 80057d2:	4601      	mov	r1, r0
 80057d4:	4604      	mov	r4, r0
 80057d6:	9803      	ldr	r0, [sp, #12]
 80057d8:	f000 fc9e 	bl	8006118 <__mcmp>
 80057dc:	2800      	cmp	r0, #0
 80057de:	f77f ada3 	ble.w	8005328 <_dtoa_r+0x498>
 80057e2:	4656      	mov	r6, sl
 80057e4:	2331      	movs	r3, #49	@ 0x31
 80057e6:	f108 0801 	add.w	r8, r8, #1
 80057ea:	f806 3b01 	strb.w	r3, [r6], #1
 80057ee:	e59f      	b.n	8005330 <_dtoa_r+0x4a0>
 80057f0:	46b8      	mov	r8, r7
 80057f2:	9c08      	ldr	r4, [sp, #32]
 80057f4:	4625      	mov	r5, r4
 80057f6:	e7f4      	b.n	80057e2 <_dtoa_r+0x952>
 80057f8:	f8dd b020 	ldr.w	fp, [sp, #32]
 80057fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80057fe:	2b00      	cmp	r3, #0
 8005800:	f000 8101 	beq.w	8005a06 <_dtoa_r+0xb76>
 8005804:	2e00      	cmp	r6, #0
 8005806:	dd05      	ble.n	8005814 <_dtoa_r+0x984>
 8005808:	4629      	mov	r1, r5
 800580a:	4632      	mov	r2, r6
 800580c:	4648      	mov	r0, r9
 800580e:	f000 fc17 	bl	8006040 <__lshift>
 8005812:	4605      	mov	r5, r0
 8005814:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005816:	2b00      	cmp	r3, #0
 8005818:	d05c      	beq.n	80058d4 <_dtoa_r+0xa44>
 800581a:	4648      	mov	r0, r9
 800581c:	6869      	ldr	r1, [r5, #4]
 800581e:	f000 fa09 	bl	8005c34 <_Balloc>
 8005822:	4606      	mov	r6, r0
 8005824:	b928      	cbnz	r0, 8005832 <_dtoa_r+0x9a2>
 8005826:	4602      	mov	r2, r0
 8005828:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800582c:	4b80      	ldr	r3, [pc, #512]	@ (8005a30 <_dtoa_r+0xba0>)
 800582e:	f7ff bb43 	b.w	8004eb8 <_dtoa_r+0x28>
 8005832:	692a      	ldr	r2, [r5, #16]
 8005834:	f105 010c 	add.w	r1, r5, #12
 8005838:	3202      	adds	r2, #2
 800583a:	0092      	lsls	r2, r2, #2
 800583c:	300c      	adds	r0, #12
 800583e:	f000 fe2b 	bl	8006498 <memcpy>
 8005842:	2201      	movs	r2, #1
 8005844:	4631      	mov	r1, r6
 8005846:	4648      	mov	r0, r9
 8005848:	f000 fbfa 	bl	8006040 <__lshift>
 800584c:	462f      	mov	r7, r5
 800584e:	4605      	mov	r5, r0
 8005850:	f10a 0301 	add.w	r3, sl, #1
 8005854:	9304      	str	r3, [sp, #16]
 8005856:	eb0a 030b 	add.w	r3, sl, fp
 800585a:	930a      	str	r3, [sp, #40]	@ 0x28
 800585c:	9b06      	ldr	r3, [sp, #24]
 800585e:	f003 0301 	and.w	r3, r3, #1
 8005862:	9309      	str	r3, [sp, #36]	@ 0x24
 8005864:	9b04      	ldr	r3, [sp, #16]
 8005866:	4621      	mov	r1, r4
 8005868:	9803      	ldr	r0, [sp, #12]
 800586a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800586e:	f7ff fa86 	bl	8004d7e <quorem>
 8005872:	4603      	mov	r3, r0
 8005874:	4639      	mov	r1, r7
 8005876:	3330      	adds	r3, #48	@ 0x30
 8005878:	9006      	str	r0, [sp, #24]
 800587a:	9803      	ldr	r0, [sp, #12]
 800587c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800587e:	f000 fc4b 	bl	8006118 <__mcmp>
 8005882:	462a      	mov	r2, r5
 8005884:	9008      	str	r0, [sp, #32]
 8005886:	4621      	mov	r1, r4
 8005888:	4648      	mov	r0, r9
 800588a:	f000 fc61 	bl	8006150 <__mdiff>
 800588e:	68c2      	ldr	r2, [r0, #12]
 8005890:	4606      	mov	r6, r0
 8005892:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005894:	bb02      	cbnz	r2, 80058d8 <_dtoa_r+0xa48>
 8005896:	4601      	mov	r1, r0
 8005898:	9803      	ldr	r0, [sp, #12]
 800589a:	f000 fc3d 	bl	8006118 <__mcmp>
 800589e:	4602      	mov	r2, r0
 80058a0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80058a2:	4631      	mov	r1, r6
 80058a4:	4648      	mov	r0, r9
 80058a6:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 80058aa:	f000 fa03 	bl	8005cb4 <_Bfree>
 80058ae:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80058b0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80058b2:	9e04      	ldr	r6, [sp, #16]
 80058b4:	ea42 0103 	orr.w	r1, r2, r3
 80058b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058ba:	4319      	orrs	r1, r3
 80058bc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80058be:	d10d      	bne.n	80058dc <_dtoa_r+0xa4c>
 80058c0:	2b39      	cmp	r3, #57	@ 0x39
 80058c2:	d027      	beq.n	8005914 <_dtoa_r+0xa84>
 80058c4:	9a08      	ldr	r2, [sp, #32]
 80058c6:	2a00      	cmp	r2, #0
 80058c8:	dd01      	ble.n	80058ce <_dtoa_r+0xa3e>
 80058ca:	9b06      	ldr	r3, [sp, #24]
 80058cc:	3331      	adds	r3, #49	@ 0x31
 80058ce:	f88b 3000 	strb.w	r3, [fp]
 80058d2:	e52e      	b.n	8005332 <_dtoa_r+0x4a2>
 80058d4:	4628      	mov	r0, r5
 80058d6:	e7b9      	b.n	800584c <_dtoa_r+0x9bc>
 80058d8:	2201      	movs	r2, #1
 80058da:	e7e2      	b.n	80058a2 <_dtoa_r+0xa12>
 80058dc:	9908      	ldr	r1, [sp, #32]
 80058de:	2900      	cmp	r1, #0
 80058e0:	db04      	blt.n	80058ec <_dtoa_r+0xa5c>
 80058e2:	9820      	ldr	r0, [sp, #128]	@ 0x80
 80058e4:	4301      	orrs	r1, r0
 80058e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80058e8:	4301      	orrs	r1, r0
 80058ea:	d120      	bne.n	800592e <_dtoa_r+0xa9e>
 80058ec:	2a00      	cmp	r2, #0
 80058ee:	ddee      	ble.n	80058ce <_dtoa_r+0xa3e>
 80058f0:	2201      	movs	r2, #1
 80058f2:	9903      	ldr	r1, [sp, #12]
 80058f4:	4648      	mov	r0, r9
 80058f6:	9304      	str	r3, [sp, #16]
 80058f8:	f000 fba2 	bl	8006040 <__lshift>
 80058fc:	4621      	mov	r1, r4
 80058fe:	9003      	str	r0, [sp, #12]
 8005900:	f000 fc0a 	bl	8006118 <__mcmp>
 8005904:	2800      	cmp	r0, #0
 8005906:	9b04      	ldr	r3, [sp, #16]
 8005908:	dc02      	bgt.n	8005910 <_dtoa_r+0xa80>
 800590a:	d1e0      	bne.n	80058ce <_dtoa_r+0xa3e>
 800590c:	07da      	lsls	r2, r3, #31
 800590e:	d5de      	bpl.n	80058ce <_dtoa_r+0xa3e>
 8005910:	2b39      	cmp	r3, #57	@ 0x39
 8005912:	d1da      	bne.n	80058ca <_dtoa_r+0xa3a>
 8005914:	2339      	movs	r3, #57	@ 0x39
 8005916:	f88b 3000 	strb.w	r3, [fp]
 800591a:	4633      	mov	r3, r6
 800591c:	461e      	mov	r6, r3
 800591e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005922:	3b01      	subs	r3, #1
 8005924:	2a39      	cmp	r2, #57	@ 0x39
 8005926:	d04e      	beq.n	80059c6 <_dtoa_r+0xb36>
 8005928:	3201      	adds	r2, #1
 800592a:	701a      	strb	r2, [r3, #0]
 800592c:	e501      	b.n	8005332 <_dtoa_r+0x4a2>
 800592e:	2a00      	cmp	r2, #0
 8005930:	dd03      	ble.n	800593a <_dtoa_r+0xaaa>
 8005932:	2b39      	cmp	r3, #57	@ 0x39
 8005934:	d0ee      	beq.n	8005914 <_dtoa_r+0xa84>
 8005936:	3301      	adds	r3, #1
 8005938:	e7c9      	b.n	80058ce <_dtoa_r+0xa3e>
 800593a:	9a04      	ldr	r2, [sp, #16]
 800593c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800593e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005942:	428a      	cmp	r2, r1
 8005944:	d028      	beq.n	8005998 <_dtoa_r+0xb08>
 8005946:	2300      	movs	r3, #0
 8005948:	220a      	movs	r2, #10
 800594a:	9903      	ldr	r1, [sp, #12]
 800594c:	4648      	mov	r0, r9
 800594e:	f000 f9d3 	bl	8005cf8 <__multadd>
 8005952:	42af      	cmp	r7, r5
 8005954:	9003      	str	r0, [sp, #12]
 8005956:	f04f 0300 	mov.w	r3, #0
 800595a:	f04f 020a 	mov.w	r2, #10
 800595e:	4639      	mov	r1, r7
 8005960:	4648      	mov	r0, r9
 8005962:	d107      	bne.n	8005974 <_dtoa_r+0xae4>
 8005964:	f000 f9c8 	bl	8005cf8 <__multadd>
 8005968:	4607      	mov	r7, r0
 800596a:	4605      	mov	r5, r0
 800596c:	9b04      	ldr	r3, [sp, #16]
 800596e:	3301      	adds	r3, #1
 8005970:	9304      	str	r3, [sp, #16]
 8005972:	e777      	b.n	8005864 <_dtoa_r+0x9d4>
 8005974:	f000 f9c0 	bl	8005cf8 <__multadd>
 8005978:	4629      	mov	r1, r5
 800597a:	4607      	mov	r7, r0
 800597c:	2300      	movs	r3, #0
 800597e:	220a      	movs	r2, #10
 8005980:	4648      	mov	r0, r9
 8005982:	f000 f9b9 	bl	8005cf8 <__multadd>
 8005986:	4605      	mov	r5, r0
 8005988:	e7f0      	b.n	800596c <_dtoa_r+0xadc>
 800598a:	f1bb 0f00 	cmp.w	fp, #0
 800598e:	bfcc      	ite	gt
 8005990:	465e      	movgt	r6, fp
 8005992:	2601      	movle	r6, #1
 8005994:	2700      	movs	r7, #0
 8005996:	4456      	add	r6, sl
 8005998:	2201      	movs	r2, #1
 800599a:	9903      	ldr	r1, [sp, #12]
 800599c:	4648      	mov	r0, r9
 800599e:	9304      	str	r3, [sp, #16]
 80059a0:	f000 fb4e 	bl	8006040 <__lshift>
 80059a4:	4621      	mov	r1, r4
 80059a6:	9003      	str	r0, [sp, #12]
 80059a8:	f000 fbb6 	bl	8006118 <__mcmp>
 80059ac:	2800      	cmp	r0, #0
 80059ae:	dcb4      	bgt.n	800591a <_dtoa_r+0xa8a>
 80059b0:	d102      	bne.n	80059b8 <_dtoa_r+0xb28>
 80059b2:	9b04      	ldr	r3, [sp, #16]
 80059b4:	07db      	lsls	r3, r3, #31
 80059b6:	d4b0      	bmi.n	800591a <_dtoa_r+0xa8a>
 80059b8:	4633      	mov	r3, r6
 80059ba:	461e      	mov	r6, r3
 80059bc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80059c0:	2a30      	cmp	r2, #48	@ 0x30
 80059c2:	d0fa      	beq.n	80059ba <_dtoa_r+0xb2a>
 80059c4:	e4b5      	b.n	8005332 <_dtoa_r+0x4a2>
 80059c6:	459a      	cmp	sl, r3
 80059c8:	d1a8      	bne.n	800591c <_dtoa_r+0xa8c>
 80059ca:	2331      	movs	r3, #49	@ 0x31
 80059cc:	f108 0801 	add.w	r8, r8, #1
 80059d0:	f88a 3000 	strb.w	r3, [sl]
 80059d4:	e4ad      	b.n	8005332 <_dtoa_r+0x4a2>
 80059d6:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80059d8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8005a34 <_dtoa_r+0xba4>
 80059dc:	b11b      	cbz	r3, 80059e6 <_dtoa_r+0xb56>
 80059de:	f10a 0308 	add.w	r3, sl, #8
 80059e2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80059e4:	6013      	str	r3, [r2, #0]
 80059e6:	4650      	mov	r0, sl
 80059e8:	b017      	add	sp, #92	@ 0x5c
 80059ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059ee:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80059f0:	2b01      	cmp	r3, #1
 80059f2:	f77f ae2e 	ble.w	8005652 <_dtoa_r+0x7c2>
 80059f6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80059f8:	930a      	str	r3, [sp, #40]	@ 0x28
 80059fa:	2001      	movs	r0, #1
 80059fc:	e64d      	b.n	800569a <_dtoa_r+0x80a>
 80059fe:	f1bb 0f00 	cmp.w	fp, #0
 8005a02:	f77f aed9 	ble.w	80057b8 <_dtoa_r+0x928>
 8005a06:	4656      	mov	r6, sl
 8005a08:	4621      	mov	r1, r4
 8005a0a:	9803      	ldr	r0, [sp, #12]
 8005a0c:	f7ff f9b7 	bl	8004d7e <quorem>
 8005a10:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8005a14:	f806 3b01 	strb.w	r3, [r6], #1
 8005a18:	eba6 020a 	sub.w	r2, r6, sl
 8005a1c:	4593      	cmp	fp, r2
 8005a1e:	ddb4      	ble.n	800598a <_dtoa_r+0xafa>
 8005a20:	2300      	movs	r3, #0
 8005a22:	220a      	movs	r2, #10
 8005a24:	4648      	mov	r0, r9
 8005a26:	9903      	ldr	r1, [sp, #12]
 8005a28:	f000 f966 	bl	8005cf8 <__multadd>
 8005a2c:	9003      	str	r0, [sp, #12]
 8005a2e:	e7eb      	b.n	8005a08 <_dtoa_r+0xb78>
 8005a30:	08006bb2 	.word	0x08006bb2
 8005a34:	08006b36 	.word	0x08006b36

08005a38 <_free_r>:
 8005a38:	b538      	push	{r3, r4, r5, lr}
 8005a3a:	4605      	mov	r5, r0
 8005a3c:	2900      	cmp	r1, #0
 8005a3e:	d040      	beq.n	8005ac2 <_free_r+0x8a>
 8005a40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005a44:	1f0c      	subs	r4, r1, #4
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	bfb8      	it	lt
 8005a4a:	18e4      	addlt	r4, r4, r3
 8005a4c:	f000 f8e6 	bl	8005c1c <__malloc_lock>
 8005a50:	4a1c      	ldr	r2, [pc, #112]	@ (8005ac4 <_free_r+0x8c>)
 8005a52:	6813      	ldr	r3, [r2, #0]
 8005a54:	b933      	cbnz	r3, 8005a64 <_free_r+0x2c>
 8005a56:	6063      	str	r3, [r4, #4]
 8005a58:	6014      	str	r4, [r2, #0]
 8005a5a:	4628      	mov	r0, r5
 8005a5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005a60:	f000 b8e2 	b.w	8005c28 <__malloc_unlock>
 8005a64:	42a3      	cmp	r3, r4
 8005a66:	d908      	bls.n	8005a7a <_free_r+0x42>
 8005a68:	6820      	ldr	r0, [r4, #0]
 8005a6a:	1821      	adds	r1, r4, r0
 8005a6c:	428b      	cmp	r3, r1
 8005a6e:	bf01      	itttt	eq
 8005a70:	6819      	ldreq	r1, [r3, #0]
 8005a72:	685b      	ldreq	r3, [r3, #4]
 8005a74:	1809      	addeq	r1, r1, r0
 8005a76:	6021      	streq	r1, [r4, #0]
 8005a78:	e7ed      	b.n	8005a56 <_free_r+0x1e>
 8005a7a:	461a      	mov	r2, r3
 8005a7c:	685b      	ldr	r3, [r3, #4]
 8005a7e:	b10b      	cbz	r3, 8005a84 <_free_r+0x4c>
 8005a80:	42a3      	cmp	r3, r4
 8005a82:	d9fa      	bls.n	8005a7a <_free_r+0x42>
 8005a84:	6811      	ldr	r1, [r2, #0]
 8005a86:	1850      	adds	r0, r2, r1
 8005a88:	42a0      	cmp	r0, r4
 8005a8a:	d10b      	bne.n	8005aa4 <_free_r+0x6c>
 8005a8c:	6820      	ldr	r0, [r4, #0]
 8005a8e:	4401      	add	r1, r0
 8005a90:	1850      	adds	r0, r2, r1
 8005a92:	4283      	cmp	r3, r0
 8005a94:	6011      	str	r1, [r2, #0]
 8005a96:	d1e0      	bne.n	8005a5a <_free_r+0x22>
 8005a98:	6818      	ldr	r0, [r3, #0]
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	4408      	add	r0, r1
 8005a9e:	6010      	str	r0, [r2, #0]
 8005aa0:	6053      	str	r3, [r2, #4]
 8005aa2:	e7da      	b.n	8005a5a <_free_r+0x22>
 8005aa4:	d902      	bls.n	8005aac <_free_r+0x74>
 8005aa6:	230c      	movs	r3, #12
 8005aa8:	602b      	str	r3, [r5, #0]
 8005aaa:	e7d6      	b.n	8005a5a <_free_r+0x22>
 8005aac:	6820      	ldr	r0, [r4, #0]
 8005aae:	1821      	adds	r1, r4, r0
 8005ab0:	428b      	cmp	r3, r1
 8005ab2:	bf01      	itttt	eq
 8005ab4:	6819      	ldreq	r1, [r3, #0]
 8005ab6:	685b      	ldreq	r3, [r3, #4]
 8005ab8:	1809      	addeq	r1, r1, r0
 8005aba:	6021      	streq	r1, [r4, #0]
 8005abc:	6063      	str	r3, [r4, #4]
 8005abe:	6054      	str	r4, [r2, #4]
 8005ac0:	e7cb      	b.n	8005a5a <_free_r+0x22>
 8005ac2:	bd38      	pop	{r3, r4, r5, pc}
 8005ac4:	20000510 	.word	0x20000510

08005ac8 <malloc>:
 8005ac8:	4b02      	ldr	r3, [pc, #8]	@ (8005ad4 <malloc+0xc>)
 8005aca:	4601      	mov	r1, r0
 8005acc:	6818      	ldr	r0, [r3, #0]
 8005ace:	f000 b825 	b.w	8005b1c <_malloc_r>
 8005ad2:	bf00      	nop
 8005ad4:	20000018 	.word	0x20000018

08005ad8 <sbrk_aligned>:
 8005ad8:	b570      	push	{r4, r5, r6, lr}
 8005ada:	4e0f      	ldr	r6, [pc, #60]	@ (8005b18 <sbrk_aligned+0x40>)
 8005adc:	460c      	mov	r4, r1
 8005ade:	6831      	ldr	r1, [r6, #0]
 8005ae0:	4605      	mov	r5, r0
 8005ae2:	b911      	cbnz	r1, 8005aea <sbrk_aligned+0x12>
 8005ae4:	f000 fcc8 	bl	8006478 <_sbrk_r>
 8005ae8:	6030      	str	r0, [r6, #0]
 8005aea:	4621      	mov	r1, r4
 8005aec:	4628      	mov	r0, r5
 8005aee:	f000 fcc3 	bl	8006478 <_sbrk_r>
 8005af2:	1c43      	adds	r3, r0, #1
 8005af4:	d103      	bne.n	8005afe <sbrk_aligned+0x26>
 8005af6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005afa:	4620      	mov	r0, r4
 8005afc:	bd70      	pop	{r4, r5, r6, pc}
 8005afe:	1cc4      	adds	r4, r0, #3
 8005b00:	f024 0403 	bic.w	r4, r4, #3
 8005b04:	42a0      	cmp	r0, r4
 8005b06:	d0f8      	beq.n	8005afa <sbrk_aligned+0x22>
 8005b08:	1a21      	subs	r1, r4, r0
 8005b0a:	4628      	mov	r0, r5
 8005b0c:	f000 fcb4 	bl	8006478 <_sbrk_r>
 8005b10:	3001      	adds	r0, #1
 8005b12:	d1f2      	bne.n	8005afa <sbrk_aligned+0x22>
 8005b14:	e7ef      	b.n	8005af6 <sbrk_aligned+0x1e>
 8005b16:	bf00      	nop
 8005b18:	2000050c 	.word	0x2000050c

08005b1c <_malloc_r>:
 8005b1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b20:	1ccd      	adds	r5, r1, #3
 8005b22:	f025 0503 	bic.w	r5, r5, #3
 8005b26:	3508      	adds	r5, #8
 8005b28:	2d0c      	cmp	r5, #12
 8005b2a:	bf38      	it	cc
 8005b2c:	250c      	movcc	r5, #12
 8005b2e:	2d00      	cmp	r5, #0
 8005b30:	4606      	mov	r6, r0
 8005b32:	db01      	blt.n	8005b38 <_malloc_r+0x1c>
 8005b34:	42a9      	cmp	r1, r5
 8005b36:	d904      	bls.n	8005b42 <_malloc_r+0x26>
 8005b38:	230c      	movs	r3, #12
 8005b3a:	6033      	str	r3, [r6, #0]
 8005b3c:	2000      	movs	r0, #0
 8005b3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b42:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005c18 <_malloc_r+0xfc>
 8005b46:	f000 f869 	bl	8005c1c <__malloc_lock>
 8005b4a:	f8d8 3000 	ldr.w	r3, [r8]
 8005b4e:	461c      	mov	r4, r3
 8005b50:	bb44      	cbnz	r4, 8005ba4 <_malloc_r+0x88>
 8005b52:	4629      	mov	r1, r5
 8005b54:	4630      	mov	r0, r6
 8005b56:	f7ff ffbf 	bl	8005ad8 <sbrk_aligned>
 8005b5a:	1c43      	adds	r3, r0, #1
 8005b5c:	4604      	mov	r4, r0
 8005b5e:	d158      	bne.n	8005c12 <_malloc_r+0xf6>
 8005b60:	f8d8 4000 	ldr.w	r4, [r8]
 8005b64:	4627      	mov	r7, r4
 8005b66:	2f00      	cmp	r7, #0
 8005b68:	d143      	bne.n	8005bf2 <_malloc_r+0xd6>
 8005b6a:	2c00      	cmp	r4, #0
 8005b6c:	d04b      	beq.n	8005c06 <_malloc_r+0xea>
 8005b6e:	6823      	ldr	r3, [r4, #0]
 8005b70:	4639      	mov	r1, r7
 8005b72:	4630      	mov	r0, r6
 8005b74:	eb04 0903 	add.w	r9, r4, r3
 8005b78:	f000 fc7e 	bl	8006478 <_sbrk_r>
 8005b7c:	4581      	cmp	r9, r0
 8005b7e:	d142      	bne.n	8005c06 <_malloc_r+0xea>
 8005b80:	6821      	ldr	r1, [r4, #0]
 8005b82:	4630      	mov	r0, r6
 8005b84:	1a6d      	subs	r5, r5, r1
 8005b86:	4629      	mov	r1, r5
 8005b88:	f7ff ffa6 	bl	8005ad8 <sbrk_aligned>
 8005b8c:	3001      	adds	r0, #1
 8005b8e:	d03a      	beq.n	8005c06 <_malloc_r+0xea>
 8005b90:	6823      	ldr	r3, [r4, #0]
 8005b92:	442b      	add	r3, r5
 8005b94:	6023      	str	r3, [r4, #0]
 8005b96:	f8d8 3000 	ldr.w	r3, [r8]
 8005b9a:	685a      	ldr	r2, [r3, #4]
 8005b9c:	bb62      	cbnz	r2, 8005bf8 <_malloc_r+0xdc>
 8005b9e:	f8c8 7000 	str.w	r7, [r8]
 8005ba2:	e00f      	b.n	8005bc4 <_malloc_r+0xa8>
 8005ba4:	6822      	ldr	r2, [r4, #0]
 8005ba6:	1b52      	subs	r2, r2, r5
 8005ba8:	d420      	bmi.n	8005bec <_malloc_r+0xd0>
 8005baa:	2a0b      	cmp	r2, #11
 8005bac:	d917      	bls.n	8005bde <_malloc_r+0xc2>
 8005bae:	1961      	adds	r1, r4, r5
 8005bb0:	42a3      	cmp	r3, r4
 8005bb2:	6025      	str	r5, [r4, #0]
 8005bb4:	bf18      	it	ne
 8005bb6:	6059      	strne	r1, [r3, #4]
 8005bb8:	6863      	ldr	r3, [r4, #4]
 8005bba:	bf08      	it	eq
 8005bbc:	f8c8 1000 	streq.w	r1, [r8]
 8005bc0:	5162      	str	r2, [r4, r5]
 8005bc2:	604b      	str	r3, [r1, #4]
 8005bc4:	4630      	mov	r0, r6
 8005bc6:	f000 f82f 	bl	8005c28 <__malloc_unlock>
 8005bca:	f104 000b 	add.w	r0, r4, #11
 8005bce:	1d23      	adds	r3, r4, #4
 8005bd0:	f020 0007 	bic.w	r0, r0, #7
 8005bd4:	1ac2      	subs	r2, r0, r3
 8005bd6:	bf1c      	itt	ne
 8005bd8:	1a1b      	subne	r3, r3, r0
 8005bda:	50a3      	strne	r3, [r4, r2]
 8005bdc:	e7af      	b.n	8005b3e <_malloc_r+0x22>
 8005bde:	6862      	ldr	r2, [r4, #4]
 8005be0:	42a3      	cmp	r3, r4
 8005be2:	bf0c      	ite	eq
 8005be4:	f8c8 2000 	streq.w	r2, [r8]
 8005be8:	605a      	strne	r2, [r3, #4]
 8005bea:	e7eb      	b.n	8005bc4 <_malloc_r+0xa8>
 8005bec:	4623      	mov	r3, r4
 8005bee:	6864      	ldr	r4, [r4, #4]
 8005bf0:	e7ae      	b.n	8005b50 <_malloc_r+0x34>
 8005bf2:	463c      	mov	r4, r7
 8005bf4:	687f      	ldr	r7, [r7, #4]
 8005bf6:	e7b6      	b.n	8005b66 <_malloc_r+0x4a>
 8005bf8:	461a      	mov	r2, r3
 8005bfa:	685b      	ldr	r3, [r3, #4]
 8005bfc:	42a3      	cmp	r3, r4
 8005bfe:	d1fb      	bne.n	8005bf8 <_malloc_r+0xdc>
 8005c00:	2300      	movs	r3, #0
 8005c02:	6053      	str	r3, [r2, #4]
 8005c04:	e7de      	b.n	8005bc4 <_malloc_r+0xa8>
 8005c06:	230c      	movs	r3, #12
 8005c08:	4630      	mov	r0, r6
 8005c0a:	6033      	str	r3, [r6, #0]
 8005c0c:	f000 f80c 	bl	8005c28 <__malloc_unlock>
 8005c10:	e794      	b.n	8005b3c <_malloc_r+0x20>
 8005c12:	6005      	str	r5, [r0, #0]
 8005c14:	e7d6      	b.n	8005bc4 <_malloc_r+0xa8>
 8005c16:	bf00      	nop
 8005c18:	20000510 	.word	0x20000510

08005c1c <__malloc_lock>:
 8005c1c:	4801      	ldr	r0, [pc, #4]	@ (8005c24 <__malloc_lock+0x8>)
 8005c1e:	f7ff b89e 	b.w	8004d5e <__retarget_lock_acquire_recursive>
 8005c22:	bf00      	nop
 8005c24:	20000508 	.word	0x20000508

08005c28 <__malloc_unlock>:
 8005c28:	4801      	ldr	r0, [pc, #4]	@ (8005c30 <__malloc_unlock+0x8>)
 8005c2a:	f7ff b899 	b.w	8004d60 <__retarget_lock_release_recursive>
 8005c2e:	bf00      	nop
 8005c30:	20000508 	.word	0x20000508

08005c34 <_Balloc>:
 8005c34:	b570      	push	{r4, r5, r6, lr}
 8005c36:	69c6      	ldr	r6, [r0, #28]
 8005c38:	4604      	mov	r4, r0
 8005c3a:	460d      	mov	r5, r1
 8005c3c:	b976      	cbnz	r6, 8005c5c <_Balloc+0x28>
 8005c3e:	2010      	movs	r0, #16
 8005c40:	f7ff ff42 	bl	8005ac8 <malloc>
 8005c44:	4602      	mov	r2, r0
 8005c46:	61e0      	str	r0, [r4, #28]
 8005c48:	b920      	cbnz	r0, 8005c54 <_Balloc+0x20>
 8005c4a:	216b      	movs	r1, #107	@ 0x6b
 8005c4c:	4b17      	ldr	r3, [pc, #92]	@ (8005cac <_Balloc+0x78>)
 8005c4e:	4818      	ldr	r0, [pc, #96]	@ (8005cb0 <_Balloc+0x7c>)
 8005c50:	f000 fc30 	bl	80064b4 <__assert_func>
 8005c54:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005c58:	6006      	str	r6, [r0, #0]
 8005c5a:	60c6      	str	r6, [r0, #12]
 8005c5c:	69e6      	ldr	r6, [r4, #28]
 8005c5e:	68f3      	ldr	r3, [r6, #12]
 8005c60:	b183      	cbz	r3, 8005c84 <_Balloc+0x50>
 8005c62:	69e3      	ldr	r3, [r4, #28]
 8005c64:	68db      	ldr	r3, [r3, #12]
 8005c66:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005c6a:	b9b8      	cbnz	r0, 8005c9c <_Balloc+0x68>
 8005c6c:	2101      	movs	r1, #1
 8005c6e:	fa01 f605 	lsl.w	r6, r1, r5
 8005c72:	1d72      	adds	r2, r6, #5
 8005c74:	4620      	mov	r0, r4
 8005c76:	0092      	lsls	r2, r2, #2
 8005c78:	f000 fc3a 	bl	80064f0 <_calloc_r>
 8005c7c:	b160      	cbz	r0, 8005c98 <_Balloc+0x64>
 8005c7e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005c82:	e00e      	b.n	8005ca2 <_Balloc+0x6e>
 8005c84:	2221      	movs	r2, #33	@ 0x21
 8005c86:	2104      	movs	r1, #4
 8005c88:	4620      	mov	r0, r4
 8005c8a:	f000 fc31 	bl	80064f0 <_calloc_r>
 8005c8e:	69e3      	ldr	r3, [r4, #28]
 8005c90:	60f0      	str	r0, [r6, #12]
 8005c92:	68db      	ldr	r3, [r3, #12]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d1e4      	bne.n	8005c62 <_Balloc+0x2e>
 8005c98:	2000      	movs	r0, #0
 8005c9a:	bd70      	pop	{r4, r5, r6, pc}
 8005c9c:	6802      	ldr	r2, [r0, #0]
 8005c9e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005ca8:	e7f7      	b.n	8005c9a <_Balloc+0x66>
 8005caa:	bf00      	nop
 8005cac:	08006b43 	.word	0x08006b43
 8005cb0:	08006bc3 	.word	0x08006bc3

08005cb4 <_Bfree>:
 8005cb4:	b570      	push	{r4, r5, r6, lr}
 8005cb6:	69c6      	ldr	r6, [r0, #28]
 8005cb8:	4605      	mov	r5, r0
 8005cba:	460c      	mov	r4, r1
 8005cbc:	b976      	cbnz	r6, 8005cdc <_Bfree+0x28>
 8005cbe:	2010      	movs	r0, #16
 8005cc0:	f7ff ff02 	bl	8005ac8 <malloc>
 8005cc4:	4602      	mov	r2, r0
 8005cc6:	61e8      	str	r0, [r5, #28]
 8005cc8:	b920      	cbnz	r0, 8005cd4 <_Bfree+0x20>
 8005cca:	218f      	movs	r1, #143	@ 0x8f
 8005ccc:	4b08      	ldr	r3, [pc, #32]	@ (8005cf0 <_Bfree+0x3c>)
 8005cce:	4809      	ldr	r0, [pc, #36]	@ (8005cf4 <_Bfree+0x40>)
 8005cd0:	f000 fbf0 	bl	80064b4 <__assert_func>
 8005cd4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005cd8:	6006      	str	r6, [r0, #0]
 8005cda:	60c6      	str	r6, [r0, #12]
 8005cdc:	b13c      	cbz	r4, 8005cee <_Bfree+0x3a>
 8005cde:	69eb      	ldr	r3, [r5, #28]
 8005ce0:	6862      	ldr	r2, [r4, #4]
 8005ce2:	68db      	ldr	r3, [r3, #12]
 8005ce4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005ce8:	6021      	str	r1, [r4, #0]
 8005cea:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005cee:	bd70      	pop	{r4, r5, r6, pc}
 8005cf0:	08006b43 	.word	0x08006b43
 8005cf4:	08006bc3 	.word	0x08006bc3

08005cf8 <__multadd>:
 8005cf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cfc:	4607      	mov	r7, r0
 8005cfe:	460c      	mov	r4, r1
 8005d00:	461e      	mov	r6, r3
 8005d02:	2000      	movs	r0, #0
 8005d04:	690d      	ldr	r5, [r1, #16]
 8005d06:	f101 0c14 	add.w	ip, r1, #20
 8005d0a:	f8dc 3000 	ldr.w	r3, [ip]
 8005d0e:	3001      	adds	r0, #1
 8005d10:	b299      	uxth	r1, r3
 8005d12:	fb02 6101 	mla	r1, r2, r1, r6
 8005d16:	0c1e      	lsrs	r6, r3, #16
 8005d18:	0c0b      	lsrs	r3, r1, #16
 8005d1a:	fb02 3306 	mla	r3, r2, r6, r3
 8005d1e:	b289      	uxth	r1, r1
 8005d20:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005d24:	4285      	cmp	r5, r0
 8005d26:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005d2a:	f84c 1b04 	str.w	r1, [ip], #4
 8005d2e:	dcec      	bgt.n	8005d0a <__multadd+0x12>
 8005d30:	b30e      	cbz	r6, 8005d76 <__multadd+0x7e>
 8005d32:	68a3      	ldr	r3, [r4, #8]
 8005d34:	42ab      	cmp	r3, r5
 8005d36:	dc19      	bgt.n	8005d6c <__multadd+0x74>
 8005d38:	6861      	ldr	r1, [r4, #4]
 8005d3a:	4638      	mov	r0, r7
 8005d3c:	3101      	adds	r1, #1
 8005d3e:	f7ff ff79 	bl	8005c34 <_Balloc>
 8005d42:	4680      	mov	r8, r0
 8005d44:	b928      	cbnz	r0, 8005d52 <__multadd+0x5a>
 8005d46:	4602      	mov	r2, r0
 8005d48:	21ba      	movs	r1, #186	@ 0xba
 8005d4a:	4b0c      	ldr	r3, [pc, #48]	@ (8005d7c <__multadd+0x84>)
 8005d4c:	480c      	ldr	r0, [pc, #48]	@ (8005d80 <__multadd+0x88>)
 8005d4e:	f000 fbb1 	bl	80064b4 <__assert_func>
 8005d52:	6922      	ldr	r2, [r4, #16]
 8005d54:	f104 010c 	add.w	r1, r4, #12
 8005d58:	3202      	adds	r2, #2
 8005d5a:	0092      	lsls	r2, r2, #2
 8005d5c:	300c      	adds	r0, #12
 8005d5e:	f000 fb9b 	bl	8006498 <memcpy>
 8005d62:	4621      	mov	r1, r4
 8005d64:	4638      	mov	r0, r7
 8005d66:	f7ff ffa5 	bl	8005cb4 <_Bfree>
 8005d6a:	4644      	mov	r4, r8
 8005d6c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005d70:	3501      	adds	r5, #1
 8005d72:	615e      	str	r6, [r3, #20]
 8005d74:	6125      	str	r5, [r4, #16]
 8005d76:	4620      	mov	r0, r4
 8005d78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d7c:	08006bb2 	.word	0x08006bb2
 8005d80:	08006bc3 	.word	0x08006bc3

08005d84 <__hi0bits>:
 8005d84:	4603      	mov	r3, r0
 8005d86:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005d8a:	bf3a      	itte	cc
 8005d8c:	0403      	lslcc	r3, r0, #16
 8005d8e:	2010      	movcc	r0, #16
 8005d90:	2000      	movcs	r0, #0
 8005d92:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005d96:	bf3c      	itt	cc
 8005d98:	021b      	lslcc	r3, r3, #8
 8005d9a:	3008      	addcc	r0, #8
 8005d9c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005da0:	bf3c      	itt	cc
 8005da2:	011b      	lslcc	r3, r3, #4
 8005da4:	3004      	addcc	r0, #4
 8005da6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005daa:	bf3c      	itt	cc
 8005dac:	009b      	lslcc	r3, r3, #2
 8005dae:	3002      	addcc	r0, #2
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	db05      	blt.n	8005dc0 <__hi0bits+0x3c>
 8005db4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005db8:	f100 0001 	add.w	r0, r0, #1
 8005dbc:	bf08      	it	eq
 8005dbe:	2020      	moveq	r0, #32
 8005dc0:	4770      	bx	lr

08005dc2 <__lo0bits>:
 8005dc2:	6803      	ldr	r3, [r0, #0]
 8005dc4:	4602      	mov	r2, r0
 8005dc6:	f013 0007 	ands.w	r0, r3, #7
 8005dca:	d00b      	beq.n	8005de4 <__lo0bits+0x22>
 8005dcc:	07d9      	lsls	r1, r3, #31
 8005dce:	d421      	bmi.n	8005e14 <__lo0bits+0x52>
 8005dd0:	0798      	lsls	r0, r3, #30
 8005dd2:	bf49      	itett	mi
 8005dd4:	085b      	lsrmi	r3, r3, #1
 8005dd6:	089b      	lsrpl	r3, r3, #2
 8005dd8:	2001      	movmi	r0, #1
 8005dda:	6013      	strmi	r3, [r2, #0]
 8005ddc:	bf5c      	itt	pl
 8005dde:	2002      	movpl	r0, #2
 8005de0:	6013      	strpl	r3, [r2, #0]
 8005de2:	4770      	bx	lr
 8005de4:	b299      	uxth	r1, r3
 8005de6:	b909      	cbnz	r1, 8005dec <__lo0bits+0x2a>
 8005de8:	2010      	movs	r0, #16
 8005dea:	0c1b      	lsrs	r3, r3, #16
 8005dec:	b2d9      	uxtb	r1, r3
 8005dee:	b909      	cbnz	r1, 8005df4 <__lo0bits+0x32>
 8005df0:	3008      	adds	r0, #8
 8005df2:	0a1b      	lsrs	r3, r3, #8
 8005df4:	0719      	lsls	r1, r3, #28
 8005df6:	bf04      	itt	eq
 8005df8:	091b      	lsreq	r3, r3, #4
 8005dfa:	3004      	addeq	r0, #4
 8005dfc:	0799      	lsls	r1, r3, #30
 8005dfe:	bf04      	itt	eq
 8005e00:	089b      	lsreq	r3, r3, #2
 8005e02:	3002      	addeq	r0, #2
 8005e04:	07d9      	lsls	r1, r3, #31
 8005e06:	d403      	bmi.n	8005e10 <__lo0bits+0x4e>
 8005e08:	085b      	lsrs	r3, r3, #1
 8005e0a:	f100 0001 	add.w	r0, r0, #1
 8005e0e:	d003      	beq.n	8005e18 <__lo0bits+0x56>
 8005e10:	6013      	str	r3, [r2, #0]
 8005e12:	4770      	bx	lr
 8005e14:	2000      	movs	r0, #0
 8005e16:	4770      	bx	lr
 8005e18:	2020      	movs	r0, #32
 8005e1a:	4770      	bx	lr

08005e1c <__i2b>:
 8005e1c:	b510      	push	{r4, lr}
 8005e1e:	460c      	mov	r4, r1
 8005e20:	2101      	movs	r1, #1
 8005e22:	f7ff ff07 	bl	8005c34 <_Balloc>
 8005e26:	4602      	mov	r2, r0
 8005e28:	b928      	cbnz	r0, 8005e36 <__i2b+0x1a>
 8005e2a:	f240 1145 	movw	r1, #325	@ 0x145
 8005e2e:	4b04      	ldr	r3, [pc, #16]	@ (8005e40 <__i2b+0x24>)
 8005e30:	4804      	ldr	r0, [pc, #16]	@ (8005e44 <__i2b+0x28>)
 8005e32:	f000 fb3f 	bl	80064b4 <__assert_func>
 8005e36:	2301      	movs	r3, #1
 8005e38:	6144      	str	r4, [r0, #20]
 8005e3a:	6103      	str	r3, [r0, #16]
 8005e3c:	bd10      	pop	{r4, pc}
 8005e3e:	bf00      	nop
 8005e40:	08006bb2 	.word	0x08006bb2
 8005e44:	08006bc3 	.word	0x08006bc3

08005e48 <__multiply>:
 8005e48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e4c:	4617      	mov	r7, r2
 8005e4e:	690a      	ldr	r2, [r1, #16]
 8005e50:	693b      	ldr	r3, [r7, #16]
 8005e52:	4689      	mov	r9, r1
 8005e54:	429a      	cmp	r2, r3
 8005e56:	bfa2      	ittt	ge
 8005e58:	463b      	movge	r3, r7
 8005e5a:	460f      	movge	r7, r1
 8005e5c:	4699      	movge	r9, r3
 8005e5e:	693d      	ldr	r5, [r7, #16]
 8005e60:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005e64:	68bb      	ldr	r3, [r7, #8]
 8005e66:	6879      	ldr	r1, [r7, #4]
 8005e68:	eb05 060a 	add.w	r6, r5, sl
 8005e6c:	42b3      	cmp	r3, r6
 8005e6e:	b085      	sub	sp, #20
 8005e70:	bfb8      	it	lt
 8005e72:	3101      	addlt	r1, #1
 8005e74:	f7ff fede 	bl	8005c34 <_Balloc>
 8005e78:	b930      	cbnz	r0, 8005e88 <__multiply+0x40>
 8005e7a:	4602      	mov	r2, r0
 8005e7c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005e80:	4b40      	ldr	r3, [pc, #256]	@ (8005f84 <__multiply+0x13c>)
 8005e82:	4841      	ldr	r0, [pc, #260]	@ (8005f88 <__multiply+0x140>)
 8005e84:	f000 fb16 	bl	80064b4 <__assert_func>
 8005e88:	f100 0414 	add.w	r4, r0, #20
 8005e8c:	4623      	mov	r3, r4
 8005e8e:	2200      	movs	r2, #0
 8005e90:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8005e94:	4573      	cmp	r3, lr
 8005e96:	d320      	bcc.n	8005eda <__multiply+0x92>
 8005e98:	f107 0814 	add.w	r8, r7, #20
 8005e9c:	f109 0114 	add.w	r1, r9, #20
 8005ea0:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8005ea4:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8005ea8:	9302      	str	r3, [sp, #8]
 8005eaa:	1beb      	subs	r3, r5, r7
 8005eac:	3b15      	subs	r3, #21
 8005eae:	f023 0303 	bic.w	r3, r3, #3
 8005eb2:	3304      	adds	r3, #4
 8005eb4:	3715      	adds	r7, #21
 8005eb6:	42bd      	cmp	r5, r7
 8005eb8:	bf38      	it	cc
 8005eba:	2304      	movcc	r3, #4
 8005ebc:	9301      	str	r3, [sp, #4]
 8005ebe:	9b02      	ldr	r3, [sp, #8]
 8005ec0:	9103      	str	r1, [sp, #12]
 8005ec2:	428b      	cmp	r3, r1
 8005ec4:	d80c      	bhi.n	8005ee0 <__multiply+0x98>
 8005ec6:	2e00      	cmp	r6, #0
 8005ec8:	dd03      	ble.n	8005ed2 <__multiply+0x8a>
 8005eca:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d055      	beq.n	8005f7e <__multiply+0x136>
 8005ed2:	6106      	str	r6, [r0, #16]
 8005ed4:	b005      	add	sp, #20
 8005ed6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005eda:	f843 2b04 	str.w	r2, [r3], #4
 8005ede:	e7d9      	b.n	8005e94 <__multiply+0x4c>
 8005ee0:	f8b1 a000 	ldrh.w	sl, [r1]
 8005ee4:	f1ba 0f00 	cmp.w	sl, #0
 8005ee8:	d01f      	beq.n	8005f2a <__multiply+0xe2>
 8005eea:	46c4      	mov	ip, r8
 8005eec:	46a1      	mov	r9, r4
 8005eee:	2700      	movs	r7, #0
 8005ef0:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005ef4:	f8d9 3000 	ldr.w	r3, [r9]
 8005ef8:	fa1f fb82 	uxth.w	fp, r2
 8005efc:	b29b      	uxth	r3, r3
 8005efe:	fb0a 330b 	mla	r3, sl, fp, r3
 8005f02:	443b      	add	r3, r7
 8005f04:	f8d9 7000 	ldr.w	r7, [r9]
 8005f08:	0c12      	lsrs	r2, r2, #16
 8005f0a:	0c3f      	lsrs	r7, r7, #16
 8005f0c:	fb0a 7202 	mla	r2, sl, r2, r7
 8005f10:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8005f14:	b29b      	uxth	r3, r3
 8005f16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005f1a:	4565      	cmp	r5, ip
 8005f1c:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8005f20:	f849 3b04 	str.w	r3, [r9], #4
 8005f24:	d8e4      	bhi.n	8005ef0 <__multiply+0xa8>
 8005f26:	9b01      	ldr	r3, [sp, #4]
 8005f28:	50e7      	str	r7, [r4, r3]
 8005f2a:	9b03      	ldr	r3, [sp, #12]
 8005f2c:	3104      	adds	r1, #4
 8005f2e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005f32:	f1b9 0f00 	cmp.w	r9, #0
 8005f36:	d020      	beq.n	8005f7a <__multiply+0x132>
 8005f38:	4647      	mov	r7, r8
 8005f3a:	46a4      	mov	ip, r4
 8005f3c:	f04f 0a00 	mov.w	sl, #0
 8005f40:	6823      	ldr	r3, [r4, #0]
 8005f42:	f8b7 b000 	ldrh.w	fp, [r7]
 8005f46:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8005f4a:	b29b      	uxth	r3, r3
 8005f4c:	fb09 220b 	mla	r2, r9, fp, r2
 8005f50:	4452      	add	r2, sl
 8005f52:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005f56:	f84c 3b04 	str.w	r3, [ip], #4
 8005f5a:	f857 3b04 	ldr.w	r3, [r7], #4
 8005f5e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005f62:	f8bc 3000 	ldrh.w	r3, [ip]
 8005f66:	42bd      	cmp	r5, r7
 8005f68:	fb09 330a 	mla	r3, r9, sl, r3
 8005f6c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8005f70:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005f74:	d8e5      	bhi.n	8005f42 <__multiply+0xfa>
 8005f76:	9a01      	ldr	r2, [sp, #4]
 8005f78:	50a3      	str	r3, [r4, r2]
 8005f7a:	3404      	adds	r4, #4
 8005f7c:	e79f      	b.n	8005ebe <__multiply+0x76>
 8005f7e:	3e01      	subs	r6, #1
 8005f80:	e7a1      	b.n	8005ec6 <__multiply+0x7e>
 8005f82:	bf00      	nop
 8005f84:	08006bb2 	.word	0x08006bb2
 8005f88:	08006bc3 	.word	0x08006bc3

08005f8c <__pow5mult>:
 8005f8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f90:	4615      	mov	r5, r2
 8005f92:	f012 0203 	ands.w	r2, r2, #3
 8005f96:	4607      	mov	r7, r0
 8005f98:	460e      	mov	r6, r1
 8005f9a:	d007      	beq.n	8005fac <__pow5mult+0x20>
 8005f9c:	4c25      	ldr	r4, [pc, #148]	@ (8006034 <__pow5mult+0xa8>)
 8005f9e:	3a01      	subs	r2, #1
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005fa6:	f7ff fea7 	bl	8005cf8 <__multadd>
 8005faa:	4606      	mov	r6, r0
 8005fac:	10ad      	asrs	r5, r5, #2
 8005fae:	d03d      	beq.n	800602c <__pow5mult+0xa0>
 8005fb0:	69fc      	ldr	r4, [r7, #28]
 8005fb2:	b97c      	cbnz	r4, 8005fd4 <__pow5mult+0x48>
 8005fb4:	2010      	movs	r0, #16
 8005fb6:	f7ff fd87 	bl	8005ac8 <malloc>
 8005fba:	4602      	mov	r2, r0
 8005fbc:	61f8      	str	r0, [r7, #28]
 8005fbe:	b928      	cbnz	r0, 8005fcc <__pow5mult+0x40>
 8005fc0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005fc4:	4b1c      	ldr	r3, [pc, #112]	@ (8006038 <__pow5mult+0xac>)
 8005fc6:	481d      	ldr	r0, [pc, #116]	@ (800603c <__pow5mult+0xb0>)
 8005fc8:	f000 fa74 	bl	80064b4 <__assert_func>
 8005fcc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005fd0:	6004      	str	r4, [r0, #0]
 8005fd2:	60c4      	str	r4, [r0, #12]
 8005fd4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005fd8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005fdc:	b94c      	cbnz	r4, 8005ff2 <__pow5mult+0x66>
 8005fde:	f240 2171 	movw	r1, #625	@ 0x271
 8005fe2:	4638      	mov	r0, r7
 8005fe4:	f7ff ff1a 	bl	8005e1c <__i2b>
 8005fe8:	2300      	movs	r3, #0
 8005fea:	4604      	mov	r4, r0
 8005fec:	f8c8 0008 	str.w	r0, [r8, #8]
 8005ff0:	6003      	str	r3, [r0, #0]
 8005ff2:	f04f 0900 	mov.w	r9, #0
 8005ff6:	07eb      	lsls	r3, r5, #31
 8005ff8:	d50a      	bpl.n	8006010 <__pow5mult+0x84>
 8005ffa:	4631      	mov	r1, r6
 8005ffc:	4622      	mov	r2, r4
 8005ffe:	4638      	mov	r0, r7
 8006000:	f7ff ff22 	bl	8005e48 <__multiply>
 8006004:	4680      	mov	r8, r0
 8006006:	4631      	mov	r1, r6
 8006008:	4638      	mov	r0, r7
 800600a:	f7ff fe53 	bl	8005cb4 <_Bfree>
 800600e:	4646      	mov	r6, r8
 8006010:	106d      	asrs	r5, r5, #1
 8006012:	d00b      	beq.n	800602c <__pow5mult+0xa0>
 8006014:	6820      	ldr	r0, [r4, #0]
 8006016:	b938      	cbnz	r0, 8006028 <__pow5mult+0x9c>
 8006018:	4622      	mov	r2, r4
 800601a:	4621      	mov	r1, r4
 800601c:	4638      	mov	r0, r7
 800601e:	f7ff ff13 	bl	8005e48 <__multiply>
 8006022:	6020      	str	r0, [r4, #0]
 8006024:	f8c0 9000 	str.w	r9, [r0]
 8006028:	4604      	mov	r4, r0
 800602a:	e7e4      	b.n	8005ff6 <__pow5mult+0x6a>
 800602c:	4630      	mov	r0, r6
 800602e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006032:	bf00      	nop
 8006034:	08006c74 	.word	0x08006c74
 8006038:	08006b43 	.word	0x08006b43
 800603c:	08006bc3 	.word	0x08006bc3

08006040 <__lshift>:
 8006040:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006044:	460c      	mov	r4, r1
 8006046:	4607      	mov	r7, r0
 8006048:	4691      	mov	r9, r2
 800604a:	6923      	ldr	r3, [r4, #16]
 800604c:	6849      	ldr	r1, [r1, #4]
 800604e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006052:	68a3      	ldr	r3, [r4, #8]
 8006054:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006058:	f108 0601 	add.w	r6, r8, #1
 800605c:	42b3      	cmp	r3, r6
 800605e:	db0b      	blt.n	8006078 <__lshift+0x38>
 8006060:	4638      	mov	r0, r7
 8006062:	f7ff fde7 	bl	8005c34 <_Balloc>
 8006066:	4605      	mov	r5, r0
 8006068:	b948      	cbnz	r0, 800607e <__lshift+0x3e>
 800606a:	4602      	mov	r2, r0
 800606c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006070:	4b27      	ldr	r3, [pc, #156]	@ (8006110 <__lshift+0xd0>)
 8006072:	4828      	ldr	r0, [pc, #160]	@ (8006114 <__lshift+0xd4>)
 8006074:	f000 fa1e 	bl	80064b4 <__assert_func>
 8006078:	3101      	adds	r1, #1
 800607a:	005b      	lsls	r3, r3, #1
 800607c:	e7ee      	b.n	800605c <__lshift+0x1c>
 800607e:	2300      	movs	r3, #0
 8006080:	f100 0114 	add.w	r1, r0, #20
 8006084:	f100 0210 	add.w	r2, r0, #16
 8006088:	4618      	mov	r0, r3
 800608a:	4553      	cmp	r3, sl
 800608c:	db33      	blt.n	80060f6 <__lshift+0xb6>
 800608e:	6920      	ldr	r0, [r4, #16]
 8006090:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006094:	f104 0314 	add.w	r3, r4, #20
 8006098:	f019 091f 	ands.w	r9, r9, #31
 800609c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80060a0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80060a4:	d02b      	beq.n	80060fe <__lshift+0xbe>
 80060a6:	468a      	mov	sl, r1
 80060a8:	2200      	movs	r2, #0
 80060aa:	f1c9 0e20 	rsb	lr, r9, #32
 80060ae:	6818      	ldr	r0, [r3, #0]
 80060b0:	fa00 f009 	lsl.w	r0, r0, r9
 80060b4:	4310      	orrs	r0, r2
 80060b6:	f84a 0b04 	str.w	r0, [sl], #4
 80060ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80060be:	459c      	cmp	ip, r3
 80060c0:	fa22 f20e 	lsr.w	r2, r2, lr
 80060c4:	d8f3      	bhi.n	80060ae <__lshift+0x6e>
 80060c6:	ebac 0304 	sub.w	r3, ip, r4
 80060ca:	3b15      	subs	r3, #21
 80060cc:	f023 0303 	bic.w	r3, r3, #3
 80060d0:	3304      	adds	r3, #4
 80060d2:	f104 0015 	add.w	r0, r4, #21
 80060d6:	4560      	cmp	r0, ip
 80060d8:	bf88      	it	hi
 80060da:	2304      	movhi	r3, #4
 80060dc:	50ca      	str	r2, [r1, r3]
 80060de:	b10a      	cbz	r2, 80060e4 <__lshift+0xa4>
 80060e0:	f108 0602 	add.w	r6, r8, #2
 80060e4:	3e01      	subs	r6, #1
 80060e6:	4638      	mov	r0, r7
 80060e8:	4621      	mov	r1, r4
 80060ea:	612e      	str	r6, [r5, #16]
 80060ec:	f7ff fde2 	bl	8005cb4 <_Bfree>
 80060f0:	4628      	mov	r0, r5
 80060f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060f6:	f842 0f04 	str.w	r0, [r2, #4]!
 80060fa:	3301      	adds	r3, #1
 80060fc:	e7c5      	b.n	800608a <__lshift+0x4a>
 80060fe:	3904      	subs	r1, #4
 8006100:	f853 2b04 	ldr.w	r2, [r3], #4
 8006104:	459c      	cmp	ip, r3
 8006106:	f841 2f04 	str.w	r2, [r1, #4]!
 800610a:	d8f9      	bhi.n	8006100 <__lshift+0xc0>
 800610c:	e7ea      	b.n	80060e4 <__lshift+0xa4>
 800610e:	bf00      	nop
 8006110:	08006bb2 	.word	0x08006bb2
 8006114:	08006bc3 	.word	0x08006bc3

08006118 <__mcmp>:
 8006118:	4603      	mov	r3, r0
 800611a:	690a      	ldr	r2, [r1, #16]
 800611c:	6900      	ldr	r0, [r0, #16]
 800611e:	b530      	push	{r4, r5, lr}
 8006120:	1a80      	subs	r0, r0, r2
 8006122:	d10e      	bne.n	8006142 <__mcmp+0x2a>
 8006124:	3314      	adds	r3, #20
 8006126:	3114      	adds	r1, #20
 8006128:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800612c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006130:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006134:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006138:	4295      	cmp	r5, r2
 800613a:	d003      	beq.n	8006144 <__mcmp+0x2c>
 800613c:	d205      	bcs.n	800614a <__mcmp+0x32>
 800613e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006142:	bd30      	pop	{r4, r5, pc}
 8006144:	42a3      	cmp	r3, r4
 8006146:	d3f3      	bcc.n	8006130 <__mcmp+0x18>
 8006148:	e7fb      	b.n	8006142 <__mcmp+0x2a>
 800614a:	2001      	movs	r0, #1
 800614c:	e7f9      	b.n	8006142 <__mcmp+0x2a>
	...

08006150 <__mdiff>:
 8006150:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006154:	4689      	mov	r9, r1
 8006156:	4606      	mov	r6, r0
 8006158:	4611      	mov	r1, r2
 800615a:	4648      	mov	r0, r9
 800615c:	4614      	mov	r4, r2
 800615e:	f7ff ffdb 	bl	8006118 <__mcmp>
 8006162:	1e05      	subs	r5, r0, #0
 8006164:	d112      	bne.n	800618c <__mdiff+0x3c>
 8006166:	4629      	mov	r1, r5
 8006168:	4630      	mov	r0, r6
 800616a:	f7ff fd63 	bl	8005c34 <_Balloc>
 800616e:	4602      	mov	r2, r0
 8006170:	b928      	cbnz	r0, 800617e <__mdiff+0x2e>
 8006172:	f240 2137 	movw	r1, #567	@ 0x237
 8006176:	4b3e      	ldr	r3, [pc, #248]	@ (8006270 <__mdiff+0x120>)
 8006178:	483e      	ldr	r0, [pc, #248]	@ (8006274 <__mdiff+0x124>)
 800617a:	f000 f99b 	bl	80064b4 <__assert_func>
 800617e:	2301      	movs	r3, #1
 8006180:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006184:	4610      	mov	r0, r2
 8006186:	b003      	add	sp, #12
 8006188:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800618c:	bfbc      	itt	lt
 800618e:	464b      	movlt	r3, r9
 8006190:	46a1      	movlt	r9, r4
 8006192:	4630      	mov	r0, r6
 8006194:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006198:	bfba      	itte	lt
 800619a:	461c      	movlt	r4, r3
 800619c:	2501      	movlt	r5, #1
 800619e:	2500      	movge	r5, #0
 80061a0:	f7ff fd48 	bl	8005c34 <_Balloc>
 80061a4:	4602      	mov	r2, r0
 80061a6:	b918      	cbnz	r0, 80061b0 <__mdiff+0x60>
 80061a8:	f240 2145 	movw	r1, #581	@ 0x245
 80061ac:	4b30      	ldr	r3, [pc, #192]	@ (8006270 <__mdiff+0x120>)
 80061ae:	e7e3      	b.n	8006178 <__mdiff+0x28>
 80061b0:	f100 0b14 	add.w	fp, r0, #20
 80061b4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80061b8:	f109 0310 	add.w	r3, r9, #16
 80061bc:	60c5      	str	r5, [r0, #12]
 80061be:	f04f 0c00 	mov.w	ip, #0
 80061c2:	f109 0514 	add.w	r5, r9, #20
 80061c6:	46d9      	mov	r9, fp
 80061c8:	6926      	ldr	r6, [r4, #16]
 80061ca:	f104 0e14 	add.w	lr, r4, #20
 80061ce:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80061d2:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80061d6:	9301      	str	r3, [sp, #4]
 80061d8:	9b01      	ldr	r3, [sp, #4]
 80061da:	f85e 0b04 	ldr.w	r0, [lr], #4
 80061de:	f853 af04 	ldr.w	sl, [r3, #4]!
 80061e2:	b281      	uxth	r1, r0
 80061e4:	9301      	str	r3, [sp, #4]
 80061e6:	fa1f f38a 	uxth.w	r3, sl
 80061ea:	1a5b      	subs	r3, r3, r1
 80061ec:	0c00      	lsrs	r0, r0, #16
 80061ee:	4463      	add	r3, ip
 80061f0:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80061f4:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80061f8:	b29b      	uxth	r3, r3
 80061fa:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80061fe:	4576      	cmp	r6, lr
 8006200:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006204:	f849 3b04 	str.w	r3, [r9], #4
 8006208:	d8e6      	bhi.n	80061d8 <__mdiff+0x88>
 800620a:	1b33      	subs	r3, r6, r4
 800620c:	3b15      	subs	r3, #21
 800620e:	f023 0303 	bic.w	r3, r3, #3
 8006212:	3415      	adds	r4, #21
 8006214:	3304      	adds	r3, #4
 8006216:	42a6      	cmp	r6, r4
 8006218:	bf38      	it	cc
 800621a:	2304      	movcc	r3, #4
 800621c:	441d      	add	r5, r3
 800621e:	445b      	add	r3, fp
 8006220:	461e      	mov	r6, r3
 8006222:	462c      	mov	r4, r5
 8006224:	4544      	cmp	r4, r8
 8006226:	d30e      	bcc.n	8006246 <__mdiff+0xf6>
 8006228:	f108 0103 	add.w	r1, r8, #3
 800622c:	1b49      	subs	r1, r1, r5
 800622e:	f021 0103 	bic.w	r1, r1, #3
 8006232:	3d03      	subs	r5, #3
 8006234:	45a8      	cmp	r8, r5
 8006236:	bf38      	it	cc
 8006238:	2100      	movcc	r1, #0
 800623a:	440b      	add	r3, r1
 800623c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006240:	b199      	cbz	r1, 800626a <__mdiff+0x11a>
 8006242:	6117      	str	r7, [r2, #16]
 8006244:	e79e      	b.n	8006184 <__mdiff+0x34>
 8006246:	46e6      	mov	lr, ip
 8006248:	f854 1b04 	ldr.w	r1, [r4], #4
 800624c:	fa1f fc81 	uxth.w	ip, r1
 8006250:	44f4      	add	ip, lr
 8006252:	0c08      	lsrs	r0, r1, #16
 8006254:	4471      	add	r1, lr
 8006256:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800625a:	b289      	uxth	r1, r1
 800625c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006260:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006264:	f846 1b04 	str.w	r1, [r6], #4
 8006268:	e7dc      	b.n	8006224 <__mdiff+0xd4>
 800626a:	3f01      	subs	r7, #1
 800626c:	e7e6      	b.n	800623c <__mdiff+0xec>
 800626e:	bf00      	nop
 8006270:	08006bb2 	.word	0x08006bb2
 8006274:	08006bc3 	.word	0x08006bc3

08006278 <__d2b>:
 8006278:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800627c:	2101      	movs	r1, #1
 800627e:	4690      	mov	r8, r2
 8006280:	4699      	mov	r9, r3
 8006282:	9e08      	ldr	r6, [sp, #32]
 8006284:	f7ff fcd6 	bl	8005c34 <_Balloc>
 8006288:	4604      	mov	r4, r0
 800628a:	b930      	cbnz	r0, 800629a <__d2b+0x22>
 800628c:	4602      	mov	r2, r0
 800628e:	f240 310f 	movw	r1, #783	@ 0x30f
 8006292:	4b23      	ldr	r3, [pc, #140]	@ (8006320 <__d2b+0xa8>)
 8006294:	4823      	ldr	r0, [pc, #140]	@ (8006324 <__d2b+0xac>)
 8006296:	f000 f90d 	bl	80064b4 <__assert_func>
 800629a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800629e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80062a2:	b10d      	cbz	r5, 80062a8 <__d2b+0x30>
 80062a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80062a8:	9301      	str	r3, [sp, #4]
 80062aa:	f1b8 0300 	subs.w	r3, r8, #0
 80062ae:	d024      	beq.n	80062fa <__d2b+0x82>
 80062b0:	4668      	mov	r0, sp
 80062b2:	9300      	str	r3, [sp, #0]
 80062b4:	f7ff fd85 	bl	8005dc2 <__lo0bits>
 80062b8:	e9dd 1200 	ldrd	r1, r2, [sp]
 80062bc:	b1d8      	cbz	r0, 80062f6 <__d2b+0x7e>
 80062be:	f1c0 0320 	rsb	r3, r0, #32
 80062c2:	fa02 f303 	lsl.w	r3, r2, r3
 80062c6:	430b      	orrs	r3, r1
 80062c8:	40c2      	lsrs	r2, r0
 80062ca:	6163      	str	r3, [r4, #20]
 80062cc:	9201      	str	r2, [sp, #4]
 80062ce:	9b01      	ldr	r3, [sp, #4]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	bf0c      	ite	eq
 80062d4:	2201      	moveq	r2, #1
 80062d6:	2202      	movne	r2, #2
 80062d8:	61a3      	str	r3, [r4, #24]
 80062da:	6122      	str	r2, [r4, #16]
 80062dc:	b1ad      	cbz	r5, 800630a <__d2b+0x92>
 80062de:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80062e2:	4405      	add	r5, r0
 80062e4:	6035      	str	r5, [r6, #0]
 80062e6:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80062ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062ec:	6018      	str	r0, [r3, #0]
 80062ee:	4620      	mov	r0, r4
 80062f0:	b002      	add	sp, #8
 80062f2:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80062f6:	6161      	str	r1, [r4, #20]
 80062f8:	e7e9      	b.n	80062ce <__d2b+0x56>
 80062fa:	a801      	add	r0, sp, #4
 80062fc:	f7ff fd61 	bl	8005dc2 <__lo0bits>
 8006300:	9b01      	ldr	r3, [sp, #4]
 8006302:	2201      	movs	r2, #1
 8006304:	6163      	str	r3, [r4, #20]
 8006306:	3020      	adds	r0, #32
 8006308:	e7e7      	b.n	80062da <__d2b+0x62>
 800630a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800630e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006312:	6030      	str	r0, [r6, #0]
 8006314:	6918      	ldr	r0, [r3, #16]
 8006316:	f7ff fd35 	bl	8005d84 <__hi0bits>
 800631a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800631e:	e7e4      	b.n	80062ea <__d2b+0x72>
 8006320:	08006bb2 	.word	0x08006bb2
 8006324:	08006bc3 	.word	0x08006bc3

08006328 <__sflush_r>:
 8006328:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800632c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800632e:	0716      	lsls	r6, r2, #28
 8006330:	4605      	mov	r5, r0
 8006332:	460c      	mov	r4, r1
 8006334:	d454      	bmi.n	80063e0 <__sflush_r+0xb8>
 8006336:	684b      	ldr	r3, [r1, #4]
 8006338:	2b00      	cmp	r3, #0
 800633a:	dc02      	bgt.n	8006342 <__sflush_r+0x1a>
 800633c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800633e:	2b00      	cmp	r3, #0
 8006340:	dd48      	ble.n	80063d4 <__sflush_r+0xac>
 8006342:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006344:	2e00      	cmp	r6, #0
 8006346:	d045      	beq.n	80063d4 <__sflush_r+0xac>
 8006348:	2300      	movs	r3, #0
 800634a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800634e:	682f      	ldr	r7, [r5, #0]
 8006350:	6a21      	ldr	r1, [r4, #32]
 8006352:	602b      	str	r3, [r5, #0]
 8006354:	d030      	beq.n	80063b8 <__sflush_r+0x90>
 8006356:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006358:	89a3      	ldrh	r3, [r4, #12]
 800635a:	0759      	lsls	r1, r3, #29
 800635c:	d505      	bpl.n	800636a <__sflush_r+0x42>
 800635e:	6863      	ldr	r3, [r4, #4]
 8006360:	1ad2      	subs	r2, r2, r3
 8006362:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006364:	b10b      	cbz	r3, 800636a <__sflush_r+0x42>
 8006366:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006368:	1ad2      	subs	r2, r2, r3
 800636a:	2300      	movs	r3, #0
 800636c:	4628      	mov	r0, r5
 800636e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006370:	6a21      	ldr	r1, [r4, #32]
 8006372:	47b0      	blx	r6
 8006374:	1c43      	adds	r3, r0, #1
 8006376:	89a3      	ldrh	r3, [r4, #12]
 8006378:	d106      	bne.n	8006388 <__sflush_r+0x60>
 800637a:	6829      	ldr	r1, [r5, #0]
 800637c:	291d      	cmp	r1, #29
 800637e:	d82b      	bhi.n	80063d8 <__sflush_r+0xb0>
 8006380:	4a28      	ldr	r2, [pc, #160]	@ (8006424 <__sflush_r+0xfc>)
 8006382:	40ca      	lsrs	r2, r1
 8006384:	07d6      	lsls	r6, r2, #31
 8006386:	d527      	bpl.n	80063d8 <__sflush_r+0xb0>
 8006388:	2200      	movs	r2, #0
 800638a:	6062      	str	r2, [r4, #4]
 800638c:	6922      	ldr	r2, [r4, #16]
 800638e:	04d9      	lsls	r1, r3, #19
 8006390:	6022      	str	r2, [r4, #0]
 8006392:	d504      	bpl.n	800639e <__sflush_r+0x76>
 8006394:	1c42      	adds	r2, r0, #1
 8006396:	d101      	bne.n	800639c <__sflush_r+0x74>
 8006398:	682b      	ldr	r3, [r5, #0]
 800639a:	b903      	cbnz	r3, 800639e <__sflush_r+0x76>
 800639c:	6560      	str	r0, [r4, #84]	@ 0x54
 800639e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80063a0:	602f      	str	r7, [r5, #0]
 80063a2:	b1b9      	cbz	r1, 80063d4 <__sflush_r+0xac>
 80063a4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80063a8:	4299      	cmp	r1, r3
 80063aa:	d002      	beq.n	80063b2 <__sflush_r+0x8a>
 80063ac:	4628      	mov	r0, r5
 80063ae:	f7ff fb43 	bl	8005a38 <_free_r>
 80063b2:	2300      	movs	r3, #0
 80063b4:	6363      	str	r3, [r4, #52]	@ 0x34
 80063b6:	e00d      	b.n	80063d4 <__sflush_r+0xac>
 80063b8:	2301      	movs	r3, #1
 80063ba:	4628      	mov	r0, r5
 80063bc:	47b0      	blx	r6
 80063be:	4602      	mov	r2, r0
 80063c0:	1c50      	adds	r0, r2, #1
 80063c2:	d1c9      	bne.n	8006358 <__sflush_r+0x30>
 80063c4:	682b      	ldr	r3, [r5, #0]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d0c6      	beq.n	8006358 <__sflush_r+0x30>
 80063ca:	2b1d      	cmp	r3, #29
 80063cc:	d001      	beq.n	80063d2 <__sflush_r+0xaa>
 80063ce:	2b16      	cmp	r3, #22
 80063d0:	d11d      	bne.n	800640e <__sflush_r+0xe6>
 80063d2:	602f      	str	r7, [r5, #0]
 80063d4:	2000      	movs	r0, #0
 80063d6:	e021      	b.n	800641c <__sflush_r+0xf4>
 80063d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80063dc:	b21b      	sxth	r3, r3
 80063de:	e01a      	b.n	8006416 <__sflush_r+0xee>
 80063e0:	690f      	ldr	r7, [r1, #16]
 80063e2:	2f00      	cmp	r7, #0
 80063e4:	d0f6      	beq.n	80063d4 <__sflush_r+0xac>
 80063e6:	0793      	lsls	r3, r2, #30
 80063e8:	bf18      	it	ne
 80063ea:	2300      	movne	r3, #0
 80063ec:	680e      	ldr	r6, [r1, #0]
 80063ee:	bf08      	it	eq
 80063f0:	694b      	ldreq	r3, [r1, #20]
 80063f2:	1bf6      	subs	r6, r6, r7
 80063f4:	600f      	str	r7, [r1, #0]
 80063f6:	608b      	str	r3, [r1, #8]
 80063f8:	2e00      	cmp	r6, #0
 80063fa:	ddeb      	ble.n	80063d4 <__sflush_r+0xac>
 80063fc:	4633      	mov	r3, r6
 80063fe:	463a      	mov	r2, r7
 8006400:	4628      	mov	r0, r5
 8006402:	6a21      	ldr	r1, [r4, #32]
 8006404:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8006408:	47e0      	blx	ip
 800640a:	2800      	cmp	r0, #0
 800640c:	dc07      	bgt.n	800641e <__sflush_r+0xf6>
 800640e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006412:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006416:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800641a:	81a3      	strh	r3, [r4, #12]
 800641c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800641e:	4407      	add	r7, r0
 8006420:	1a36      	subs	r6, r6, r0
 8006422:	e7e9      	b.n	80063f8 <__sflush_r+0xd0>
 8006424:	20400001 	.word	0x20400001

08006428 <_fflush_r>:
 8006428:	b538      	push	{r3, r4, r5, lr}
 800642a:	690b      	ldr	r3, [r1, #16]
 800642c:	4605      	mov	r5, r0
 800642e:	460c      	mov	r4, r1
 8006430:	b913      	cbnz	r3, 8006438 <_fflush_r+0x10>
 8006432:	2500      	movs	r5, #0
 8006434:	4628      	mov	r0, r5
 8006436:	bd38      	pop	{r3, r4, r5, pc}
 8006438:	b118      	cbz	r0, 8006442 <_fflush_r+0x1a>
 800643a:	6a03      	ldr	r3, [r0, #32]
 800643c:	b90b      	cbnz	r3, 8006442 <_fflush_r+0x1a>
 800643e:	f7fe fb97 	bl	8004b70 <__sinit>
 8006442:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d0f3      	beq.n	8006432 <_fflush_r+0xa>
 800644a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800644c:	07d0      	lsls	r0, r2, #31
 800644e:	d404      	bmi.n	800645a <_fflush_r+0x32>
 8006450:	0599      	lsls	r1, r3, #22
 8006452:	d402      	bmi.n	800645a <_fflush_r+0x32>
 8006454:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006456:	f7fe fc82 	bl	8004d5e <__retarget_lock_acquire_recursive>
 800645a:	4628      	mov	r0, r5
 800645c:	4621      	mov	r1, r4
 800645e:	f7ff ff63 	bl	8006328 <__sflush_r>
 8006462:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006464:	4605      	mov	r5, r0
 8006466:	07da      	lsls	r2, r3, #31
 8006468:	d4e4      	bmi.n	8006434 <_fflush_r+0xc>
 800646a:	89a3      	ldrh	r3, [r4, #12]
 800646c:	059b      	lsls	r3, r3, #22
 800646e:	d4e1      	bmi.n	8006434 <_fflush_r+0xc>
 8006470:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006472:	f7fe fc75 	bl	8004d60 <__retarget_lock_release_recursive>
 8006476:	e7dd      	b.n	8006434 <_fflush_r+0xc>

08006478 <_sbrk_r>:
 8006478:	b538      	push	{r3, r4, r5, lr}
 800647a:	2300      	movs	r3, #0
 800647c:	4d05      	ldr	r5, [pc, #20]	@ (8006494 <_sbrk_r+0x1c>)
 800647e:	4604      	mov	r4, r0
 8006480:	4608      	mov	r0, r1
 8006482:	602b      	str	r3, [r5, #0]
 8006484:	f7fb f80c 	bl	80014a0 <_sbrk>
 8006488:	1c43      	adds	r3, r0, #1
 800648a:	d102      	bne.n	8006492 <_sbrk_r+0x1a>
 800648c:	682b      	ldr	r3, [r5, #0]
 800648e:	b103      	cbz	r3, 8006492 <_sbrk_r+0x1a>
 8006490:	6023      	str	r3, [r4, #0]
 8006492:	bd38      	pop	{r3, r4, r5, pc}
 8006494:	20000504 	.word	0x20000504

08006498 <memcpy>:
 8006498:	440a      	add	r2, r1
 800649a:	4291      	cmp	r1, r2
 800649c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80064a0:	d100      	bne.n	80064a4 <memcpy+0xc>
 80064a2:	4770      	bx	lr
 80064a4:	b510      	push	{r4, lr}
 80064a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80064aa:	4291      	cmp	r1, r2
 80064ac:	f803 4f01 	strb.w	r4, [r3, #1]!
 80064b0:	d1f9      	bne.n	80064a6 <memcpy+0xe>
 80064b2:	bd10      	pop	{r4, pc}

080064b4 <__assert_func>:
 80064b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80064b6:	4614      	mov	r4, r2
 80064b8:	461a      	mov	r2, r3
 80064ba:	4b09      	ldr	r3, [pc, #36]	@ (80064e0 <__assert_func+0x2c>)
 80064bc:	4605      	mov	r5, r0
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	68d8      	ldr	r0, [r3, #12]
 80064c2:	b14c      	cbz	r4, 80064d8 <__assert_func+0x24>
 80064c4:	4b07      	ldr	r3, [pc, #28]	@ (80064e4 <__assert_func+0x30>)
 80064c6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80064ca:	9100      	str	r1, [sp, #0]
 80064cc:	462b      	mov	r3, r5
 80064ce:	4906      	ldr	r1, [pc, #24]	@ (80064e8 <__assert_func+0x34>)
 80064d0:	f000 f842 	bl	8006558 <fiprintf>
 80064d4:	f000 f852 	bl	800657c <abort>
 80064d8:	4b04      	ldr	r3, [pc, #16]	@ (80064ec <__assert_func+0x38>)
 80064da:	461c      	mov	r4, r3
 80064dc:	e7f3      	b.n	80064c6 <__assert_func+0x12>
 80064de:	bf00      	nop
 80064e0:	20000018 	.word	0x20000018
 80064e4:	08006c26 	.word	0x08006c26
 80064e8:	08006c33 	.word	0x08006c33
 80064ec:	08006c61 	.word	0x08006c61

080064f0 <_calloc_r>:
 80064f0:	b570      	push	{r4, r5, r6, lr}
 80064f2:	fba1 5402 	umull	r5, r4, r1, r2
 80064f6:	b934      	cbnz	r4, 8006506 <_calloc_r+0x16>
 80064f8:	4629      	mov	r1, r5
 80064fa:	f7ff fb0f 	bl	8005b1c <_malloc_r>
 80064fe:	4606      	mov	r6, r0
 8006500:	b928      	cbnz	r0, 800650e <_calloc_r+0x1e>
 8006502:	4630      	mov	r0, r6
 8006504:	bd70      	pop	{r4, r5, r6, pc}
 8006506:	220c      	movs	r2, #12
 8006508:	2600      	movs	r6, #0
 800650a:	6002      	str	r2, [r0, #0]
 800650c:	e7f9      	b.n	8006502 <_calloc_r+0x12>
 800650e:	462a      	mov	r2, r5
 8006510:	4621      	mov	r1, r4
 8006512:	f7fe fba6 	bl	8004c62 <memset>
 8006516:	e7f4      	b.n	8006502 <_calloc_r+0x12>

08006518 <__ascii_mbtowc>:
 8006518:	b082      	sub	sp, #8
 800651a:	b901      	cbnz	r1, 800651e <__ascii_mbtowc+0x6>
 800651c:	a901      	add	r1, sp, #4
 800651e:	b142      	cbz	r2, 8006532 <__ascii_mbtowc+0x1a>
 8006520:	b14b      	cbz	r3, 8006536 <__ascii_mbtowc+0x1e>
 8006522:	7813      	ldrb	r3, [r2, #0]
 8006524:	600b      	str	r3, [r1, #0]
 8006526:	7812      	ldrb	r2, [r2, #0]
 8006528:	1e10      	subs	r0, r2, #0
 800652a:	bf18      	it	ne
 800652c:	2001      	movne	r0, #1
 800652e:	b002      	add	sp, #8
 8006530:	4770      	bx	lr
 8006532:	4610      	mov	r0, r2
 8006534:	e7fb      	b.n	800652e <__ascii_mbtowc+0x16>
 8006536:	f06f 0001 	mvn.w	r0, #1
 800653a:	e7f8      	b.n	800652e <__ascii_mbtowc+0x16>

0800653c <__ascii_wctomb>:
 800653c:	4603      	mov	r3, r0
 800653e:	4608      	mov	r0, r1
 8006540:	b141      	cbz	r1, 8006554 <__ascii_wctomb+0x18>
 8006542:	2aff      	cmp	r2, #255	@ 0xff
 8006544:	d904      	bls.n	8006550 <__ascii_wctomb+0x14>
 8006546:	228a      	movs	r2, #138	@ 0x8a
 8006548:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800654c:	601a      	str	r2, [r3, #0]
 800654e:	4770      	bx	lr
 8006550:	2001      	movs	r0, #1
 8006552:	700a      	strb	r2, [r1, #0]
 8006554:	4770      	bx	lr
	...

08006558 <fiprintf>:
 8006558:	b40e      	push	{r1, r2, r3}
 800655a:	b503      	push	{r0, r1, lr}
 800655c:	4601      	mov	r1, r0
 800655e:	ab03      	add	r3, sp, #12
 8006560:	4805      	ldr	r0, [pc, #20]	@ (8006578 <fiprintf+0x20>)
 8006562:	f853 2b04 	ldr.w	r2, [r3], #4
 8006566:	6800      	ldr	r0, [r0, #0]
 8006568:	9301      	str	r3, [sp, #4]
 800656a:	f000 f835 	bl	80065d8 <_vfiprintf_r>
 800656e:	b002      	add	sp, #8
 8006570:	f85d eb04 	ldr.w	lr, [sp], #4
 8006574:	b003      	add	sp, #12
 8006576:	4770      	bx	lr
 8006578:	20000018 	.word	0x20000018

0800657c <abort>:
 800657c:	2006      	movs	r0, #6
 800657e:	b508      	push	{r3, lr}
 8006580:	f000 f9fe 	bl	8006980 <raise>
 8006584:	2001      	movs	r0, #1
 8006586:	f7fa ff16 	bl	80013b6 <_exit>

0800658a <__sfputc_r>:
 800658a:	6893      	ldr	r3, [r2, #8]
 800658c:	b410      	push	{r4}
 800658e:	3b01      	subs	r3, #1
 8006590:	2b00      	cmp	r3, #0
 8006592:	6093      	str	r3, [r2, #8]
 8006594:	da07      	bge.n	80065a6 <__sfputc_r+0x1c>
 8006596:	6994      	ldr	r4, [r2, #24]
 8006598:	42a3      	cmp	r3, r4
 800659a:	db01      	blt.n	80065a0 <__sfputc_r+0x16>
 800659c:	290a      	cmp	r1, #10
 800659e:	d102      	bne.n	80065a6 <__sfputc_r+0x1c>
 80065a0:	bc10      	pop	{r4}
 80065a2:	f000 b931 	b.w	8006808 <__swbuf_r>
 80065a6:	6813      	ldr	r3, [r2, #0]
 80065a8:	1c58      	adds	r0, r3, #1
 80065aa:	6010      	str	r0, [r2, #0]
 80065ac:	7019      	strb	r1, [r3, #0]
 80065ae:	4608      	mov	r0, r1
 80065b0:	bc10      	pop	{r4}
 80065b2:	4770      	bx	lr

080065b4 <__sfputs_r>:
 80065b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065b6:	4606      	mov	r6, r0
 80065b8:	460f      	mov	r7, r1
 80065ba:	4614      	mov	r4, r2
 80065bc:	18d5      	adds	r5, r2, r3
 80065be:	42ac      	cmp	r4, r5
 80065c0:	d101      	bne.n	80065c6 <__sfputs_r+0x12>
 80065c2:	2000      	movs	r0, #0
 80065c4:	e007      	b.n	80065d6 <__sfputs_r+0x22>
 80065c6:	463a      	mov	r2, r7
 80065c8:	4630      	mov	r0, r6
 80065ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80065ce:	f7ff ffdc 	bl	800658a <__sfputc_r>
 80065d2:	1c43      	adds	r3, r0, #1
 80065d4:	d1f3      	bne.n	80065be <__sfputs_r+0xa>
 80065d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080065d8 <_vfiprintf_r>:
 80065d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065dc:	460d      	mov	r5, r1
 80065de:	4614      	mov	r4, r2
 80065e0:	4698      	mov	r8, r3
 80065e2:	4606      	mov	r6, r0
 80065e4:	b09d      	sub	sp, #116	@ 0x74
 80065e6:	b118      	cbz	r0, 80065f0 <_vfiprintf_r+0x18>
 80065e8:	6a03      	ldr	r3, [r0, #32]
 80065ea:	b90b      	cbnz	r3, 80065f0 <_vfiprintf_r+0x18>
 80065ec:	f7fe fac0 	bl	8004b70 <__sinit>
 80065f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80065f2:	07d9      	lsls	r1, r3, #31
 80065f4:	d405      	bmi.n	8006602 <_vfiprintf_r+0x2a>
 80065f6:	89ab      	ldrh	r3, [r5, #12]
 80065f8:	059a      	lsls	r2, r3, #22
 80065fa:	d402      	bmi.n	8006602 <_vfiprintf_r+0x2a>
 80065fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80065fe:	f7fe fbae 	bl	8004d5e <__retarget_lock_acquire_recursive>
 8006602:	89ab      	ldrh	r3, [r5, #12]
 8006604:	071b      	lsls	r3, r3, #28
 8006606:	d501      	bpl.n	800660c <_vfiprintf_r+0x34>
 8006608:	692b      	ldr	r3, [r5, #16]
 800660a:	b99b      	cbnz	r3, 8006634 <_vfiprintf_r+0x5c>
 800660c:	4629      	mov	r1, r5
 800660e:	4630      	mov	r0, r6
 8006610:	f000 f938 	bl	8006884 <__swsetup_r>
 8006614:	b170      	cbz	r0, 8006634 <_vfiprintf_r+0x5c>
 8006616:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006618:	07dc      	lsls	r4, r3, #31
 800661a:	d504      	bpl.n	8006626 <_vfiprintf_r+0x4e>
 800661c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006620:	b01d      	add	sp, #116	@ 0x74
 8006622:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006626:	89ab      	ldrh	r3, [r5, #12]
 8006628:	0598      	lsls	r0, r3, #22
 800662a:	d4f7      	bmi.n	800661c <_vfiprintf_r+0x44>
 800662c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800662e:	f7fe fb97 	bl	8004d60 <__retarget_lock_release_recursive>
 8006632:	e7f3      	b.n	800661c <_vfiprintf_r+0x44>
 8006634:	2300      	movs	r3, #0
 8006636:	9309      	str	r3, [sp, #36]	@ 0x24
 8006638:	2320      	movs	r3, #32
 800663a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800663e:	2330      	movs	r3, #48	@ 0x30
 8006640:	f04f 0901 	mov.w	r9, #1
 8006644:	f8cd 800c 	str.w	r8, [sp, #12]
 8006648:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80067f4 <_vfiprintf_r+0x21c>
 800664c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006650:	4623      	mov	r3, r4
 8006652:	469a      	mov	sl, r3
 8006654:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006658:	b10a      	cbz	r2, 800665e <_vfiprintf_r+0x86>
 800665a:	2a25      	cmp	r2, #37	@ 0x25
 800665c:	d1f9      	bne.n	8006652 <_vfiprintf_r+0x7a>
 800665e:	ebba 0b04 	subs.w	fp, sl, r4
 8006662:	d00b      	beq.n	800667c <_vfiprintf_r+0xa4>
 8006664:	465b      	mov	r3, fp
 8006666:	4622      	mov	r2, r4
 8006668:	4629      	mov	r1, r5
 800666a:	4630      	mov	r0, r6
 800666c:	f7ff ffa2 	bl	80065b4 <__sfputs_r>
 8006670:	3001      	adds	r0, #1
 8006672:	f000 80a7 	beq.w	80067c4 <_vfiprintf_r+0x1ec>
 8006676:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006678:	445a      	add	r2, fp
 800667a:	9209      	str	r2, [sp, #36]	@ 0x24
 800667c:	f89a 3000 	ldrb.w	r3, [sl]
 8006680:	2b00      	cmp	r3, #0
 8006682:	f000 809f 	beq.w	80067c4 <_vfiprintf_r+0x1ec>
 8006686:	2300      	movs	r3, #0
 8006688:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800668c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006690:	f10a 0a01 	add.w	sl, sl, #1
 8006694:	9304      	str	r3, [sp, #16]
 8006696:	9307      	str	r3, [sp, #28]
 8006698:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800669c:	931a      	str	r3, [sp, #104]	@ 0x68
 800669e:	4654      	mov	r4, sl
 80066a0:	2205      	movs	r2, #5
 80066a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066a6:	4853      	ldr	r0, [pc, #332]	@ (80067f4 <_vfiprintf_r+0x21c>)
 80066a8:	f7fe fb5b 	bl	8004d62 <memchr>
 80066ac:	9a04      	ldr	r2, [sp, #16]
 80066ae:	b9d8      	cbnz	r0, 80066e8 <_vfiprintf_r+0x110>
 80066b0:	06d1      	lsls	r1, r2, #27
 80066b2:	bf44      	itt	mi
 80066b4:	2320      	movmi	r3, #32
 80066b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80066ba:	0713      	lsls	r3, r2, #28
 80066bc:	bf44      	itt	mi
 80066be:	232b      	movmi	r3, #43	@ 0x2b
 80066c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80066c4:	f89a 3000 	ldrb.w	r3, [sl]
 80066c8:	2b2a      	cmp	r3, #42	@ 0x2a
 80066ca:	d015      	beq.n	80066f8 <_vfiprintf_r+0x120>
 80066cc:	4654      	mov	r4, sl
 80066ce:	2000      	movs	r0, #0
 80066d0:	f04f 0c0a 	mov.w	ip, #10
 80066d4:	9a07      	ldr	r2, [sp, #28]
 80066d6:	4621      	mov	r1, r4
 80066d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80066dc:	3b30      	subs	r3, #48	@ 0x30
 80066de:	2b09      	cmp	r3, #9
 80066e0:	d94b      	bls.n	800677a <_vfiprintf_r+0x1a2>
 80066e2:	b1b0      	cbz	r0, 8006712 <_vfiprintf_r+0x13a>
 80066e4:	9207      	str	r2, [sp, #28]
 80066e6:	e014      	b.n	8006712 <_vfiprintf_r+0x13a>
 80066e8:	eba0 0308 	sub.w	r3, r0, r8
 80066ec:	fa09 f303 	lsl.w	r3, r9, r3
 80066f0:	4313      	orrs	r3, r2
 80066f2:	46a2      	mov	sl, r4
 80066f4:	9304      	str	r3, [sp, #16]
 80066f6:	e7d2      	b.n	800669e <_vfiprintf_r+0xc6>
 80066f8:	9b03      	ldr	r3, [sp, #12]
 80066fa:	1d19      	adds	r1, r3, #4
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	9103      	str	r1, [sp, #12]
 8006700:	2b00      	cmp	r3, #0
 8006702:	bfbb      	ittet	lt
 8006704:	425b      	neglt	r3, r3
 8006706:	f042 0202 	orrlt.w	r2, r2, #2
 800670a:	9307      	strge	r3, [sp, #28]
 800670c:	9307      	strlt	r3, [sp, #28]
 800670e:	bfb8      	it	lt
 8006710:	9204      	strlt	r2, [sp, #16]
 8006712:	7823      	ldrb	r3, [r4, #0]
 8006714:	2b2e      	cmp	r3, #46	@ 0x2e
 8006716:	d10a      	bne.n	800672e <_vfiprintf_r+0x156>
 8006718:	7863      	ldrb	r3, [r4, #1]
 800671a:	2b2a      	cmp	r3, #42	@ 0x2a
 800671c:	d132      	bne.n	8006784 <_vfiprintf_r+0x1ac>
 800671e:	9b03      	ldr	r3, [sp, #12]
 8006720:	3402      	adds	r4, #2
 8006722:	1d1a      	adds	r2, r3, #4
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	9203      	str	r2, [sp, #12]
 8006728:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800672c:	9305      	str	r3, [sp, #20]
 800672e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80067f8 <_vfiprintf_r+0x220>
 8006732:	2203      	movs	r2, #3
 8006734:	4650      	mov	r0, sl
 8006736:	7821      	ldrb	r1, [r4, #0]
 8006738:	f7fe fb13 	bl	8004d62 <memchr>
 800673c:	b138      	cbz	r0, 800674e <_vfiprintf_r+0x176>
 800673e:	2240      	movs	r2, #64	@ 0x40
 8006740:	9b04      	ldr	r3, [sp, #16]
 8006742:	eba0 000a 	sub.w	r0, r0, sl
 8006746:	4082      	lsls	r2, r0
 8006748:	4313      	orrs	r3, r2
 800674a:	3401      	adds	r4, #1
 800674c:	9304      	str	r3, [sp, #16]
 800674e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006752:	2206      	movs	r2, #6
 8006754:	4829      	ldr	r0, [pc, #164]	@ (80067fc <_vfiprintf_r+0x224>)
 8006756:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800675a:	f7fe fb02 	bl	8004d62 <memchr>
 800675e:	2800      	cmp	r0, #0
 8006760:	d03f      	beq.n	80067e2 <_vfiprintf_r+0x20a>
 8006762:	4b27      	ldr	r3, [pc, #156]	@ (8006800 <_vfiprintf_r+0x228>)
 8006764:	bb1b      	cbnz	r3, 80067ae <_vfiprintf_r+0x1d6>
 8006766:	9b03      	ldr	r3, [sp, #12]
 8006768:	3307      	adds	r3, #7
 800676a:	f023 0307 	bic.w	r3, r3, #7
 800676e:	3308      	adds	r3, #8
 8006770:	9303      	str	r3, [sp, #12]
 8006772:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006774:	443b      	add	r3, r7
 8006776:	9309      	str	r3, [sp, #36]	@ 0x24
 8006778:	e76a      	b.n	8006650 <_vfiprintf_r+0x78>
 800677a:	460c      	mov	r4, r1
 800677c:	2001      	movs	r0, #1
 800677e:	fb0c 3202 	mla	r2, ip, r2, r3
 8006782:	e7a8      	b.n	80066d6 <_vfiprintf_r+0xfe>
 8006784:	2300      	movs	r3, #0
 8006786:	f04f 0c0a 	mov.w	ip, #10
 800678a:	4619      	mov	r1, r3
 800678c:	3401      	adds	r4, #1
 800678e:	9305      	str	r3, [sp, #20]
 8006790:	4620      	mov	r0, r4
 8006792:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006796:	3a30      	subs	r2, #48	@ 0x30
 8006798:	2a09      	cmp	r2, #9
 800679a:	d903      	bls.n	80067a4 <_vfiprintf_r+0x1cc>
 800679c:	2b00      	cmp	r3, #0
 800679e:	d0c6      	beq.n	800672e <_vfiprintf_r+0x156>
 80067a0:	9105      	str	r1, [sp, #20]
 80067a2:	e7c4      	b.n	800672e <_vfiprintf_r+0x156>
 80067a4:	4604      	mov	r4, r0
 80067a6:	2301      	movs	r3, #1
 80067a8:	fb0c 2101 	mla	r1, ip, r1, r2
 80067ac:	e7f0      	b.n	8006790 <_vfiprintf_r+0x1b8>
 80067ae:	ab03      	add	r3, sp, #12
 80067b0:	9300      	str	r3, [sp, #0]
 80067b2:	462a      	mov	r2, r5
 80067b4:	4630      	mov	r0, r6
 80067b6:	4b13      	ldr	r3, [pc, #76]	@ (8006804 <_vfiprintf_r+0x22c>)
 80067b8:	a904      	add	r1, sp, #16
 80067ba:	f7fd fd91 	bl	80042e0 <_printf_float>
 80067be:	4607      	mov	r7, r0
 80067c0:	1c78      	adds	r0, r7, #1
 80067c2:	d1d6      	bne.n	8006772 <_vfiprintf_r+0x19a>
 80067c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80067c6:	07d9      	lsls	r1, r3, #31
 80067c8:	d405      	bmi.n	80067d6 <_vfiprintf_r+0x1fe>
 80067ca:	89ab      	ldrh	r3, [r5, #12]
 80067cc:	059a      	lsls	r2, r3, #22
 80067ce:	d402      	bmi.n	80067d6 <_vfiprintf_r+0x1fe>
 80067d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80067d2:	f7fe fac5 	bl	8004d60 <__retarget_lock_release_recursive>
 80067d6:	89ab      	ldrh	r3, [r5, #12]
 80067d8:	065b      	lsls	r3, r3, #25
 80067da:	f53f af1f 	bmi.w	800661c <_vfiprintf_r+0x44>
 80067de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80067e0:	e71e      	b.n	8006620 <_vfiprintf_r+0x48>
 80067e2:	ab03      	add	r3, sp, #12
 80067e4:	9300      	str	r3, [sp, #0]
 80067e6:	462a      	mov	r2, r5
 80067e8:	4630      	mov	r0, r6
 80067ea:	4b06      	ldr	r3, [pc, #24]	@ (8006804 <_vfiprintf_r+0x22c>)
 80067ec:	a904      	add	r1, sp, #16
 80067ee:	f7fe f815 	bl	800481c <_printf_i>
 80067f2:	e7e4      	b.n	80067be <_vfiprintf_r+0x1e6>
 80067f4:	08006c62 	.word	0x08006c62
 80067f8:	08006c68 	.word	0x08006c68
 80067fc:	08006c6c 	.word	0x08006c6c
 8006800:	080042e1 	.word	0x080042e1
 8006804:	080065b5 	.word	0x080065b5

08006808 <__swbuf_r>:
 8006808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800680a:	460e      	mov	r6, r1
 800680c:	4614      	mov	r4, r2
 800680e:	4605      	mov	r5, r0
 8006810:	b118      	cbz	r0, 800681a <__swbuf_r+0x12>
 8006812:	6a03      	ldr	r3, [r0, #32]
 8006814:	b90b      	cbnz	r3, 800681a <__swbuf_r+0x12>
 8006816:	f7fe f9ab 	bl	8004b70 <__sinit>
 800681a:	69a3      	ldr	r3, [r4, #24]
 800681c:	60a3      	str	r3, [r4, #8]
 800681e:	89a3      	ldrh	r3, [r4, #12]
 8006820:	071a      	lsls	r2, r3, #28
 8006822:	d501      	bpl.n	8006828 <__swbuf_r+0x20>
 8006824:	6923      	ldr	r3, [r4, #16]
 8006826:	b943      	cbnz	r3, 800683a <__swbuf_r+0x32>
 8006828:	4621      	mov	r1, r4
 800682a:	4628      	mov	r0, r5
 800682c:	f000 f82a 	bl	8006884 <__swsetup_r>
 8006830:	b118      	cbz	r0, 800683a <__swbuf_r+0x32>
 8006832:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8006836:	4638      	mov	r0, r7
 8006838:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800683a:	6823      	ldr	r3, [r4, #0]
 800683c:	6922      	ldr	r2, [r4, #16]
 800683e:	b2f6      	uxtb	r6, r6
 8006840:	1a98      	subs	r0, r3, r2
 8006842:	6963      	ldr	r3, [r4, #20]
 8006844:	4637      	mov	r7, r6
 8006846:	4283      	cmp	r3, r0
 8006848:	dc05      	bgt.n	8006856 <__swbuf_r+0x4e>
 800684a:	4621      	mov	r1, r4
 800684c:	4628      	mov	r0, r5
 800684e:	f7ff fdeb 	bl	8006428 <_fflush_r>
 8006852:	2800      	cmp	r0, #0
 8006854:	d1ed      	bne.n	8006832 <__swbuf_r+0x2a>
 8006856:	68a3      	ldr	r3, [r4, #8]
 8006858:	3b01      	subs	r3, #1
 800685a:	60a3      	str	r3, [r4, #8]
 800685c:	6823      	ldr	r3, [r4, #0]
 800685e:	1c5a      	adds	r2, r3, #1
 8006860:	6022      	str	r2, [r4, #0]
 8006862:	701e      	strb	r6, [r3, #0]
 8006864:	6962      	ldr	r2, [r4, #20]
 8006866:	1c43      	adds	r3, r0, #1
 8006868:	429a      	cmp	r2, r3
 800686a:	d004      	beq.n	8006876 <__swbuf_r+0x6e>
 800686c:	89a3      	ldrh	r3, [r4, #12]
 800686e:	07db      	lsls	r3, r3, #31
 8006870:	d5e1      	bpl.n	8006836 <__swbuf_r+0x2e>
 8006872:	2e0a      	cmp	r6, #10
 8006874:	d1df      	bne.n	8006836 <__swbuf_r+0x2e>
 8006876:	4621      	mov	r1, r4
 8006878:	4628      	mov	r0, r5
 800687a:	f7ff fdd5 	bl	8006428 <_fflush_r>
 800687e:	2800      	cmp	r0, #0
 8006880:	d0d9      	beq.n	8006836 <__swbuf_r+0x2e>
 8006882:	e7d6      	b.n	8006832 <__swbuf_r+0x2a>

08006884 <__swsetup_r>:
 8006884:	b538      	push	{r3, r4, r5, lr}
 8006886:	4b29      	ldr	r3, [pc, #164]	@ (800692c <__swsetup_r+0xa8>)
 8006888:	4605      	mov	r5, r0
 800688a:	6818      	ldr	r0, [r3, #0]
 800688c:	460c      	mov	r4, r1
 800688e:	b118      	cbz	r0, 8006898 <__swsetup_r+0x14>
 8006890:	6a03      	ldr	r3, [r0, #32]
 8006892:	b90b      	cbnz	r3, 8006898 <__swsetup_r+0x14>
 8006894:	f7fe f96c 	bl	8004b70 <__sinit>
 8006898:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800689c:	0719      	lsls	r1, r3, #28
 800689e:	d422      	bmi.n	80068e6 <__swsetup_r+0x62>
 80068a0:	06da      	lsls	r2, r3, #27
 80068a2:	d407      	bmi.n	80068b4 <__swsetup_r+0x30>
 80068a4:	2209      	movs	r2, #9
 80068a6:	602a      	str	r2, [r5, #0]
 80068a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80068ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80068b0:	81a3      	strh	r3, [r4, #12]
 80068b2:	e033      	b.n	800691c <__swsetup_r+0x98>
 80068b4:	0758      	lsls	r0, r3, #29
 80068b6:	d512      	bpl.n	80068de <__swsetup_r+0x5a>
 80068b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80068ba:	b141      	cbz	r1, 80068ce <__swsetup_r+0x4a>
 80068bc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80068c0:	4299      	cmp	r1, r3
 80068c2:	d002      	beq.n	80068ca <__swsetup_r+0x46>
 80068c4:	4628      	mov	r0, r5
 80068c6:	f7ff f8b7 	bl	8005a38 <_free_r>
 80068ca:	2300      	movs	r3, #0
 80068cc:	6363      	str	r3, [r4, #52]	@ 0x34
 80068ce:	89a3      	ldrh	r3, [r4, #12]
 80068d0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80068d4:	81a3      	strh	r3, [r4, #12]
 80068d6:	2300      	movs	r3, #0
 80068d8:	6063      	str	r3, [r4, #4]
 80068da:	6923      	ldr	r3, [r4, #16]
 80068dc:	6023      	str	r3, [r4, #0]
 80068de:	89a3      	ldrh	r3, [r4, #12]
 80068e0:	f043 0308 	orr.w	r3, r3, #8
 80068e4:	81a3      	strh	r3, [r4, #12]
 80068e6:	6923      	ldr	r3, [r4, #16]
 80068e8:	b94b      	cbnz	r3, 80068fe <__swsetup_r+0x7a>
 80068ea:	89a3      	ldrh	r3, [r4, #12]
 80068ec:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80068f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80068f4:	d003      	beq.n	80068fe <__swsetup_r+0x7a>
 80068f6:	4621      	mov	r1, r4
 80068f8:	4628      	mov	r0, r5
 80068fa:	f000 f882 	bl	8006a02 <__smakebuf_r>
 80068fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006902:	f013 0201 	ands.w	r2, r3, #1
 8006906:	d00a      	beq.n	800691e <__swsetup_r+0x9a>
 8006908:	2200      	movs	r2, #0
 800690a:	60a2      	str	r2, [r4, #8]
 800690c:	6962      	ldr	r2, [r4, #20]
 800690e:	4252      	negs	r2, r2
 8006910:	61a2      	str	r2, [r4, #24]
 8006912:	6922      	ldr	r2, [r4, #16]
 8006914:	b942      	cbnz	r2, 8006928 <__swsetup_r+0xa4>
 8006916:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800691a:	d1c5      	bne.n	80068a8 <__swsetup_r+0x24>
 800691c:	bd38      	pop	{r3, r4, r5, pc}
 800691e:	0799      	lsls	r1, r3, #30
 8006920:	bf58      	it	pl
 8006922:	6962      	ldrpl	r2, [r4, #20]
 8006924:	60a2      	str	r2, [r4, #8]
 8006926:	e7f4      	b.n	8006912 <__swsetup_r+0x8e>
 8006928:	2000      	movs	r0, #0
 800692a:	e7f7      	b.n	800691c <__swsetup_r+0x98>
 800692c:	20000018 	.word	0x20000018

08006930 <_raise_r>:
 8006930:	291f      	cmp	r1, #31
 8006932:	b538      	push	{r3, r4, r5, lr}
 8006934:	4605      	mov	r5, r0
 8006936:	460c      	mov	r4, r1
 8006938:	d904      	bls.n	8006944 <_raise_r+0x14>
 800693a:	2316      	movs	r3, #22
 800693c:	6003      	str	r3, [r0, #0]
 800693e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006942:	bd38      	pop	{r3, r4, r5, pc}
 8006944:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006946:	b112      	cbz	r2, 800694e <_raise_r+0x1e>
 8006948:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800694c:	b94b      	cbnz	r3, 8006962 <_raise_r+0x32>
 800694e:	4628      	mov	r0, r5
 8006950:	f000 f830 	bl	80069b4 <_getpid_r>
 8006954:	4622      	mov	r2, r4
 8006956:	4601      	mov	r1, r0
 8006958:	4628      	mov	r0, r5
 800695a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800695e:	f000 b817 	b.w	8006990 <_kill_r>
 8006962:	2b01      	cmp	r3, #1
 8006964:	d00a      	beq.n	800697c <_raise_r+0x4c>
 8006966:	1c59      	adds	r1, r3, #1
 8006968:	d103      	bne.n	8006972 <_raise_r+0x42>
 800696a:	2316      	movs	r3, #22
 800696c:	6003      	str	r3, [r0, #0]
 800696e:	2001      	movs	r0, #1
 8006970:	e7e7      	b.n	8006942 <_raise_r+0x12>
 8006972:	2100      	movs	r1, #0
 8006974:	4620      	mov	r0, r4
 8006976:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800697a:	4798      	blx	r3
 800697c:	2000      	movs	r0, #0
 800697e:	e7e0      	b.n	8006942 <_raise_r+0x12>

08006980 <raise>:
 8006980:	4b02      	ldr	r3, [pc, #8]	@ (800698c <raise+0xc>)
 8006982:	4601      	mov	r1, r0
 8006984:	6818      	ldr	r0, [r3, #0]
 8006986:	f7ff bfd3 	b.w	8006930 <_raise_r>
 800698a:	bf00      	nop
 800698c:	20000018 	.word	0x20000018

08006990 <_kill_r>:
 8006990:	b538      	push	{r3, r4, r5, lr}
 8006992:	2300      	movs	r3, #0
 8006994:	4d06      	ldr	r5, [pc, #24]	@ (80069b0 <_kill_r+0x20>)
 8006996:	4604      	mov	r4, r0
 8006998:	4608      	mov	r0, r1
 800699a:	4611      	mov	r1, r2
 800699c:	602b      	str	r3, [r5, #0]
 800699e:	f7fa fcfa 	bl	8001396 <_kill>
 80069a2:	1c43      	adds	r3, r0, #1
 80069a4:	d102      	bne.n	80069ac <_kill_r+0x1c>
 80069a6:	682b      	ldr	r3, [r5, #0]
 80069a8:	b103      	cbz	r3, 80069ac <_kill_r+0x1c>
 80069aa:	6023      	str	r3, [r4, #0]
 80069ac:	bd38      	pop	{r3, r4, r5, pc}
 80069ae:	bf00      	nop
 80069b0:	20000504 	.word	0x20000504

080069b4 <_getpid_r>:
 80069b4:	f7fa bce8 	b.w	8001388 <_getpid>

080069b8 <__swhatbuf_r>:
 80069b8:	b570      	push	{r4, r5, r6, lr}
 80069ba:	460c      	mov	r4, r1
 80069bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069c0:	4615      	mov	r5, r2
 80069c2:	2900      	cmp	r1, #0
 80069c4:	461e      	mov	r6, r3
 80069c6:	b096      	sub	sp, #88	@ 0x58
 80069c8:	da0c      	bge.n	80069e4 <__swhatbuf_r+0x2c>
 80069ca:	89a3      	ldrh	r3, [r4, #12]
 80069cc:	2100      	movs	r1, #0
 80069ce:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80069d2:	bf14      	ite	ne
 80069d4:	2340      	movne	r3, #64	@ 0x40
 80069d6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80069da:	2000      	movs	r0, #0
 80069dc:	6031      	str	r1, [r6, #0]
 80069de:	602b      	str	r3, [r5, #0]
 80069e0:	b016      	add	sp, #88	@ 0x58
 80069e2:	bd70      	pop	{r4, r5, r6, pc}
 80069e4:	466a      	mov	r2, sp
 80069e6:	f000 f849 	bl	8006a7c <_fstat_r>
 80069ea:	2800      	cmp	r0, #0
 80069ec:	dbed      	blt.n	80069ca <__swhatbuf_r+0x12>
 80069ee:	9901      	ldr	r1, [sp, #4]
 80069f0:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80069f4:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80069f8:	4259      	negs	r1, r3
 80069fa:	4159      	adcs	r1, r3
 80069fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006a00:	e7eb      	b.n	80069da <__swhatbuf_r+0x22>

08006a02 <__smakebuf_r>:
 8006a02:	898b      	ldrh	r3, [r1, #12]
 8006a04:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006a06:	079d      	lsls	r5, r3, #30
 8006a08:	4606      	mov	r6, r0
 8006a0a:	460c      	mov	r4, r1
 8006a0c:	d507      	bpl.n	8006a1e <__smakebuf_r+0x1c>
 8006a0e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006a12:	6023      	str	r3, [r4, #0]
 8006a14:	6123      	str	r3, [r4, #16]
 8006a16:	2301      	movs	r3, #1
 8006a18:	6163      	str	r3, [r4, #20]
 8006a1a:	b003      	add	sp, #12
 8006a1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a1e:	466a      	mov	r2, sp
 8006a20:	ab01      	add	r3, sp, #4
 8006a22:	f7ff ffc9 	bl	80069b8 <__swhatbuf_r>
 8006a26:	9f00      	ldr	r7, [sp, #0]
 8006a28:	4605      	mov	r5, r0
 8006a2a:	4639      	mov	r1, r7
 8006a2c:	4630      	mov	r0, r6
 8006a2e:	f7ff f875 	bl	8005b1c <_malloc_r>
 8006a32:	b948      	cbnz	r0, 8006a48 <__smakebuf_r+0x46>
 8006a34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a38:	059a      	lsls	r2, r3, #22
 8006a3a:	d4ee      	bmi.n	8006a1a <__smakebuf_r+0x18>
 8006a3c:	f023 0303 	bic.w	r3, r3, #3
 8006a40:	f043 0302 	orr.w	r3, r3, #2
 8006a44:	81a3      	strh	r3, [r4, #12]
 8006a46:	e7e2      	b.n	8006a0e <__smakebuf_r+0xc>
 8006a48:	89a3      	ldrh	r3, [r4, #12]
 8006a4a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006a4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a52:	81a3      	strh	r3, [r4, #12]
 8006a54:	9b01      	ldr	r3, [sp, #4]
 8006a56:	6020      	str	r0, [r4, #0]
 8006a58:	b15b      	cbz	r3, 8006a72 <__smakebuf_r+0x70>
 8006a5a:	4630      	mov	r0, r6
 8006a5c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a60:	f000 f81e 	bl	8006aa0 <_isatty_r>
 8006a64:	b128      	cbz	r0, 8006a72 <__smakebuf_r+0x70>
 8006a66:	89a3      	ldrh	r3, [r4, #12]
 8006a68:	f023 0303 	bic.w	r3, r3, #3
 8006a6c:	f043 0301 	orr.w	r3, r3, #1
 8006a70:	81a3      	strh	r3, [r4, #12]
 8006a72:	89a3      	ldrh	r3, [r4, #12]
 8006a74:	431d      	orrs	r5, r3
 8006a76:	81a5      	strh	r5, [r4, #12]
 8006a78:	e7cf      	b.n	8006a1a <__smakebuf_r+0x18>
	...

08006a7c <_fstat_r>:
 8006a7c:	b538      	push	{r3, r4, r5, lr}
 8006a7e:	2300      	movs	r3, #0
 8006a80:	4d06      	ldr	r5, [pc, #24]	@ (8006a9c <_fstat_r+0x20>)
 8006a82:	4604      	mov	r4, r0
 8006a84:	4608      	mov	r0, r1
 8006a86:	4611      	mov	r1, r2
 8006a88:	602b      	str	r3, [r5, #0]
 8006a8a:	f7fa fce3 	bl	8001454 <_fstat>
 8006a8e:	1c43      	adds	r3, r0, #1
 8006a90:	d102      	bne.n	8006a98 <_fstat_r+0x1c>
 8006a92:	682b      	ldr	r3, [r5, #0]
 8006a94:	b103      	cbz	r3, 8006a98 <_fstat_r+0x1c>
 8006a96:	6023      	str	r3, [r4, #0]
 8006a98:	bd38      	pop	{r3, r4, r5, pc}
 8006a9a:	bf00      	nop
 8006a9c:	20000504 	.word	0x20000504

08006aa0 <_isatty_r>:
 8006aa0:	b538      	push	{r3, r4, r5, lr}
 8006aa2:	2300      	movs	r3, #0
 8006aa4:	4d05      	ldr	r5, [pc, #20]	@ (8006abc <_isatty_r+0x1c>)
 8006aa6:	4604      	mov	r4, r0
 8006aa8:	4608      	mov	r0, r1
 8006aaa:	602b      	str	r3, [r5, #0]
 8006aac:	f7fa fce1 	bl	8001472 <_isatty>
 8006ab0:	1c43      	adds	r3, r0, #1
 8006ab2:	d102      	bne.n	8006aba <_isatty_r+0x1a>
 8006ab4:	682b      	ldr	r3, [r5, #0]
 8006ab6:	b103      	cbz	r3, 8006aba <_isatty_r+0x1a>
 8006ab8:	6023      	str	r3, [r4, #0]
 8006aba:	bd38      	pop	{r3, r4, r5, pc}
 8006abc:	20000504 	.word	0x20000504

08006ac0 <_init>:
 8006ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ac2:	bf00      	nop
 8006ac4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ac6:	bc08      	pop	{r3}
 8006ac8:	469e      	mov	lr, r3
 8006aca:	4770      	bx	lr

08006acc <_fini>:
 8006acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ace:	bf00      	nop
 8006ad0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ad2:	bc08      	pop	{r3}
 8006ad4:	469e      	mov	lr, r3
 8006ad6:	4770      	bx	lr
