<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='3527' type='3512'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='11118'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='25769'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86InstComments.cpp' l='1305' macro='1' c='_ZN4llvm22EmitAnyX86InstCommentsEPKNS_6MCInstERNS_11raw_ostreamERKNS_11MCInstrInfoE'/>
<use f='llvm/build/lib/Target/X86/X86GenEVEX2VEXTables.inc' l='792'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='251773' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='251773' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='251781' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='251781' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86MCInstLower.cpp' l='2210' c='_ZL19addConstantCommentsPKN4llvm12MachineInstrERNS_10MCStreamerE'/>
<use f='llvm/llvm/lib/Target/X86/X86MCInstLower.cpp' l='2230' c='_ZL19addConstantCommentsPKN4llvm12MachineInstrERNS_10MCStreamerE'/>
