#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Apr 29 09:46:42 2023
# Process ID: 69736
# Current directory: E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent55956 E:\SCHOOL\2022-2023\LETNY SEMESTER\BPC-DE1\PC\digital-electronics-1-main\labs\xx-project_UART\project_UART\uart1\uart1.xpr
# Log file: E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/vivado.log
# Journal file: E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.xpr}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Nexys_FPGA.vhd}}] -no_script -reset -force -quiet
remove_files  {{E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Nexys_FPGA.vhd}}
update_compile_order -fileset sources_1
close [ open {E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/tb_reciever.vhd} w ]
add_files {{E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/tb_reciever.vhd}}
update_compile_order -fileset sources_1
close [ open {E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/tb_top.vhd} w ]
add_files {{E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/tb_top.vhd}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sim_1/new/tb_baud.vhd} w ]
add_files -fileset sim_1 {{E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sim_1/new/tb_baud.vhd}}
update_compile_order -fileset sim_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
update_compile_order -fileset sources_1
