System Interface
----------------

There is a generic interface between the system (CDM-OR1K module) and the or1k CPU core:

+-----------------+--------------+-----------------------------------------------------------+
| Signal          | Direction    | Description                                               |
+=================+==============+===========================================================+
| ``du_stall_i``  | System->OR1K | Logic '1' causes CPU to stall                             |
+-----------------+--------------+-----------------------------------------------------------+
| ``du_stall_o``  | OR1K->System | Indicates CPU has reached breakpoint condition            |
+-----------------+--------------+-----------------------------------------------------------+
| ``du_stb_i``    | System->OR1K | Access to the core debug interface                        |
+-----------------+--------------+-----------------------------------------------------------+
| ``du_ack_o``    | OR1K->System | Complete access to the core                               |
+-----------------+--------------+-----------------------------------------------------------+
| ``du_adr_i``    | System->OR1K | Address of CPU register to be read or written             |
+-----------------+--------------+-----------------------------------------------------------+
| ``du_we_i``     | System->OR1K | Write cycle when true, read cycle when false              |
+-----------------+--------------+-----------------------------------------------------------+
| ``du_dat_i``    | System->OR1K | Write data                                                |
+-----------------+--------------+-----------------------------------------------------------+
| ``du_dat_o``    | OR1K->System | Read data                                                 |
+-----------------+--------------+-----------------------------------------------------------+

