 
****************************************
Report : qor
Design : sasc_top
Version: M-2016.12-SP1
Date   : Tue Apr 15 10:30:21 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          8.58
  Critical Path Slack:           1.15
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.17
  Total Hold Violation:         -0.40
  No. of Hold Violations:        8.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          2
  Hierarchical Port Count:         46
  Leaf Cell Count:                360
  Buf/Inv Cell Count:              25
  Buf Cell Count:                   0
  Inv Cell Count:                  25
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       244
  Sequential Cell Count:          116
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      588.343362
  Noncombinational Area:   773.106072
  Buf/Inv Area:             31.768000
  Total Buffer Area:             0.00
  Total Inverter Area:          31.77
  Macro/Black Box Area:      0.000000
  Net Area:                274.842502
  -----------------------------------
  Cell Area:              1361.449434
  Design Area:            1636.291936


  Design Rules
  -----------------------------------
  Total Number of Nets:           402
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.24
  Logic Optimization:                  0.72
  Mapping Optimization:                0.92
  -----------------------------------------
  Overall Compile Time:                3.41
  Overall Compile Wall Clock Time:     3.49

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.17  TNS: 0.40  Number of Violating Paths: 8

  --------------------------------------------------------------------


1
