From f210eeaccada394711e8c8353db842102b12336b Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?=E5=90=B4=E5=B0=8F=E7=99=BD?= <296015668@qq.com>
Date: Wed, 16 Apr 2025 11:21:12 +0800
Subject: [PATCH] musl/loongarch64: Add hwcap header

---
 .../0001-loongarch64-add-hwcap-header.patch   | 39 +++++++++++++++++++
 1 file changed, 39 insertions(+)
 create mode 100644 packages/musl/1.2.5/0001-loongarch64-add-hwcap-header.patch

diff --git a/packages/musl/1.2.5/0001-loongarch64-add-hwcap-header.patch b/packages/musl/1.2.5/0001-loongarch64-add-hwcap-header.patch
new file mode 100644
index 0000000000..08b47ba004
--- /dev/null
+++ b/packages/musl/1.2.5/0001-loongarch64-add-hwcap-header.patch
@@ -0,0 +1,39 @@
+Message-Id: <20241115072642.858623-1-lixing@loongson.cn>
+Date: Fri, 15 Nov 2024 15:26:42 +0800
+From: Xing Li <lixing@...ngson.cn>
+To: musl@...ts.openwall.com
+Cc: wanghongliang@...ngson.cn
+Subject: [PATCH]     loongarch64: add bits/hwcap.h
+
+    loongarch64 have cpu feature bits defined in linux
+    for AT_HWCAP auxv entry.
+---
+ arch/loongarch64/bits/hwcap.h | 16 ++++++++++++++++
+ 1 file changed, 16 insertions(+)
+ create mode 100644 arch/loongarch64/bits/hwcap.h
+
+diff --git a/arch/loongarch64/bits/hwcap.h b/arch/loongarch64/bits/hwcap.h
+new file mode 100644
+index 00000000..355beda7
+--- /dev/null
++++ b/arch/loongarch64/bits/hwcap.h
+@@ -0,0 +1,16 @@
++/* The following must match the kernel's <asm/hwcap.h>.  */
++/* HWCAP flags */
++#define HWCAP_LOONGARCH_CPUCFG          (1 << 0)
++#define HWCAP_LOONGARCH_LAM             (1 << 1)
++#define HWCAP_LOONGARCH_UAL             (1 << 2)
++#define HWCAP_LOONGARCH_FPU             (1 << 3)
++#define HWCAP_LOONGARCH_LSX             (1 << 4)
++#define HWCAP_LOONGARCH_LASX            (1 << 5)
++#define HWCAP_LOONGARCH_CRC32           (1 << 6)
++#define HWCAP_LOONGARCH_COMPLEX         (1 << 7)
++#define HWCAP_LOONGARCH_CRYPTO          (1 << 8)
++#define HWCAP_LOONGARCH_LVZ             (1 << 9)
++#define HWCAP_LOONGARCH_LBT_X86         (1 << 10)
++#define HWCAP_LOONGARCH_LBT_ARM         (1 << 11)
++#define HWCAP_LOONGARCH_LBT_MIPS        (1 << 12)
++#define HWCAP_LOONGARCH_PTW             (1 << 13)
+-- 
+2.27.0
+
