// Seed: 3449130364
module module_0 (
    id_1,
    id_2
);
  inout logic [7:0] id_2;
  input wire id_1;
  assign module_1.id_7 = 0;
  assign #id_3 id_2[1] = id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd91,
    parameter id_3 = 32'd16,
    parameter id_6 = 32'd85,
    parameter id_7 = 32'd24
) (
    output wire id_0,
    output wand id_1,
    input  wire _id_2,
    input  tri0 _id_3
    , _id_6,
    input  tri1 id_4
);
  assign id_1 = id_3;
  wire _id_7;
  wire [1 : -1] id_8;
  logic [7:0][id_3 : id_2] id_9;
  module_0 modCall_1 (
      id_8,
      id_9
  );
  wire id_10;
  ;
  wire id_11;
  ;
  wire id_12;
  assign id_12 = id_11;
  assign id_9[id_7-id_6 : id_2] = -1;
endmodule
