/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [11:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [13:0] celloutsig_0_27z;
  wire [7:0] celloutsig_0_28z;
  wire [5:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [9:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [16:0] celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_15z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [29:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [61:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~celloutsig_1_0z[6];
  assign celloutsig_0_20z = ~in_data[61];
  assign celloutsig_0_4z = ~((celloutsig_0_2z[5] | celloutsig_0_2z[0]) & (celloutsig_0_2z[5] | celloutsig_0_3z[6]));
  assign celloutsig_1_19z = ~((celloutsig_1_13z | celloutsig_1_4z) & (celloutsig_1_15z[0] | celloutsig_1_5z[42]));
  assign celloutsig_0_11z = ~((celloutsig_0_6z[5] | celloutsig_0_9z[11]) & (celloutsig_0_8z[1] | celloutsig_0_2z[2]));
  assign celloutsig_0_0z = in_data[76] | ~(in_data[16]);
  assign celloutsig_1_8z = celloutsig_1_4z | ~(celloutsig_1_7z);
  assign celloutsig_0_7z = celloutsig_0_1z[2] | ~(celloutsig_0_2z[0]);
  assign celloutsig_0_17z = celloutsig_0_10z[4] | ~(celloutsig_0_4z);
  assign celloutsig_1_2z = in_data[131] ^ celloutsig_1_1z[1];
  assign celloutsig_1_4z = celloutsig_1_1z[2] ^ in_data[96];
  assign celloutsig_1_3z = { in_data[183:160], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z } + { in_data[187:168], celloutsig_1_0z };
  assign celloutsig_0_2z = { in_data[4:3], celloutsig_0_1z, celloutsig_0_0z } + { in_data[27:25], celloutsig_0_1z };
  assign celloutsig_1_12z = { celloutsig_1_0z[6:4], celloutsig_1_1z, celloutsig_1_8z } / { 1'h1, celloutsig_1_3z[12:6] };
  assign celloutsig_1_15z = { celloutsig_1_12z[4:0], celloutsig_1_2z } / { 1'h1, celloutsig_1_0z[6:2] };
  assign celloutsig_0_9z = { celloutsig_0_3z[1], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_0z } / { 1'h1, in_data[83:71], celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[93:91] / { 1'h1, in_data[7:6] };
  assign celloutsig_0_16z = in_data[51:48] / { 1'h1, celloutsig_0_1z };
  assign celloutsig_0_18z = { celloutsig_0_16z[3:2], celloutsig_0_17z } / { 1'h1, celloutsig_0_2z[2:1] };
  assign celloutsig_0_27z = { celloutsig_0_8z[2:1], celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_13z } / { 1'h1, celloutsig_0_16z[2:0], celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[156:147] / { 1'h1, in_data[104:96] };
  assign celloutsig_0_3z = in_data[23] ? { in_data[5:2], celloutsig_0_1z } : in_data[63:57];
  assign celloutsig_1_18z = celloutsig_1_12z[5] ? { celloutsig_1_12z[6], 1'h1, celloutsig_1_12z[4:3] } : { celloutsig_1_0z[9:7], celloutsig_1_2z };
  assign celloutsig_0_28z = celloutsig_0_10z[8:1] | celloutsig_0_9z[16:9];
  assign celloutsig_1_13z = | celloutsig_1_12z[5:2];
  assign celloutsig_0_5z = ~^ { in_data[82:74], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_13z = ~^ { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_1_5z = { in_data[179:169], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z } ^ in_data[169:108];
  assign celloutsig_0_8z = celloutsig_0_3z[3:1] ^ { celloutsig_0_3z[5], celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_1_1z = celloutsig_1_0z[4:1] ^ in_data[119:116];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_6z = 10'h000;
    else if (!clkin_data[0]) celloutsig_0_6z = in_data[73:64];
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_10z = 12'h000;
    else if (!clkin_data[0]) celloutsig_0_10z = { in_data[89:81], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_7z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_12z = 3'h0;
    else if (clkin_data[32]) celloutsig_0_12z = celloutsig_0_2z[2:0];
  assign { out_data[131:128], out_data[96], out_data[45:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
