{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707472582741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707472582754 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 09 10:56:22 2024 " "Processing started: Fri Feb 09 10:56:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707472582754 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707472582754 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off v_system -c v_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off v_system -c v_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707472582754 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707472583863 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707472583863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 v_system-arch " "Found design unit 1: v_system-arch" {  } { { "v_system.vhd" "" { Text "C:/Quartus/v_system/v_system.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707472602638 ""} { "Info" "ISGN_ENTITY_NAME" "1 v_system " "Found entity 1: v_system" {  } { { "v_system.vhd" "" { Text "C:/Quartus/v_system/v_system.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707472602638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707472602638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_1-logic " "Found design unit 1: and_1-logic" {  } { { "and_1.vhd" "" { Text "C:/Quartus/v_system/and_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707472602653 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_1 " "Found entity 1: and_1" {  } { { "and_1.vhd" "" { Text "C:/Quartus/v_system/and_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707472602653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707472602653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_2-logic " "Found design unit 1: and_2-logic" {  } { { "and_2.vhd" "" { Text "C:/Quartus/v_system/and_2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707472602656 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_2 " "Found entity 1: and_2" {  } { { "and_2.vhd" "" { Text "C:/Quartus/v_system/and_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707472602656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707472602656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_3-logic " "Found design unit 1: and_3-logic" {  } { { "and_3.vhd" "" { Text "C:/Quartus/v_system/and_3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707472602669 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_3 " "Found entity 1: and_3" {  } { { "and_3.vhd" "" { Text "C:/Quartus/v_system/and_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707472602669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707472602669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_4-logic " "Found design unit 1: and_4-logic" {  } { { "and_4.vhd" "" { Text "C:/Quartus/v_system/and_4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707472602669 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_4 " "Found entity 1: and_4" {  } { { "and_4.vhd" "" { Text "C:/Quartus/v_system/and_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707472602669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707472602669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bn_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bn_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BN_to_BCD-Behavioral " "Found design unit 1: BN_to_BCD-Behavioral" {  } { { "BN_to_BCD.vhd" "" { Text "C:/Quartus/v_system/BN_to_BCD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707472602687 ""} { "Info" "ISGN_ENTITY_NAME" "1 BN_to_BCD " "Found entity 1: BN_to_BCD" {  } { { "BN_to_BCD.vhd" "" { Text "C:/Quartus/v_system/BN_to_BCD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707472602687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707472602687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7s_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_7s_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_7s_2-rtl " "Found design unit 1: bcd_to_7s_2-rtl" {  } { { "BCD_to_7s_2.vhd" "" { Text "C:/Quartus/v_system/BCD_to_7s_2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707472602696 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_7s_2 " "Found entity 1: bcd_to_7s_2" {  } { { "BCD_to_7s_2.vhd" "" { Text "C:/Quartus/v_system/BCD_to_7s_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707472602696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707472602696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7s_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_7s_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_7s_1-rtl " "Found design unit 1: bcd_to_7s_1-rtl" {  } { { "BCD_to_7s_1.vhd" "" { Text "C:/Quartus/v_system/BCD_to_7s_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707472602703 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_7s_1 " "Found entity 1: bcd_to_7s_1" {  } { { "BCD_to_7s_1.vhd" "" { Text "C:/Quartus/v_system/BCD_to_7s_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707472602703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707472602703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator_25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_25-dataflow " "Found design unit 1: comparator_25-dataflow" {  } { { "comparator_25.vhd" "" { Text "C:/Quartus/v_system/comparator_25.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707472602707 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator_25 " "Found entity 1: comparator_25" {  } { { "comparator_25.vhd" "" { Text "C:/Quartus/v_system/comparator_25.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707472602707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707472602707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator_15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_15-dataflow " "Found design unit 1: comparator_15-dataflow" {  } { { "comparator_15.vhd" "" { Text "C:/Quartus/v_system/comparator_15.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707472602717 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator_15 " "Found entity 1: comparator_15" {  } { { "comparator_15.vhd" "" { Text "C:/Quartus/v_system/comparator_15.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707472602717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707472602717 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "v_system " "Elaborating entity \"v_system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707472602806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BN_to_BCD BN_to_BCD:u1 " "Elaborating entity \"BN_to_BCD\" for hierarchy \"BN_to_BCD:u1\"" {  } { { "v_system.vhd" "u1" { Text "C:/Quartus/v_system/v_system.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707472602814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_7s_1 bcd_to_7s_1:u2 " "Elaborating entity \"bcd_to_7s_1\" for hierarchy \"bcd_to_7s_1:u2\"" {  } { { "v_system.vhd" "u2" { Text "C:/Quartus/v_system/v_system.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707472602865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_7s_2 bcd_to_7s_2:u3 " "Elaborating entity \"bcd_to_7s_2\" for hierarchy \"bcd_to_7s_2:u3\"" {  } { { "v_system.vhd" "u3" { Text "C:/Quartus/v_system/v_system.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707472602875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_25 comparator_25:u4 " "Elaborating entity \"comparator_25\" for hierarchy \"comparator_25:u4\"" {  } { { "v_system.vhd" "u4" { Text "C:/Quartus/v_system/v_system.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707472602875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_15 comparator_15:u5 " "Elaborating entity \"comparator_15\" for hierarchy \"comparator_15:u5\"" {  } { { "v_system.vhd" "u5" { Text "C:/Quartus/v_system/v_system.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707472602875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_1 and_1:u6 " "Elaborating entity \"and_1\" for hierarchy \"and_1:u6\"" {  } { { "v_system.vhd" "u6" { Text "C:/Quartus/v_system/v_system.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707472602875 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE and_1.vhd(19) " "VHDL warning at and_1.vhd(19): comparison between unequal length operands always returns FALSE" {  } { { "and_1.vhd" "" { Text "C:/Quartus/v_system/and_1.vhd" 19 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707472602875 "|v_system|and_1:u6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num_0 and_1.vhd(22) " "VHDL Process Statement warning at and_1.vhd(22): signal \"num_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "and_1.vhd" "" { Text "C:/Quartus/v_system/and_1.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707472602875 "|v_system|and_1:u6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_2 and_2:u7 " "Elaborating entity \"and_2\" for hierarchy \"and_2:u7\"" {  } { { "v_system.vhd" "u7" { Text "C:/Quartus/v_system/v_system.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707472602891 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE and_2.vhd(19) " "VHDL warning at and_2.vhd(19): comparison between unequal length operands always returns FALSE" {  } { { "and_2.vhd" "" { Text "C:/Quartus/v_system/and_2.vhd" 19 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707472602891 "|v_system|and_2:u7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num_0 and_2.vhd(22) " "VHDL Process Statement warning at and_2.vhd(22): signal \"num_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "and_2.vhd" "" { Text "C:/Quartus/v_system/and_2.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707472602891 "|v_system|and_2:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_3 and_3:u8 " "Elaborating entity \"and_3\" for hierarchy \"and_3:u8\"" {  } { { "v_system.vhd" "u8" { Text "C:/Quartus/v_system/v_system.vhd" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707472602891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_4 and_4:u9 " "Elaborating entity \"and_4\" for hierarchy \"and_4:u9\"" {  } { { "v_system.vhd" "u9" { Text "C:/Quartus/v_system/v_system.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707472602891 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "D1\[1\] GND " "Pin \"D1\[1\]\" is stuck at GND" {  } { { "v_system.vhd" "" { Text "C:/Quartus/v_system/v_system.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707472603652 "|v_system|D1[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1707472603652 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1707472603770 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707472604493 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707472604493 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707472604568 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707472604568 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707472604568 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707472604568 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707472604597 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 09 10:56:44 2024 " "Processing ended: Fri Feb 09 10:56:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707472604597 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707472604597 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707472604597 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707472604597 ""}
