// Generated by CIRCT unknown git version
module servile_mux(	// file.cleaned.mlir:2:3
  input         i_clk,	// file.cleaned.mlir:2:29
                i_rst,	// file.cleaned.mlir:2:45
  input  [31:0] i_wb_cpu_adr,	// file.cleaned.mlir:2:61
                i_wb_cpu_dat,	// file.cleaned.mlir:2:85
  input  [3:0]  i_wb_cpu_sel,	// file.cleaned.mlir:2:109
  input         i_wb_cpu_we,	// file.cleaned.mlir:2:132
                i_wb_cpu_stb,	// file.cleaned.mlir:2:154
  input  [31:0] i_wb_mem_rdt,	// file.cleaned.mlir:2:177
  input         i_wb_mem_ack,	// file.cleaned.mlir:2:201
  input  [31:0] i_wb_ext_rdt,	// file.cleaned.mlir:2:224
  input         i_wb_ext_ack,	// file.cleaned.mlir:2:248
  output [31:0] o_wb_cpu_rdt,	// file.cleaned.mlir:2:272
  output        o_wb_cpu_ack,	// file.cleaned.mlir:2:296
  output [31:0] o_wb_mem_adr,	// file.cleaned.mlir:2:319
                o_wb_mem_dat,	// file.cleaned.mlir:2:343
  output [3:0]  o_wb_mem_sel,	// file.cleaned.mlir:2:367
  output        o_wb_mem_we,	// file.cleaned.mlir:2:390
                o_wb_mem_stb,	// file.cleaned.mlir:2:412
  output [31:0] o_wb_ext_adr,	// file.cleaned.mlir:2:435
                o_wb_ext_dat,	// file.cleaned.mlir:2:459
  output [3:0]  o_wb_ext_sel,	// file.cleaned.mlir:2:483
  output        o_wb_ext_we,	// file.cleaned.mlir:2:506
                o_wb_ext_stb	// file.cleaned.mlir:2:528
);

  assign o_wb_cpu_rdt = (|(i_wb_cpu_adr[31:30])) ? i_wb_ext_rdt : i_wb_mem_rdt;	// file.cleaned.mlir:5:10, :6:10, :7:10, :12:5
  assign o_wb_cpu_ack = i_wb_ext_ack | i_wb_mem_ack;	// file.cleaned.mlir:8:10, :12:5
  assign o_wb_mem_adr = i_wb_cpu_adr;	// file.cleaned.mlir:12:5
  assign o_wb_mem_dat = i_wb_cpu_dat;	// file.cleaned.mlir:12:5
  assign o_wb_mem_sel = i_wb_cpu_sel;	// file.cleaned.mlir:12:5
  assign o_wb_mem_we = i_wb_cpu_we;	// file.cleaned.mlir:12:5
  assign o_wb_mem_stb = i_wb_cpu_stb & ~(|(i_wb_cpu_adr[31:30]));	// file.cleaned.mlir:5:10, :6:10, :9:10, :10:10, :12:5
  assign o_wb_ext_adr = i_wb_cpu_adr;	// file.cleaned.mlir:12:5
  assign o_wb_ext_dat = i_wb_cpu_dat;	// file.cleaned.mlir:12:5
  assign o_wb_ext_sel = i_wb_cpu_sel;	// file.cleaned.mlir:12:5
  assign o_wb_ext_we = i_wb_cpu_we;	// file.cleaned.mlir:12:5
  assign o_wb_ext_stb = i_wb_cpu_stb & (|(i_wb_cpu_adr[31:30]));	// file.cleaned.mlir:5:10, :6:10, :11:10, :12:5
endmodule

