Analysis & Synthesis report for cam_proj_DE1_SoC
Tue Nov 19 23:37:21 2019
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |cam_proj_top|camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state
 12. State Machine - |cam_proj_top|camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state
 13. State Machine - |cam_proj_top|camera_configure:camera_configure_0|OV7670_config:config_1|FSM_return_state
 14. State Machine - |cam_proj_top|camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state
 15. State Machine - |cam_proj_top|hellosoc_top:TFT|tft_ili9341:tft|state
 16. User-Specified and Inferred Latches
 17. Registers Removed During Synthesis
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Registers Packed Into Inferred Megafunctions
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component
 23. Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated
 24. Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|a_graycounter_qv6:rdptr_g1p
 25. Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|a_graycounter_mdc:wrptr_g1p
 26. Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|altsyncram_s8d1:fifo_ram
 27. Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|dffpipe_re9:rs_brp
 28. Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|dffpipe_re9:rs_bwp
 29. Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|alt_synch_pipe_5e8:rs_dgwp
 30. Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|alt_synch_pipe_5e8:rs_dgwp|dffpipe_0f9:dffpipe12
 31. Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|dffpipe_re9:ws_brp
 32. Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|dffpipe_re9:ws_bwp
 33. Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|alt_synch_pipe_6e8:ws_dgrp
 34. Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|alt_synch_pipe_6e8:ws_dgrp|dffpipe_1f9:dffpipe14
 35. Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component
 36. Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated
 37. Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|a_graycounter_qv6:rdptr_g1p
 38. Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|a_graycounter_mdc:wrptr_g1p
 39. Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|altsyncram_s8d1:fifo_ram
 40. Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|dffpipe_re9:rs_brp
 41. Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|dffpipe_re9:rs_bwp
 42. Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|alt_synch_pipe_7e8:rs_dgwp
 43. Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_2f9:dffpipe5
 44. Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|dffpipe_re9:ws_brp
 45. Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|dffpipe_re9:ws_bwp
 46. Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|alt_synch_pipe_8e8:ws_dgrp
 47. Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|alt_synch_pipe_8e8:ws_dgrp|dffpipe_3f9:dffpipe7
 48. Source assignments for TOP:neiroset|RAM:memory|altsyncram:mem_rtl_0|altsyncram_c9q1:auto_generated
 49. Source assignments for TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_49q1:auto_generated
 50. Source assignments for TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_e4q1:auto_generated
 51. Source assignments for TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_quv1:auto_generated
 52. Parameter Settings for User Entity Instance: pll:pll_for_sdram_0|altpll:altpll_component
 53. Parameter Settings for User Entity Instance: pll_for_disp:pll2|altpll:altpll_component
 54. Parameter Settings for User Entity Instance: cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component
 55. Parameter Settings for User Entity Instance: hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component
 56. Parameter Settings for User Entity Instance: hellosoc_top:TFT|tft_ili9341:tft
 57. Parameter Settings for User Entity Instance: sdram_controller:SDRAM
 58. Parameter Settings for User Entity Instance: TOP:neiroset
 59. Parameter Settings for User Entity Instance: TOP:neiroset|database:database
 60. Parameter Settings for User Entity Instance: TOP:neiroset|conv_TOP:conv
 61. Parameter Settings for User Entity Instance: TOP:neiroset|memorywork:block
 62. Parameter Settings for User Entity Instance: TOP:neiroset|memorywork:block|addressRAM:inst_1
 63. Parameter Settings for User Entity Instance: TOP:neiroset|RAM:memory
 64. Parameter Settings for User Entity Instance: TOP:neiroset|maxp:maxpooling
 65. Parameter Settings for User Entity Instance: TOP:neiroset|dense:dense
 66. Parameter Settings for User Entity Instance: TOP:neiroset|result:result
 67. Parameter Settings for User Entity Instance: TOP:neiroset|conv:conv1
 68. Parameter Settings for User Entity Instance: camera_configure:camera_configure_0
 69. Parameter Settings for User Entity Instance: camera_configure:camera_configure_0|OV7670_config:config_1
 70. Parameter Settings for User Entity Instance: camera_configure:camera_configure_0|SCCB_interface:SCCB1
 71. Parameter Settings for Inferred Entity Instance: TOP:neiroset|RAM:memory|altsyncram:mem_rtl_0
 72. Parameter Settings for Inferred Entity Instance: TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0
 73. Parameter Settings for Inferred Entity Instance: TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0
 74. Parameter Settings for Inferred Entity Instance: TOP:neiroset|database:database|altsyncram:storage_rtl_0
 75. altpll Parameter Settings by Entity Instance
 76. dcfifo Parameter Settings by Entity Instance
 77. altsyncram Parameter Settings by Entity Instance
 78. Port Connectivity Checks: "camera_configure:camera_configure_0"
 79. Port Connectivity Checks: "TOP:neiroset"
 80. Port Connectivity Checks: "pre_v2:grayscale"
 81. Port Connectivity Checks: "sdram_controller:SDRAM"
 82. Port Connectivity Checks: "hellosoc_top:TFT|fifo_big:fifo_tft"
 83. Port Connectivity Checks: "cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo"
 84. Port Connectivity Checks: "pll_for_disp:pll2"
 85. Port Connectivity Checks: "pll:pll_for_sdram_0"
 86. Post-Synthesis Netlist Statistics for Top Partition
 87. Elapsed Time Per Partition
 88. Analysis & Synthesis Messages
 89. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Nov 19 23:37:21 2019       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; cam_proj_DE1_SoC                            ;
; Top-level Entity Name           ; cam_proj_top                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2383                                        ;
; Total pins                      ; 87                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 363,183                                     ;
; Total DSP Blocks                ; 33                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; cam_proj_top       ; cam_proj_DE1_SoC   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                                                    ; Library ;
+----------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../code/synt/sdram_controller.v                    ; yes             ; User Verilog HDL File                                 ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/sdram_controller.v                           ;         ;
; pll.v                                              ; yes             ; User Wizard-Generated File                            ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/pll.v                                              ;         ;
; ../code/lcd/tft_ili9341_spi.sv                     ; yes             ; User SystemVerilog HDL File                           ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341_spi.sv                            ;         ;
; ../code/lcd/tft_ili9341.sv                         ; yes             ; User SystemVerilog HDL File                           ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv                                ;         ;
; ../code/lcd/hellosoc_top.sv                        ; yes             ; User SystemVerilog HDL File                           ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/hellosoc_top.sv                               ;         ;
; ../code/synt/cam_config/SCCB_interface.v           ; yes             ; User Verilog HDL File                                 ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/SCCB_interface.v                  ;         ;
; ../code/synt/cam_config/OV7670_config_rom.v        ; yes             ; User Verilog HDL File                                 ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/OV7670_config_rom.v               ;         ;
; ../code/synt/cam_config/OV7670_config.v            ; yes             ; User Verilog HDL File                                 ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/OV7670_config.v                   ;         ;
; ../code/synt/cam_config/camera_configure.v         ; yes             ; User Verilog HDL File                                 ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/camera_configure.v                ;         ;
; ../code/synt/cam_wrp.v                             ; yes             ; User Verilog HDL File                                 ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_wrp.v                                    ;         ;
; ../top/cam_proj_top.v                              ; yes             ; User Verilog HDL File                                 ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v                                     ;         ;
; ../code/synt/fifo_1024x16.v                        ; yes             ; User Wizard-Generated File                            ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/fifo_1024x16.v                               ;         ;
; pll_for_disp.v                                     ; yes             ; User Wizard-Generated File                            ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/pll_for_disp.v                                     ;         ;
; fifo_big.v                                         ; yes             ; User Wizard-Generated File                            ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/fifo_big.v                                         ;         ;
; ../code/gray_28x28/grayscale.v                     ; yes             ; User Verilog HDL File                                 ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v                            ;         ;
; ../code/neuroset/TOP.v                             ; yes             ; User Verilog HDL File                                 ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v                                    ;         ;
; ../code/neuroset/result.v                          ; yes             ; User Verilog HDL File                                 ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v                                 ;         ;
; ../code/neuroset/RAMtoMEM.v                        ; yes             ; User Verilog HDL File                                 ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v                               ;         ;
; ../code/neuroset/RAM.v                             ; yes             ; User Verilog HDL File                                 ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAM.v                                    ;         ;
; ../code/neuroset/maxpooling.v                      ; yes             ; User Verilog HDL File                                 ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v                             ;         ;
; ../code/neuroset/dense.v                           ; yes             ; User Verilog HDL File                                 ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/dense.v                                  ;         ;
; ../code/neuroset/database.v                        ; yes             ; User Verilog HDL File                                 ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/database.v                               ;         ;
; ../code/neuroset/conv_TOP.v                        ; yes             ; User Verilog HDL File                                 ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v                               ;         ;
; ../code/neuroset/conv.v                            ; yes             ; User Verilog HDL File                                 ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv.v                                   ;         ;
; ../code/neuroset/border.v                          ; yes             ; User Verilog HDL File                                 ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v                                 ;         ;
; ../code/neuroset/addressRAM.v                      ; yes             ; User Verilog HDL File                                 ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v                             ;         ;
; altpll.tdf                                         ; yes             ; Megafunction                                          ; /home/nastya/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf                                                                                                        ;         ;
; aglobal160.inc                                     ; yes             ; Megafunction                                          ; /home/nastya/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                                                                                                    ;         ;
; stratix_pll.inc                                    ; yes             ; Megafunction                                          ; /home/nastya/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                                                   ;         ;
; stratixii_pll.inc                                  ; yes             ; Megafunction                                          ; /home/nastya/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                                 ;         ;
; cycloneii_pll.inc                                  ; yes             ; Megafunction                                          ; /home/nastya/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                                 ;         ;
; db/pll_altpll.v                                    ; yes             ; Auto-Generated Megafunction                           ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_altpll.v                                    ;         ;
; db/pll_for_disp_altpll.v                           ; yes             ; Auto-Generated Megafunction                           ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_for_disp_altpll.v                           ;         ;
; dcfifo.tdf                                         ; yes             ; Megafunction                                          ; /home/nastya/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf                                                                                                        ;         ;
; lpm_counter.inc                                    ; yes             ; Megafunction                                          ; /home/nastya/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                   ;         ;
; lpm_add_sub.inc                                    ; yes             ; Megafunction                                          ; /home/nastya/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                   ;         ;
; altdpram.inc                                       ; yes             ; Megafunction                                          ; /home/nastya/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                                                                                                      ;         ;
; a_graycounter.inc                                  ; yes             ; Megafunction                                          ; /home/nastya/altera_lite/16.0/quartus/libraries/megafunctions/a_graycounter.inc                                                                                                 ;         ;
; a_fefifo.inc                                       ; yes             ; Megafunction                                          ; /home/nastya/altera_lite/16.0/quartus/libraries/megafunctions/a_fefifo.inc                                                                                                      ;         ;
; a_gray2bin.inc                                     ; yes             ; Megafunction                                          ; /home/nastya/altera_lite/16.0/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                                    ;         ;
; dffpipe.inc                                        ; yes             ; Megafunction                                          ; /home/nastya/altera_lite/16.0/quartus/libraries/megafunctions/dffpipe.inc                                                                                                       ;         ;
; alt_sync_fifo.inc                                  ; yes             ; Megafunction                                          ; /home/nastya/altera_lite/16.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                                 ;         ;
; lpm_compare.inc                                    ; yes             ; Megafunction                                          ; /home/nastya/altera_lite/16.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                   ;         ;
; altsyncram_fifo.inc                                ; yes             ; Megafunction                                          ; /home/nastya/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                                               ;         ;
; db/dcfifo_97u1.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_97u1.tdf                                 ;         ;
; db/a_gray2bin_rab.tdf                              ; yes             ; Auto-Generated Megafunction                           ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/a_gray2bin_rab.tdf                              ;         ;
; db/a_graycounter_qv6.tdf                           ; yes             ; Auto-Generated Megafunction                           ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/a_graycounter_qv6.tdf                           ;         ;
; db/a_graycounter_mdc.tdf                           ; yes             ; Auto-Generated Megafunction                           ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/a_graycounter_mdc.tdf                           ;         ;
; db/altsyncram_s8d1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_s8d1.tdf                             ;         ;
; db/dffpipe_re9.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dffpipe_re9.tdf                                 ;         ;
; db/alt_synch_pipe_5e8.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/alt_synch_pipe_5e8.tdf                          ;         ;
; db/dffpipe_0f9.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dffpipe_0f9.tdf                                 ;         ;
; db/alt_synch_pipe_6e8.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/alt_synch_pipe_6e8.tdf                          ;         ;
; db/dffpipe_1f9.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dffpipe_1f9.tdf                                 ;         ;
; db/cmpr_vu5.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/cmpr_vu5.tdf                                    ;         ;
; db/cmpr_uu5.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/cmpr_uu5.tdf                                    ;         ;
; db/mux_5r7.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/mux_5r7.tdf                                     ;         ;
; db/dcfifo_45s1.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_45s1.tdf                                 ;         ;
; db/alt_synch_pipe_7e8.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/alt_synch_pipe_7e8.tdf                          ;         ;
; db/dffpipe_2f9.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dffpipe_2f9.tdf                                 ;         ;
; db/alt_synch_pipe_8e8.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/alt_synch_pipe_8e8.tdf                          ;         ;
; db/dffpipe_3f9.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dffpipe_3f9.tdf                                 ;         ;
; altsyncram.tdf                                     ; yes             ; Megafunction                                          ; /home/nastya/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                    ;         ;
; stratix_ram_block.inc                              ; yes             ; Megafunction                                          ; /home/nastya/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                             ;         ;
; lpm_mux.inc                                        ; yes             ; Megafunction                                          ; /home/nastya/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                       ;         ;
; lpm_decode.inc                                     ; yes             ; Megafunction                                          ; /home/nastya/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                    ;         ;
; a_rdenreg.inc                                      ; yes             ; Megafunction                                          ; /home/nastya/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                     ;         ;
; altrom.inc                                         ; yes             ; Megafunction                                          ; /home/nastya/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                                                                                                        ;         ;
; altram.inc                                         ; yes             ; Megafunction                                          ; /home/nastya/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                                                                                                        ;         ;
; db/altsyncram_c9q1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_c9q1.tdf                             ;         ;
; db/altsyncram_49q1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_49q1.tdf                             ;         ;
; db/altsyncram_e4q1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_e4q1.tdf                             ;         ;
; db/altsyncram_quv1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_quv1.tdf                             ;         ;
; db/cam_proj_DE1_SoC.ram0_database_efb74bce.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/cam_proj_DE1_SoC.ram0_database_efb74bce.hdl.mif ;         ;
+----------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 2668        ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 4372        ;
;     -- 7 input functions                    ; 21          ;
;     -- 6 input functions                    ; 811         ;
;     -- 5 input functions                    ; 517         ;
;     -- 4 input functions                    ; 789         ;
;     -- <=3 input functions                  ; 2234        ;
;                                             ;             ;
; Dedicated logic registers                   ; 2383        ;
;                                             ;             ;
; I/O pins                                    ; 87          ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 363183      ;
;                                             ;             ;
; Total DSP Blocks                            ; 33          ;
;                                             ;             ;
; Total PLLs                                  ; 4           ;
;     -- PLLs                                 ; 4           ;
;                                             ;             ;
; Maximum fan-out node                        ; clk50~input ;
; Maximum fan-out                             ; 1351        ;
; Total fan-out                               ; 29890       ;
; Average fan-out                             ; 4.18        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                       ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                         ; Entity Name         ; Library Name ;
+--------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |cam_proj_top                                    ; 4372 (128)        ; 2383 (64)    ; 363183            ; 33         ; 87   ; 0            ; |cam_proj_top                                                                                                                                               ; cam_proj_top        ; work         ;
;    |TOP:neiroset|                                ; 2561 (468)        ; 1216 (55)    ; 232111            ; 33         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset                                                                                                                                  ; TOP                 ; work         ;
;       |RAM:memory|                               ; 0 (0)             ; 0 (0)        ; 172051            ; 0          ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|RAM:memory                                                                                                                       ; RAM                 ; work         ;
;          |altsyncram:mem_rtl_0|                  ; 0 (0)             ; 0 (0)        ; 77616             ; 0          ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|RAM:memory|altsyncram:mem_rtl_0                                                                                                  ; altsyncram          ; work         ;
;             |altsyncram_c9q1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 77616             ; 0          ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|RAM:memory|altsyncram:mem_rtl_0|altsyncram_c9q1:auto_generated                                                                   ; altsyncram_c9q1     ; work         ;
;          |altsyncram:mem_t_rtl_0|                ; 0 (0)             ; 0 (0)        ; 68992             ; 0          ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0                                                                                                ; altsyncram          ; work         ;
;             |altsyncram_49q1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 68992             ; 0          ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_49q1:auto_generated                                                                 ; altsyncram_49q1     ; work         ;
;          |altsyncram:weight_rtl_0|               ; 0 (0)             ; 0 (0)        ; 25443             ; 0          ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0                                                                                               ; altsyncram          ; work         ;
;             |altsyncram_e4q1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 25443             ; 0          ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_e4q1:auto_generated                                                                ; altsyncram_e4q1     ; work         ;
;       |border:border|                            ; 631 (631)         ; 2 (2)        ; 0                 ; 10         ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|border:border                                                                                                                    ; border              ; work         ;
;       |conv:conv1|                               ; 270 (270)         ; 21 (21)      ; 0                 ; 9          ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|conv:conv1                                                                                                                       ; conv                ; work         ;
;       |conv_TOP:conv|                            ; 262 (262)         ; 431 (431)    ; 0                 ; 3          ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|conv_TOP:conv                                                                                                                    ; conv_TOP            ; work         ;
;       |database:database|                        ; 0 (0)             ; 0 (0)        ; 60060             ; 0          ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|database:database                                                                                                                ; database            ; work         ;
;          |altsyncram:storage_rtl_0|              ; 0 (0)             ; 0 (0)        ; 60060             ; 0          ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|database:database|altsyncram:storage_rtl_0                                                                                       ; altsyncram          ; work         ;
;             |altsyncram_quv1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 60060             ; 0          ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_quv1:auto_generated                                                        ; altsyncram_quv1     ; work         ;
;       |dense:dense|                              ; 128 (128)         ; 300 (300)    ; 0                 ; 1          ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|dense:dense                                                                                                                      ; dense               ; work         ;
;       |maxp:maxpooling|                          ; 100 (100)         ; 72 (72)      ; 0                 ; 2          ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|maxp:maxpooling                                                                                                                  ; maxp                ; work         ;
;       |memorywork:block|                         ; 485 (448)         ; 301 (301)    ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|memorywork:block                                                                                                                 ; memorywork          ; work         ;
;          |addressRAM:inst_1|                     ; 37 (37)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1                                                                                               ; addressRAM          ; work         ;
;       |result:result|                            ; 217 (217)         ; 34 (34)      ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|TOP:neiroset|result:result                                                                                                                    ; result              ; work         ;
;    |cam_wrp:cam_wrp_0|                           ; 154 (49)          ; 162 (52)     ; 65536             ; 0          ; 0    ; 0            ; |cam_proj_top|cam_wrp:cam_wrp_0                                                                                                                             ; cam_wrp             ; work         ;
;       |fifo_1024x16:input_fifo|                  ; 105 (0)           ; 110 (0)      ; 65536             ; 0          ; 0    ; 0            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo                                                                                                     ; fifo_1024x16        ; work         ;
;          |dcfifo:dcfifo_component|               ; 105 (0)           ; 110 (0)      ; 65536             ; 0          ; 0    ; 0            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component                                                                             ; dcfifo              ; work         ;
;             |dcfifo_97u1:auto_generated|         ; 105 (17)          ; 110 (43)     ; 65536             ; 0          ; 0    ; 0            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated                                                  ; dcfifo_97u1         ; work         ;
;                |a_gray2bin_rab:rdptr_g_gray2bin| ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|a_gray2bin_rab:rdptr_g_gray2bin                  ; a_gray2bin_rab      ; work         ;
;                |a_gray2bin_rab:rs_dgwp_gray2bin| ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|a_gray2bin_rab:rs_dgwp_gray2bin                  ; a_gray2bin_rab      ; work         ;
;                |a_graycounter_mdc:wrptr_g1p|     ; 23 (23)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|a_graycounter_mdc:wrptr_g1p                      ; a_graycounter_mdc   ; work         ;
;                |a_graycounter_qv6:rdptr_g1p|     ; 21 (21)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|a_graycounter_qv6:rdptr_g1p                      ; a_graycounter_qv6   ; work         ;
;                |alt_synch_pipe_5e8:rs_dgwp|      ; 0 (0)             ; 13 (0)       ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|alt_synch_pipe_5e8:rs_dgwp                       ; alt_synch_pipe_5e8  ; work         ;
;                   |dffpipe_0f9:dffpipe12|        ; 0 (0)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|alt_synch_pipe_5e8:rs_dgwp|dffpipe_0f9:dffpipe12 ; dffpipe_0f9         ; work         ;
;                |altsyncram_s8d1:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|altsyncram_s8d1:fifo_ram                         ; altsyncram_s8d1     ; work         ;
;                |dffpipe_re9:rs_brp|              ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|dffpipe_re9:rs_brp                               ; dffpipe_re9         ; work         ;
;                |dffpipe_re9:rs_bwp|              ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|dffpipe_re9:rs_bwp                               ; dffpipe_re9         ; work         ;
;                |mux_5r7:rdemp_eq_comp_lsb_mux|   ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                    ; mux_5r7             ; work         ;
;                |mux_5r7:rdemp_eq_comp_msb_mux|   ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                    ; mux_5r7             ; work         ;
;                |mux_5r7:wrfull_eq_comp_lsb_mux|  ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                   ; mux_5r7             ; work         ;
;                |mux_5r7:wrfull_eq_comp_msb_mux|  ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                   ; mux_5r7             ; work         ;
;    |camera_configure:camera_configure_0|         ; 298 (0)           ; 164 (0)      ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|camera_configure:camera_configure_0                                                                                                           ; camera_configure    ; work         ;
;       |OV7670_config:config_1|                   ; 107 (107)         ; 61 (61)      ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|camera_configure:camera_configure_0|OV7670_config:config_1                                                                                    ; OV7670_config       ; work         ;
;       |OV7670_config_rom:rom1|                   ; 74 (74)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|camera_configure:camera_configure_0|OV7670_config_rom:rom1                                                                                    ; OV7670_config_rom   ; work         ;
;       |SCCB_interface:SCCB1|                     ; 117 (117)         ; 87 (87)      ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|camera_configure:camera_configure_0|SCCB_interface:SCCB1                                                                                      ; SCCB_interface      ; work         ;
;    |hellosoc_top:TFT|                            ; 423 (191)         ; 199 (20)     ; 65536             ; 0          ; 0    ; 0            ; |cam_proj_top|hellosoc_top:TFT                                                                                                                              ; hellosoc_top        ; work         ;
;       |fifo_big:fifo_tft|                        ; 108 (0)           ; 114 (0)      ; 65536             ; 0          ; 0    ; 0            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft                                                                                                            ; fifo_big            ; work         ;
;          |dcfifo:dcfifo_component|               ; 108 (0)           ; 114 (0)      ; 65536             ; 0          ; 0    ; 0            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component                                                                                    ; dcfifo              ; work         ;
;             |dcfifo_45s1:auto_generated|         ; 108 (20)          ; 114 (43)     ; 65536             ; 0          ; 0    ; 0            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated                                                         ; dcfifo_45s1         ; work         ;
;                |a_gray2bin_rab:rdptr_g_gray2bin| ; 12 (12)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|a_gray2bin_rab:rdptr_g_gray2bin                         ; a_gray2bin_rab      ; work         ;
;                |a_gray2bin_rab:rs_dgwp_gray2bin| ; 12 (12)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|a_gray2bin_rab:rs_dgwp_gray2bin                         ; a_gray2bin_rab      ; work         ;
;                |a_graycounter_mdc:wrptr_g1p|     ; 20 (20)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|a_graycounter_mdc:wrptr_g1p                             ; a_graycounter_mdc   ; work         ;
;                |a_graycounter_qv6:rdptr_g1p|     ; 20 (20)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|a_graycounter_qv6:rdptr_g1p                             ; a_graycounter_qv6   ; work         ;
;                |alt_synch_pipe_7e8:rs_dgwp|      ; 0 (0)             ; 13 (0)       ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|alt_synch_pipe_7e8:rs_dgwp                              ; alt_synch_pipe_7e8  ; work         ;
;                   |dffpipe_2f9:dffpipe5|         ; 0 (0)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_2f9:dffpipe5         ; dffpipe_2f9         ; work         ;
;                |altsyncram_s8d1:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|altsyncram_s8d1:fifo_ram                                ; altsyncram_s8d1     ; work         ;
;                |dffpipe_re9:rs_brp|              ; 0 (0)             ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|dffpipe_re9:rs_brp                                      ; dffpipe_re9         ; work         ;
;                |dffpipe_re9:rs_bwp|              ; 0 (0)             ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|dffpipe_re9:rs_bwp                                      ; dffpipe_re9         ; work         ;
;                |mux_5r7:rdemp_eq_comp_lsb_mux|   ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                           ; mux_5r7             ; work         ;
;                |mux_5r7:rdemp_eq_comp_msb_mux|   ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                           ; mux_5r7             ; work         ;
;                |mux_5r7:wrfull_eq_comp_lsb_mux|  ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                          ; mux_5r7             ; work         ;
;                |mux_5r7:wrfull_eq_comp_msb_mux|  ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                          ; mux_5r7             ; work         ;
;       |tft_ili9341:tft|                          ; 124 (115)         ; 65 (48)      ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|hellosoc_top:TFT|tft_ili9341:tft                                                                                                              ; tft_ili9341         ; work         ;
;          |tft_ili9341_spi:spi|                   ; 9 (9)             ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi                                                                                          ; tft_ili9341_spi     ; work         ;
;    |pll:pll_for_sdram_0|                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|pll:pll_for_sdram_0                                                                                                                           ; pll                 ; work         ;
;       |altpll:altpll_component|                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|pll:pll_for_sdram_0|altpll:altpll_component                                                                                                   ; altpll              ; work         ;
;          |pll_altpll:auto_generated|             ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated                                                                         ; pll_altpll          ; work         ;
;    |pll_for_disp:pll2|                           ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|pll_for_disp:pll2                                                                                                                             ; pll_for_disp        ; work         ;
;       |altpll:altpll_component|                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|pll_for_disp:pll2|altpll:altpll_component                                                                                                     ; altpll              ; work         ;
;          |pll_for_disp_altpll:auto_generated|    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|pll_for_disp:pll2|altpll:altpll_component|pll_for_disp_altpll:auto_generated                                                                  ; pll_for_disp_altpll ; work         ;
;    |pre_v2:grayscale|                            ; 729 (729)         ; 498 (498)    ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|pre_v2:grayscale                                                                                                                              ; pre_v2              ; work         ;
;    |sdram_controller:SDRAM|                      ; 79 (79)           ; 80 (80)      ; 0                 ; 0          ; 0    ; 0            ; |cam_proj_top|sdram_controller:SDRAM                                                                                                                        ; sdram_controller    ; work         ;
+--------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------------+
; Name                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------------+
; TOP:neiroset|RAM:memory|altsyncram:mem_rtl_0|altsyncram_c9q1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 7056         ; 11           ; 7056         ; 11           ; 77616 ; None                                               ;
; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_49q1:auto_generated|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 3136         ; 22           ; 3136         ; 22           ; 68992 ; None                                               ;
; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_e4q1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; 257          ; 99           ; 257          ; 99           ; 25443 ; None                                               ;
; TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_quv1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 5460         ; 11           ; 5460         ; 11           ; 60060 ; db/cam_proj_DE1_SoC.ram0_database_efb74bce.hdl.mif ;
; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|altsyncram_s8d1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; None                                               ;
; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|altsyncram_s8d1:fifo_ram|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; None                                               ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 13          ;
; Two Independent 18x18           ; 6           ;
; Independent 18x18 plus 36       ; 14          ;
; Total number of DSP blocks      ; 33          ;
;                                 ;             ;
; Fixed Point Signed Multiplier   ; 9           ;
; Fixed Point Unsigned Multiplier ; 24          ;
; Fixed Point Dedicated Pre-Adder ; 1           ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+-----------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                         ; IP Include File             ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+-----------------------------+
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |cam_proj_top|hellosoc_top:TFT|fifo_big:fifo_tft        ; fifo_big.v                  ;
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |cam_proj_top|cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo ; ../code/synt/fifo_1024x16.v ;
; Altera ; ALTPLL       ; 18.0    ; N/A          ; N/A          ; |cam_proj_top|pll_for_disp:pll2                         ; pll_for_disp.v              ;
; Altera ; ALTPLL       ; 18.0    ; N/A          ; N/A          ; |cam_proj_top|pll:pll_for_sdram_0                       ; pll.v                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+-----------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cam_proj_top|camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state                                                                                                                                                                                                                               ;
+-----------------------------------+---------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+-----------------------+
; Name                              ; FSM_return_state.FSM_DONE ; FSM_return_state.FSM_END_SIGNAL_4 ; FSM_return_state.FSM_END_SIGNAL_3 ; FSM_return_state.FSM_END_SIGNAL_2 ; FSM_return_state.FSM_TX_BYTE_4 ; FSM_return_state.FSM_TX_BYTE_3 ; FSM_return_state.FSM_TX_BYTE_2 ; FSM_return_state.FSM_LOAD_BYTE ; FSM_return_state.0000 ;
+-----------------------------------+---------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+-----------------------+
; FSM_return_state.0000             ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                     ;
; FSM_return_state.FSM_LOAD_BYTE    ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                              ; 0                              ; 0                              ; 1                              ; 1                     ;
; FSM_return_state.FSM_TX_BYTE_2    ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                              ; 0                              ; 1                              ; 0                              ; 1                     ;
; FSM_return_state.FSM_TX_BYTE_3    ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                              ; 1                              ; 0                              ; 0                              ; 1                     ;
; FSM_return_state.FSM_TX_BYTE_4    ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 1                              ; 0                              ; 0                              ; 0                              ; 1                     ;
; FSM_return_state.FSM_END_SIGNAL_2 ; 0                         ; 0                                 ; 0                                 ; 1                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 1                     ;
; FSM_return_state.FSM_END_SIGNAL_3 ; 0                         ; 0                                 ; 1                                 ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 1                     ;
; FSM_return_state.FSM_END_SIGNAL_4 ; 0                         ; 1                                 ; 0                                 ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 1                     ;
; FSM_return_state.FSM_DONE         ; 1                         ; 0                                 ; 0                                 ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 1                     ;
+-----------------------------------+---------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+-----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cam_proj_top|camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state                                                                                                                                                                                                                                                                          ;
+----------------------------+---------------------+--------------------+----------------------------+----------------------------+----------------------------+----------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+----------------------------+----------------+
; Name                       ; FSM_state.FSM_TIMER ; FSM_state.FSM_DONE ; FSM_state.FSM_END_SIGNAL_4 ; FSM_state.FSM_END_SIGNAL_3 ; FSM_state.FSM_END_SIGNAL_2 ; FSM_state.FSM_END_SIGNAL_1 ; FSM_state.FSM_TX_BYTE_4 ; FSM_state.FSM_TX_BYTE_3 ; FSM_state.FSM_TX_BYTE_2 ; FSM_state.FSM_TX_BYTE_1 ; FSM_state.FSM_LOAD_BYTE ; FSM_state.FSM_START_SIGNAL ; FSM_state.0000 ;
+----------------------------+---------------------+--------------------+----------------------------+----------------------------+----------------------------+----------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+----------------------------+----------------+
; FSM_state.0000             ; 0                   ; 0                  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0              ;
; FSM_state.FSM_START_SIGNAL ; 0                   ; 0                  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                          ; 1              ;
; FSM_state.FSM_LOAD_BYTE    ; 0                   ; 0                  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                          ; 1              ;
; FSM_state.FSM_TX_BYTE_1    ; 0                   ; 0                  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_TX_BYTE_2    ; 0                   ; 0                  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_TX_BYTE_3    ; 0                   ; 0                  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_TX_BYTE_4    ; 0                   ; 0                  ; 0                          ; 0                          ; 0                          ; 0                          ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_END_SIGNAL_1 ; 0                   ; 0                  ; 0                          ; 0                          ; 0                          ; 1                          ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_END_SIGNAL_2 ; 0                   ; 0                  ; 0                          ; 0                          ; 1                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_END_SIGNAL_3 ; 0                   ; 0                  ; 0                          ; 1                          ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_END_SIGNAL_4 ; 0                   ; 0                  ; 1                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_DONE         ; 0                   ; 1                  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_TIMER        ; 1                   ; 0                  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1              ;
+----------------------------+---------------------+--------------------+----------------------------+----------------------------+----------------------------+----------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+----------------------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |cam_proj_top|camera_configure:camera_configure_0|OV7670_config:config_1|FSM_return_state ;
+-----------------------------------------------------------------------------------------------------------+
; Name                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------+
; FSM_return_state.FSM_SEND_CMD                                                                             ;
+-----------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------+
; State Machine - |cam_proj_top|camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state              ;
+------------------------+---------------------+--------------------+------------------------+--------------------+
; Name                   ; FSM_state.FSM_TIMER ; FSM_state.FSM_DONE ; FSM_state.FSM_SEND_CMD ; FSM_state.FSM_IDLE ;
+------------------------+---------------------+--------------------+------------------------+--------------------+
; FSM_state.FSM_IDLE     ; 0                   ; 0                  ; 0                      ; 0                  ;
; FSM_state.FSM_SEND_CMD ; 0                   ; 0                  ; 1                      ; 1                  ;
; FSM_state.FSM_DONE     ; 0                   ; 1                  ; 0                      ; 1                  ;
; FSM_state.FSM_TIMER    ; 1                   ; 0                  ; 0                      ; 1                  ;
+------------------------+---------------------+--------------------+------------------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------+
; State Machine - |cam_proj_top|hellosoc_top:TFT|tft_ili9341:tft|state                                                ;
+------------------------+---------------------+------------------------+------------------+-------------+------------+
; Name                   ; state.SEND_INIT_SEQ ; state.WAIT_FOR_POWERUP ; state.HOLD_RESET ; state.START ; state.LOOP ;
+------------------------+---------------------+------------------------+------------------+-------------+------------+
; state.START            ; 0                   ; 0                      ; 0                ; 0           ; 0          ;
; state.HOLD_RESET       ; 0                   ; 0                      ; 1                ; 1           ; 0          ;
; state.WAIT_FOR_POWERUP ; 0                   ; 1                      ; 0                ; 1           ; 0          ;
; state.SEND_INIT_SEQ    ; 1                   ; 0                      ; 0                ; 1           ; 0          ;
; state.LOOP             ; 0                   ; 0                      ; 0                ; 1           ; 1          ;
+------------------------+---------------------+------------------------+------------------+-------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                              ;
+---------------------------------------------------------------+---------------------------------------------------------+------------------------+
; Latch Name                                                    ; Latch Enable Signal                                     ; Free of Timing Hazards ;
+---------------------------------------------------------------+---------------------------------------------------------+------------------------+
; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[8]  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[7]  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; Number of user-specified and inferred latches = 20            ;                                                         ;                        ;
+---------------------------------------------------------------+---------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+
; Register name                                                                                                                   ; Reason for Removal                                  ;
+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+
; TOP:neiroset|out_dense[0]                                                                                                       ; Stuck at VCC due to stuck port data_in              ;
; TOP:neiroset|nozero_dense                                                                                                       ; Stuck at VCC due to stuck port data_in              ;
; TOP:neiroset|in_dense[4]                                                                                                        ; Stuck at VCC due to stuck port data_in              ;
; TOP:neiroset|in_dense[0..3]                                                                                                     ; Stuck at GND due to stuck port data_in              ;
; TOP:neiroset|out_dense[3]                                                                                                       ; Stuck at VCC due to stuck port data_in              ;
; TOP:neiroset|out_dense[2]                                                                                                       ; Stuck at GND due to stuck port data_in              ;
; TOP:neiroset|out_dense[1]                                                                                                       ; Stuck at VCC due to stuck port data_in              ;
; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[12]            ; Lost fanout                                         ;
; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|dffpipe_re9:rs_brp|dffe12a[12]            ; Lost fanout                                         ;
; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[10..12] ; Lost fanout                                         ;
; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|dffpipe_re9:rs_brp|dffe12a[10..12] ; Lost fanout                                         ;
; sdram_controller:SDRAM|command[2,6]                                                                                             ; Merged with sdram_controller:SDRAM|command[1]       ;
; TOP:neiroset|mem[1]                                                                                                             ; Merged with TOP:neiroset|mem[0]                     ;
; TOP:neiroset|mem[4]                                                                                                             ; Merged with TOP:neiroset|filt[4]                    ;
; TOP:neiroset|filt[1]                                                                                                            ; Merged with TOP:neiroset|filt[0]                    ;
; TOP:neiroset|memstartzap[11]                                                                                                    ; Merged with TOP:neiroset|memstartzap[10]            ;
; TOP:neiroset|memstartp[1]                                                                                                       ; Merged with TOP:neiroset|memstartp[0]               ;
; TOP:neiroset|conv_TOP:conv|p9[0]                                                                                                ; Merged with TOP:neiroset|conv_TOP:conv|buff2[2][0]  ;
; TOP:neiroset|conv_TOP:conv|p9[1]                                                                                                ; Merged with TOP:neiroset|conv_TOP:conv|buff2[2][1]  ;
; TOP:neiroset|conv_TOP:conv|p9[2]                                                                                                ; Merged with TOP:neiroset|conv_TOP:conv|buff2[2][2]  ;
; TOP:neiroset|conv_TOP:conv|p9[3]                                                                                                ; Merged with TOP:neiroset|conv_TOP:conv|buff2[2][3]  ;
; TOP:neiroset|conv_TOP:conv|p9[4]                                                                                                ; Merged with TOP:neiroset|conv_TOP:conv|buff2[2][4]  ;
; TOP:neiroset|conv_TOP:conv|p9[5]                                                                                                ; Merged with TOP:neiroset|conv_TOP:conv|buff2[2][5]  ;
; TOP:neiroset|conv_TOP:conv|p9[6]                                                                                                ; Merged with TOP:neiroset|conv_TOP:conv|buff2[2][6]  ;
; TOP:neiroset|conv_TOP:conv|p9[7]                                                                                                ; Merged with TOP:neiroset|conv_TOP:conv|buff2[2][7]  ;
; TOP:neiroset|conv_TOP:conv|p9[8]                                                                                                ; Merged with TOP:neiroset|conv_TOP:conv|buff2[2][8]  ;
; TOP:neiroset|conv_TOP:conv|p9[9]                                                                                                ; Merged with TOP:neiroset|conv_TOP:conv|buff2[2][9]  ;
; TOP:neiroset|conv_TOP:conv|p9[10]                                                                                               ; Merged with TOP:neiroset|conv_TOP:conv|buff2[2][10] ;
; TOP:neiroset|filt[4]                                                                                                            ; Stuck at GND due to stuck port data_in              ;
; TOP:neiroset|dense:dense|sh                                                                                                     ; Stuck at GND due to stuck port data_in              ;
; TOP:neiroset|maxp:maxpooling|i[0]                                                                                               ; Stuck at GND due to stuck port data_in              ;
; sdram_controller:SDRAM|command[1]                                                                                               ; Stuck at GND due to stuck port data_in              ;
; TOP:neiroset|memstartp[0]                                                                                                       ; Stuck at GND due to stuck port data_in              ;
; TOP:neiroset|memstartzap[12]                                                                                                    ; Stuck at GND due to stuck port data_in              ;
; TOP:neiroset|conv_TOP:conv|res_out_1[10]                                                                                        ; Stuck at GND due to stuck port data_in              ;
; TOP:neiroset|conv_TOP:conv|globmaxp_perem_1[10]                                                                                 ; Stuck at GND due to stuck port data_in              ;
; TOP:neiroset|mem[0]                                                                                                             ; Stuck at VCC due to stuck port data_in              ;
; TOP:neiroset|matrix[2]                                                                                                          ; Stuck at VCC due to stuck port data_in              ;
; sdram_controller:SDRAM|command[7]                                                                                               ; Stuck at VCC due to stuck port data_in              ;
; TOP:neiroset|maxp:maxpooling|marker[2]                                                                                          ; Stuck at GND due to stuck port data_in              ;
; TOP:neiroset|num[2]                                                                                                             ; Stuck at GND due to stuck port data_in              ;
; TOP:neiroset|num_maxp[2]                                                                                                        ; Stuck at GND due to stuck port data_in              ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state~2                                                     ; Lost fanout                                         ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state~3                                                     ; Lost fanout                                         ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state~4                                                     ; Lost fanout                                         ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state~5                                                     ; Lost fanout                                         ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state~24                                                           ; Lost fanout                                         ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state~25                                                           ; Lost fanout                                         ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state~26                                                           ; Lost fanout                                         ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state~27                                                           ; Lost fanout                                         ;
; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_return_state~3                                                   ; Lost fanout                                         ;
; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_return_state~4                                                   ; Lost fanout                                         ;
; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_return_state~5                                                   ; Lost fanout                                         ;
; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state~6                                                          ; Lost fanout                                         ;
; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state~7                                                          ; Lost fanout                                         ;
; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state~8                                                          ; Lost fanout                                         ;
; hellosoc_top:TFT|tft_ili9341:tft|state~7                                                                                        ; Lost fanout                                         ;
; hellosoc_top:TFT|tft_ili9341:tft|state~8                                                                                        ; Lost fanout                                         ;
; Total Number of Removed Registers = 66                                                                                          ;                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2383  ;
; Number of registers using Synchronous Clear  ; 812   ;
; Number of registers using Synchronous Load   ; 231   ;
; Number of registers using Asynchronous Clear ; 811   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1938  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                   ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------+
; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck                                                                    ; 3       ;
; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                                                                                          ; 2       ;
; cam_wrp:cam_wrp_0|wr_enable                                                                                                         ; 53      ;
; ready                                                                                                                               ; 13      ;
; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|rdemp_eq_comp_lsb_aeb                         ; 5       ;
; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|rdemp_eq_comp_msb_aeb                         ; 5       ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                                                                               ; 634     ;
; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a0        ; 9       ;
; rd_addr[9]                                                                                                                          ; 3       ;
; rd_addr[0]                                                                                                                          ; 3       ;
; rd_addr[1]                                                                                                                          ; 3       ;
; rd_addr[11]                                                                                                                         ; 3       ;
; rd_addr[12]                                                                                                                         ; 3       ;
; rd_addr[13]                                                                                                                         ; 3       ;
; rd_addr[14]                                                                                                                         ; 13      ;
; rd_addr[15]                                                                                                                         ; 13      ;
; rd_addr[6]                                                                                                                          ; 3       ;
; rd_addr[8]                                                                                                                          ; 3       ;
; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle                                                                           ; 5       ;
; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a0        ; 7       ;
; hellosoc_top:TFT|x_out[5]                                                                                                           ; 12      ;
; hellosoc_top:TFT|x_out[7]                                                                                                           ; 12      ;
; hellosoc_top:TFT|x_out[6]                                                                                                           ; 12      ;
; hellosoc_top:TFT|y_out[5]                                                                                                           ; 9       ;
; hellosoc_top:TFT|y_out[4]                                                                                                           ; 10      ;
; hellosoc_top:TFT|y_out[3]                                                                                                           ; 11      ;
; hellosoc_top:TFT|y_out[0]                                                                                                           ; 9       ;
; hellosoc_top:TFT|y_out[2]                                                                                                           ; 11      ;
; hellosoc_top:TFT|y_out[1]                                                                                                           ; 12      ;
; hellosoc_top:TFT|x_out[2]                                                                                                           ; 14      ;
; hellosoc_top:TFT|y_out[8]                                                                                                           ; 6       ;
; hellosoc_top:TFT|x_out[1]                                                                                                           ; 18      ;
; hellosoc_top:TFT|x_out[3]                                                                                                           ; 14      ;
; hellosoc_top:TFT|x_out[0]                                                                                                           ; 11      ;
; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|a_graycounter_qv6:rdptr_g1p|parity6           ; 5       ;
; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|a_graycounter_mdc:wrptr_g1p|parity9           ; 4       ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                                                                      ; 8       ;
; RESULT_2[3]                                                                                                                         ; 15      ;
; RESULT_2[0]                                                                                                                         ; 14      ;
; RESULT_2[2]                                                                                                                         ; 16      ;
; RESULT_2[1]                                                                                                                         ; 15      ;
; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 2       ;
; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 2       ;
; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a0 ; 10      ;
; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|a_graycounter_qv6:rdptr_g1p|parity6    ; 6       ;
; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a0 ; 6       ;
; GO_NEIROSET                                                                                                                         ; 33      ;
; TOP:neiroset|TOPlvl_conv[0]                                                                                                         ; 21      ;
; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|a_graycounter_mdc:wrptr_g1p|parity9    ; 3       ;
; Total number of inverted registers = 49                                                                                             ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                       ;
+----------------------------------------------+----------------------------------------------+------+
; Register Name                                ; Megafunction                                 ; Type ;
+----------------------------------------------+----------------------------------------------+------+
; TOP:neiroset|RAM:memory|qp[0..10]            ; TOP:neiroset|RAM:memory|mem_rtl_0            ; RAM  ;
; TOP:neiroset|RAM:memory|qtp[0..21]           ; TOP:neiroset|RAM:memory|mem_t_rtl_0          ; RAM  ;
; TOP:neiroset|RAM:memory|qw[0..98]            ; TOP:neiroset|RAM:memory|weight_rtl_0         ; RAM  ;
; TOP:neiroset|database:database|datata[0..10] ; TOP:neiroset|database:database|storage_rtl_0 ; RAM  ;
+----------------------------------------------+----------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |cam_proj_top|hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cam_proj_top|TOP:neiroset|memorywork:block|addr[9]                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |cam_proj_top|TOP:neiroset|dense:dense|lvl[6]                                       ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |cam_proj_top|TOP:neiroset|dense:dense|dp[11]                                       ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |cam_proj_top|TOP:neiroset|memorywork:block|i[2]                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |cam_proj_top|TOP:neiroset|conv_TOP:conv|globmaxp_perem_1[2]                        ;
; 3:1                ; 99 bits   ; 198 LEs       ; 0 LEs                ; 198 LEs                ; Yes        ; |cam_proj_top|TOP:neiroset|memorywork:block|dw[46]                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |cam_proj_top|pre_v2:grayscale|j[4]                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cam_proj_top|sdram_controller:SDRAM|rd_data_r[12]                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |cam_proj_top|sdram_controller:SDRAM|refresh_cnt[9]                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |cam_proj_top|TOP:neiroset|maxp:maxpooling|j[6]                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |cam_proj_top|TOP:neiroset|conv_TOP:conv|marker[3]                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |cam_proj_top|TOP:neiroset|conv_TOP:conv|i[0]                                       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |cam_proj_top|TOP:neiroset|dense:dense|j[4]                                         ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |cam_proj_top|sdram_controller:SDRAM|haddr_r[20]                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cam_proj_top|sdram_controller:SDRAM|state_cnt[2]                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |cam_proj_top|TOP:neiroset|num_maxp[1]                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |cam_proj_top|TOP:neiroset|maxp:maxpooling|marker[0]                                ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |cam_proj_top|TOP:neiroset|dense:dense|dp[4]                                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |cam_proj_top|TOP:neiroset|dense:dense|res[3]                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |cam_proj_top|TOP:neiroset|memorywork:block|weight_case[2]                          ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |cam_proj_top|TOP:neiroset|memorywork:block|i1[11]                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_0_0[15]                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_1_0[3]                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_2_0[4]                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_3_0[2]                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_4_0[4]                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_5_0[5]                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_6_0[11]                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_7_0[9]                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_8_0[1]                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_9_0[16]                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_10_0[12]                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_11_0[10]                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_12_0[16]                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_13_0[5]                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_14_0[16]                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_15_0[10]                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_16_0[9]                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_17_0[3]                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_18_0[13]                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_19_0[16]                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_20_0[4]                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_21_0[5]                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_22_0[4]                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_23_0[9]                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_24_0[10]                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_25_0[12]                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_26_0[9]                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|sr_data_27_0[15]                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cam_proj_top|sdram_controller:SDRAM|state[1]                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |cam_proj_top|sdram_controller:SDRAM|state[0]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cam_proj_top|sdram_controller:SDRAM|command[5]                                     ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |cam_proj_top|TOP:neiroset|maxp:maxpooling|i[7]                                     ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |cam_proj_top|TOP:neiroset|memorywork:block|i_d[5]                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |cam_proj_top|camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[4]     ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |cam_proj_top|camera_configure:camera_configure_0|OV7670_config:config_1|timer[30]  ;
; 9:1                ; 11 bits   ; 66 LEs        ; 0 LEs                ; 66 LEs                 ; Yes        ; |cam_proj_top|TOP:neiroset|maxp:maxpooling|buff[4]                                  ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |cam_proj_top|TOP:neiroset|maxp:maxpooling|read_addressp[2]                         ;
; 16:1               ; 10 bits   ; 100 LEs       ; 80 LEs               ; 20 LEs                 ; Yes        ; |cam_proj_top|TOP:neiroset|result:result|read_addressp[12]                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |cam_proj_top|camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[3]     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |cam_proj_top|camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[6]     ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |cam_proj_top|camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[7]   ;
; 7:1                ; 11 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |cam_proj_top|TOP:neiroset|result:result|buff[3]                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |cam_proj_top|TOP:neiroset|mem[3]                                                   ;
; 18:1               ; 13 bits   ; 156 LEs       ; 26 LEs               ; 130 LEs                ; Yes        ; |cam_proj_top|TOP:neiroset|conv_TOP:conv|read_addressp[12]                          ;
; 7:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |cam_proj_top|hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[20]              ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |cam_proj_top|hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]              ;
; 7:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |cam_proj_top|hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[16]              ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |cam_proj_top|camera_configure:camera_configure_0|OV7670_config:config_1|timer[16]  ;
; 8:1                ; 5 bits    ; 25 LEs        ; 20 LEs               ; 5 LEs                  ; Yes        ; |cam_proj_top|TOP:neiroset|matrix[0]                                                ;
; 9:1                ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |cam_proj_top|hellosoc_top:TFT|tft_ili9341:tft|spiData[7]                           ;
; 11:1               ; 9 bits    ; 63 LEs        ; 0 LEs                ; 63 LEs                 ; Yes        ; |cam_proj_top|TOP:neiroset|memstartzap[9]                                           ;
; 12:1               ; 3 bits    ; 24 LEs        ; 21 LEs               ; 3 LEs                  ; Yes        ; |cam_proj_top|TOP:neiroset|memstartp[6]                                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |cam_proj_top|TOP:neiroset|memstartp[8]                                             ;
; 29:1               ; 11 bits   ; 209 LEs       ; 198 LEs              ; 11 LEs                 ; Yes        ; |cam_proj_top|pre_v2:grayscale|output_data[8]                                       ;
; 30:1               ; 5 bits    ; 100 LEs       ; 95 LEs               ; 5 LEs                  ; Yes        ; |cam_proj_top|pre_v2:grayscale|i[0]                                                 ;
; 34:1               ; 2 bits    ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |cam_proj_top|TOP:neiroset|border:border|prov[0]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |cam_proj_top|sdram_controller:SDRAM|wr_data_r[8]                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cam_proj_top|sdram_controller:SDRAM|bank_addr[0]                                   ;
; 3:1                ; 209 bits  ; 418 LEs       ; 418 LEs              ; 0 LEs                  ; No         ; |cam_proj_top|TOP:neiroset|re_w                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cam_proj_top|TOP:neiroset|memstartzap_num                                          ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |cam_proj_top|TOP:neiroset|memorywork:block|i                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |cam_proj_top|TOP:neiroset|conv_TOP:conv|res_out_1                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |cam_proj_top|x_sdram                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |cam_proj_top|sdram_controller:SDRAM|addr[2]                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cam_proj_top|sdram_controller:SDRAM|addr[5]                                        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |cam_proj_top|TOP:neiroset|memstartzap_num                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |cam_proj_top|TOP:neiroset|memstartzap_num                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |cam_proj_top|TOP:neiroset|maxp:maxpooling|Add3                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |cam_proj_top|camera_configure:camera_configure_0|OV7670_config:config_1|Selector35 ;
; 5:1                ; 14 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |cam_proj_top|TOP:neiroset|write_addressp[4]                                        ;
; 5:1                ; 14 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |cam_proj_top|TOP:neiroset|read_addressp[9]                                         ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |cam_proj_top|TOP:neiroset|dp[3]                                                    ;
; 17:1               ; 11 bits   ; 121 LEs       ; 22 LEs               ; 99 LEs                 ; No         ; |cam_proj_top|TOP:neiroset|memorywork:block|Mux17                                   ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; No         ; |cam_proj_top|TOP:neiroset|maxp:maxpooling|Add3                                     ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cam_proj_top|TOP:neiroset|conv_en                                                  ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |cam_proj_top|TOP:neiroset|memorywork:block|Mux44                                   ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |cam_proj_top|TOP:neiroset|memorywork:block|Mux62                                   ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |cam_proj_top|TOP:neiroset|memorywork:block|Mux32                                   ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |cam_proj_top|TOP:neiroset|memorywork:block|Mux34                                   ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |cam_proj_top|TOP:neiroset|memorywork:block|Mux74                                   ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |cam_proj_top|TOP:neiroset|memorywork:block|Mux77                                   ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |cam_proj_top|TOP:neiroset|memorywork:block|Mux7                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------+
; Assignment                      ; Value ; From ; To                                      ;
+---------------------------------+-------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                       ;
+---------------------------------+-------+------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                           ;
+---------------------------------------+-------+------+--------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                        ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                      ;
+---------------------------------------+-------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|a_graycounter_qv6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|a_graycounter_mdc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|altsyncram_s8d1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|dffpipe_re9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|dffpipe_re9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|alt_synch_pipe_5e8:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                      ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                       ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|alt_synch_pipe_5e8:rs_dgwp|dffpipe_0f9:dffpipe12 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|dffpipe_re9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|dffpipe_re9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|alt_synch_pipe_6e8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                      ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                       ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|alt_synch_pipe_6e8:ws_dgrp|dffpipe_1f9:dffpipe14 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------+
; Assignment                      ; Value ; From ; To                               ;
+---------------------------------+-------+------+----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                ;
+---------------------------------+-------+------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                    ;
+---------------------------------------+-------+------+-------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                     ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                 ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                 ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                               ;
+---------------------------------------+-------+------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|a_graycounter_qv6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                       ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                  ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|a_graycounter_mdc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                       ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                  ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|altsyncram_s8d1:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|dffpipe_re9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|dffpipe_re9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|alt_synch_pipe_7e8:rs_dgwp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                               ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_2f9:dffpipe5 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|dffpipe_re9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|dffpipe_re9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|alt_synch_pipe_8e8:ws_dgrp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                               ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|alt_synch_pipe_8e8:ws_dgrp|dffpipe_3f9:dffpipe7 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for TOP:neiroset|RAM:memory|altsyncram:mem_rtl_0|altsyncram_c9q1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_49q1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_e4q1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_quv1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_for_sdram_0|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------------------+
; Parameter Name                ; Value                 ; Type                             ;
+-------------------------------+-----------------------+----------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                          ;
; PLL_TYPE                      ; AUTO                  ; Untyped                          ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                          ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                          ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                          ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                          ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                          ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                          ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                          ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                          ;
; LOCK_HIGH                     ; 1                     ; Untyped                          ;
; LOCK_LOW                      ; 1                     ; Untyped                          ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                          ;
; SKIP_VCO                      ; OFF                   ; Untyped                          ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                          ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                          ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                          ;
; BANDWIDTH                     ; 0                     ; Untyped                          ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                          ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                          ;
; DOWN_SPREAD                   ; 0                     ; Untyped                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                          ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                          ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                          ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                          ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                          ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                          ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                          ;
; CLK3_MULTIPLY_BY              ; 12                    ; Signed Integer                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer                   ;
; CLK1_MULTIPLY_BY              ; 12                    ; Signed Integer                   ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer                   ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                          ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                          ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                          ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                          ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                          ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                          ;
; CLK3_DIVIDE_BY                ; 25                    ; Signed Integer                   ;
; CLK2_DIVIDE_BY                ; 2                     ; Signed Integer                   ;
; CLK1_DIVIDE_BY                ; 5                     ; Signed Integer                   ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer                   ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                          ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                          ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                          ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                          ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                          ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                          ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                          ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                          ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                          ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                          ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                          ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                          ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                          ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                          ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                          ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                          ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                          ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                          ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                          ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                          ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                          ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                          ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer                   ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                          ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                          ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                          ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                          ;
; DPA_DIVIDER                   ; 0                     ; Untyped                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                          ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                          ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                          ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                          ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                          ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                          ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                          ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                          ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                          ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                          ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                          ;
; VCO_MIN                       ; 0                     ; Untyped                          ;
; VCO_MAX                       ; 0                     ; Untyped                          ;
; VCO_CENTER                    ; 0                     ; Untyped                          ;
; PFD_MIN                       ; 0                     ; Untyped                          ;
; PFD_MAX                       ; 0                     ; Untyped                          ;
; M_INITIAL                     ; 0                     ; Untyped                          ;
; M                             ; 0                     ; Untyped                          ;
; N                             ; 1                     ; Untyped                          ;
; M2                            ; 1                     ; Untyped                          ;
; N2                            ; 1                     ; Untyped                          ;
; SS                            ; 1                     ; Untyped                          ;
; C0_HIGH                       ; 0                     ; Untyped                          ;
; C1_HIGH                       ; 0                     ; Untyped                          ;
; C2_HIGH                       ; 0                     ; Untyped                          ;
; C3_HIGH                       ; 0                     ; Untyped                          ;
; C4_HIGH                       ; 0                     ; Untyped                          ;
; C5_HIGH                       ; 0                     ; Untyped                          ;
; C6_HIGH                       ; 0                     ; Untyped                          ;
; C7_HIGH                       ; 0                     ; Untyped                          ;
; C8_HIGH                       ; 0                     ; Untyped                          ;
; C9_HIGH                       ; 0                     ; Untyped                          ;
; C0_LOW                        ; 0                     ; Untyped                          ;
; C1_LOW                        ; 0                     ; Untyped                          ;
; C2_LOW                        ; 0                     ; Untyped                          ;
; C3_LOW                        ; 0                     ; Untyped                          ;
; C4_LOW                        ; 0                     ; Untyped                          ;
; C5_LOW                        ; 0                     ; Untyped                          ;
; C6_LOW                        ; 0                     ; Untyped                          ;
; C7_LOW                        ; 0                     ; Untyped                          ;
; C8_LOW                        ; 0                     ; Untyped                          ;
; C9_LOW                        ; 0                     ; Untyped                          ;
; C0_INITIAL                    ; 0                     ; Untyped                          ;
; C1_INITIAL                    ; 0                     ; Untyped                          ;
; C2_INITIAL                    ; 0                     ; Untyped                          ;
; C3_INITIAL                    ; 0                     ; Untyped                          ;
; C4_INITIAL                    ; 0                     ; Untyped                          ;
; C5_INITIAL                    ; 0                     ; Untyped                          ;
; C6_INITIAL                    ; 0                     ; Untyped                          ;
; C7_INITIAL                    ; 0                     ; Untyped                          ;
; C8_INITIAL                    ; 0                     ; Untyped                          ;
; C9_INITIAL                    ; 0                     ; Untyped                          ;
; C0_MODE                       ; BYPASS                ; Untyped                          ;
; C1_MODE                       ; BYPASS                ; Untyped                          ;
; C2_MODE                       ; BYPASS                ; Untyped                          ;
; C3_MODE                       ; BYPASS                ; Untyped                          ;
; C4_MODE                       ; BYPASS                ; Untyped                          ;
; C5_MODE                       ; BYPASS                ; Untyped                          ;
; C6_MODE                       ; BYPASS                ; Untyped                          ;
; C7_MODE                       ; BYPASS                ; Untyped                          ;
; C8_MODE                       ; BYPASS                ; Untyped                          ;
; C9_MODE                       ; BYPASS                ; Untyped                          ;
; C0_PH                         ; 0                     ; Untyped                          ;
; C1_PH                         ; 0                     ; Untyped                          ;
; C2_PH                         ; 0                     ; Untyped                          ;
; C3_PH                         ; 0                     ; Untyped                          ;
; C4_PH                         ; 0                     ; Untyped                          ;
; C5_PH                         ; 0                     ; Untyped                          ;
; C6_PH                         ; 0                     ; Untyped                          ;
; C7_PH                         ; 0                     ; Untyped                          ;
; C8_PH                         ; 0                     ; Untyped                          ;
; C9_PH                         ; 0                     ; Untyped                          ;
; L0_HIGH                       ; 1                     ; Untyped                          ;
; L1_HIGH                       ; 1                     ; Untyped                          ;
; G0_HIGH                       ; 1                     ; Untyped                          ;
; G1_HIGH                       ; 1                     ; Untyped                          ;
; G2_HIGH                       ; 1                     ; Untyped                          ;
; G3_HIGH                       ; 1                     ; Untyped                          ;
; E0_HIGH                       ; 1                     ; Untyped                          ;
; E1_HIGH                       ; 1                     ; Untyped                          ;
; E2_HIGH                       ; 1                     ; Untyped                          ;
; E3_HIGH                       ; 1                     ; Untyped                          ;
; L0_LOW                        ; 1                     ; Untyped                          ;
; L1_LOW                        ; 1                     ; Untyped                          ;
; G0_LOW                        ; 1                     ; Untyped                          ;
; G1_LOW                        ; 1                     ; Untyped                          ;
; G2_LOW                        ; 1                     ; Untyped                          ;
; G3_LOW                        ; 1                     ; Untyped                          ;
; E0_LOW                        ; 1                     ; Untyped                          ;
; E1_LOW                        ; 1                     ; Untyped                          ;
; E2_LOW                        ; 1                     ; Untyped                          ;
; E3_LOW                        ; 1                     ; Untyped                          ;
; L0_INITIAL                    ; 1                     ; Untyped                          ;
; L1_INITIAL                    ; 1                     ; Untyped                          ;
; G0_INITIAL                    ; 1                     ; Untyped                          ;
; G1_INITIAL                    ; 1                     ; Untyped                          ;
; G2_INITIAL                    ; 1                     ; Untyped                          ;
; G3_INITIAL                    ; 1                     ; Untyped                          ;
; E0_INITIAL                    ; 1                     ; Untyped                          ;
; E1_INITIAL                    ; 1                     ; Untyped                          ;
; E2_INITIAL                    ; 1                     ; Untyped                          ;
; E3_INITIAL                    ; 1                     ; Untyped                          ;
; L0_MODE                       ; BYPASS                ; Untyped                          ;
; L1_MODE                       ; BYPASS                ; Untyped                          ;
; G0_MODE                       ; BYPASS                ; Untyped                          ;
; G1_MODE                       ; BYPASS                ; Untyped                          ;
; G2_MODE                       ; BYPASS                ; Untyped                          ;
; G3_MODE                       ; BYPASS                ; Untyped                          ;
; E0_MODE                       ; BYPASS                ; Untyped                          ;
; E1_MODE                       ; BYPASS                ; Untyped                          ;
; E2_MODE                       ; BYPASS                ; Untyped                          ;
; E3_MODE                       ; BYPASS                ; Untyped                          ;
; L0_PH                         ; 0                     ; Untyped                          ;
; L1_PH                         ; 0                     ; Untyped                          ;
; G0_PH                         ; 0                     ; Untyped                          ;
; G1_PH                         ; 0                     ; Untyped                          ;
; G2_PH                         ; 0                     ; Untyped                          ;
; G3_PH                         ; 0                     ; Untyped                          ;
; E0_PH                         ; 0                     ; Untyped                          ;
; E1_PH                         ; 0                     ; Untyped                          ;
; E2_PH                         ; 0                     ; Untyped                          ;
; E3_PH                         ; 0                     ; Untyped                          ;
; M_PH                          ; 0                     ; Untyped                          ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                          ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                          ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                          ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                          ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                          ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                          ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                          ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                          ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                          ;
; CLK0_COUNTER                  ; G0                    ; Untyped                          ;
; CLK1_COUNTER                  ; G0                    ; Untyped                          ;
; CLK2_COUNTER                  ; G0                    ; Untyped                          ;
; CLK3_COUNTER                  ; G0                    ; Untyped                          ;
; CLK4_COUNTER                  ; G0                    ; Untyped                          ;
; CLK5_COUNTER                  ; G0                    ; Untyped                          ;
; CLK6_COUNTER                  ; E0                    ; Untyped                          ;
; CLK7_COUNTER                  ; E1                    ; Untyped                          ;
; CLK8_COUNTER                  ; E2                    ; Untyped                          ;
; CLK9_COUNTER                  ; E3                    ; Untyped                          ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                          ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                          ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                          ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                          ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                          ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                          ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                          ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                          ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                          ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                          ;
; M_TIME_DELAY                  ; 0                     ; Untyped                          ;
; N_TIME_DELAY                  ; 0                     ; Untyped                          ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                          ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                          ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                          ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                          ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                          ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                          ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                          ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                          ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                          ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                          ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                          ;
; VCO_POST_SCALE                ; 0                     ; Untyped                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                          ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                          ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                          ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                          ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                          ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                          ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                          ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                          ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                          ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                          ;
; PORT_CLK3                     ; PORT_USED             ; Untyped                          ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                          ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                          ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                          ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                          ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                          ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                          ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                          ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                          ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                          ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                          ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                          ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                          ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                          ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                          ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                          ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                          ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                          ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                          ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                          ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                          ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                          ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                          ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                          ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                          ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                          ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                          ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                          ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                          ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                          ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                          ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                          ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                          ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                          ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                          ;
; DEVICE_FAMILY                 ; Cyclone V             ; Untyped                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                          ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                   ;
+-------------------------------+-----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_for_disp:pll2|altpll:altpll_component ;
+-------------------------------+--------------------------------+-----------------------+
; Parameter Name                ; Value                          ; Type                  ;
+-------------------------------+--------------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                         ; Untyped               ;
; PLL_TYPE                      ; AUTO                           ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_for_disp ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                            ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                           ; Untyped               ;
; SCAN_CHAIN                    ; LONG                           ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                         ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                          ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                              ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                             ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                              ; Untyped               ;
; LOCK_HIGH                     ; 1                              ; Untyped               ;
; LOCK_LOW                      ; 1                              ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                              ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                              ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                            ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                            ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                            ; Untyped               ;
; SKIP_VCO                      ; OFF                            ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                              ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                           ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                        ; Untyped               ;
; BANDWIDTH                     ; 0                              ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                           ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                              ; Untyped               ;
; DOWN_SPREAD                   ; 0                              ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                            ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                            ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                              ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                              ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                              ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                              ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                              ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                              ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                              ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                              ; Signed Integer        ;
; CLK1_MULTIPLY_BY              ; 1                              ; Signed Integer        ;
; CLK0_MULTIPLY_BY              ; 143                            ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                              ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                              ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                              ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                              ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                              ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                              ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                              ; Untyped               ;
; CLK2_DIVIDE_BY                ; 4                              ; Signed Integer        ;
; CLK1_DIVIDE_BY                ; 5                              ; Signed Integer        ;
; CLK0_DIVIDE_BY                ; 50                             ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                              ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                              ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                              ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                              ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                              ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                              ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                              ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                              ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                              ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                              ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                              ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                              ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                              ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                              ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                              ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                              ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                             ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                             ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                             ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                             ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                             ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                             ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                             ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                             ; Signed Integer        ;
; CLK1_DUTY_CYCLE               ; 50                             ; Signed Integer        ;
; CLK0_DUTY_CYCLE               ; 50                             ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                          ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                         ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                         ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                         ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                              ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                              ; Untyped               ;
; DPA_DIVIDER                   ; 0                              ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                              ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                              ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                              ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                              ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                              ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                              ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                              ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                              ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                              ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                              ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                              ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                              ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                              ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                              ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                              ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                              ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                             ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                             ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                             ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                             ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                              ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                              ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                              ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                              ; Untyped               ;
; VCO_MIN                       ; 0                              ; Untyped               ;
; VCO_MAX                       ; 0                              ; Untyped               ;
; VCO_CENTER                    ; 0                              ; Untyped               ;
; PFD_MIN                       ; 0                              ; Untyped               ;
; PFD_MAX                       ; 0                              ; Untyped               ;
; M_INITIAL                     ; 0                              ; Untyped               ;
; M                             ; 0                              ; Untyped               ;
; N                             ; 1                              ; Untyped               ;
; M2                            ; 1                              ; Untyped               ;
; N2                            ; 1                              ; Untyped               ;
; SS                            ; 1                              ; Untyped               ;
; C0_HIGH                       ; 0                              ; Untyped               ;
; C1_HIGH                       ; 0                              ; Untyped               ;
; C2_HIGH                       ; 0                              ; Untyped               ;
; C3_HIGH                       ; 0                              ; Untyped               ;
; C4_HIGH                       ; 0                              ; Untyped               ;
; C5_HIGH                       ; 0                              ; Untyped               ;
; C6_HIGH                       ; 0                              ; Untyped               ;
; C7_HIGH                       ; 0                              ; Untyped               ;
; C8_HIGH                       ; 0                              ; Untyped               ;
; C9_HIGH                       ; 0                              ; Untyped               ;
; C0_LOW                        ; 0                              ; Untyped               ;
; C1_LOW                        ; 0                              ; Untyped               ;
; C2_LOW                        ; 0                              ; Untyped               ;
; C3_LOW                        ; 0                              ; Untyped               ;
; C4_LOW                        ; 0                              ; Untyped               ;
; C5_LOW                        ; 0                              ; Untyped               ;
; C6_LOW                        ; 0                              ; Untyped               ;
; C7_LOW                        ; 0                              ; Untyped               ;
; C8_LOW                        ; 0                              ; Untyped               ;
; C9_LOW                        ; 0                              ; Untyped               ;
; C0_INITIAL                    ; 0                              ; Untyped               ;
; C1_INITIAL                    ; 0                              ; Untyped               ;
; C2_INITIAL                    ; 0                              ; Untyped               ;
; C3_INITIAL                    ; 0                              ; Untyped               ;
; C4_INITIAL                    ; 0                              ; Untyped               ;
; C5_INITIAL                    ; 0                              ; Untyped               ;
; C6_INITIAL                    ; 0                              ; Untyped               ;
; C7_INITIAL                    ; 0                              ; Untyped               ;
; C8_INITIAL                    ; 0                              ; Untyped               ;
; C9_INITIAL                    ; 0                              ; Untyped               ;
; C0_MODE                       ; BYPASS                         ; Untyped               ;
; C1_MODE                       ; BYPASS                         ; Untyped               ;
; C2_MODE                       ; BYPASS                         ; Untyped               ;
; C3_MODE                       ; BYPASS                         ; Untyped               ;
; C4_MODE                       ; BYPASS                         ; Untyped               ;
; C5_MODE                       ; BYPASS                         ; Untyped               ;
; C6_MODE                       ; BYPASS                         ; Untyped               ;
; C7_MODE                       ; BYPASS                         ; Untyped               ;
; C8_MODE                       ; BYPASS                         ; Untyped               ;
; C9_MODE                       ; BYPASS                         ; Untyped               ;
; C0_PH                         ; 0                              ; Untyped               ;
; C1_PH                         ; 0                              ; Untyped               ;
; C2_PH                         ; 0                              ; Untyped               ;
; C3_PH                         ; 0                              ; Untyped               ;
; C4_PH                         ; 0                              ; Untyped               ;
; C5_PH                         ; 0                              ; Untyped               ;
; C6_PH                         ; 0                              ; Untyped               ;
; C7_PH                         ; 0                              ; Untyped               ;
; C8_PH                         ; 0                              ; Untyped               ;
; C9_PH                         ; 0                              ; Untyped               ;
; L0_HIGH                       ; 1                              ; Untyped               ;
; L1_HIGH                       ; 1                              ; Untyped               ;
; G0_HIGH                       ; 1                              ; Untyped               ;
; G1_HIGH                       ; 1                              ; Untyped               ;
; G2_HIGH                       ; 1                              ; Untyped               ;
; G3_HIGH                       ; 1                              ; Untyped               ;
; E0_HIGH                       ; 1                              ; Untyped               ;
; E1_HIGH                       ; 1                              ; Untyped               ;
; E2_HIGH                       ; 1                              ; Untyped               ;
; E3_HIGH                       ; 1                              ; Untyped               ;
; L0_LOW                        ; 1                              ; Untyped               ;
; L1_LOW                        ; 1                              ; Untyped               ;
; G0_LOW                        ; 1                              ; Untyped               ;
; G1_LOW                        ; 1                              ; Untyped               ;
; G2_LOW                        ; 1                              ; Untyped               ;
; G3_LOW                        ; 1                              ; Untyped               ;
; E0_LOW                        ; 1                              ; Untyped               ;
; E1_LOW                        ; 1                              ; Untyped               ;
; E2_LOW                        ; 1                              ; Untyped               ;
; E3_LOW                        ; 1                              ; Untyped               ;
; L0_INITIAL                    ; 1                              ; Untyped               ;
; L1_INITIAL                    ; 1                              ; Untyped               ;
; G0_INITIAL                    ; 1                              ; Untyped               ;
; G1_INITIAL                    ; 1                              ; Untyped               ;
; G2_INITIAL                    ; 1                              ; Untyped               ;
; G3_INITIAL                    ; 1                              ; Untyped               ;
; E0_INITIAL                    ; 1                              ; Untyped               ;
; E1_INITIAL                    ; 1                              ; Untyped               ;
; E2_INITIAL                    ; 1                              ; Untyped               ;
; E3_INITIAL                    ; 1                              ; Untyped               ;
; L0_MODE                       ; BYPASS                         ; Untyped               ;
; L1_MODE                       ; BYPASS                         ; Untyped               ;
; G0_MODE                       ; BYPASS                         ; Untyped               ;
; G1_MODE                       ; BYPASS                         ; Untyped               ;
; G2_MODE                       ; BYPASS                         ; Untyped               ;
; G3_MODE                       ; BYPASS                         ; Untyped               ;
; E0_MODE                       ; BYPASS                         ; Untyped               ;
; E1_MODE                       ; BYPASS                         ; Untyped               ;
; E2_MODE                       ; BYPASS                         ; Untyped               ;
; E3_MODE                       ; BYPASS                         ; Untyped               ;
; L0_PH                         ; 0                              ; Untyped               ;
; L1_PH                         ; 0                              ; Untyped               ;
; G0_PH                         ; 0                              ; Untyped               ;
; G1_PH                         ; 0                              ; Untyped               ;
; G2_PH                         ; 0                              ; Untyped               ;
; G3_PH                         ; 0                              ; Untyped               ;
; E0_PH                         ; 0                              ; Untyped               ;
; E1_PH                         ; 0                              ; Untyped               ;
; E2_PH                         ; 0                              ; Untyped               ;
; E3_PH                         ; 0                              ; Untyped               ;
; M_PH                          ; 0                              ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                            ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                            ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                            ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                            ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                            ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                            ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                            ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                            ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                            ; Untyped               ;
; CLK0_COUNTER                  ; G0                             ; Untyped               ;
; CLK1_COUNTER                  ; G0                             ; Untyped               ;
; CLK2_COUNTER                  ; G0                             ; Untyped               ;
; CLK3_COUNTER                  ; G0                             ; Untyped               ;
; CLK4_COUNTER                  ; G0                             ; Untyped               ;
; CLK5_COUNTER                  ; G0                             ; Untyped               ;
; CLK6_COUNTER                  ; E0                             ; Untyped               ;
; CLK7_COUNTER                  ; E1                             ; Untyped               ;
; CLK8_COUNTER                  ; E2                             ; Untyped               ;
; CLK9_COUNTER                  ; E3                             ; Untyped               ;
; L0_TIME_DELAY                 ; 0                              ; Untyped               ;
; L1_TIME_DELAY                 ; 0                              ; Untyped               ;
; G0_TIME_DELAY                 ; 0                              ; Untyped               ;
; G1_TIME_DELAY                 ; 0                              ; Untyped               ;
; G2_TIME_DELAY                 ; 0                              ; Untyped               ;
; G3_TIME_DELAY                 ; 0                              ; Untyped               ;
; E0_TIME_DELAY                 ; 0                              ; Untyped               ;
; E1_TIME_DELAY                 ; 0                              ; Untyped               ;
; E2_TIME_DELAY                 ; 0                              ; Untyped               ;
; E3_TIME_DELAY                 ; 0                              ; Untyped               ;
; M_TIME_DELAY                  ; 0                              ; Untyped               ;
; N_TIME_DELAY                  ; 0                              ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                             ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                             ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                             ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                             ; Untyped               ;
; ENABLE0_COUNTER               ; L0                             ; Untyped               ;
; ENABLE1_COUNTER               ; L0                             ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                              ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000                      ; Untyped               ;
; LOOP_FILTER_C                 ; 5                              ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                           ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                           ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                           ; Untyped               ;
; VCO_POST_SCALE                ; 0                              ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                              ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                              ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                              ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                   ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED                    ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED                    ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED                    ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED                    ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED                    ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED                    ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY              ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY              ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY              ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY              ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED                    ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED                    ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED                    ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED                    ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED                    ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED                    ; Untyped               ;
; PORT_CLK0                     ; PORT_USED                      ; Untyped               ;
; PORT_CLK1                     ; PORT_USED                      ; Untyped               ;
; PORT_CLK2                     ; PORT_USED                      ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED                    ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED                    ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED                    ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED                    ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED                    ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED                    ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED                    ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED                    ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                    ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED                    ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY              ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY              ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                    ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED                    ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED                    ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED                      ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED                    ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED                    ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED                    ; Untyped               ;
; PORT_ARESET                   ; PORT_USED                      ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED                    ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED                    ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED                    ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED                    ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED                    ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY              ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY              ; Untyped               ;
; PORT_LOCKED                   ; PORT_UNUSED                    ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                    ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY              ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED                    ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED                    ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                    ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED                    ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                    ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY              ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY              ; Untyped               ;
; M_TEST_SOURCE                 ; 5                              ; Untyped               ;
; C0_TEST_SOURCE                ; 5                              ; Untyped               ;
; C1_TEST_SOURCE                ; 5                              ; Untyped               ;
; C2_TEST_SOURCE                ; 5                              ; Untyped               ;
; C3_TEST_SOURCE                ; 5                              ; Untyped               ;
; C4_TEST_SOURCE                ; 5                              ; Untyped               ;
; C5_TEST_SOURCE                ; 5                              ; Untyped               ;
; C6_TEST_SOURCE                ; 5                              ; Untyped               ;
; C7_TEST_SOURCE                ; 5                              ; Untyped               ;
; C8_TEST_SOURCE                ; 5                              ; Untyped               ;
; C9_TEST_SOURCE                ; 5                              ; Untyped               ;
; CBXI_PARAMETER                ; pll_for_disp_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                           ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                              ; Untyped               ;
; WIDTH_CLOCK                   ; 5                              ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                              ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                            ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone V                      ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                         ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                            ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                             ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                            ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                             ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                            ; IGNORE_CASCADE        ;
+-------------------------------+--------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                   ;
+-------------------------+-------------+------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                         ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                         ;
; LPM_NUMWORDS            ; 4096        ; Signed Integer                                                         ;
; LPM_WIDTHU              ; 12          ; Signed Integer                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                         ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                ;
; CBXI_PARAMETER          ; dcfifo_97u1 ; Untyped                                                                ;
+-------------------------+-------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                            ;
+-------------------------+-------------+-----------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                         ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                  ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                  ;
; LPM_NUMWORDS            ; 4096        ; Signed Integer                                                  ;
; LPM_WIDTHU              ; 12          ; Signed Integer                                                  ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                         ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                         ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                         ;
; USE_EAB                 ; ON          ; Untyped                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                         ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                         ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                         ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                         ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                  ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                         ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                         ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                         ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                         ;
; CBXI_PARAMETER          ; dcfifo_45s1 ; Untyped                                                         ;
+-------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hellosoc_top:TFT|tft_ili9341:tft ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; INPUT_CLK_MHZ  ; 100   ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_controller:SDRAM ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; ROW_WIDTH      ; 13    ; Signed Integer                             ;
; COL_WIDTH      ; 9     ; Signed Integer                             ;
; BANK_WIDTH     ; 2     ; Signed Integer                             ;
; SDRADDR_WIDTH  ; 13    ; Signed Integer                             ;
; HADDR_WIDTH    ; 24    ; Signed Integer                             ;
; CLK_FREQUENCY  ; 133   ; Signed Integer                             ;
; REFRESH_TIME   ; 32    ; Signed Integer                             ;
; REFRESH_COUNT  ; 8192  ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP:neiroset ;
+-------------------------+-------+-------------------------+
; Parameter Name          ; Value ; Type                    ;
+-------------------------+-------+-------------------------+
; num_conv                ; 1     ; Signed Integer          ;
; SIZE_1                  ; 11    ; Signed Integer          ;
; SIZE_2                  ; 22    ; Signed Integer          ;
; SIZE_3                  ; 33    ; Signed Integer          ;
; SIZE_4                  ; 44    ; Signed Integer          ;
; SIZE_5                  ; 55    ; Signed Integer          ;
; SIZE_6                  ; 66    ; Signed Integer          ;
; SIZE_7                  ; 77    ; Signed Integer          ;
; SIZE_8                  ; 88    ; Signed Integer          ;
; SIZE_9                  ; 99    ; Signed Integer          ;
; SIZE_address_pix        ; 13    ; Signed Integer          ;
; SIZE_address_pix_t      ; 12    ; Signed Integer          ;
; SIZE_address_wei        ; 9     ; Signed Integer          ;
; picture_size            ; 28    ; Signed Integer          ;
; picture_storage_limit   ; 0     ; Signed Integer          ;
; razmpar                 ; 14    ; Signed Integer          ;
; razmpar2                ; 7     ; Signed Integer          ;
; picture_storage_limit_2 ; 3136  ; Signed Integer          ;
; convolution_size        ; 9     ; Signed Integer          ;
+-------------------------+-------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP:neiroset|database:database ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; SIZE           ; 11    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP:neiroset|conv_TOP:conv ;
+--------------------+-------+--------------------------------------------+
; Parameter Name     ; Value ; Type                                       ;
+--------------------+-------+--------------------------------------------+
; num_conv           ; 1     ; Signed Integer                             ;
; SIZE_1             ; 11    ; Signed Integer                             ;
; SIZE_2             ; 22    ; Signed Integer                             ;
; SIZE_3             ; 33    ; Signed Integer                             ;
; SIZE_4             ; 44    ; Signed Integer                             ;
; SIZE_5             ; 55    ; Signed Integer                             ;
; SIZE_6             ; 66    ; Signed Integer                             ;
; SIZE_7             ; 77    ; Signed Integer                             ;
; SIZE_8             ; 88    ; Signed Integer                             ;
; SIZE_9             ; 99    ; Signed Integer                             ;
; SIZE_address_pix   ; 13    ; Signed Integer                             ;
; SIZE_address_pix_t ; 12    ; Signed Integer                             ;
; SIZE_address_wei   ; 9     ; Signed Integer                             ;
+--------------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP:neiroset|memorywork:block ;
+------------------+-------+-------------------------------------------------+
; Parameter Name   ; Value ; Type                                            ;
+------------------+-------+-------------------------------------------------+
; num_conv         ; 1     ; Signed Integer                                  ;
; picture_size     ; 28    ; Signed Integer                                  ;
; convolution_size ; 9     ; Signed Integer                                  ;
; SIZE_1           ; 11    ; Signed Integer                                  ;
; SIZE_2           ; 22    ; Signed Integer                                  ;
; SIZE_3           ; 33    ; Signed Integer                                  ;
; SIZE_4           ; 44    ; Signed Integer                                  ;
; SIZE_5           ; 55    ; Signed Integer                                  ;
; SIZE_6           ; 66    ; Signed Integer                                  ;
; SIZE_7           ; 77    ; Signed Integer                                  ;
; SIZE_8           ; 88    ; Signed Integer                                  ;
; SIZE_9           ; 99    ; Signed Integer                                  ;
; SIZE_address_pix ; 13    ; Signed Integer                                  ;
; SIZE_address_wei ; 9     ; Signed Integer                                  ;
+------------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP:neiroset|memorywork:block|addressRAM:inst_1 ;
+-----------------------+-------+--------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                         ;
+-----------------------+-------+--------------------------------------------------------------+
; picture_size          ; 28    ; Signed Integer                                               ;
; convolution_size      ; 9     ; Signed Integer                                               ;
; picture_storage_limit ; 784   ; Signed Integer                                               ;
; convweight            ; 1828  ; Signed Integer                                               ;
; conv1                 ; 820   ; Signed Integer                                               ;
; conv2                 ; 964   ; Signed Integer                                               ;
; conv3                 ; 1252  ; Signed Integer                                               ;
; conv4                 ; 1828  ; Signed Integer                                               ;
; conv5                 ; 2980  ; Signed Integer                                               ;
; conv6                 ; 5284  ; Signed Integer                                               ;
; dense                 ; 5460  ; Signed Integer                                               ;
+-----------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP:neiroset|RAM:memory ;
+--------------------+-------+-----------------------------------------+
; Parameter Name     ; Value ; Type                                    ;
+--------------------+-------+-----------------------------------------+
; picture_size       ; 28    ; Signed Integer                          ;
; SIZE_1             ; 11    ; Signed Integer                          ;
; SIZE_2             ; 22    ; Signed Integer                          ;
; SIZE_4             ; 44    ; Signed Integer                          ;
; SIZE_9             ; 99    ; Signed Integer                          ;
; SIZE_address_pix   ; 13    ; Signed Integer                          ;
; SIZE_address_pix_t ; 12    ; Signed Integer                          ;
; SIZE_address_wei   ; 9     ; Signed Integer                          ;
+--------------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP:neiroset|maxp:maxpooling ;
+------------------+-------+------------------------------------------------+
; Parameter Name   ; Value ; Type                                           ;
+------------------+-------+------------------------------------------------+
; SIZE_1           ; 11    ; Signed Integer                                 ;
; SIZE_2           ; 22    ; Signed Integer                                 ;
; SIZE_3           ; 33    ; Signed Integer                                 ;
; SIZE_4           ; 44    ; Signed Integer                                 ;
; SIZE_address_pix ; 13    ; Signed Integer                                 ;
+------------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP:neiroset|dense:dense ;
+------------------+-------+--------------------------------------------+
; Parameter Name   ; Value ; Type                                       ;
+------------------+-------+--------------------------------------------+
; num_conv         ; 1     ; Signed Integer                             ;
; SIZE_1           ; 11    ; Signed Integer                             ;
; SIZE_2           ; 22    ; Signed Integer                             ;
; SIZE_3           ; 33    ; Signed Integer                             ;
; SIZE_4           ; 44    ; Signed Integer                             ;
; SIZE_5           ; 55    ; Signed Integer                             ;
; SIZE_6           ; 66    ; Signed Integer                             ;
; SIZE_7           ; 77    ; Signed Integer                             ;
; SIZE_8           ; 88    ; Signed Integer                             ;
; SIZE_9           ; 99    ; Signed Integer                             ;
; SIZE_address_pix ; 13    ; Signed Integer                             ;
; SIZE_address_wei ; 9     ; Signed Integer                             ;
+------------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP:neiroset|result:result ;
+------------------+-------+----------------------------------------------+
; Parameter Name   ; Value ; Type                                         ;
+------------------+-------+----------------------------------------------+
; SIZE_1           ; 11    ; Signed Integer                               ;
; SIZE_2           ; 22    ; Signed Integer                               ;
; SIZE_3           ; 33    ; Signed Integer                               ;
; SIZE_4           ; 44    ; Signed Integer                               ;
; SIZE_address_pix ; 13    ; Signed Integer                               ;
+------------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP:neiroset|conv:conv1 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; SIZE           ; 11    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_configure:camera_configure_0 ;
+----------------+----------+------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                 ;
+----------------+----------+------------------------------------------------------+
; CLK_FREQ       ; 25000000 ; Signed Integer                                       ;
+----------------+----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_configure:camera_configure_0|OV7670_config:config_1 ;
+----------------+----------+-----------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                        ;
+----------------+----------+-----------------------------------------------------------------------------+
; CLK_FREQ       ; 25000000 ; Signed Integer                                                              ;
+----------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_configure:camera_configure_0|SCCB_interface:SCCB1 ;
+----------------+----------+---------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                      ;
+----------------+----------+---------------------------------------------------------------------------+
; CLK_FREQ       ; 25000000 ; Signed Integer                                                            ;
; SCCB_FREQ      ; 100000   ; Signed Integer                                                            ;
+----------------+----------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP:neiroset|RAM:memory|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 11                   ; Untyped                           ;
; WIDTHAD_A                          ; 13                   ; Untyped                           ;
; NUMWORDS_A                         ; 7056                 ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 11                   ; Untyped                           ;
; WIDTHAD_B                          ; 13                   ; Untyped                           ;
; NUMWORDS_B                         ; 7056                 ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_c9q1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                             ;
; WIDTH_A                            ; 22                   ; Untyped                             ;
; WIDTHAD_A                          ; 12                   ; Untyped                             ;
; NUMWORDS_A                         ; 3136                 ; Untyped                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 22                   ; Untyped                             ;
; WIDTHAD_B                          ; 12                   ; Untyped                             ;
; NUMWORDS_B                         ; 3136                 ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_49q1      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                              ;
; WIDTH_A                            ; 99                   ; Untyped                              ;
; WIDTHAD_A                          ; 9                    ; Untyped                              ;
; NUMWORDS_A                         ; 257                  ; Untyped                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 99                   ; Untyped                              ;
; WIDTHAD_B                          ; 9                    ; Untyped                              ;
; NUMWORDS_B                         ; 257                  ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_e4q1      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP:neiroset|database:database|altsyncram:storage_rtl_0 ;
+------------------------------------+----------------------------------------------------+----------------+
; Parameter Name                     ; Value                                              ; Type           ;
+------------------------------------+----------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                  ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                 ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                 ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                  ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                          ; Untyped        ;
; WIDTH_A                            ; 11                                                 ; Untyped        ;
; WIDTHAD_A                          ; 13                                                 ; Untyped        ;
; NUMWORDS_A                         ; 5460                                               ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                       ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                               ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                               ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                               ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                               ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                               ; Untyped        ;
; WIDTH_B                            ; 11                                                 ; Untyped        ;
; WIDTHAD_B                          ; 13                                                 ; Untyped        ;
; NUMWORDS_B                         ; 5460                                               ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                             ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                             ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK0                                             ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                             ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                       ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                             ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                               ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                               ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                               ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                               ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                               ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                               ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                  ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                  ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                               ; Untyped        ;
; BYTE_SIZE                          ; 8                                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                               ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                               ; Untyped        ;
; INIT_FILE                          ; db/cam_proj_DE1_SoC.ram0_database_efb74bce.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                             ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                  ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                             ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                    ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                    ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                              ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                              ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                  ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                          ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_quv1                                    ; Untyped        ;
+------------------------------------+----------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                ;
+-------------------------------+---------------------------------------------+
; Name                          ; Value                                       ;
+-------------------------------+---------------------------------------------+
; Number of entity instances    ; 2                                           ;
; Entity Instance               ; pll:pll_for_sdram_0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                      ;
;     -- PLL_TYPE               ; AUTO                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                           ;
; Entity Instance               ; pll_for_disp:pll2|altpll:altpll_component   ;
;     -- OPERATION_MODE         ; NORMAL                                      ;
;     -- PLL_TYPE               ; AUTO                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                           ;
+-------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                   ;
+----------------------------+-------------------------------------------------------------------+
; Name                       ; Value                                                             ;
+----------------------------+-------------------------------------------------------------------+
; Number of entity instances ; 2                                                                 ;
; Entity Instance            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                        ;
;     -- LPM_WIDTH           ; 16                                                                ;
;     -- LPM_NUMWORDS        ; 4096                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                               ;
;     -- USE_EAB             ; ON                                                                ;
; Entity Instance            ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component        ;
;     -- FIFO Type           ; Dual Clock                                                        ;
;     -- LPM_WIDTH           ; 16                                                                ;
;     -- LPM_NUMWORDS        ; 4096                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                               ;
;     -- USE_EAB             ; ON                                                                ;
+----------------------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                    ;
+-------------------------------------------+---------------------------------------------------------+
; Name                                      ; Value                                                   ;
+-------------------------------------------+---------------------------------------------------------+
; Number of entity instances                ; 4                                                       ;
; Entity Instance                           ; TOP:neiroset|RAM:memory|altsyncram:mem_rtl_0            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 11                                                      ;
;     -- NUMWORDS_A                         ; 7056                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 11                                                      ;
;     -- NUMWORDS_B                         ; 7056                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                ;
; Entity Instance                           ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 22                                                      ;
;     -- NUMWORDS_A                         ; 3136                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 22                                                      ;
;     -- NUMWORDS_B                         ; 3136                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                ;
; Entity Instance                           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 99                                                      ;
;     -- NUMWORDS_A                         ; 257                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 99                                                      ;
;     -- NUMWORDS_B                         ; 257                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                ;
; Entity Instance                           ; TOP:neiroset|database:database|altsyncram:storage_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 11                                                      ;
;     -- NUMWORDS_A                         ; 5460                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 11                                                      ;
;     -- NUMWORDS_B                         ; 5460                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                ;
+-------------------------------------------+---------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "camera_configure:camera_configure_0" ;
+------+--------+----------+--------------------------------------+
; Port ; Type   ; Severity ; Details                              ;
+------+--------+----------+--------------------------------------+
; done ; Output ; Info     ; Explicitly unconnected               ;
+------+--------+----------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TOP:neiroset"                                                                                                                                                                                    ;
+--------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                                                                                                                             ;
+--------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dp_database        ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (11 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; address_p_database ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pre_v2:grayscale"                                                                                                                                                              ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; output_data ; Output ; Warning  ; Output or bidir port (11 bits) is smaller than the port expression (13 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_controller:SDRAM"                                                                                                     ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                     ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; addr ; Output ; Warning  ; Output or bidir port (13 bits) is wider than the port expression (12 bits) it drives; bit(s) "addr[12..12]" have no fanouts ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "hellosoc_top:TFT|fifo_big:fifo_tft" ;
+---------+--------+----------+----------------------------------+
; Port    ; Type   ; Severity ; Details                          ;
+---------+--------+----------+----------------------------------+
; rdempty ; Output ; Info     ; Explicitly unconnected           ;
; wrfull  ; Output ; Info     ; Explicitly unconnected           ;
; wrusedw ; Output ; Info     ; Explicitly unconnected           ;
+---------+--------+----------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo"                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; rdusedw ; Output ; Warning  ; Output or bidir port (12 bits) is wider than the port expression (10 bits) it drives; bit(s) "rdusedw[11..10]" have no fanouts ;
; wrfull  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; wrusedw ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_for_disp:pll2"                                                                                       ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c1   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; c2   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll_for_sdram_0"                                                                                     ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c1   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2383                        ;
;     CLR               ; 179                         ;
;     CLR SCLR          ; 1                           ;
;     ENA               ; 933                         ;
;     ENA CLR           ; 102                         ;
;     ENA CLR SCLR      ; 529                         ;
;     ENA SCLR          ; 194                         ;
;     ENA SLD           ; 180                         ;
;     SCLR              ; 51                          ;
;     SCLR SLD          ; 37                          ;
;     SLD               ; 14                          ;
;     plain             ; 163                         ;
; arriav_io_obuf        ; 18                          ;
; arriav_lcell_comb     ; 4379                        ;
;     arith             ; 1442                        ;
;         0 data inputs ; 40                          ;
;         1 data inputs ; 918                         ;
;         2 data inputs ; 419                         ;
;         3 data inputs ; 37                          ;
;         4 data inputs ; 21                          ;
;         5 data inputs ; 7                           ;
;     extend            ; 21                          ;
;         7 data inputs ; 21                          ;
;     normal            ; 2786                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 53                          ;
;         2 data inputs ; 243                         ;
;         3 data inputs ; 399                         ;
;         4 data inputs ; 768                         ;
;         5 data inputs ; 510                         ;
;         6 data inputs ; 811                         ;
;     shared            ; 130                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 32                          ;
;         2 data inputs ; 68                          ;
;         3 data inputs ; 28                          ;
; arriav_mac            ; 33                          ;
; boundary_port         ; 87                          ;
; generic_pll           ; 4                           ;
; stratixv_ram_block    ; 175                         ;
;                       ;                             ;
; Max LUT depth         ; 15.40                       ;
; Average LUT depth     ; 4.70                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue Nov 19 23:36:46 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cam_proj -c cam_proj_DE1_SoC
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/sdram_controller.v
    Info (12023): Found entity 1: sdram_controller File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/sdram_controller.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341_spi.sv
    Info (12023): Found entity 1: tft_ili9341_spi File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341_spi.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv
    Info (12023): Found entity 1: tft_ili9341 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/hellosoc_top.sv
    Info (12023): Found entity 1: hellosoc_top File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/hellosoc_top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/SCCB_interface.v
    Info (12023): Found entity 1: SCCB_interface File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/SCCB_interface.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/OV7670_config_rom.v
    Info (12023): Found entity 1: OV7670_config_rom File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/OV7670_config_rom.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/OV7670_config.v
    Info (12023): Found entity 1: OV7670_config File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/OV7670_config.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/camera_read.v
    Info (12023): Found entity 1: camera_read File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/camera_read.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/camera_configure.v
    Info (12023): Found entity 1: camera_configure File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/camera_configure.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_wrp.v
    Info (12023): Found entity 1: cam_wrp File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_wrp.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v
    Info (12023): Found entity 1: cam_proj_top File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/fifo_1024x16.v
    Info (12023): Found entity 1: fifo_1024x16 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/fifo_1024x16.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file pll_for_disp.v
    Info (12023): Found entity 1: pll_for_disp File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/pll_for_disp.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file fifo_big.v
    Info (12023): Found entity 1: fifo_big File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/fifo_big.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v
    Info (12023): Found entity 1: pre_v2 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v
    Info (12023): Found entity 1: TOP File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v
    Info (12023): Found entity 1: result File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v
    Info (12023): Found entity 1: memorywork File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAM.v
    Info (12023): Found entity 1: RAM File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v
    Info (12023): Found entity 1: maxp File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/dense.v
    Info (12023): Found entity 1: dense File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/dense.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/database.v
    Info (12023): Found entity 1: database File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/database.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v
    Info (12023): Found entity 1: conv_TOP File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv.v
    Info (12023): Found entity 1: conv File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v
    Info (12023): Found entity 1: border File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v
    Info (12023): Found entity 1: addressRAM File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 1
Info (12127): Elaborating entity "cam_proj_top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at cam_proj_top.v(153): truncated value with size 32 to match size of target (24) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 153
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_for_sdram_0" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 98
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_for_sdram_0|altpll:altpll_component" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/pll.v Line: 115
Info (12130): Elaborated megafunction instantiation "pll:pll_for_sdram_0|altpll:altpll_component" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/pll.v Line: 115
Info (12133): Instantiated megafunction "pll:pll_for_sdram_0|altpll:altpll_component" with the following parameter: File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/pll.v Line: 115
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "12"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "25"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "12"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated" File: /home/nastya/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "pll_for_disp" for hierarchy "pll_for_disp:pll2" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 106
Info (12128): Elaborating entity "altpll" for hierarchy "pll_for_disp:pll2|altpll:altpll_component" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/pll_for_disp.v Line: 107
Info (12130): Elaborated megafunction instantiation "pll_for_disp:pll2|altpll:altpll_component" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/pll_for_disp.v Line: 107
Info (12133): Instantiated megafunction "pll_for_disp:pll2|altpll:altpll_component" with the following parameter: File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/pll_for_disp.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "143"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "4"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_for_disp"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_for_disp_altpll.v
    Info (12023): Found entity 1: pll_for_disp_altpll File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_for_disp_altpll.v Line: 30
Info (12128): Elaborating entity "pll_for_disp_altpll" for hierarchy "pll_for_disp:pll2|altpll:altpll_component|pll_for_disp_altpll:auto_generated" File: /home/nastya/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "cam_wrp" for hierarchy "cam_wrp:cam_wrp_0" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 120
Warning (10036): Verilog HDL or VHDL warning at cam_wrp.v(54): object "wr_enable_fifo" assigned a value but never read File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_wrp.v Line: 54
Info (12128): Elaborating entity "fifo_1024x16" for hierarchy "cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_wrp.v Line: 97
Info (12128): Elaborating entity "dcfifo" for hierarchy "cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/fifo_1024x16.v Line: 96
Info (12130): Elaborated megafunction instantiation "cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/fifo_1024x16.v Line: 96
Info (12133): Instantiated megafunction "cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component" with the following parameter: File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/fifo_1024x16.v Line: 96
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "12"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_97u1.tdf
    Info (12023): Found entity 1: dcfifo_97u1 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_97u1.tdf Line: 45
Info (12128): Elaborating entity "dcfifo_97u1" for hierarchy "cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated" File: /home/nastya/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_rab.tdf
    Info (12023): Found entity 1: a_gray2bin_rab File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/a_gray2bin_rab.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_rab" for hierarchy "cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|a_gray2bin_rab:rdptr_g_gray2bin" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_97u1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_qv6.tdf
    Info (12023): Found entity 1: a_graycounter_qv6 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/a_graycounter_qv6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_qv6" for hierarchy "cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|a_graycounter_qv6:rdptr_g1p" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_97u1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_mdc.tdf
    Info (12023): Found entity 1: a_graycounter_mdc File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/a_graycounter_mdc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_mdc" for hierarchy "cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|a_graycounter_mdc:wrptr_g1p" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_97u1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s8d1.tdf
    Info (12023): Found entity 1: altsyncram_s8d1 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_s8d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_s8d1" for hierarchy "cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|altsyncram_s8d1:fifo_ram" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_97u1.tdf Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dffpipe_re9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|dffpipe_re9:rs_brp" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_97u1.tdf Line: 83
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_5e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_5e8 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/alt_synch_pipe_5e8.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_5e8" for hierarchy "cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|alt_synch_pipe_5e8:rs_dgwp" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_97u1.tdf Line: 85
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf
    Info (12023): Found entity 1: dffpipe_0f9 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dffpipe_0f9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_0f9" for hierarchy "cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|alt_synch_pipe_5e8:rs_dgwp|dffpipe_0f9:dffpipe12" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/alt_synch_pipe_5e8.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_6e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_6e8 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/alt_synch_pipe_6e8.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_6e8" for hierarchy "cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|alt_synch_pipe_6e8:ws_dgrp" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_97u1.tdf Line: 88
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf
    Info (12023): Found entity 1: dffpipe_1f9 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dffpipe_1f9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_1f9" for hierarchy "cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|alt_synch_pipe_6e8:ws_dgrp|dffpipe_1f9:dffpipe14" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/alt_synch_pipe_6e8.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_vu5.tdf
    Info (12023): Found entity 1: cmpr_vu5 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/cmpr_vu5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_vu5" for hierarchy "cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|cmpr_vu5:rdempty_eq_comp1_lsb" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_97u1.tdf Line: 95
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf
    Info (12023): Found entity 1: cmpr_uu5 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/cmpr_uu5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_uu5" for hierarchy "cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|cmpr_uu5:rdempty_eq_comp1_msb" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_97u1.tdf Line: 96
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf
    Info (12023): Found entity 1: mux_5r7 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/mux_5r7.tdf Line: 23
Info (12128): Elaborating entity "mux_5r7" for hierarchy "cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_97u1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_97u1.tdf Line: 103
Info (12128): Elaborating entity "hellosoc_top" for hierarchy "hellosoc_top:TFT" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 145
Info (12128): Elaborating entity "fifo_big" for hierarchy "hellosoc_top:TFT|fifo_big:fifo_tft" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/hellosoc_top.sv Line: 46
Info (12128): Elaborating entity "dcfifo" for hierarchy "hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/fifo_big.v Line: 96
Info (12130): Elaborated megafunction instantiation "hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/fifo_big.v Line: 96
Info (12133): Instantiated megafunction "hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component" with the following parameter: File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/fifo_big.v Line: 96
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "12"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_45s1.tdf
    Info (12023): Found entity 1: dcfifo_45s1 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_45s1.tdf Line: 45
Info (12128): Elaborating entity "dcfifo_45s1" for hierarchy "hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated" File: /home/nastya/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_7e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_7e8 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/alt_synch_pipe_7e8.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_7e8" for hierarchy "hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|alt_synch_pipe_7e8:rs_dgwp" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_45s1.tdf Line: 85
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf
    Info (12023): Found entity 1: dffpipe_2f9 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dffpipe_2f9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_2f9" for hierarchy "hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_2f9:dffpipe5" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/alt_synch_pipe_7e8.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_8e8 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/alt_synch_pipe_8e8.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_8e8" for hierarchy "hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|alt_synch_pipe_8e8:ws_dgrp" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_45s1.tdf Line: 88
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3f9.tdf
    Info (12023): Found entity 1: dffpipe_3f9 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dffpipe_3f9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3f9" for hierarchy "hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_45s1:auto_generated|alt_synch_pipe_8e8:ws_dgrp|dffpipe_3f9:dffpipe7" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/alt_synch_pipe_8e8.tdf Line: 35
Info (12128): Elaborating entity "tft_ili9341" for hierarchy "hellosoc_top:TFT|tft_ili9341:tft" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/hellosoc_top.sv Line: 130
Info (10264): Verilog HDL Case Statement information at tft_ili9341.sv(80): all case item expressions in this case statement are onehot File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv Line: 80
Warning (10030): Net "INIT_SEQ.data_a" at tft_ili9341.sv(63) has no driver or initial value, using a default initial value '0' File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv Line: 63
Warning (10030): Net "INIT_SEQ.waddr_a" at tft_ili9341.sv(63) has no driver or initial value, using a default initial value '0' File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv Line: 63
Warning (10030): Net "INIT_SEQ.we_a" at tft_ili9341.sv(63) has no driver or initial value, using a default initial value '0' File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv Line: 63
Info (12128): Elaborating entity "tft_ili9341_spi" for hierarchy "hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv Line: 26
Info (12128): Elaborating entity "sdram_controller" for hierarchy "sdram_controller:SDRAM" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 197
Info (12128): Elaborating entity "pre_v2" for hierarchy "pre_v2:grayscale" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 219
Warning (10230): Verilog HDL assignment warning at grayscale.v(109): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 109
Warning (10230): Verilog HDL assignment warning at grayscale.v(110): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 110
Warning (10230): Verilog HDL assignment warning at grayscale.v(111): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 111
Warning (10230): Verilog HDL assignment warning at grayscale.v(112): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 112
Warning (10230): Verilog HDL assignment warning at grayscale.v(113): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 113
Warning (10230): Verilog HDL assignment warning at grayscale.v(114): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 114
Warning (10230): Verilog HDL assignment warning at grayscale.v(115): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 115
Warning (10230): Verilog HDL assignment warning at grayscale.v(116): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 116
Warning (10230): Verilog HDL assignment warning at grayscale.v(117): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 117
Warning (10230): Verilog HDL assignment warning at grayscale.v(118): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 118
Warning (10230): Verilog HDL assignment warning at grayscale.v(119): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 119
Warning (10230): Verilog HDL assignment warning at grayscale.v(120): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 120
Warning (10230): Verilog HDL assignment warning at grayscale.v(121): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 121
Warning (10230): Verilog HDL assignment warning at grayscale.v(122): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 122
Warning (10230): Verilog HDL assignment warning at grayscale.v(123): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 123
Warning (10230): Verilog HDL assignment warning at grayscale.v(124): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 124
Warning (10230): Verilog HDL assignment warning at grayscale.v(125): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 125
Warning (10230): Verilog HDL assignment warning at grayscale.v(126): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 126
Warning (10230): Verilog HDL assignment warning at grayscale.v(127): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 127
Warning (10230): Verilog HDL assignment warning at grayscale.v(128): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 128
Warning (10230): Verilog HDL assignment warning at grayscale.v(129): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 129
Warning (10230): Verilog HDL assignment warning at grayscale.v(130): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 130
Warning (10230): Verilog HDL assignment warning at grayscale.v(131): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 131
Warning (10230): Verilog HDL assignment warning at grayscale.v(132): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 132
Warning (10230): Verilog HDL assignment warning at grayscale.v(133): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 133
Warning (10230): Verilog HDL assignment warning at grayscale.v(134): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 134
Warning (10230): Verilog HDL assignment warning at grayscale.v(135): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 135
Warning (10230): Verilog HDL assignment warning at grayscale.v(136): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 136
Warning (10230): Verilog HDL assignment warning at grayscale.v(167): truncated value with size 32 to match size of target (18) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 167
Warning (10230): Verilog HDL assignment warning at grayscale.v(172): truncated value with size 18 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 172
Warning (10230): Verilog HDL assignment warning at grayscale.v(176): truncated value with size 18 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 176
Warning (10230): Verilog HDL assignment warning at grayscale.v(180): truncated value with size 18 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 180
Warning (10230): Verilog HDL assignment warning at grayscale.v(184): truncated value with size 18 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 184
Warning (10230): Verilog HDL assignment warning at grayscale.v(188): truncated value with size 18 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 188
Warning (10230): Verilog HDL assignment warning at grayscale.v(192): truncated value with size 18 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 192
Warning (10230): Verilog HDL assignment warning at grayscale.v(196): truncated value with size 18 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 196
Warning (10230): Verilog HDL assignment warning at grayscale.v(200): truncated value with size 18 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 200
Warning (10230): Verilog HDL assignment warning at grayscale.v(204): truncated value with size 18 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 204
Warning (10230): Verilog HDL assignment warning at grayscale.v(208): truncated value with size 18 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 208
Warning (10230): Verilog HDL assignment warning at grayscale.v(212): truncated value with size 18 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 212
Warning (10230): Verilog HDL assignment warning at grayscale.v(216): truncated value with size 18 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 216
Warning (10230): Verilog HDL assignment warning at grayscale.v(220): truncated value with size 18 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 220
Warning (10230): Verilog HDL assignment warning at grayscale.v(224): truncated value with size 18 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 224
Warning (10230): Verilog HDL assignment warning at grayscale.v(228): truncated value with size 18 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 228
Warning (10230): Verilog HDL assignment warning at grayscale.v(232): truncated value with size 18 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 232
Warning (10230): Verilog HDL assignment warning at grayscale.v(236): truncated value with size 18 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 236
Warning (10230): Verilog HDL assignment warning at grayscale.v(240): truncated value with size 18 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 240
Warning (10230): Verilog HDL assignment warning at grayscale.v(244): truncated value with size 18 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 244
Warning (10230): Verilog HDL assignment warning at grayscale.v(248): truncated value with size 18 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 248
Warning (10230): Verilog HDL assignment warning at grayscale.v(252): truncated value with size 18 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 252
Warning (10230): Verilog HDL assignment warning at grayscale.v(256): truncated value with size 18 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 256
Warning (10230): Verilog HDL assignment warning at grayscale.v(260): truncated value with size 18 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 260
Warning (10230): Verilog HDL assignment warning at grayscale.v(264): truncated value with size 18 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 264
Warning (10230): Verilog HDL assignment warning at grayscale.v(268): truncated value with size 18 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 268
Warning (10230): Verilog HDL assignment warning at grayscale.v(272): truncated value with size 18 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 272
Warning (10230): Verilog HDL assignment warning at grayscale.v(276): truncated value with size 18 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 276
Warning (10230): Verilog HDL assignment warning at grayscale.v(280): truncated value with size 18 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 280
Warning (10230): Verilog HDL assignment warning at grayscale.v(375): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 375
Warning (10230): Verilog HDL assignment warning at grayscale.v(376): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 376
Warning (10230): Verilog HDL assignment warning at grayscale.v(377): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 377
Warning (10230): Verilog HDL assignment warning at grayscale.v(378): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 378
Warning (10230): Verilog HDL assignment warning at grayscale.v(379): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 379
Warning (10230): Verilog HDL assignment warning at grayscale.v(380): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 380
Warning (10230): Verilog HDL assignment warning at grayscale.v(381): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 381
Warning (10230): Verilog HDL assignment warning at grayscale.v(382): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 382
Warning (10230): Verilog HDL assignment warning at grayscale.v(383): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 383
Warning (10230): Verilog HDL assignment warning at grayscale.v(384): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 384
Warning (10230): Verilog HDL assignment warning at grayscale.v(385): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 385
Warning (10230): Verilog HDL assignment warning at grayscale.v(386): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 386
Warning (10230): Verilog HDL assignment warning at grayscale.v(387): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 387
Warning (10230): Verilog HDL assignment warning at grayscale.v(388): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 388
Warning (10230): Verilog HDL assignment warning at grayscale.v(389): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 389
Warning (10230): Verilog HDL assignment warning at grayscale.v(390): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 390
Warning (10230): Verilog HDL assignment warning at grayscale.v(391): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 391
Warning (10230): Verilog HDL assignment warning at grayscale.v(392): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 392
Warning (10230): Verilog HDL assignment warning at grayscale.v(393): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 393
Warning (10230): Verilog HDL assignment warning at grayscale.v(394): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 394
Warning (10230): Verilog HDL assignment warning at grayscale.v(395): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 395
Warning (10230): Verilog HDL assignment warning at grayscale.v(396): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 396
Warning (10230): Verilog HDL assignment warning at grayscale.v(397): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 397
Warning (10230): Verilog HDL assignment warning at grayscale.v(398): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 398
Warning (10230): Verilog HDL assignment warning at grayscale.v(399): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 399
Warning (10230): Verilog HDL assignment warning at grayscale.v(400): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 400
Warning (10230): Verilog HDL assignment warning at grayscale.v(401): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 401
Warning (10230): Verilog HDL assignment warning at grayscale.v(402): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 402
Warning (10230): Verilog HDL assignment warning at grayscale.v(409): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 409
Warning (10230): Verilog HDL assignment warning at grayscale.v(410): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 410
Warning (10230): Verilog HDL assignment warning at grayscale.v(411): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 411
Warning (10230): Verilog HDL assignment warning at grayscale.v(412): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 412
Warning (10230): Verilog HDL assignment warning at grayscale.v(413): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 413
Warning (10230): Verilog HDL assignment warning at grayscale.v(414): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 414
Warning (10230): Verilog HDL assignment warning at grayscale.v(415): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 415
Warning (10230): Verilog HDL assignment warning at grayscale.v(416): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 416
Warning (10230): Verilog HDL assignment warning at grayscale.v(417): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 417
Warning (10230): Verilog HDL assignment warning at grayscale.v(418): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 418
Warning (10230): Verilog HDL assignment warning at grayscale.v(419): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 419
Warning (10230): Verilog HDL assignment warning at grayscale.v(420): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 420
Warning (10230): Verilog HDL assignment warning at grayscale.v(421): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 421
Warning (10230): Verilog HDL assignment warning at grayscale.v(422): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 422
Warning (10230): Verilog HDL assignment warning at grayscale.v(423): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 423
Warning (10230): Verilog HDL assignment warning at grayscale.v(424): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 424
Warning (10230): Verilog HDL assignment warning at grayscale.v(425): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 425
Warning (10230): Verilog HDL assignment warning at grayscale.v(426): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 426
Warning (10230): Verilog HDL assignment warning at grayscale.v(427): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 427
Warning (10230): Verilog HDL assignment warning at grayscale.v(428): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 428
Warning (10230): Verilog HDL assignment warning at grayscale.v(429): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 429
Warning (10230): Verilog HDL assignment warning at grayscale.v(430): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 430
Warning (10230): Verilog HDL assignment warning at grayscale.v(431): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 431
Warning (10230): Verilog HDL assignment warning at grayscale.v(432): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 432
Warning (10230): Verilog HDL assignment warning at grayscale.v(433): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 433
Warning (10230): Verilog HDL assignment warning at grayscale.v(434): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 434
Warning (10230): Verilog HDL assignment warning at grayscale.v(435): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 435
Warning (10230): Verilog HDL assignment warning at grayscale.v(436): truncated value with size 30 to match size of target (17) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 436
Warning (10230): Verilog HDL assignment warning at grayscale.v(446): truncated value with size 17 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 446
Warning (10230): Verilog HDL assignment warning at grayscale.v(447): truncated value with size 17 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 447
Warning (10230): Verilog HDL assignment warning at grayscale.v(448): truncated value with size 17 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 448
Warning (10230): Verilog HDL assignment warning at grayscale.v(449): truncated value with size 17 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 449
Warning (10230): Verilog HDL assignment warning at grayscale.v(450): truncated value with size 17 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 450
Warning (10230): Verilog HDL assignment warning at grayscale.v(451): truncated value with size 17 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 451
Warning (10230): Verilog HDL assignment warning at grayscale.v(452): truncated value with size 17 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 452
Warning (10230): Verilog HDL assignment warning at grayscale.v(453): truncated value with size 17 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 453
Warning (10230): Verilog HDL assignment warning at grayscale.v(454): truncated value with size 17 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 454
Warning (10230): Verilog HDL assignment warning at grayscale.v(455): truncated value with size 17 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 455
Warning (10230): Verilog HDL assignment warning at grayscale.v(456): truncated value with size 17 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 456
Warning (10230): Verilog HDL assignment warning at grayscale.v(457): truncated value with size 17 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 457
Warning (10230): Verilog HDL assignment warning at grayscale.v(458): truncated value with size 17 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 458
Warning (10230): Verilog HDL assignment warning at grayscale.v(459): truncated value with size 17 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 459
Warning (10230): Verilog HDL assignment warning at grayscale.v(460): truncated value with size 17 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 460
Warning (10230): Verilog HDL assignment warning at grayscale.v(461): truncated value with size 17 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 461
Warning (10230): Verilog HDL assignment warning at grayscale.v(462): truncated value with size 17 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 462
Warning (10230): Verilog HDL assignment warning at grayscale.v(463): truncated value with size 17 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 463
Warning (10230): Verilog HDL assignment warning at grayscale.v(464): truncated value with size 17 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 464
Warning (10230): Verilog HDL assignment warning at grayscale.v(465): truncated value with size 17 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 465
Warning (10230): Verilog HDL assignment warning at grayscale.v(466): truncated value with size 17 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 466
Warning (10230): Verilog HDL assignment warning at grayscale.v(467): truncated value with size 17 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 467
Warning (10230): Verilog HDL assignment warning at grayscale.v(468): truncated value with size 17 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 468
Warning (10230): Verilog HDL assignment warning at grayscale.v(469): truncated value with size 17 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 469
Warning (10230): Verilog HDL assignment warning at grayscale.v(470): truncated value with size 17 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 470
Warning (10230): Verilog HDL assignment warning at grayscale.v(471): truncated value with size 17 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 471
Warning (10230): Verilog HDL assignment warning at grayscale.v(472): truncated value with size 17 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 472
Warning (10230): Verilog HDL assignment warning at grayscale.v(473): truncated value with size 17 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v Line: 473
Info (12128): Elaborating entity "TOP" for hierarchy "TOP:neiroset" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 230
Warning (10230): Verilog HDL assignment warning at TOP.v(151): truncated value with size 32 to match size of target (5) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 151
Warning (10230): Verilog HDL assignment warning at TOP.v(160): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 160
Warning (10230): Verilog HDL assignment warning at TOP.v(161): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 161
Warning (10230): Verilog HDL assignment warning at TOP.v(171): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 171
Warning (10230): Verilog HDL assignment warning at TOP.v(172): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 172
Warning (10230): Verilog HDL assignment warning at TOP.v(181): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 181
Warning (10230): Verilog HDL assignment warning at TOP.v(182): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 182
Warning (10230): Verilog HDL assignment warning at TOP.v(188): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 188
Warning (10230): Verilog HDL assignment warning at TOP.v(189): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 189
Warning (10230): Verilog HDL assignment warning at TOP.v(199): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 199
Warning (10230): Verilog HDL assignment warning at TOP.v(200): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 200
Warning (10230): Verilog HDL assignment warning at TOP.v(209): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 209
Warning (10230): Verilog HDL assignment warning at TOP.v(210): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 210
Warning (10230): Verilog HDL assignment warning at TOP.v(215): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 215
Warning (10230): Verilog HDL assignment warning at TOP.v(216): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 216
Warning (10230): Verilog HDL assignment warning at TOP.v(222): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 222
Warning (10230): Verilog HDL assignment warning at TOP.v(223): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 223
Warning (10230): Verilog HDL assignment warning at TOP.v(233): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 233
Warning (10230): Verilog HDL assignment warning at TOP.v(234): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 234
Warning (10230): Verilog HDL assignment warning at TOP.v(250): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 250
Warning (10230): Verilog HDL assignment warning at TOP.v(251): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 251
Warning (10230): Verilog HDL assignment warning at TOP.v(257): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 257
Warning (10230): Verilog HDL assignment warning at TOP.v(266): truncated value with size 32 to match size of target (3) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 266
Warning (10230): Verilog HDL assignment warning at TOP.v(270): truncated value with size 32 to match size of target (2) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 270
Warning (10230): Verilog HDL assignment warning at TOP.v(298): truncated value with size 32 to match size of target (2) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 298
Warning (10230): Verilog HDL assignment warning at TOP.v(302): truncated value with size 32 to match size of target (5) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 302
Warning (10230): Verilog HDL assignment warning at TOP.v(313): truncated value with size 32 to match size of target (9) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 313
Warning (10230): Verilog HDL assignment warning at TOP.v(314): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 314
Warning (10230): Verilog HDL assignment warning at TOP.v(315): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 315
Warning (10230): Verilog HDL assignment warning at TOP.v(317): truncated value with size 32 to match size of target (1) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 317
Warning (10230): Verilog HDL assignment warning at TOP.v(318): truncated value with size 32 to match size of target (1) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 318
Warning (10230): Verilog HDL assignment warning at TOP.v(319): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 319
Warning (10230): Verilog HDL assignment warning at TOP.v(320): truncated value with size 32 to match size of target (1) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 320
Warning (10230): Verilog HDL assignment warning at TOP.v(321): truncated value with size 32 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 321
Warning (10230): Verilog HDL assignment warning at TOP.v(322): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 322
Warning (10230): Verilog HDL assignment warning at TOP.v(323): truncated value with size 32 to match size of target (9) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 323
Warning (10230): Verilog HDL assignment warning at TOP.v(327): truncated value with size 32 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 327
Warning (10230): Verilog HDL assignment warning at TOP.v(328): truncated value with size 32 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 328
Warning (10230): Verilog HDL assignment warning at TOP.v(329): truncated value with size 32 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 329
Warning (10230): Verilog HDL assignment warning at TOP.v(330): truncated value with size 32 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 330
Warning (10230): Verilog HDL assignment warning at TOP.v(331): truncated value with size 32 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 331
Warning (10230): Verilog HDL assignment warning at TOP.v(332): truncated value with size 32 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 332
Warning (10230): Verilog HDL assignment warning at TOP.v(333): truncated value with size 32 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 333
Warning (10230): Verilog HDL assignment warning at TOP.v(334): truncated value with size 32 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 334
Warning (10230): Verilog HDL assignment warning at TOP.v(335): truncated value with size 32 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 335
Warning (10230): Verilog HDL assignment warning at TOP.v(337): truncated value with size 32 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 337
Warning (10230): Verilog HDL assignment warning at TOP.v(338): truncated value with size 32 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 338
Warning (10230): Verilog HDL assignment warning at TOP.v(339): truncated value with size 32 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 339
Warning (10230): Verilog HDL assignment warning at TOP.v(340): truncated value with size 32 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 340
Warning (10230): Verilog HDL assignment warning at TOP.v(341): truncated value with size 32 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 341
Warning (10230): Verilog HDL assignment warning at TOP.v(342): truncated value with size 32 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 342
Warning (10230): Verilog HDL assignment warning at TOP.v(343): truncated value with size 32 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 343
Warning (10230): Verilog HDL assignment warning at TOP.v(344): truncated value with size 32 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 344
Warning (10230): Verilog HDL assignment warning at TOP.v(345): truncated value with size 32 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 345
Warning (10230): Verilog HDL assignment warning at TOP.v(350): truncated value with size 32 to match size of target (1) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 350
Warning (10230): Verilog HDL assignment warning at TOP.v(357): truncated value with size 32 to match size of target (3) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 357
Info (12128): Elaborating entity "database" for hierarchy "TOP:neiroset|database:database" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 124
Info (12128): Elaborating entity "conv_TOP" for hierarchy "TOP:neiroset|conv_TOP:conv" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 125
Warning (10230): Verilog HDL assignment warning at conv_TOP.v(73): truncated value with size 32 to match size of target (9) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v Line: 73
Warning (10230): Verilog HDL assignment warning at conv_TOP.v(85): truncated value with size 32 to match size of target (4) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v Line: 85
Warning (10230): Verilog HDL assignment warning at conv_TOP.v(88): truncated value with size 32 to match size of target (4) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v Line: 88
Warning (10230): Verilog HDL assignment warning at conv_TOP.v(136): truncated value with size 32 to match size of target (12) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v Line: 136
Warning (10230): Verilog HDL assignment warning at conv_TOP.v(138): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v Line: 138
Warning (10230): Verilog HDL assignment warning at conv_TOP.v(146): truncated value with size 32 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v Line: 146
Warning (10230): Verilog HDL assignment warning at conv_TOP.v(161): truncated value with size 32 to match size of target (12) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v Line: 161
Warning (10230): Verilog HDL assignment warning at conv_TOP.v(174): truncated value with size 32 to match size of target (4) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v Line: 174
Warning (10230): Verilog HDL assignment warning at conv_TOP.v(177): truncated value with size 32 to match size of target (10) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v Line: 177
Warning (10230): Verilog HDL assignment warning at conv_TOP.v(194): truncated value with size 32 to match size of target (10) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v Line: 194
Info (12128): Elaborating entity "memorywork" for hierarchy "TOP:neiroset|memorywork:block" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 126
Warning (10230): Verilog HDL assignment warning at RAMtoMEM.v(54): truncated value with size 32 to match size of target (1) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v Line: 54
Warning (10230): Verilog HDL assignment warning at RAMtoMEM.v(72): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v Line: 72
Warning (10230): Verilog HDL assignment warning at RAMtoMEM.v(76): truncated value with size 32 to match size of target (5) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v Line: 76
Warning (10230): Verilog HDL assignment warning at RAMtoMEM.v(89): truncated value with size 13 to match size of target (9) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v Line: 89
Warning (10230): Verilog HDL assignment warning at RAMtoMEM.v(90): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v Line: 90
Warning (10230): Verilog HDL assignment warning at RAMtoMEM.v(91): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v Line: 91
Warning (10230): Verilog HDL assignment warning at RAMtoMEM.v(102): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v Line: 102
Warning (10230): Verilog HDL assignment warning at RAMtoMEM.v(105): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v Line: 105
Warning (10230): Verilog HDL assignment warning at RAMtoMEM.v(106): truncated value with size 32 to match size of target (5) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v Line: 106
Warning (10230): Verilog HDL assignment warning at RAMtoMEM.v(111): truncated value with size 32 to match size of target (5) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v Line: 111
Warning (10230): Verilog HDL assignment warning at RAMtoMEM.v(121): truncated value with size 32 to match size of target (5) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v Line: 121
Info (12128): Elaborating entity "addressRAM" for hierarchy "TOP:neiroset|memorywork:block|addressRAM:inst_1" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v Line: 45
Warning (10230): Verilog HDL assignment warning at addressRAM.v(25): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 25
Warning (10230): Verilog HDL assignment warning at addressRAM.v(29): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 29
Warning (10230): Verilog HDL assignment warning at addressRAM.v(30): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 30
Warning (10230): Verilog HDL assignment warning at addressRAM.v(34): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 34
Warning (10230): Verilog HDL assignment warning at addressRAM.v(35): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 35
Warning (10230): Verilog HDL assignment warning at addressRAM.v(39): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 39
Warning (10230): Verilog HDL assignment warning at addressRAM.v(40): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 40
Warning (10230): Verilog HDL assignment warning at addressRAM.v(44): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 44
Warning (10230): Verilog HDL assignment warning at addressRAM.v(45): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 45
Warning (10230): Verilog HDL assignment warning at addressRAM.v(49): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 49
Warning (10230): Verilog HDL assignment warning at addressRAM.v(50): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 50
Warning (10230): Verilog HDL assignment warning at addressRAM.v(54): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 54
Warning (10230): Verilog HDL assignment warning at addressRAM.v(55): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 55
Warning (10230): Verilog HDL assignment warning at addressRAM.v(59): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 59
Warning (10230): Verilog HDL assignment warning at addressRAM.v(60): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 60
Warning (10240): Verilog HDL Always Construct warning at addressRAM.v(21): inferring latch(es) for variable "firstaddr", which holds its previous value in one or more paths through the always construct File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
Warning (10240): Verilog HDL Always Construct warning at addressRAM.v(21): inferring latch(es) for variable "lastaddr", which holds its previous value in one or more paths through the always construct File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "lastaddr[0]" at addressRAM.v(21) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "lastaddr[1]" at addressRAM.v(21) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "lastaddr[2]" at addressRAM.v(21) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "lastaddr[3]" at addressRAM.v(21) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "lastaddr[4]" at addressRAM.v(21) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "lastaddr[5]" at addressRAM.v(21) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "lastaddr[6]" at addressRAM.v(21) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "lastaddr[7]" at addressRAM.v(21) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "lastaddr[8]" at addressRAM.v(21) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "lastaddr[9]" at addressRAM.v(21) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "lastaddr[10]" at addressRAM.v(21) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "lastaddr[11]" at addressRAM.v(21) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "lastaddr[12]" at addressRAM.v(21) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "firstaddr[0]" at addressRAM.v(21) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "firstaddr[1]" at addressRAM.v(21) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "firstaddr[2]" at addressRAM.v(21) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "firstaddr[3]" at addressRAM.v(21) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "firstaddr[4]" at addressRAM.v(21) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "firstaddr[5]" at addressRAM.v(21) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "firstaddr[6]" at addressRAM.v(21) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "firstaddr[7]" at addressRAM.v(21) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "firstaddr[8]" at addressRAM.v(21) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "firstaddr[9]" at addressRAM.v(21) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "firstaddr[10]" at addressRAM.v(21) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "firstaddr[11]" at addressRAM.v(21) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "firstaddr[12]" at addressRAM.v(21) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
Info (12128): Elaborating entity "RAM" for hierarchy "TOP:neiroset|RAM:memory" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 127
Info (12128): Elaborating entity "border" for hierarchy "TOP:neiroset|border:border" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 128
Info (12128): Elaborating entity "maxp" for hierarchy "TOP:neiroset|maxp:maxpooling" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 129
Warning (10230): Verilog HDL assignment warning at maxpooling.v(38): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v Line: 38
Warning (10230): Verilog HDL assignment warning at maxpooling.v(42): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v Line: 42
Warning (10230): Verilog HDL assignment warning at maxpooling.v(47): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v Line: 47
Warning (10230): Verilog HDL assignment warning at maxpooling.v(49): truncated value with size 32 to match size of target (10) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v Line: 49
Warning (10230): Verilog HDL assignment warning at maxpooling.v(53): truncated value with size 32 to match size of target (3) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v Line: 53
Info (12128): Elaborating entity "dense" for hierarchy "TOP:neiroset|dense:dense" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 130
Warning (10230): Verilog HDL assignment warning at dense.v(52): truncated value with size 32 to match size of target (22) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/dense.v Line: 52
Warning (10230): Verilog HDL assignment warning at dense.v(52): truncated value with size 32 to match size of target (9) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/dense.v Line: 52
Warning (10230): Verilog HDL assignment warning at dense.v(59): truncated value with size 32 to match size of target (9) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/dense.v Line: 59
Warning (10230): Verilog HDL assignment warning at dense.v(65): truncated value with size 32 to match size of target (4) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/dense.v Line: 65
Warning (10230): Verilog HDL assignment warning at dense.v(66): truncated value with size 32 to match size of target (9) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/dense.v Line: 66
Warning (10230): Verilog HDL assignment warning at dense.v(69): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/dense.v Line: 69
Warning (10230): Verilog HDL assignment warning at dense.v(74): truncated value with size 32 to match size of target (11) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/dense.v Line: 74
Warning (10230): Verilog HDL assignment warning at dense.v(80): truncated value with size 32 to match size of target (7) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/dense.v Line: 80
Warning (10230): Verilog HDL assignment warning at dense.v(84): truncated value with size 32 to match size of target (1) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/dense.v Line: 84
Warning (10230): Verilog HDL assignment warning at dense.v(86): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/dense.v Line: 86
Info (12128): Elaborating entity "result" for hierarchy "TOP:neiroset|result:result" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 131
Warning (10230): Verilog HDL assignment warning at result.v(27): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v Line: 27
Warning (10230): Verilog HDL assignment warning at result.v(28): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v Line: 28
Warning (10230): Verilog HDL assignment warning at result.v(29): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v Line: 29
Warning (10230): Verilog HDL assignment warning at result.v(30): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v Line: 30
Warning (10230): Verilog HDL assignment warning at result.v(31): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v Line: 31
Warning (10230): Verilog HDL assignment warning at result.v(32): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v Line: 32
Warning (10230): Verilog HDL assignment warning at result.v(33): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v Line: 33
Warning (10230): Verilog HDL assignment warning at result.v(34): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v Line: 34
Warning (10230): Verilog HDL assignment warning at result.v(35): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v Line: 35
Warning (10230): Verilog HDL assignment warning at result.v(36): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v Line: 36
Warning (10230): Verilog HDL assignment warning at result.v(37): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v Line: 37
Warning (10230): Verilog HDL assignment warning at result.v(38): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v Line: 38
Warning (10230): Verilog HDL assignment warning at result.v(39): truncated value with size 32 to match size of target (13) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v Line: 39
Warning (10230): Verilog HDL assignment warning at result.v(42): truncated value with size 32 to match size of target (4) File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v Line: 42
Info (12128): Elaborating entity "conv" for hierarchy "TOP:neiroset|conv:conv1" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 133
Info (12128): Elaborating entity "camera_configure" for hierarchy "camera_configure:camera_configure_0" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 308
Info (12128): Elaborating entity "OV7670_config_rom" for hierarchy "camera_configure:camera_configure_0|OV7670_config_rom:rom1" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/camera_configure.v Line: 51
Info (12128): Elaborating entity "OV7670_config" for hierarchy "camera_configure:camera_configure_0|OV7670_config:config_1" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/camera_configure.v Line: 63
Info (12128): Elaborating entity "SCCB_interface" for hierarchy "camera_configure:camera_configure_0|SCCB_interface:SCCB1" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/camera_configure.v Line: 73
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "out_data_gray[12]" is missing source, defaulting to GND File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 204
    Warning (12110): Net "out_data_gray[11]" is missing source, defaulting to GND File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 204
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "out_data_gray[12]" is missing source, defaulting to GND File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 204
    Warning (12110): Net "out_data_gray[11]" is missing source, defaulting to GND File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 204
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "out_data_gray[12]" is missing source, defaulting to GND File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 204
    Warning (12110): Net "out_data_gray[11]" is missing source, defaulting to GND File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 204
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "out_data_gray[12]" is missing source, defaulting to GND File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 204
    Warning (12110): Net "out_data_gray[11]" is missing source, defaulting to GND File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 204
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "out_data_gray[12]" is missing source, defaulting to GND File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 204
    Warning (12110): Net "out_data_gray[11]" is missing source, defaulting to GND File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 204
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "out_data_gray[12]" is missing source, defaulting to GND File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 204
    Warning (12110): Net "out_data_gray[11]" is missing source, defaulting to GND File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 204
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pll_for_disp:pll2|altpll:altpll_component|pll_for_disp_altpll:auto_generated|wire_generic_pll2_outclk" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_for_disp_altpll.v Line: 79
        Warning (14320): Synthesized away node "pll_for_disp:pll2|altpll:altpll_component|pll_for_disp_altpll:auto_generated|wire_generic_pll3_outclk" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_for_disp_altpll.v Line: 93
        Warning (14320): Synthesized away node "pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|wire_generic_pll2_outclk" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_altpll.v Line: 80
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "hellosoc_top:TFT|tft_ili9341:tft|INIT_SEQ" is uninferred due to inappropriate RAM size File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv Line: 63
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "TOP:neiroset|RAM:memory|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 11
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 7056
        Info (286033): Parameter WIDTH_B set to 11
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 7056
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "TOP:neiroset|RAM:memory|mem_t_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 22
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 3136
        Info (286033): Parameter WIDTH_B set to 22
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 3136
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "TOP:neiroset|RAM:memory|weight_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 99
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 257
        Info (286033): Parameter WIDTH_B set to 99
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 257
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "TOP:neiroset|database:database|storage_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 11
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 5460
        Info (286033): Parameter WIDTH_B set to 11
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 5460
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/cam_proj_DE1_SoC.ram0_database_efb74bce.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
Info (12130): Elaborated megafunction instantiation "TOP:neiroset|RAM:memory|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "TOP:neiroset|RAM:memory|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "11"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "7056"
    Info (12134): Parameter "WIDTH_B" = "11"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "7056"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c9q1.tdf
    Info (12023): Found entity 1: altsyncram_c9q1 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_c9q1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0"
Info (12133): Instantiated megafunction "TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "22"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "3136"
    Info (12134): Parameter "WIDTH_B" = "22"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "3136"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_49q1.tdf
    Info (12023): Found entity 1: altsyncram_49q1 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_49q1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0"
Info (12133): Instantiated megafunction "TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "99"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "257"
    Info (12134): Parameter "WIDTH_B" = "99"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "257"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e4q1.tdf
    Info (12023): Found entity 1: altsyncram_e4q1 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_e4q1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "TOP:neiroset|database:database|altsyncram:storage_rtl_0"
Info (12133): Instantiated megafunction "TOP:neiroset|database:database|altsyncram:storage_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "11"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "5460"
    Info (12134): Parameter "WIDTH_B" = "11"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "5460"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/cam_proj_DE1_SoC.ram0_database_efb74bce.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_quv1.tdf
    Info (12023): Found entity 1: altsyncram_quv1 File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_quv1.tdf Line: 28
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[7]" merged with LATCH primitive "TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
    Info (13026): Duplicate LATCH primitive "TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[8]" merged with LATCH primitive "TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
Warning (13012): Latch TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] has unsafe behavior File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TOP:neiroset|memorywork:block|Add11~synth File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v Line: 122
Warning (13012): Latch TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12] has unsafe behavior File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TOP:neiroset|memorywork:block|Add11~synth File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v Line: 122
Warning (13012): Latch TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] has unsafe behavior File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TOP:neiroset|memorywork:block|Add11~synth File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v Line: 122
Warning (13012): Latch TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11] has unsafe behavior File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TOP:neiroset|memorywork:block|Add11~synth File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v Line: 122
Warning (13012): Latch TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] has unsafe behavior File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TOP:neiroset|memorywork:block|Add11~synth File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v Line: 122
Warning (13012): Latch TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10] has unsafe behavior File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TOP:neiroset|memorywork:block|Add11~synth File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v Line: 122
Warning (13012): Latch TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9] has unsafe behavior File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TOP:neiroset|memorywork:block|Add11~synth File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v Line: 122
Warning (13012): Latch TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9] has unsafe behavior File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TOP:neiroset|memorywork:block|Add11~synth File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v Line: 122
Warning (13012): Latch TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8] has unsafe behavior File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TOP:neiroset|memorywork:block|Add11~synth File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v Line: 122
Warning (13012): Latch TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7] has unsafe behavior File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TOP:neiroset|memorywork:block|Add11~synth File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v Line: 122
Warning (13012): Latch TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] has unsafe behavior File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TOP:neiroset|memorywork:block|Add11~synth File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v Line: 122
Warning (13012): Latch TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6] has unsafe behavior File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TOP:neiroset|memorywork:block|Add11~synth File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v Line: 122
Warning (13012): Latch TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] has unsafe behavior File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TOP:neiroset|memorywork:block|Add11~synth File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v Line: 122
Warning (13012): Latch TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5] has unsafe behavior File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TOP:neiroset|memorywork:block|Add11~synth File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v Line: 122
Warning (13012): Latch TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] has unsafe behavior File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TOP:neiroset|memorywork:block|Add11~synth File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v Line: 122
Warning (13012): Latch TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4] has unsafe behavior File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TOP:neiroset|memorywork:block|Add11~synth File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v Line: 122
Warning (13012): Latch TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] has unsafe behavior File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TOP:neiroset|memorywork:block|Add11~synth File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v Line: 122
Warning (13012): Latch TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2] has unsafe behavior File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TOP:neiroset|memorywork:block|Add11~synth File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v Line: 122
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "cs_n" is stuck at GND File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 28
    Warning (13410): Pin "Cke" is stuck at VCC File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 35
    Warning (13410): Pin "LED[2]" is stuck at GND File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 47
    Warning (13410): Pin "LED[3]" is stuck at GND File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 47
    Warning (13410): Pin "LED[4]" is stuck at GND File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 47
    Warning (13410): Pin "LED[5]" is stuck at GND File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 47
    Warning (13410): Pin "LED[6]" is stuck at GND File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 47
    Warning (13410): Pin "LED[7]" is stuck at GND File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 47
Info (286030): Timing-Driven Synthesis is running
Info (17049): 24 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/output_files/cam_proj_DE1_SoC.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 12 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "start_gray_kn" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 12
    Warning (15610): No output dependent on input pin "VSYNC_cam" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 15
    Warning (15610): No output dependent on input pin "tft_sdo" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 39
Info (21057): Implemented 5794 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 56 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 5495 logic cells
    Info (21064): Implemented 175 RAM segments
    Info (21065): Implemented 4 PLLs
    Info (21062): Implemented 33 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 343 warnings
    Info: Peak virtual memory: 1413 megabytes
    Info: Processing ended: Tue Nov 19 23:37:21 2019
    Info: Elapsed time: 00:00:35
    Info: Total CPU time (on all processors): 00:00:46


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/output_files/cam_proj_DE1_SoC.map.smsg.


