for the harmful impulse noise in DC-powerline in an 
EV, we will also research the fast retraining methods 
to enhance the system reliability and speed up system 
recovery time. 
 
  In three years, this project will achieve the 
following four major goals: (1) DC power-line channel 
environment building up and noise model analysis, (2) 
fast retraining and recovery algorithms for 
synchronization and equalization under time-varying 
channel and impulse noise interference, (3) System 
simulation and integration of DC power-line 
transceiver, (4) robust data transmission for 
integrating with intelligent battery management 
system. These goals focus on enhancing the 
transceiver robustness and transmission performance 
under the noise interference generated by electric 
equipment and time-variant channel characteristic. 
  
  In this integrated project, we will base on the 
green-powered EV platform. Subproject-IV will support 
the system simulation platform of intelligent battery 
management system and provide robust network control 
protocol. Our subproject-III will connect the smart 
battery management chip developed by subproject-II to 
the intelligent distributed battery management system 
exploited by subproject-I to achieve optimum battery 
management in an EV. 
英文關鍵詞： Electric Vehicle (EV), Controller Area Network (CAN), 
Power-Line Communication (PLC), Channel equalization 
 
1 
 
一、 前言： 
  隨著汽車控制設備由過去之純機械操作，逐漸發展至高度電子化，以及目前純電動車積極發展的趨
勢，電池模組成為了電動車輛中極為關鍵之零組件，因此電池的電源管理成為一個重要的課題。除了電
池狀態的監控外，全車各處訊息能夠即時可靠地傳遞，亦是一項重要的關鍵。目前已應用在車用之控制
網路系統 CAN以及 FlexRay之最高速率分別為 1Mbps及 10Mbps，未來隨著車內電子系統的複雜化即將
面臨資料量增加時的傳輸瓶頸，亦無法支援多媒體串流的傳輸。本計畫將利用具有高傳輸效能之電力線
傳輸技術應用於車輛內之供電網路，利用原生電源配線來溝通全車各項電子裝置，簡化車內配線，提升
網路傳輸容量。 
  利用電力線傳輸的概念早在數十年前便被提出。然而技術真正能夠實際應用是在西元 2000年之後，
隨著半導體技術與演算法的發展而達成。目前家用電力線傳輸標準為 IEEE 1901-2010[1]在 2010 年 12月
通過，最大實體層資料速率可達到 500Mbps。目前 Qualcomm 等國際廠商所推出的產品均相容於 P1901
規格， 並向下相容以往 HomePlug Powerline Alliance組織所主導的 HomePlug AV[2]規格，能夠支援高畫
質影像的傳送。利用 50/60Hz 之交流電力線傳輸，在建築物內只要有插座的地點，就能夠傳送與接收資
料。在目前家電智慧化的潮流下，未來的家電電器產品必定邁向自我高度節能以及智慧網路控制等方向，
因此訊息溝通將是未來任何電子設備所必然存在的基本功能。 
 
二、 研究目的： 
  由於現階段的電力線傳輸規格皆是針對室內之交流電力線特性作設計，所以當採用直流電力線供電
時，現階段的電力線傳輸規格將無法完全適用。除此之外，市售產品內系統晶片的整合度極高，在面臨
直流電力線傳輸的挑戰時，小幅度的修改仍然不符合本系統之需求。因此，本計畫將以現有成熟 IEEE 
P1904 規格搭配高可靠度之 HomePlug GP[3]規格之交流電力線傳輸技術為基礎，著眼於直流電力線傳輸
實體層的需求來制定 DC-PLC 之收發機規格，探討車輛上之直流電力線的網路拓墣、通道模型、通道雜
訊及負載效應等種種問題，並完成直流電力線傳輸之數位基頻電路演算法的設計。 
 
三、 文獻探討： 
  在車輛上之網路拓蹼與建築物內交流電力線網路略有不同。在車輛中的電子設備，較常見以系統為
單位，如防鎖死煞車系統，車身循跡控制系統等。各系統中由一個電子控制單元(ECU)所主宰，負責接
收各節點傳回之訊息以及下達動作指令。以功能與即時回應的需求不同，大約可分為兩類，一種是傳統
的匯流排形式，另一種則是星狀拓蹼，如圖 3.1所舉例在車輛上之網路拓蹼形式[21]，除了匯流排型以及
星型之外，亦可以是兩種類的混和。 
  在傳統的電力線網路中，訊號由傳輸端發射出去後，會經過一連串之網路分支點，最後才會到達位
於某一端點之接收端。然而在電力線網路中，為了配電安全的需要，路徑上之電力線會如同樹枝般有粗
細不同的規格。越接近配電箱之電力線，作為主幹必須承受由各端點電力線網路分散出去之電流，導線
之直徑勢必較位於末端的電力線為寬。如此一來，訊號在傳輸途中所經過之電力線將具有非一致性之特
性阻抗。當訊號通過不同特性阻抗之導線介面時，即會發生訊號反射之現象，因此在接收端觀測傳送端
3 
 
 
圖 3.3 MIMO-PLC通道雜訊量測設定[22] 
 
III. 資料分析： 
  如圖 3.4為時域上 MIMO-PLC通道雜訊波形，PN雜訊較 PG與 NG雜訊弱，PG與 NG兩者波型相似，
此種現象是由 PLC 網路所產生，而非 MIMO 耦合器等人為因素，這種效應可歸咎於以下之事實：PN 雜
訊可視為差模雜訊，而 PG與 NG訊號因為包含接地線，可認定為共模雜訊。量測上述四種頻段之 NG雜
訊波形如圖 3.5所示，Band 2與 4的調頻波段雜訊有減小的現象，Band 3與 4的低頻雜訊亦有減小的趨
勢，此現象與量測設定之濾波器所預期的效果相符。圖 3.6 為 NG、PN 與 PG 三種雜訊之功率頻譜密度
(PSD)，由於示波器本身之限制，低於-160dB/Hz之波形將會被削減。 
 
   
圖 3.4典型MIMO PLC通道雜訊
[22] 
圖 3.5典型 NG雜訊於四頻帶之量
測結果[22] 
圖 3.6典型MIMO PLC雜訊之
PSD[22] 
 
1. 平均雜訊 PSD： 
  平均雜訊 PSD 之累積分佈函數(CDF)如圖 3.7 所示，PN 雜訊的平均 PSD 普遍比 PG 與 NG 雜訊小
3~5dB，PG 與 NG 雜訊之平均 PSD 數值相當接近。平均雜訊 PSD 之間的差值以累積分佈函數來表示，
如圖 3.8 所示，將近百分之八十的 PG 雜訊大於 PN 雜訊至少 3dB 之等級，同樣的現象也發生在 NG 與
PN雜訊之間。 
5 
 
 
四、 研究方法：   
 
圖 4.1 PLC基頻接收機之系統演算法架構圖 
   
  系統模擬的規格主要是依據 IEEE P1901標準。在這裡我們依據的規格有 preamble的格式、CP長度、
可以傳送資料的子載波數、相對應的子載波位置以及資料取樣頻率，如表 4.1。 
  首先在開始傳輸 data symbol前必須先送出 Preamble。因為 Preamble的內容是我們已知的，所以在接
收端可以利用其來作同步以及通道估測，以利我們可以找到 data symbol的起始位置以及對其受到的非理
想效應作等化。IEEE 1901所定義的 Preamble結構圖如圖 4.2。前面為 8.5個每個長度為 512個取樣點的
SYNCP及後面 2.5個每個長度為 512個取樣點的 SYNCM重複串接而成，SYNCP為 SYNCM加上一負號
其數學式如下所式 4.1、4.2，模擬環境通道為 384點以及 AWGN。 
表 4.1 系統模擬規格 
Usable Carriers 917 
Data Modulation 16-QAM 
IFFT Interval 4096 
Cyclic Prefix Interval 756 
Extended Symbol Interval 4852 
Sampling rate 100MHZ 
 
 
圖 4.2 IEEE 1901 Preamble資料結構[1] 
 
113
3
20
SYNCP_FFT
10 2S [ ] cos( ( ))
512512 TIA ESc C
c nn cp y
- -Î
× × ×
= × +å  (4.1) 
7 
 
  
圖 4.5 通道估測振幅誤差(無 SCO) 圖 4.6 通道估測相位誤差(無 SCO) 
  
圖 4.7 通道估測振幅誤差(有 SCO=20ppm) 圖 4.8 通道估測相位誤差(有 SCO=20ppm) 
 
III. AGC-CR頻域等化器： 
  由於頻域等化器無法解決取樣時脈偏移所產生的影響，因而需要同步估測演算法解決傳收端DAC與
接收端ADC頻率不同的問題。 
  同步估測演算法的設計方式，較常利用插入領航訊號來解決，然而在packet-based的傳輸形式中，加
入領航訊號將會降低剩餘頻帶的資料傳輸效率。在此我們使用的等化器演算法包含下列兩功能：一、從
preamble資料訊號做同步偵測，二、能同時解決時脈同步效應與通道頻率響應的等化器，稱為自動增益
控制與載波回復的頻域等化器((Automatic Gain Control and Carrier Recovery )簡稱AGC-CR，不同於極座標
系的LMS等化器，其把通道頻率響應分成Gain、Phase兩部分，AGC迴路利用增益誤差偵測器偵測增益誤
差並做補償，CR迴路是數位鎖相迴路(Digital Phase Lock Loop, DPLL)。包含了相位誤差偵測器迴路濾波
器和數控震盪器等基本元件，藉由Phase Error Detector偵測相位誤差，調整迴路濾波器使CR迴路能精準
的補償通道頻率相應的相位誤差，加入NCO則是將控制數值轉換成一震盪頻率輸出改變輸出頻率。由於
PLC通道為非時變通道，因此接收訊號的增益誤差不隨時間變化，等同於極座標系LMS演算法的增益迴
路。 
  在這裡我們使用的是指數型增益和相角LMS演算法，此演算法與傳統LMS演算法，以及使用增益和
相角LMS演算法比較起來有更快的收斂速度，而LMS演算法都是與已知的訊號作比對得到誤差量，再經
由最小平方平均誤差的疊代更新找到最佳的等化器系數，在這我們對指數型增益和相角LMS演算法作說
0 100 200 300 400 500 600 700 800 900 1000
0
0.05
0.1
0.15
0.2
0.25
channel estimation amplitue relative error     Awgn(40db)
(subcarrier index)
0 100 200 300 400 500 600 700 800 900 1000
0
0.01
0.02
0.03
0.04
0.05
0.06
0.07
channel estimation phase absolute error      Awgn(40db)
(subcarrier index)
pi
0 100 200 300 400 500 600 700 800 900 1000
0
0.05
0.1
0.15
0.2
0.25
0.3
0.35
channel estimation amplitue relative error     TFO(20ppm)   Awgn(40db)
(subcarrier index)
0 100 200 300 400 500 600 700 800 900 1000
0
0.02
0.04
0.06
0.08
0.1
0.12
channel estimation phase absolute error     TFO(20ppm)   Awgn(40db)
(subcarrier index)
pi
9 
 
五、 結果與討論： 
  圖 4.9、4.10為 PLC基頻接收機之浮點數系統模擬效能，採用表 4.1之系統參數以及文獻[11]中之通
道實例。系統可利用接收到的 Preamble資料，有效估測 OFDM symbol邊界位置、並利用一階線性內插
找出所有 FEQ子通道之反通道係數並且估測取樣時脈偏移量。當系統進入資料傳送時之輸出端 SNR如
圖 4.9，此時接收到之資料為 16-QAM調變，星座圖如圖 4.10。未來第二年之目標為以第一年之成果作基
礎，一方面引進更加嚴格之脈衝雜訊模型，以驗證接收機演算法之雜訊容忍度。另一方面在維持相同效
能下降低接收機硬體實作之成本與複雜度。 
 
六、 參考文獻： 
 
[1] IEEE P1901 working group, “IEEE Standard for Broadband over Power Line Networks: Medium Access Control and Physical 
Layer Specifications”, grouper.ieee.org/groups/1901  
[2] HomePlug Powerline alliance, “HomePlug AV white paper”, www.homeplug.org 
[3] HomePlug Powerline alliance, “HomePlug Green PHY white paper”, www.homeplug.org 
[4] Yabuuchi Y., Umehara D., Morikura M., Morita T., Ishiko S., Horihata S., “Low Rate and High Reliable Modulation Schemes for 
In-Vehicle Power Line Communications,” in Proc. ISPLC 2011, Udine, Italy, Apr. 2011, pp.249-254. 
[5] Pinomaa A., Ahola J., Kosonen A., “Power-line communication-based network architecture for LVDC distribution system,” in 
Proc. ISPLC 2011, Udine, Italy, Apr. 2011, pp.358-363. 
[6] “Performances of the HomePlug PHY layer in the context of in-vehicle powerline communications,” in Proc. ISPLC 2007, Pisa, 
Italy, Mar. 2007, pp.93-97. 
[7] Mohammadi M., Lampe L., Lok M., Mirabbasi S., Mirvakili M., Rosales R., van Veen P., “Measurement study and transmission 
for in-vehicle power line communication,” in Proc. ISPLC 2009, Dresden, Germany, Mar. 2009, pp.73-78. 
[8] Nouvel F., Tanguy P., “What is about future high speed power line communication systems for in-vehicles networks,” in Proc. 
ICICS 2009, Beijing, China, Dec. 2009, pp.1-6.  
[9] Bassi E., Benzi F., Almeida L., Nolte T., “Powerline communication in electric vehicles,” in Proc. IEMDC 2009, Miami, USA, 
May 2009, pp.1749-1753. 
[10] Barmada S., Raugi M., Tucci M., Zheng T., “Power Line Communication in a full electric vehicle Measurements, modelling and 
analysis,” in Proc. ISPLC 2010, Rio de Janeiro, Brazil, Mar. 2010, pp.331-336. 
[11] M. Zimmermann and K. Dostert, “A multipath model for the powerline channel,” IEEE Transactions on Communications, vol. 50, 
no. 4, pp. 553–559, 2002.  
[12] Carrion M.O., Lienard M., Degauque P., “Communication over Vehicular DC Lines:_Propagation Channel Characteristics,” in 
Proc. ISPLC 2006, Orlando, USA, Mar. 2006, pp.2-5. 
[13] Lienard M., Carrion M.O., Degardin V., Degauque P., “Modeling and Analysis of In-Vehicle Power Line Communication 
Channels,” IEEE Transactions on Vehicular Technology, Vol.57, No.2, pp.670-679, Mar. 2008. 
[14] Vallejo-Mora A.B., Sá, nchez-Martí, nez J.J., Cañ, ete, F.J., Corté, s J.A., Dí, ez L., “Characterization and Evaluation of In-Vehicle 
Power Line Channels,” in Proc. GLOBECOMM 2010, Miami, USA, Dec. 2010, pp.1-5. 
[15] Di Bert L., Caldera P., Schwingshackl D., Tonello A.M., “On Noise Modeling for Power Line Communications,” in Proc. ISPLC 
2011, Udine, Italy, Apr. 2011, pp.283-288. 
[16] Cortes J.A., Canete F.J., Diez L., Moreno J.L.G., “On the Statistical Properties of Indoor Power Line Channels: Measurements 
and Models,” in Proc. ISPLC 2011, Udine, Italy, Apr. 2011, pp.271-276. 
行政院國家科學委員會補助國內專家學者出席國際學術會議報告
101 年 02 月 29 日
報 告 人
姓 名
薛 木 添
服務機構
及 職 稱
中大電機系
副教授
時間
會議
地點
NSC 100-2220-E-008 -007 –
上海
本會核定
補助文號
國科會專題計劃補助
NSC 100-2220-E-008 -007 -
會 議 名 稱
(中文) 第四屆國際生醫工程與訊息科學研討會 (2011)
(英文) The 4th International Conference on BioMedical Engineering and
Informatics (2011)
發表論文題目 (中文) 應用於醫療影像之 CMOS比較器
(英文) CMOS Comparator for Medical Imaging
報告內容:
一、出席「第四屆國際生醫工程與訊息科學研討會 (2011)」報告
二、參加會議經過及與會心得
三、攜回資料名稱及內容
一、出席國際性技術研討會報告
第四屆國際生醫工程與訊息科學研討會 (BMEI’11) 於 2011年 10 月 15 日至 17 日於中
國上海舉辦，此次主要的任務即是參加此研討會、觀摩其他國家相關研究主題的進展與發表
論文。首日議程主要為 keynote lectures，Dr. Akay 與 Dr. Yuan-Ting Zhang 詳細的說明了目前研究
的相關成果與發展現況，以近年來的研究發表來看，成果相當豐碩，值得我們借鏡與努力邁
進。
此次所發表之論文由本人所指導之博士畢業生龔存雄進行口頭報告，報告的內容為應用
於生醫影像之比較器電路 IC 設計與實現成果，在同一個時段有十幾篇論文發表報告，此
session 之論文領域有點雜，乃是關於生醫應用之儀器、感測元件、人工輔具與奈米技術應用
等。雖然由於領域差異大而無法完全了解，但也增廣了視野，粗略了解相關領研究之內容。
此外，3D IC 技術可用在整合生醫系統，包含感測器、簡單的訊號處理、無線傳輸等。3D IC
的概念也是國內 IC 設計的一個重要趨勢，重點偏向生醫影像與訊號處理上，雖然此部分本
From: alexgong  <alexgong@itri.org.tw>
To: mtshiue  <mtshiue@ee.ncu.edu.tw>
CC: mtshiue  <mtshiue@ncu.edu.tw>
Subject: FW:  CISP'11-BMEI'11  P2413  Acceptance  Notification
Date: 2011-09-26, 16:45:34
From: CISP-BMEI2011 [mailto:cisp-bmei@dhu.edu.cn] 
Sent: Thursday, September 01, 2011 9:34 AM
To:龔存雄
Subject: CISP'11-BMEI'11 P2413 Acceptance Notification
Dear Cihun-Siyong Alex Gong ,
Paper ID : P2413
Paper Title : CMOS Comparator for Medical Imaging
(All Chinese characters in this email are intended for authors from China's mainland only. 
請瀏覽會議网站上的中文注冊和終稿上傳信息。)
Congratulations! We are pleased to inform you that your above paper has been accepted 
for presentation at the 4th International Conference on BioMedical Engineering and 
Informatics (BMEI'11 ) to be held from 15-17 October 2011, in Shanghai, China. After you 
complete the requirements below, your paper will appear in conference proceedings and 
will be indexed by both EI Compendex and ISTP, as well as the IEEE Xplore (IEEE 
Conference Record Number for CISP'11: 18205; IEEE Conference Record Number for 
BMEI'11: 18206. CISP IEEE Catalog Number: CFP1194D-CDR, ISBN: 978-1-4244-9305-0; 
BMEI IEEE Catalog Number: CFP1193D-CDR, ISBN: 978-1-4244-9350-0. CISP-BMEI 
2008-2010 papers have already been indexed in EI Compendex). Substantially extended 
versions of best papers will be considered for publication in a CISP'11-BMEI'11 special 
issue of the Computers and Electrical Engineering journal (SCI-indexed). Only registered 
papers will be considered for the SCI journal special issue and only the selected authors 
will be notified by 30 October 2011.
The conference will feature world-renowned keynote speakers: Thanos Stouraitis, 
President-Elect of IEEE Circuits and Systems Society; Seong-Whan Lee, Hyundai-Kia 
Motor Chair Professor; Metin Akay, Fellow of the Institute of Physics (IOP), the American 
Institute of Medical Biological Engineering (AIMBE) and the American Association for the 
Advancement of Science (AAAS); Yuan-Ting Zhang, Editor-in-Chief for IEEE Trans. on 
Information Technology in Biomedicine (all Fellow of the IEEE).
In order for your paper to be included in the proceedings indexed by Ei Compendex/ISTP, it 
is important that you closely follow each and every instruction below, as the acceptance is 
conditional on your accurate and timely reactions :
1. Revise your paper, appropriately addressing the reviewer comments (at the end of this 
email, if any) which are intended to help you improve your paper for final publication. If any 
review comments seem vague, please revise your paper according to your best 
understanding.
2. Strictly follow the IEEE format requirements; incorrectly formatted papers cannot be 
included in the proceedings. Please refer to the conference website http://cisp-
bmei.dhu.edu.cn/ for detailed formatting instructions and templates. Some of the formatting 
instructions are given below. Closely follow the instructions at the conference website (Final 
Submission page) to convert your paper to IEEE Xplore-compliant pdf file using PDF 
eXpress and upload your final camera-ready full paper as soon as possible, but latest by 8 
Muh-Tian Shiue (薛木添) - (1/3)
Print Time: 2012/3/1, 上午 12:52:38
with a scanned copy of the bank transfer (showing your Paper_IDs) if you pay by bank 
transfer or a copy of your credit-card payment confirmation. This is very important to help 
us sort out which payment is for which paper.
If any of the above requirements are not met by the deadline, your paper cannot be 
included in the conference proceedings or the conference program. Your kind cooperation 
will be greatly appreciated.
This notification serves as our Acceptance Letter. If you require a hardcopy of our 
Acceptance Letter or have any queries, please send an email to the Conference Secretariat 
CISP-BMEI@dhu.edu.cn .
Thank you for choosing CISP-BMEI conferences to present your research results and we 
look forward to seeing you in October 2011, Shanghai, China. We also hope that you will 
submit your excellent work to future CISP-BMEI conferences (further details will be 
announced later)
Yours sincerely,
Program Chairs, BMEI'11
http://cisp-bmei.dhu.edu.cn/
Some points to note when you format your paper:
1. Do not use double-line-spacing (with spacing between lines wide enough to fit another 
line). Use single-line-spacing (there should be no spaces between lines).
2. Make sure that the margins at the 4 sides are not too wide or too narrow.
3. For color figures, please make sure that the figures are legible when they are printed in 
black-and-white (printed proceedings will be in black-and-white).
4. In your reference list, do not add things like [J] and [C]
5. Avoid using undefined acronyms, i.e., if you wish to use an acronym, you must first 
define it in your paper, e.g., fuzzy neural network (FNN).
6. Please do a thorough spelling check, e.g., by using the spelling tool in Word.
本信件可能包含工研院機密資訊，非指定之收件者，請勿使用或揭露本信件內容，並請銷毀
此信件。 
This email may contain confidential information. Please do not use or disclose it in any way and delete it 
if you are not the intended recipient. 
Muh-Tian Shiue (薛木添) - (3/3)
Print Time: 2012/3/1, 上午 12:52:38
                                                                                                                                          1072
outvref
capsw33 capsw3 capsw2 capsw1 capsw0 capsw0 capsw1 capsw2 capsw3 capsw33
CAL
CALBAR
por
por
porb
porb
por
por
porb
porb
rst_en
rst_enb
Vctrl
Vctrl
CAL
out-comp
out+comp
Vctrl
por
Fig. 3. Charge pump circuit involved.
rst_enb
In+
comp
In-
comp
vrefside
outside
out-comp
out+comp
out vref
CALfreeCALfree
Fig. 2. Proposed comparator main circuit.
in-preamp in+preamp
out+preamp out-preampcm
biasp
biasn
CALBAR
CAL
CALBAR
CAL
Vsource+
(Ext. Inp.)
Vsource-
(Ext. Inp.)
in-preamp
in+preamp
C
A
L
C
A
LB
A
R
CAL
CALBAR
cmforsource+
(Ext. Inp.)
CAL
CALBAR
Cmforsource-
(Ext. Inp.)
Fig. 4. (a) Preamplifier and (b) Switching network. out+preamp is exact
In+comp while out-preamp is exact In-comp.
reference voltage set to compare with ”out” generated from
a charge pump circuit shown in Fig. 3. The comparator is
with sufficiently low kick-back noise to avoid disturbance on
its input especially for the input signals with swings smaller
than that of 1 LSB, but comes with a penalty of static current
consumption.
In the charge pump circuit, including the voltage reference
generator and control signal ”Vctrl” generator, shown in Fig.3,
”CAL” HIGH means compensation function is ON, close-
loop control by an on-chip finite state machine. ”por” is
the power-on reset signal used to initially setup the biasing
points. If compensation is fully functional, the charge on
”out” is adjusted to compensate the equivalent input offset
of the comparator after several ”rst en” cycles. The two
blocks brushed in RED are used to guarantee the node ”out”
reflects properly the results from the comparator in right (non-
resetting) phase. Otherwise ”out” is discharged arbitrarily and
calibration fails. The binary-weighted ”capsw” bus is used to
set the degree (31X unit capacitance in total) of the offset
compensation. In the proposed design for medical imaging,
based on the estimation concept of [2], 1 LSB of 350 𝜇V can
be achieved theoretically since the unit current of the reference
generator has been approximately 300 nA, unit capacitance
of the ”capsw” bus has been approximately 900fF, and clock
rate has been 30 MHz, respectively. As a result, 1-V 11-bit
ADC resolution can theoretically be achieved by the design.
To further increase the ADC resolution without too much
area overhead, a preamplifier shown in Fig. 4(a) has been
incorporated into the proposed comparator design to make
better trade-off.
The preamplifier, ahead of the comparator main circuit in
connection, has around 5X effective gain at 8-ns settling time,
less than 0.25 clock rate of the comparator and also the ADC.
The last circuit regarding the comparator is the switching
network shown in Fig. 4(b). The network, ahead of the pream-
plifier in connection, performs shorting and passing for the
source inputs. When compensation mechanism is functional,
the source inputs are short and the input-referred offset can
be estimated according to the outputs of the comparator main
circuit. We show in this section the simulation results of the
above mentioned circuits regarding the proposed comparator
design to improve readability. The simulation results, including
the emulated output loads as well as the different corner-
temperature combinations under corner TT (typical-typical),
of the comparator main circuit are shown in Fig. 5. For other
corners, the comparator main circuit also exhibits almost the
same performance, demonstrating its robustness. To better un-
derstand how acute the input-referred offset of the comparator
main circuit is, we used Monte Carlo in Specter to find out
the offset distribution over 400 samples, as shown in Fig. 6.
From Fig. 6, one sigma standard deviation of the input-referred
offset voltage is around 18.4 mV, according to [3].
Fig. 7 shows the transient simulation results of the pream-
plifier. It can be seen that the settling time, measured from the
cross point of the inputs and shifted base line, and effective
gain correspond to the predefined parameters. By connecting
preamplifier with the comparator main circuit, and rerunning
the Monte Carlo analysis, the one sigma standard deviation
of 3.55 mV can be achieved without the performing on the
                                                                                                                                          1074
Fig. 8. Simulation results of the overall comparator design with offset compensation.
compensation. The simulation results of the overall comparator
design with offset compensation are demonstrated in Fig. 8.
To make sure the comparator is fully functional, we arbitrarily
modified the geometry ratio (width) of the transistor gated
in In+comp to emulate the physical mismatch between the
differential-pair transistors of the comparator. From the results,
it can be seen that the comparator performs proper comparison
after offset compensation, i.e. ”CAL” LOW.
IV. RESULTS
We have implemented the proposed comparator whose
layout and the corresponding micrograph are shown in Fig.
9 in a 0.18-𝜇m 1P6M standard CMOS process. The design
occupies around 0.08 𝑚𝑚2. The PCB, shown in Fig. 10,
was built for testing purpose. The experimental waveforms are
shown in Fig. 11. With regards to the physical implementation,
the whole comparator design, excluding Buffers shown in Fig.
9 for output driving purpose, consumes only 350 𝜇W. The
experimental input-referred offset of the comparator measures
below 1 mV, due to the limitation in instrumental equipments,
suggesting that an 1-V and 10-bit ADC can be achieved
anyhow. Table I shows the specification of the design.
V. CONCLUSION
A self-compensation CMOS comparator, intended for med-
ical imaging applications, has been presented. With several
techniques mentioned, the design fulfils low input-referred off-
set. Experimental results from the fabricated chip demonstrate
the concept.
REFERENCES
[1] S.-J. Lee et al., ”3-D System-on-System (SoS) Biomedical-Imaging.
Architecture for Health-Care Applications” IEEE Trans. Biomed. Circ.
Sys., pp. 426-436, 2010.
[2] M. Miyahara et al., ”A Low-Noise Self-Calibrating Dynamic Comparator
for High-Speed ADCs” Proc. IEEE A-SSCC, pp. 269-272, 2008.
[3] B. Wicht et al., ”Yield anld Speed Optimnization of a Latch-Type Voltage
Sense Amplifier,” IEEE J. Solid-State Circ., pp. 1148-1158, 2004.
Fig. 9. Layout and micrograph of proposed design.
Fig. 10. Experimental PCB.
Fig. 11. Oscilloscope trace of comparator measured from the PCB.
TABLE I
PERFORMANCE SUMMARY
Supply Voltage
Technology
Core Area
Power Consumption (w/o Buffers)
Design Purpose
TSMC 180-nm 1P4M Mixed-signal Process
Nominal 1.8 V
0.08 mm
350 uW
For 1-V 10-bit ADC Used for Medical Imaging
2
Offset <1 mV (Meas.) ; 3.55 mV (One Sigma in Sim.)
100 年度專題研究計畫研究成果彙整表 
計畫主持人：薛木添 計畫編號：100-2220-E-008-007- 
計畫名稱：植基於直流電力線控制網路架構之智慧型電池管理晶片/系統之研製--子計畫三：智慧型電
源管理系統之直流電力線傳輸系統(1/3) 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 0 0 100%  
研討會論文 0 0 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 1 1 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 4 4 100%  
博士生 2 2 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 0 0 100%  
研究報告/技術報告 0 0 100%  
研討會論文 1 1 100% 
篇 
 
論文著作 
專書 0 0 100% 章/本  
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
