#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Jun  7 12:10:26 2018
# Process ID: 16912
# Current directory: C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.runs/synth_1
# Command line: vivado.exe -log game.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source game.tcl
# Log file: C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.runs/synth_1/game.vds
# Journal file: C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source game.tcl -notrace
Command: synth_design -top game -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9688 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 389.879 ; gain = 98.719
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'game' [C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.srcs/sources_1/imports/VHDL-Binary-Teacher-master/binaryteachingboard.vhd:22]
INFO: [Synth 8-3491] module 'clk_div2' declared at 'C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.srcs/sources_1/imports/VHDL-Binary-Teacher-master/clock_div2.vhd:32' bound to instance 'slowdown' of component 'clk_div2' [C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.srcs/sources_1/imports/VHDL-Binary-Teacher-master/binaryteachingboard.vhd:68]
INFO: [Synth 8-638] synthesizing module 'clk_div2' [C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.srcs/sources_1/imports/VHDL-Binary-Teacher-master/clock_div2.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'clk_div2' (1#1) [C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.srcs/sources_1/imports/VHDL-Binary-Teacher-master/clock_div2.vhd:37]
INFO: [Synth 8-3491] module 'LEDFSM' declared at 'C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.srcs/sources_1/new/LED_FSM.vhd:28' bound to instance 'LEDclock' of component 'LEDFSM' [C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.srcs/sources_1/imports/VHDL-Binary-Teacher-master/binaryteachingboard.vhd:71]
INFO: [Synth 8-638] synthesizing module 'LEDFSM' [C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.srcs/sources_1/new/LED_FSM.vhd:35]
INFO: [Synth 8-226] default block is never used [C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.srcs/sources_1/new/LED_FSM.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'LEDFSM' (2#1) [C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.srcs/sources_1/new/LED_FSM.vhd:35]
INFO: [Synth 8-3491] module 'MUX' declared at 'C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.srcs/sources_1/imports/VHDL-Binary-Teacher-master/MUX.vhd:14' bound to instance 'MUX1' of component 'MUX' [C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.srcs/sources_1/imports/VHDL-Binary-Teacher-master/binaryteachingboard.vhd:76]
INFO: [Synth 8-638] synthesizing module 'MUX' [C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.srcs/sources_1/imports/VHDL-Binary-Teacher-master/MUX.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'MUX' (3#1) [C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.srcs/sources_1/imports/VHDL-Binary-Teacher-master/MUX.vhd:21]
INFO: [Synth 8-3491] module 'scoreFSM' declared at 'C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.srcs/sources_1/new/scoreFSM.vhd:28' bound to instance 'TheGameItself' of component 'scoreFSM' [C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.srcs/sources_1/imports/VHDL-Binary-Teacher-master/binaryteachingboard.vhd:81]
INFO: [Synth 8-638] synthesizing module 'scoreFSM' [C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.srcs/sources_1/new/scoreFSM.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'scoreFSM' (4#1) [C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.srcs/sources_1/new/scoreFSM.vhd:36]
INFO: [Synth 8-3491] module 'MUX' declared at 'C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.srcs/sources_1/imports/VHDL-Binary-Teacher-master/MUX.vhd:14' bound to instance 'MUX2' of component 'MUX' [C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.srcs/sources_1/imports/VHDL-Binary-Teacher-master/binaryteachingboard.vhd:87]
INFO: [Synth 8-3491] module 'sseg_dec' declared at 'C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.srcs/sources_1/imports/VHDL-Binary-Teacher-master/sseg_dec.vhd:30' bound to instance 'DisplayIt' of component 'sseg_dec' [C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.srcs/sources_1/imports/VHDL-Binary-Teacher-master/binaryteachingboard.vhd:92]
INFO: [Synth 8-638] synthesizing module 'sseg_dec' [C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.srcs/sources_1/imports/VHDL-Binary-Teacher-master/sseg_dec.vhd:42]
INFO: [Synth 8-3491] module 'bin2bcdconv' declared at 'C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.srcs/sources_1/imports/VHDL-Binary-Teacher-master/sseg_dec.vhd:158' bound to instance 'my_conv' of component 'bin2bcdconv' [C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.srcs/sources_1/imports/VHDL-Binary-Teacher-master/sseg_dec.vhd:66]
INFO: [Synth 8-638] synthesizing module 'bin2bcdconv' [C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.srcs/sources_1/imports/VHDL-Binary-Teacher-master/sseg_dec.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'bin2bcdconv' (5#1) [C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.srcs/sources_1/imports/VHDL-Binary-Teacher-master/sseg_dec.vhd:168]
INFO: [Synth 8-3491] module 'clk_div' declared at 'C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.srcs/sources_1/imports/VHDL-Binary-Teacher-master/sseg_dec.vhd:258' bound to instance 'my_clk' of component 'clk_div' [C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.srcs/sources_1/imports/VHDL-Binary-Teacher-master/sseg_dec.vhd:72]
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.srcs/sources_1/imports/VHDL-Binary-Teacher-master/sseg_dec.vhd:263]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (6#1) [C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.srcs/sources_1/imports/VHDL-Binary-Teacher-master/sseg_dec.vhd:263]
INFO: [Synth 8-226] default block is never used [C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.srcs/sources_1/imports/VHDL-Binary-Teacher-master/sseg_dec.vhd:124]
INFO: [Synth 8-226] default block is never used [C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.srcs/sources_1/imports/VHDL-Binary-Teacher-master/sseg_dec.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'sseg_dec' (7#1) [C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.srcs/sources_1/imports/VHDL-Binary-Teacher-master/sseg_dec.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'game' (8#1) [C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.srcs/sources_1/imports/VHDL-Binary-Teacher-master/binaryteachingboard.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 442.219 ; gain = 151.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 442.219 ; gain = 151.059
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.srcs/constrs_1/imports/Downloads/Basys3_constraints.xdc]
Finished Parsing XDC File [C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.srcs/constrs_1/imports/Downloads/Basys3_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.srcs/constrs_1/imports/Downloads/Basys3_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/game_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/game_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 779.137 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 779.137 ; gain = 487.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 779.137 ; gain = 487.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 779.137 ; gain = 487.977
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "tmp_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'LEDFSM'
INFO: [Synth 8-5544] ROM "LEDs" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DONE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'scoreFSM'
INFO: [Synth 8-5544] ROM "DISPLAY" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SCORE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MMSD_OUT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                       a |                 0000000000000001 |                             0000
                       b |                 0000000000000010 |                             0001
                       c |                 0000000000000100 |                             0010
                       d |                 0000000000001000 |                             0011
                       e |                 0000000000010000 |                             0100
                       f |                 0000000000100000 |                             0101
                       g |                 0000000001000000 |                             0110
                       h |                 0000000010000000 |                             0111
                       i |                 0000000100000000 |                             1000
                       j |                 0000001000000000 |                             1001
                       k |                 0000010000000000 |                             1010
                       l |                 0000100000000000 |                             1011
                       m |                 0001000000000000 |                             1100
                       n |                 0010000000000000 |                             1101
                       o |                 0100000000000000 |                             1110
                       p |                 1000000000000000 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'one-hot' in module 'LEDFSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                       a |                             0000 |                             0000
                       b |                             0001 |                             0001
                       c |                             0010 |                             0010
                       d |                             0011 |                             0011
                       e |                             0100 |                             0100
                       f |                             0101 |                             0101
                       g |                             0110 |                             0110
                       h |                             0111 |                             0111
                       i |                             1000 |                             1000
                       j |                             1001 |                             1001
                       k |                             1010 |                             1010
                       l |                             1011 |                             1011
                       m |                             1100 |                             1100
                       n |                             1101 |                             1101
                       o |                             1110 |                             1110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'scoreFSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 779.137 ; gain = 487.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 10    
	   2 Input      4 Bit       Adders := 1     
	   7 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  16 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 21    
	  15 Input      8 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	  30 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_div2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module LEDFSM 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input     16 Bit        Muxes := 2     
Module MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module scoreFSM 
Detailed RTL Component Info : 
+---Muxes : 
	  15 Input      8 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	  30 Input      4 Bit        Muxes := 1     
Module bin2bcdconv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 10    
	   2 Input      4 Bit       Adders := 1     
	   7 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 19    
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sseg_dec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "slowdown/div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slowdown/tmp_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DisplayIt/my_clk/div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DisplayIt/my_clk/tmp_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 779.137 ; gain = 487.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 790.328 ; gain = 499.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 811.266 ; gain = 520.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 812.535 ; gain = 521.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 812.535 ; gain = 521.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 812.535 ; gain = 521.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 812.535 ; gain = 521.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 812.535 ; gain = 521.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 812.535 ; gain = 521.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 812.535 ; gain = 521.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |     1|
|4     |LUT2   |    21|
|5     |LUT3   |     4|
|6     |LUT4   |    18|
|7     |LUT5   |     9|
|8     |LUT6   |    35|
|9     |MUXF7  |     6|
|10    |MUXF8  |     1|
|11    |FDCE   |    19|
|12    |FDPE   |     1|
|13    |FDRE   |    68|
|14    |IBUF   |    10|
|15    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+----------------+---------+------+
|      |Instance        |Module   |Cells |
+------+----------------+---------+------+
|1     |top             |         |   238|
|2     |  DisplayIt     |sseg_dec |    60|
|3     |    my_clk      |clk_div  |    52|
|4     |  LEDclock      |LEDFSM   |    59|
|5     |  TheGameItself |scoreFSM |    28|
|6     |  slowdown      |clk_div2 |    52|
+------+----------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 812.535 ; gain = 521.375
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 812.535 ; gain = 184.457
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 812.535 ; gain = 521.375
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 812.535 ; gain = 534.320
INFO: [Common 17-1381] The checkpoint 'C:/Users/sfrazee/Downloads/VHDL-Binary-Teacher-master/BinaryTeachingBoard/BinaryTeachingBoard.runs/synth_1/game.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file game_utilization_synth.rpt -pb game_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 812.535 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jun  7 12:11:12 2018...
