// Seed: 945699983
module module_0;
  wire id_1;
  assign module_1.id_0 = 0;
  final $unsigned(26);
  ;
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    input  wor  id_2,
    input  tri  id_3
);
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri id_0,
    input tri0 id_1,
    output tri id_2,
    output supply0 id_3
    , id_10,
    input uwire id_4,
    input tri id_5,
    input supply1 id_6,
    input wor id_7,
    input tri id_8
);
  assign id_0 = 1;
  assign #1 id_2 = id_8 - -1'd0 ? id_7 : id_10 ? -1 == id_1 : id_10;
  module_0 modCall_1 ();
endmodule
