

================================================================
== Vitis HLS Report for 'mp_mul_67_68_Pipeline_VITIS_LOOP_157_4'
================================================================
* Date:           Tue May 20 14:35:26 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.295 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       10|       16|  0.100 us|  0.160 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_157_4  |        8|       14|         9|          1|          1|  1 ~ 7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1343|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     68|    -|
|Register         |        -|    -|    1182|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1182|   1507|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_507_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln123_fu_437_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln130_84_fu_483_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_85_fu_493_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_fu_479_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln133_fu_557_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln157_fu_306_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln158_5_fu_284_p2   |         +|   0|  0|  11|           3|           3|
    |add_ln158_6_fu_295_p2   |         +|   0|  0|  11|           3|           3|
    |add_ln158_fu_253_p2     |         +|   0|  0|  13|           4|           4|
    |t_fu_723_p2             |         +|   0|  0|  11|           3|           3|
    |tempReg_fu_628_p2       |         +|   0|  0|  71|          64|          64|
    |temp_39_fu_513_p2       |         +|   0|  0|  41|          34|          34|
    |temp_fu_447_p2          |         +|   0|  0|  41|          34|          34|
    |u_fu_643_p2             |         +|   0|  0|  71|          64|          64|
    |v_130_fu_569_p2         |         +|   0|  0|  71|          64|          64|
    |sub_ln158_fu_264_p2     |         -|   0|  0|  13|           4|           4|
    |and_ln160_fu_695_p2     |       and|   0|  0|  64|          64|          64|
    |icmp_ln157_fu_247_p2    |      icmp|   0|  0|  13|           4|           5|
    |or_ln105_5_fu_587_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln160_7_fu_705_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln160_fu_665_p2      |        or|   0|  0|  64|          64|          64|
    |select_ln158_fu_321_p3  |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_23_fu_575_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_24_fu_581_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_25_fu_593_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_13_fu_661_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_15_fu_700_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_17_fu_678_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln160_fu_657_p2     |       xor|   0|  0|  64|          64|          64|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1343|        1155|        1218|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|    4|          8|
    |j_11_fu_100              |   9|          2|    4|          8|
    |t_33_fu_92               |   9|          2|    3|          6|
    |u_34_out_o               |  14|          3|   64|        192|
    |v_35_fu_96               |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  68|         15|  141|        346|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln105_reg_886                      |  32|   0|   32|          0|
    |add_ln133_reg_896                      |  32|   0|   64|         32|
    |add_ln133_reg_896_pp0_iter7_reg        |  32|   0|   64|         32|
    |ah_reg_799                             |  32|   0|   32|          0|
    |al_reg_789                             |  32|   0|   32|          0|
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg       |   1|   0|    1|          0|
    |bh_reg_804                             |  32|   0|   32|          0|
    |bl_reg_794                             |  32|   0|   32|          0|
    |icmp_ln157_reg_765                     |   1|   0|    1|          0|
    |j_11_fu_100                            |   4|   0|    4|          0|
    |t_33_fu_92                             |   3|   0|    3|          0|
    |tempReg_reg_901                        |  64|   0|   64|          0|
    |tempReg_reg_901_pp0_iter7_reg          |  64|   0|   64|          0|
    |tmp_199_reg_875                        |   2|   0|    2|          0|
    |tmp_200_reg_859                        |  32|   0|   32|          0|
    |tmp_200_reg_859_pp0_iter4_reg          |  32|   0|   32|          0|
    |tmp_201_reg_865                        |  32|   0|   32|          0|
    |tmp_201_reg_865_pp0_iter4_reg          |  32|   0|   32|          0|
    |tmp_202_reg_870                        |  32|   0|   32|          0|
    |tmp_203_reg_891                        |   2|   0|    2|          0|
    |tmp_s_reg_854                          |  32|   0|   32|          0|
    |trunc_ln106_120_reg_838                |  32|   0|   32|          0|
    |trunc_ln106_121_reg_843                |  32|   0|   32|          0|
    |trunc_ln106_122_reg_848                |  32|   0|   32|          0|
    |trunc_ln106_122_reg_848_pp0_iter4_reg  |  32|   0|   32|          0|
    |trunc_ln106_reg_833                    |  32|   0|   32|          0|
    |trunc_ln125_reg_880                    |  32|   0|   32|          0|
    |trunc_ln125_reg_880_pp0_iter5_reg      |  32|   0|   32|          0|
    |trunc_ln158_4_reg_774                  |   1|   0|    1|          0|
    |u_34_out_load_reg_910                  |  64|   0|   64|          0|
    |u_reg_915                              |  64|   0|   64|          0|
    |v_35_fu_96                             |  64|   0|   64|          0|
    |icmp_ln157_reg_765                     |  64|  32|    1|          0|
    |tmp_202_reg_870                        |  64|  32|   32|          0|
    |trunc_ln106_reg_833                    |  64|  32|   32|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1182|  96| 1119|         64|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+--------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_514_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_514_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_514_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_514_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_518_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_518_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_518_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_518_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_522_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_522_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_522_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_522_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_526_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_526_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_526_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_526_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|indvars_iv          |   in|    3|     ap_none|                              indvars_iv|        scalar|
|v                   |   in|   64|     ap_none|                                       v|        scalar|
|zext_ln156          |   in|    4|     ap_none|                              zext_ln156|        scalar|
|zext_ln145_12       |   in|    4|     ap_none|                           zext_ln145_12|        scalar|
|a_address0          |  out|    4|   ap_memory|                                       a|         array|
|a_ce0               |  out|    1|   ap_memory|                                       a|         array|
|a_q0                |   in|   64|   ap_memory|                                       a|         array|
|i_17                |   in|    4|     ap_none|                                    i_17|        scalar|
|zext_ln145_11       |   in|    3|     ap_none|                           zext_ln145_11|        scalar|
|b_0_address0        |  out|    3|   ap_memory|                                     b_0|         array|
|b_0_ce0             |  out|    1|   ap_memory|                                     b_0|         array|
|b_0_q0              |   in|   64|   ap_memory|                                     b_0|         array|
|zext_ln145          |   in|    3|     ap_none|                              zext_ln145|        scalar|
|b_1_address0        |  out|    3|   ap_memory|                                     b_1|         array|
|b_1_ce0             |  out|    1|   ap_memory|                                     b_1|         array|
|b_1_q0              |   in|   64|   ap_memory|                                     b_1|         array|
|v_35_out            |  out|   64|      ap_vld|                                v_35_out|       pointer|
|v_35_out_ap_vld     |  out|    1|      ap_vld|                                v_35_out|       pointer|
|u_34_out_i          |   in|   64|     ap_ovld|                                u_34_out|       pointer|
|u_34_out_o          |  out|   64|     ap_ovld|                                u_34_out|       pointer|
|u_34_out_o_ap_vld   |  out|    1|     ap_ovld|                                u_34_out|       pointer|
|t_33_out            |  out|    3|      ap_vld|                                t_33_out|       pointer|
|t_33_out_ap_vld     |  out|    1|      ap_vld|                                t_33_out|       pointer|
+--------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.29>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%t_33 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 12 'alloca' 't_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%v_35 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 13 'alloca' 'v_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j_11 = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 14 'alloca' 'j_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln145_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln145"   --->   Operation 15 'read' 'zext_ln145_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln145_11_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln145_11"   --->   Operation 16 'read' 'zext_ln145_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_17_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %i_17"   --->   Operation 17 'read' 'i_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln145_12_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln145_12"   --->   Operation 18 'read' 'zext_ln145_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln156_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln156"   --->   Operation 19 'read' 'zext_ln156_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%v_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v"   --->   Operation 20 'read' 'v_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvars_iv_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %indvars_iv"   --->   Operation 21 'read' 'indvars_iv_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln156_cast = zext i4 %zext_ln156_read"   --->   Operation 22 'zext' 'zext_ln156_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvars_iv_cast = zext i3 %indvars_iv_read"   --->   Operation 23 'zext' 'indvars_iv_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %indvars_iv_cast, i4 %j_11" [src/generic/fp_generic.c:139]   --->   Operation 24 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_read, i64 %v_35" [src/generic/fp_generic.c:140]   --->   Operation 25 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %zext_ln156_cast, i64 %u_34_out" [src/generic/fp_generic.c:140]   --->   Operation 26 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln140 = store i3 0, i3 %t_33" [src/generic/fp_generic.c:140]   --->   Operation 27 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc58"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j = load i4 %j_11" [src/generic/fp_generic.c:158]   --->   Operation 29 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.73ns)   --->   "%icmp_ln157 = icmp_eq  i4 %j, i4 8" [src/generic/fp_generic.c:157]   --->   Operation 30 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %icmp_ln157, void %for.inc58.split, void %for.inc63.exitStub" [src/generic/fp_generic.c:157]   --->   Operation 31 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.73ns)   --->   "%add_ln158 = add i4 %zext_ln145_12_read, i4 %j" [src/generic/fp_generic.c:158]   --->   Operation 32 'add' 'add_ln158' <Predicate = (!icmp_ln157)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i4 %add_ln158" [src/generic/fp_generic.c:158]   --->   Operation 33 'zext' 'zext_ln158' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i64 %a, i32 0, i32 %zext_ln158" [src/generic/fp_generic.c:158]   --->   Operation 34 'getelementptr' 'a_addr' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (3.25ns)   --->   "%a_load = load i4 %a_addr" [src/generic/fp_generic.c:158]   --->   Operation 35 'load' 'a_load' <Predicate = (!icmp_ln157)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 36 [1/1] (1.73ns)   --->   "%sub_ln158 = sub i4 %i_17_read, i4 %j" [src/generic/fp_generic.c:158]   --->   Operation 36 'sub' 'sub_ln158' <Predicate = (!icmp_ln157)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln158_4 = trunc i4 %sub_ln158" [src/generic/fp_generic.c:158]   --->   Operation 37 'trunc' 'trunc_ln158_4' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %sub_ln158, i32 1, i32 3" [src/generic/fp_generic.c:158]   --->   Operation 38 'partselect' 'lshr_ln' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.65ns)   --->   "%add_ln158_5 = add i3 %zext_ln145_11_read, i3 %lshr_ln" [src/generic/fp_generic.c:158]   --->   Operation 39 'add' 'add_ln158_5' <Predicate = (!icmp_ln157)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln158_10 = zext i3 %add_ln158_5" [src/generic/fp_generic.c:158]   --->   Operation 40 'zext' 'zext_ln158_10' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%b_0_addr = getelementptr i64 %b_0, i32 0, i32 %zext_ln158_10" [src/generic/fp_generic.c:158]   --->   Operation 41 'getelementptr' 'b_0_addr' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.65ns)   --->   "%add_ln158_6 = add i3 %zext_ln145_read, i3 %lshr_ln" [src/generic/fp_generic.c:158]   --->   Operation 42 'add' 'add_ln158_6' <Predicate = (!icmp_ln157)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln158_11 = zext i3 %add_ln158_6" [src/generic/fp_generic.c:158]   --->   Operation 43 'zext' 'zext_ln158_11' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr i64 %b_1, i32 0, i32 %zext_ln158_11" [src/generic/fp_generic.c:158]   --->   Operation 44 'getelementptr' 'b_1_addr' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (2.32ns)   --->   "%b_0_load = load i3 %b_0_addr" [src/generic/fp_generic.c:158]   --->   Operation 45 'load' 'b_0_load' <Predicate = (!icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 46 [2/2] (2.32ns)   --->   "%b_1_load = load i3 %b_1_addr" [src/generic/fp_generic.c:158]   --->   Operation 46 'load' 'b_1_load' <Predicate = (!icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 47 [1/1] (1.73ns)   --->   "%add_ln157 = add i4 %j, i4 1" [src/generic/fp_generic.c:157]   --->   Operation 47 'add' 'add_ln157' <Predicate = (!icmp_ln157)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln157, i4 %j_11" [src/generic/fp_generic.c:139]   --->   Operation 48 'store' 'store_ln139' <Predicate = (!icmp_ln157)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.80>
ST_2 : Operation 49 [1/2] ( I:3.25ns O:3.25ns )   --->   "%a_load = load i4 %a_addr" [src/generic/fp_generic.c:158]   --->   Operation 49 'load' 'a_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%al = trunc i64 %a_load" [src/generic/fp_generic.c:158]   --->   Operation 50 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/2] ( I:2.32ns O:2.32ns )   --->   "%b_0_load = load i3 %b_0_addr" [src/generic/fp_generic.c:158]   --->   Operation 51 'load' 'b_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 52 [1/2] ( I:2.32ns O:2.32ns )   --->   "%b_1_load = load i3 %b_1_addr" [src/generic/fp_generic.c:158]   --->   Operation 52 'load' 'b_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 53 [1/1] (1.48ns)   --->   "%select_ln158 = select i1 %trunc_ln158_4, i64 %b_1_load, i64 %b_0_load" [src/generic/fp_generic.c:158]   --->   Operation 53 'select' 'select_ln158' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%bl = trunc i64 %select_ln158" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:158]   --->   Operation 54 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %a_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:158]   --->   Operation 55 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %select_ln158, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:158]   --->   Operation 56 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 57 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:158]   --->   Operation 58 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln105_81 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 59 'zext' 'zext_ln105_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:158]   --->   Operation 60 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_81, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:158]   --->   Operation 61 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:158]   --->   Operation 62 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_81, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:158]   --->   Operation 63 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:158]   --->   Operation 64 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 65 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_81, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:158]   --->   Operation 65 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 66 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:158]   --->   Operation 67 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln106_120 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 68 'trunc' 'trunc_ln106_120' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_81, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:158]   --->   Operation 69 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln106_121 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 70 'trunc' 'trunc_ln106_121' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:158]   --->   Operation 71 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln106_122 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 72 'trunc' 'trunc_ln106_122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 73 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_200 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 74 'partselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_201 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 75 'partselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_202 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 76 'partselect' 'tmp_202' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.14>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_s" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 77 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_121" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 78 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln123_71 = zext i32 %trunc_ln106_120" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 79 'zext' 'zext_ln123_71' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_71" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 80 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln123_72 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 81 'zext' 'zext_ln123_72' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_72, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 82 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_199 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 83 'partselect' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:158]   --->   Operation 84 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.92>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln106_85 = zext i2 %tmp_199" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 85 'zext' 'zext_ln106_85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln106_86 = zext i32 %tmp_200" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 86 'zext' 'zext_ln106_86' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln106_87 = zext i32 %tmp_201" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 87 'zext' 'zext_ln106_87' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_122" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 88 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130 = add i32 %trunc_ln106_122, i32 %tmp_200" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 89 'add' 'add_ln130' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 90 [1/1] (2.55ns)   --->   "%add_ln130_84 = add i33 %zext_ln130, i33 %zext_ln106_86" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 90 'add' 'add_ln130_84' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln130_71 = zext i33 %add_ln130_84" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 91 'zext' 'zext_ln130_71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (2.55ns)   --->   "%add_ln130_85 = add i33 %zext_ln106_87, i33 %zext_ln106_85" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 92 'add' 'add_ln130_85' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i33 %add_ln130_85" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 93 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln130_72 = zext i33 %add_ln130_85" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 94 'zext' 'zext_ln130_72' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln105 = add i32 %trunc_ln130, i32 %add_ln130" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 95 'add' 'add_ln105' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 96 [1/1] (2.59ns)   --->   "%temp_39 = add i34 %zext_ln130_72, i34 %zext_ln130_71" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 96 'add' 'temp_39' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_203 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_39, i32 32, i32 33" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 97 'partselect' 'tmp_203' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.04>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%v_35_load = load i64 %v_35" [src/generic/fp_generic.c:159]   --->   Operation 98 'load' 'v_35_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln125_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:158]   --->   Operation 99 'bitconcatenate' 'shl_ln125_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%and_ln133_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_202, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 100 'bitconcatenate' 'and_ln133_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%and_ln133_6 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_203, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 101 'bitconcatenate' 'and_ln133_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i34 %and_ln133_6" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 102 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (3.52ns)   --->   "%add_ln133 = add i64 %zext_ln133, i64 %and_ln133_5" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 103 'add' 'add_ln133' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:159]   --->   Operation 104 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (3.52ns)   --->   "%v_130 = add i64 %or_ln, i64 %v_35_load" [src/generic/fp_generic.c:159]   --->   Operation 105 'add' 'v_130' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_23 = xor i64 %v_130, i64 %shl_ln125_s" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 106 'xor' 'xor_ln105_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_24 = xor i64 %shl_ln125_s, i64 %v_35_load" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 107 'xor' 'xor_ln105_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln105_5 = or i64 %xor_ln105_23, i64 %xor_ln105_24" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 108 'or' 'or_ln105_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_25 = xor i64 %or_ln105_5, i64 %v_130" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 109 'xor' 'xor_ln105_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_25, i32 63" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 110 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%zext_ln105_82 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 111 'zext' 'zext_ln105_82' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%tmp_14 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %add_ln133, i32 32, i32 63" [src/generic/fp_generic.c:160]   --->   Operation 112 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_14, i32 %add_ln105" [src/generic/fp_generic.c:160]   --->   Operation 113 'bitconcatenate' 'or_ln7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg = add i64 %or_ln7, i64 %zext_ln105_82" [src/generic/fp_generic.c:160]   --->   Operation 114 'add' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_130, i64 %v_35" [src/generic/fp_generic.c:140]   --->   Operation 115 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 5.10>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%u_34_out_load = load i64 %u_34_out" [src/generic/fp_generic.c:160]   --->   Operation 116 'load' 'u_34_out_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (3.52ns)   --->   "%u = add i64 %tempReg, i64 %u_34_out_load" [src/generic/fp_generic.c:160]   --->   Operation 117 'add' 'u' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %u, i64 %u_34_out" [src/generic/fp_generic.c:140]   --->   Operation 118 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%t_33_load_7 = load i3 %t_33"   --->   Operation 138 'load' 't_33_load_7' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%v_35_load_6 = load i64 %v_35"   --->   Operation 139 'load' 'v_35_load_6' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_35_out, i64 %v_35_load_6"   --->   Operation 140 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %t_33_out, i3 %t_33_load_7"   --->   Operation 141 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 142 'ret' 'ret_ln0' <Predicate = (icmp_ln157)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 4.22>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%t_33_load = load i3 %t_33" [src/generic/fp_generic.c:161]   --->   Operation 119 'load' 't_33_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:139]   --->   Operation 120 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 7, i64 4" [src/generic/fp_generic.c:139]   --->   Operation 121 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [src/generic/fp_generic.c:157]   --->   Operation 122 'specloopname' 'specloopname_ln157' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_15)   --->   "%xor_ln160 = xor i64 %u, i64 %tempReg" [src/generic/fp_generic.c:160]   --->   Operation 123 'xor' 'xor_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_15)   --->   "%xor_ln160_13 = xor i64 %tempReg, i64 %u_34_out_load" [src/generic/fp_generic.c:160]   --->   Operation 124 'xor' 'xor_ln160_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_15)   --->   "%or_ln160 = or i64 %xor_ln160, i64 %xor_ln160_13" [src/generic/fp_generic.c:160]   --->   Operation 125 'or' 'or_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:160]   --->   Operation 126 'bitselect' 'bit_sel1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln160_17 = xor i1 %bit_sel1, i1 1" [src/generic/fp_generic.c:160]   --->   Operation 127 'xor' 'xor_ln160_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%trunc_ln160 = trunc i64 %tempReg" [src/generic/fp_generic.c:160]   --->   Operation 128 'trunc' 'trunc_ln160' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln160_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln160_17, i63 %trunc_ln160" [src/generic/fp_generic.c:160]   --->   Operation 129 'bitconcatenate' 'xor_ln160_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%and_ln160 = and i64 %xor_ln160_s, i64 %add_ln133" [src/generic/fp_generic.c:160]   --->   Operation 130 'and' 'and_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln160_15 = xor i64 %or_ln160, i64 %u" [src/generic/fp_generic.c:160]   --->   Operation 131 'xor' 'xor_ln160_15' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%or_ln160_7 = or i64 %xor_ln160_15, i64 %and_ln160" [src/generic/fp_generic.c:160]   --->   Operation 132 'or' 'or_ln160_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln160_7, i32 63" [src/generic/fp_generic.c:161]   --->   Operation 133 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%zext_ln161 = zext i1 %tmp" [src/generic/fp_generic.c:161]   --->   Operation 134 'zext' 'zext_ln161' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (1.65ns) (out node of the LUT)   --->   "%t = add i3 %zext_ln161, i3 %t_33_load" [src/generic/fp_generic.c:161]   --->   Operation 135 'add' 't' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (1.58ns)   --->   "%store_ln140 = store i3 %t, i3 %t_33" [src/generic/fp_generic.c:140]   --->   Operation 136 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln157 = br void %for.inc58" [src/generic/fp_generic.c:157]   --->   Operation 137 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indvars_iv]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln156]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln145_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i_17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln145_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ zext_ln145]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v_35_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_34_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ t_33_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_33                    (alloca           ) [ 0111111111]
v_35                    (alloca           ) [ 0111111110]
j_11                    (alloca           ) [ 0100000000]
zext_ln145_read         (read             ) [ 0000000000]
zext_ln145_11_read      (read             ) [ 0000000000]
i_17_read               (read             ) [ 0000000000]
zext_ln145_12_read      (read             ) [ 0000000000]
zext_ln156_read         (read             ) [ 0000000000]
v_read                  (read             ) [ 0000000000]
indvars_iv_read         (read             ) [ 0000000000]
zext_ln156_cast         (zext             ) [ 0000000000]
indvars_iv_cast         (zext             ) [ 0000000000]
store_ln139             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
br_ln0                  (br               ) [ 0000000000]
j                       (load             ) [ 0000000000]
icmp_ln157              (icmp             ) [ 0111111110]
br_ln157                (br               ) [ 0000000000]
add_ln158               (add              ) [ 0000000000]
zext_ln158              (zext             ) [ 0000000000]
a_addr                  (getelementptr    ) [ 0110000000]
sub_ln158               (sub              ) [ 0000000000]
trunc_ln158_4           (trunc            ) [ 0110000000]
lshr_ln                 (partselect       ) [ 0000000000]
add_ln158_5             (add              ) [ 0000000000]
zext_ln158_10           (zext             ) [ 0000000000]
b_0_addr                (getelementptr    ) [ 0110000000]
add_ln158_6             (add              ) [ 0000000000]
zext_ln158_11           (zext             ) [ 0000000000]
b_1_addr                (getelementptr    ) [ 0110000000]
add_ln157               (add              ) [ 0000000000]
store_ln139             (store            ) [ 0000000000]
a_load                  (load             ) [ 0000000000]
al                      (trunc            ) [ 0101000000]
b_0_load                (load             ) [ 0000000000]
b_1_load                (load             ) [ 0000000000]
select_ln158            (select           ) [ 0000000000]
bl                      (trunc            ) [ 0101000000]
ah                      (partselect       ) [ 0101000000]
bh                      (partselect       ) [ 0101000000]
zext_ln105              (zext             ) [ 0100100000]
zext_ln110              (zext             ) [ 0100100000]
zext_ln105_81           (zext             ) [ 0100100000]
zext_ln112              (zext             ) [ 0100100000]
albl                    (mul              ) [ 0000000000]
trunc_ln106             (trunc            ) [ 0100011100]
albh                    (mul              ) [ 0000000000]
trunc_ln106_120         (trunc            ) [ 0100010000]
ahbl                    (mul              ) [ 0000000000]
trunc_ln106_121         (trunc            ) [ 0100010000]
ahbh                    (mul              ) [ 0000000000]
trunc_ln106_122         (trunc            ) [ 0100011000]
tmp_s                   (partselect       ) [ 0100010000]
tmp_200                 (partselect       ) [ 0100011000]
tmp_201                 (partselect       ) [ 0100011000]
tmp_202                 (partselect       ) [ 0100011100]
zext_ln106              (zext             ) [ 0000000000]
zext_ln123              (zext             ) [ 0000000000]
zext_ln123_71           (zext             ) [ 0000000000]
add_ln123               (add              ) [ 0000000000]
zext_ln123_72           (zext             ) [ 0000000000]
temp                    (add              ) [ 0000000000]
tmp_199                 (partselect       ) [ 0100001000]
trunc_ln125             (trunc            ) [ 0100001100]
zext_ln106_85           (zext             ) [ 0000000000]
zext_ln106_86           (zext             ) [ 0000000000]
zext_ln106_87           (zext             ) [ 0000000000]
zext_ln130              (zext             ) [ 0000000000]
add_ln130               (add              ) [ 0000000000]
add_ln130_84            (add              ) [ 0000000000]
zext_ln130_71           (zext             ) [ 0000000000]
add_ln130_85            (add              ) [ 0000000000]
trunc_ln130             (trunc            ) [ 0000000000]
zext_ln130_72           (zext             ) [ 0000000000]
add_ln105               (add              ) [ 0100000100]
temp_39                 (add              ) [ 0000000000]
tmp_203                 (partselect       ) [ 0100000100]
v_35_load               (load             ) [ 0000000000]
shl_ln125_s             (bitconcatenate   ) [ 0000000000]
and_ln133_5             (bitconcatenate   ) [ 0000000000]
and_ln133_6             (bitconcatenate   ) [ 0000000000]
zext_ln133              (zext             ) [ 0000000000]
add_ln133               (add              ) [ 0100000011]
or_ln                   (bitconcatenate   ) [ 0000000000]
v_130                   (add              ) [ 0000000000]
xor_ln105_23            (xor              ) [ 0000000000]
xor_ln105_24            (xor              ) [ 0000000000]
or_ln105_5              (or               ) [ 0000000000]
xor_ln105_25            (xor              ) [ 0000000000]
carry                   (bitselect        ) [ 0000000000]
zext_ln105_82           (zext             ) [ 0000000000]
tmp_14                  (partselect       ) [ 0000000000]
or_ln7                  (bitconcatenate   ) [ 0000000000]
tempReg                 (add              ) [ 0100000011]
store_ln140             (store            ) [ 0000000000]
u_34_out_load           (load             ) [ 0100000001]
u                       (add              ) [ 0100000001]
store_ln140             (store            ) [ 0000000000]
t_33_load               (load             ) [ 0000000000]
specpipeline_ln139      (specpipeline     ) [ 0000000000]
speclooptripcount_ln139 (speclooptripcount) [ 0000000000]
specloopname_ln157      (specloopname     ) [ 0000000000]
xor_ln160               (xor              ) [ 0000000000]
xor_ln160_13            (xor              ) [ 0000000000]
or_ln160                (or               ) [ 0000000000]
bit_sel1                (bitselect        ) [ 0000000000]
xor_ln160_17            (xor              ) [ 0000000000]
trunc_ln160             (trunc            ) [ 0000000000]
xor_ln160_s             (bitconcatenate   ) [ 0000000000]
and_ln160               (and              ) [ 0000000000]
xor_ln160_15            (xor              ) [ 0000000000]
or_ln160_7              (or               ) [ 0000000000]
tmp                     (bitselect        ) [ 0000000000]
zext_ln161              (zext             ) [ 0000000000]
t                       (add              ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
br_ln157                (br               ) [ 0000000000]
t_33_load_7             (load             ) [ 0000000000]
v_35_load_6             (load             ) [ 0000000000]
write_ln0               (write            ) [ 0000000000]
write_ln0               (write            ) [ 0000000000]
ret_ln0                 (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indvars_iv">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln156">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln156"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln145_12">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln145_12"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="a">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="i_17">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_17"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="zext_ln145_11">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln145_11"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="b_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="zext_ln145">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="b_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="v_35_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_35_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="u_34_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_34_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="t_33_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_33_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i3P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="t_33_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_33/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="v_35_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_35/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="j_11_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_11/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln145_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="3" slack="0"/>
<pin id="106" dir="0" index="1" bw="3" slack="0"/>
<pin id="107" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln145_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="zext_ln145_11_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="3" slack="0"/>
<pin id="112" dir="0" index="1" bw="3" slack="0"/>
<pin id="113" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln145_11_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_17_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="0" index="1" bw="4" slack="0"/>
<pin id="119" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_17_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln145_12_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="4" slack="0"/>
<pin id="125" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln145_12_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln156_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="0"/>
<pin id="130" dir="0" index="1" bw="4" slack="0"/>
<pin id="131" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln156_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="v_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="indvars_iv_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="3" slack="0"/>
<pin id="142" dir="0" index="1" bw="3" slack="0"/>
<pin id="143" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_ln0_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="0" index="2" bw="64" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="153" class="1004" name="write_ln0_write_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="3" slack="0"/>
<pin id="156" dir="0" index="2" bw="3" slack="0"/>
<pin id="157" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="160" class="1004" name="a_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="4" slack="0"/>
<pin id="164" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="0"/>
<pin id="169" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="b_0_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="3" slack="0"/>
<pin id="177" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_0_addr/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="b_1_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="3" slack="0"/>
<pin id="184" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="0"/>
<pin id="189" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_0_load/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="3" slack="0"/>
<pin id="195" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_1_load/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln156_cast_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156_cast/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="indvars_iv_cast_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="3" slack="0"/>
<pin id="221" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_cast/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln139_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="0"/>
<pin id="225" dir="0" index="1" bw="4" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln140_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln140_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="0"/>
<pin id="235" dir="0" index="1" bw="64" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln140_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="3" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="j_load_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln157_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="0"/>
<pin id="249" dir="0" index="1" bw="4" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln157/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln158_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="0" index="1" bw="4" slack="0"/>
<pin id="256" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln158/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln158_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sub_ln158_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="0" index="1" bw="4" slack="0"/>
<pin id="267" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln158/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="trunc_ln158_4_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln158_4/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="lshr_ln_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="3" slack="0"/>
<pin id="276" dir="0" index="1" bw="4" slack="0"/>
<pin id="277" dir="0" index="2" bw="1" slack="0"/>
<pin id="278" dir="0" index="3" bw="3" slack="0"/>
<pin id="279" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln158_5_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="0"/>
<pin id="286" dir="0" index="1" bw="3" slack="0"/>
<pin id="287" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln158_5/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln158_10_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="3" slack="0"/>
<pin id="292" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158_10/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="add_ln158_6_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="3" slack="0"/>
<pin id="297" dir="0" index="1" bw="3" slack="0"/>
<pin id="298" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln158_6/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln158_11_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="3" slack="0"/>
<pin id="303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158_11/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln157_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln157/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln139_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="0"/>
<pin id="314" dir="0" index="1" bw="4" slack="0"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="al_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="0"/>
<pin id="319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="select_ln158_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="0" index="1" bw="64" slack="0"/>
<pin id="324" dir="0" index="2" bw="64" slack="0"/>
<pin id="325" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln158/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="bl_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="0"/>
<pin id="330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="ah_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="64" slack="0"/>
<pin id="335" dir="0" index="2" bw="7" slack="0"/>
<pin id="336" dir="0" index="3" bw="7" slack="0"/>
<pin id="337" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="bh_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="64" slack="0"/>
<pin id="345" dir="0" index="2" bw="7" slack="0"/>
<pin id="346" dir="0" index="3" bw="7" slack="0"/>
<pin id="347" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln105_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln110_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="1"/>
<pin id="359" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln105_81_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_81/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln112_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="1"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="trunc_ln106_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="64" slack="0"/>
<pin id="374" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="trunc_ln106_120_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="0"/>
<pin id="378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_120/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="trunc_ln106_121_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="64" slack="0"/>
<pin id="382" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_121/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="trunc_ln106_122_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="0"/>
<pin id="386" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_122/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_s_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="64" slack="0"/>
<pin id="391" dir="0" index="2" bw="7" slack="0"/>
<pin id="392" dir="0" index="3" bw="7" slack="0"/>
<pin id="393" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_200_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="64" slack="0"/>
<pin id="401" dir="0" index="2" bw="7" slack="0"/>
<pin id="402" dir="0" index="3" bw="7" slack="0"/>
<pin id="403" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_200/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_201_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="64" slack="0"/>
<pin id="411" dir="0" index="2" bw="7" slack="0"/>
<pin id="412" dir="0" index="3" bw="7" slack="0"/>
<pin id="413" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_201/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_202_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="0" index="1" bw="64" slack="0"/>
<pin id="421" dir="0" index="2" bw="7" slack="0"/>
<pin id="422" dir="0" index="3" bw="7" slack="0"/>
<pin id="423" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_202/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln106_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="1"/>
<pin id="430" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln123_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="1"/>
<pin id="433" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln123_71_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="1"/>
<pin id="436" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_71/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="add_ln123_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln123_72_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="33" slack="0"/>
<pin id="445" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_72/5 "/>
</bind>
</comp>

<comp id="447" class="1004" name="temp_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="33" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/5 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_199_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="2" slack="0"/>
<pin id="455" dir="0" index="1" bw="34" slack="0"/>
<pin id="456" dir="0" index="2" bw="7" slack="0"/>
<pin id="457" dir="0" index="3" bw="7" slack="0"/>
<pin id="458" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_199/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="trunc_ln125_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="34" slack="0"/>
<pin id="465" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/5 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln106_85_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="2" slack="1"/>
<pin id="469" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_85/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln106_86_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="2"/>
<pin id="472" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_86/6 "/>
</bind>
</comp>

<comp id="473" class="1004" name="zext_ln106_87_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="2"/>
<pin id="475" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_87/6 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln130_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="2"/>
<pin id="478" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/6 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln130_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="2"/>
<pin id="481" dir="0" index="1" bw="32" slack="2"/>
<pin id="482" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/6 "/>
</bind>
</comp>

<comp id="483" class="1004" name="add_ln130_84_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="0"/>
<pin id="486" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_84/6 "/>
</bind>
</comp>

<comp id="489" class="1004" name="zext_ln130_71_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="33" slack="0"/>
<pin id="491" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_71/6 "/>
</bind>
</comp>

<comp id="493" class="1004" name="add_ln130_85_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="0" index="1" bw="2" slack="0"/>
<pin id="496" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_85/6 "/>
</bind>
</comp>

<comp id="499" class="1004" name="trunc_ln130_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="33" slack="0"/>
<pin id="501" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/6 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln130_72_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="33" slack="0"/>
<pin id="505" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_72/6 "/>
</bind>
</comp>

<comp id="507" class="1004" name="add_ln105_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="0"/>
<pin id="509" dir="0" index="1" bw="32" slack="0"/>
<pin id="510" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/6 "/>
</bind>
</comp>

<comp id="513" class="1004" name="temp_39_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="33" slack="0"/>
<pin id="515" dir="0" index="1" bw="33" slack="0"/>
<pin id="516" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_39/6 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_203_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="2" slack="0"/>
<pin id="521" dir="0" index="1" bw="34" slack="0"/>
<pin id="522" dir="0" index="2" bw="7" slack="0"/>
<pin id="523" dir="0" index="3" bw="7" slack="0"/>
<pin id="524" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_203/6 "/>
</bind>
</comp>

<comp id="529" class="1004" name="v_35_load_load_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="64" slack="6"/>
<pin id="531" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_35_load/7 "/>
</bind>
</comp>

<comp id="532" class="1004" name="shl_ln125_s_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="64" slack="0"/>
<pin id="534" dir="0" index="1" bw="32" slack="2"/>
<pin id="535" dir="0" index="2" bw="1" slack="0"/>
<pin id="536" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln125_s/7 "/>
</bind>
</comp>

<comp id="539" class="1004" name="and_ln133_5_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="64" slack="0"/>
<pin id="541" dir="0" index="1" bw="32" slack="3"/>
<pin id="542" dir="0" index="2" bw="1" slack="0"/>
<pin id="543" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_5/7 "/>
</bind>
</comp>

<comp id="546" class="1004" name="and_ln133_6_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="34" slack="0"/>
<pin id="548" dir="0" index="1" bw="2" slack="1"/>
<pin id="549" dir="0" index="2" bw="1" slack="0"/>
<pin id="550" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_6/7 "/>
</bind>
</comp>

<comp id="553" class="1004" name="zext_ln133_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="34" slack="0"/>
<pin id="555" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/7 "/>
</bind>
</comp>

<comp id="557" class="1004" name="add_ln133_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="34" slack="0"/>
<pin id="559" dir="0" index="1" bw="64" slack="0"/>
<pin id="560" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/7 "/>
</bind>
</comp>

<comp id="563" class="1004" name="or_ln_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="64" slack="0"/>
<pin id="565" dir="0" index="1" bw="32" slack="2"/>
<pin id="566" dir="0" index="2" bw="32" slack="3"/>
<pin id="567" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/7 "/>
</bind>
</comp>

<comp id="569" class="1004" name="v_130_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="64" slack="0"/>
<pin id="571" dir="0" index="1" bw="64" slack="0"/>
<pin id="572" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_130/7 "/>
</bind>
</comp>

<comp id="575" class="1004" name="xor_ln105_23_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="64" slack="0"/>
<pin id="577" dir="0" index="1" bw="64" slack="0"/>
<pin id="578" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_23/7 "/>
</bind>
</comp>

<comp id="581" class="1004" name="xor_ln105_24_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="64" slack="0"/>
<pin id="583" dir="0" index="1" bw="64" slack="0"/>
<pin id="584" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_24/7 "/>
</bind>
</comp>

<comp id="587" class="1004" name="or_ln105_5_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="64" slack="0"/>
<pin id="589" dir="0" index="1" bw="64" slack="0"/>
<pin id="590" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105_5/7 "/>
</bind>
</comp>

<comp id="593" class="1004" name="xor_ln105_25_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="64" slack="0"/>
<pin id="595" dir="0" index="1" bw="64" slack="0"/>
<pin id="596" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_25/7 "/>
</bind>
</comp>

<comp id="599" class="1004" name="carry_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="64" slack="0"/>
<pin id="602" dir="0" index="2" bw="7" slack="0"/>
<pin id="603" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/7 "/>
</bind>
</comp>

<comp id="607" class="1004" name="zext_ln105_82_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_82/7 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_14_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="0"/>
<pin id="613" dir="0" index="1" bw="64" slack="0"/>
<pin id="614" dir="0" index="2" bw="7" slack="0"/>
<pin id="615" dir="0" index="3" bw="7" slack="0"/>
<pin id="616" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/7 "/>
</bind>
</comp>

<comp id="621" class="1004" name="or_ln7_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="64" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="0"/>
<pin id="624" dir="0" index="2" bw="32" slack="1"/>
<pin id="625" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln7/7 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tempReg_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="64" slack="0"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/7 "/>
</bind>
</comp>

<comp id="634" class="1004" name="store_ln140_store_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="64" slack="0"/>
<pin id="636" dir="0" index="1" bw="64" slack="6"/>
<pin id="637" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/7 "/>
</bind>
</comp>

<comp id="639" class="1004" name="u_34_out_load_load_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="64" slack="0"/>
<pin id="641" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_34_out_load/8 "/>
</bind>
</comp>

<comp id="643" class="1004" name="u_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="64" slack="1"/>
<pin id="645" dir="0" index="1" bw="64" slack="0"/>
<pin id="646" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/8 "/>
</bind>
</comp>

<comp id="648" class="1004" name="store_ln140_store_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="64" slack="0"/>
<pin id="650" dir="0" index="1" bw="64" slack="0"/>
<pin id="651" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/8 "/>
</bind>
</comp>

<comp id="654" class="1004" name="t_33_load_load_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="3" slack="8"/>
<pin id="656" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_33_load/9 "/>
</bind>
</comp>

<comp id="657" class="1004" name="xor_ln160_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="64" slack="1"/>
<pin id="659" dir="0" index="1" bw="64" slack="2"/>
<pin id="660" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160/9 "/>
</bind>
</comp>

<comp id="661" class="1004" name="xor_ln160_13_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="64" slack="2"/>
<pin id="663" dir="0" index="1" bw="64" slack="1"/>
<pin id="664" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_13/9 "/>
</bind>
</comp>

<comp id="665" class="1004" name="or_ln160_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="64" slack="0"/>
<pin id="667" dir="0" index="1" bw="64" slack="0"/>
<pin id="668" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln160/9 "/>
</bind>
</comp>

<comp id="671" class="1004" name="bit_sel1_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="64" slack="2"/>
<pin id="674" dir="0" index="2" bw="7" slack="0"/>
<pin id="675" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel1/9 "/>
</bind>
</comp>

<comp id="678" class="1004" name="xor_ln160_17_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="1" slack="0"/>
<pin id="681" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_17/9 "/>
</bind>
</comp>

<comp id="684" class="1004" name="trunc_ln160_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="64" slack="2"/>
<pin id="686" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln160/9 "/>
</bind>
</comp>

<comp id="687" class="1004" name="xor_ln160_s_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="64" slack="0"/>
<pin id="689" dir="0" index="1" bw="1" slack="0"/>
<pin id="690" dir="0" index="2" bw="63" slack="0"/>
<pin id="691" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln160_s/9 "/>
</bind>
</comp>

<comp id="695" class="1004" name="and_ln160_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="64" slack="0"/>
<pin id="697" dir="0" index="1" bw="64" slack="2"/>
<pin id="698" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln160/9 "/>
</bind>
</comp>

<comp id="700" class="1004" name="xor_ln160_15_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="64" slack="0"/>
<pin id="702" dir="0" index="1" bw="64" slack="1"/>
<pin id="703" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_15/9 "/>
</bind>
</comp>

<comp id="705" class="1004" name="or_ln160_7_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="64" slack="0"/>
<pin id="707" dir="0" index="1" bw="64" slack="0"/>
<pin id="708" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln160_7/9 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="64" slack="0"/>
<pin id="714" dir="0" index="2" bw="7" slack="0"/>
<pin id="715" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="719" class="1004" name="zext_ln161_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161/9 "/>
</bind>
</comp>

<comp id="723" class="1004" name="t_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="0"/>
<pin id="725" dir="0" index="1" bw="3" slack="0"/>
<pin id="726" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/9 "/>
</bind>
</comp>

<comp id="729" class="1004" name="store_ln140_store_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="3" slack="0"/>
<pin id="731" dir="0" index="1" bw="3" slack="8"/>
<pin id="732" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/9 "/>
</bind>
</comp>

<comp id="734" class="1004" name="t_33_load_7_load_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="3" slack="7"/>
<pin id="736" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_33_load_7/8 "/>
</bind>
</comp>

<comp id="738" class="1004" name="v_35_load_6_load_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="64" slack="7"/>
<pin id="740" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_35_load_6/8 "/>
</bind>
</comp>

<comp id="742" class="1005" name="t_33_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="3" slack="0"/>
<pin id="744" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="t_33 "/>
</bind>
</comp>

<comp id="750" class="1005" name="v_35_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="64" slack="0"/>
<pin id="752" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_35 "/>
</bind>
</comp>

<comp id="758" class="1005" name="j_11_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="4" slack="0"/>
<pin id="760" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_11 "/>
</bind>
</comp>

<comp id="765" class="1005" name="icmp_ln157_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="7"/>
<pin id="767" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln157 "/>
</bind>
</comp>

<comp id="769" class="1005" name="a_addr_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="4" slack="1"/>
<pin id="771" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="774" class="1005" name="trunc_ln158_4_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="1"/>
<pin id="776" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln158_4 "/>
</bind>
</comp>

<comp id="779" class="1005" name="b_0_addr_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="3" slack="1"/>
<pin id="781" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_0_addr "/>
</bind>
</comp>

<comp id="784" class="1005" name="b_1_addr_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="3" slack="1"/>
<pin id="786" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr "/>
</bind>
</comp>

<comp id="789" class="1005" name="al_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="1"/>
<pin id="791" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="794" class="1005" name="bl_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="1"/>
<pin id="796" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="799" class="1005" name="ah_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="1"/>
<pin id="801" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="804" class="1005" name="bh_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="1"/>
<pin id="806" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="809" class="1005" name="zext_ln105_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="64" slack="1"/>
<pin id="811" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="815" class="1005" name="zext_ln110_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="64" slack="1"/>
<pin id="817" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="821" class="1005" name="zext_ln105_81_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="64" slack="1"/>
<pin id="823" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_81 "/>
</bind>
</comp>

<comp id="827" class="1005" name="zext_ln112_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="64" slack="1"/>
<pin id="829" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="833" class="1005" name="trunc_ln106_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="3"/>
<pin id="835" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="838" class="1005" name="trunc_ln106_120_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="1"/>
<pin id="840" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_120 "/>
</bind>
</comp>

<comp id="843" class="1005" name="trunc_ln106_121_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="1"/>
<pin id="845" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_121 "/>
</bind>
</comp>

<comp id="848" class="1005" name="trunc_ln106_122_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="2"/>
<pin id="850" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_122 "/>
</bind>
</comp>

<comp id="854" class="1005" name="tmp_s_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="1"/>
<pin id="856" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="859" class="1005" name="tmp_200_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="2"/>
<pin id="861" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_200 "/>
</bind>
</comp>

<comp id="865" class="1005" name="tmp_201_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="2"/>
<pin id="867" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_201 "/>
</bind>
</comp>

<comp id="870" class="1005" name="tmp_202_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="32" slack="3"/>
<pin id="872" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_202 "/>
</bind>
</comp>

<comp id="875" class="1005" name="tmp_199_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="2" slack="1"/>
<pin id="877" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_199 "/>
</bind>
</comp>

<comp id="880" class="1005" name="trunc_ln125_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="2"/>
<pin id="882" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="886" class="1005" name="add_ln105_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="1"/>
<pin id="888" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="891" class="1005" name="tmp_203_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="2" slack="1"/>
<pin id="893" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_203 "/>
</bind>
</comp>

<comp id="896" class="1005" name="add_ln133_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="64" slack="2"/>
<pin id="898" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln133 "/>
</bind>
</comp>

<comp id="901" class="1005" name="tempReg_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="64" slack="1"/>
<pin id="903" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="910" class="1005" name="u_34_out_load_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="64" slack="1"/>
<pin id="912" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_34_out_load "/>
</bind>
</comp>

<comp id="915" class="1005" name="u_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="64" slack="1"/>
<pin id="917" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="28" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="30" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="30" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="30" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="32" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="28" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="88" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="20" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="90" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="38" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="14" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="38" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="18" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="38" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="173" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="180" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="218"><net_src comp="128" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="140" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="134" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="215" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="22" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="34" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="251"><net_src comp="244" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="36" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="122" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="244" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="253" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="268"><net_src comp="116" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="244" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="40" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="264" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="26" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="283"><net_src comp="42" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="288"><net_src comp="110" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="274" pin="4"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="284" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="299"><net_src comp="104" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="274" pin="4"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="310"><net_src comp="244" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="44" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="167" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="193" pin="3"/><net_sink comp="321" pin=1"/></net>

<net id="327"><net_src comp="187" pin="3"/><net_sink comp="321" pin=2"/></net>

<net id="331"><net_src comp="321" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="46" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="167" pin="3"/><net_sink comp="332" pin=1"/></net>

<net id="340"><net_src comp="48" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="341"><net_src comp="50" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="348"><net_src comp="46" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="321" pin="3"/><net_sink comp="342" pin=1"/></net>

<net id="350"><net_src comp="48" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="351"><net_src comp="50" pin="0"/><net_sink comp="342" pin=3"/></net>

<net id="355"><net_src comp="352" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="360"><net_src comp="357" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="365"><net_src comp="362" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="370"><net_src comp="367" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="375"><net_src comp="199" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="203" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="207" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="211" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="46" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="199" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="48" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="50" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="404"><net_src comp="46" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="207" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="48" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="407"><net_src comp="50" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="414"><net_src comp="46" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="203" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="48" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="417"><net_src comp="50" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="424"><net_src comp="46" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="211" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="426"><net_src comp="48" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="427"><net_src comp="50" pin="0"/><net_sink comp="418" pin=3"/></net>

<net id="441"><net_src comp="431" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="434" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="446"><net_src comp="437" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="443" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="428" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="459"><net_src comp="52" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="447" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="461"><net_src comp="48" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="462"><net_src comp="54" pin="0"/><net_sink comp="453" pin=3"/></net>

<net id="466"><net_src comp="447" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="487"><net_src comp="476" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="470" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="492"><net_src comp="483" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="473" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="467" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="502"><net_src comp="493" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="493" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="511"><net_src comp="499" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="479" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="503" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="489" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="525"><net_src comp="52" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="513" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="527"><net_src comp="48" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="528"><net_src comp="54" pin="0"/><net_sink comp="519" pin=3"/></net>

<net id="537"><net_src comp="56" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="38" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="544"><net_src comp="56" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="38" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="551"><net_src comp="58" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="38" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="556"><net_src comp="546" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="553" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="539" pin="3"/><net_sink comp="557" pin=1"/></net>

<net id="568"><net_src comp="56" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="573"><net_src comp="563" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="529" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="569" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="532" pin="3"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="532" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="529" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="575" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="581" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="587" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="569" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="604"><net_src comp="60" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="593" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="50" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="610"><net_src comp="599" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="617"><net_src comp="46" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="557" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="619"><net_src comp="48" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="620"><net_src comp="50" pin="0"/><net_sink comp="611" pin=3"/></net>

<net id="626"><net_src comp="56" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="611" pin="4"/><net_sink comp="621" pin=1"/></net>

<net id="632"><net_src comp="621" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="607" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="638"><net_src comp="569" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="642"><net_src comp="22" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="647"><net_src comp="639" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="652"><net_src comp="643" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="22" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="669"><net_src comp="657" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="661" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="676"><net_src comp="80" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="677"><net_src comp="82" pin="0"/><net_sink comp="671" pin=2"/></net>

<net id="682"><net_src comp="671" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="84" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="692"><net_src comp="86" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="693"><net_src comp="678" pin="2"/><net_sink comp="687" pin=1"/></net>

<net id="694"><net_src comp="684" pin="1"/><net_sink comp="687" pin=2"/></net>

<net id="699"><net_src comp="687" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="704"><net_src comp="665" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="709"><net_src comp="700" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="695" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="716"><net_src comp="60" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="705" pin="2"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="50" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="722"><net_src comp="711" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="727"><net_src comp="719" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="654" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="733"><net_src comp="723" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="737"><net_src comp="734" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="741"><net_src comp="738" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="745"><net_src comp="92" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="747"><net_src comp="742" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="748"><net_src comp="742" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="749"><net_src comp="742" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="753"><net_src comp="96" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="755"><net_src comp="750" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="756"><net_src comp="750" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="757"><net_src comp="750" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="761"><net_src comp="100" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="764"><net_src comp="758" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="768"><net_src comp="247" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="772"><net_src comp="160" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="777"><net_src comp="270" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="782"><net_src comp="173" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="787"><net_src comp="180" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="792"><net_src comp="317" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="797"><net_src comp="328" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="802"><net_src comp="332" pin="4"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="807"><net_src comp="342" pin="4"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="812"><net_src comp="352" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="814"><net_src comp="809" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="818"><net_src comp="357" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="820"><net_src comp="815" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="824"><net_src comp="362" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="830"><net_src comp="367" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="832"><net_src comp="827" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="836"><net_src comp="372" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="563" pin=2"/></net>

<net id="841"><net_src comp="376" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="846"><net_src comp="380" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="851"><net_src comp="384" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="853"><net_src comp="848" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="857"><net_src comp="388" pin="4"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="862"><net_src comp="398" pin="4"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="864"><net_src comp="859" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="868"><net_src comp="408" pin="4"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="873"><net_src comp="418" pin="4"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="878"><net_src comp="453" pin="4"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="883"><net_src comp="463" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="885"><net_src comp="880" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="889"><net_src comp="507" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="621" pin=2"/></net>

<net id="894"><net_src comp="519" pin="4"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="899"><net_src comp="557" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="904"><net_src comp="628" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="906"><net_src comp="901" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="907"><net_src comp="901" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="908"><net_src comp="901" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="909"><net_src comp="901" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="913"><net_src comp="639" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="918"><net_src comp="643" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="920"><net_src comp="915" pin="1"/><net_sink comp="700" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {}
	Port: b_0 | {}
	Port: b_1 | {}
	Port: v_35_out | {8 }
	Port: u_34_out | {1 8 }
	Port: t_33_out | {8 }
 - Input state : 
	Port: mp_mul.67.68_Pipeline_VITIS_LOOP_157_4 : indvars_iv | {1 }
	Port: mp_mul.67.68_Pipeline_VITIS_LOOP_157_4 : v | {1 }
	Port: mp_mul.67.68_Pipeline_VITIS_LOOP_157_4 : zext_ln156 | {1 }
	Port: mp_mul.67.68_Pipeline_VITIS_LOOP_157_4 : zext_ln145_12 | {1 }
	Port: mp_mul.67.68_Pipeline_VITIS_LOOP_157_4 : a | {1 2 }
	Port: mp_mul.67.68_Pipeline_VITIS_LOOP_157_4 : i_17 | {1 }
	Port: mp_mul.67.68_Pipeline_VITIS_LOOP_157_4 : zext_ln145_11 | {1 }
	Port: mp_mul.67.68_Pipeline_VITIS_LOOP_157_4 : b_0 | {1 2 }
	Port: mp_mul.67.68_Pipeline_VITIS_LOOP_157_4 : zext_ln145 | {1 }
	Port: mp_mul.67.68_Pipeline_VITIS_LOOP_157_4 : b_1 | {1 2 }
	Port: mp_mul.67.68_Pipeline_VITIS_LOOP_157_4 : u_34_out | {8 }
  - Chain level:
	State 1
		store_ln139 : 1
		store_ln140 : 1
		store_ln140 : 1
		j : 1
		icmp_ln157 : 2
		br_ln157 : 3
		add_ln158 : 2
		zext_ln158 : 3
		a_addr : 4
		a_load : 5
		sub_ln158 : 2
		trunc_ln158_4 : 3
		lshr_ln : 3
		add_ln158_5 : 4
		zext_ln158_10 : 5
		b_0_addr : 6
		add_ln158_6 : 4
		zext_ln158_11 : 5
		b_1_addr : 6
		b_0_load : 7
		b_1_load : 7
		add_ln157 : 2
		store_ln139 : 3
	State 2
		al : 1
		select_ln158 : 1
		bl : 2
		ah : 1
		bh : 2
	State 3
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 4
		trunc_ln106 : 1
		trunc_ln106_120 : 1
		trunc_ln106_121 : 1
		trunc_ln106_122 : 1
		tmp_s : 1
		tmp_200 : 1
		tmp_201 : 1
		tmp_202 : 1
	State 5
		add_ln123 : 1
		zext_ln123_72 : 2
		temp : 3
		tmp_199 : 4
		trunc_ln125 : 4
	State 6
		add_ln130_84 : 1
		zext_ln130_71 : 2
		add_ln130_85 : 1
		trunc_ln130 : 2
		zext_ln130_72 : 2
		add_ln105 : 3
		temp_39 : 3
		tmp_203 : 4
	State 7
		zext_ln133 : 1
		add_ln133 : 2
		v_130 : 1
		xor_ln105_23 : 2
		xor_ln105_24 : 1
		or_ln105_5 : 2
		xor_ln105_25 : 2
		carry : 2
		zext_ln105_82 : 3
		tmp_14 : 3
		or_ln7 : 4
		tempReg : 4
		store_ln140 : 2
	State 8
		u : 1
		store_ln140 : 2
		write_ln0 : 1
		write_ln0 : 1
	State 9
		xor_ln160_17 : 1
		xor_ln160_s : 1
		and_ln160 : 2
		or_ln160_7 : 2
		tmp : 2
		zext_ln161 : 3
		t : 4
		store_ln140 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_199           |    4    |   165   |    50   |
|    mul   |           grp_fu_203           |    4    |   165   |    50   |
|          |           grp_fu_207           |    4    |   165   |    50   |
|          |           grp_fu_211           |    4    |   165   |    50   |
|----------|--------------------------------|---------|---------|---------|
|          |        add_ln158_fu_253        |    0    |    0    |    13   |
|          |       add_ln158_5_fu_284       |    0    |    0    |    11   |
|          |       add_ln158_6_fu_295       |    0    |    0    |    11   |
|          |        add_ln157_fu_306        |    0    |    0    |    13   |
|          |        add_ln123_fu_437        |    0    |    0    |    39   |
|          |           temp_fu_447          |    0    |    0    |    40   |
|          |        add_ln130_fu_479        |    0    |    0    |    32   |
|    add   |       add_ln130_84_fu_483      |    0    |    0    |    39   |
|          |       add_ln130_85_fu_493      |    0    |    0    |    39   |
|          |        add_ln105_fu_507        |    0    |    0    |    32   |
|          |         temp_39_fu_513         |    0    |    0    |    40   |
|          |        add_ln133_fu_557        |    0    |    0    |    71   |
|          |          v_130_fu_569          |    0    |    0    |    71   |
|          |         tempReg_fu_628         |    0    |    0    |    71   |
|          |            u_fu_643            |    0    |    0    |    71   |
|          |            t_fu_723            |    0    |    0    |    11   |
|----------|--------------------------------|---------|---------|---------|
|          |       xor_ln105_23_fu_575      |    0    |    0    |    64   |
|          |       xor_ln105_24_fu_581      |    0    |    0    |    64   |
|          |       xor_ln105_25_fu_593      |    0    |    0    |    64   |
|    xor   |        xor_ln160_fu_657        |    0    |    0    |    64   |
|          |       xor_ln160_13_fu_661      |    0    |    0    |    64   |
|          |       xor_ln160_17_fu_678      |    0    |    0    |    2    |
|          |       xor_ln160_15_fu_700      |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|
|          |        or_ln105_5_fu_587       |    0    |    0    |    64   |
|    or    |         or_ln160_fu_665        |    0    |    0    |    64   |
|          |        or_ln160_7_fu_705       |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|
|  select  |       select_ln158_fu_321      |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|
|    and   |        and_ln160_fu_695        |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln157_fu_247       |    0    |    0    |    13   |
|----------|--------------------------------|---------|---------|---------|
|    sub   |        sub_ln158_fu_264        |    0    |    0    |    13   |
|----------|--------------------------------|---------|---------|---------|
|          |   zext_ln145_read_read_fu_104  |    0    |    0    |    0    |
|          | zext_ln145_11_read_read_fu_110 |    0    |    0    |    0    |
|          |      i_17_read_read_fu_116     |    0    |    0    |    0    |
|   read   | zext_ln145_12_read_read_fu_122 |    0    |    0    |    0    |
|          |   zext_ln156_read_read_fu_128  |    0    |    0    |    0    |
|          |       v_read_read_fu_134       |    0    |    0    |    0    |
|          |   indvars_iv_read_read_fu_140  |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_146     |    0    |    0    |    0    |
|          |     write_ln0_write_fu_153     |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |     zext_ln156_cast_fu_215     |    0    |    0    |    0    |
|          |     indvars_iv_cast_fu_219     |    0    |    0    |    0    |
|          |        zext_ln158_fu_259       |    0    |    0    |    0    |
|          |      zext_ln158_10_fu_290      |    0    |    0    |    0    |
|          |      zext_ln158_11_fu_301      |    0    |    0    |    0    |
|          |        zext_ln105_fu_352       |    0    |    0    |    0    |
|          |        zext_ln110_fu_357       |    0    |    0    |    0    |
|          |      zext_ln105_81_fu_362      |    0    |    0    |    0    |
|          |        zext_ln112_fu_367       |    0    |    0    |    0    |
|          |        zext_ln106_fu_428       |    0    |    0    |    0    |
|   zext   |        zext_ln123_fu_431       |    0    |    0    |    0    |
|          |      zext_ln123_71_fu_434      |    0    |    0    |    0    |
|          |      zext_ln123_72_fu_443      |    0    |    0    |    0    |
|          |      zext_ln106_85_fu_467      |    0    |    0    |    0    |
|          |      zext_ln106_86_fu_470      |    0    |    0    |    0    |
|          |      zext_ln106_87_fu_473      |    0    |    0    |    0    |
|          |        zext_ln130_fu_476       |    0    |    0    |    0    |
|          |      zext_ln130_71_fu_489      |    0    |    0    |    0    |
|          |      zext_ln130_72_fu_503      |    0    |    0    |    0    |
|          |        zext_ln133_fu_553       |    0    |    0    |    0    |
|          |      zext_ln105_82_fu_607      |    0    |    0    |    0    |
|          |        zext_ln161_fu_719       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |      trunc_ln158_4_fu_270      |    0    |    0    |    0    |
|          |            al_fu_317           |    0    |    0    |    0    |
|          |            bl_fu_328           |    0    |    0    |    0    |
|          |       trunc_ln106_fu_372       |    0    |    0    |    0    |
|   trunc  |     trunc_ln106_120_fu_376     |    0    |    0    |    0    |
|          |     trunc_ln106_121_fu_380     |    0    |    0    |    0    |
|          |     trunc_ln106_122_fu_384     |    0    |    0    |    0    |
|          |       trunc_ln125_fu_463       |    0    |    0    |    0    |
|          |       trunc_ln130_fu_499       |    0    |    0    |    0    |
|          |       trunc_ln160_fu_684       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |         lshr_ln_fu_274         |    0    |    0    |    0    |
|          |            ah_fu_332           |    0    |    0    |    0    |
|          |            bh_fu_342           |    0    |    0    |    0    |
|          |          tmp_s_fu_388          |    0    |    0    |    0    |
|partselect|         tmp_200_fu_398         |    0    |    0    |    0    |
|          |         tmp_201_fu_408         |    0    |    0    |    0    |
|          |         tmp_202_fu_418         |    0    |    0    |    0    |
|          |         tmp_199_fu_453         |    0    |    0    |    0    |
|          |         tmp_203_fu_519         |    0    |    0    |    0    |
|          |          tmp_14_fu_611         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       shl_ln125_s_fu_532       |    0    |    0    |    0    |
|          |       and_ln133_5_fu_539       |    0    |    0    |    0    |
|bitconcatenate|       and_ln133_6_fu_546       |    0    |    0    |    0    |
|          |          or_ln_fu_563          |    0    |    0    |    0    |
|          |          or_ln7_fu_621         |    0    |    0    |    0    |
|          |       xor_ln160_s_fu_687       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          carry_fu_599          |    0    |    0    |    0    |
| bitselect|         bit_sel1_fu_671        |    0    |    0    |    0    |
|          |           tmp_fu_711           |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    16   |   660   |   1536  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     a_addr_reg_769    |    4   |
|   add_ln105_reg_886   |   32   |
|   add_ln133_reg_896   |   64   |
|       ah_reg_799      |   32   |
|       al_reg_789      |   32   |
|    b_0_addr_reg_779   |    3   |
|    b_1_addr_reg_784   |    3   |
|       bh_reg_804      |   32   |
|       bl_reg_794      |   32   |
|   icmp_ln157_reg_765  |    1   |
|      j_11_reg_758     |    4   |
|      t_33_reg_742     |    3   |
|    tempReg_reg_901    |   64   |
|    tmp_199_reg_875    |    2   |
|    tmp_200_reg_859    |   32   |
|    tmp_201_reg_865    |   32   |
|    tmp_202_reg_870    |   32   |
|    tmp_203_reg_891    |    2   |
|     tmp_s_reg_854     |   32   |
|trunc_ln106_120_reg_838|   32   |
|trunc_ln106_121_reg_843|   32   |
|trunc_ln106_122_reg_848|   32   |
|  trunc_ln106_reg_833  |   32   |
|  trunc_ln125_reg_880  |   32   |
| trunc_ln158_4_reg_774 |    1   |
| u_34_out_load_reg_910 |   64   |
|       u_reg_915       |   64   |
|      v_35_reg_750     |   64   |
| zext_ln105_81_reg_821 |   64   |
|   zext_ln105_reg_809  |   64   |
|   zext_ln110_reg_815  |   64   |
|   zext_ln112_reg_827  |   64   |
+-----------------------+--------+
|         Total         |  1047  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_167 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_187 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_193 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|     grp_fu_199    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_199    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_203    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_203    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_207    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_207    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_211    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_211    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   532  ||  17.468 ||    0    ||    99   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1536  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    0   |   99   |
|  Register |    -   |    -   |  1047  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   17   |  1707  |  1635  |
+-----------+--------+--------+--------+--------+
