###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        28856   # Number of WRITE/WRITEP commands
num_reads_done                 =      1156861   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       936212   # Number of read row buffer hits
num_read_cmds                  =      1156860   # Number of READ/READP commands
num_writes_done                =        28860   # Number of read requests issued
num_write_row_hits             =        16040   # Number of write row buffer hits
num_act_cmds                   =       234741   # Number of ACT commands
num_pre_cmds                   =       234714   # Number of PRE commands
num_ondemand_pres              =       211215   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9469685   # Cyles of rank active rank.0
rank_active_cycles.1           =      9207183   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       530315   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       792817   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1115157   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        20855   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        12646   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4210   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3044   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3704   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2560   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          898   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          843   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          976   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20838   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            2   # Write cmd latency (cycles)
write_latency[40-59]           =            3   # Write cmd latency (cycles)
write_latency[60-79]           =           15   # Write cmd latency (cycles)
write_latency[80-99]           =           15   # Write cmd latency (cycles)
write_latency[100-119]         =           27   # Write cmd latency (cycles)
write_latency[120-139]         =           46   # Write cmd latency (cycles)
write_latency[140-159]         =           63   # Write cmd latency (cycles)
write_latency[160-179]         =          150   # Write cmd latency (cycles)
write_latency[180-199]         =          226   # Write cmd latency (cycles)
write_latency[200-]            =        28309   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       347721   # Read request latency (cycles)
read_latency[40-59]            =       129374   # Read request latency (cycles)
read_latency[60-79]            =       121540   # Read request latency (cycles)
read_latency[80-99]            =        72968   # Read request latency (cycles)
read_latency[100-119]          =        59898   # Read request latency (cycles)
read_latency[120-139]          =        54516   # Read request latency (cycles)
read_latency[140-159]          =        43347   # Read request latency (cycles)
read_latency[160-179]          =        36950   # Read request latency (cycles)
read_latency[180-199]          =        31559   # Read request latency (cycles)
read_latency[200-]             =       258982   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.44049e+08   # Write energy
read_energy                    =  4.66446e+09   # Read energy
act_energy                     =  6.42251e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.54551e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.80552e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90908e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.74528e+09   # Active standby energy rank.1
average_read_latency           =      154.869   # Average read request latency (cycles)
average_interarrival           =      8.43357   # Average request interarrival latency (cycles)
total_energy                   =  1.84449e+10   # Total energy (pJ)
average_power                  =      1844.49   # Average power (mW)
average_bandwidth              =      10.1182   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        27310   # Number of WRITE/WRITEP commands
num_reads_done                 =      1143720   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       939510   # Number of read row buffer hits
num_read_cmds                  =      1143723   # Number of READ/READP commands
num_writes_done                =        27310   # Number of read requests issued
num_write_row_hits             =        15028   # Number of write row buffer hits
num_act_cmds                   =       217525   # Number of ACT commands
num_pre_cmds                   =       217499   # Number of PRE commands
num_ondemand_pres              =       193617   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9360687   # Cyles of rank active rank.0
rank_active_cycles.1           =      9279573   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       639313   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       720427   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1098676   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        22299   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        12781   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4436   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3035   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3736   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2430   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          924   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          818   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1014   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20902   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            5   # Write cmd latency (cycles)
write_latency[40-59]           =            3   # Write cmd latency (cycles)
write_latency[60-79]           =           18   # Write cmd latency (cycles)
write_latency[80-99]           =           29   # Write cmd latency (cycles)
write_latency[100-119]         =           39   # Write cmd latency (cycles)
write_latency[120-139]         =           71   # Write cmd latency (cycles)
write_latency[140-159]         =          104   # Write cmd latency (cycles)
write_latency[160-179]         =          151   # Write cmd latency (cycles)
write_latency[180-199]         =          221   # Write cmd latency (cycles)
write_latency[200-]            =        26669   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       363005   # Read request latency (cycles)
read_latency[40-59]            =       140730   # Read request latency (cycles)
read_latency[60-79]            =       129466   # Read request latency (cycles)
read_latency[80-99]            =        76426   # Read request latency (cycles)
read_latency[100-119]          =        61132   # Read request latency (cycles)
read_latency[120-139]          =        54645   # Read request latency (cycles)
read_latency[140-159]          =        41711   # Read request latency (cycles)
read_latency[160-179]          =        34148   # Read request latency (cycles)
read_latency[180-199]          =        28542   # Read request latency (cycles)
read_latency[200-]             =       213912   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.36332e+08   # Write energy
read_energy                    =  4.61149e+09   # Read energy
act_energy                     =  5.95148e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.0687e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.45805e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.84107e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.79045e+09   # Active standby energy rank.1
average_read_latency           =      143.084   # Average read request latency (cycles)
average_interarrival           =      8.53929   # Average request interarrival latency (cycles)
total_energy                   =  1.83318e+10   # Total energy (pJ)
average_power                  =      1833.18   # Average power (mW)
average_bandwidth              =      9.99279   # Average bandwidth
