

================================================================
== Vitis HLS Report for 'Autocorrelation'
================================================================
* Date:           Wed Aug  6 20:41:47 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        GSM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.651 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1278|     2398|  10.224 us|  19.184 us|  1278|  2398|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Autocorrelation_label0  |      320|      320|         2|          -|          -|   160|        no|
        |- Autocorrelation_label1  |      800|      800|         5|          -|          -|   160|        no|
        |- Autocorrelation_label2  |        9|        9|         1|          -|          -|     9|        no|
        |- Autocorrelation_label3  |      912|      912|         6|          -|          -|   152|        no|
        |- Autocorrelation_label4  |       18|       18|         2|          -|          -|     9|        no|
        |- Autocorrelation_label5  |      320|      320|         2|          -|          -|   160|        no|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 
5 --> 6 10 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 5 
10 --> 11 
11 --> 12 11 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 25 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 19 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 31 
30 --> 29 
31 --> 32 
32 --> 31 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%smax = alloca i32 1" [data/benchmarks/gsm/gsm_lpc.c:41]   --->   Operation 33 'alloca' 'smax' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 34 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %indata, void @empty_9, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/gsm.tcl:17]   --->   Operation 36 'specpipeline' 'specpipeline_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln39 = store i8 0, i8 %k" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 37 'store' 'store_ln39' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln41 = store i16 0, i16 %smax" [data/benchmarks/gsm/gsm_lpc.c:41]   --->   Operation 38 'store' 'store_ln41' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln49 = br void %for.body" [data/benchmarks/gsm/gsm_lpc.c:49]   --->   Operation 39 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.30>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%k_5 = load i8 %k" [data/benchmarks/gsm/gsm_lpc.c:49]   --->   Operation 40 'load' 'k_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.70ns)   --->   "%icmp_ln49 = icmp_eq  i8 %k_5, i8 160" [data/benchmarks/gsm/gsm_lpc.c:49]   --->   Operation 41 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.70ns)   --->   "%add_ln49 = add i8 %k_5, i8 1" [data/benchmarks/gsm/gsm_lpc.c:49]   --->   Operation 42 'add' 'add_ln49' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %for.body.split_ifconv, void %for.end_ifconv" [data/benchmarks/gsm/gsm_lpc.c:49]   --->   Operation 43 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i8 %k_5" [data/benchmarks/gsm/gsm_lpc.c:49]   --->   Operation 44 'zext' 'zext_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%indata_addr = getelementptr i16 %indata, i64 0, i64 %zext_ln49" [data/benchmarks/gsm/gsm_lpc.c:51]   --->   Operation 45 'getelementptr' 'indata_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (1.17ns)   --->   "%indata_load_9 = load i8 %indata_addr" [data/benchmarks/gsm/gsm_lpc.c:51]   --->   Operation 46 'load' 'indata_load_9' <Predicate = (!icmp_ln49)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_2 : Operation 47 [1/1] (0.38ns)   --->   "%store_ln39 = store i8 %add_ln49, i8 %k" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 47 'store' 'store_ln39' <Predicate = (!icmp_ln49)> <Delay = 0.38>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%smax_load = load i16 %smax" [data/benchmarks/gsm/gsm_add.c:105->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 48 'load' 'smax_load' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.78ns)   --->   "%icmp_ln57 = icmp_eq  i16 %smax_load, i16 0" [data/benchmarks/gsm/gsm_lpc.c:57]   --->   Operation 49 'icmp' 'icmp_ln57' <Predicate = (icmp_ln49)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%a_assign_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %smax_load, i16 0" [data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 50 'bitconcatenate' 'a_assign_s' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.88ns)   --->   "%icmp_ln107 = icmp_slt  i32 %a_assign_s, i32 3221225473" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 51 'icmp' 'icmp_ln107' <Predicate = (icmp_ln49)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %smax_load, i32 15" [data/benchmarks/gsm/gsm_add.c:105->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 52 'bitselect' 'tmp_27' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node xor_ln105)   --->   "%select_ln105 = select i1 %tmp_27, i32 4294967295, i32 0" [data/benchmarks/gsm/gsm_add.c:105->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 53 'select' 'select_ln105' <Predicate = (icmp_ln49)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node xor_ln70)   --->   "%select_ln105_4 = select i1 %tmp_27, i24 16777215, i24 0" [data/benchmarks/gsm/gsm_add.c:105->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 54 'select' 'select_ln105_4' <Predicate = (icmp_ln49)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node xor_ln70)   --->   "%trunc_ln105 = trunc i16 %smax_load" [data/benchmarks/gsm/gsm_add.c:105->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 55 'trunc' 'trunc_ln105' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node xor_ln70)   --->   "%trunc_ln105_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %trunc_ln105, i16 0" [data/benchmarks/gsm/gsm_add.c:105->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 56 'bitconcatenate' 'trunc_ln105_4' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln105 = xor i32 %a_assign_s, i32 %select_ln105" [data/benchmarks/gsm/gsm_add.c:105->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 57 'xor' 'xor_ln105' <Predicate = (icmp_ln49)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.30ns) (out node of the LUT)   --->   "%xor_ln70 = xor i24 %trunc_ln105_4, i24 %select_ln105_4" [data/benchmarks/gsm/gsm_add.c:70->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 58 'xor' 'xor_ln70' <Predicate = (icmp_ln49)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln105, i32 16, i32 31" [data/benchmarks/gsm/gsm_add.c:112->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 59 'partselect' 'tmp_28' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.78ns)   --->   "%icmp_ln112 = icmp_eq  i16 %tmp_28, i16 0" [data/benchmarks/gsm/gsm_add.c:112->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 60 'icmp' 'icmp_ln112' <Predicate = (icmp_ln49)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln105, i32 24, i32 31" [data/benchmarks/gsm/gsm_add.c:113->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 61 'partselect' 'tmp_29' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.70ns)   --->   "%icmp_ln113 = icmp_eq  i8 %tmp_29, i8 0" [data/benchmarks/gsm/gsm_add.c:113->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 62 'icmp' 'icmp_ln113' <Predicate = (icmp_ln49)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.30ns)   --->   "%select_ln115 = select i1 %tmp_27, i64 255, i64 0" [data/benchmarks/gsm/gsm_add.c:115->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 63 'select' 'select_ln115' <Predicate = (icmp_ln49)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%bitoff_addr = getelementptr i4 %bitoff, i64 0, i64 %select_ln115" [data/benchmarks/gsm/gsm_add.c:115->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 64 'getelementptr' 'bitoff_addr' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (0.61ns)   --->   "%bitoff_load = load i8 %bitoff_addr" [data/benchmarks/gsm/gsm_add.c:115->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 65 'load' 'bitoff_load' <Predicate = (icmp_ln49)> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln70, i32 16, i32 23" [data/benchmarks/gsm/gsm_add.c:114->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 66 'partselect' 'trunc_ln' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i8 %trunc_ln" [data/benchmarks/gsm/gsm_add.c:114->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 67 'zext' 'zext_ln114' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%bitoff_addr_4 = getelementptr i4 %bitoff, i64 0, i64 %zext_ln114" [data/benchmarks/gsm/gsm_add.c:114->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 68 'getelementptr' 'bitoff_addr_4' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 69 [2/2] (0.61ns)   --->   "%bitoff_load_4 = load i8 %bitoff_addr_4" [data/benchmarks/gsm/gsm_add.c:114->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 69 'load' 'bitoff_load_4' <Predicate = (icmp_ln49)> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i8 %tmp_29" [data/benchmarks/gsm/gsm_add.c:113->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 70 'zext' 'zext_ln113_2' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%bitoff_addr_5 = getelementptr i4 %bitoff, i64 0, i64 %zext_ln113_2" [data/benchmarks/gsm/gsm_add.c:113->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 71 'getelementptr' 'bitoff_addr_5' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (0.61ns)   --->   "%bitoff_load_5 = load i8 %bitoff_addr_5" [data/benchmarks/gsm/gsm_add.c:113->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 72 'load' 'bitoff_load_5' <Predicate = (icmp_ln49)> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_2 : Operation 73 [1/1] (0.12ns)   --->   "%xor_ln107 = xor i1 %icmp_ln107, i1 1" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 73 'xor' 'xor_ln107' <Predicate = (icmp_ln49)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %xor_ln105, i32 8, i32 31" [data/benchmarks/gsm/gsm_add.c:115->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 74 'partselect' 'tmp_30' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.83ns)   --->   "%icmp_ln115 = icmp_eq  i24 %tmp_30, i24 0" [data/benchmarks/gsm/gsm_add.c:115->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 75 'icmp' 'icmp_ln115' <Predicate = (icmp_ln49)> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.12ns)   --->   "%and_ln107 = and i1 %icmp_ln115, i1 %xor_ln107" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 76 'and' 'and_ln107' <Predicate = (icmp_ln49)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node or_ln107)   --->   "%and_ln107_5 = and i1 %tmp_27, i1 %xor_ln107" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 77 'and' 'and_ln107_5' <Predicate = (icmp_ln49)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node or_ln107)   --->   "%and_ln107_6 = and i1 %and_ln107_5, i1 %icmp_ln112" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 78 'and' 'and_ln107_6' <Predicate = (icmp_ln49)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_8)   --->   "%xor_ln112 = xor i1 %icmp_ln112, i1 1" [data/benchmarks/gsm/gsm_add.c:112->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 79 'xor' 'xor_ln112' <Predicate = (icmp_ln49)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_8)   --->   "%and_ln107_7 = and i1 %xor_ln112, i1 %xor_ln107" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 80 'and' 'and_ln107_7' <Predicate = (icmp_ln49)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln107_8 = and i1 %and_ln107_7, i1 %icmp_ln113" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 81 'and' 'and_ln107_8' <Predicate = (icmp_ln49)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln107 = or i1 %and_ln107_8, i1 %and_ln107_6" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 82 'or' 'or_ln107' <Predicate = (icmp_ln49)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.62>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%smax_load_1 = load i16 %smax" [data/benchmarks/gsm/gsm_lpc.c:52]   --->   Operation 83 'load' 'smax_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%speclooptripcount_ln50 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160" [data/benchmarks/gsm/gsm_lpc.c:50]   --->   Operation 84 'speclooptripcount' 'speclooptripcount_ln50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [data/benchmarks/gsm/gsm_lpc.c:54]   --->   Operation 85 'specloopname' 'specloopname_ln54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/2] (1.17ns)   --->   "%indata_load_9 = load i8 %indata_addr" [data/benchmarks/gsm/gsm_lpc.c:51]   --->   Operation 86 'load' 'indata_load_9' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node temp)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %indata_load_9, i32 15" [data/benchmarks/gsm/gsm_add.c:67->data/benchmarks/gsm/gsm_lpc.c:51]   --->   Operation 87 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.78ns)   --->   "%icmp_ln67 = icmp_eq  i16 %indata_load_9, i16 32768" [data/benchmarks/gsm/gsm_add.c:67->data/benchmarks/gsm/gsm_lpc.c:51]   --->   Operation 88 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.78ns)   --->   "%sub_ln67 = sub i16 0, i16 %indata_load_9" [data/benchmarks/gsm/gsm_add.c:67->data/benchmarks/gsm/gsm_lpc.c:51]   --->   Operation 89 'sub' 'sub_ln67' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node temp)   --->   "%select_ln67 = select i1 %icmp_ln67, i16 32767, i16 %sub_ln67" [data/benchmarks/gsm/gsm_add.c:67->data/benchmarks/gsm/gsm_lpc.c:51]   --->   Operation 90 'select' 'select_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.24ns) (out node of the LUT)   --->   "%temp = select i1 %tmp_32, i16 %select_ln67, i16 %indata_load_9" [data/benchmarks/gsm/gsm_add.c:67->data/benchmarks/gsm/gsm_lpc.c:51]   --->   Operation 91 'select' 'temp' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.78ns)   --->   "%icmp_ln52 = icmp_sgt  i16 %temp, i16 %smax_load_1" [data/benchmarks/gsm/gsm_lpc.c:52]   --->   Operation 92 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.24ns)   --->   "%smax_1 = select i1 %icmp_ln52, i16 %temp, i16 %smax_load_1" [data/benchmarks/gsm/gsm_lpc.c:52]   --->   Operation 93 'select' 'smax_1' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.38ns)   --->   "%store_ln41 = store i16 %smax_1, i16 %smax" [data/benchmarks/gsm/gsm_lpc.c:41]   --->   Operation 94 'store' 'store_ln41' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln49 = br void %for.body" [data/benchmarks/gsm/gsm_lpc.c:49]   --->   Operation 95 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 4.39>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%L_ACF_addr = getelementptr i64 %L_ACF, i64 0, i64 0" [data/benchmarks/gsm/gsm_lpc.c:49]   --->   Operation 96 'getelementptr' 'L_ACF_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/2] (0.61ns)   --->   "%bitoff_load = load i8 %bitoff_addr" [data/benchmarks/gsm/gsm_add.c:115->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 97 'load' 'bitoff_load' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i4 %bitoff_load" [data/benchmarks/gsm/gsm_add.c:112->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 98 'zext' 'zext_ln112' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.70ns)   --->   "%add_ln112 = add i5 %zext_ln112, i5 23" [data/benchmarks/gsm/gsm_add.c:112->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 99 'add' 'add_ln112' <Predicate = (and_ln107 & !or_ln107 & !icmp_ln57)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.70ns)   --->   "%add_ln112_4 = add i5 %zext_ln112, i5 15" [data/benchmarks/gsm/gsm_add.c:112->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 100 'add' 'add_ln112_4' <Predicate = (!and_ln107_8 & or_ln107 & !icmp_ln57)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/2] (0.61ns)   --->   "%bitoff_load_4 = load i8 %bitoff_addr_4" [data/benchmarks/gsm/gsm_add.c:114->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 101 'load' 'bitoff_load_4' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_4 : Operation 102 [1/1] (0.70ns)   --->   "%add_ln112_5 = add i4 %bitoff_load_4, i4 7" [data/benchmarks/gsm/gsm_add.c:112->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 102 'add' 'add_ln112_5' <Predicate = (and_ln107_8 & or_ln107 & !icmp_ln57)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_5)   --->   "%zext_ln113 = zext i4 %add_ln112_5" [data/benchmarks/gsm/gsm_add.c:113->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 103 'zext' 'zext_ln113' <Predicate = (and_ln107_8 & or_ln107 & !icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 104 [1/2] (0.61ns)   --->   "%bitoff_load_5 = load i8 %bitoff_addr_5" [data/benchmarks/gsm/gsm_add.c:113->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 104 'load' 'bitoff_load_5' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_4 : Operation 105 [1/1] (0.70ns)   --->   "%add_ln112_6 = add i4 %bitoff_load_5, i4 15" [data/benchmarks/gsm/gsm_add.c:112->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 105 'add' 'add_ln112_6' <Predicate = (!icmp_ln57)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node scalauto)   --->   "%sext_ln107 = sext i4 %add_ln112_6" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 106 'sext' 'sext_ln107' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_5)   --->   "%select_ln107 = select i1 %and_ln107_8, i5 %zext_ln113, i5 %add_ln112_4" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 107 'select' 'select_ln107' <Predicate = (or_ln107 & !icmp_ln57)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_5)   --->   "%select_ln107_4 = select i1 %and_ln107, i5 %add_ln112, i5 0" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 108 'select' 'select_ln107_4' <Predicate = (!or_ln107 & !icmp_ln57)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node scalauto)   --->   "%or_ln107_3 = or i1 %and_ln107, i1 %icmp_ln107" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 109 'or' 'or_ln107_3' <Predicate = (!icmp_ln57)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln107_5 = select i1 %or_ln107, i5 %select_ln107, i5 %select_ln107_4" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 110 'select' 'select_ln107_5' <Predicate = (!icmp_ln57)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node scalauto)   --->   "%zext_ln107 = zext i5 %select_ln107_5" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 111 'zext' 'zext_ln107' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node scalauto)   --->   "%or_ln107_4 = or i1 %or_ln107, i1 %or_ln107_3" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 112 'or' 'or_ln107_4' <Predicate = (!icmp_ln57)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node scalauto)   --->   "%select_ln107_6 = select i1 %or_ln107_4, i6 %zext_ln107, i6 %sext_ln107" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 113 'select' 'select_ln107_6' <Predicate = (!icmp_ln57)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.70ns) (out node of the LUT)   --->   "%scalauto = sub i6 4, i6 %select_ln107_6" [data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 114 'sub' 'scalauto' <Predicate = (!icmp_ln57)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.29ns)   --->   "%scalauto_2 = select i1 %icmp_ln57, i6 0, i6 %scalauto" [data/benchmarks/gsm/gsm_lpc.c:57]   --->   Operation 115 'select' 'scalauto_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.70ns)   --->   "%icmp_ln62 = icmp_sgt  i6 %scalauto_2, i6 0" [data/benchmarks/gsm/gsm_lpc.c:62]   --->   Operation 116 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.70ns)   --->   "%add_ln62 = add i6 %scalauto_2, i6 63" [data/benchmarks/gsm/gsm_lpc.c:62]   --->   Operation 117 'add' 'add_ln62' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln62, i32 2, i32 5" [data/benchmarks/gsm/gsm_lpc.c:62]   --->   Operation 118 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.70ns)   --->   "%icmp_ln62_1 = icmp_eq  i4 %tmp_31, i4 0" [data/benchmarks/gsm/gsm_lpc.c:62]   --->   Operation 119 'icmp' 'icmp_ln62_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62_1, void %if.end32, void %Autocorrelation_label1" [data/benchmarks/gsm/gsm_lpc.c:62]   --->   Operation 120 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%k_2 = alloca i32 1" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 121 'alloca' 'k_2' <Predicate = (icmp_ln62_1)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%empty = trunc i6 %add_ln62" [data/benchmarks/gsm/gsm_lpc.c:62]   --->   Operation 122 'trunc' 'empty' <Predicate = (icmp_ln62_1)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%sub24_cast = zext i2 %empty" [data/benchmarks/gsm/gsm_lpc.c:62]   --->   Operation 123 'zext' 'sub24_cast' <Predicate = (icmp_ln62_1)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.82ns)   --->   "%b_assign = lshr i15 16384, i15 %sub24_cast" [data/benchmarks/gsm/gsm_lpc.c:62]   --->   Operation 124 'lshr' 'b_assign' <Predicate = (icmp_ln62_1)> <Delay = 0.82> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i15 %b_assign" [data/benchmarks/gsm/gsm_lpc.c:65]   --->   Operation 125 'zext' 'zext_ln65' <Predicate = (icmp_ln62_1)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.38ns)   --->   "%store_ln39 = store i8 0, i8 %k_2" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 126 'store' 'store_ln39' <Predicate = (icmp_ln62_1)> <Delay = 0.38>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln65 = br void %for.inc29" [data/benchmarks/gsm/gsm_lpc.c:65]   --->   Operation 127 'br' 'br_ln65' <Predicate = (icmp_ln62_1)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.17>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%k_6 = load i8 %k_2" [data/benchmarks/gsm/gsm_lpc.c:65]   --->   Operation 128 'load' 'k_6' <Predicate = (icmp_ln62_1)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.70ns)   --->   "%icmp_ln65 = icmp_eq  i8 %k_6, i8 160" [data/benchmarks/gsm/gsm_lpc.c:65]   --->   Operation 129 'icmp' 'icmp_ln65' <Predicate = (icmp_ln62_1)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.70ns)   --->   "%add_ln65 = add i8 %k_6, i8 1" [data/benchmarks/gsm/gsm_lpc.c:65]   --->   Operation 130 'add' 'add_ln65' <Predicate = (icmp_ln62_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %for.inc29.split_ifconv, void %if.end32.loopexit" [data/benchmarks/gsm/gsm_lpc.c:65]   --->   Operation 131 'br' 'br_ln65' <Predicate = (icmp_ln62_1)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i8 %k_6" [data/benchmarks/gsm/gsm_lpc.c:65]   --->   Operation 132 'zext' 'zext_ln65_1' <Predicate = (icmp_ln62_1 & !icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%indata_addr_1 = getelementptr i16 %indata, i64 0, i64 %zext_ln65_1" [data/benchmarks/gsm/gsm_lpc.c:67]   --->   Operation 133 'getelementptr' 'indata_addr_1' <Predicate = (icmp_ln62_1 & !icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 134 [2/2] (1.17ns)   --->   "%indata_load_10 = load i8 %indata_addr_1" [data/benchmarks/gsm/gsm_lpc.c:67]   --->   Operation 134 'load' 'indata_load_10' <Predicate = (icmp_ln62_1 & !icmp_ln65)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_5 : Operation 135 [1/1] (0.38ns)   --->   "%store_ln39 = store i8 %add_ln65, i8 %k_2" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 135 'store' 'store_ln39' <Predicate = (icmp_ln62_1 & !icmp_ln65)> <Delay = 0.38>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end32"   --->   Operation 136 'br' 'br_ln0' <Predicate = (icmp_ln62_1 & icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%k_3 = alloca i32 1" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 137 'alloca' 'k_3' <Predicate = (icmp_ln65) | (!icmp_ln62_1)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%indata_addr_2 = getelementptr i16 %indata, i64 0, i64 0" [data/benchmarks/gsm/gsm_lpc.c:73]   --->   Operation 138 'getelementptr' 'indata_addr_2' <Predicate = (icmp_ln65) | (!icmp_ln62_1)> <Delay = 0.00>
ST_5 : Operation 139 [2/2] (1.17ns)   --->   "%sl = load i8 %indata_addr_2" [data/benchmarks/gsm/gsm_lpc.c:73]   --->   Operation 139 'load' 'sl' <Predicate = (icmp_ln65) | (!icmp_ln62_1)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_5 : Operation 140 [1/1] (0.38ns)   --->   "%store_ln39 = store i5 8, i5 %k_3" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 140 'store' 'store_ln39' <Predicate = (icmp_ln65) | (!icmp_ln62_1)> <Delay = 0.38>

State 6 <SV = 4> <Delay = 2.17>
ST_6 : Operation 141 [1/2] (1.17ns)   --->   "%indata_load_10 = load i8 %indata_addr_1" [data/benchmarks/gsm/gsm_lpc.c:67]   --->   Operation 141 'load' 'indata_load_10' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln59 = sext i16 %indata_load_10" [data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:67]   --->   Operation 142 'sext' 'sext_ln59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [3/3] (0.99ns) (grouped into DSP with root node prod)   --->   "%mul_ln59 = mul i31 %sext_ln59, i31 %zext_ln65" [data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:67]   --->   Operation 143 'mul' 'mul_ln59' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 5> <Delay = 0.99>
ST_7 : Operation 144 [2/3] (0.99ns) (grouped into DSP with root node prod)   --->   "%mul_ln59 = mul i31 %sext_ln59, i31 %zext_ln65" [data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:67]   --->   Operation 144 'mul' 'mul_ln59' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 6> <Delay = 0.64>
ST_8 : Operation 145 [1/3] (0.00ns) (grouped into DSP with root node prod)   --->   "%mul_ln59 = mul i31 %sext_ln59, i31 %zext_ln65" [data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:67]   --->   Operation 145 'mul' 'mul_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 146 [2/2] (0.64ns) (root node of the DSP)   --->   "%prod = add i31 %mul_ln59, i31 16384" [data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:67]   --->   Operation 146 'add' 'prod' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 7> <Delay = 1.82>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%speclooptripcount_ln66 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160" [data/benchmarks/gsm/gsm_lpc.c:66]   --->   Operation 147 'speclooptripcount' 'speclooptripcount_ln66' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [data/benchmarks/gsm/gsm_lpc.c:68]   --->   Operation 148 'specloopname' 'specloopname_ln68' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [1/2] (0.64ns) (root node of the DSP)   --->   "%prod = add i31 %mul_ln59, i31 16384" [data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:67]   --->   Operation 149 'add' 'prod' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %prod, i32 15, i32 30" [data/benchmarks/gsm/gsm_add.c:61->data/benchmarks/gsm/gsm_lpc.c:67]   --->   Operation 150 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (1.17ns)   --->   "%store_ln67 = store i16 %trunc_ln1, i8 %indata_addr_1" [data/benchmarks/gsm/gsm_lpc.c:67]   --->   Operation 151 'store' 'store_ln67' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln65 = br void %for.inc29" [data/benchmarks/gsm/gsm_lpc.c:65]   --->   Operation 152 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>

State 10 <SV = 4> <Delay = 1.17>
ST_10 : Operation 153 [1/2] (1.17ns)   --->   "%sl = load i8 %indata_addr_2" [data/benchmarks/gsm/gsm_lpc.c:73]   --->   Operation 153 'load' 'sl' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln79 = br void %for.inc38" [data/benchmarks/gsm/gsm_lpc.c:79]   --->   Operation 154 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>

State 11 <SV = 5> <Delay = 1.17>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%k_7 = load i5 %k_3" [data/benchmarks/gsm/gsm_lpc.c:79]   --->   Operation 155 'load' 'k_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %k_7, i32 4" [data/benchmarks/gsm/gsm_lpc.c:79]   --->   Operation 156 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %tmp_33, void %for.inc38.split, void %for.end39" [data/benchmarks/gsm/gsm_lpc.c:79]   --->   Operation 157 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i5 %k_7" [data/benchmarks/gsm/gsm_lpc.c:79]   --->   Operation 158 'zext' 'zext_ln79' <Predicate = (!tmp_33)> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%speclooptripcount_ln80 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [data/benchmarks/gsm/gsm_lpc.c:80]   --->   Operation 159 'speclooptripcount' 'speclooptripcount_ln80' <Predicate = (!tmp_33)> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [data/benchmarks/gsm/gsm_lpc.c:82]   --->   Operation 160 'specloopname' 'specloopname_ln82' <Predicate = (!tmp_33)> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%L_ACF_addr_2 = getelementptr i64 %L_ACF, i64 0, i64 %zext_ln79" [data/benchmarks/gsm/gsm_lpc.c:81]   --->   Operation 161 'getelementptr' 'L_ACF_addr_2' <Predicate = (!tmp_33)> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.71ns)   --->   "%store_ln81 = store i64 0, i4 %L_ACF_addr_2" [data/benchmarks/gsm/gsm_lpc.c:81]   --->   Operation 162 'store' 'store_ln81' <Predicate = (!tmp_33)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_11 : Operation 163 [1/1] (0.70ns)   --->   "%add_ln79 = add i5 %k_7, i5 31" [data/benchmarks/gsm/gsm_lpc.c:79]   --->   Operation 163 'add' 'add_ln79' <Predicate = (!tmp_33)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [1/1] (0.38ns)   --->   "%store_ln39 = store i5 %add_ln79, i5 %k_3" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 164 'store' 'store_ln39' <Predicate = (!tmp_33)> <Delay = 0.38>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln79 = br void %for.inc38" [data/benchmarks/gsm/gsm_lpc.c:79]   --->   Operation 165 'br' 'br_ln79' <Predicate = (!tmp_33)> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 166 'alloca' 'idx' <Predicate = (tmp_33)> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 167 'alloca' 'i' <Predicate = (tmp_33)> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%empty_81 = alloca i32 1"   --->   Operation 168 'alloca' 'empty_81' <Predicate = (tmp_33)> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%empty_82 = alloca i32 1"   --->   Operation 169 'alloca' 'empty_82' <Predicate = (tmp_33)> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%empty_83 = alloca i32 1"   --->   Operation 170 'alloca' 'empty_83' <Predicate = (tmp_33)> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%empty_84 = alloca i32 1"   --->   Operation 171 'alloca' 'empty_84' <Predicate = (tmp_33)> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%empty_85 = alloca i32 1"   --->   Operation 172 'alloca' 'empty_85' <Predicate = (tmp_33)> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%empty_86 = alloca i32 1"   --->   Operation 173 'alloca' 'empty_86' <Predicate = (tmp_33)> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%empty_87 = alloca i32 1"   --->   Operation 174 'alloca' 'empty_87' <Predicate = (tmp_33)> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%empty_88 = alloca i32 1"   --->   Operation 175 'alloca' 'empty_88' <Predicate = (tmp_33)> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%empty_89 = alloca i32 1"   --->   Operation 176 'alloca' 'empty_89' <Predicate = (tmp_33)> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%indata_addr_4 = getelementptr i16 %indata, i64 0, i64 2" [data/benchmarks/gsm/gsm_lpc.c:88]   --->   Operation 177 'getelementptr' 'indata_addr_4' <Predicate = (tmp_33)> <Delay = 0.00>
ST_11 : Operation 178 [2/2] (1.17ns)   --->   "%sl_2 = load i8 %indata_addr_4" [data/benchmarks/gsm/gsm_lpc.c:88]   --->   Operation 178 'load' 'sl_2' <Predicate = (tmp_33)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%indata_addr_5 = getelementptr i16 %indata, i64 0, i64 3" [data/benchmarks/gsm/gsm_lpc.c:92]   --->   Operation 179 'getelementptr' 'indata_addr_5' <Predicate = (tmp_33)> <Delay = 0.00>
ST_11 : Operation 180 [2/2] (1.17ns)   --->   "%sl_3 = load i8 %indata_addr_5" [data/benchmarks/gsm/gsm_lpc.c:92]   --->   Operation 180 'load' 'sl_3' <Predicate = (tmp_33)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_11 : Operation 181 [1/1] (0.38ns)   --->   "%store_ln39 = store i8 8, i8 %i" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 181 'store' 'store_ln39' <Predicate = (tmp_33)> <Delay = 0.38>
ST_11 : Operation 182 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %idx"   --->   Operation 182 'store' 'store_ln0' <Predicate = (tmp_33)> <Delay = 0.38>

State 12 <SV = 6> <Delay = 1.17>
ST_12 : Operation 183 [1/2] (1.17ns)   --->   "%sl_2 = load i8 %indata_addr_4" [data/benchmarks/gsm/gsm_lpc.c:88]   --->   Operation 183 'load' 'sl_2' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_12 : Operation 184 [1/2] (1.17ns)   --->   "%sl_3 = load i8 %indata_addr_5" [data/benchmarks/gsm/gsm_lpc.c:92]   --->   Operation 184 'load' 'sl_3' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%indata_addr_6 = getelementptr i16 %indata, i64 0, i64 4" [data/benchmarks/gsm/gsm_lpc.c:97]   --->   Operation 185 'getelementptr' 'indata_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 186 [2/2] (1.17ns)   --->   "%sl_4 = load i8 %indata_addr_6" [data/benchmarks/gsm/gsm_lpc.c:97]   --->   Operation 186 'load' 'sl_4' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%indata_addr_7 = getelementptr i16 %indata, i64 0, i64 5" [data/benchmarks/gsm/gsm_lpc.c:103]   --->   Operation 187 'getelementptr' 'indata_addr_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 188 [2/2] (1.17ns)   --->   "%sl_5 = load i8 %indata_addr_7" [data/benchmarks/gsm/gsm_lpc.c:103]   --->   Operation 188 'load' 'sl_5' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>

State 13 <SV = 7> <Delay = 1.17>
ST_13 : Operation 189 [2/2] (0.71ns)   --->   "%L_ACF_load = load i4 %L_ACF_addr" [data/benchmarks/gsm/gsm_lpc.c:84]   --->   Operation 189 'load' 'L_ACF_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_13 : Operation 190 [1/2] (1.17ns)   --->   "%sl_4 = load i8 %indata_addr_6" [data/benchmarks/gsm/gsm_lpc.c:97]   --->   Operation 190 'load' 'sl_4' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_13 : Operation 191 [1/2] (1.17ns)   --->   "%sl_5 = load i8 %indata_addr_7" [data/benchmarks/gsm/gsm_lpc.c:103]   --->   Operation 191 'load' 'sl_5' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%indata_addr_8 = getelementptr i16 %indata, i64 0, i64 6" [data/benchmarks/gsm/gsm_lpc.c:110]   --->   Operation 192 'getelementptr' 'indata_addr_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 193 [2/2] (1.17ns)   --->   "%sl_6 = load i8 %indata_addr_8" [data/benchmarks/gsm/gsm_lpc.c:110]   --->   Operation 193 'load' 'sl_6' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "%indata_addr_9 = getelementptr i16 %indata, i64 0, i64 7" [data/benchmarks/gsm/gsm_lpc.c:118]   --->   Operation 194 'getelementptr' 'indata_addr_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 195 [2/2] (1.17ns)   --->   "%sl_7 = load i8 %indata_addr_9" [data/benchmarks/gsm/gsm_lpc.c:118]   --->   Operation 195 'load' 'sl_7' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>

State 14 <SV = 8> <Delay = 4.56>
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln84 = sext i16 %sl" [data/benchmarks/gsm/gsm_lpc.c:84]   --->   Operation 196 'sext' 'sext_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 197 [1/2] (0.71ns)   --->   "%L_ACF_load = load i4 %L_ACF_addr" [data/benchmarks/gsm/gsm_lpc.c:84]   --->   Operation 197 'load' 'L_ACF_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_14 : Operation 198 [1/1] (0.00ns)   --->   "%indata_addr_3 = getelementptr i16 %indata, i64 0, i64 1" [data/benchmarks/gsm/gsm_lpc.c:85]   --->   Operation 198 'getelementptr' 'indata_addr_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 199 [2/2] (1.17ns)   --->   "%sl_1 = load i8 %indata_addr_3" [data/benchmarks/gsm/gsm_lpc.c:85]   --->   Operation 199 'load' 'sl_1' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_14 : Operation 200 [1/1] (0.00ns)   --->   "%L_ACF_addr_3 = getelementptr i64 %L_ACF, i64 0, i64 1" [data/benchmarks/gsm/gsm_lpc.c:87]   --->   Operation 200 'getelementptr' 'L_ACF_addr_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 201 [2/2] (0.71ns)   --->   "%L_ACF_load_1 = load i4 %L_ACF_addr_3" [data/benchmarks/gsm/gsm_lpc.c:87]   --->   Operation 201 'load' 'L_ACF_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_14 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln89 = sext i16 %sl_2" [data/benchmarks/gsm/gsm_lpc.c:89]   --->   Operation 202 'sext' 'sext_ln89' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln89_1 = sext i16 %sl_2" [data/benchmarks/gsm/gsm_lpc.c:89]   --->   Operation 203 'sext' 'sext_ln89_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 204 [1/1] (0.00ns)   --->   "%L_ACF_addr_4 = getelementptr i64 %L_ACF, i64 0, i64 2" [data/benchmarks/gsm/gsm_lpc.c:91]   --->   Operation 204 'getelementptr' 'L_ACF_addr_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 205 [2/2] (0.71ns)   --->   "%L_ACF_load_2 = load i4 %L_ACF_addr_4" [data/benchmarks/gsm/gsm_lpc.c:91]   --->   Operation 205 'load' 'L_ACF_load_2' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_14 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln93 = sext i16 %sl_3" [data/benchmarks/gsm/gsm_lpc.c:93]   --->   Operation 206 'sext' 'sext_ln93' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln93_1 = sext i16 %sl_3" [data/benchmarks/gsm/gsm_lpc.c:93]   --->   Operation 207 'sext' 'sext_ln93_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln98 = sext i16 %sl_4" [data/benchmarks/gsm/gsm_lpc.c:98]   --->   Operation 208 'sext' 'sext_ln98' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln98_1 = sext i16 %sl_4" [data/benchmarks/gsm/gsm_lpc.c:98]   --->   Operation 209 'sext' 'sext_ln98_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln104_1 = sext i16 %sl_5" [data/benchmarks/gsm/gsm_lpc.c:104]   --->   Operation 210 'sext' 'sext_ln104_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 211 [1/2] (1.17ns)   --->   "%sl_6 = load i8 %indata_addr_8" [data/benchmarks/gsm/gsm_lpc.c:110]   --->   Operation 211 'load' 'sl_6' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_14 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln111 = sext i16 %sl_6" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 212 'sext' 'sext_ln111' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 213 [1/1] (1.69ns) (grouped into DSP with root node add_ln120_2)   --->   "%tmp = add i17 %sext_ln111, i17 %sext_ln98_1" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 213 'add' 'tmp' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 214 [1/1] (0.00ns) (grouped into DSP with root node add_ln120_2)   --->   "%tmp_cast = sext i17 %tmp" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 214 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 215 [3/3] (0.99ns) (grouped into DSP with root node add_ln120_2)   --->   "%tmp18 = mul i33 %tmp_cast, i33 %sext_ln104_1" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 215 'mul' 'tmp18' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 216 [1/1] (1.69ns) (grouped into DSP with root node add_ln121_2)   --->   "%tmp23 = add i17 %sext_ln111, i17 %sext_ln89" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 216 'add' 'tmp23' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 217 [1/1] (0.00ns) (grouped into DSP with root node add_ln121_2)   --->   "%tmp23_cast = sext i17 %tmp23" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 217 'sext' 'tmp23_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 218 [3/3] (0.99ns) (grouped into DSP with root node add_ln121_2)   --->   "%tmp24 = mul i33 %tmp23_cast, i33 %sext_ln98" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 218 'mul' 'tmp24' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 219 [1/1] (2.39ns) (grouped into DSP with root node tmp28)   --->   "%tmp27 = add i17 %sext_ln111, i17 %sext_ln84" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 219 'add' 'tmp27' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 220 [1/1] (0.00ns) (grouped into DSP with root node tmp28)   --->   "%tmp27_cast = sext i17 %tmp27" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 220 'sext' 'tmp27_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 221 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp28 = mul i33 %tmp27_cast, i33 %sext_ln93" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 221 'mul' 'tmp28' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 222 [1/2] (1.17ns)   --->   "%sl_7 = load i8 %indata_addr_9" [data/benchmarks/gsm/gsm_lpc.c:118]   --->   Operation 222 'load' 'sl_7' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_14 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln119_1 = sext i16 %sl_7" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 223 'sext' 'sext_ln119_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 224 [3/3] (0.99ns) (grouped into DSP with root node add_ln119_5)   --->   "%mul_ln119 = mul i32 %sext_ln119_1, i32 %sext_ln119_1" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 224 'mul' 'mul_ln119' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 225 [3/3] (0.99ns) (grouped into DSP with root node add_ln123_2)   --->   "%mul_ln123 = mul i32 %sext_ln119_1, i32 %sext_ln93_1" [data/benchmarks/gsm/gsm_lpc.c:123]   --->   Operation 225 'mul' 'mul_ln123' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 226 [3/3] (0.99ns) (grouped into DSP with root node add_ln124_2)   --->   "%mul_ln124 = mul i32 %sext_ln119_1, i32 %sext_ln89_1" [data/benchmarks/gsm/gsm_lpc.c:124]   --->   Operation 226 'mul' 'mul_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 9> <Delay = 3.86>
ST_15 : Operation 227 [1/2] (1.17ns)   --->   "%sl_1 = load i8 %indata_addr_3" [data/benchmarks/gsm/gsm_lpc.c:85]   --->   Operation 227 'load' 'sl_1' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_15 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i16 %sl_1" [data/benchmarks/gsm/gsm_lpc.c:86]   --->   Operation 228 'sext' 'sext_ln86' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln86_1 = sext i16 %sl_1" [data/benchmarks/gsm/gsm_lpc.c:86]   --->   Operation 229 'sext' 'sext_ln86_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln86_2 = sext i16 %sl_1" [data/benchmarks/gsm/gsm_lpc.c:86]   --->   Operation 230 'sext' 'sext_ln86_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 231 [1/2] (0.71ns)   --->   "%L_ACF_load_1 = load i4 %L_ACF_addr_3" [data/benchmarks/gsm/gsm_lpc.c:87]   --->   Operation 231 'load' 'L_ACF_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_15 : Operation 232 [3/3] (0.99ns) (grouped into DSP with root node add_ln119_2)   --->   "%mul_ln89 = mul i32 %sext_ln89_1, i32 %sext_ln89_1" [data/benchmarks/gsm/gsm_lpc.c:89]   --->   Operation 232 'mul' 'mul_ln89' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 233 [1/2] (0.71ns)   --->   "%L_ACF_load_2 = load i4 %L_ACF_addr_4" [data/benchmarks/gsm/gsm_lpc.c:91]   --->   Operation 233 'load' 'L_ACF_load_2' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_15 : Operation 234 [1/1] (0.00ns)   --->   "%L_ACF_addr_5 = getelementptr i64 %L_ACF, i64 0, i64 3" [data/benchmarks/gsm/gsm_lpc.c:96]   --->   Operation 234 'getelementptr' 'L_ACF_addr_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 235 [2/2] (0.71ns)   --->   "%L_ACF_load_3 = load i4 %L_ACF_addr_5" [data/benchmarks/gsm/gsm_lpc.c:96]   --->   Operation 235 'load' 'L_ACF_load_3' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_15 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln98_2 = sext i16 %sl_4" [data/benchmarks/gsm/gsm_lpc.c:98]   --->   Operation 236 'sext' 'sext_ln98_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 237 [3/3] (0.99ns) (grouped into DSP with root node add_ln119_4)   --->   "%mul_ln98 = mul i32 %sext_ln98_2, i32 %sext_ln98_2" [data/benchmarks/gsm/gsm_lpc.c:98]   --->   Operation 237 'mul' 'mul_ln98' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 238 [1/1] (0.00ns)   --->   "%L_ACF_addr_6 = getelementptr i64 %L_ACF, i64 0, i64 4" [data/benchmarks/gsm/gsm_lpc.c:102]   --->   Operation 238 'getelementptr' 'L_ACF_addr_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 239 [2/2] (0.71ns)   --->   "%L_ACF_load_4 = load i4 %L_ACF_addr_6" [data/benchmarks/gsm/gsm_lpc.c:102]   --->   Operation 239 'load' 'L_ACF_load_4' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_15 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln104 = sext i16 %sl_5" [data/benchmarks/gsm/gsm_lpc.c:104]   --->   Operation 240 'sext' 'sext_ln104' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln104_2 = sext i16 %sl_5" [data/benchmarks/gsm/gsm_lpc.c:104]   --->   Operation 241 'sext' 'sext_ln104_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 242 [3/3] (0.99ns) (grouped into DSP with root node add_ln119_6)   --->   "%mul_ln104 = mul i32 %sext_ln104_2, i32 %sext_ln104_2" [data/benchmarks/gsm/gsm_lpc.c:104]   --->   Operation 242 'mul' 'mul_ln104' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 243 [3/3] (0.99ns) (grouped into DSP with root node add_ln123_3)   --->   "%mul_ln108 = mul i32 %sext_ln104_2, i32 %sext_ln86_2" [data/benchmarks/gsm/gsm_lpc.c:108]   --->   Operation 243 'mul' 'mul_ln108' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 244 [2/3] (0.99ns) (grouped into DSP with root node add_ln120_2)   --->   "%tmp18 = mul i33 %tmp_cast, i33 %sext_ln104_1" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 244 'mul' 'tmp18' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 245 [1/1] (1.69ns) (grouped into DSP with root node add_ln120_3)   --->   "%tmp19 = add i17 %sext_ln98_1, i17 %sext_ln89" [data/benchmarks/gsm/gsm_lpc.c:98]   --->   Operation 245 'add' 'tmp19' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 246 [1/1] (0.00ns) (grouped into DSP with root node add_ln120_3)   --->   "%tmp19_cast = sext i17 %tmp19" [data/benchmarks/gsm/gsm_lpc.c:98]   --->   Operation 246 'sext' 'tmp19_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 247 [3/3] (0.99ns) (grouped into DSP with root node add_ln120_3)   --->   "%tmp20 = mul i33 %tmp19_cast, i33 %sext_ln93" [data/benchmarks/gsm/gsm_lpc.c:98]   --->   Operation 247 'mul' 'tmp20' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 248 [1/1] (2.39ns) (grouped into DSP with root node tmp22)   --->   "%tmp21 = add i17 %sext_ln89, i17 %sext_ln84" [data/benchmarks/gsm/gsm_lpc.c:89]   --->   Operation 248 'add' 'tmp21' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 249 [1/1] (0.00ns) (grouped into DSP with root node tmp22)   --->   "%tmp21_cast = sext i17 %tmp21" [data/benchmarks/gsm/gsm_lpc.c:89]   --->   Operation 249 'sext' 'tmp21_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 250 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp22 = mul i33 %tmp21_cast, i33 %sext_ln86_1" [data/benchmarks/gsm/gsm_lpc.c:89]   --->   Operation 250 'mul' 'tmp22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 251 [2/3] (0.99ns) (grouped into DSP with root node add_ln121_2)   --->   "%tmp24 = mul i33 %tmp23_cast, i33 %sext_ln98" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 251 'mul' 'tmp24' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 252 [1/1] (1.69ns) (grouped into DSP with root node add_ln121_3)   --->   "%tmp25 = add i17 %sext_ln104, i17 %sext_ln86" [data/benchmarks/gsm/gsm_lpc.c:104]   --->   Operation 252 'add' 'tmp25' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 253 [1/1] (0.00ns) (grouped into DSP with root node add_ln121_3)   --->   "%tmp25_cast = sext i17 %tmp25" [data/benchmarks/gsm/gsm_lpc.c:104]   --->   Operation 253 'sext' 'tmp25_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 254 [3/3] (0.99ns) (grouped into DSP with root node add_ln121_3)   --->   "%tmp26 = mul i33 %tmp25_cast, i33 %sext_ln93" [data/benchmarks/gsm/gsm_lpc.c:104]   --->   Operation 254 'mul' 'tmp26' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 255 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp28 = mul i33 %tmp27_cast, i33 %sext_ln93" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 255 'mul' 'tmp28' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln119 = sext i16 %sl_7" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 256 'sext' 'sext_ln119' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 257 [2/3] (0.99ns) (grouped into DSP with root node add_ln119_5)   --->   "%mul_ln119 = mul i32 %sext_ln119_1, i32 %sext_ln119_1" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 257 'mul' 'mul_ln119' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 258 [1/1] (1.69ns) (grouped into DSP with root node add_ln122_2)   --->   "%tmp29 = add i17 %sext_ln119, i17 %sext_ln86" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 258 'add' 'tmp29' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 259 [1/1] (0.00ns) (grouped into DSP with root node add_ln122_2)   --->   "%tmp29_cast = sext i17 %tmp29" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 259 'sext' 'tmp29_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 260 [3/3] (0.99ns) (grouped into DSP with root node add_ln122_2)   --->   "%tmp30 = mul i33 %tmp29_cast, i33 %sext_ln98" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 260 'mul' 'tmp30' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 261 [2/3] (0.99ns) (grouped into DSP with root node add_ln123_2)   --->   "%mul_ln123 = mul i32 %sext_ln119_1, i32 %sext_ln93_1" [data/benchmarks/gsm/gsm_lpc.c:123]   --->   Operation 261 'mul' 'mul_ln123' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 262 [2/3] (0.99ns) (grouped into DSP with root node add_ln124_2)   --->   "%mul_ln124 = mul i32 %sext_ln119_1, i32 %sext_ln89_1" [data/benchmarks/gsm/gsm_lpc.c:124]   --->   Operation 262 'mul' 'mul_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 263 [3/3] (0.99ns) (grouped into DSP with root node add_ln125_1)   --->   "%mul_ln125 = mul i32 %sext_ln119_1, i32 %sext_ln86_2" [data/benchmarks/gsm/gsm_lpc.c:125]   --->   Operation 263 'mul' 'mul_ln125' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 10> <Delay = 2.58>
ST_16 : Operation 264 [2/3] (0.99ns) (grouped into DSP with root node add_ln119_2)   --->   "%mul_ln89 = mul i32 %sext_ln89_1, i32 %sext_ln89_1" [data/benchmarks/gsm/gsm_lpc.c:89]   --->   Operation 264 'mul' 'mul_ln89' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 265 [1/2] (0.71ns)   --->   "%L_ACF_load_3 = load i4 %L_ACF_addr_5" [data/benchmarks/gsm/gsm_lpc.c:96]   --->   Operation 265 'load' 'L_ACF_load_3' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_16 : Operation 266 [2/3] (0.99ns) (grouped into DSP with root node add_ln119_4)   --->   "%mul_ln98 = mul i32 %sext_ln98_2, i32 %sext_ln98_2" [data/benchmarks/gsm/gsm_lpc.c:98]   --->   Operation 266 'mul' 'mul_ln98' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 267 [1/2] (0.71ns)   --->   "%L_ACF_load_4 = load i4 %L_ACF_addr_6" [data/benchmarks/gsm/gsm_lpc.c:102]   --->   Operation 267 'load' 'L_ACF_load_4' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_16 : Operation 268 [2/3] (0.99ns) (grouped into DSP with root node add_ln119_6)   --->   "%mul_ln104 = mul i32 %sext_ln104_2, i32 %sext_ln104_2" [data/benchmarks/gsm/gsm_lpc.c:104]   --->   Operation 268 'mul' 'mul_ln104' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 269 [2/3] (0.99ns) (grouped into DSP with root node add_ln123_3)   --->   "%mul_ln108 = mul i32 %sext_ln104_2, i32 %sext_ln86_2" [data/benchmarks/gsm/gsm_lpc.c:108]   --->   Operation 269 'mul' 'mul_ln108' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 270 [1/1] (0.00ns)   --->   "%L_ACF_addr_7 = getelementptr i64 %L_ACF, i64 0, i64 5" [data/benchmarks/gsm/gsm_lpc.c:109]   --->   Operation 270 'getelementptr' 'L_ACF_addr_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 271 [2/2] (0.71ns)   --->   "%L_ACF_load_5 = load i4 %L_ACF_addr_7" [data/benchmarks/gsm/gsm_lpc.c:109]   --->   Operation 271 'load' 'L_ACF_load_5' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_16 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln111_1 = sext i16 %sl_6" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 272 'sext' 'sext_ln111_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 273 [1/1] (1.94ns)   --->   "%mul_ln111 = mul i32 %sext_ln111_1, i32 %sext_ln111_1" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 273 'mul' 'mul_ln111' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 274 [1/1] (0.00ns)   --->   "%mul_ln111_cast = sext i32 %mul_ln111" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 274 'sext' 'mul_ln111_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 275 [1/3] (0.00ns) (grouped into DSP with root node add_ln120_2)   --->   "%tmp18 = mul i33 %tmp_cast, i33 %sext_ln104_1" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 275 'mul' 'tmp18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 276 [2/3] (0.99ns) (grouped into DSP with root node add_ln120_3)   --->   "%tmp20 = mul i33 %tmp19_cast, i33 %sext_ln93" [data/benchmarks/gsm/gsm_lpc.c:98]   --->   Operation 276 'mul' 'tmp20' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 277 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp22 = mul i33 %tmp21_cast, i33 %sext_ln86_1" [data/benchmarks/gsm/gsm_lpc.c:89]   --->   Operation 277 'mul' 'tmp22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 278 [1/3] (0.00ns) (grouped into DSP with root node add_ln121_2)   --->   "%tmp24 = mul i33 %tmp23_cast, i33 %sext_ln98" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 278 'mul' 'tmp24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 279 [2/3] (0.99ns) (grouped into DSP with root node add_ln121_3)   --->   "%tmp26 = mul i33 %tmp25_cast, i33 %sext_ln93" [data/benchmarks/gsm/gsm_lpc.c:104]   --->   Operation 279 'mul' 'tmp26' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 280 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp28 = mul i33 %tmp27_cast, i33 %sext_ln93" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 280 'mul' 'tmp28' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 281 [1/1] (1.94ns)   --->   "%mul_ln115 = mul i32 %sext_ln111_1, i32 %sext_ln89_1" [data/benchmarks/gsm/gsm_lpc.c:115]   --->   Operation 281 'mul' 'mul_ln115' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln116 = sext i32 %mul_ln115" [data/benchmarks/gsm/gsm_lpc.c:116]   --->   Operation 282 'sext' 'sext_ln116' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 283 [1/1] (1.94ns)   --->   "%mul_ln116 = mul i32 %sext_ln111_1, i32 %sext_ln86_2" [data/benchmarks/gsm/gsm_lpc.c:116]   --->   Operation 283 'mul' 'mul_ln116' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln117 = sext i32 %mul_ln116" [data/benchmarks/gsm/gsm_lpc.c:117]   --->   Operation 284 'sext' 'sext_ln117' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 285 [1/1] (0.00ns)   --->   "%L_ACF_addr_8 = getelementptr i64 %L_ACF, i64 0, i64 6" [data/benchmarks/gsm/gsm_lpc.c:117]   --->   Operation 285 'getelementptr' 'L_ACF_addr_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 286 [2/2] (0.71ns)   --->   "%L_ACF_load_6 = load i4 %L_ACF_addr_8" [data/benchmarks/gsm/gsm_lpc.c:117]   --->   Operation 286 'load' 'L_ACF_load_6' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_16 : Operation 287 [1/3] (0.00ns) (grouped into DSP with root node add_ln119_5)   --->   "%mul_ln119 = mul i32 %sext_ln119_1, i32 %sext_ln119_1" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 287 'mul' 'mul_ln119' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 288 [1/1] (0.00ns) (grouped into DSP with root node add_ln119_5)   --->   "%sext_ln119_2 = sext i32 %mul_ln119" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 288 'sext' 'sext_ln119_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 289 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln119_5 = add i33 %mul_ln111_cast, i33 %sext_ln119_2" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 289 'add' 'add_ln119_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 290 [1/1] (1.94ns)   --->   "%mul_ln120 = mul i32 %sext_ln119_1, i32 %sext_ln111_1" [data/benchmarks/gsm/gsm_lpc.c:120]   --->   Operation 290 'mul' 'mul_ln120' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln120 = sext i32 %mul_ln120" [data/benchmarks/gsm/gsm_lpc.c:120]   --->   Operation 291 'sext' 'sext_ln120' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 292 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln120_2 = add i33 %tmp18, i33 %sext_ln120" [data/benchmarks/gsm/gsm_lpc.c:120]   --->   Operation 292 'add' 'add_ln120_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 293 [1/1] (1.94ns)   --->   "%mul_ln121 = mul i32 %sext_ln119_1, i32 %sext_ln104_2" [data/benchmarks/gsm/gsm_lpc.c:121]   --->   Operation 293 'mul' 'mul_ln121' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln121 = sext i32 %mul_ln121" [data/benchmarks/gsm/gsm_lpc.c:121]   --->   Operation 294 'sext' 'sext_ln121' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 295 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln121_2 = add i33 %tmp24, i33 %sext_ln121" [data/benchmarks/gsm/gsm_lpc.c:121]   --->   Operation 295 'add' 'add_ln121_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 296 [2/3] (0.99ns) (grouped into DSP with root node add_ln122_2)   --->   "%tmp30 = mul i33 %tmp29_cast, i33 %sext_ln98" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 296 'mul' 'tmp30' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 297 [1/3] (0.00ns) (grouped into DSP with root node add_ln123_2)   --->   "%mul_ln123 = mul i32 %sext_ln119_1, i32 %sext_ln93_1" [data/benchmarks/gsm/gsm_lpc.c:123]   --->   Operation 297 'mul' 'mul_ln123' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 298 [1/1] (0.00ns) (grouped into DSP with root node add_ln123_2)   --->   "%sext_ln123 = sext i32 %mul_ln123" [data/benchmarks/gsm/gsm_lpc.c:123]   --->   Operation 298 'sext' 'sext_ln123' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 299 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln123_2 = add i33 %sext_ln116, i33 %sext_ln123" [data/benchmarks/gsm/gsm_lpc.c:123]   --->   Operation 299 'add' 'add_ln123_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 300 [1/3] (0.00ns) (grouped into DSP with root node add_ln124_2)   --->   "%mul_ln124 = mul i32 %sext_ln119_1, i32 %sext_ln89_1" [data/benchmarks/gsm/gsm_lpc.c:124]   --->   Operation 300 'mul' 'mul_ln124' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 301 [1/1] (0.00ns) (grouped into DSP with root node add_ln124_2)   --->   "%sext_ln124 = sext i32 %mul_ln124" [data/benchmarks/gsm/gsm_lpc.c:124]   --->   Operation 301 'sext' 'sext_ln124' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 302 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln124_2 = add i33 %sext_ln117, i33 %sext_ln124" [data/benchmarks/gsm/gsm_lpc.c:124]   --->   Operation 302 'add' 'add_ln124_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 303 [2/3] (0.99ns) (grouped into DSP with root node add_ln125_1)   --->   "%mul_ln125 = mul i32 %sext_ln119_1, i32 %sext_ln86_2" [data/benchmarks/gsm/gsm_lpc.c:125]   --->   Operation 303 'mul' 'mul_ln125' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 11> <Delay = 3.17>
ST_17 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln84_1 = sext i16 %sl" [data/benchmarks/gsm/gsm_lpc.c:84]   --->   Operation 304 'sext' 'sext_ln84_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 305 [1/1] (1.94ns)   --->   "%mul_ln84 = mul i32 %sext_ln84_1, i32 %sext_ln84_1" [data/benchmarks/gsm/gsm_lpc.c:84]   --->   Operation 305 'mul' 'mul_ln84' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln84_2 = sext i32 %mul_ln84" [data/benchmarks/gsm/gsm_lpc.c:84]   --->   Operation 306 'sext' 'sext_ln84_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 307 [1/1] (1.94ns)   --->   "%mul_ln86 = mul i32 %sext_ln86_2, i32 %sext_ln86_2" [data/benchmarks/gsm/gsm_lpc.c:86]   --->   Operation 307 'mul' 'mul_ln86' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i32 %mul_ln86" [data/benchmarks/gsm/gsm_lpc.c:87]   --->   Operation 308 'sext' 'sext_ln87' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 309 [1/3] (0.00ns) (grouped into DSP with root node add_ln119_2)   --->   "%mul_ln89 = mul i32 %sext_ln89_1, i32 %sext_ln89_1" [data/benchmarks/gsm/gsm_lpc.c:89]   --->   Operation 309 'mul' 'mul_ln89' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 310 [1/1] (0.00ns) (grouped into DSP with root node add_ln119_2)   --->   "%sext_ln91 = sext i32 %mul_ln89" [data/benchmarks/gsm/gsm_lpc.c:91]   --->   Operation 310 'sext' 'sext_ln91' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 311 [1/1] (1.94ns)   --->   "%mul_ln91 = mul i32 %sext_ln89_1, i32 %sext_ln84_1" [data/benchmarks/gsm/gsm_lpc.c:91]   --->   Operation 311 'mul' 'mul_ln91' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 312 [1/1] (1.94ns)   --->   "%mul_ln93 = mul i32 %sext_ln93_1, i32 %sext_ln93_1" [data/benchmarks/gsm/gsm_lpc.c:93]   --->   Operation 312 'mul' 'mul_ln93' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln96 = sext i32 %mul_ln93" [data/benchmarks/gsm/gsm_lpc.c:96]   --->   Operation 313 'sext' 'sext_ln96' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 314 [1/3] (0.00ns) (grouped into DSP with root node add_ln119_4)   --->   "%mul_ln98 = mul i32 %sext_ln98_2, i32 %sext_ln98_2" [data/benchmarks/gsm/gsm_lpc.c:98]   --->   Operation 314 'mul' 'mul_ln98' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 315 [1/1] (0.00ns) (grouped into DSP with root node add_ln119_4)   --->   "%sext_ln102 = sext i32 %mul_ln98" [data/benchmarks/gsm/gsm_lpc.c:102]   --->   Operation 315 'sext' 'sext_ln102' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 316 [1/1] (1.94ns)   --->   "%mul_ln102 = mul i32 %sext_ln98_2, i32 %sext_ln84_1" [data/benchmarks/gsm/gsm_lpc.c:102]   --->   Operation 316 'mul' 'mul_ln102' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 317 [1/3] (0.00ns) (grouped into DSP with root node add_ln119_6)   --->   "%mul_ln104 = mul i32 %sext_ln104_2, i32 %sext_ln104_2" [data/benchmarks/gsm/gsm_lpc.c:104]   --->   Operation 317 'mul' 'mul_ln104' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 318 [1/1] (0.00ns) (grouped into DSP with root node add_ln119_6)   --->   "%sext_ln107_1 = sext i32 %mul_ln104" [data/benchmarks/gsm/gsm_lpc.c:107]   --->   Operation 318 'sext' 'sext_ln107_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 319 [1/1] (1.94ns)   --->   "%mul_ln107 = mul i32 %sext_ln104_2, i32 %sext_ln89_1" [data/benchmarks/gsm/gsm_lpc.c:107]   --->   Operation 319 'mul' 'mul_ln107' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 320 [1/3] (0.00ns) (grouped into DSP with root node add_ln123_3)   --->   "%mul_ln108 = mul i32 %sext_ln104_2, i32 %sext_ln86_2" [data/benchmarks/gsm/gsm_lpc.c:108]   --->   Operation 320 'mul' 'mul_ln108' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 321 [1/1] (0.00ns) (grouped into DSP with root node add_ln123_3)   --->   "%sext_ln109 = sext i32 %mul_ln108" [data/benchmarks/gsm/gsm_lpc.c:109]   --->   Operation 321 'sext' 'sext_ln109' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 322 [1/1] (1.94ns)   --->   "%mul_ln109 = mul i32 %sext_ln104_2, i32 %sext_ln84_1" [data/benchmarks/gsm/gsm_lpc.c:109]   --->   Operation 322 'mul' 'mul_ln109' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln109_1 = sext i32 %mul_ln109" [data/benchmarks/gsm/gsm_lpc.c:109]   --->   Operation 323 'sext' 'sext_ln109_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 324 [1/2] (0.71ns)   --->   "%L_ACF_load_5 = load i4 %L_ACF_addr_7" [data/benchmarks/gsm/gsm_lpc.c:109]   --->   Operation 324 'load' 'L_ACF_load_5' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_17 : Operation 325 [1/3] (0.00ns) (grouped into DSP with root node add_ln120_3)   --->   "%tmp20 = mul i33 %tmp19_cast, i33 %sext_ln93" [data/benchmarks/gsm/gsm_lpc.c:98]   --->   Operation 325 'mul' 'tmp20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 326 [1/1] (0.00ns) (grouped into DSP with root node add_ln120_3)   --->   "%tmp20_cast = sext i33 %tmp20" [data/benchmarks/gsm/gsm_lpc.c:98]   --->   Operation 326 'sext' 'tmp20_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 327 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp22 = mul i33 %tmp21_cast, i33 %sext_ln86_1" [data/benchmarks/gsm/gsm_lpc.c:89]   --->   Operation 327 'mul' 'tmp22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 328 [1/3] (0.00ns) (grouped into DSP with root node add_ln121_3)   --->   "%tmp26 = mul i33 %tmp25_cast, i33 %sext_ln93" [data/benchmarks/gsm/gsm_lpc.c:104]   --->   Operation 328 'mul' 'tmp26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 329 [1/1] (0.00ns) (grouped into DSP with root node add_ln121_3)   --->   "%tmp26_cast = sext i33 %tmp26" [data/benchmarks/gsm/gsm_lpc.c:104]   --->   Operation 329 'sext' 'tmp26_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 330 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp28 = mul i33 %tmp27_cast, i33 %sext_ln93" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 330 'mul' 'tmp28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln115 = sext i33 %tmp28" [data/benchmarks/gsm/gsm_lpc.c:115]   --->   Operation 331 'sext' 'sext_ln115' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 332 [1/1] (1.94ns)   --->   "%mul_ln117 = mul i32 %sext_ln111_1, i32 %sext_ln84_1" [data/benchmarks/gsm/gsm_lpc.c:117]   --->   Operation 332 'mul' 'mul_ln117' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln117_1 = sext i32 %mul_ln117" [data/benchmarks/gsm/gsm_lpc.c:117]   --->   Operation 333 'sext' 'sext_ln117_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 334 [1/2] (0.71ns)   --->   "%L_ACF_load_6 = load i4 %L_ACF_addr_8" [data/benchmarks/gsm/gsm_lpc.c:117]   --->   Operation 334 'load' 'L_ACF_load_6' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_17 : Operation 335 [1/1] (1.14ns)   --->   "%add_ln119_1 = add i64 %L_ACF_load, i64 %sext_ln84_2" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 335 'add' 'add_ln119_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 336 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln119_2 = add i33 %sext_ln87, i33 %sext_ln91" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 336 'add' 'add_ln119_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 337 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln119_4 = add i33 %sext_ln96, i33 %sext_ln102" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 337 'add' 'add_ln119_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 338 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln119_5 = add i33 %mul_ln111_cast, i33 %sext_ln119_2" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 338 'add' 'add_ln119_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 339 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln119_6 = add i33 %add_ln119_5, i33 %sext_ln107_1" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 339 'add' 'add_ln119_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 340 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln120_2 = add i33 %tmp18, i33 %sext_ln120" [data/benchmarks/gsm/gsm_lpc.c:120]   --->   Operation 340 'add' 'add_ln120_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln120_1 = sext i33 %add_ln120_2" [data/benchmarks/gsm/gsm_lpc.c:120]   --->   Operation 341 'sext' 'sext_ln120_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 342 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln120_3 = add i34 %sext_ln120_1, i34 %tmp20_cast" [data/benchmarks/gsm/gsm_lpc.c:120]   --->   Operation 342 'add' 'add_ln120_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 343 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln121_2 = add i33 %tmp24, i33 %sext_ln121" [data/benchmarks/gsm/gsm_lpc.c:121]   --->   Operation 343 'add' 'add_ln121_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln121_1 = sext i33 %add_ln121_2" [data/benchmarks/gsm/gsm_lpc.c:121]   --->   Operation 344 'sext' 'sext_ln121_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 345 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln121_3 = add i34 %sext_ln121_1, i34 %tmp26_cast" [data/benchmarks/gsm/gsm_lpc.c:121]   --->   Operation 345 'add' 'add_ln121_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 346 [1/3] (0.00ns) (grouped into DSP with root node add_ln122_2)   --->   "%tmp30 = mul i33 %tmp29_cast, i33 %sext_ln98" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 346 'mul' 'tmp30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 347 [1/1] (0.00ns) (grouped into DSP with root node add_ln122_2)   --->   "%sext_ln122 = sext i33 %tmp30" [data/benchmarks/gsm/gsm_lpc.c:122]   --->   Operation 347 'sext' 'sext_ln122' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 348 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln122_2 = add i34 %sext_ln115, i34 %sext_ln122" [data/benchmarks/gsm/gsm_lpc.c:122]   --->   Operation 348 'add' 'add_ln122_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 349 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln123_2 = add i33 %sext_ln116, i33 %sext_ln123" [data/benchmarks/gsm/gsm_lpc.c:123]   --->   Operation 349 'add' 'add_ln123_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 350 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln123_3 = add i33 %add_ln123_2, i33 %sext_ln109" [data/benchmarks/gsm/gsm_lpc.c:123]   --->   Operation 350 'add' 'add_ln123_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 351 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln124_1 = add i64 %L_ACF_load_5, i64 %sext_ln109_1" [data/benchmarks/gsm/gsm_lpc.c:124]   --->   Operation 351 'add' 'add_ln124_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 352 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln124_2 = add i33 %sext_ln117, i33 %sext_ln124" [data/benchmarks/gsm/gsm_lpc.c:124]   --->   Operation 352 'add' 'add_ln124_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln124_1 = sext i33 %add_ln124_2" [data/benchmarks/gsm/gsm_lpc.c:124]   --->   Operation 353 'sext' 'sext_ln124_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 354 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln124 = add i64 %sext_ln124_1, i64 %add_ln124_1" [data/benchmarks/gsm/gsm_lpc.c:124]   --->   Operation 354 'add' 'add_ln124' <Predicate = true> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 355 [1/3] (0.00ns) (grouped into DSP with root node add_ln125_1)   --->   "%mul_ln125 = mul i32 %sext_ln119_1, i32 %sext_ln86_2" [data/benchmarks/gsm/gsm_lpc.c:125]   --->   Operation 355 'mul' 'mul_ln125' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 356 [1/1] (0.00ns) (grouped into DSP with root node add_ln125_1)   --->   "%sext_ln125 = sext i32 %mul_ln125" [data/benchmarks/gsm/gsm_lpc.c:125]   --->   Operation 356 'sext' 'sext_ln125' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 357 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln125_1 = add i33 %sext_ln117_1, i33 %sext_ln125" [data/benchmarks/gsm/gsm_lpc.c:125]   --->   Operation 357 'add' 'add_ln125_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 358 [1/1] (1.94ns)   --->   "%mul_ln126 = mul i32 %sext_ln119_1, i32 %sext_ln84_1" [data/benchmarks/gsm/gsm_lpc.c:126]   --->   Operation 358 'mul' 'mul_ln126' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 359 [1/1] (0.00ns)   --->   "%L_ACF_addr_9 = getelementptr i64 %L_ACF, i64 0, i64 7" [data/benchmarks/gsm/gsm_lpc.c:126]   --->   Operation 359 'getelementptr' 'L_ACF_addr_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 360 [2/2] (0.71ns)   --->   "%L_ACF_load_7 = load i4 %L_ACF_addr_9" [data/benchmarks/gsm/gsm_lpc.c:126]   --->   Operation 360 'load' 'L_ACF_load_7' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_17 : Operation 361 [1/1] (0.00ns)   --->   "%L_ACF_addr_10 = getelementptr i64 %L_ACF, i64 0, i64 8"   --->   Operation 361 'getelementptr' 'L_ACF_addr_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 362 [2/2] (0.71ns)   --->   "%L_ACF_load_8 = load i4 %L_ACF_addr_10" [data/benchmarks/gsm/gsm_lpc.c:140]   --->   Operation 362 'load' 'L_ACF_load_8' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_17 : Operation 363 [1/1] (0.38ns)   --->   "%store_ln124 = store i64 %add_ln124, i64 %empty_86" [data/benchmarks/gsm/gsm_lpc.c:124]   --->   Operation 363 'store' 'store_ln124' <Predicate = true> <Delay = 0.38>

State 18 <SV = 12> <Delay = 2.76>
ST_18 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln91_1 = sext i32 %mul_ln91" [data/benchmarks/gsm/gsm_lpc.c:91]   --->   Operation 364 'sext' 'sext_ln91_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln102_1 = sext i32 %mul_ln102" [data/benchmarks/gsm/gsm_lpc.c:102]   --->   Operation 365 'sext' 'sext_ln102_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln108 = sext i32 %mul_ln107" [data/benchmarks/gsm/gsm_lpc.c:108]   --->   Operation 366 'sext' 'sext_ln108' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 367 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp22 = mul i33 %tmp21_cast, i33 %sext_ln86_1" [data/benchmarks/gsm/gsm_lpc.c:89]   --->   Operation 367 'mul' 'tmp22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 368 [1/1] (0.00ns)   --->   "%tmp22_cast = sext i33 %tmp22" [data/benchmarks/gsm/gsm_lpc.c:89]   --->   Operation 368 'sext' 'tmp22_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 369 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln119_2 = add i33 %sext_ln87, i33 %sext_ln91" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 369 'add' 'add_ln119_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln119_3 = sext i33 %add_ln119_2" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 370 'sext' 'sext_ln119_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 371 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_3 = add i64 %sext_ln119_3, i64 %add_ln119_1" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 371 'add' 'add_ln119_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 372 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln119_4 = add i33 %sext_ln96, i33 %sext_ln102" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 372 'add' 'add_ln119_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln119_4 = sext i33 %add_ln119_4" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 373 'sext' 'sext_ln119_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 374 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln119_6 = add i33 %add_ln119_5, i33 %sext_ln107_1" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 374 'add' 'add_ln119_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln119_5 = sext i33 %add_ln119_6" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 375 'sext' 'sext_ln119_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 376 [1/1] (0.89ns)   --->   "%add_ln119_7 = add i34 %sext_ln119_5, i34 %sext_ln119_4" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 376 'add' 'add_ln119_7' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln119_6 = sext i34 %add_ln119_7" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 377 'sext' 'sext_ln119_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 378 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln119 = add i64 %sext_ln119_6, i64 %add_ln119_3" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 378 'add' 'add_ln119' <Predicate = true> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 379 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln120_1 = add i64 %L_ACF_load_1, i64 %tmp22_cast" [data/benchmarks/gsm/gsm_lpc.c:120]   --->   Operation 379 'add' 'add_ln120_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 380 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln120_3 = add i34 %sext_ln120_1, i34 %tmp20_cast" [data/benchmarks/gsm/gsm_lpc.c:120]   --->   Operation 380 'add' 'add_ln120_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln120_2 = sext i34 %add_ln120_3" [data/benchmarks/gsm/gsm_lpc.c:120]   --->   Operation 381 'sext' 'sext_ln120_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 382 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln120 = add i64 %sext_ln120_2, i64 %add_ln120_1" [data/benchmarks/gsm/gsm_lpc.c:120]   --->   Operation 382 'add' 'add_ln120' <Predicate = true> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 383 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_1 = add i64 %L_ACF_load_2, i64 %sext_ln91_1" [data/benchmarks/gsm/gsm_lpc.c:121]   --->   Operation 383 'add' 'add_ln121_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 384 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln121_3 = add i34 %sext_ln121_1, i34 %tmp26_cast" [data/benchmarks/gsm/gsm_lpc.c:121]   --->   Operation 384 'add' 'add_ln121_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln121_2 = sext i34 %add_ln121_3" [data/benchmarks/gsm/gsm_lpc.c:121]   --->   Operation 385 'sext' 'sext_ln121_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 386 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln121 = add i64 %sext_ln121_2, i64 %add_ln121_1" [data/benchmarks/gsm/gsm_lpc.c:121]   --->   Operation 386 'add' 'add_ln121' <Predicate = true> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 387 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln122_1 = add i64 %L_ACF_load_3, i64 %sext_ln108" [data/benchmarks/gsm/gsm_lpc.c:122]   --->   Operation 387 'add' 'add_ln122_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 388 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln122_2 = add i34 %sext_ln115, i34 %sext_ln122" [data/benchmarks/gsm/gsm_lpc.c:122]   --->   Operation 388 'add' 'add_ln122_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln122_1 = sext i34 %add_ln122_2" [data/benchmarks/gsm/gsm_lpc.c:122]   --->   Operation 389 'sext' 'sext_ln122_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 390 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln122 = add i64 %sext_ln122_1, i64 %add_ln122_1" [data/benchmarks/gsm/gsm_lpc.c:122]   --->   Operation 390 'add' 'add_ln122' <Predicate = true> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 391 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln123_1 = add i64 %L_ACF_load_4, i64 %sext_ln102_1" [data/benchmarks/gsm/gsm_lpc.c:123]   --->   Operation 391 'add' 'add_ln123_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 392 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln123_3 = add i33 %add_ln123_2, i33 %sext_ln109" [data/benchmarks/gsm/gsm_lpc.c:123]   --->   Operation 392 'add' 'add_ln123_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln123_1 = sext i33 %add_ln123_3" [data/benchmarks/gsm/gsm_lpc.c:123]   --->   Operation 393 'sext' 'sext_ln123_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 394 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln123 = add i64 %sext_ln123_1, i64 %add_ln123_1" [data/benchmarks/gsm/gsm_lpc.c:123]   --->   Operation 394 'add' 'add_ln123' <Predicate = true> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 395 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln125_1 = add i33 %sext_ln117_1, i33 %sext_ln125" [data/benchmarks/gsm/gsm_lpc.c:125]   --->   Operation 395 'add' 'add_ln125_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln125_1 = sext i33 %add_ln125_1" [data/benchmarks/gsm/gsm_lpc.c:125]   --->   Operation 396 'sext' 'sext_ln125_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 397 [1/1] (1.14ns)   --->   "%add_ln125 = add i64 %sext_ln125_1, i64 %L_ACF_load_6" [data/benchmarks/gsm/gsm_lpc.c:125]   --->   Operation 397 'add' 'add_ln125' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i32 %mul_ln126" [data/benchmarks/gsm/gsm_lpc.c:126]   --->   Operation 398 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 399 [1/2] (0.71ns)   --->   "%L_ACF_load_7 = load i4 %L_ACF_addr_9" [data/benchmarks/gsm/gsm_lpc.c:126]   --->   Operation 399 'load' 'L_ACF_load_7' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_18 : Operation 400 [1/1] (1.14ns)   --->   "%add_ln126 = add i64 %L_ACF_load_7, i64 %sext_ln126" [data/benchmarks/gsm/gsm_lpc.c:126]   --->   Operation 400 'add' 'add_ln126' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 401 [1/2] (0.71ns)   --->   "%L_ACF_load_8 = load i4 %L_ACF_addr_10" [data/benchmarks/gsm/gsm_lpc.c:140]   --->   Operation 401 'load' 'L_ACF_load_8' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_18 : Operation 402 [1/1] (0.38ns)   --->   "%store_ln140 = store i64 %L_ACF_load_8, i64 %empty_89" [data/benchmarks/gsm/gsm_lpc.c:140]   --->   Operation 402 'store' 'store_ln140' <Predicate = true> <Delay = 0.38>
ST_18 : Operation 403 [1/1] (0.38ns)   --->   "%store_ln126 = store i64 %add_ln126, i64 %empty_88" [data/benchmarks/gsm/gsm_lpc.c:126]   --->   Operation 403 'store' 'store_ln126' <Predicate = true> <Delay = 0.38>
ST_18 : Operation 404 [1/1] (0.38ns)   --->   "%store_ln125 = store i64 %add_ln125, i64 %empty_87" [data/benchmarks/gsm/gsm_lpc.c:125]   --->   Operation 404 'store' 'store_ln125' <Predicate = true> <Delay = 0.38>
ST_18 : Operation 405 [1/1] (0.38ns)   --->   "%store_ln123 = store i64 %add_ln123, i64 %empty_85" [data/benchmarks/gsm/gsm_lpc.c:123]   --->   Operation 405 'store' 'store_ln123' <Predicate = true> <Delay = 0.38>
ST_18 : Operation 406 [1/1] (0.38ns)   --->   "%store_ln122 = store i64 %add_ln122, i64 %empty_84" [data/benchmarks/gsm/gsm_lpc.c:122]   --->   Operation 406 'store' 'store_ln122' <Predicate = true> <Delay = 0.38>
ST_18 : Operation 407 [1/1] (0.38ns)   --->   "%store_ln121 = store i64 %add_ln121, i64 %empty_83" [data/benchmarks/gsm/gsm_lpc.c:121]   --->   Operation 407 'store' 'store_ln121' <Predicate = true> <Delay = 0.38>
ST_18 : Operation 408 [1/1] (0.38ns)   --->   "%store_ln120 = store i64 %add_ln120, i64 %empty_82" [data/benchmarks/gsm/gsm_lpc.c:120]   --->   Operation 408 'store' 'store_ln120' <Predicate = true> <Delay = 0.38>
ST_18 : Operation 409 [1/1] (0.38ns)   --->   "%store_ln119 = store i64 %add_ln119, i64 %empty_81" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 409 'store' 'store_ln119' <Predicate = true> <Delay = 0.38>
ST_18 : Operation 410 [1/1] (0.00ns)   --->   "%br_ln129 = br void %for.inc318" [data/benchmarks/gsm/gsm_lpc.c:129]   --->   Operation 410 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>

State 19 <SV = 13> <Delay = 1.88>
ST_19 : Operation 411 [1/1] (0.00ns)   --->   "%idx_load = load i8 %idx" [data/benchmarks/gsm/gsm_lpc.c:43]   --->   Operation 411 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 412 [1/1] (0.00ns)   --->   "%i_10 = load i8 %i" [data/benchmarks/gsm/gsm_lpc.c:129]   --->   Operation 412 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 413 [1/1] (0.70ns)   --->   "%icmp_ln129 = icmp_eq  i8 %i_10, i8 160" [data/benchmarks/gsm/gsm_lpc.c:129]   --->   Operation 413 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 414 [1/1] (0.70ns)   --->   "%add_ln139 = add i8 %idx_load, i8 1" [data/benchmarks/gsm/gsm_lpc.c:139]   --->   Operation 414 'add' 'add_ln139' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 415 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %icmp_ln129, void %for.inc318.split, void %Autocorrelation_label4" [data/benchmarks/gsm/gsm_lpc.c:129]   --->   Operation 415 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 416 [1/1] (0.70ns)   --->   "%add_ln131 = add i8 %idx_load, i8 8" [data/benchmarks/gsm/gsm_lpc.c:131]   --->   Operation 416 'add' 'add_ln131' <Predicate = (!icmp_ln129)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i8 %add_ln131" [data/benchmarks/gsm/gsm_lpc.c:131]   --->   Operation 417 'zext' 'zext_ln131' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_19 : Operation 418 [1/1] (0.00ns)   --->   "%indata_addr_10 = getelementptr i16 %indata, i64 0, i64 %zext_ln131" [data/benchmarks/gsm/gsm_lpc.c:131]   --->   Operation 418 'getelementptr' 'indata_addr_10' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_19 : Operation 419 [2/2] (1.17ns)   --->   "%sl_8 = load i8 %indata_addr_10" [data/benchmarks/gsm/gsm_lpc.c:131]   --->   Operation 419 'load' 'sl_8' <Predicate = (!icmp_ln129)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_19 : Operation 420 [1/1] (0.70ns)   --->   "%i_11 = add i8 %i_10, i8 1" [data/benchmarks/gsm/gsm_lpc.c:129]   --->   Operation 420 'add' 'i_11' <Predicate = (!icmp_ln129)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 421 [1/1] (0.38ns)   --->   "%store_ln39 = store i8 %i_11, i8 %i" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 421 'store' 'store_ln39' <Predicate = (!icmp_ln129)> <Delay = 0.38>
ST_19 : Operation 422 [1/1] (0.38ns)   --->   "%store_ln139 = store i8 %add_ln139, i8 %idx" [data/benchmarks/gsm/gsm_lpc.c:139]   --->   Operation 422 'store' 'store_ln139' <Predicate = (!icmp_ln129)> <Delay = 0.38>
ST_19 : Operation 423 [1/1] (0.00ns)   --->   "%k_4 = alloca i32 1" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 423 'alloca' 'k_4' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_19 : Operation 424 [1/1] (0.00ns)   --->   "%p_load67 = load i64 %empty_81" [data/benchmarks/gsm/gsm_lpc.c:132]   --->   Operation 424 'load' 'p_load67' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_19 : Operation 425 [1/1] (0.00ns)   --->   "%p_load65 = load i64 %empty_82" [data/benchmarks/gsm/gsm_lpc.c:133]   --->   Operation 425 'load' 'p_load65' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_19 : Operation 426 [1/1] (0.71ns)   --->   "%store_ln132 = store i64 %p_load67, i4 %L_ACF_addr" [data/benchmarks/gsm/gsm_lpc.c:132]   --->   Operation 426 'store' 'store_ln132' <Predicate = (icmp_ln129)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_19 : Operation 427 [1/1] (0.71ns)   --->   "%store_ln133 = store i64 %p_load65, i4 %L_ACF_addr_3" [data/benchmarks/gsm/gsm_lpc.c:133]   --->   Operation 427 'store' 'store_ln133' <Predicate = (icmp_ln129)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_19 : Operation 428 [1/1] (0.38ns)   --->   "%store_ln39 = store i5 8, i5 %k_4" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 428 'store' 'store_ln39' <Predicate = (icmp_ln129)> <Delay = 0.38>

State 20 <SV = 14> <Delay = 1.88>
ST_20 : Operation 429 [1/1] (0.70ns)   --->   "%add_ln43 = add i8 %idx_load, i8 7" [data/benchmarks/gsm/gsm_lpc.c:43]   --->   Operation 429 'add' 'add_ln43' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i8 %add_ln43" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 430 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 431 [1/2] (1.17ns)   --->   "%sl_8 = load i8 %indata_addr_10" [data/benchmarks/gsm/gsm_lpc.c:131]   --->   Operation 431 'load' 'sl_8' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_20 : Operation 432 [1/1] (0.00ns)   --->   "%indata_addr_11 = getelementptr i16 %indata, i64 0, i64 %zext_ln39" [data/benchmarks/gsm/gsm_lpc.c:133]   --->   Operation 432 'getelementptr' 'indata_addr_11' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 433 [2/2] (1.17ns)   --->   "%indata_load = load i8 %indata_addr_11" [data/benchmarks/gsm/gsm_lpc.c:133]   --->   Operation 433 'load' 'indata_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_20 : Operation 434 [1/1] (0.70ns)   --->   "%add_ln134 = add i8 %idx_load, i8 6" [data/benchmarks/gsm/gsm_lpc.c:134]   --->   Operation 434 'add' 'add_ln134' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i8 %add_ln134" [data/benchmarks/gsm/gsm_lpc.c:134]   --->   Operation 435 'zext' 'zext_ln134' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 436 [1/1] (0.00ns)   --->   "%indata_addr_12 = getelementptr i16 %indata, i64 0, i64 %zext_ln134" [data/benchmarks/gsm/gsm_lpc.c:134]   --->   Operation 436 'getelementptr' 'indata_addr_12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 437 [2/2] (1.17ns)   --->   "%indata_load_1 = load i8 %indata_addr_12" [data/benchmarks/gsm/gsm_lpc.c:134]   --->   Operation 437 'load' 'indata_load_1' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>

State 21 <SV = 15> <Delay = 4.65>
ST_21 : Operation 438 [1/1] (0.00ns)   --->   "%p_load66 = load i64 %empty_81" [data/benchmarks/gsm/gsm_lpc.c:132]   --->   Operation 438 'load' 'p_load66' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 439 [1/1] (0.00ns)   --->   "%p_load64 = load i64 %empty_82" [data/benchmarks/gsm/gsm_lpc.c:133]   --->   Operation 439 'load' 'p_load64' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 440 [1/1] (0.00ns)   --->   "%p_load62 = load i64 %empty_83" [data/benchmarks/gsm/gsm_lpc.c:134]   --->   Operation 440 'load' 'p_load62' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln132 = sext i16 %sl_8" [data/benchmarks/gsm/gsm_lpc.c:132]   --->   Operation 441 'sext' 'sext_ln132' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 442 [1/1] (1.94ns)   --->   "%mul_ln132 = mul i32 %sext_ln132, i32 %sext_ln132" [data/benchmarks/gsm/gsm_lpc.c:132]   --->   Operation 442 'mul' 'mul_ln132' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln132_1 = sext i32 %mul_ln132" [data/benchmarks/gsm/gsm_lpc.c:132]   --->   Operation 443 'sext' 'sext_ln132_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 444 [1/1] (1.14ns)   --->   "%add_ln132 = add i64 %sext_ln132_1, i64 %p_load66" [data/benchmarks/gsm/gsm_lpc.c:132]   --->   Operation 444 'add' 'add_ln132' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 445 [1/2] (1.17ns)   --->   "%indata_load = load i8 %indata_addr_11" [data/benchmarks/gsm/gsm_lpc.c:133]   --->   Operation 445 'load' 'indata_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_21 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln133 = sext i16 %indata_load" [data/benchmarks/gsm/gsm_lpc.c:133]   --->   Operation 446 'sext' 'sext_ln133' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 447 [1/1] (1.94ns)   --->   "%mul_ln133 = mul i32 %sext_ln133, i32 %sext_ln132" [data/benchmarks/gsm/gsm_lpc.c:133]   --->   Operation 447 'mul' 'mul_ln133' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln133_1 = sext i32 %mul_ln133" [data/benchmarks/gsm/gsm_lpc.c:133]   --->   Operation 448 'sext' 'sext_ln133_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 449 [1/1] (1.14ns)   --->   "%add_ln133 = add i64 %sext_ln133_1, i64 %p_load64" [data/benchmarks/gsm/gsm_lpc.c:133]   --->   Operation 449 'add' 'add_ln133' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 450 [1/2] (1.17ns)   --->   "%indata_load_1 = load i8 %indata_addr_12" [data/benchmarks/gsm/gsm_lpc.c:134]   --->   Operation 450 'load' 'indata_load_1' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_21 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln134 = sext i16 %indata_load_1" [data/benchmarks/gsm/gsm_lpc.c:134]   --->   Operation 451 'sext' 'sext_ln134' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 452 [1/1] (1.94ns)   --->   "%mul_ln134 = mul i32 %sext_ln134, i32 %sext_ln132" [data/benchmarks/gsm/gsm_lpc.c:134]   --->   Operation 452 'mul' 'mul_ln134' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln134_1 = sext i32 %mul_ln134" [data/benchmarks/gsm/gsm_lpc.c:134]   --->   Operation 453 'sext' 'sext_ln134_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 454 [1/1] (1.14ns)   --->   "%add_ln134_1 = add i64 %sext_ln134_1, i64 %p_load62" [data/benchmarks/gsm/gsm_lpc.c:134]   --->   Operation 454 'add' 'add_ln134_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 455 [1/1] (0.70ns)   --->   "%add_ln135 = add i8 %idx_load, i8 5" [data/benchmarks/gsm/gsm_lpc.c:135]   --->   Operation 455 'add' 'add_ln135' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i8 %add_ln135" [data/benchmarks/gsm/gsm_lpc.c:135]   --->   Operation 456 'zext' 'zext_ln135' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 457 [1/1] (0.00ns)   --->   "%indata_addr_13 = getelementptr i16 %indata, i64 0, i64 %zext_ln135" [data/benchmarks/gsm/gsm_lpc.c:135]   --->   Operation 457 'getelementptr' 'indata_addr_13' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 458 [2/2] (1.17ns)   --->   "%indata_load_2 = load i8 %indata_addr_13" [data/benchmarks/gsm/gsm_lpc.c:135]   --->   Operation 458 'load' 'indata_load_2' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_21 : Operation 459 [1/1] (0.70ns)   --->   "%add_ln136 = add i8 %idx_load, i8 4" [data/benchmarks/gsm/gsm_lpc.c:136]   --->   Operation 459 'add' 'add_ln136' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i8 %add_ln136" [data/benchmarks/gsm/gsm_lpc.c:136]   --->   Operation 460 'zext' 'zext_ln136' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 461 [1/1] (0.00ns)   --->   "%indata_addr_14 = getelementptr i16 %indata, i64 0, i64 %zext_ln136" [data/benchmarks/gsm/gsm_lpc.c:136]   --->   Operation 461 'getelementptr' 'indata_addr_14' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 462 [2/2] (1.17ns)   --->   "%indata_load_3 = load i8 %indata_addr_14" [data/benchmarks/gsm/gsm_lpc.c:136]   --->   Operation 462 'load' 'indata_load_3' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_21 : Operation 463 [1/1] (0.38ns)   --->   "%store_ln134 = store i64 %add_ln134_1, i64 %empty_83" [data/benchmarks/gsm/gsm_lpc.c:134]   --->   Operation 463 'store' 'store_ln134' <Predicate = true> <Delay = 0.38>
ST_21 : Operation 464 [1/1] (0.38ns)   --->   "%store_ln133 = store i64 %add_ln133, i64 %empty_82" [data/benchmarks/gsm/gsm_lpc.c:133]   --->   Operation 464 'store' 'store_ln133' <Predicate = true> <Delay = 0.38>
ST_21 : Operation 465 [1/1] (0.38ns)   --->   "%store_ln132 = store i64 %add_ln132, i64 %empty_81" [data/benchmarks/gsm/gsm_lpc.c:132]   --->   Operation 465 'store' 'store_ln132' <Predicate = true> <Delay = 0.38>

State 22 <SV = 16> <Delay = 4.65>
ST_22 : Operation 466 [1/1] (0.00ns)   --->   "%p_load60 = load i64 %empty_84" [data/benchmarks/gsm/gsm_lpc.c:135]   --->   Operation 466 'load' 'p_load60' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 467 [1/1] (0.00ns)   --->   "%p_load58 = load i64 %empty_85" [data/benchmarks/gsm/gsm_lpc.c:136]   --->   Operation 467 'load' 'p_load58' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 468 [1/2] (1.17ns)   --->   "%indata_load_2 = load i8 %indata_addr_13" [data/benchmarks/gsm/gsm_lpc.c:135]   --->   Operation 468 'load' 'indata_load_2' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_22 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln135 = sext i16 %indata_load_2" [data/benchmarks/gsm/gsm_lpc.c:135]   --->   Operation 469 'sext' 'sext_ln135' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 470 [1/1] (1.94ns)   --->   "%mul_ln135 = mul i32 %sext_ln135, i32 %sext_ln132" [data/benchmarks/gsm/gsm_lpc.c:135]   --->   Operation 470 'mul' 'mul_ln135' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln135_1 = sext i32 %mul_ln135" [data/benchmarks/gsm/gsm_lpc.c:135]   --->   Operation 471 'sext' 'sext_ln135_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 472 [1/1] (1.14ns)   --->   "%add_ln135_1 = add i64 %sext_ln135_1, i64 %p_load60" [data/benchmarks/gsm/gsm_lpc.c:135]   --->   Operation 472 'add' 'add_ln135_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 473 [1/2] (1.17ns)   --->   "%indata_load_3 = load i8 %indata_addr_14" [data/benchmarks/gsm/gsm_lpc.c:136]   --->   Operation 473 'load' 'indata_load_3' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_22 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln136 = sext i16 %indata_load_3" [data/benchmarks/gsm/gsm_lpc.c:136]   --->   Operation 474 'sext' 'sext_ln136' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 475 [1/1] (1.94ns)   --->   "%mul_ln136 = mul i32 %sext_ln136, i32 %sext_ln132" [data/benchmarks/gsm/gsm_lpc.c:136]   --->   Operation 475 'mul' 'mul_ln136' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln136_1 = sext i32 %mul_ln136" [data/benchmarks/gsm/gsm_lpc.c:136]   --->   Operation 476 'sext' 'sext_ln136_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 477 [1/1] (1.14ns)   --->   "%add_ln136_1 = add i64 %sext_ln136_1, i64 %p_load58" [data/benchmarks/gsm/gsm_lpc.c:136]   --->   Operation 477 'add' 'add_ln136_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 478 [1/1] (0.70ns)   --->   "%add_ln137 = add i8 %idx_load, i8 3" [data/benchmarks/gsm/gsm_lpc.c:137]   --->   Operation 478 'add' 'add_ln137' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i8 %add_ln137" [data/benchmarks/gsm/gsm_lpc.c:137]   --->   Operation 479 'zext' 'zext_ln137' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 480 [1/1] (0.00ns)   --->   "%indata_addr_15 = getelementptr i16 %indata, i64 0, i64 %zext_ln137" [data/benchmarks/gsm/gsm_lpc.c:137]   --->   Operation 480 'getelementptr' 'indata_addr_15' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 481 [2/2] (1.17ns)   --->   "%indata_load_4 = load i8 %indata_addr_15" [data/benchmarks/gsm/gsm_lpc.c:137]   --->   Operation 481 'load' 'indata_load_4' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_22 : Operation 482 [1/1] (0.70ns)   --->   "%add_ln138 = add i8 %idx_load, i8 2" [data/benchmarks/gsm/gsm_lpc.c:138]   --->   Operation 482 'add' 'add_ln138' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i8 %add_ln138" [data/benchmarks/gsm/gsm_lpc.c:138]   --->   Operation 483 'zext' 'zext_ln138' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 484 [1/1] (0.00ns)   --->   "%indata_addr_16 = getelementptr i16 %indata, i64 0, i64 %zext_ln138" [data/benchmarks/gsm/gsm_lpc.c:138]   --->   Operation 484 'getelementptr' 'indata_addr_16' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 485 [2/2] (1.17ns)   --->   "%indata_load_5 = load i8 %indata_addr_16" [data/benchmarks/gsm/gsm_lpc.c:138]   --->   Operation 485 'load' 'indata_load_5' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_22 : Operation 486 [1/1] (0.38ns)   --->   "%store_ln136 = store i64 %add_ln136_1, i64 %empty_85" [data/benchmarks/gsm/gsm_lpc.c:136]   --->   Operation 486 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_22 : Operation 487 [1/1] (0.38ns)   --->   "%store_ln135 = store i64 %add_ln135_1, i64 %empty_84" [data/benchmarks/gsm/gsm_lpc.c:135]   --->   Operation 487 'store' 'store_ln135' <Predicate = true> <Delay = 0.38>

State 23 <SV = 17> <Delay = 4.65>
ST_23 : Operation 488 [1/1] (0.00ns)   --->   "%p_load56 = load i64 %empty_86" [data/benchmarks/gsm/gsm_lpc.c:137]   --->   Operation 488 'load' 'p_load56' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 489 [1/1] (0.00ns)   --->   "%p_load54 = load i64 %empty_87" [data/benchmarks/gsm/gsm_lpc.c:138]   --->   Operation 489 'load' 'p_load54' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i8 %idx_load" [data/benchmarks/gsm/gsm_lpc.c:129]   --->   Operation 490 'zext' 'zext_ln129' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 491 [1/2] (1.17ns)   --->   "%indata_load_4 = load i8 %indata_addr_15" [data/benchmarks/gsm/gsm_lpc.c:137]   --->   Operation 491 'load' 'indata_load_4' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_23 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln137 = sext i16 %indata_load_4" [data/benchmarks/gsm/gsm_lpc.c:137]   --->   Operation 492 'sext' 'sext_ln137' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 493 [1/1] (1.94ns)   --->   "%mul_ln137 = mul i32 %sext_ln137, i32 %sext_ln132" [data/benchmarks/gsm/gsm_lpc.c:137]   --->   Operation 493 'mul' 'mul_ln137' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 494 [1/1] (0.00ns)   --->   "%sext_ln137_1 = sext i32 %mul_ln137" [data/benchmarks/gsm/gsm_lpc.c:137]   --->   Operation 494 'sext' 'sext_ln137_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 495 [1/1] (1.14ns)   --->   "%add_ln137_1 = add i64 %sext_ln137_1, i64 %p_load56" [data/benchmarks/gsm/gsm_lpc.c:137]   --->   Operation 495 'add' 'add_ln137_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 496 [1/2] (1.17ns)   --->   "%indata_load_5 = load i8 %indata_addr_16" [data/benchmarks/gsm/gsm_lpc.c:138]   --->   Operation 496 'load' 'indata_load_5' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_23 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln138 = sext i16 %indata_load_5" [data/benchmarks/gsm/gsm_lpc.c:138]   --->   Operation 497 'sext' 'sext_ln138' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 498 [1/1] (1.94ns)   --->   "%mul_ln138 = mul i32 %sext_ln138, i32 %sext_ln132" [data/benchmarks/gsm/gsm_lpc.c:138]   --->   Operation 498 'mul' 'mul_ln138' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 499 [1/1] (0.00ns)   --->   "%sext_ln138_1 = sext i32 %mul_ln138" [data/benchmarks/gsm/gsm_lpc.c:138]   --->   Operation 499 'sext' 'sext_ln138_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 500 [1/1] (1.14ns)   --->   "%add_ln138_1 = add i64 %sext_ln138_1, i64 %p_load54" [data/benchmarks/gsm/gsm_lpc.c:138]   --->   Operation 500 'add' 'add_ln138_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i8 %add_ln139" [data/benchmarks/gsm/gsm_lpc.c:139]   --->   Operation 501 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 502 [1/1] (0.00ns)   --->   "%indata_addr_17 = getelementptr i16 %indata, i64 0, i64 %zext_ln139" [data/benchmarks/gsm/gsm_lpc.c:139]   --->   Operation 502 'getelementptr' 'indata_addr_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 503 [2/2] (1.17ns)   --->   "%indata_load_6 = load i8 %indata_addr_17" [data/benchmarks/gsm/gsm_lpc.c:139]   --->   Operation 503 'load' 'indata_load_6' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_23 : Operation 504 [1/1] (0.00ns)   --->   "%indata_addr_18 = getelementptr i16 %indata, i64 0, i64 %zext_ln129" [data/benchmarks/gsm/gsm_lpc.c:140]   --->   Operation 504 'getelementptr' 'indata_addr_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 505 [2/2] (1.17ns)   --->   "%indata_load_7 = load i8 %indata_addr_18" [data/benchmarks/gsm/gsm_lpc.c:140]   --->   Operation 505 'load' 'indata_load_7' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_23 : Operation 506 [1/1] (0.38ns)   --->   "%store_ln138 = store i64 %add_ln138_1, i64 %empty_87" [data/benchmarks/gsm/gsm_lpc.c:138]   --->   Operation 506 'store' 'store_ln138' <Predicate = true> <Delay = 0.38>
ST_23 : Operation 507 [1/1] (0.38ns)   --->   "%store_ln137 = store i64 %add_ln137_1, i64 %empty_86" [data/benchmarks/gsm/gsm_lpc.c:137]   --->   Operation 507 'store' 'store_ln137' <Predicate = true> <Delay = 0.38>

State 24 <SV = 18> <Delay = 4.65>
ST_24 : Operation 508 [1/1] (0.00ns)   --->   "%p_load52 = load i64 %empty_88" [data/benchmarks/gsm/gsm_lpc.c:139]   --->   Operation 508 'load' 'p_load52' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 509 [1/1] (0.00ns)   --->   "%p_load = load i64 %empty_89" [data/benchmarks/gsm/gsm_lpc.c:140]   --->   Operation 509 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 510 [1/1] (0.00ns)   --->   "%speclooptripcount_ln130 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 152, i64 152, i64 152" [data/benchmarks/gsm/gsm_lpc.c:130]   --->   Operation 510 'speclooptripcount' 'speclooptripcount_ln130' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 511 [1/1] (0.00ns)   --->   "%specloopname_ln141 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [data/benchmarks/gsm/gsm_lpc.c:141]   --->   Operation 511 'specloopname' 'specloopname_ln141' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 512 [1/2] (1.17ns)   --->   "%indata_load_6 = load i8 %indata_addr_17" [data/benchmarks/gsm/gsm_lpc.c:139]   --->   Operation 512 'load' 'indata_load_6' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_24 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln139 = sext i16 %indata_load_6" [data/benchmarks/gsm/gsm_lpc.c:139]   --->   Operation 513 'sext' 'sext_ln139' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 514 [1/1] (1.94ns)   --->   "%mul_ln139 = mul i32 %sext_ln139, i32 %sext_ln132" [data/benchmarks/gsm/gsm_lpc.c:139]   --->   Operation 514 'mul' 'mul_ln139' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln139_1 = sext i32 %mul_ln139" [data/benchmarks/gsm/gsm_lpc.c:139]   --->   Operation 515 'sext' 'sext_ln139_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 516 [1/1] (1.14ns)   --->   "%add_ln139_1 = add i64 %sext_ln139_1, i64 %p_load52" [data/benchmarks/gsm/gsm_lpc.c:139]   --->   Operation 516 'add' 'add_ln139_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 517 [1/2] (1.17ns)   --->   "%indata_load_7 = load i8 %indata_addr_18" [data/benchmarks/gsm/gsm_lpc.c:140]   --->   Operation 517 'load' 'indata_load_7' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_24 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln140 = sext i16 %indata_load_7" [data/benchmarks/gsm/gsm_lpc.c:140]   --->   Operation 518 'sext' 'sext_ln140' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 519 [1/1] (1.94ns)   --->   "%mul_ln140 = mul i32 %sext_ln140, i32 %sext_ln132" [data/benchmarks/gsm/gsm_lpc.c:140]   --->   Operation 519 'mul' 'mul_ln140' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln140_1 = sext i32 %mul_ln140" [data/benchmarks/gsm/gsm_lpc.c:140]   --->   Operation 520 'sext' 'sext_ln140_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 521 [1/1] (1.14ns)   --->   "%add_ln140 = add i64 %sext_ln140_1, i64 %p_load" [data/benchmarks/gsm/gsm_lpc.c:140]   --->   Operation 521 'add' 'add_ln140' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 522 [1/1] (0.38ns)   --->   "%store_ln140 = store i64 %add_ln140, i64 %empty_89" [data/benchmarks/gsm/gsm_lpc.c:140]   --->   Operation 522 'store' 'store_ln140' <Predicate = true> <Delay = 0.38>
ST_24 : Operation 523 [1/1] (0.38ns)   --->   "%store_ln139 = store i64 %add_ln139_1, i64 %empty_88" [data/benchmarks/gsm/gsm_lpc.c:139]   --->   Operation 523 'store' 'store_ln139' <Predicate = true> <Delay = 0.38>
ST_24 : Operation 524 [1/1] (0.00ns)   --->   "%br_ln129 = br void %for.inc318" [data/benchmarks/gsm/gsm_lpc.c:129]   --->   Operation 524 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>

State 25 <SV = 14> <Delay = 0.71>
ST_25 : Operation 525 [1/1] (0.00ns)   --->   "%p_load63 = load i64 %empty_83" [data/benchmarks/gsm/gsm_lpc.c:134]   --->   Operation 525 'load' 'p_load63' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 526 [1/1] (0.00ns)   --->   "%p_load61 = load i64 %empty_84" [data/benchmarks/gsm/gsm_lpc.c:135]   --->   Operation 526 'load' 'p_load61' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 527 [1/1] (0.71ns)   --->   "%store_ln134 = store i64 %p_load63, i4 %L_ACF_addr_4" [data/benchmarks/gsm/gsm_lpc.c:134]   --->   Operation 527 'store' 'store_ln134' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_25 : Operation 528 [1/1] (0.71ns)   --->   "%store_ln135 = store i64 %p_load61, i4 %L_ACF_addr_5" [data/benchmarks/gsm/gsm_lpc.c:135]   --->   Operation 528 'store' 'store_ln135' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>

State 26 <SV = 15> <Delay = 0.71>
ST_26 : Operation 529 [1/1] (0.00ns)   --->   "%p_load59 = load i64 %empty_85" [data/benchmarks/gsm/gsm_lpc.c:136]   --->   Operation 529 'load' 'p_load59' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 530 [1/1] (0.00ns)   --->   "%p_load57 = load i64 %empty_86" [data/benchmarks/gsm/gsm_lpc.c:137]   --->   Operation 530 'load' 'p_load57' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 531 [1/1] (0.71ns)   --->   "%store_ln136 = store i64 %p_load59, i4 %L_ACF_addr_6" [data/benchmarks/gsm/gsm_lpc.c:136]   --->   Operation 531 'store' 'store_ln136' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_26 : Operation 532 [1/1] (0.71ns)   --->   "%store_ln137 = store i64 %p_load57, i4 %L_ACF_addr_7" [data/benchmarks/gsm/gsm_lpc.c:137]   --->   Operation 532 'store' 'store_ln137' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>

State 27 <SV = 16> <Delay = 0.71>
ST_27 : Operation 533 [1/1] (0.00ns)   --->   "%p_load55 = load i64 %empty_87" [data/benchmarks/gsm/gsm_lpc.c:138]   --->   Operation 533 'load' 'p_load55' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 534 [1/1] (0.00ns)   --->   "%p_load53 = load i64 %empty_88" [data/benchmarks/gsm/gsm_lpc.c:139]   --->   Operation 534 'load' 'p_load53' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 535 [1/1] (0.71ns)   --->   "%store_ln138 = store i64 %p_load55, i4 %L_ACF_addr_8" [data/benchmarks/gsm/gsm_lpc.c:138]   --->   Operation 535 'store' 'store_ln138' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_27 : Operation 536 [1/1] (0.71ns)   --->   "%store_ln139 = store i64 %p_load53, i4 %L_ACF_addr_9" [data/benchmarks/gsm/gsm_lpc.c:139]   --->   Operation 536 'store' 'store_ln139' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>

State 28 <SV = 17> <Delay = 0.71>
ST_28 : Operation 537 [1/1] (0.00ns)   --->   "%p_load51 = load i64 %empty_89" [data/benchmarks/gsm/gsm_lpc.c:140]   --->   Operation 537 'load' 'p_load51' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 538 [1/1] (0.71ns)   --->   "%store_ln140 = store i64 %p_load51, i4 %L_ACF_addr_10" [data/benchmarks/gsm/gsm_lpc.c:140]   --->   Operation 538 'store' 'store_ln140' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_28 : Operation 539 [1/1] (0.00ns)   --->   "%br_ln144 = br void %for.inc327" [data/benchmarks/gsm/gsm_lpc.c:144]   --->   Operation 539 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>

State 29 <SV = 18> <Delay = 1.09>
ST_29 : Operation 540 [1/1] (0.00ns)   --->   "%k_8 = load i5 %k_4" [data/benchmarks/gsm/gsm_lpc.c:144]   --->   Operation 540 'load' 'k_8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 541 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %k_8, i32 4" [data/benchmarks/gsm/gsm_lpc.c:144]   --->   Operation 541 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 542 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %tmp_34, void %for.inc327.split, void %for.end329" [data/benchmarks/gsm/gsm_lpc.c:144]   --->   Operation 542 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i5 %k_8" [data/benchmarks/gsm/gsm_lpc.c:144]   --->   Operation 543 'zext' 'zext_ln144' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_29 : Operation 544 [1/1] (0.00ns)   --->   "%L_ACF_addr_11 = getelementptr i64 %L_ACF, i64 0, i64 %zext_ln144" [data/benchmarks/gsm/gsm_lpc.c:146]   --->   Operation 544 'getelementptr' 'L_ACF_addr_11' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_29 : Operation 545 [2/2] (0.71ns)   --->   "%L_ACF_load_9 = load i4 %L_ACF_addr_11" [data/benchmarks/gsm/gsm_lpc.c:146]   --->   Operation 545 'load' 'L_ACF_load_9' <Predicate = (!tmp_34)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_29 : Operation 546 [1/1] (0.70ns)   --->   "%add_ln144 = add i5 %k_8, i5 31" [data/benchmarks/gsm/gsm_lpc.c:144]   --->   Operation 546 'add' 'add_ln144' <Predicate = (!tmp_34)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 547 [1/1] (0.38ns)   --->   "%store_ln39 = store i5 %add_ln144, i5 %k_4" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 547 'store' 'store_ln39' <Predicate = (!tmp_34)> <Delay = 0.38>
ST_29 : Operation 548 [1/1] (0.00ns)   --->   "%br_ln150 = br i1 %icmp_ln62, void %if.end344, void %Autocorrelation_label5" [data/benchmarks/gsm/gsm_lpc.c:150]   --->   Operation 548 'br' 'br_ln150' <Predicate = (tmp_34)> <Delay = 0.00>
ST_29 : Operation 549 [1/1] (0.00ns)   --->   "%idx77 = alloca i32 1"   --->   Operation 549 'alloca' 'idx77' <Predicate = (tmp_34 & icmp_ln62)> <Delay = 0.00>
ST_29 : Operation 550 [1/1] (0.00ns)   --->   "%empty_90 = trunc i6 %scalauto_2" [data/benchmarks/gsm/gsm_lpc.c:57]   --->   Operation 550 'trunc' 'empty_90' <Predicate = (tmp_34 & icmp_ln62)> <Delay = 0.00>
ST_29 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i3 %empty_90" [data/benchmarks/gsm/gsm_lpc.c:152]   --->   Operation 551 'zext' 'zext_ln152' <Predicate = (tmp_34 & icmp_ln62)> <Delay = 0.00>
ST_29 : Operation 552 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %idx77"   --->   Operation 552 'store' 'store_ln0' <Predicate = (tmp_34 & icmp_ln62)> <Delay = 0.38>
ST_29 : Operation 553 [1/1] (0.00ns)   --->   "%br_ln152 = br void %for.inc341" [data/benchmarks/gsm/gsm_lpc.c:152]   --->   Operation 553 'br' 'br_ln152' <Predicate = (tmp_34 & icmp_ln62)> <Delay = 0.00>

State 30 <SV = 19> <Delay = 1.42>
ST_30 : Operation 554 [1/1] (0.00ns)   --->   "%speclooptripcount_ln145 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [data/benchmarks/gsm/gsm_lpc.c:145]   --->   Operation 554 'speclooptripcount' 'speclooptripcount_ln145' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 555 [1/1] (0.00ns)   --->   "%specloopname_ln147 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [data/benchmarks/gsm/gsm_lpc.c:147]   --->   Operation 555 'specloopname' 'specloopname_ln147' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 556 [1/2] (0.71ns)   --->   "%L_ACF_load_9 = load i4 %L_ACF_addr_11" [data/benchmarks/gsm/gsm_lpc.c:146]   --->   Operation 556 'load' 'L_ACF_load_9' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_30 : Operation 557 [1/1] (0.00ns)   --->   "%shl_ln146 = shl i64 %L_ACF_load_9, i64 1" [data/benchmarks/gsm/gsm_lpc.c:146]   --->   Operation 557 'shl' 'shl_ln146' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 558 [1/1] (0.71ns)   --->   "%store_ln146 = store i64 %shl_ln146, i4 %L_ACF_addr_11" [data/benchmarks/gsm/gsm_lpc.c:146]   --->   Operation 558 'store' 'store_ln146' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_30 : Operation 559 [1/1] (0.00ns)   --->   "%br_ln144 = br void %for.inc327" [data/benchmarks/gsm/gsm_lpc.c:144]   --->   Operation 559 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>

State 31 <SV = 19> <Delay = 1.17>
ST_31 : Operation 560 [1/1] (0.00ns)   --->   "%idx77_load = load i8 %idx77" [data/benchmarks/gsm/gsm_lpc.c:152]   --->   Operation 560 'load' 'idx77_load' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_31 : Operation 561 [1/1] (0.70ns)   --->   "%icmp_ln152 = icmp_eq  i8 %idx77_load, i8 160" [data/benchmarks/gsm/gsm_lpc.c:152]   --->   Operation 561 'icmp' 'icmp_ln152' <Predicate = (icmp_ln62)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 562 [1/1] (0.70ns)   --->   "%add_ln152 = add i8 %idx77_load, i8 1" [data/benchmarks/gsm/gsm_lpc.c:152]   --->   Operation 562 'add' 'add_ln152' <Predicate = (icmp_ln62)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 563 [1/1] (0.00ns)   --->   "%br_ln152 = br i1 %icmp_ln152, void %for.inc341.split, void %if.end344.loopexit" [data/benchmarks/gsm/gsm_lpc.c:152]   --->   Operation 563 'br' 'br_ln152' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_31 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln152_1 = zext i8 %idx77_load" [data/benchmarks/gsm/gsm_lpc.c:152]   --->   Operation 564 'zext' 'zext_ln152_1' <Predicate = (icmp_ln62 & !icmp_ln152)> <Delay = 0.00>
ST_31 : Operation 565 [1/1] (0.00ns)   --->   "%indata_addr_19 = getelementptr i16 %indata, i64 0, i64 %zext_ln152_1" [data/benchmarks/gsm/gsm_lpc.c:154]   --->   Operation 565 'getelementptr' 'indata_addr_19' <Predicate = (icmp_ln62 & !icmp_ln152)> <Delay = 0.00>
ST_31 : Operation 566 [2/2] (1.17ns)   --->   "%indata_load_8 = load i8 %indata_addr_19" [data/benchmarks/gsm/gsm_lpc.c:154]   --->   Operation 566 'load' 'indata_load_8' <Predicate = (icmp_ln62 & !icmp_ln152)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_31 : Operation 567 [1/1] (0.38ns)   --->   "%store_ln152 = store i8 %add_ln152, i8 %idx77" [data/benchmarks/gsm/gsm_lpc.c:152]   --->   Operation 567 'store' 'store_ln152' <Predicate = (icmp_ln62 & !icmp_ln152)> <Delay = 0.38>
ST_31 : Operation 568 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end344"   --->   Operation 568 'br' 'br_ln0' <Predicate = (icmp_ln62 & icmp_ln152)> <Delay = 0.00>
ST_31 : Operation 569 [1/1] (0.00ns)   --->   "%ret_ln157 = ret" [data/benchmarks/gsm/gsm_lpc.c:157]   --->   Operation 569 'ret' 'ret_ln157' <Predicate = (icmp_ln152) | (!icmp_ln62)> <Delay = 0.00>

State 32 <SV = 20> <Delay = 3.19>
ST_32 : Operation 570 [1/1] (0.00ns)   --->   "%speclooptripcount_ln153 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160" [data/benchmarks/gsm/gsm_lpc.c:153]   --->   Operation 570 'speclooptripcount' 'speclooptripcount_ln153' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 571 [1/1] (0.00ns)   --->   "%specloopname_ln155 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [data/benchmarks/gsm/gsm_lpc.c:155]   --->   Operation 571 'specloopname' 'specloopname_ln155' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 572 [1/2] (1.17ns)   --->   "%indata_load_8 = load i8 %indata_addr_19" [data/benchmarks/gsm/gsm_lpc.c:154]   --->   Operation 572 'load' 'indata_load_8' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_32 : Operation 573 [1/1] (0.84ns)   --->   "%shl_ln154 = shl i16 %indata_load_8, i16 %zext_ln152" [data/benchmarks/gsm/gsm_lpc.c:154]   --->   Operation 573 'shl' 'shl_ln154' <Predicate = true> <Delay = 0.84> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 574 [1/1] (1.17ns)   --->   "%store_ln154 = store i16 %shl_ln154, i8 %indata_addr_19" [data/benchmarks/gsm/gsm_lpc.c:154]   --->   Operation 574 'store' 'store_ln154' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_32 : Operation 575 [1/1] (0.00ns)   --->   "%br_ln152 = br void %for.inc341" [data/benchmarks/gsm/gsm_lpc.c:152]   --->   Operation 575 'br' 'br_ln152' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 8 bit ('k', data/benchmarks/gsm/gsm_lpc.c:39) [5]  (0.000 ns)
	'store' operation 0 bit ('store_ln39', data/benchmarks/gsm/gsm_lpc.c:39) of constant 0 on local variable 'k', data/benchmarks/gsm/gsm_lpc.c:39 [8]  (0.387 ns)

 <State 2>: 1.307ns
The critical path consists of the following:
	'load' operation 16 bit ('smax_load', data/benchmarks/gsm/gsm_add.c:105->data/benchmarks/gsm/gsm_lpc.c:60) on local variable 'smax', data/benchmarks/gsm/gsm_lpc.c:41 [34]  (0.000 ns)
	'xor' operation 32 bit ('a', data/benchmarks/gsm/gsm_add.c:105->data/benchmarks/gsm/gsm_lpc.c:60) [44]  (0.278 ns)
	'icmp' operation 1 bit ('icmp_ln112', data/benchmarks/gsm/gsm_add.c:112->data/benchmarks/gsm/gsm_lpc.c:60) [47]  (0.785 ns)
	'xor' operation 1 bit ('xor_ln112', data/benchmarks/gsm/gsm_add.c:112->data/benchmarks/gsm/gsm_lpc.c:60) [73]  (0.000 ns)
	'and' operation 1 bit ('and_ln107_7', data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60) [74]  (0.000 ns)
	'and' operation 1 bit ('and_ln107_8', data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60) [75]  (0.122 ns)
	'or' operation 1 bit ('or_ln107', data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60) [77]  (0.122 ns)

 <State 3>: 3.620ns
The critical path consists of the following:
	'load' operation 16 bit ('a', data/benchmarks/gsm/gsm_lpc.c:51) on array 'indata' [22]  (1.177 ns)
	'sub' operation 16 bit ('sub_ln67', data/benchmarks/gsm/gsm_add.c:67->data/benchmarks/gsm/gsm_lpc.c:51) [25]  (0.785 ns)
	'select' operation 16 bit ('select_ln67', data/benchmarks/gsm/gsm_add.c:67->data/benchmarks/gsm/gsm_lpc.c:51) [26]  (0.000 ns)
	'select' operation 16 bit ('temp', data/benchmarks/gsm/gsm_add.c:67->data/benchmarks/gsm/gsm_lpc.c:51) [27]  (0.243 ns)
	'icmp' operation 1 bit ('icmp_ln52', data/benchmarks/gsm/gsm_lpc.c:52) [28]  (0.785 ns)
	'select' operation 16 bit ('smax', data/benchmarks/gsm/gsm_lpc.c:52) [29]  (0.243 ns)
	'store' operation 0 bit ('store_ln41', data/benchmarks/gsm/gsm_lpc.c:41) of variable 'smax', data/benchmarks/gsm/gsm_lpc.c:52 on local variable 'smax', data/benchmarks/gsm/gsm_lpc.c:41 [31]  (0.387 ns)

 <State 4>: 4.397ns
The critical path consists of the following:
	'load' operation 4 bit ('bitoff_load_4', data/benchmarks/gsm/gsm_add.c:114->data/benchmarks/gsm/gsm_lpc.c:60) on array 'bitoff' [59]  (0.610 ns)
	'add' operation 4 bit ('add_ln112_5', data/benchmarks/gsm/gsm_add.c:112->data/benchmarks/gsm/gsm_lpc.c:60) [60]  (0.708 ns)
	'select' operation 5 bit ('select_ln107', data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60) [76]  (0.000 ns)
	'select' operation 5 bit ('select_ln107_5', data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60) [80]  (0.278 ns)
	'select' operation 6 bit ('select_ln107_6', data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60) [83]  (0.000 ns)
	'sub' operation 6 bit ('scalauto', data/benchmarks/gsm/gsm_lpc.c:60) [84]  (0.706 ns)
	'select' operation 6 bit ('scalauto', data/benchmarks/gsm/gsm_lpc.c:57) [85]  (0.293 ns)
	'add' operation 6 bit ('add_ln62', data/benchmarks/gsm/gsm_lpc.c:62) [87]  (0.706 ns)
	'icmp' operation 1 bit ('icmp_ln62_1', data/benchmarks/gsm/gsm_lpc.c:62) [89]  (0.708 ns)
	'store' operation 0 bit ('store_ln39', data/benchmarks/gsm/gsm_lpc.c:39) of constant 0 on local variable 'k', data/benchmarks/gsm/gsm_lpc.c:39 [97]  (0.387 ns)

 <State 5>: 1.177ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('indata_addr_2', data/benchmarks/gsm/gsm_lpc.c:73) [121]  (0.000 ns)
	'load' operation 16 bit ('sl', data/benchmarks/gsm/gsm_lpc.c:73) on array 'indata' [122]  (1.177 ns)

 <State 6>: 2.173ns
The critical path consists of the following:
	'load' operation 16 bit ('a', data/benchmarks/gsm/gsm_lpc.c:67) on array 'indata' [109]  (1.177 ns)
	'mul' operation 31 bit of DSP[112] ('mul_ln59', data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:67) [111]  (0.996 ns)

 <State 7>: 0.996ns
The critical path consists of the following:
	'mul' operation 31 bit of DSP[112] ('mul_ln59', data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:67) [111]  (0.996 ns)

 <State 8>: 0.645ns
The critical path consists of the following:
	'mul' operation 31 bit of DSP[112] ('mul_ln59', data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:67) [111]  (0.000 ns)
	'add' operation 31 bit of DSP[112] ('prod', data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:67) [112]  (0.645 ns)

 <State 9>: 1.822ns
The critical path consists of the following:
	'add' operation 31 bit of DSP[112] ('prod', data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:67) [112]  (0.645 ns)
	'store' operation 0 bit ('store_ln67', data/benchmarks/gsm/gsm_lpc.c:67) of variable 'trunc_ln1', data/benchmarks/gsm/gsm_add.c:61->data/benchmarks/gsm/gsm_lpc.c:67 on array 'indata' [114]  (1.177 ns)

 <State 10>: 1.177ns
The critical path consists of the following:
	'load' operation 16 bit ('sl', data/benchmarks/gsm/gsm_lpc.c:73) on array 'indata' [122]  (1.177 ns)

 <State 11>: 1.177ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('indata_addr_4', data/benchmarks/gsm/gsm_lpc.c:88) [164]  (0.000 ns)
	'load' operation 16 bit ('sl', data/benchmarks/gsm/gsm_lpc.c:88) on array 'indata' [165]  (1.177 ns)

 <State 12>: 1.177ns
The critical path consists of the following:
	'load' operation 16 bit ('sl', data/benchmarks/gsm/gsm_lpc.c:88) on array 'indata' [165]  (1.177 ns)

 <State 13>: 1.177ns
The critical path consists of the following:
	'load' operation 16 bit ('sl', data/benchmarks/gsm/gsm_lpc.c:97) on array 'indata' [183]  (1.177 ns)

 <State 14>: 4.569ns
The critical path consists of the following:
	'load' operation 16 bit ('sl', data/benchmarks/gsm/gsm_lpc.c:110) on array 'indata' [209]  (1.177 ns)
	'add' operation 17 bit of DSP[234] ('tmp27', data/benchmarks/gsm/gsm_lpc.c:111) [232]  (2.396 ns)
	'mul' operation 33 bit of DSP[234] ('tmp28', data/benchmarks/gsm/gsm_lpc.c:111) [234]  (0.996 ns)

 <State 15>: 3.869ns
The critical path consists of the following:
	'load' operation 16 bit ('sl', data/benchmarks/gsm/gsm_lpc.c:85) on array 'indata' [156]  (1.177 ns)
	'add' operation 17 bit of DSP[275] ('tmp25', data/benchmarks/gsm/gsm_lpc.c:104) [228]  (1.696 ns)
	'mul' operation 33 bit of DSP[275] ('tmp26', data/benchmarks/gsm/gsm_lpc.c:104) [230]  (0.996 ns)

 <State 16>: 2.585ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln111', data/benchmarks/gsm/gsm_lpc.c:111) [212]  (1.940 ns)
	'add' operation 33 bit of DSP[256] ('add_ln119_5', data/benchmarks/gsm/gsm_lpc.c:119) [256]  (0.645 ns)

 <State 17>: 3.170ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln109', data/benchmarks/gsm/gsm_lpc.c:109) [204]  (1.940 ns)
	'add' operation 64 bit ('add_ln124_1', data/benchmarks/gsm/gsm_lpc.c:124) [295]  (0.000 ns)
	'add' operation 64 bit ('add_ln124', data/benchmarks/gsm/gsm_lpc.c:124) [298]  (0.843 ns)
	'store' operation 0 bit ('store_ln124', data/benchmarks/gsm/gsm_lpc.c:124) of variable 'add_ln124', data/benchmarks/gsm/gsm_lpc.c:124 on local variable 'empty_86' [314]  (0.387 ns)

 <State 18>: 2.765ns
The critical path consists of the following:
	'add' operation 33 bit of DSP[254] ('add_ln119_4', data/benchmarks/gsm/gsm_lpc.c:119) [254]  (0.645 ns)
	'add' operation 34 bit ('add_ln119_7', data/benchmarks/gsm/gsm_lpc.c:119) [259]  (0.890 ns)
	'add' operation 64 bit ('add_ln119', data/benchmarks/gsm/gsm_lpc.c:119) [261]  (0.843 ns)
	'store' operation 0 bit ('store_ln119', data/benchmarks/gsm/gsm_lpc.c:119) of variable 'add_ln119', data/benchmarks/gsm/gsm_lpc.c:119 on local variable 'empty_81' [319]  (0.387 ns)

 <State 19>: 1.882ns
The critical path consists of the following:
	'load' operation 8 bit ('idx_load', data/benchmarks/gsm/gsm_lpc.c:43) on local variable 'idx' [324]  (0.000 ns)
	'add' operation 8 bit ('add_ln131', data/benchmarks/gsm/gsm_lpc.c:131) [344]  (0.705 ns)
	'getelementptr' operation 8 bit ('indata_addr_10', data/benchmarks/gsm/gsm_lpc.c:131) [346]  (0.000 ns)
	'load' operation 16 bit ('sl', data/benchmarks/gsm/gsm_lpc.c:131) on array 'indata' [347]  (1.177 ns)

 <State 20>: 1.882ns
The critical path consists of the following:
	'add' operation 8 bit ('add_ln43', data/benchmarks/gsm/gsm_lpc.c:43) [342]  (0.705 ns)
	'getelementptr' operation 8 bit ('indata_addr_11', data/benchmarks/gsm/gsm_lpc.c:133) [352]  (0.000 ns)
	'load' operation 16 bit ('indata_load', data/benchmarks/gsm/gsm_lpc.c:133) on array 'indata' [353]  (1.177 ns)

 <State 21>: 4.651ns
The critical path consists of the following:
	'load' operation 16 bit ('indata_load_1', data/benchmarks/gsm/gsm_lpc.c:134) on array 'indata' [361]  (1.177 ns)
	'mul' operation 32 bit ('mul_ln134', data/benchmarks/gsm/gsm_lpc.c:134) [363]  (1.940 ns)
	'add' operation 64 bit ('add_ln134_1', data/benchmarks/gsm/gsm_lpc.c:134) [365]  (1.147 ns)
	'store' operation 0 bit ('store_ln134', data/benchmarks/gsm/gsm_lpc.c:134) of variable 'add_ln134_1', data/benchmarks/gsm/gsm_lpc.c:134 on local variable 'empty_83' [418]  (0.387 ns)

 <State 22>: 4.651ns
The critical path consists of the following:
	'load' operation 16 bit ('indata_load_3', data/benchmarks/gsm/gsm_lpc.c:136) on array 'indata' [377]  (1.177 ns)
	'mul' operation 32 bit ('mul_ln136', data/benchmarks/gsm/gsm_lpc.c:136) [379]  (1.940 ns)
	'add' operation 64 bit ('add_ln136_1', data/benchmarks/gsm/gsm_lpc.c:136) [381]  (1.147 ns)
	'store' operation 0 bit ('store_ln136', data/benchmarks/gsm/gsm_lpc.c:136) of variable 'add_ln136_1', data/benchmarks/gsm/gsm_lpc.c:136 on local variable 'empty_85' [416]  (0.387 ns)

 <State 23>: 4.651ns
The critical path consists of the following:
	'load' operation 16 bit ('indata_load_5', data/benchmarks/gsm/gsm_lpc.c:138) on array 'indata' [393]  (1.177 ns)
	'mul' operation 32 bit ('mul_ln138', data/benchmarks/gsm/gsm_lpc.c:138) [395]  (1.940 ns)
	'add' operation 64 bit ('add_ln138_1', data/benchmarks/gsm/gsm_lpc.c:138) [397]  (1.147 ns)
	'store' operation 0 bit ('store_ln138', data/benchmarks/gsm/gsm_lpc.c:138) of variable 'add_ln138_1', data/benchmarks/gsm/gsm_lpc.c:138 on local variable 'empty_87' [414]  (0.387 ns)

 <State 24>: 4.651ns
The critical path consists of the following:
	'load' operation 16 bit ('indata_load_7', data/benchmarks/gsm/gsm_lpc.c:140) on array 'indata' [406]  (1.177 ns)
	'mul' operation 32 bit ('mul_ln140', data/benchmarks/gsm/gsm_lpc.c:140) [408]  (1.940 ns)
	'add' operation 64 bit ('add_ln140', data/benchmarks/gsm/gsm_lpc.c:140) [410]  (1.147 ns)
	'store' operation 0 bit ('store_ln140', data/benchmarks/gsm/gsm_lpc.c:140) of variable 'add_ln140', data/benchmarks/gsm/gsm_lpc.c:140 on local variable 'empty_89' [412]  (0.387 ns)

 <State 25>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('p_load63', data/benchmarks/gsm/gsm_lpc.c:134) on local variable 'empty_83' [428]  (0.000 ns)
	'store' operation 0 bit ('store_ln134', data/benchmarks/gsm/gsm_lpc.c:134) of variable 'p_load63', data/benchmarks/gsm/gsm_lpc.c:134 on array 'L_ACF' [437]  (0.714 ns)

 <State 26>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('p_load59', data/benchmarks/gsm/gsm_lpc.c:136) on local variable 'empty_85' [430]  (0.000 ns)
	'store' operation 0 bit ('store_ln136', data/benchmarks/gsm/gsm_lpc.c:136) of variable 'p_load59', data/benchmarks/gsm/gsm_lpc.c:136 on array 'L_ACF' [439]  (0.714 ns)

 <State 27>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('p_load55', data/benchmarks/gsm/gsm_lpc.c:138) on local variable 'empty_87' [432]  (0.000 ns)
	'store' operation 0 bit ('store_ln138', data/benchmarks/gsm/gsm_lpc.c:138) of variable 'p_load55', data/benchmarks/gsm/gsm_lpc.c:138 on array 'L_ACF' [441]  (0.714 ns)

 <State 28>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('p_load51', data/benchmarks/gsm/gsm_lpc.c:140) on local variable 'empty_89' [434]  (0.000 ns)
	'store' operation 0 bit ('store_ln140', data/benchmarks/gsm/gsm_lpc.c:140) of variable 'p_load51', data/benchmarks/gsm/gsm_lpc.c:140 on array 'L_ACF' [443]  (0.714 ns)

 <State 29>: 1.094ns
The critical path consists of the following:
	'load' operation 5 bit ('k', data/benchmarks/gsm/gsm_lpc.c:144) on local variable 'k', data/benchmarks/gsm/gsm_lpc.c:39 [447]  (0.000 ns)
	'add' operation 5 bit ('add_ln144', data/benchmarks/gsm/gsm_lpc.c:144) [458]  (0.707 ns)
	'store' operation 0 bit ('store_ln39', data/benchmarks/gsm/gsm_lpc.c:39) of variable 'add_ln144', data/benchmarks/gsm/gsm_lpc.c:144 on local variable 'k', data/benchmarks/gsm/gsm_lpc.c:39 [459]  (0.387 ns)

 <State 30>: 1.428ns
The critical path consists of the following:
	'load' operation 64 bit ('L_ACF_load_9', data/benchmarks/gsm/gsm_lpc.c:146) on array 'L_ACF' [455]  (0.714 ns)
	'shl' operation 64 bit ('shl_ln146', data/benchmarks/gsm/gsm_lpc.c:146) [456]  (0.000 ns)
	'store' operation 0 bit ('store_ln146', data/benchmarks/gsm/gsm_lpc.c:146) of variable 'shl_ln146', data/benchmarks/gsm/gsm_lpc.c:146 on array 'L_ACF' [457]  (0.714 ns)

 <State 31>: 1.177ns
The critical path consists of the following:
	'load' operation 8 bit ('idx77_load', data/benchmarks/gsm/gsm_lpc.c:152) on local variable 'idx77' [470]  (0.000 ns)
	'getelementptr' operation 8 bit ('indata_addr_19', data/benchmarks/gsm/gsm_lpc.c:154) [478]  (0.000 ns)
	'load' operation 16 bit ('indata_load_8', data/benchmarks/gsm/gsm_lpc.c:154) on array 'indata' [479]  (1.177 ns)

 <State 32>: 3.198ns
The critical path consists of the following:
	'load' operation 16 bit ('indata_load_8', data/benchmarks/gsm/gsm_lpc.c:154) on array 'indata' [479]  (1.177 ns)
	'shl' operation 16 bit ('shl_ln154', data/benchmarks/gsm/gsm_lpc.c:154) [480]  (0.844 ns)
	'store' operation 0 bit ('store_ln154', data/benchmarks/gsm/gsm_lpc.c:154) of variable 'shl_ln154', data/benchmarks/gsm/gsm_lpc.c:154 on array 'indata' [481]  (1.177 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
