<h2 id="Ncore3.6.4FSYS:2024w29:-Highlights:">Highlights:</h2><ul><li><p>Wrapped up the activity on Ncore3.2.6 Intel regressions</p></li><li><p>New mesh topology configurations {hw_cfg_resiltech_mesh_mpf and hw_cfg_17_mesh_mpf} brought up at fsys in Ncore 3.6.4 and added the applicable tests and included these new configs in the weekly fsys regression</p></li><li><p>Triaging of the Ncore 3.6.4 Fsys regressions failures in progress</p></li></ul><h3 id="Ncore3.6.4FSYS:2024w29:-Naveen:">Naveen:</h3><ul><li><p>Triaging the fsys failure from regression</p><ul><li><p><a class="external-link" href="http://dev.arteris.com/dv_reg_ncore/regression/2024_07_13_001558/regression_report_2024_07_13_001558.html" rel="nofollow">http://dev.arteris.com/dv_reg_ncore/regression/2024_07_13_001558/regression_report_2024_07_13_001558.html</a></p></li><li><p><a class="external-link" href="http://dev.arteris.com/dv_reg_ncore/regression/2024_07_17_233351/regression_report_2024_07_17_233351.html" rel="nofollow">http://dev.arteris.com/dv_reg_ncore/regression/2024_07_17_233351/regression_report_2024_07_17_233351.html</a></p></li><li><p><a class="external-link" href="http://dev.arteris.com/dv_reg_ncore/regression/2024_07_19_194933/regression_report_2024_07_19_194933.html" rel="nofollow">http://dev.arteris.com/dv_reg_ncore/regression/2024_07_19_194933/regression_report_2024_07_19_194933.html</a></p></li></ul></li><li><p>Worked on the below JIRAs</p><ul><li><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-14815" >
                <a href="https://arterisip.atlassian.net/browse/CONC-14815?src=confmacro" class="jira-issue-key">CONC-14815</a>
                            </span>
 </p></li><li><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-15039" >
                <a href="https://arterisip.atlassian.net/browse/CONC-15039?src=confmacro" class="jira-issue-key">CONC-15039</a>
                            </span>
 </p></li><li><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-15040" >
                <a href="https://arterisip.atlassian.net/browse/CONC-15040?src=confmacro" class="jira-issue-key">CONC-15040</a>
                            </span>
 </p></li><li><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-14815" >
                <a href="https://arterisip.atlassian.net/browse/CONC-14815?src=confmacro" class="jira-issue-key">CONC-14815</a>
                            </span>
 </p></li><li><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-14895" >
                <a href="https://arterisip.atlassian.net/browse/CONC-14895?src=confmacro" class="jira-issue-key">CONC-14895</a>
                            </span>
 </p></li></ul></li></ul><h3 id="Ncore3.6.4FSYS:2024w29:-Urvish:">Urvish :</h3><ul><li><p>Triaged failure from fsys intel regression - <a class="external-link" href="http://dev.arteris.com/dv_reg_ncore/regression/2024_07_06_0717/regression_report_2024_07_06_0717.html" rel="nofollow">regression_report_2024_07_06_0717.html</a></p><ul><li><p>Opened/Debugged <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15027" rel="nofollow">CONC-15027</a>  :  m_ioaiu2_env.m_scb [TCU SCB] Outgoing SMI WR command request has an previous AxID dependency txn that hasn't reached the qualified event (GPRA.ReadID:0, GPRA.WriteID:0)(PCIE ordering(AxCache:0b1011, GPRA OR:0b01000): TransOrderMode:pcieOrderMode)</p></li></ul></li><li><p>Resolved these DV failures as won’t fix for intel release (duplicate &amp; fixed by FSYS team in ncore3.4, see linked jiras) since ~98.5% pass rate in fsys intel regression is achieved in two consecutive regressions after fixing all other FSYS issues. - <a class="external-link" href="http://dev.arteris.com/dv_reg_ncore/regression/2024_07_12_2330/regression_report_2024_07_12_2330.html" rel="nofollow">regression_report_2024_07_12_2330.html</a> <a class="external-link" href="http://dev.arteris.com/dv_reg_ncore/regression/2024_07_11_1744/regression_report_2024_07_11_1744.html" rel="nofollow">regression_report_2024_07_11_1744.html</a></p><ul><li><p>Resolved <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15027" rel="nofollow">CONC-15027</a> :  m_ioaiu2_env.m_scb [TCU SCB] Outgoing SMI WR command request has an previous AxID dependency txn that hasn't reached the qualified event (GPRA.ReadID:0, GPRA.WriteID:0)(PCIE ordering(AxCache:0b1011, GPRA OR:0b01000): TransOrderMode:pcieOrderMode)</p></li><li><p>Resolved <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-14956" rel="nofollow">CONC-14956</a>  : fsys sysco : ErrorAttempt to dereference null class reference</p></li><li><p>Resolved <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-14993" rel="nofollow">CONC-14993</a>  : [HBFAIL] Heart Beat Failure Objection:</p></li><li><p>Resolved <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15003" rel="nofollow">CONC-15003</a> : [CHI-AIU0 SCB ERROR] COMPDATA RESP field value unexpected for WriteEvictFull.</p></li><li><p>Resolved  <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-14952" rel="nofollow">CONC-14952</a> : fsys sysco test failure : Above fields of DM_CMT_REQ have mismatched</p></li><li><p>Resolved <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-14980" rel="nofollow">CONC-14980</a> : qchannel_all_aius_noncoh_read test: randomize failure</p></li></ul></li><li><p>ncore3.6/3.7</p><ul><li><p>Resolved <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-14900" rel="nofollow">CONC-14900</a>   : Self-checking test, Write followed by Read to DMI :  DMI not returning result of DTW</p></li><li><p>Resolved  <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-14676" rel="nofollow">CONC-14676</a>  : IOAIU-0 DMI [0][IG-0] Data Mismatch.</p></li><li><p>Opened/Debugged <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15031" rel="nofollow">CONC-15031</a>  : checkin failure FSYS, fail from dii scoreboard check: outstanding ax on other channel</p></li><li><p>Debugged <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15040" rel="nofollow">CONC-15040</a> : DTR_REQ CMSTATUS mismatch: t exp 0 act 1 access_size=2 addr[3]=0 DBAD asserted=0</p></li><li><p>Debugged <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15039" rel="nofollow">CONC-15039</a> : CHI crsp packet mismatch</p></li><li><p>Working on <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15014" rel="nofollow">CONC-15014</a> : Verify Snoop-Me generation in a fsys configuration with SMC+atomics</p></li><li><p>Opened/Debugged <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15048" rel="nofollow">CONC-15048</a> : [dmi2:processDtrReq] Exp smi_cmstatus: 8'b0000_0001 in DTRreq due To cacheHit for Exclusive NcRd, Actual smi_cmstatus: 'b0</p></li></ul></li></ul>