

================================================================
== Vitis HLS Report for 'forwardPropagation_64_8_s'
================================================================
* Date:           Fri Mar 21 12:03:28 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.954 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      374|      374|  3.740 us|  3.740 us|  374|  374|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.79>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%C_0 = alloca i64 1" [../layer.h:77->../layer.h:157]   --->   Operation 16 'alloca' 'C_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%net_0 = alloca i64 1" [../layer.h:159]   --->   Operation 17 'alloca' 'net_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%output_0 = alloca i64 1" [../activation.cpp:12->../layer.h:170]   --->   Operation 18 'alloca' 'output_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%C_0_addr = getelementptr i64 %C_0, i64 0, i64 0"   --->   Operation 19 'getelementptr' 'C_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%C_0_addr_17 = getelementptr i64 %C_0, i64 0, i64 1"   --->   Operation 20 'getelementptr' 'C_0_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %C_0_addr"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %C_0_addr_17"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%net_0_addr = getelementptr i64 %net_0, i64 0, i64 0"   --->   Operation 23 'getelementptr' 'net_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%net_0_addr_17 = getelementptr i64 %net_0, i64 0, i64 1"   --->   Operation 24 'getelementptr' 'net_0_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %net_0_addr"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %net_0_addr_17"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%C_0_addr_18 = getelementptr i64 %C_0, i64 0, i64 2"   --->   Operation 27 'getelementptr' 'C_0_addr_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%C_0_addr_19 = getelementptr i64 %C_0, i64 0, i64 3"   --->   Operation 28 'getelementptr' 'C_0_addr_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %C_0_addr_18"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 30 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %C_0_addr_19"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%net_0_addr_18 = getelementptr i64 %net_0, i64 0, i64 2"   --->   Operation 31 'getelementptr' 'net_0_addr_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%net_0_addr_19 = getelementptr i64 %net_0, i64 0, i64 3"   --->   Operation 32 'getelementptr' 'net_0_addr_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %net_0_addr_18"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 34 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %net_0_addr_19"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 0.79>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%C_0_addr_20 = getelementptr i64 %C_0, i64 0, i64 4"   --->   Operation 35 'getelementptr' 'C_0_addr_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%C_0_addr_21 = getelementptr i64 %C_0, i64 0, i64 5"   --->   Operation 36 'getelementptr' 'C_0_addr_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %C_0_addr_20"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 38 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %C_0_addr_21"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%net_0_addr_20 = getelementptr i64 %net_0, i64 0, i64 4"   --->   Operation 39 'getelementptr' 'net_0_addr_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%net_0_addr_21 = getelementptr i64 %net_0, i64 0, i64 5"   --->   Operation 40 'getelementptr' 'net_0_addr_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %net_0_addr_20"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 42 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %net_0_addr_21"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 0.79>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%C_0_addr_22 = getelementptr i64 %C_0, i64 0, i64 6"   --->   Operation 43 'getelementptr' 'C_0_addr_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%C_0_addr_23 = getelementptr i64 %C_0, i64 0, i64 7"   --->   Operation 44 'getelementptr' 'C_0_addr_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %C_0_addr_22"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 46 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %C_0_addr_23"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%net_0_addr_22 = getelementptr i64 %net_0, i64 0, i64 6"   --->   Operation 47 'getelementptr' 'net_0_addr_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%net_0_addr_23 = getelementptr i64 %net_0, i64 0, i64 7"   --->   Operation 48 'getelementptr' 'net_0_addr_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %net_0_addr_22"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 50 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %net_0_addr_23"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 0.79>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%p_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read85"   --->   Operation 51 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%p_read_79 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read84"   --->   Operation 52 'read' 'p_read_79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%p_read_80 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read83"   --->   Operation 53 'read' 'p_read_80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%p_read_81 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read82"   --->   Operation 54 'read' 'p_read_81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%p_read_82 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read81"   --->   Operation 55 'read' 'p_read_82' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%p_read_83 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read80"   --->   Operation 56 'read' 'p_read_83' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%p_read_84 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read79"   --->   Operation 57 'read' 'p_read_84' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%p_read_85 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read78"   --->   Operation 58 'read' 'p_read_85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%p_read_86 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read77"   --->   Operation 59 'read' 'p_read_86' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%p_read_87 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read76"   --->   Operation 60 'read' 'p_read_87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%p_read_88 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read75"   --->   Operation 61 'read' 'p_read_88' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%p_read_89 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read74"   --->   Operation 62 'read' 'p_read_89' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%p_read_90 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read73"   --->   Operation 63 'read' 'p_read_90' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%p_read_91 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read72"   --->   Operation 64 'read' 'p_read_91' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%p_read_92 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read71"   --->   Operation 65 'read' 'p_read_92' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%p_read_93 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read70"   --->   Operation 66 'read' 'p_read_93' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%p_read_94 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read69"   --->   Operation 67 'read' 'p_read_94' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%p_read_95 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read68"   --->   Operation 68 'read' 'p_read_95' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%p_read_96 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read67"   --->   Operation 69 'read' 'p_read_96' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%p_read_97 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read66"   --->   Operation 70 'read' 'p_read_97' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%p_read_98 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read65"   --->   Operation 71 'read' 'p_read_98' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%p_read_99 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read64"   --->   Operation 72 'read' 'p_read_99' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%p_read_100 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read63"   --->   Operation 73 'read' 'p_read_100' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%p_read_101 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read62"   --->   Operation 74 'read' 'p_read_101' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%p_read_102 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read61"   --->   Operation 75 'read' 'p_read_102' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%p_read_103 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read60"   --->   Operation 76 'read' 'p_read_103' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%p_read_104 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read59"   --->   Operation 77 'read' 'p_read_104' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%p_read_105 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read58"   --->   Operation 78 'read' 'p_read_105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%p_read_106 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read57"   --->   Operation 79 'read' 'p_read_106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%p_read_107 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read56"   --->   Operation 80 'read' 'p_read_107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%p_read_108 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read55"   --->   Operation 81 'read' 'p_read_108' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%p_read_109 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read54"   --->   Operation 82 'read' 'p_read_109' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%p_read_110 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read53"   --->   Operation 83 'read' 'p_read_110' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%p_read_111 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read52"   --->   Operation 84 'read' 'p_read_111' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%p_read_112 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read51"   --->   Operation 85 'read' 'p_read_112' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%p_read_113 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read50"   --->   Operation 86 'read' 'p_read_113' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%p_read_114 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read49"   --->   Operation 87 'read' 'p_read_114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%p_read_115 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read48"   --->   Operation 88 'read' 'p_read_115' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%p_read_116 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read47"   --->   Operation 89 'read' 'p_read_116' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%p_read_117 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read46"   --->   Operation 90 'read' 'p_read_117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%p_read_118 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read45"   --->   Operation 91 'read' 'p_read_118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%p_read_119 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read44"   --->   Operation 92 'read' 'p_read_119' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%p_read_120 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read43"   --->   Operation 93 'read' 'p_read_120' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%p_read_121 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read42"   --->   Operation 94 'read' 'p_read_121' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%p_read_122 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read41"   --->   Operation 95 'read' 'p_read_122' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%p_read_123 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read40"   --->   Operation 96 'read' 'p_read_123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%p_read_124 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read39"   --->   Operation 97 'read' 'p_read_124' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%p_read_125 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read38"   --->   Operation 98 'read' 'p_read_125' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%p_read_126 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read37"   --->   Operation 99 'read' 'p_read_126' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%p_read_127 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read36"   --->   Operation 100 'read' 'p_read_127' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%p_read_128 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read35"   --->   Operation 101 'read' 'p_read_128' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%p_read_129 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read34"   --->   Operation 102 'read' 'p_read_129' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%p_read_130 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read33"   --->   Operation 103 'read' 'p_read_130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%p_read_131 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read32"   --->   Operation 104 'read' 'p_read_131' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%p_read_132 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read31"   --->   Operation 105 'read' 'p_read_132' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%p_read_133 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read30"   --->   Operation 106 'read' 'p_read_133' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%p_read_134 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read29"   --->   Operation 107 'read' 'p_read_134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%p_read_135 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read28"   --->   Operation 108 'read' 'p_read_135' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%p_read_136 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read27"   --->   Operation 109 'read' 'p_read_136' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%p_read_137 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read26"   --->   Operation 110 'read' 'p_read_137' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%p_read_138 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read25"   --->   Operation 111 'read' 'p_read_138' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%p_read_139 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read24"   --->   Operation 112 'read' 'p_read_139' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%p_read_140 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read23"   --->   Operation 113 'read' 'p_read_140' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%p_read_141 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read8"   --->   Operation 114 'read' 'p_read_141' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [2/2] (0.00ns)   --->   "%call_ln0 = call void @forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_81_1, i64 %C_0, i4096 %weights_l1, i64 %p_read_141, i64 %p_read_140, i64 %p_read_139, i64 %p_read_138, i64 %p_read_137, i64 %p_read_136, i64 %p_read_135, i64 %p_read_134, i64 %p_read_133, i64 %p_read_132, i64 %p_read_131, i64 %p_read_130, i64 %p_read_129, i64 %p_read_128, i64 %p_read_127, i64 %p_read_126, i64 %p_read_125, i64 %p_read_124, i64 %p_read_123, i64 %p_read_122, i64 %p_read_121, i64 %p_read_120, i64 %p_read_119, i64 %p_read_118, i64 %p_read_117, i64 %p_read_116, i64 %p_read_115, i64 %p_read_114, i64 %p_read_113, i64 %p_read_112, i64 %p_read_111, i64 %p_read_110, i64 %p_read_109, i64 %p_read_108, i64 %p_read_107, i64 %p_read_106, i64 %p_read_105, i64 %p_read_104, i64 %p_read_103, i64 %p_read_102, i64 %p_read_101, i64 %p_read_100, i64 %p_read_99, i64 %p_read_98, i64 %p_read_97, i64 %p_read_96, i64 %p_read_95, i64 %p_read_94, i64 %p_read_93, i64 %p_read_92, i64 %p_read_91, i64 %p_read_90, i64 %p_read_89, i64 %p_read_88, i64 %p_read_87, i64 %p_read_86, i64 %p_read_85, i64 %p_read_84, i64 %p_read_83, i64 %p_read_82, i64 %p_read_81, i64 %p_read_80, i64 %p_read_79, i64 %p_read"   --->   Operation 115 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr i64 %output_0, i64 0, i64 0"   --->   Operation 116 'getelementptr' 'output_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%output_0_addr_8 = getelementptr i64 %output_0, i64 0, i64 1"   --->   Operation 117 'getelementptr' 'output_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %output_0_addr"   --->   Operation 118 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_5 : Operation 119 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %output_0_addr_8"   --->   Operation 119 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 0.79>
ST_6 : Operation 120 [1/2] (0.00ns)   --->   "%call_ln0 = call void @forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_81_1, i64 %C_0, i4096 %weights_l1, i64 %p_read_141, i64 %p_read_140, i64 %p_read_139, i64 %p_read_138, i64 %p_read_137, i64 %p_read_136, i64 %p_read_135, i64 %p_read_134, i64 %p_read_133, i64 %p_read_132, i64 %p_read_131, i64 %p_read_130, i64 %p_read_129, i64 %p_read_128, i64 %p_read_127, i64 %p_read_126, i64 %p_read_125, i64 %p_read_124, i64 %p_read_123, i64 %p_read_122, i64 %p_read_121, i64 %p_read_120, i64 %p_read_119, i64 %p_read_118, i64 %p_read_117, i64 %p_read_116, i64 %p_read_115, i64 %p_read_114, i64 %p_read_113, i64 %p_read_112, i64 %p_read_111, i64 %p_read_110, i64 %p_read_109, i64 %p_read_108, i64 %p_read_107, i64 %p_read_106, i64 %p_read_105, i64 %p_read_104, i64 %p_read_103, i64 %p_read_102, i64 %p_read_101, i64 %p_read_100, i64 %p_read_99, i64 %p_read_98, i64 %p_read_97, i64 %p_read_96, i64 %p_read_95, i64 %p_read_94, i64 %p_read_93, i64 %p_read_92, i64 %p_read_91, i64 %p_read_90, i64 %p_read_89, i64 %p_read_88, i64 %p_read_87, i64 %p_read_86, i64 %p_read_85, i64 %p_read_84, i64 %p_read_83, i64 %p_read_82, i64 %p_read_81, i64 %p_read_80, i64 %p_read_79, i64 %p_read"   --->   Operation 120 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%output_0_addr_9 = getelementptr i64 %output_0, i64 0, i64 2"   --->   Operation 121 'getelementptr' 'output_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%output_0_addr_10 = getelementptr i64 %output_0, i64 0, i64 3"   --->   Operation 122 'getelementptr' 'output_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %output_0_addr_9"   --->   Operation 123 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 124 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %output_0_addr_10"   --->   Operation 124 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 2.13>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%biases_val_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %biases_val"   --->   Operation 125 'read' 'biases_val_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [2/2] (2.13ns)   --->   "%call_ln0 = call void @forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_161_1, i64 %C_0, i512 %biases_val_read, i64 %net_0"   --->   Operation 126 'call' 'call_ln0' <Predicate = true> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%output_0_addr_11 = getelementptr i64 %output_0, i64 0, i64 4"   --->   Operation 127 'getelementptr' 'output_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%output_0_addr_12 = getelementptr i64 %output_0, i64 0, i64 5"   --->   Operation 128 'getelementptr' 'output_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %output_0_addr_11"   --->   Operation 129 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_7 : Operation 130 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %output_0_addr_12"   --->   Operation 130 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 0.79>
ST_8 : Operation 131 [1/2] (0.00ns)   --->   "%call_ln0 = call void @forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_161_1, i64 %C_0, i512 %biases_val_read, i64 %net_0"   --->   Operation 131 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%output_0_addr_13 = getelementptr i64 %output_0, i64 0, i64 6"   --->   Operation 132 'getelementptr' 'output_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%output_0_addr_14 = getelementptr i64 %output_0, i64 0, i64 7"   --->   Operation 133 'getelementptr' 'output_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %output_0_addr_13"   --->   Operation 134 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 135 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %output_0_addr_14"   --->   Operation 135 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 136 [2/2] (0.00ns)   --->   "%call_ln0 = call void @forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_13_1, i64 %net_0, i64 %output_0"   --->   Operation 136 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 137 [1/2] (0.00ns)   --->   "%call_ln0 = call void @forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_13_1, i64 %net_0, i64 %output_0"   --->   Operation 137 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.79>
ST_11 : Operation 138 [2/2] (0.79ns)   --->   "%output_0_load = load i3 %output_0_addr" [../layer.h:170]   --->   Operation 138 'load' 'output_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_11 : Operation 139 [2/2] (0.79ns)   --->   "%output_0_load_8 = load i3 %output_0_addr_8" [../layer.h:170]   --->   Operation 139 'load' 'output_0_load_8' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 12 <SV = 11> <Delay = 0.79>
ST_12 : Operation 140 [1/2] (0.79ns)   --->   "%output_0_load = load i3 %output_0_addr" [../layer.h:170]   --->   Operation 140 'load' 'output_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_12 : Operation 141 [1/2] (0.79ns)   --->   "%output_0_load_8 = load i3 %output_0_addr_8" [../layer.h:170]   --->   Operation 141 'load' 'output_0_load_8' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_12 : Operation 142 [2/2] (0.79ns)   --->   "%output_0_load_9 = load i3 %output_0_addr_9" [../layer.h:170]   --->   Operation 142 'load' 'output_0_load_9' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_12 : Operation 143 [2/2] (0.79ns)   --->   "%output_0_load_10 = load i3 %output_0_addr_10" [../layer.h:170]   --->   Operation 143 'load' 'output_0_load_10' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 13 <SV = 12> <Delay = 0.79>
ST_13 : Operation 144 [1/2] (0.79ns)   --->   "%output_0_load_9 = load i3 %output_0_addr_9" [../layer.h:170]   --->   Operation 144 'load' 'output_0_load_9' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_13 : Operation 145 [1/2] (0.79ns)   --->   "%output_0_load_10 = load i3 %output_0_addr_10" [../layer.h:170]   --->   Operation 145 'load' 'output_0_load_10' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_13 : Operation 146 [2/2] (0.79ns)   --->   "%output_0_load_11 = load i3 %output_0_addr_11" [../layer.h:170]   --->   Operation 146 'load' 'output_0_load_11' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_13 : Operation 147 [2/2] (0.79ns)   --->   "%output_0_load_12 = load i3 %output_0_addr_12" [../layer.h:170]   --->   Operation 147 'load' 'output_0_load_12' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 14 <SV = 13> <Delay = 0.79>
ST_14 : Operation 148 [1/2] (0.79ns)   --->   "%output_0_load_11 = load i3 %output_0_addr_11" [../layer.h:170]   --->   Operation 148 'load' 'output_0_load_11' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_14 : Operation 149 [1/2] (0.79ns)   --->   "%output_0_load_12 = load i3 %output_0_addr_12" [../layer.h:170]   --->   Operation 149 'load' 'output_0_load_12' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_14 : Operation 150 [2/2] (0.79ns)   --->   "%output_0_load_13 = load i3 %output_0_addr_13" [../layer.h:170]   --->   Operation 150 'load' 'output_0_load_13' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_14 : Operation 151 [2/2] (0.79ns)   --->   "%output_0_load_14 = load i3 %output_0_addr_14" [../layer.h:170]   --->   Operation 151 'load' 'output_0_load_14' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 15 <SV = 14> <Delay = 0.79>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4096 %weights_l1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 153 [1/2] (0.79ns)   --->   "%output_0_load_13 = load i3 %output_0_addr_13" [../layer.h:170]   --->   Operation 153 'load' 'output_0_load_13' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_15 : Operation 154 [1/2] (0.79ns)   --->   "%output_0_load_14 = load i3 %output_0_addr_14" [../layer.h:170]   --->   Operation 154 'load' 'output_0_load_14' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "%mrv = insertvalue i512 <undef>, i64 %output_0_load" [../layer.h:221]   --->   Operation 155 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 156 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i512 %mrv, i64 %output_0_load_8" [../layer.h:221]   --->   Operation 156 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 157 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i512 %mrv_1, i64 %output_0_load_9" [../layer.h:221]   --->   Operation 157 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i512 %mrv_2, i64 %output_0_load_10" [../layer.h:221]   --->   Operation 158 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i512 %mrv_3, i64 %output_0_load_11" [../layer.h:221]   --->   Operation 159 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i512 %mrv_4, i64 %output_0_load_12" [../layer.h:221]   --->   Operation 160 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i512 %mrv_5, i64 %output_0_load_13" [../layer.h:221]   --->   Operation 161 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i512 %mrv_6, i64 %output_0_load_14" [../layer.h:221]   --->   Operation 162 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 163 [1/1] (0.00ns)   --->   "%ret_ln221 = ret i512 %mrv_7" [../layer.h:221]   --->   Operation 163 'ret' 'ret_ln221' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 0.790ns
The critical path consists of the following:
	'alloca' operation 64 bit ('C[0]', ../layer.h:77->../layer.h:157) [133]  (0.000 ns)
	'getelementptr' operation 3 bit ('C_0_addr') [136]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'C[0]', ../layer.h:77->../layer.h:157 [144]  (0.790 ns)

 <State 2>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 3 bit ('C_0_addr_18') [138]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'C[0]', ../layer.h:77->../layer.h:157 [146]  (0.790 ns)

 <State 3>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 3 bit ('C_0_addr_20') [140]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'C[0]', ../layer.h:77->../layer.h:157 [148]  (0.790 ns)

 <State 4>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 3 bit ('C_0_addr_22') [142]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'C[0]', ../layer.h:77->../layer.h:157 [150]  (0.790 ns)

 <State 5>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 3 bit ('output_0_addr') [170]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'output[0]', ../activation.cpp:12->../layer.h:170 [178]  (0.790 ns)

 <State 6>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 3 bit ('output_0_addr_9') [172]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'output[0]', ../activation.cpp:12->../layer.h:170 [180]  (0.790 ns)

 <State 7>: 2.133ns
The critical path consists of the following:
	wire read operation ('biases_val_read') on port 'biases_val' [68]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_161_1' [169]  (2.133 ns)

 <State 8>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 3 bit ('output_0_addr_13') [176]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'output[0]', ../activation.cpp:12->../layer.h:170 [184]  (0.790 ns)

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.790ns
The critical path consists of the following:
	'load' operation 64 bit ('output_0_load', ../layer.h:170) on array 'output[0]', ../activation.cpp:12->../layer.h:170 [187]  (0.790 ns)

 <State 12>: 0.790ns
The critical path consists of the following:
	'load' operation 64 bit ('output_0_load', ../layer.h:170) on array 'output[0]', ../activation.cpp:12->../layer.h:170 [187]  (0.790 ns)

 <State 13>: 0.790ns
The critical path consists of the following:
	'load' operation 64 bit ('output_0_load_9', ../layer.h:170) on array 'output[0]', ../activation.cpp:12->../layer.h:170 [189]  (0.790 ns)

 <State 14>: 0.790ns
The critical path consists of the following:
	'load' operation 64 bit ('output_0_load_11', ../layer.h:170) on array 'output[0]', ../activation.cpp:12->../layer.h:170 [191]  (0.790 ns)

 <State 15>: 0.790ns
The critical path consists of the following:
	'load' operation 64 bit ('output_0_load_13', ../layer.h:170) on array 'output[0]', ../activation.cpp:12->../layer.h:170 [193]  (0.790 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
