LIBRARY IEEE;
USE IEEE.std_logic_1164.all;

ENTITY LCD IS
	PORT( 
			Din : IN STD_LOGIC_VECTOR (4 downto 0);
			MCLK,reset, enable : IN STD_LOGIC;
			Dout : OUT STD_LOGIC_VECTOR(4 downto 0)
	);
END LCD;


ARCHITECTURE arq_LCD OF LCD IS



begin


Dout <= Din; 

end arq_LCD;