--------------- Build Started: 10/11/2023 21:43:49 Project: Config Gral 049, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\Usuario\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "D:\Documentos\UD\2023-3\Proyecto de grado\aixt-p-so-c-4\ports\Cypress\CY8CKIT-049-42XX\projects\Config Gral 049.cydsn\Config Gral 049.cyprj" -d CY8C4245AXI-483 -s "D:\Documentos\UD\2023-3\Proyecto de grado\aixt-p-so-c-4\ports\Cypress\CY8CKIT-049-42XX\projects\Config Gral 049.cydsn\Generated_Source\PSoC4" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: fit.M0015: information: One or more rows of flash have been configured to be protected; however, debugging has been enabled in the System DWR Editor. This means that while write restrictions are honored flash rows can still be read via SWD or JTAG. To prevent any ability to read the flash rows, disable debugging in the System DWR Editor.
 * D:\Documentos\UD\2023-3\Proyecto de grado\aixt-p-so-c-4\ports\Cypress\CY8CKIT-049-42XX\projects\Config Gral 049.cydsn\Config Gral 049.cydwr (Chip Protection)
HDL Generation...
Synthesis...
Tech Mapping...
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
arm-none-eabi-gcc.exe -mcpu=cortex-m0 -mthumb -I. -IGenerated_Source\PSoC4 -Wa,-alh=.\CortexM0\ARM_GCC_541\Debug/cybootloader.lst -g -D DEBUG -D CY_CORE_ID=0 -Wall -ffunction-sections -ffat-lto-objects -Og -c Generated_Source\PSoC4\cybootloader.c -o .\CortexM0\ARM_GCC_541\Debug\cybootloader.o
arm-none-eabi-ar.exe -rs ".\CortexM0\ARM_GCC_541\Debug\Config Gral 049.a" .\CortexM0\ARM_GCC_541\Debug\uart.o .\CortexM0\ARM_GCC_541\Debug\uart_SPI_UART.o .\CortexM0\ARM_GCC_541\Debug\uart_SPI_UART_INT.o .\CortexM0\ARM_GCC_541\Debug\uart_PM.o .\CortexM0\ARM_GCC_541\Debug\uart_UART.o .\CortexM0\ARM_GCC_541\Debug\uart_BOOT.o .\CortexM0\ARM_GCC_541\Debug\uart_UART_BOOT.o .\CortexM0\ARM_GCC_541\Debug\uart_SCBCLK.o .\CortexM0\ARM_GCC_541\Debug\uart_tx.o .\CortexM0\ARM_GCC_541\Debug\uart_tx_PM.o .\CortexM0\ARM_GCC_541\Debug\uart_rx.o .\CortexM0\ARM_GCC_541\Debug\uart_rx_PM.o .\CortexM0\ARM_GCC_541\Debug\CyFlash.o .\CortexM0\ARM_GCC_541\Debug\CyLib.o .\CortexM0\ARM_GCC_541\Debug\cyPm.o .\CortexM0\ARM_GCC_541\Debug\cyutils.o .\CortexM0\ARM_GCC_541\Debug\CyLFClk.o .\CortexM0\ARM_GCC_541\Debug\cy_em_eeprom.o .\CortexM0\ARM_GCC_541\Debug\bootloadable.o .\CortexM0\ARM_GCC_541\Debug\pwm1.o .\CortexM0\ARM_GCC_541\Debug\pwm1_PM.o .\CortexM0\ARM_GCC_541\Debug\pwm2.o .\CortexM0\ARM_GCC_541\Debug\pwm2_PM.o .\CortexM0\ARM_GCC_541\Debug\pwm3.o .\CortexM0\ARM_GCC_541\Debug\pwm3_PM.o .\CortexM0\ARM_GCC_541\Debug\in0_adc.o .\CortexM0\ARM_GCC_541\Debug\in0_adc_PM.o .\CortexM0\ARM_GCC_541\Debug\amux.o .\CortexM0\ARM_GCC_541\Debug\adc.o .\CortexM0\ARM_GCC_541\Debug\adc_PM.o .\CortexM0\ARM_GCC_541\Debug\adc_INT.o .\CortexM0\ARM_GCC_541\Debug\in1_adc.o .\CortexM0\ARM_GCC_541\Debug\in1_adc_PM.o .\CortexM0\ARM_GCC_541\Debug\in2_adc.o .\CortexM0\ARM_GCC_541\Debug\in2_adc_PM.o .\CortexM0\ARM_GCC_541\Debug\in3_adc.o .\CortexM0\ARM_GCC_541\Debug\in3_adc_PM.o .\CortexM0\ARM_GCC_541\Debug\adc_IRQ.o .\CortexM0\ARM_GCC_541\Debug\adc_intClock.o .\CortexM0\ARM_GCC_541\Debug\sw1.o .\CortexM0\ARM_GCC_541\Debug\sw1_PM.o .\CortexM0\ARM_GCC_541\Debug\led1.o .\CortexM0\ARM_GCC_541\Debug\led1_PM.o .\CortexM0\ARM_GCC_541\Debug\di0.o .\CortexM0\ARM_GCC_541\Debug\di0_PM.o .\CortexM0\ARM_GCC_541\Debug\do0.o .\CortexM0\ARM_GCC_541\Debug\do0_PM.o .\CortexM0\ARM_GCC_541\Debug\di1.o .\CortexM0\ARM_GCC_541\Debug\di1_PM.o .\CortexM0\ARM_GCC_541\Debug\do1.o .\CortexM0\ARM_GCC_541\Debug\do1_PM.o .\CortexM0\ARM_GCC_541\Debug\di2.o .\CortexM0\ARM_GCC_541\Debug\di2_PM.o .\CortexM0\ARM_GCC_541\Debug\do2.o .\CortexM0\ARM_GCC_541\Debug\do2_PM.o .\CortexM0\ARM_GCC_541\Debug\di3.o .\CortexM0\ARM_GCC_541\Debug\di3_PM.o .\CortexM0\ARM_GCC_541\Debug\do3.o .\CortexM0\ARM_GCC_541\Debug\do3_PM.o .\CortexM0\ARM_GCC_541\Debug\di4.o .\CortexM0\ARM_GCC_541\Debug\di4_PM.o .\CortexM0\ARM_GCC_541\Debug\do4.o .\CortexM0\ARM_GCC_541\Debug\do4_PM.o .\CortexM0\ARM_GCC_541\Debug\di5.o .\CortexM0\ARM_GCC_541\Debug\di5_PM.o .\CortexM0\ARM_GCC_541\Debug\do5.o .\CortexM0\ARM_GCC_541\Debug\do5_PM.o .\CortexM0\ARM_GCC_541\Debug\di6.o .\CortexM0\ARM_GCC_541\Debug\di6_PM.o .\CortexM0\ARM_GCC_541\Debug\do6.o .\CortexM0\ARM_GCC_541\Debug\do6_PM.o .\CortexM0\ARM_GCC_541\Debug\di7.o .\CortexM0\ARM_GCC_541\Debug\di7_PM.o .\CortexM0\ARM_GCC_541\Debug\do7.o .\CortexM0\ARM_GCC_541\Debug\do7_PM.o .\CortexM0\ARM_GCC_541\Debug\di8.o .\CortexM0\ARM_GCC_541\Debug\di8_PM.o .\CortexM0\ARM_GCC_541\Debug\do8.o .\CortexM0\ARM_GCC_541\Debug\do8_PM.o .\CortexM0\ARM_GCC_541\Debug\di9.o .\CortexM0\ARM_GCC_541\Debug\di9_PM.o .\CortexM0\ARM_GCC_541\Debug\do9.o .\CortexM0\ARM_GCC_541\Debug\do9_PM.o .\CortexM0\ARM_GCC_541\Debug\di10.o .\CortexM0\ARM_GCC_541\Debug\di10_PM.o .\CortexM0\ARM_GCC_541\Debug\do10.o .\CortexM0\ARM_GCC_541\Debug\do10_PM.o .\CortexM0\ARM_GCC_541\Debug\clock.o .\CortexM0\ARM_GCC_541\Debug\pwm_1.o .\CortexM0\ARM_GCC_541\Debug\pwm_1_PM.o .\CortexM0\ARM_GCC_541\Debug\pwm_2.o .\CortexM0\ARM_GCC_541\Debug\pwm_2_PM.o .\CortexM0\ARM_GCC_541\Debug\pwm_3.o .\CortexM0\ARM_GCC_541\Debug\pwm_3_PM.o .\CortexM0\ARM_GCC_541\Debug\pwm4.o .\CortexM0\ARM_GCC_541\Debug\pwm4_PM.o .\CortexM0\ARM_GCC_541\Debug\pwm_4.o .\CortexM0\ARM_GCC_541\Debug\pwm_4_PM.o .\CortexM0\ARM_GCC_541\Debug\CyBootAsmGnu.o
arm-none-eabi-ar.exe: creating .\CortexM0\ARM_GCC_541\Debug\Config Gral 049.a
arm-none-eabi-gcc.exe -Wl,--start-group -o "D:\Documentos\UD\2023-3\Proyecto de grado\aixt-p-so-c-4\ports\Cypress\CY8CKIT-049-42XX\projects\Config Gral 049.cydsn\CortexM0\ARM_GCC_541\Debug\Config Gral 049.elf" .\CortexM0\ARM_GCC_541\Debug\main.o .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o .\CortexM0\ARM_GCC_541\Debug\cymetadata.o .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o .\CortexM0\ARM_GCC_541\Debug\cybootloader.o ".\CortexM0\ARM_GCC_541\Debug\Config Gral 049.a" -mcpu=cortex-m0 -mthumb -L Generated_Source\PSoC4 "-Wl,-Map,.\CortexM0\ARM_GCC_541\Debug/Config Gral 049.map" -T Generated_Source\PSoC4\cm0gcc.ld -specs=nano.specs -Wl,--gc-sections -g -ffunction-sections -Og -ffat-lto-objects -Wl,--end-group
cyelftool.exe -B "D:\Documentos\UD\2023-3\Proyecto de grado\aixt-p-so-c-4\ports\Cypress\CY8CKIT-049-42XX\projects\Config Gral 049.cydsn\CortexM0\ARM_GCC_541\Debug\Config Gral 049.elf" --flash_row_size 128 --flash_size 32768 --flash_offset 0x00000000 --flash_array_size 32768
No ELF section .cychecksum found, creating one
Application checksum calculated and stored in ELF section .cychecksum
Checksum calculated and stored in ELF section .cymeta
cyelftool.exe -S "D:\Documentos\UD\2023-3\Proyecto de grado\aixt-p-so-c-4\ports\Cypress\CY8CKIT-049-42XX\projects\Config Gral 049.cydsn\CortexM0\ARM_GCC_541\Debug\Config Gral 049.elf"
Flash used: 13168 of 32768 bytes (40,2 %). Bootloader: 9344 bytes. Application: 3696 bytes. Metadata: 128 bytes.
SRAM used: 1564 of 4096 bytes (38,2 %). Stack: 1024 bytes. Heap: 128 bytes.
--------------- Build Succeeded: 10/11/2023 21:44:04 ---------------
