--------------------------------------------------------------------------------
-- Company: 
-- Engineer:
--
-- Create Date:   10:44:29 03/30/2017
-- Design Name:   
-- Module Name:   /home/joseph/Downloads/Untitled Folder/fp_divider/final_tb.vhd
-- Project Name:  fp_divider
-- Target Device:  
-- Tool versions:  
-- Description:   
-- 
-- VHDL Test Bench Created by ISE for module: Final
-- 
-- Dependencies:
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
--
-- Notes: 
-- This testbench has been automatically generated using types std_logic and
-- std_logic_vector for the ports of the unit under test.  Xilinx recommends
-- that these types always be used for the top-level I/O of a design in order
-- to guarantee that the testbench will bind correctly to the post-implementation 
-- simulation model.
--------------------------------------------------------------------------------
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
 
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--USE ieee.numeric_std.ALL;
 
ENTITY final_tb IS
END final_tb;
 
ARCHITECTURE behavior OF final_tb IS 
 
    -- Component Declaration for the Unit Under Test (UUT)
 
    COMPONENT Final
    PORT(
         x : IN  std_logic_vector(7 downto 0);
         y : IN  std_logic_vector(7 downto 0);
         z : OUT  std_logic_vector(7 downto 0)
        );
    END COMPONENT;
    

   --Inputs
   signal x : std_logic_vector(7 downto 0) := (others => '0');
   signal y : std_logic_vector(7 downto 0) := (others => '0');

  --Outputs
   signal z : std_logic_vector(7 downto 0);
   -- No clocks detected in port list. Replace <clock> below with 
   -- appr
BEGIN
 
   
  -- Instantiate the Unit Under Test (UUT)
   uut: Final PORT MAP (
          x => x,
          y => y,
          z => z
        );

   -- Clock process definitions
   
 

   -- Stimulus process
   stim_proc: process
   begin    
      -- hold reset state for 100 ns.
      
    wait for 50 ns;
      x <= "11000010";
      y <= "00110010";     
    wait for 100 ns;
      x <= "11011110";
      y <= "11001110";
    wait for 100 ns;
      x <= "11000010";
      y <= "00000000";  
  

      wait ;
   end process;

END;
