Running: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Xilinx/Projects/Prj1/Core_TB_isim_beh.exe -prj C:/Xilinx/Projects/Prj1/Core_TB_beh.prj work.Core_TB work.glbl 
ISim O.40d (signature 0x79f3f3a8)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file \"C:/Xilinx/Projects/Prj1/reg_bank.v\" into library work
Analyzing Verilog file \"C:/Xilinx/Projects/Prj1/Core.v\" into library work
Analyzing Verilog file \"C:/Xilinx/Projects/Prj1/ipcore_dir/IMem.v\" into library work
Analyzing Verilog file \"C:/Xilinx/Projects/Prj1/Core_TB.v\" into library work
Analyzing Verilog file \"C:/Xilinx/Projects/Prj1/ipcore_dir/DMem.v\" into library work
Analyzing Verilog file \"C:/Xilinx/13.1/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96268 KB
Fuse CPU Usage: 186 ms
Compiling module regfile
Compiling module BLK_MEM_GEN_V6_1_output_stage(C_...
Compiling module BLK_MEM_GEN_V6_1_softecc_output_...
Compiling module BLK_MEM_GEN_V6_1_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V6_1(C_FAMILY="spart...
Compiling module IMem
Compiling module BLK_MEM_GEN_V6_1_output_stage(C_...
Compiling module BLK_MEM_GEN_V6_1_softecc_output_...
Compiling module BLK_MEM_GEN_V6_1_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V6_1(C_FAMILY="spart...
Compiling module DMem
Compiling module Core
Compiling module Core_TB
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 14 Verilog Units
Built simulation executable C:/Xilinx/Projects/Prj1/Core_TB_isim_beh.exe
Fuse Memory Usage: 101560 KB
Fuse CPU Usage: 327 ms
