<dec f='linux/include/uapi/drm/i915_drm.h' l='1134' type='__u32'/>
<offset>96</offset>
<doc f='linux/include/uapi/drm/i915_drm.h' l='1130'>/**
	 * Returned address bit 6 swizzling required for CPU access through
	 * mmap mapping.
	 */</doc>
<use f='linux/drivers/gpu/drm/i915/i915_gem_tiling.c' l='354' u='w' c='i915_gem_set_tiling_ioctl'/>
<use f='linux/drivers/gpu/drm/i915/i915_gem_tiling.c' l='358' u='w' c='i915_gem_set_tiling_ioctl'/>
<use f='linux/drivers/gpu/drm/i915/i915_gem_tiling.c' l='360' u='w' c='i915_gem_set_tiling_ioctl'/>
<use f='linux/drivers/gpu/drm/i915/i915_gem_tiling.c' l='369' u='r' c='i915_gem_set_tiling_ioctl'/>
<use f='linux/drivers/gpu/drm/i915/i915_gem_tiling.c' l='370' u='w' c='i915_gem_set_tiling_ioctl'/>
<use f='linux/drivers/gpu/drm/i915/i915_gem_tiling.c' l='371' u='r' c='i915_gem_set_tiling_ioctl'/>
<use f='linux/drivers/gpu/drm/i915/i915_gem_tiling.c' l='372' u='w' c='i915_gem_set_tiling_ioctl'/>
<use f='linux/drivers/gpu/drm/i915/i915_gem_tiling.c' l='375' u='r' c='i915_gem_set_tiling_ioctl'/>
<use f='linux/drivers/gpu/drm/i915/i915_gem_tiling.c' l='377' u='w' c='i915_gem_set_tiling_ioctl'/>
