<html><body><samp><pre>
<!@TC:1727042668>
# Mon Sep 23 00:04:28 2024

<a name=mapperReport6></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1727042668> | No constraint file specified. 
@L: C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\ICE40UP5K_PROGRAM_Implmnt\ICE40UP5K_PROGRAM_scck.rpt 
Printing clock  summary report in "C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\ICE40UP5K_PROGRAM_Implmnt\ICE40UP5K_PROGRAM_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1727042668> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1727042668> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 106MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\timer.vhd:30:8:30:10:@N:BN362:@XP_MSG">timer.vhd(30)</a><!@TM:1727042668> | Removing sequential instance elapsed_time_ns_1[30:0] (in view: work.timer_2(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\current_shift.vhd:86:4:86:15:@N:BN115:@XP_MSG">current_shift.vhd(86)</a><!@TM:1727042668> | Removing instance timer_phase (in view: work.CURRENT_SHIFT(behavioral)) of type view:work.timer_2(behavioral) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\current_shift.vhd:135:8:135:10:@N:BN362:@XP_MSG">current_shift.vhd(135)</a><!@TM:1727042668> | Removing sequential instance start_timer_phase (in view: work.CURRENT_SHIFT(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist MAIN

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)



<a name=mapperReport7></a>Clock Summary</a>
*****************

Start                                                        Requested     Requested     Clock                                                                       Clock                   Clock
Clock                                                        Frequency     Period        Type                                                                        Group                   Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTCORE_derived_clock       100.5 MHz     9.948         derived (from MAIN|clk_12mhz_inferred_clock)                                Inferred_clkgroup_0     0    
ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     100.5 MHz     9.948         derived (from MAIN|clk_12mhz_inferred_clock)                                Inferred_clkgroup_0     636  
MAIN|clk_12mhz_inferred_clock                                12.0 MHz      83.320        inferred                                                                    Inferred_clkgroup_0     0    
MAIN|delay_hc_input                                          100.0 MHz     10.000        inferred                                                                    Inferred_clkgroup_2     2    
MAIN|delay_tr_input                                          100.0 MHz     10.000        inferred                                                                    Inferred_clkgroup_1     2    
System                                                       100.0 MHz     10.000        system                                                                      system_clkgroup         64   
phase_controller_1|S1_derived_clock                          100.5 MHz     9.948         derived (from ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock)     Inferred_clkgroup_0     2    
==================================================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT531:@XP_HELP">MT531</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\delay_measurement.vhd:113:8:113:10:@W:MT531:@XP_MSG">delay_measurement.vhd(113)</a><!@TM:1727042668> | Found signal identified as System clock which controls 64 sequential elements including delay_measurement_inst.delay_hc[31:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\delay_measurement.vhd:66:8:66:10:@W:MT529:@XP_MSG">delay_measurement.vhd(66)</a><!@TM:1727042668> | Found inferred clock MAIN|delay_tr_input which controls 2 sequential elements including delay_measurement_inst.start_timer_tr. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\delay_measurement.vhd:94:8:94:10:@W:MT529:@XP_MSG">delay_measurement.vhd(94)</a><!@TM:1727042668> | Found inferred clock MAIN|delay_hc_input which controls 2 sequential elements including delay_measurement_inst.start_timer_hc. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1727042668> | Writing default property annotation file C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\ICE40UP5K_PROGRAM_Implmnt\ICE40UP5K_PROGRAM.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

Encoding state machine state[0:4] (in view: work.phase_controller_1(behavioral))
original code -> new code
   000001 -> 00001
   000010 -> 00010
   000100 -> 00100
   001000 -> 01000
   010000 -> 10000
Encoding state machine state[0:4] (in view: work.phase_controller_0(behavioral))
original code -> new code
   000001 -> 00001
   000010 -> 00010
   000100 -> 00100
   001000 -> 01000
   010000 -> 10000
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd:35:8:35:10:@N:BN362:@XP_MSG">pi_controller.vhd(35)</a><!@TM:1727042668> | Removing sequential instance control_out[28] (in view: work.PI_CONTROLLER(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd:35:8:35:10:@N:BN362:@XP_MSG">pi_controller.vhd(35)</a><!@TM:1727042668> | Removing sequential instance control_out[29] (in view: work.PI_CONTROLLER(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd:35:8:35:10:@N:BN362:@XP_MSG">pi_controller.vhd(35)</a><!@TM:1727042668> | Removing sequential instance control_out[30] (in view: work.PI_CONTROLLER(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd:35:8:35:10:@N:BN362:@XP_MSG">pi_controller.vhd(35)</a><!@TM:1727042668> | Removing sequential instance control_out[31] (in view: work.PI_CONTROLLER(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\timer.vhd:30:8:30:10:@N:BN362:@XP_MSG">timer.vhd(30)</a><!@TM:1727042668> | Removing sequential instance elapsed_time_ns_1[0] (in view: work.timer_3(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 51MB peak: 137MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Sep 23 00:04:28 2024

###########################################################]

</pre></samp></body></html>
