xpm_cdc.sv,systemverilog,xpm,../../../../../opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../../cpu2.srcs/sources_1/bd/gen_clk/ipshared/8b3d"incdir="../../../../cpu2.srcs/sources_1/bd/gen_clk/ipshared/8b3d"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../../cpu2.srcs/sources_1/bd/gen_clk/ipshared/8b3d"incdir="../../../../cpu2.srcs/sources_1/bd/gen_clk/ipshared/8b3d"
gen_clk_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/gen_clk/ip/gen_clk_clk_wiz_0_0/gen_clk_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../cpu2.srcs/sources_1/bd/gen_clk/ipshared/8b3d"incdir="../../../../cpu2.srcs/sources_1/bd/gen_clk/ipshared/8b3d"
gen_clk_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/gen_clk/ip/gen_clk_clk_wiz_0_0/gen_clk_clk_wiz_0_0.v,incdir="$ref_dir/../../../../cpu2.srcs/sources_1/bd/gen_clk/ipshared/8b3d"incdir="../../../../cpu2.srcs/sources_1/bd/gen_clk/ipshared/8b3d"
gen_clk.v,verilog,xil_defaultlib,../../../bd/gen_clk/sim/gen_clk.v,incdir="$ref_dir/../../../../cpu2.srcs/sources_1/bd/gen_clk/ipshared/8b3d"incdir="../../../../cpu2.srcs/sources_1/bd/gen_clk/ipshared/8b3d"
glbl.v,Verilog,xil_defaultlib,glbl.v
