

================================================================
== Vitis HLS Report for 'mvm_sa'
================================================================
* Date:           Wed Jul  6 17:05:41 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        mvm_sa
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    4|    4|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    113|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     71|    -|
|Register         |        -|    -|      69|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      69|    184|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln34_fu_110_p2                |         +|   0|  0|  32|          32|          32|
    |last_fu_116_p2                    |         +|   0|  0|  32|          32|          32|
    |sub_ln34_fu_104_p2                |         -|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage3_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage3_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 113|         101|         102|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  25|          5|    1|          5|
    |x_stream_TDATA_blk_n         |   9|          2|    1|          2|
    |y_stream_TDATA_blk_n         |   9|          2|    1|          2|
    |y_stream_TDATA_int_regslice  |  14|          3|   32|         96|
    |y_stream_TLAST_int_regslice  |  14|          3|    1|          3|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  71|         15|   36|        108|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |tmp_1_reg_127            |  32|   0|   32|          0|
    |tmp_reg_122              |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  69|   0|   69|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+--------------+-------------------+--------------+
|     RTL Ports     | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-------------------+-----+-----+--------------+-------------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_none|             mvm_sa|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_none|             mvm_sa|  return value|
|ap_clk             |   in|    1|  ap_ctrl_none|             mvm_sa|  return value|
|ap_rst_n           |   in|    1|  ap_ctrl_none|             mvm_sa|  return value|
|x_stream_TDATA     |   in|   32|          axis|  x_stream_V_data_V|       pointer|
|x_stream_TVALID    |   in|    1|          axis|  x_stream_V_last_V|       pointer|
|x_stream_TREADY    |  out|    1|          axis|  x_stream_V_last_V|       pointer|
|x_stream_TLAST     |   in|    1|          axis|  x_stream_V_last_V|       pointer|
|x_stream_TKEEP     |   in|    4|          axis|  x_stream_V_keep_V|       pointer|
|x_stream_TSTRB     |   in|    4|          axis|  x_stream_V_strb_V|       pointer|
|y_stream_TDATA     |  out|   32|          axis|  y_stream_V_data_V|       pointer|
|y_stream_TVALID    |  out|    1|          axis|  y_stream_V_last_V|       pointer|
|y_stream_TREADY    |   in|    1|          axis|  y_stream_V_last_V|       pointer|
|y_stream_TLAST     |  out|    1|          axis|  y_stream_V_last_V|       pointer|
|y_stream_TKEEP     |  out|    4|          axis|  y_stream_V_keep_V|       pointer|
|y_stream_TSTRB     |  out|    4|          axis|  y_stream_V_strb_V|       pointer|
+-------------------+-----+-----+--------------+-------------------+--------------+

