<stg><name>myproject</name>


<trans_list>

<trans id="255" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="336" op_0_bw="336" op_1_bw="336">
<![CDATA[
entry_ifconv:14 %x_profile_read = read i336 @_ssdm_op_Read.ap_vld.i336P0A, i336 %x_profile

]]></Node>
<StgValue><ssdm name="x_profile_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="208" op_0_bw="208" op_1_bw="208">
<![CDATA[
entry_ifconv:15 %y_profile_read = read i208 @_ssdm_op_Read.ap_vld.i208P0A, i208 %y_profile

]]></Node>
<StgValue><ssdm name="y_profile_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="544" op_0_bw="544" op_1_bw="336" op_2_bw="208">
<![CDATA[
entry_ifconv:16 %call_ret1 = call i544 @concatenate1d<ap_fixed,ap_fixed,ap_fixed<16,6,5,3,0>,config3>, i336 %x_profile_read, i208 %y_profile_read

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="544">
<![CDATA[
entry_ifconv:17 %layer3_out = extractvalue i544 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="544">
<![CDATA[
entry_ifconv:18 %layer3_out_1 = extractvalue i544 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="544">
<![CDATA[
entry_ifconv:19 %layer3_out_2 = extractvalue i544 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="544">
<![CDATA[
entry_ifconv:20 %layer3_out_3 = extractvalue i544 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_3"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="544">
<![CDATA[
entry_ifconv:21 %layer3_out_4 = extractvalue i544 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_4"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="544">
<![CDATA[
entry_ifconv:22 %layer3_out_5 = extractvalue i544 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_5"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="544">
<![CDATA[
entry_ifconv:23 %layer3_out_6 = extractvalue i544 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_6"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="544">
<![CDATA[
entry_ifconv:24 %layer3_out_7 = extractvalue i544 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_7"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="544">
<![CDATA[
entry_ifconv:25 %layer3_out_8 = extractvalue i544 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_8"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="544">
<![CDATA[
entry_ifconv:26 %layer3_out_9 = extractvalue i544 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_9"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="544">
<![CDATA[
entry_ifconv:27 %layer3_out_10 = extractvalue i544 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_10"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="544">
<![CDATA[
entry_ifconv:28 %layer3_out_11 = extractvalue i544 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_11"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="544">
<![CDATA[
entry_ifconv:29 %layer3_out_12 = extractvalue i544 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_12"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="544">
<![CDATA[
entry_ifconv:30 %layer3_out_13 = extractvalue i544 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_13"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="544">
<![CDATA[
entry_ifconv:31 %layer3_out_14 = extractvalue i544 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_14"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="544">
<![CDATA[
entry_ifconv:32 %layer3_out_15 = extractvalue i544 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_15"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="544">
<![CDATA[
entry_ifconv:33 %layer3_out_16 = extractvalue i544 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_16"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="544">
<![CDATA[
entry_ifconv:34 %layer3_out_17 = extractvalue i544 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_17"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="544">
<![CDATA[
entry_ifconv:35 %layer3_out_18 = extractvalue i544 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_18"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="544">
<![CDATA[
entry_ifconv:36 %layer3_out_19 = extractvalue i544 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_19"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="544">
<![CDATA[
entry_ifconv:37 %layer3_out_20 = extractvalue i544 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_20"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="544">
<![CDATA[
entry_ifconv:38 %layer3_out_21 = extractvalue i544 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_21"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="544">
<![CDATA[
entry_ifconv:39 %layer3_out_22 = extractvalue i544 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_22"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="544">
<![CDATA[
entry_ifconv:40 %layer3_out_23 = extractvalue i544 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_23"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="544">
<![CDATA[
entry_ifconv:41 %layer3_out_24 = extractvalue i544 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_24"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="544">
<![CDATA[
entry_ifconv:42 %layer3_out_25 = extractvalue i544 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_25"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="544">
<![CDATA[
entry_ifconv:43 %layer3_out_26 = extractvalue i544 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_26"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="544">
<![CDATA[
entry_ifconv:44 %layer3_out_27 = extractvalue i544 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_27"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="544">
<![CDATA[
entry_ifconv:45 %layer3_out_28 = extractvalue i544 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_28"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="544">
<![CDATA[
entry_ifconv:46 %layer3_out_29 = extractvalue i544 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_29"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="544">
<![CDATA[
entry_ifconv:47 %layer3_out_30 = extractvalue i544 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_30"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="544">
<![CDATA[
entry_ifconv:48 %layer3_out_31 = extractvalue i544 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_31"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="544">
<![CDATA[
entry_ifconv:49 %layer3_out_32 = extractvalue i544 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_32"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="544">
<![CDATA[
entry_ifconv:50 %layer3_out_33 = extractvalue i544 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_33"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:51 %y_local_read = read i16 @_ssdm_op_Read.ap_vld.i16P0A, i16 %y_local

]]></Node>
<StgValue><ssdm name="y_local_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="560" op_0_bw="560" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16">
<![CDATA[
entry_ifconv:52 %call_ret2 = call i560 @concatenate1d<ap_fixed,ap_fixed,ap_fixed<16,6,5,3,0>,config7>, i16 %layer3_out, i16 %layer3_out_1, i16 %layer3_out_2, i16 %layer3_out_3, i16 %layer3_out_4, i16 %layer3_out_5, i16 %layer3_out_6, i16 %layer3_out_7, i16 %layer3_out_8, i16 %layer3_out_9, i16 %layer3_out_10, i16 %layer3_out_11, i16 %layer3_out_12, i16 %layer3_out_13, i16 %layer3_out_14, i16 %layer3_out_15, i16 %layer3_out_16, i16 %layer3_out_17, i16 %layer3_out_18, i16 %layer3_out_19, i16 %layer3_out_20, i16 %layer3_out_21, i16 %layer3_out_22, i16 %layer3_out_23, i16 %layer3_out_24, i16 %layer3_out_25, i16 %layer3_out_26, i16 %layer3_out_27, i16 %layer3_out_28, i16 %layer3_out_29, i16 %layer3_out_30, i16 %layer3_out_31, i16 %layer3_out_32, i16 %layer3_out_33, i16 %y_local_read

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="560">
<![CDATA[
entry_ifconv:53 %layer7_out = extractvalue i560 %call_ret2

]]></Node>
<StgValue><ssdm name="layer7_out"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="560">
<![CDATA[
entry_ifconv:54 %layer7_out_1 = extractvalue i560 %call_ret2

]]></Node>
<StgValue><ssdm name="layer7_out_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="560">
<![CDATA[
entry_ifconv:55 %layer7_out_2 = extractvalue i560 %call_ret2

]]></Node>
<StgValue><ssdm name="layer7_out_2"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="560">
<![CDATA[
entry_ifconv:56 %layer7_out_3 = extractvalue i560 %call_ret2

]]></Node>
<StgValue><ssdm name="layer7_out_3"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="560">
<![CDATA[
entry_ifconv:57 %layer7_out_4 = extractvalue i560 %call_ret2

]]></Node>
<StgValue><ssdm name="layer7_out_4"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="560">
<![CDATA[
entry_ifconv:58 %layer7_out_5 = extractvalue i560 %call_ret2

]]></Node>
<StgValue><ssdm name="layer7_out_5"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="560">
<![CDATA[
entry_ifconv:59 %layer7_out_6 = extractvalue i560 %call_ret2

]]></Node>
<StgValue><ssdm name="layer7_out_6"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="560">
<![CDATA[
entry_ifconv:60 %layer7_out_7 = extractvalue i560 %call_ret2

]]></Node>
<StgValue><ssdm name="layer7_out_7"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="560">
<![CDATA[
entry_ifconv:61 %layer7_out_8 = extractvalue i560 %call_ret2

]]></Node>
<StgValue><ssdm name="layer7_out_8"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="560">
<![CDATA[
entry_ifconv:62 %layer7_out_9 = extractvalue i560 %call_ret2

]]></Node>
<StgValue><ssdm name="layer7_out_9"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="560">
<![CDATA[
entry_ifconv:63 %layer7_out_10 = extractvalue i560 %call_ret2

]]></Node>
<StgValue><ssdm name="layer7_out_10"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="560">
<![CDATA[
entry_ifconv:64 %layer7_out_11 = extractvalue i560 %call_ret2

]]></Node>
<StgValue><ssdm name="layer7_out_11"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="560">
<![CDATA[
entry_ifconv:65 %layer7_out_12 = extractvalue i560 %call_ret2

]]></Node>
<StgValue><ssdm name="layer7_out_12"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="560">
<![CDATA[
entry_ifconv:66 %layer7_out_13 = extractvalue i560 %call_ret2

]]></Node>
<StgValue><ssdm name="layer7_out_13"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="560">
<![CDATA[
entry_ifconv:67 %layer7_out_14 = extractvalue i560 %call_ret2

]]></Node>
<StgValue><ssdm name="layer7_out_14"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="560">
<![CDATA[
entry_ifconv:68 %layer7_out_15 = extractvalue i560 %call_ret2

]]></Node>
<StgValue><ssdm name="layer7_out_15"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="560">
<![CDATA[
entry_ifconv:69 %layer7_out_16 = extractvalue i560 %call_ret2

]]></Node>
<StgValue><ssdm name="layer7_out_16"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="560">
<![CDATA[
entry_ifconv:70 %layer7_out_17 = extractvalue i560 %call_ret2

]]></Node>
<StgValue><ssdm name="layer7_out_17"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="560">
<![CDATA[
entry_ifconv:71 %layer7_out_18 = extractvalue i560 %call_ret2

]]></Node>
<StgValue><ssdm name="layer7_out_18"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="560">
<![CDATA[
entry_ifconv:72 %layer7_out_19 = extractvalue i560 %call_ret2

]]></Node>
<StgValue><ssdm name="layer7_out_19"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="560">
<![CDATA[
entry_ifconv:73 %layer7_out_20 = extractvalue i560 %call_ret2

]]></Node>
<StgValue><ssdm name="layer7_out_20"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="560">
<![CDATA[
entry_ifconv:74 %layer7_out_21 = extractvalue i560 %call_ret2

]]></Node>
<StgValue><ssdm name="layer7_out_21"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="560">
<![CDATA[
entry_ifconv:75 %layer7_out_22 = extractvalue i560 %call_ret2

]]></Node>
<StgValue><ssdm name="layer7_out_22"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="560">
<![CDATA[
entry_ifconv:76 %layer7_out_23 = extractvalue i560 %call_ret2

]]></Node>
<StgValue><ssdm name="layer7_out_23"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="560">
<![CDATA[
entry_ifconv:77 %layer7_out_24 = extractvalue i560 %call_ret2

]]></Node>
<StgValue><ssdm name="layer7_out_24"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="560">
<![CDATA[
entry_ifconv:78 %layer7_out_25 = extractvalue i560 %call_ret2

]]></Node>
<StgValue><ssdm name="layer7_out_25"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="560">
<![CDATA[
entry_ifconv:79 %layer7_out_26 = extractvalue i560 %call_ret2

]]></Node>
<StgValue><ssdm name="layer7_out_26"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="560">
<![CDATA[
entry_ifconv:80 %layer7_out_27 = extractvalue i560 %call_ret2

]]></Node>
<StgValue><ssdm name="layer7_out_27"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="560">
<![CDATA[
entry_ifconv:81 %layer7_out_28 = extractvalue i560 %call_ret2

]]></Node>
<StgValue><ssdm name="layer7_out_28"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="560">
<![CDATA[
entry_ifconv:82 %layer7_out_29 = extractvalue i560 %call_ret2

]]></Node>
<StgValue><ssdm name="layer7_out_29"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="560">
<![CDATA[
entry_ifconv:83 %layer7_out_30 = extractvalue i560 %call_ret2

]]></Node>
<StgValue><ssdm name="layer7_out_30"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="560">
<![CDATA[
entry_ifconv:84 %layer7_out_31 = extractvalue i560 %call_ret2

]]></Node>
<StgValue><ssdm name="layer7_out_31"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="560">
<![CDATA[
entry_ifconv:85 %layer7_out_32 = extractvalue i560 %call_ret2

]]></Node>
<StgValue><ssdm name="layer7_out_32"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="560">
<![CDATA[
entry_ifconv:86 %layer7_out_33 = extractvalue i560 %call_ret2

]]></Node>
<StgValue><ssdm name="layer7_out_33"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="560">
<![CDATA[
entry_ifconv:87 %layer7_out_34 = extractvalue i560 %call_ret2

]]></Node>
<StgValue><ssdm name="layer7_out_34"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:88 %nModule_read = read i16 @_ssdm_op_Read.ap_vld.i16P0A, i16 %nModule

]]></Node>
<StgValue><ssdm name="nModule_read"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:89 %x_local_read = read i16 @_ssdm_op_Read.ap_vld.i16P0A, i16 %x_local

]]></Node>
<StgValue><ssdm name="x_local_read"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:90 %call_ret3 = call i32 @concatenate1d<ap_fixed,ap_fixed,ap_fixed<16,6,5,3,0>,config8>, i16 %nModule_read, i16 %x_local_read

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:91 %layer8_out = extractvalue i32 %call_ret3

]]></Node>
<StgValue><ssdm name="layer8_out"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:92 %layer8_out_1 = extractvalue i32 %call_ret3

]]></Node>
<StgValue><ssdm name="layer8_out_1"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16">
<![CDATA[
entry_ifconv:93 %call_ret4 = call i128 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>, i16 %layer7_out, i16 %layer7_out_1, i16 %layer7_out_2, i16 %layer7_out_3, i16 %layer7_out_4, i16 %layer7_out_5, i16 %layer7_out_6, i16 %layer7_out_7, i16 %layer7_out_8, i16 %layer7_out_9, i16 %layer7_out_10, i16 %layer7_out_11, i16 %layer7_out_12, i16 %layer7_out_13, i16 %layer7_out_14, i16 %layer7_out_15, i16 %layer7_out_16, i16 %layer7_out_17, i16 %layer7_out_18, i16 %layer7_out_19, i16 %layer7_out_20, i16 %layer7_out_21, i16 %layer7_out_22, i16 %layer7_out_23, i16 %layer7_out_24, i16 %layer7_out_25, i16 %layer7_out_26, i16 %layer7_out_27, i16 %layer7_out_28, i16 %layer7_out_29, i16 %layer7_out_30, i16 %layer7_out_31, i16 %layer7_out_32, i16 %layer7_out_33, i16 %layer7_out_34

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:102 %call_ret5 = call i32 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>, i16 %layer8_out, i16 %layer8_out_1

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="107" st_id="2" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16">
<![CDATA[
entry_ifconv:93 %call_ret4 = call i128 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>, i16 %layer7_out, i16 %layer7_out_1, i16 %layer7_out_2, i16 %layer7_out_3, i16 %layer7_out_4, i16 %layer7_out_5, i16 %layer7_out_6, i16 %layer7_out_7, i16 %layer7_out_8, i16 %layer7_out_9, i16 %layer7_out_10, i16 %layer7_out_11, i16 %layer7_out_12, i16 %layer7_out_13, i16 %layer7_out_14, i16 %layer7_out_15, i16 %layer7_out_16, i16 %layer7_out_17, i16 %layer7_out_18, i16 %layer7_out_19, i16 %layer7_out_20, i16 %layer7_out_21, i16 %layer7_out_22, i16 %layer7_out_23, i16 %layer7_out_24, i16 %layer7_out_25, i16 %layer7_out_26, i16 %layer7_out_27, i16 %layer7_out_28, i16 %layer7_out_29, i16 %layer7_out_30, i16 %layer7_out_31, i16 %layer7_out_32, i16 %layer7_out_33, i16 %layer7_out_34

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:102 %call_ret5 = call i32 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>, i16 %layer8_out, i16 %layer8_out_1

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:103 %layer11_out = extractvalue i32 %call_ret5

]]></Node>
<StgValue><ssdm name="layer11_out"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:104 %layer11_out_1 = extractvalue i32 %call_ret5

]]></Node>
<StgValue><ssdm name="layer11_out_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="111" st_id="3" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16">
<![CDATA[
entry_ifconv:93 %call_ret4 = call i128 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>, i16 %layer7_out, i16 %layer7_out_1, i16 %layer7_out_2, i16 %layer7_out_3, i16 %layer7_out_4, i16 %layer7_out_5, i16 %layer7_out_6, i16 %layer7_out_7, i16 %layer7_out_8, i16 %layer7_out_9, i16 %layer7_out_10, i16 %layer7_out_11, i16 %layer7_out_12, i16 %layer7_out_13, i16 %layer7_out_14, i16 %layer7_out_15, i16 %layer7_out_16, i16 %layer7_out_17, i16 %layer7_out_18, i16 %layer7_out_19, i16 %layer7_out_20, i16 %layer7_out_21, i16 %layer7_out_22, i16 %layer7_out_23, i16 %layer7_out_24, i16 %layer7_out_25, i16 %layer7_out_26, i16 %layer7_out_27, i16 %layer7_out_28, i16 %layer7_out_29, i16 %layer7_out_30, i16 %layer7_out_31, i16 %layer7_out_32, i16 %layer7_out_33, i16 %layer7_out_34

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:114 %call_ret7 = call i16 @relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config14>, i16 %layer11_out, i16 %layer11_out_1

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="113" st_id="4" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16">
<![CDATA[
entry_ifconv:93 %call_ret4 = call i128 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>, i16 %layer7_out, i16 %layer7_out_1, i16 %layer7_out_2, i16 %layer7_out_3, i16 %layer7_out_4, i16 %layer7_out_5, i16 %layer7_out_6, i16 %layer7_out_7, i16 %layer7_out_8, i16 %layer7_out_9, i16 %layer7_out_10, i16 %layer7_out_11, i16 %layer7_out_12, i16 %layer7_out_13, i16 %layer7_out_14, i16 %layer7_out_15, i16 %layer7_out_16, i16 %layer7_out_17, i16 %layer7_out_18, i16 %layer7_out_19, i16 %layer7_out_20, i16 %layer7_out_21, i16 %layer7_out_22, i16 %layer7_out_23, i16 %layer7_out_24, i16 %layer7_out_25, i16 %layer7_out_26, i16 %layer7_out_27, i16 %layer7_out_28, i16 %layer7_out_29, i16 %layer7_out_30, i16 %layer7_out_31, i16 %layer7_out_32, i16 %layer7_out_33, i16 %layer7_out_34

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:114 %call_ret7 = call i16 @relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config14>, i16 %layer11_out, i16 %layer11_out_1

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="16">
<![CDATA[
entry_ifconv:115 %layer14_out = extractvalue i16 %call_ret7

]]></Node>
<StgValue><ssdm name="layer14_out"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="16">
<![CDATA[
entry_ifconv:116 %layer14_out_1 = extractvalue i16 %call_ret7

]]></Node>
<StgValue><ssdm name="layer14_out_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="117" st_id="5" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16">
<![CDATA[
entry_ifconv:93 %call_ret4 = call i128 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>, i16 %layer7_out, i16 %layer7_out_1, i16 %layer7_out_2, i16 %layer7_out_3, i16 %layer7_out_4, i16 %layer7_out_5, i16 %layer7_out_6, i16 %layer7_out_7, i16 %layer7_out_8, i16 %layer7_out_9, i16 %layer7_out_10, i16 %layer7_out_11, i16 %layer7_out_12, i16 %layer7_out_13, i16 %layer7_out_14, i16 %layer7_out_15, i16 %layer7_out_16, i16 %layer7_out_17, i16 %layer7_out_18, i16 %layer7_out_19, i16 %layer7_out_20, i16 %layer7_out_21, i16 %layer7_out_22, i16 %layer7_out_23, i16 %layer7_out_24, i16 %layer7_out_25, i16 %layer7_out_26, i16 %layer7_out_27, i16 %layer7_out_28, i16 %layer7_out_29, i16 %layer7_out_30, i16 %layer7_out_31, i16 %layer7_out_32, i16 %layer7_out_33, i16 %layer7_out_34

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="118" st_id="6" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16">
<![CDATA[
entry_ifconv:93 %call_ret4 = call i128 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>, i16 %layer7_out, i16 %layer7_out_1, i16 %layer7_out_2, i16 %layer7_out_3, i16 %layer7_out_4, i16 %layer7_out_5, i16 %layer7_out_6, i16 %layer7_out_7, i16 %layer7_out_8, i16 %layer7_out_9, i16 %layer7_out_10, i16 %layer7_out_11, i16 %layer7_out_12, i16 %layer7_out_13, i16 %layer7_out_14, i16 %layer7_out_15, i16 %layer7_out_16, i16 %layer7_out_17, i16 %layer7_out_18, i16 %layer7_out_19, i16 %layer7_out_20, i16 %layer7_out_21, i16 %layer7_out_22, i16 %layer7_out_23, i16 %layer7_out_24, i16 %layer7_out_25, i16 %layer7_out_26, i16 %layer7_out_27, i16 %layer7_out_28, i16 %layer7_out_29, i16 %layer7_out_30, i16 %layer7_out_31, i16 %layer7_out_32, i16 %layer7_out_33, i16 %layer7_out_34

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="128">
<![CDATA[
entry_ifconv:94 %layer9_out = extractvalue i128 %call_ret4

]]></Node>
<StgValue><ssdm name="layer9_out"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="128">
<![CDATA[
entry_ifconv:95 %layer9_out_1 = extractvalue i128 %call_ret4

]]></Node>
<StgValue><ssdm name="layer9_out_1"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="128">
<![CDATA[
entry_ifconv:96 %layer9_out_2 = extractvalue i128 %call_ret4

]]></Node>
<StgValue><ssdm name="layer9_out_2"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="128">
<![CDATA[
entry_ifconv:97 %layer9_out_3 = extractvalue i128 %call_ret4

]]></Node>
<StgValue><ssdm name="layer9_out_3"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="128">
<![CDATA[
entry_ifconv:98 %layer9_out_4 = extractvalue i128 %call_ret4

]]></Node>
<StgValue><ssdm name="layer9_out_4"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="128">
<![CDATA[
entry_ifconv:99 %layer9_out_5 = extractvalue i128 %call_ret4

]]></Node>
<StgValue><ssdm name="layer9_out_5"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="128">
<![CDATA[
entry_ifconv:100 %layer9_out_6 = extractvalue i128 %call_ret4

]]></Node>
<StgValue><ssdm name="layer9_out_6"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="128">
<![CDATA[
entry_ifconv:101 %layer9_out_7 = extractvalue i128 %call_ret4

]]></Node>
<StgValue><ssdm name="layer9_out_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="127" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry_ifconv:105 %call_ret6 = call i64 @relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config13>, i16 %layer9_out, i16 %layer9_out_1, i16 %layer9_out_2, i16 %layer9_out_3, i16 %layer9_out_4, i16 %layer9_out_5, i16 %layer9_out_6, i16 %layer9_out_7

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="128" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry_ifconv:105 %call_ret6 = call i64 @relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config13>, i16 %layer9_out, i16 %layer9_out_1, i16 %layer9_out_2, i16 %layer9_out_3, i16 %layer9_out_4, i16 %layer9_out_5, i16 %layer9_out_6, i16 %layer9_out_7

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="64">
<![CDATA[
entry_ifconv:106 %layer13_out = extractvalue i64 %call_ret6

]]></Node>
<StgValue><ssdm name="layer13_out"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="64">
<![CDATA[
entry_ifconv:107 %layer13_out_1 = extractvalue i64 %call_ret6

]]></Node>
<StgValue><ssdm name="layer13_out_1"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="64">
<![CDATA[
entry_ifconv:108 %layer13_out_2 = extractvalue i64 %call_ret6

]]></Node>
<StgValue><ssdm name="layer13_out_2"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="64">
<![CDATA[
entry_ifconv:109 %layer13_out_3 = extractvalue i64 %call_ret6

]]></Node>
<StgValue><ssdm name="layer13_out_3"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="64">
<![CDATA[
entry_ifconv:110 %layer13_out_4 = extractvalue i64 %call_ret6

]]></Node>
<StgValue><ssdm name="layer13_out_4"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="64">
<![CDATA[
entry_ifconv:111 %layer13_out_5 = extractvalue i64 %call_ret6

]]></Node>
<StgValue><ssdm name="layer13_out_5"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="64">
<![CDATA[
entry_ifconv:112 %layer13_out_6 = extractvalue i64 %call_ret6

]]></Node>
<StgValue><ssdm name="layer13_out_6"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="64">
<![CDATA[
entry_ifconv:113 %layer13_out_7 = extractvalue i64 %call_ret6

]]></Node>
<StgValue><ssdm name="layer13_out_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="137" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="160" op_0_bw="160" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
entry_ifconv:117 %call_ret8 = call i160 @concatenate1d<ap_ufixed,ap_ufixed,ap_fixed<16,6,5,3,0>,config15>, i8 %layer13_out, i8 %layer13_out_1, i8 %layer13_out_2, i8 %layer13_out_3, i8 %layer13_out_4, i8 %layer13_out_5, i8 %layer13_out_6, i8 %layer13_out_7, i8 %layer14_out, i8 %layer14_out_1

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="160">
<![CDATA[
entry_ifconv:118 %layer15_out = extractvalue i160 %call_ret8

]]></Node>
<StgValue><ssdm name="layer15_out"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="160">
<![CDATA[
entry_ifconv:119 %layer15_out_1 = extractvalue i160 %call_ret8

]]></Node>
<StgValue><ssdm name="layer15_out_1"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="160">
<![CDATA[
entry_ifconv:120 %layer15_out_2 = extractvalue i160 %call_ret8

]]></Node>
<StgValue><ssdm name="layer15_out_2"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="160">
<![CDATA[
entry_ifconv:121 %layer15_out_3 = extractvalue i160 %call_ret8

]]></Node>
<StgValue><ssdm name="layer15_out_3"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="160">
<![CDATA[
entry_ifconv:122 %layer15_out_4 = extractvalue i160 %call_ret8

]]></Node>
<StgValue><ssdm name="layer15_out_4"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="160">
<![CDATA[
entry_ifconv:123 %layer15_out_5 = extractvalue i160 %call_ret8

]]></Node>
<StgValue><ssdm name="layer15_out_5"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="160">
<![CDATA[
entry_ifconv:124 %layer15_out_6 = extractvalue i160 %call_ret8

]]></Node>
<StgValue><ssdm name="layer15_out_6"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="160">
<![CDATA[
entry_ifconv:125 %layer15_out_7 = extractvalue i160 %call_ret8

]]></Node>
<StgValue><ssdm name="layer15_out_7"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="160">
<![CDATA[
entry_ifconv:126 %layer15_out_8 = extractvalue i160 %call_ret8

]]></Node>
<StgValue><ssdm name="layer15_out_8"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="160">
<![CDATA[
entry_ifconv:127 %layer15_out_9 = extractvalue i160 %call_ret8

]]></Node>
<StgValue><ssdm name="layer15_out_9"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
entry_ifconv:128 %call_ret9 = call i64 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16>, i16 %layer15_out, i16 %layer15_out_1, i16 %layer15_out_2, i16 %layer15_out_3, i16 %layer15_out_4, i16 %layer15_out_5, i16 %layer15_out_6, i16 %layer15_out_7, i16 %layer15_out_8, i16 %layer15_out_9

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="149" st_id="10" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
entry_ifconv:128 %call_ret9 = call i64 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16>, i16 %layer15_out, i16 %layer15_out_1, i16 %layer15_out_2, i16 %layer15_out_3, i16 %layer15_out_4, i16 %layer15_out_5, i16 %layer15_out_6, i16 %layer15_out_7, i16 %layer15_out_8, i16 %layer15_out_9

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="150" st_id="11" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
entry_ifconv:128 %call_ret9 = call i64 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16>, i16 %layer15_out, i16 %layer15_out_1, i16 %layer15_out_2, i16 %layer15_out_3, i16 %layer15_out_4, i16 %layer15_out_5, i16 %layer15_out_6, i16 %layer15_out_7, i16 %layer15_out_8, i16 %layer15_out_9

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="151" st_id="12" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
entry_ifconv:128 %call_ret9 = call i64 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16>, i16 %layer15_out, i16 %layer15_out_1, i16 %layer15_out_2, i16 %layer15_out_3, i16 %layer15_out_4, i16 %layer15_out_5, i16 %layer15_out_6, i16 %layer15_out_7, i16 %layer15_out_8, i16 %layer15_out_9

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="152" st_id="13" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
entry_ifconv:128 %call_ret9 = call i64 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16>, i16 %layer15_out, i16 %layer15_out_1, i16 %layer15_out_2, i16 %layer15_out_3, i16 %layer15_out_4, i16 %layer15_out_5, i16 %layer15_out_6, i16 %layer15_out_7, i16 %layer15_out_8, i16 %layer15_out_9

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="64">
<![CDATA[
entry_ifconv:129 %layer16_out = extractvalue i64 %call_ret9

]]></Node>
<StgValue><ssdm name="layer16_out"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="64">
<![CDATA[
entry_ifconv:130 %layer16_out_1 = extractvalue i64 %call_ret9

]]></Node>
<StgValue><ssdm name="layer16_out_1"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="64">
<![CDATA[
entry_ifconv:131 %layer16_out_2 = extractvalue i64 %call_ret9

]]></Node>
<StgValue><ssdm name="layer16_out_2"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="64">
<![CDATA[
entry_ifconv:132 %layer16_out_3 = extractvalue i64 %call_ret9

]]></Node>
<StgValue><ssdm name="layer16_out_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="157" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
entry_ifconv:133 %call_ret10 = call i32 @relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config18>, i16 %layer16_out, i16 %layer16_out_1, i16 %layer16_out_2, i16 %layer16_out_3

]]></Node>
<StgValue><ssdm name="call_ret10"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="158" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
entry_ifconv:133 %call_ret10 = call i32 @relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config18>, i16 %layer16_out, i16 %layer16_out_1, i16 %layer16_out_2, i16 %layer16_out_3

]]></Node>
<StgValue><ssdm name="call_ret10"/></StgValue>
</operation>

<operation id="159" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:134 %layer18_out = extractvalue i32 %call_ret10

]]></Node>
<StgValue><ssdm name="layer18_out"/></StgValue>
</operation>

<operation id="160" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:135 %layer18_out_1 = extractvalue i32 %call_ret10

]]></Node>
<StgValue><ssdm name="layer18_out_1"/></StgValue>
</operation>

<operation id="161" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:136 %layer18_out_2 = extractvalue i32 %call_ret10

]]></Node>
<StgValue><ssdm name="layer18_out_2"/></StgValue>
</operation>

<operation id="162" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:137 %layer18_out_3 = extractvalue i32 %call_ret10

]]></Node>
<StgValue><ssdm name="layer18_out_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="163" st_id="16" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry_ifconv:138 %call_ret11 = call i64 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config19>, i8 %layer18_out, i8 %layer18_out_1, i8 %layer18_out_2, i8 %layer18_out_3

]]></Node>
<StgValue><ssdm name="call_ret11"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="164" st_id="17" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry_ifconv:138 %call_ret11 = call i64 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config19>, i8 %layer18_out, i8 %layer18_out_1, i8 %layer18_out_2, i8 %layer18_out_3

]]></Node>
<StgValue><ssdm name="call_ret11"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="165" st_id="18" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry_ifconv:138 %call_ret11 = call i64 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config19>, i8 %layer18_out, i8 %layer18_out_1, i8 %layer18_out_2, i8 %layer18_out_3

]]></Node>
<StgValue><ssdm name="call_ret11"/></StgValue>
</operation>

<operation id="166" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="64">
<![CDATA[
entry_ifconv:139 %layer19_out = extractvalue i64 %call_ret11

]]></Node>
<StgValue><ssdm name="layer19_out"/></StgValue>
</operation>

<operation id="167" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="64">
<![CDATA[
entry_ifconv:140 %layer19_out_1 = extractvalue i64 %call_ret11

]]></Node>
<StgValue><ssdm name="layer19_out_1"/></StgValue>
</operation>

<operation id="168" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="64">
<![CDATA[
entry_ifconv:141 %layer19_out_2 = extractvalue i64 %call_ret11

]]></Node>
<StgValue><ssdm name="layer19_out_2"/></StgValue>
</operation>

<operation id="169" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="64">
<![CDATA[
entry_ifconv:142 %layer19_out_3 = extractvalue i64 %call_ret11

]]></Node>
<StgValue><ssdm name="layer19_out_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="170" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
entry_ifconv:143 %call_ret = call i32 @relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config21>, i16 %layer19_out, i16 %layer19_out_1, i16 %layer19_out_2, i16 %layer19_out_3

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="171" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
entry_ifconv:143 %call_ret = call i32 @relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config21>, i16 %layer19_out, i16 %layer19_out_1, i16 %layer19_out_2, i16 %layer19_out_3

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="172" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:144 %layer21_out = extractvalue i32 %call_ret

]]></Node>
<StgValue><ssdm name="layer21_out"/></StgValue>
</operation>

<operation id="173" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:145 %layer21_out_1 = extractvalue i32 %call_ret

]]></Node>
<StgValue><ssdm name="layer21_out_1"/></StgValue>
</operation>

<operation id="174" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:146 %layer21_out_2 = extractvalue i32 %call_ret

]]></Node>
<StgValue><ssdm name="layer21_out_2"/></StgValue>
</operation>

<operation id="175" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:147 %layer21_out_3 = extractvalue i32 %call_ret

]]></Node>
<StgValue><ssdm name="layer21_out_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="176" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry_ifconv:148 %layer22_out = call i13 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config22>, i8 %layer21_out, i8 %layer21_out_1, i8 %layer21_out_2, i8 %layer21_out_3

]]></Node>
<StgValue><ssdm name="layer22_out"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="177" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry_ifconv:148 %layer22_out = call i13 @dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config22>, i8 %layer21_out, i8 %layer21_out_1, i8 %layer21_out_2, i8 %layer21_out_3

]]></Node>
<StgValue><ssdm name="layer22_out"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="178" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="14" op_0_bw="14" op_1_bw="13" op_2_bw="1">
<![CDATA[
entry_ifconv:149 %shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %layer22_out, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="179" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:150 %sext_ln468 = sext i14 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln468"/></StgValue>
</operation>

<operation id="180" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:151 %sigmoid = add i15 %sext_ln468, i15 2048

]]></Node>
<StgValue><ssdm name="sigmoid"/></StgValue>
</operation>

<operation id="181" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:152 %icmp_ln469 = icmp_sgt  i15 %sigmoid, i15 4096

]]></Node>
<StgValue><ssdm name="icmp_ln469"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="182" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:153 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %sigmoid, i32 14

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="183" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:154 %or_ln469 = or i1 %icmp_ln469, i1 %tmp

]]></Node>
<StgValue><ssdm name="or_ln469"/></StgValue>
</operation>

<operation id="184" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:155 %select_ln469 = select i1 %icmp_ln469, i13 4096, i13 0

]]></Node>
<StgValue><ssdm name="select_ln469"/></StgValue>
</operation>

<operation id="185" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="13" op_0_bw="15">
<![CDATA[
entry_ifconv:156 %trunc_ln473 = trunc i15 %sigmoid

]]></Node>
<StgValue><ssdm name="trunc_ln473"/></StgValue>
</operation>

<operation id="186" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:157 %select_ln469_1 = select i1 %or_ln469, i13 %select_ln469, i13 %trunc_ln473

]]></Node>
<StgValue><ssdm name="select_ln469_1"/></StgValue>
</operation>

<operation id="187" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="14" op_0_bw="14" op_1_bw="13" op_2_bw="1">
<![CDATA[
entry_ifconv:158 %shl_ln1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %select_ln469_1, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="188" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:159 %add_ln473 = add i14 %shl_ln1, i14 12288

]]></Node>
<StgValue><ssdm name="add_ln473"/></StgValue>
</operation>

<operation id="189" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:160 %tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln473, i32 13

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="190" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="14">
<![CDATA[
entry_ifconv:163 %trunc_ln473_1 = trunc i14 %add_ln473

]]></Node>
<StgValue><ssdm name="trunc_ln473_1"/></StgValue>
</operation>

<operation id="191" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:164 %icmp_ln473 = icmp_ne  i4 %trunc_ln473_1, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln473"/></StgValue>
</operation>

<operation id="192" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:165 %tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln473, i32 12

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="193" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry_ifconv:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="194" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry_ifconv:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="195" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="336">
<![CDATA[
entry_ifconv:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i336 %x_profile

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="196" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="336" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry_ifconv:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i336 %x_profile, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="197" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry_ifconv:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %nModule

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="198" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry_ifconv:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %nModule, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="199" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry_ifconv:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x_local

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="200" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry_ifconv:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x_local, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="201" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="208">
<![CDATA[
entry_ifconv:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i208 %y_profile

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="202" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="208" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry_ifconv:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i208 %y_profile, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="203" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry_ifconv:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %y_local

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="204" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry_ifconv:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y_local, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="205" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry_ifconv:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %layer24_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="206" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry_ifconv:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %layer24_out, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="207" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:161 %trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln473, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="208" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:162 %tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln473, i32 4

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="209" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:166 %tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln473, i32 5

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="210" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:167 %or_ln473 = or i1 %tmp_95, i1 %icmp_ln473

]]></Node>
<StgValue><ssdm name="or_ln473"/></StgValue>
</operation>

<operation id="211" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:168 %and_ln473 = and i1 %or_ln473, i1 %tmp_93

]]></Node>
<StgValue><ssdm name="and_ln473"/></StgValue>
</operation>

<operation id="212" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="1">
<![CDATA[
entry_ifconv:169 %zext_ln473 = zext i1 %and_ln473

]]></Node>
<StgValue><ssdm name="zext_ln473"/></StgValue>
</operation>

<operation id="213" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:170 %add_ln473_1 = add i8 %trunc_ln, i8 %zext_ln473

]]></Node>
<StgValue><ssdm name="add_ln473_1"/></StgValue>
</operation>

<operation id="214" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:171 %tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln473_1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="215" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:172 %xor_ln473 = xor i1 %tmp_94, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln473"/></StgValue>
</operation>

<operation id="216" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:173 %or_ln473_3 = or i1 %tmp_96, i1 %xor_ln473

]]></Node>
<StgValue><ssdm name="or_ln473_3"/></StgValue>
</operation>

<operation id="217" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:174 %xor_ln473_2 = xor i1 %tmp_92, i1 %or_ln473_3

]]></Node>
<StgValue><ssdm name="xor_ln473_2"/></StgValue>
</operation>

<operation id="218" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:175 %xor_ln473_1 = xor i1 %tmp_92, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln473_1"/></StgValue>
</operation>

<operation id="219" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:176 %xor_ln473_3 = xor i1 %xor_ln473_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln473_3"/></StgValue>
</operation>

<operation id="220" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:177 %or_ln473_1 = or i1 %tmp_96, i1 %xor_ln473_3

]]></Node>
<StgValue><ssdm name="or_ln473_1"/></StgValue>
</operation>

<operation id="221" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:178 %and_ln473_1 = and i1 %or_ln473_1, i1 %xor_ln473_1

]]></Node>
<StgValue><ssdm name="and_ln473_1"/></StgValue>
</operation>

<operation id="222" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:179 %or_ln473_4 = or i1 %tmp_94, i1 %tmp_96

]]></Node>
<StgValue><ssdm name="or_ln473_4"/></StgValue>
</operation>

<operation id="223" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:180 %xor_ln473_4 = xor i1 %or_ln473_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln473_4"/></StgValue>
</operation>

<operation id="224" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:181 %and_ln473_2 = and i1 %tmp_92, i1 %xor_ln473_4

]]></Node>
<StgValue><ssdm name="and_ln473_2"/></StgValue>
</operation>

<operation id="225" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:182 %select_ln473 = select i1 %and_ln473_1, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln473"/></StgValue>
</operation>

<operation id="226" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:183 %or_ln473_2 = or i1 %and_ln473_1, i1 %and_ln473_2

]]></Node>
<StgValue><ssdm name="or_ln473_2"/></StgValue>
</operation>

<operation id="227" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:184 %select_ln473_1 = select i1 %or_ln473_2, i8 %select_ln473, i8 %add_ln473_1

]]></Node>
<StgValue><ssdm name="select_ln473_1"/></StgValue>
</operation>

<operation id="228" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:185 %write_ln473 = write void @_ssdm_op_Write.ap_vld.i8P0A, i8 %layer24_out, i8 %select_ln473_1

]]></Node>
<StgValue><ssdm name="write_ln473"/></StgValue>
</operation>

<operation id="229" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0">
<![CDATA[
entry_ifconv:186 %ret_ln99 = ret

]]></Node>
<StgValue><ssdm name="ret_ln99"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
