Checking out license 'RTL_Compiler_Ultra'... (0 seconds elapsed)
Reading GUI preferences file '/home/janamani/.cadence/rc.gui'.

                                                               Cadence Encounter(R) RTL Compiler
                                                  Version RC11.22 - v11.20-s017_1 (64-bit), built Jul 19 2012


Copyright notice: Copyright 1997-2012 Cadence Design Systems, Inc. All rights reserved worldwide. 

Patent notices: Protected by U.S. Patents: 5892687; 6470486; 6772398; 6772399; 6807651; 6832357; 7007247; 8127260 

WARNING: This version of RC is 1159 days old.
         Visit downloads.cadence.com for the latest release of RC.


===============================================================================================================================================================
                                                         Welcome to Cadence Encounter(R) RTL Compiler

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

               object  attribute
               ------  ---------
               design  dp_perform_rewriting_operations
               design  lp_map_to_srpg_cells
               design  lp_optimize_dynamic_power_first
               design  lp_srpg_pg_driver
             instance  black_box
             instance  dft_inherited_dont_scan
             instance  inherited_default_power_domain
             instance  lp_map_to_srpg_cells
             instance  lp_map_to_srpg_type
             instance  lp_srpg_pg_driver
              libcell  black_box
              libcell  location
                  net  logic0_driven
                  net  logic1_driven
    nominal_condition  operating_condition
                  pin  inherited_default_power_domain
                 port  inherited_default_power_domain
                 root  auto_ungroup_min_effort
                 root  degenerate_complex_seqs
                 root  dp_area_mode
                 root  dp_perform_csa_operations
                 root  dp_perform_rewriting_operations
                 root  dp_perform_sharing_operations
                 root  dp_perform_speculation_operations
                 root  exact_match_seqs_async_controls
                 root  hdl_flatten_array
                 root  hdl_old_reg_naming
                 root  hdl_reg_naming_style_scalar
                 root  hdl_reg_naming_style_vector
                 root  hdl_trim_target_index
                 root  ignore_unknown_embedded_commands
                 root  lbr_async_clr_pre_seqs_interchangable
                 root  ple_parameter_source_priority
                 root  pqos_virtual_buffer
                 root  retime_preserve_state_points
                 root  wlec_env_var
                 root  wlec_flat_r2n
                 root  wlec_no_exit
                 root  wlec_old_lp_ec_flow
                 root  wlec_save_ssion
                 root  wlec_sim_lib
                 root  wlec_sim_plus_lib
                 root  wlec_skip_iso_check_hier_compare
                 root  wlec_skip_lvl_check_hier_compare
                 root  wlec_verbose
            subdesign  allow_csa_subdesign
            subdesign  allow_sharing_subdesign
            subdesign  allow_speculation_subdesign
            subdesign  auto_ungroup_ok
            subdesign  dp_perform_rewriting_operations

Send us feedback at rc_feedback@cadence.com.
===============================================================================================================================================================

Sourcing '../ScriptFiles/RTLCompilerS.tcl' (Mon Sep 21 23:46:19 +0530 2015)...
Mon Sep 21 23:46:19 +0530 2015
Sourcing '../ScriptFiles/UMC180nMCadence.tcl' (Mon Sep 21 23:46:19 +0530 2015)...
#At ../ScriptFiles/UMC180nMCadence.tcl:7 5secs 59.20MB Mon Sep 21 23:46:19 +0530 2015
set  designer "Janamani Chandram Ayyangalam"
#At ../ScriptFiles/UMC180nMCadence.tcl:8 5secs 59.20MB Mon Sep 21 23:46:19 +0530 2015
set  company  "Indian Institutre of Technology - Bombay"
#At ../ScriptFiles/UMC180nMCadence.tcl:9 5secs 59.20MB Mon Sep 21 23:46:19 +0530 2015
set  LIBPATH /Cad/DesignK/FaradayUMC180/DigitalCore/FrontEnd/synopsys/
#At ../ScriptFiles/UMC180nMCadence.tcl:10 5secs 59.20MB Mon Sep 21 23:46:19 +0530 2015
set  LIBRARY [list fsa0a_c_generic_core_ss1p62v125c.lib]
#At ../ScriptFiles/UMC180nMCadence.tcl:11 5secs 59.20MB Mon Sep 21 23:46:19 +0530 2015
set  SEARCHPATH [list $LIBPATH ../SourceFiles ../OutputFiles ]
Sourcing '../ScriptFiles/RTLSourceListS.tcl' (Mon Sep 21 23:46:19 +0530 2015)...
#At ../ScriptFiles/RTLSourceListS.tcl:5 5secs 59.20MB Mon Sep 21 23:46:19 +0530 2015
set HDLFILES [list ../SourceFiles/SARSlowVerilog.v]
#At ../ScriptFiles/RTLSourceListS.tcl:6 5secs 59.20MB Mon Sep 21 23:46:19 +0530 2015
set HDLFORMATRC -v2001
#At ../ScriptFiles/RTLSourceListS.tcl:7 5secs 59.20MB Mon Sep 21 23:46:19 +0530 2015
set HDLFORMATDC verilog
#At ../ScriptFiles/RTLSourceListS.tcl:8 5secs 59.20MB Mon Sep 21 23:46:19 +0530 2015
set TOPLEVEL SARSlowVerilog
#At ../ScriptFiles/RTLSourceListS.tcl:9 5secs 59.20MB Mon Sep 21 23:46:19 +0530 2015
set PARAMETER [list 8]
  Setting attribute of root '/': 'lib_search_path' = /Cad/DesignK/FaradayUMC180/DigitalCore/FrontEnd/synopsys/
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.620000, 125.000000) in library 'fsa0a_c_generic_core_ss1p62v125c.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).

  Message Summary for Library fsa0a_c_generic_core_ss1p62v125c.lib:
  *****************************************************************
  An unsupported construct was detected in this library. [LBR-40]: 1
  Found 'statetable' group in cell. [LBR-83]: 12
  Created nominal operating condition. [LBR-412]: 1
 
Info    : Library Information. [LBR-415]
        : Library: 'fsa0a_c_generic_core_ss1p62v125c.lib', Total cells: '484', Usable cells: '465', Unusable cells: '19'.
	List of unusable cells: 'ANTENNA BHD1 GCBESF GCBESN GCBESP GCBEST GCKESF GCKESN GCKESP GCKEST ... and others.'
        : The number of unusable cells that is listed depends on the setting of the 'information_level' root attribute. If set to a value less than 6, the list is limited to 10 unusable cells. If set to a value equal to or higher than 6, all unusable cells are listed.
  Setting attribute of root '/': 'library' = fsa0a_c_generic_core_ss1p62v125c.lib
Info    : Library Information. [LBR-415]
        : Library: 'fsa0a_c_generic_core_ss1p62v125c.lib', Total cells: '484', Usable cells: '465', Unusable cells: '19'.
	List of unusable cells: 'ANTENNA BHD1 GCBESF GCBESN GCBESP GCBEST GCKESF GCKESN GCKESP GCKEST ... and others.'
  Library has 350 usable logic and 113 usable sequential lib-cells.
  Elaborating top-level block 'SARSlowVerilog_DATA8' from file '../SourceFiles/SARSlowVerilog.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'SARSlowVerilog' with default parameters value.
  Done elaborating 'SARSlowVerilog_DATA8'.
  Checking the design.

  Done Checking the design.
Statistics for commands executed by read_sdc:
 "all_inputs"              - successful      1 , failed      0 (runtime  0.00)
 "all_outputs"             - successful      1 , failed      0 (runtime  0.00)
 "create_clock"            - successful      1 , failed      0 (runtime  0.00)
 "remove_from_collection"  - successful      1 , failed      0 (runtime  0.00)
 "set_clock_latency"       - successful      2 , failed      0 (runtime  0.00)
 "set_clock_transition"    - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"   - successful      2 , failed      0 (runtime  0.00)
 "set_dont_touch_network"  - successful      1 , failed      0 (runtime  0.00)
 "set_driving_cell"        - successful      4 , failed      0 (runtime  0.00)
 "set_input_delay"         - successful      1 , failed      0 (runtime  0.00)
 "set_load"                - successful     11 , failed      0 (runtime  0.00)
 "set_output_delay"        - successful      1 , failed      0 (runtime  0.00)
Total runtime 0
Info    : Deleting instances not driving any primary outputs. [GLO-32]
        : Deleting 6 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted instances, set the 'information_level' attribute to 2 or above.
Mapping SARSlowVerilog_DATA8 to gates.
 
Global mapping target info
==========================
Cost Group 'Clock' target slack:    40 ps
Target path end-point (Port: SARSlowVerilog_DATA8/ClockCmp)

 
Global mapping status
=====================
                         Group   
                        Tot Wrst 
                 Total  Weighted 
Operation         Area   Slacks 
-------------------------------------------------------------------------------
 global_map       5028        0 
 
Global incremental target info
==============================
Cost Group 'Clock' target slack:    86 ps
Target path end-point (Pin: TempSAR_reg[7]/D (QDFFRBN/D))

 
Global incremental optimization status
======================================
                         Group   
                        Tot Wrst 
                 Total  Weighted 
Operation         Area   Slacks 
-------------------------------------------------------------------------------
 global_inc       3972        0 
Info    : 'Conformal LEC11.1-p100' or later builds is recommended for verification. [WDO-600]
        : The use of 'Conformal LEC11.1-p100' or later builds is recommended to get better verification results.
Generating a dofile for design 'SARSlowVerilog_DATA8' in file 'fv/SARSlowVerilog/rtl_to_g1.do' ...
Info    : Forcing flat compare. [WDO-212]
        : No hierarchies found in design.
Info    : 'Conformal LEC11.1-p100' or later builds is recommended for verification. [WDO-600]
Generating a dofile for design 'SARSlowVerilog_DATA8' in file 'fv/SARSlowVerilog/rtl_to_g1_withoutovf.do' ...
Info    : Forcing flat compare. [WDO-212]
        : No hierarchies found in design.
 
Incremental optimization status
===============================
                         Group   
                        Tot Wrst - - - - DRC Totals - - - -
                 Total  Weighted     Max       Max     Max  
Operation         Area   Slacks    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_iopt        3972        0         0        0        0
 
Incremental optimization status (pre-loop)
==========================================
                         Group   
                        Tot Wrst - - - - DRC Totals - - - -
                 Total  Weighted     Max       Max     Max  
Operation         Area   Slacks    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 simp_cc_in       3912        0         0        0        0
 hi_fo_buf        3912        0         0        0        0
 
Incremental optimization status
===============================
                         Group   
                        Tot Wrst - - - - DRC Totals - - - -
                 Total  Weighted     Max       Max     Max  
Operation         Area   Slacks    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay       3912        0         0        0        0
 init_drc         3912        0         0        0        0
 init_area        3912        0         0        0        0
 rem_buf          3887        0         0        0        0
 merge_bi         3869        0         0        0        0
 rem_inv_qb       3869        0         0        0        0
 seq_res_ar       3850        0         0        0        0
 gate_comp        3847        0         0        0        0
 glob_area        3831        0         0        0        0
 area_down        3822        0         0        0        0
 
Incremental optimization status
===============================
                         Group   
                        Tot Wrst - - - - DRC Totals - - - -
                 Total  Weighted     Max       Max     Max  
Operation         Area   Slacks    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay       3822        0         0        0        0
 init_drc         3822        0         0        0        0
 init_area        3822        0         0        0        0
 
Incremental optimization status
===============================
                         Group   
                        Tot Wrst - - - - DRC Totals - - - -
                 Total  Weighted     Max       Max     Max  
Operation         Area   Slacks    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay       3822        0         0        0        0
 init_drc         3822        0         0        0        0

  Done mapping SARSlowVerilog_DATA8
  Synthesis succeeded.
  Incrementally optimizing SARSlowVerilog_DATA8
 
Incremental optimization status
===============================
                         Group   
                        Tot Wrst - - - - DRC Totals - - - -
                 Total  Weighted     Max       Max     Max  
Operation         Area   Slacks    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_iopt        3822        0         0        0        0
 
Incremental optimization status
===============================
                         Group   
                        Tot Wrst - - - - DRC Totals - - - -
                 Total  Weighted     Max       Max     Max  
Operation         Area   Slacks    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay       3822        0         0        0        0
 init_drc         3822        0         0        0        0
 init_area        3822        0         0        0        0
 
Incremental optimization status
===============================
                         Group   
                        Tot Wrst - - - - DRC Totals - - - -
                 Total  Weighted     Max       Max     Max  
Operation         Area   Slacks    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay       3822        0         0        0        0
 init_drc         3822        0         0        0        0
 init_area        3822        0         0        0        0

  Done mapping SARSlowVerilog_DATA8
  Synthesis succeeded.
  Checking the design.

  Done Checking the design.
GUI is already visible.
rc:/> Normal exit.