
ONE_TO_ONE_CONVERSATION.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000070dc  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  080072ac  080072ac  000172ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800730c  0800730c  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  0800730c  0800730c  0001730c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007314  08007314  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007314  08007314  00017314  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007318  08007318  00017318  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  0800731c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008434  2000008c  080073a8  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200084c0  080073a8  000284c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a1fa  00000000  00000000  000200ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000437b  00000000  00000000  0003a2f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001588  00000000  00000000  0003e678  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010a1  00000000  00000000  0003fc00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000256a9  00000000  00000000  00040ca1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001be2d  00000000  00000000  0006634a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dce0b  00000000  00000000  00082177  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005ac0  00000000  00000000  0015ef84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  00164a44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000008c 	.word	0x2000008c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007294 	.word	0x08007294

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000090 	.word	0x20000090
 800020c:	08007294 	.word	0x08007294

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295
 8000220:	f04f 30ff 	movne.w	r0, #4294967295
 8000224:	f000 b970 	b.w	8000508 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9e08      	ldr	r6, [sp, #32]
 8000246:	460d      	mov	r5, r1
 8000248:	4604      	mov	r4, r0
 800024a:	460f      	mov	r7, r1
 800024c:	2b00      	cmp	r3, #0
 800024e:	d14a      	bne.n	80002e6 <__udivmoddi4+0xa6>
 8000250:	428a      	cmp	r2, r1
 8000252:	4694      	mov	ip, r2
 8000254:	d965      	bls.n	8000322 <__udivmoddi4+0xe2>
 8000256:	fab2 f382 	clz	r3, r2
 800025a:	b143      	cbz	r3, 800026e <__udivmoddi4+0x2e>
 800025c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000260:	f1c3 0220 	rsb	r2, r3, #32
 8000264:	409f      	lsls	r7, r3
 8000266:	fa20 f202 	lsr.w	r2, r0, r2
 800026a:	4317      	orrs	r7, r2
 800026c:	409c      	lsls	r4, r3
 800026e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000272:	fa1f f58c 	uxth.w	r5, ip
 8000276:	fbb7 f1fe 	udiv	r1, r7, lr
 800027a:	0c22      	lsrs	r2, r4, #16
 800027c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000280:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000284:	fb01 f005 	mul.w	r0, r1, r5
 8000288:	4290      	cmp	r0, r2
 800028a:	d90a      	bls.n	80002a2 <__udivmoddi4+0x62>
 800028c:	eb1c 0202 	adds.w	r2, ip, r2
 8000290:	f101 37ff 	add.w	r7, r1, #4294967295
 8000294:	f080 811c 	bcs.w	80004d0 <__udivmoddi4+0x290>
 8000298:	4290      	cmp	r0, r2
 800029a:	f240 8119 	bls.w	80004d0 <__udivmoddi4+0x290>
 800029e:	3902      	subs	r1, #2
 80002a0:	4462      	add	r2, ip
 80002a2:	1a12      	subs	r2, r2, r0
 80002a4:	b2a4      	uxth	r4, r4
 80002a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ae:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002b2:	fb00 f505 	mul.w	r5, r0, r5
 80002b6:	42a5      	cmp	r5, r4
 80002b8:	d90a      	bls.n	80002d0 <__udivmoddi4+0x90>
 80002ba:	eb1c 0404 	adds.w	r4, ip, r4
 80002be:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c2:	f080 8107 	bcs.w	80004d4 <__udivmoddi4+0x294>
 80002c6:	42a5      	cmp	r5, r4
 80002c8:	f240 8104 	bls.w	80004d4 <__udivmoddi4+0x294>
 80002cc:	4464      	add	r4, ip
 80002ce:	3802      	subs	r0, #2
 80002d0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d4:	1b64      	subs	r4, r4, r5
 80002d6:	2100      	movs	r1, #0
 80002d8:	b11e      	cbz	r6, 80002e2 <__udivmoddi4+0xa2>
 80002da:	40dc      	lsrs	r4, r3
 80002dc:	2300      	movs	r3, #0
 80002de:	e9c6 4300 	strd	r4, r3, [r6]
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d908      	bls.n	80002fc <__udivmoddi4+0xbc>
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	f000 80ed 	beq.w	80004ca <__udivmoddi4+0x28a>
 80002f0:	2100      	movs	r1, #0
 80002f2:	e9c6 0500 	strd	r0, r5, [r6]
 80002f6:	4608      	mov	r0, r1
 80002f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fc:	fab3 f183 	clz	r1, r3
 8000300:	2900      	cmp	r1, #0
 8000302:	d149      	bne.n	8000398 <__udivmoddi4+0x158>
 8000304:	42ab      	cmp	r3, r5
 8000306:	d302      	bcc.n	800030e <__udivmoddi4+0xce>
 8000308:	4282      	cmp	r2, r0
 800030a:	f200 80f8 	bhi.w	80004fe <__udivmoddi4+0x2be>
 800030e:	1a84      	subs	r4, r0, r2
 8000310:	eb65 0203 	sbc.w	r2, r5, r3
 8000314:	2001      	movs	r0, #1
 8000316:	4617      	mov	r7, r2
 8000318:	2e00      	cmp	r6, #0
 800031a:	d0e2      	beq.n	80002e2 <__udivmoddi4+0xa2>
 800031c:	e9c6 4700 	strd	r4, r7, [r6]
 8000320:	e7df      	b.n	80002e2 <__udivmoddi4+0xa2>
 8000322:	b902      	cbnz	r2, 8000326 <__udivmoddi4+0xe6>
 8000324:	deff      	udf	#255	; 0xff
 8000326:	fab2 f382 	clz	r3, r2
 800032a:	2b00      	cmp	r3, #0
 800032c:	f040 8090 	bne.w	8000450 <__udivmoddi4+0x210>
 8000330:	1a8a      	subs	r2, r1, r2
 8000332:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000336:	fa1f fe8c 	uxth.w	lr, ip
 800033a:	2101      	movs	r1, #1
 800033c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000340:	fb07 2015 	mls	r0, r7, r5, r2
 8000344:	0c22      	lsrs	r2, r4, #16
 8000346:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800034a:	fb0e f005 	mul.w	r0, lr, r5
 800034e:	4290      	cmp	r0, r2
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x124>
 8000352:	eb1c 0202 	adds.w	r2, ip, r2
 8000356:	f105 38ff 	add.w	r8, r5, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x122>
 800035c:	4290      	cmp	r0, r2
 800035e:	f200 80cb 	bhi.w	80004f8 <__udivmoddi4+0x2b8>
 8000362:	4645      	mov	r5, r8
 8000364:	1a12      	subs	r2, r2, r0
 8000366:	b2a4      	uxth	r4, r4
 8000368:	fbb2 f0f7 	udiv	r0, r2, r7
 800036c:	fb07 2210 	mls	r2, r7, r0, r2
 8000370:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000374:	fb0e fe00 	mul.w	lr, lr, r0
 8000378:	45a6      	cmp	lr, r4
 800037a:	d908      	bls.n	800038e <__udivmoddi4+0x14e>
 800037c:	eb1c 0404 	adds.w	r4, ip, r4
 8000380:	f100 32ff 	add.w	r2, r0, #4294967295
 8000384:	d202      	bcs.n	800038c <__udivmoddi4+0x14c>
 8000386:	45a6      	cmp	lr, r4
 8000388:	f200 80bb 	bhi.w	8000502 <__udivmoddi4+0x2c2>
 800038c:	4610      	mov	r0, r2
 800038e:	eba4 040e 	sub.w	r4, r4, lr
 8000392:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000396:	e79f      	b.n	80002d8 <__udivmoddi4+0x98>
 8000398:	f1c1 0720 	rsb	r7, r1, #32
 800039c:	408b      	lsls	r3, r1
 800039e:	fa22 fc07 	lsr.w	ip, r2, r7
 80003a2:	ea4c 0c03 	orr.w	ip, ip, r3
 80003a6:	fa05 f401 	lsl.w	r4, r5, r1
 80003aa:	fa20 f307 	lsr.w	r3, r0, r7
 80003ae:	40fd      	lsrs	r5, r7
 80003b0:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003b4:	4323      	orrs	r3, r4
 80003b6:	fbb5 f8f9 	udiv	r8, r5, r9
 80003ba:	fa1f fe8c 	uxth.w	lr, ip
 80003be:	fb09 5518 	mls	r5, r9, r8, r5
 80003c2:	0c1c      	lsrs	r4, r3, #16
 80003c4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003c8:	fb08 f50e 	mul.w	r5, r8, lr
 80003cc:	42a5      	cmp	r5, r4
 80003ce:	fa02 f201 	lsl.w	r2, r2, r1
 80003d2:	fa00 f001 	lsl.w	r0, r0, r1
 80003d6:	d90b      	bls.n	80003f0 <__udivmoddi4+0x1b0>
 80003d8:	eb1c 0404 	adds.w	r4, ip, r4
 80003dc:	f108 3aff 	add.w	sl, r8, #4294967295
 80003e0:	f080 8088 	bcs.w	80004f4 <__udivmoddi4+0x2b4>
 80003e4:	42a5      	cmp	r5, r4
 80003e6:	f240 8085 	bls.w	80004f4 <__udivmoddi4+0x2b4>
 80003ea:	f1a8 0802 	sub.w	r8, r8, #2
 80003ee:	4464      	add	r4, ip
 80003f0:	1b64      	subs	r4, r4, r5
 80003f2:	b29d      	uxth	r5, r3
 80003f4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003f8:	fb09 4413 	mls	r4, r9, r3, r4
 80003fc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000400:	fb03 fe0e 	mul.w	lr, r3, lr
 8000404:	45a6      	cmp	lr, r4
 8000406:	d908      	bls.n	800041a <__udivmoddi4+0x1da>
 8000408:	eb1c 0404 	adds.w	r4, ip, r4
 800040c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000410:	d26c      	bcs.n	80004ec <__udivmoddi4+0x2ac>
 8000412:	45a6      	cmp	lr, r4
 8000414:	d96a      	bls.n	80004ec <__udivmoddi4+0x2ac>
 8000416:	3b02      	subs	r3, #2
 8000418:	4464      	add	r4, ip
 800041a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800041e:	fba3 9502 	umull	r9, r5, r3, r2
 8000422:	eba4 040e 	sub.w	r4, r4, lr
 8000426:	42ac      	cmp	r4, r5
 8000428:	46c8      	mov	r8, r9
 800042a:	46ae      	mov	lr, r5
 800042c:	d356      	bcc.n	80004dc <__udivmoddi4+0x29c>
 800042e:	d053      	beq.n	80004d8 <__udivmoddi4+0x298>
 8000430:	b156      	cbz	r6, 8000448 <__udivmoddi4+0x208>
 8000432:	ebb0 0208 	subs.w	r2, r0, r8
 8000436:	eb64 040e 	sbc.w	r4, r4, lr
 800043a:	fa04 f707 	lsl.w	r7, r4, r7
 800043e:	40ca      	lsrs	r2, r1
 8000440:	40cc      	lsrs	r4, r1
 8000442:	4317      	orrs	r7, r2
 8000444:	e9c6 7400 	strd	r7, r4, [r6]
 8000448:	4618      	mov	r0, r3
 800044a:	2100      	movs	r1, #0
 800044c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000450:	f1c3 0120 	rsb	r1, r3, #32
 8000454:	fa02 fc03 	lsl.w	ip, r2, r3
 8000458:	fa20 f201 	lsr.w	r2, r0, r1
 800045c:	fa25 f101 	lsr.w	r1, r5, r1
 8000460:	409d      	lsls	r5, r3
 8000462:	432a      	orrs	r2, r5
 8000464:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000470:	fb07 1510 	mls	r5, r7, r0, r1
 8000474:	0c11      	lsrs	r1, r2, #16
 8000476:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800047a:	fb00 f50e 	mul.w	r5, r0, lr
 800047e:	428d      	cmp	r5, r1
 8000480:	fa04 f403 	lsl.w	r4, r4, r3
 8000484:	d908      	bls.n	8000498 <__udivmoddi4+0x258>
 8000486:	eb1c 0101 	adds.w	r1, ip, r1
 800048a:	f100 38ff 	add.w	r8, r0, #4294967295
 800048e:	d22f      	bcs.n	80004f0 <__udivmoddi4+0x2b0>
 8000490:	428d      	cmp	r5, r1
 8000492:	d92d      	bls.n	80004f0 <__udivmoddi4+0x2b0>
 8000494:	3802      	subs	r0, #2
 8000496:	4461      	add	r1, ip
 8000498:	1b49      	subs	r1, r1, r5
 800049a:	b292      	uxth	r2, r2
 800049c:	fbb1 f5f7 	udiv	r5, r1, r7
 80004a0:	fb07 1115 	mls	r1, r7, r5, r1
 80004a4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004a8:	fb05 f10e 	mul.w	r1, r5, lr
 80004ac:	4291      	cmp	r1, r2
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x282>
 80004b0:	eb1c 0202 	adds.w	r2, ip, r2
 80004b4:	f105 38ff 	add.w	r8, r5, #4294967295
 80004b8:	d216      	bcs.n	80004e8 <__udivmoddi4+0x2a8>
 80004ba:	4291      	cmp	r1, r2
 80004bc:	d914      	bls.n	80004e8 <__udivmoddi4+0x2a8>
 80004be:	3d02      	subs	r5, #2
 80004c0:	4462      	add	r2, ip
 80004c2:	1a52      	subs	r2, r2, r1
 80004c4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80004c8:	e738      	b.n	800033c <__udivmoddi4+0xfc>
 80004ca:	4631      	mov	r1, r6
 80004cc:	4630      	mov	r0, r6
 80004ce:	e708      	b.n	80002e2 <__udivmoddi4+0xa2>
 80004d0:	4639      	mov	r1, r7
 80004d2:	e6e6      	b.n	80002a2 <__udivmoddi4+0x62>
 80004d4:	4610      	mov	r0, r2
 80004d6:	e6fb      	b.n	80002d0 <__udivmoddi4+0x90>
 80004d8:	4548      	cmp	r0, r9
 80004da:	d2a9      	bcs.n	8000430 <__udivmoddi4+0x1f0>
 80004dc:	ebb9 0802 	subs.w	r8, r9, r2
 80004e0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004e4:	3b01      	subs	r3, #1
 80004e6:	e7a3      	b.n	8000430 <__udivmoddi4+0x1f0>
 80004e8:	4645      	mov	r5, r8
 80004ea:	e7ea      	b.n	80004c2 <__udivmoddi4+0x282>
 80004ec:	462b      	mov	r3, r5
 80004ee:	e794      	b.n	800041a <__udivmoddi4+0x1da>
 80004f0:	4640      	mov	r0, r8
 80004f2:	e7d1      	b.n	8000498 <__udivmoddi4+0x258>
 80004f4:	46d0      	mov	r8, sl
 80004f6:	e77b      	b.n	80003f0 <__udivmoddi4+0x1b0>
 80004f8:	3d02      	subs	r5, #2
 80004fa:	4462      	add	r2, ip
 80004fc:	e732      	b.n	8000364 <__udivmoddi4+0x124>
 80004fe:	4608      	mov	r0, r1
 8000500:	e70a      	b.n	8000318 <__udivmoddi4+0xd8>
 8000502:	4464      	add	r4, ip
 8000504:	3802      	subs	r0, #2
 8000506:	e742      	b.n	800038e <__udivmoddi4+0x14e>

08000508 <__aeabi_idiv0>:
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop

0800050c <UDS_Write_Data_Server>:


/***************************************************************Server**********************************************************************/

void UDS_Write_Data_Server(uint8_t* received_data, uint16_t received_length)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b084      	sub	sp, #16
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
 8000514:	460b      	mov	r3, r1
 8000516:	807b      	strh	r3, [r7, #2]
	/*???????????????????????*/
	uint8_t received_data_l = sizeof(received_data);
 8000518:	2304      	movs	r3, #4
 800051a:	73bb      	strb	r3, [r7, #14]
	//	arr[4] = (data >> 16) & 0xFF;
	//	arr[5] = (data >> 8) & 0xFF;
	//	arr[6] = data & 0xFF;		  // Least significant byte of data


	pos_Response.SID = Write_Service ;
 800051c:	4b3f      	ldr	r3, [pc, #252]	; (800061c <UDS_Write_Data_Server+0x110>)
 800051e:	222e      	movs	r2, #46	; 0x2e
 8000520:	709a      	strb	r2, [r3, #2]
	pos_Response.DID[0]=received_data[DID_1];
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	3304      	adds	r3, #4
 8000526:	781b      	ldrb	r3, [r3, #0]
 8000528:	b25a      	sxtb	r2, r3
 800052a:	4b3c      	ldr	r3, [pc, #240]	; (800061c <UDS_Write_Data_Server+0x110>)
 800052c:	711a      	strb	r2, [r3, #4]
	pos_Response.DID[1]=received_data[DID_2];
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	3305      	adds	r3, #5
 8000532:	781b      	ldrb	r3, [r3, #0]
 8000534:	b25a      	sxtb	r2, r3
 8000536:	4b39      	ldr	r3, [pc, #228]	; (800061c <UDS_Write_Data_Server+0x110>)
 8000538:	715a      	strb	r2, [r3, #5]
	pos_Response.DID_Length=2;
 800053a:	4b38      	ldr	r3, [pc, #224]	; (800061c <UDS_Write_Data_Server+0x110>)
 800053c:	2202      	movs	r2, #2
 800053e:	719a      	strb	r2, [r3, #6]
	pos_Response.Data_Length = 0;
 8000540:	4b36      	ldr	r3, [pc, #216]	; (800061c <UDS_Write_Data_Server+0x110>)
 8000542:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000546:	2200      	movs	r2, #0
 8000548:	71da      	strb	r2, [r3, #7]
	pos_Response.SUB_FUNC = -1;
 800054a:	4b34      	ldr	r3, [pc, #208]	; (800061c <UDS_Write_Data_Server+0x110>)
 800054c:	22ff      	movs	r2, #255	; 0xff
 800054e:	70da      	strb	r2, [r3, #3]

	pos_Response.DID[0] |= 0b10000000;//Original DID
 8000550:	4b32      	ldr	r3, [pc, #200]	; (800061c <UDS_Write_Data_Server+0x110>)
 8000552:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8000556:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800055a:	b25a      	sxtb	r2, r3
 800055c:	4b2f      	ldr	r3, [pc, #188]	; (800061c <UDS_Write_Data_Server+0x110>)
 800055e:	711a      	strb	r2, [r3, #4]

	if(received_data[DID_1] == Oil_Temp_First_byte && received_data[DID_2] == Oil_Temp_Second_byte){
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	3304      	adds	r3, #4
 8000564:	781b      	ldrb	r3, [r3, #0]
 8000566:	2bf1      	cmp	r3, #241	; 0xf1
 8000568:	d110      	bne.n	800058c <UDS_Write_Data_Server+0x80>
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	3305      	adds	r3, #5
 800056e:	781b      	ldrb	r3, [r3, #0]
 8000570:	2b3d      	cmp	r3, #61	; 0x3d
 8000572:	d10b      	bne.n	800058c <UDS_Write_Data_Server+0x80>
		Oil_Temp_var = received_data[Data_DID] << 8 | received_data[Data_DID+1];
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	3306      	adds	r3, #6
 8000578:	781b      	ldrb	r3, [r3, #0]
 800057a:	021b      	lsls	r3, r3, #8
 800057c:	687a      	ldr	r2, [r7, #4]
 800057e:	3207      	adds	r2, #7
 8000580:	7812      	ldrb	r2, [r2, #0]
 8000582:	4313      	orrs	r3, r2
 8000584:	461a      	mov	r2, r3
 8000586:	4b26      	ldr	r3, [pc, #152]	; (8000620 <UDS_Write_Data_Server+0x114>)
 8000588:	601a      	str	r2, [r3, #0]
 800058a:	e03b      	b.n	8000604 <UDS_Write_Data_Server+0xf8>
	}
	else if(received_data[DID_1] == Oil_Pressure_First_byte && received_data[DID_2] == Oil_Pressure_Second_byte){
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	3304      	adds	r3, #4
 8000590:	781b      	ldrb	r3, [r3, #0]
 8000592:	2bf5      	cmp	r3, #245	; 0xf5
 8000594:	d11a      	bne.n	80005cc <UDS_Write_Data_Server+0xc0>
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	3305      	adds	r3, #5
 800059a:	781b      	ldrb	r3, [r3, #0]
 800059c:	2b3d      	cmp	r3, #61	; 0x3d
 800059e:	d115      	bne.n	80005cc <UDS_Write_Data_Server+0xc0>
		Oil_Pressure_var = received_data[Data_DID] << 24 | received_data[Data_DID+1] << 16 | received_data[Data_DID+2] << 8 | received_data[Data_DID+3];
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	3306      	adds	r3, #6
 80005a4:	781b      	ldrb	r3, [r3, #0]
 80005a6:	061a      	lsls	r2, r3, #24
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	3307      	adds	r3, #7
 80005ac:	781b      	ldrb	r3, [r3, #0]
 80005ae:	041b      	lsls	r3, r3, #16
 80005b0:	431a      	orrs	r2, r3
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	3308      	adds	r3, #8
 80005b6:	781b      	ldrb	r3, [r3, #0]
 80005b8:	021b      	lsls	r3, r3, #8
 80005ba:	4313      	orrs	r3, r2
 80005bc:	687a      	ldr	r2, [r7, #4]
 80005be:	3209      	adds	r2, #9
 80005c0:	7812      	ldrb	r2, [r2, #0]
 80005c2:	4313      	orrs	r3, r2
 80005c4:	461a      	mov	r2, r3
 80005c6:	4b17      	ldr	r3, [pc, #92]	; (8000624 <UDS_Write_Data_Server+0x118>)
 80005c8:	601a      	str	r2, [r3, #0]
 80005ca:	e01b      	b.n	8000604 <UDS_Write_Data_Server+0xf8>
	}
	else if(received_data[DID_1] == VIN_number_First_byte && received_data[DID_2] == VIN_number_Second_byte){
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	3304      	adds	r3, #4
 80005d0:	781b      	ldrb	r3, [r3, #0]
 80005d2:	2bf2      	cmp	r3, #242	; 0xf2
 80005d4:	d116      	bne.n	8000604 <UDS_Write_Data_Server+0xf8>
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	3305      	adds	r3, #5
 80005da:	781b      	ldrb	r3, [r3, #0]
 80005dc:	2b3d      	cmp	r3, #61	; 0x3d
 80005de:	d111      	bne.n	8000604 <UDS_Write_Data_Server+0xf8>
		//VIN_number_var = received_data[Data_DID] << 24 | received_data[Data_DID+1] << 16 | received_data[Data_DID+2] << 8 | received_data[Data_DID+3];

		for (uint8_t i=0; i<=16; i++)
 80005e0:	2300      	movs	r3, #0
 80005e2:	73fb      	strb	r3, [r7, #15]
 80005e4:	e00b      	b.n	80005fe <UDS_Write_Data_Server+0xf2>
		{
			VIN_number_var[i] = received_data[Data_DID + i];
 80005e6:	7bfb      	ldrb	r3, [r7, #15]
 80005e8:	3306      	adds	r3, #6
 80005ea:	461a      	mov	r2, r3
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	441a      	add	r2, r3
 80005f0:	7bfb      	ldrb	r3, [r7, #15]
 80005f2:	7811      	ldrb	r1, [r2, #0]
 80005f4:	4a0c      	ldr	r2, [pc, #48]	; (8000628 <UDS_Write_Data_Server+0x11c>)
 80005f6:	54d1      	strb	r1, [r2, r3]
		for (uint8_t i=0; i<=16; i++)
 80005f8:	7bfb      	ldrb	r3, [r7, #15]
 80005fa:	3301      	adds	r3, #1
 80005fc:	73fb      	strb	r3, [r7, #15]
 80005fe:	7bfb      	ldrb	r3, [r7, #15]
 8000600:	2b10      	cmp	r3, #16
 8000602:	d9f0      	bls.n	80005e6 <UDS_Write_Data_Server+0xda>
	}
	else
	{
		//Another DID
	}
	if(SupressedPosRes_Server == 1)
 8000604:	4b09      	ldr	r3, [pc, #36]	; (800062c <UDS_Write_Data_Server+0x120>)
 8000606:	781b      	ldrb	r3, [r3, #0]
 8000608:	2b01      	cmp	r3, #1
 800060a:	d103      	bne.n	8000614 <UDS_Write_Data_Server+0x108>
	{
		UDS_Send_Pos_Res(&pos_Response);
 800060c:	4803      	ldr	r0, [pc, #12]	; (800061c <UDS_Write_Data_Server+0x110>)
 800060e:	f000 f80f 	bl	8000630 <UDS_Send_Pos_Res>
		return;
 8000612:	e000      	b.n	8000616 <UDS_Write_Data_Server+0x10a>
	}

	return;
 8000614:	bf00      	nop
	}
	hamada_write.Length = sizeof(arr);

	// Transmit the data through CAN_TP using this function
	CanTP_Transmit(0, &hamada_write);*/
}
 8000616:	3710      	adds	r7, #16
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}
 800061c:	200000b4 	.word	0x200000b4
 8000620:	20000008 	.word	0x20000008
 8000624:	20000004 	.word	0x20000004
 8000628:	2000000c 	.word	0x2000000c
 800062c:	2000001d 	.word	0x2000001d

08000630 <UDS_Send_Pos_Res>:


/*****************************************************************************/

void UDS_Send_Pos_Res(ServiceInfo* Response)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b084      	sub	sp, #16
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]

	uint8_t PCI = 4 + Response->DID_Length + Response->Data_Length;
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	799a      	ldrb	r2, [r3, #6]
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000642:	79db      	ldrb	r3, [r3, #7]
 8000644:	4413      	add	r3, r2
 8000646:	b2db      	uxtb	r3, r3
 8000648:	3304      	adds	r3, #4
 800064a:	73fb      	strb	r3, [r7, #15]
	msg.Data[SID] = Response->SID + 0x40;
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	789b      	ldrb	r3, [r3, #2]
 8000650:	3340      	adds	r3, #64	; 0x40
 8000652:	b2da      	uxtb	r2, r3
 8000654:	4b30      	ldr	r3, [pc, #192]	; (8000718 <UDS_Send_Pos_Res+0xe8>)
 8000656:	70da      	strb	r2, [r3, #3]
	msg.Data[ADD_Source] = Response->ADD_Source;
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	781a      	ldrb	r2, [r3, #0]
 800065c:	4b2e      	ldr	r3, [pc, #184]	; (8000718 <UDS_Send_Pos_Res+0xe8>)
 800065e:	705a      	strb	r2, [r3, #1]
	msg.Data[ADD_Target] = Response->ADD_Target;
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	785a      	ldrb	r2, [r3, #1]
 8000664:	4b2c      	ldr	r3, [pc, #176]	; (8000718 <UDS_Send_Pos_Res+0xe8>)
 8000666:	709a      	strb	r2, [r3, #2]
	uint8_t currentIndex = Sub_F;
 8000668:	2304      	movs	r3, #4
 800066a:	73bb      	strb	r3, [r7, #14]
	if(Response->SUB_FUNC != -1)
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8000672:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000676:	d00d      	beq.n	8000694 <UDS_Send_Pos_Res+0x64>
	{
		PCI++;
 8000678:	7bfb      	ldrb	r3, [r7, #15]
 800067a:	3301      	adds	r3, #1
 800067c:	73fb      	strb	r3, [r7, #15]
		msg.Data[currentIndex++]= Response->SUB_FUNC;
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	f993 1003 	ldrsb.w	r1, [r3, #3]
 8000684:	7bbb      	ldrb	r3, [r7, #14]
 8000686:	1c5a      	adds	r2, r3, #1
 8000688:	73ba      	strb	r2, [r7, #14]
 800068a:	461a      	mov	r2, r3
 800068c:	b2c9      	uxtb	r1, r1
 800068e:	4b22      	ldr	r3, [pc, #136]	; (8000718 <UDS_Send_Pos_Res+0xe8>)
 8000690:	5499      	strb	r1, [r3, r2]
 8000692:	e015      	b.n	80006c0 <UDS_Send_Pos_Res+0x90>
	}
	else
	{
		for(currentIndex = DID_1; currentIndex < Response->DID_Length + 4; currentIndex++)
 8000694:	2304      	movs	r3, #4
 8000696:	73bb      	strb	r3, [r7, #14]
 8000698:	e00c      	b.n	80006b4 <UDS_Send_Pos_Res+0x84>
		{
			msg.Data[currentIndex] = Response->DID[currentIndex - 4];
 800069a:	7bbb      	ldrb	r3, [r7, #14]
 800069c:	3b04      	subs	r3, #4
 800069e:	687a      	ldr	r2, [r7, #4]
 80006a0:	4413      	add	r3, r2
 80006a2:	f993 2004 	ldrsb.w	r2, [r3, #4]
 80006a6:	7bbb      	ldrb	r3, [r7, #14]
 80006a8:	b2d1      	uxtb	r1, r2
 80006aa:	4a1b      	ldr	r2, [pc, #108]	; (8000718 <UDS_Send_Pos_Res+0xe8>)
 80006ac:	54d1      	strb	r1, [r2, r3]
		for(currentIndex = DID_1; currentIndex < Response->DID_Length + 4; currentIndex++)
 80006ae:	7bbb      	ldrb	r3, [r7, #14]
 80006b0:	3301      	adds	r3, #1
 80006b2:	73bb      	strb	r3, [r7, #14]
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	799b      	ldrb	r3, [r3, #6]
 80006b8:	1cda      	adds	r2, r3, #3
 80006ba:	7bbb      	ldrb	r3, [r7, #14]
 80006bc:	429a      	cmp	r2, r3
 80006be:	daec      	bge.n	800069a <UDS_Send_Pos_Res+0x6a>
		}
	}

	uint8_t temp = currentIndex;
 80006c0:	7bbb      	ldrb	r3, [r7, #14]
 80006c2:	737b      	strb	r3, [r7, #13]
	while(currentIndex < Response->Data_Length + temp)
 80006c4:	e00d      	b.n	80006e2 <UDS_Send_Pos_Res+0xb2>
	{
		msg.Data[currentIndex] = Response->Data[currentIndex - temp];
 80006c6:	7bba      	ldrb	r2, [r7, #14]
 80006c8:	7b7b      	ldrb	r3, [r7, #13]
 80006ca:	1ad3      	subs	r3, r2, r3
 80006cc:	687a      	ldr	r2, [r7, #4]
 80006ce:	4413      	add	r3, r2
 80006d0:	f993 2007 	ldrsb.w	r2, [r3, #7]
 80006d4:	7bbb      	ldrb	r3, [r7, #14]
 80006d6:	b2d1      	uxtb	r1, r2
 80006d8:	4a0f      	ldr	r2, [pc, #60]	; (8000718 <UDS_Send_Pos_Res+0xe8>)
 80006da:	54d1      	strb	r1, [r2, r3]
		currentIndex++;
 80006dc:	7bbb      	ldrb	r3, [r7, #14]
 80006de:	3301      	adds	r3, #1
 80006e0:	73bb      	strb	r3, [r7, #14]
	while(currentIndex < Response->Data_Length + temp)
 80006e2:	7bba      	ldrb	r2, [r7, #14]
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80006ea:	79db      	ldrb	r3, [r3, #7]
 80006ec:	4619      	mov	r1, r3
 80006ee:	7b7b      	ldrb	r3, [r7, #13]
 80006f0:	440b      	add	r3, r1
 80006f2:	429a      	cmp	r2, r3
 80006f4:	dbe7      	blt.n	80006c6 <UDS_Send_Pos_Res+0x96>
	}
	msg.Data[0] = PCI;
 80006f6:	4a08      	ldr	r2, [pc, #32]	; (8000718 <UDS_Send_Pos_Res+0xe8>)
 80006f8:	7bfb      	ldrb	r3, [r7, #15]
 80006fa:	7013      	strb	r3, [r2, #0]
	msg.Length = PCI;
 80006fc:	7bfb      	ldrb	r3, [r7, #15]
 80006fe:	4a06      	ldr	r2, [pc, #24]	; (8000718 <UDS_Send_Pos_Res+0xe8>)
 8000700:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8000704:	6013      	str	r3, [r2, #0]

	CanTp_Transmit(0, &msg);
 8000706:	4904      	ldr	r1, [pc, #16]	; (8000718 <UDS_Send_Pos_Res+0xe8>)
 8000708:	2000      	movs	r0, #0
 800070a:	f000 fd5d 	bl	80011c8 <CanTp_Transmit>
}
 800070e:	bf00      	nop
 8000710:	3710      	adds	r7, #16
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	200020c4 	.word	0x200020c4

0800071c <UDS_Send_Neg_Res>:

void UDS_Send_Neg_Res(uint8_t SID, uint8_t NRC)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b082      	sub	sp, #8
 8000720:	af00      	add	r7, sp, #0
 8000722:	4603      	mov	r3, r0
 8000724:	460a      	mov	r2, r1
 8000726:	71fb      	strb	r3, [r7, #7]
 8000728:	4613      	mov	r3, r2
 800072a:	71bb      	strb	r3, [r7, #6]
	msg.Data[PCI] = 6;
 800072c:	4b0c      	ldr	r3, [pc, #48]	; (8000760 <UDS_Send_Neg_Res+0x44>)
 800072e:	2206      	movs	r2, #6
 8000730:	701a      	strb	r2, [r3, #0]
	msg.Data[Neg_Res_INDEX] = 0x7F;
 8000732:	4b0b      	ldr	r3, [pc, #44]	; (8000760 <UDS_Send_Neg_Res+0x44>)
 8000734:	227f      	movs	r2, #127	; 0x7f
 8000736:	705a      	strb	r2, [r3, #1]
	msg.Data[SID_NR_INDEX] = SID;
 8000738:	4a09      	ldr	r2, [pc, #36]	; (8000760 <UDS_Send_Neg_Res+0x44>)
 800073a:	79fb      	ldrb	r3, [r7, #7]
 800073c:	7113      	strb	r3, [r2, #4]
	msg.Data[NRC_INDEX] = NRC;
 800073e:	4a08      	ldr	r2, [pc, #32]	; (8000760 <UDS_Send_Neg_Res+0x44>)
 8000740:	79bb      	ldrb	r3, [r7, #6]
 8000742:	7153      	strb	r3, [r2, #5]
	msg.Length = 6;
 8000744:	4b06      	ldr	r3, [pc, #24]	; (8000760 <UDS_Send_Neg_Res+0x44>)
 8000746:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800074a:	461a      	mov	r2, r3
 800074c:	2306      	movs	r3, #6
 800074e:	6013      	str	r3, [r2, #0]

	CanTp_Transmit(0, &msg);
 8000750:	4903      	ldr	r1, [pc, #12]	; (8000760 <UDS_Send_Neg_Res+0x44>)
 8000752:	2000      	movs	r0, #0
 8000754:	f000 fd38 	bl	80011c8 <CanTp_Transmit>
}
 8000758:	bf00      	nop
 800075a:	3708      	adds	r7, #8
 800075c:	46bd      	mov	sp, r7
 800075e:	bd80      	pop	{r7, pc}
 8000760:	200020c4 	.word	0x200020c4

08000764 <UDS_Tester_Presenter_Server>:




void UDS_Tester_Presenter_Server(void)//Khaled Waleed
{
 8000764:	b580      	push	{r7, lr}
 8000766:	af00      	add	r7, sp, #0
	//globally in server:  there is a timer >= tout { reset timer + return to default (global ssesion flag in server) ask nour}
	//	reset_timer();
	pos_Response.SID = Tester_Representer_Service ;
 8000768:	4b0b      	ldr	r3, [pc, #44]	; (8000798 <UDS_Tester_Presenter_Server+0x34>)
 800076a:	223e      	movs	r2, #62	; 0x3e
 800076c:	709a      	strb	r2, [r3, #2]
	pos_Response.DID_Length=0;
 800076e:	4b0a      	ldr	r3, [pc, #40]	; (8000798 <UDS_Tester_Presenter_Server+0x34>)
 8000770:	2200      	movs	r2, #0
 8000772:	719a      	strb	r2, [r3, #6]
	pos_Response.Data_Length = 0;
 8000774:	4b08      	ldr	r3, [pc, #32]	; (8000798 <UDS_Tester_Presenter_Server+0x34>)
 8000776:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800077a:	2200      	movs	r2, #0
 800077c:	71da      	strb	r2, [r3, #7]
	pos_Response.SUB_FUNC = 0x00;
 800077e:	4b06      	ldr	r3, [pc, #24]	; (8000798 <UDS_Tester_Presenter_Server+0x34>)
 8000780:	2200      	movs	r2, #0
 8000782:	70da      	strb	r2, [r3, #3]

	if(SupressedPosRes_Server == 1 )
 8000784:	4b05      	ldr	r3, [pc, #20]	; (800079c <UDS_Tester_Presenter_Server+0x38>)
 8000786:	781b      	ldrb	r3, [r3, #0]
 8000788:	2b01      	cmp	r3, #1
 800078a:	d102      	bne.n	8000792 <UDS_Tester_Presenter_Server+0x2e>
	{
		UDS_Send_Pos_Res(&pos_Response);
 800078c:	4802      	ldr	r0, [pc, #8]	; (8000798 <UDS_Tester_Presenter_Server+0x34>)
 800078e:	f7ff ff4f 	bl	8000630 <UDS_Send_Pos_Res>
	}

}
 8000792:	bf00      	nop
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	200000b4 	.word	0x200000b4
 800079c:	2000001d 	.word	0x2000001d

080007a0 <reset_timer>:

void reset_timer(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim6); // Stop Timer6
 80007a4:	4803      	ldr	r0, [pc, #12]	; (80007b4 <reset_timer+0x14>)
 80007a6:	f003 ff19 	bl	80045dc <HAL_TIM_Base_Stop_IT>
	TIM6->CNT = 0; // Reset Timer6 counter to 0
 80007aa:	4b03      	ldr	r3, [pc, #12]	; (80007b8 <reset_timer+0x18>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	625a      	str	r2, [r3, #36]	; 0x24
	//    HAL_TIM_Base_Start_IT(&htim6); // Start Timer6 again
}
 80007b0:	bf00      	nop
 80007b2:	bd80      	pop	{r7, pc}
 80007b4:	2000450c 	.word	0x2000450c
 80007b8:	40001000 	.word	0x40001000

080007bc <stop_timer>:

void stop_timer(TIM_HandleTypeDef* htim){
 80007bc:	b580      	push	{r7, lr}
 80007be:	b082      	sub	sp, #8
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Stop_IT(htim); // Stop Timer
 80007c4:	6878      	ldr	r0, [r7, #4]
 80007c6:	f003 ff09 	bl	80045dc <HAL_TIM_Base_Stop_IT>
}
 80007ca:	bf00      	nop
 80007cc:	3708      	adds	r7, #8
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}
	...

080007d4 <start_timer>:

void start_timer(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0
	//	HAL_TIM_Base_Start(&htim6);
	HAL_TIM_Base_Start_IT(&htim6);
 80007d8:	4802      	ldr	r0, [pc, #8]	; (80007e4 <start_timer+0x10>)
 80007da:	f003 fe8f 	bl	80044fc <HAL_TIM_Base_Start_IT>
}
 80007de:	bf00      	nop
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	2000450c 	.word	0x2000450c

080007e8 <UDS_Control_Session_Server>:

void UDS_Control_Session_Server(uint8_t *Received)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b082      	sub	sp, #8
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]



	if(Received[Sub_F] == DefaultSession || Received[Sub_F] == ExtendedSession)
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	3304      	adds	r3, #4
 80007f4:	781b      	ldrb	r3, [r3, #0]
 80007f6:	2b01      	cmp	r3, #1
 80007f8:	d004      	beq.n	8000804 <UDS_Control_Session_Server+0x1c>
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	3304      	adds	r3, #4
 80007fe:	781b      	ldrb	r3, [r3, #0]
 8000800:	2b03      	cmp	r3, #3
 8000802:	d126      	bne.n	8000852 <UDS_Control_Session_Server+0x6a>
	{
		global_session = Received[Sub_F];
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	791a      	ldrb	r2, [r3, #4]
 8000808:	4b18      	ldr	r3, [pc, #96]	; (800086c <UDS_Control_Session_Server+0x84>)
 800080a:	701a      	strb	r2, [r3, #0]
		Control.SID = Received[SID];
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	78da      	ldrb	r2, [r3, #3]
 8000810:	4b17      	ldr	r3, [pc, #92]	; (8000870 <UDS_Control_Session_Server+0x88>)
 8000812:	709a      	strb	r2, [r3, #2]
		Control.SUB_FUNC = Received[Sub_F];
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	3304      	adds	r3, #4
 8000818:	781b      	ldrb	r3, [r3, #0]
 800081a:	b25a      	sxtb	r2, r3
 800081c:	4b14      	ldr	r3, [pc, #80]	; (8000870 <UDS_Control_Session_Server+0x88>)
 800081e:	70da      	strb	r2, [r3, #3]
		Control.DID_Length = 0;
 8000820:	4b13      	ldr	r3, [pc, #76]	; (8000870 <UDS_Control_Session_Server+0x88>)
 8000822:	2200      	movs	r2, #0
 8000824:	719a      	strb	r2, [r3, #6]
		Control.Data_Length = 0;
 8000826:	4b12      	ldr	r3, [pc, #72]	; (8000870 <UDS_Control_Session_Server+0x88>)
 8000828:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800082c:	2200      	movs	r2, #0
 800082e:	71da      	strb	r2, [r3, #7]


		if(Received[Sub_F] == ExtendedSession){
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	3304      	adds	r3, #4
 8000834:	781b      	ldrb	r3, [r3, #0]
 8000836:	2b03      	cmp	r3, #3
 8000838:	d103      	bne.n	8000842 <UDS_Control_Session_Server+0x5a>
			reset_timer();
 800083a:	f7ff ffb1 	bl	80007a0 <reset_timer>
			start_timer();
 800083e:	f7ff ffc9 	bl	80007d4 <start_timer>
		}
		if(SupressedPosRes_Server == 1)
 8000842:	4b0c      	ldr	r3, [pc, #48]	; (8000874 <UDS_Control_Session_Server+0x8c>)
 8000844:	781b      	ldrb	r3, [r3, #0]
 8000846:	2b01      	cmp	r3, #1
 8000848:	d10b      	bne.n	8000862 <UDS_Control_Session_Server+0x7a>
		{
			UDS_Send_Pos_Res(&Control);
 800084a:	4809      	ldr	r0, [pc, #36]	; (8000870 <UDS_Control_Session_Server+0x88>)
 800084c:	f7ff fef0 	bl	8000630 <UDS_Send_Pos_Res>
		if(SupressedPosRes_Server == 1)
 8000850:	e007      	b.n	8000862 <UDS_Control_Session_Server+0x7a>
		}

	}
	else
	{
		UDS_Send_Neg_Res(Received[SID], subFunctionNotSupported);
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	3303      	adds	r3, #3
 8000856:	781b      	ldrb	r3, [r3, #0]
 8000858:	2112      	movs	r1, #18
 800085a:	4618      	mov	r0, r3
 800085c:	f7ff ff5e 	bl	800071c <UDS_Send_Neg_Res>
	}
}
 8000860:	bf00      	nop
 8000862:	bf00      	nop
 8000864:	3708      	adds	r7, #8
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	20000000 	.word	0x20000000
 8000870:	200010bc 	.word	0x200010bc
 8000874:	2000001d 	.word	0x2000001d

08000878 <Sec_u32GetSeed>:

void Sec_u32GetSeed (void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	af00      	add	r7, sp, #0
	Sec_u32SeedValue = HAL_GetTick();
 800087c:	f001 fdf4 	bl	8002468 <HAL_GetTick>
 8000880:	4603      	mov	r3, r0
 8000882:	4a02      	ldr	r2, [pc, #8]	; (800088c <Sec_u32GetSeed+0x14>)
 8000884:	6013      	str	r3, [r2, #0]
	//	printf("%d",Sec_u32SeedValue) ;
}
 8000886:	bf00      	nop
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	200000ac 	.word	0x200000ac

08000890 <Sec_u32GetAlgorithm>:

uint32_t Sec_u32GetAlgorithm(void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0
	return 5 ;
 8000894:	2305      	movs	r3, #5
}
 8000896:	4618      	mov	r0, r3
 8000898:	46bd      	mov	sp, r7
 800089a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089e:	4770      	bx	lr

080008a0 <Sec_u32GetKey>:

uint32_t Sec_u32GetKey (void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b082      	sub	sp, #8
 80008a4:	af00      	add	r7, sp, #0
	uint32_t Local_u32KeyValue = 0 ;
 80008a6:	2300      	movs	r3, #0
 80008a8:	607b      	str	r3, [r7, #4]
	Local_u32KeyValue = Sec_u32SeedValue + Sec_u32GetAlgorithm() ;
 80008aa:	f7ff fff1 	bl	8000890 <Sec_u32GetAlgorithm>
 80008ae:	4602      	mov	r2, r0
 80008b0:	4b04      	ldr	r3, [pc, #16]	; (80008c4 <Sec_u32GetKey+0x24>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	4413      	add	r3, r2
 80008b6:	607b      	str	r3, [r7, #4]
	//	Local_u32KeyValue = 0x01020304 + Sec_u32GetAlgorithm() ;
	return Local_u32KeyValue;
 80008b8:	687b      	ldr	r3, [r7, #4]
}
 80008ba:	4618      	mov	r0, r3
 80008bc:	3708      	adds	r7, #8
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	200000ac 	.word	0x200000ac

080008c8 <Sec_uint32SecurityAccess>:


uint8_t Sec_uint32SecurityAccess (PduInfoType * Ptr)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b086      	sub	sp, #24
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
	uint8_t Local_u8ErrorStates = E_OK ;
 80008d0:	2300      	movs	r3, #0
 80008d2:	75fb      	strb	r3, [r7, #23]
	Ptr->Data[Sub_F] &= 0x7F;
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	791b      	ldrb	r3, [r3, #4]
 80008d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80008dc:	b2da      	uxtb	r2, r3
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	711a      	strb	r2, [r3, #4]

	if (Ptr->Data[Sub_F] == Seed)
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	791b      	ldrb	r3, [r3, #4]
 80008e6:	2b01      	cmp	r3, #1
 80008e8:	d128      	bne.n	800093c <Sec_uint32SecurityAccess+0x74>
	{
		/*Generate Seed */
		Sec_u32GetSeed();
 80008ea:	f7ff ffc5 	bl	8000878 <Sec_u32GetSeed>

		/*Send Frame with Positive Response */
		//		Frame_Info Response ;
		pos_Response.SID 		= Security_Service ;
 80008ee:	4b3b      	ldr	r3, [pc, #236]	; (80009dc <Sec_uint32SecurityAccess+0x114>)
 80008f0:	2227      	movs	r2, #39	; 0x27
 80008f2:	709a      	strb	r2, [r3, #2]
		pos_Response.SUB_FUNC	= Seed ;
 80008f4:	4b39      	ldr	r3, [pc, #228]	; (80009dc <Sec_uint32SecurityAccess+0x114>)
 80008f6:	2201      	movs	r2, #1
 80008f8:	70da      	strb	r2, [r3, #3]
		pos_Response.DID_Length=0;
 80008fa:	4b38      	ldr	r3, [pc, #224]	; (80009dc <Sec_uint32SecurityAccess+0x114>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	719a      	strb	r2, [r3, #6]
		pos_Response.Data_Length=4;
 8000900:	4b36      	ldr	r3, [pc, #216]	; (80009dc <Sec_uint32SecurityAccess+0x114>)
 8000902:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000906:	2204      	movs	r2, #4
 8000908:	71da      	strb	r2, [r3, #7]
		//		for(int i = 1; i < pos_Response.Data_Length + 1; i++){
		//			pos_Response.Data[i-1] = i;
		//		}
		for(int i =0 ; i< 4; i++)
 800090a:	2300      	movs	r3, #0
 800090c:	613b      	str	r3, [r7, #16]
 800090e:	e011      	b.n	8000934 <Sec_uint32SecurityAccess+0x6c>
		{
			pos_Response.Data[i]=(uint8_t) (Sec_u32SeedValue>>(24-(i*8))) ;
 8000910:	4b33      	ldr	r3, [pc, #204]	; (80009e0 <Sec_uint32SecurityAccess+0x118>)
 8000912:	681a      	ldr	r2, [r3, #0]
 8000914:	693b      	ldr	r3, [r7, #16]
 8000916:	f1c3 0303 	rsb	r3, r3, #3
 800091a:	00db      	lsls	r3, r3, #3
 800091c:	fa22 f303 	lsr.w	r3, r2, r3
 8000920:	b259      	sxtb	r1, r3
 8000922:	4a2e      	ldr	r2, [pc, #184]	; (80009dc <Sec_uint32SecurityAccess+0x114>)
 8000924:	693b      	ldr	r3, [r7, #16]
 8000926:	4413      	add	r3, r2
 8000928:	3307      	adds	r3, #7
 800092a:	460a      	mov	r2, r1
 800092c:	701a      	strb	r2, [r3, #0]
		for(int i =0 ; i< 4; i++)
 800092e:	693b      	ldr	r3, [r7, #16]
 8000930:	3301      	adds	r3, #1
 8000932:	613b      	str	r3, [r7, #16]
 8000934:	693b      	ldr	r3, [r7, #16]
 8000936:	2b03      	cmp	r3, #3
 8000938:	ddea      	ble.n	8000910 <Sec_uint32SecurityAccess+0x48>
 800093a:	e046      	b.n	80009ca <Sec_uint32SecurityAccess+0x102>
		}



	}
	else if (Ptr->Data[Sub_F] == Key)
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	791b      	ldrb	r3, [r3, #4]
 8000940:	2b02      	cmp	r3, #2
 8000942:	d13a      	bne.n	80009ba <Sec_uint32SecurityAccess+0xf2>
	{
		uint32_t user_key= Ptr->Data[Data_Sub_Fun]<<24 | Ptr->Data[Data_Sub_Fun+1]<<16 | Ptr->Data[Data_Sub_Fun+2]<<8 |Ptr->Data[Data_Sub_Fun+3];
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	795b      	ldrb	r3, [r3, #5]
 8000948:	061a      	lsls	r2, r3, #24
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	799b      	ldrb	r3, [r3, #6]
 800094e:	041b      	lsls	r3, r3, #16
 8000950:	431a      	orrs	r2, r3
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	79db      	ldrb	r3, [r3, #7]
 8000956:	021b      	lsls	r3, r3, #8
 8000958:	4313      	orrs	r3, r2
 800095a:	687a      	ldr	r2, [r7, #4]
 800095c:	7a12      	ldrb	r2, [r2, #8]
 800095e:	4313      	orrs	r3, r2
 8000960:	60fb      	str	r3, [r7, #12]
		/*Check if Key sent is correct or Not */
		if (user_key == Sec_u32GetKey())
 8000962:	f7ff ff9d 	bl	80008a0 <Sec_u32GetKey>
 8000966:	4602      	mov	r2, r0
 8000968:	68fb      	ldr	r3, [r7, #12]
 800096a:	4293      	cmp	r3, r2
 800096c:	d115      	bne.n	800099a <Sec_uint32SecurityAccess+0xd2>
		{
			/*Change the state of security */
			Sec_State = Secure ;
 800096e:	4b1d      	ldr	r3, [pc, #116]	; (80009e4 <Sec_uint32SecurityAccess+0x11c>)
 8000970:	2201      	movs	r2, #1
 8000972:	701a      	strb	r2, [r3, #0]
			global_sec_flag = Secure;
 8000974:	4b1c      	ldr	r3, [pc, #112]	; (80009e8 <Sec_uint32SecurityAccess+0x120>)
 8000976:	2201      	movs	r2, #1
 8000978:	701a      	strb	r2, [r3, #0]
			/*Send Positive Response */
			pos_Response.SID= Ptr->Data[SID];
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	78da      	ldrb	r2, [r3, #3]
 800097e:	4b17      	ldr	r3, [pc, #92]	; (80009dc <Sec_uint32SecurityAccess+0x114>)
 8000980:	709a      	strb	r2, [r3, #2]
			pos_Response.SUB_FUNC = Key;
 8000982:	4b16      	ldr	r3, [pc, #88]	; (80009dc <Sec_uint32SecurityAccess+0x114>)
 8000984:	2202      	movs	r2, #2
 8000986:	70da      	strb	r2, [r3, #3]
			pos_Response.DID_Length = 0;
 8000988:	4b14      	ldr	r3, [pc, #80]	; (80009dc <Sec_uint32SecurityAccess+0x114>)
 800098a:	2200      	movs	r2, #0
 800098c:	719a      	strb	r2, [r3, #6]
			pos_Response.Data_Length = 0;
 800098e:	4b13      	ldr	r3, [pc, #76]	; (80009dc <Sec_uint32SecurityAccess+0x114>)
 8000990:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000994:	2200      	movs	r2, #0
 8000996:	71da      	strb	r2, [r3, #7]
 8000998:	e017      	b.n	80009ca <Sec_uint32SecurityAccess+0x102>

		}
		else
		{
			Sec_State = Un_Secure ;
 800099a:	4b12      	ldr	r3, [pc, #72]	; (80009e4 <Sec_uint32SecurityAccess+0x11c>)
 800099c:	2200      	movs	r2, #0
 800099e:	701a      	strb	r2, [r3, #0]
			global_sec_flag = Un_Secure;
 80009a0:	4b11      	ldr	r3, [pc, #68]	; (80009e8 <Sec_uint32SecurityAccess+0x120>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	701a      	strb	r2, [r3, #0]
			Local_u8ErrorStates = E_NOK ;
 80009a6:	2301      	movs	r3, #1
 80009a8:	75fb      	strb	r3, [r7, #23]
			UDS_Send_Neg_Res(Ptr->Data[SID] , invalidKey) ;
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	78db      	ldrb	r3, [r3, #3]
 80009ae:	2135      	movs	r1, #53	; 0x35
 80009b0:	4618      	mov	r0, r3
 80009b2:	f7ff feb3 	bl	800071c <UDS_Send_Neg_Res>
			return Local_u8ErrorStates;
 80009b6:	7dfb      	ldrb	r3, [r7, #23]
 80009b8:	e00b      	b.n	80009d2 <Sec_uint32SecurityAccess+0x10a>
		}
	}
	else
	{
		Local_u8ErrorStates = E_NOK ;
 80009ba:	2301      	movs	r3, #1
 80009bc:	75fb      	strb	r3, [r7, #23]
		UDS_Send_Neg_Res(Ptr->Data[SID] , subFunctionNotSupported) ;
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	78db      	ldrb	r3, [r3, #3]
 80009c2:	2112      	movs	r1, #18
 80009c4:	4618      	mov	r0, r3
 80009c6:	f7ff fea9 	bl	800071c <UDS_Send_Neg_Res>
	}


	UDS_Send_Pos_Res(&pos_Response) ;
 80009ca:	4804      	ldr	r0, [pc, #16]	; (80009dc <Sec_uint32SecurityAccess+0x114>)
 80009cc:	f7ff fe30 	bl	8000630 <UDS_Send_Pos_Res>

	return Local_u8ErrorStates ;
 80009d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80009d2:	4618      	mov	r0, r3
 80009d4:	3718      	adds	r7, #24
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	200000b4 	.word	0x200000b4
 80009e0:	200000ac 	.word	0x200000ac
 80009e4:	200000b0 	.word	0x200000b0
 80009e8:	200000a8 	.word	0x200000a8

080009ec <UDS_Read_Data_Server>:


/***************************************************************************************************/
void UDS_Read_Data_Server(uint8_t* data)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b084      	sub	sp, #16
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
	pos_Response.SUB_FUNC = -1;
 80009f4:	4b49      	ldr	r3, [pc, #292]	; (8000b1c <UDS_Read_Data_Server+0x130>)
 80009f6:	22ff      	movs	r2, #255	; 0xff
 80009f8:	70da      	strb	r2, [r3, #3]

	//Send +ve responce
	pos_Response.SID = Read_Service ;
 80009fa:	4b48      	ldr	r3, [pc, #288]	; (8000b1c <UDS_Read_Data_Server+0x130>)
 80009fc:	2222      	movs	r2, #34	; 0x22
 80009fe:	709a      	strb	r2, [r3, #2]
	pos_Response.DID_Length=2;
 8000a00:	4b46      	ldr	r3, [pc, #280]	; (8000b1c <UDS_Read_Data_Server+0x130>)
 8000a02:	2202      	movs	r2, #2
 8000a04:	719a      	strb	r2, [r3, #6]
	data[DID_1] |= 0b10000000; //Original DID
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	3304      	adds	r3, #4
 8000a0a:	781a      	ldrb	r2, [r3, #0]
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	3304      	adds	r3, #4
 8000a10:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8000a14:	b2d2      	uxtb	r2, r2
 8000a16:	701a      	strb	r2, [r3, #0]

	//if DID --> Oil_Temp
	if((data[DID_1] == Oil_Temp_First_byte) && (data[DID_2] == Oil_Temp_Second_byte) )
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	3304      	adds	r3, #4
 8000a1c:	781b      	ldrb	r3, [r3, #0]
 8000a1e:	2bf1      	cmp	r3, #241	; 0xf1
 8000a20:	d11b      	bne.n	8000a5a <UDS_Read_Data_Server+0x6e>
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	3305      	adds	r3, #5
 8000a26:	781b      	ldrb	r3, [r3, #0]
 8000a28:	2b3d      	cmp	r3, #61	; 0x3d
 8000a2a:	d116      	bne.n	8000a5a <UDS_Read_Data_Server+0x6e>
	{

		pos_Response.DID[0]=Oil_Temp_First_byte;
 8000a2c:	4b3b      	ldr	r3, [pc, #236]	; (8000b1c <UDS_Read_Data_Server+0x130>)
 8000a2e:	22f1      	movs	r2, #241	; 0xf1
 8000a30:	711a      	strb	r2, [r3, #4]
		pos_Response.DID[1]=Oil_Temp_Second_byte;
 8000a32:	4b3a      	ldr	r3, [pc, #232]	; (8000b1c <UDS_Read_Data_Server+0x130>)
 8000a34:	223d      	movs	r2, #61	; 0x3d
 8000a36:	715a      	strb	r2, [r3, #5]
		pos_Response.Data[0]=Oil_Temp_var>>8;
 8000a38:	4b39      	ldr	r3, [pc, #228]	; (8000b20 <UDS_Read_Data_Server+0x134>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	0a1b      	lsrs	r3, r3, #8
 8000a3e:	b25a      	sxtb	r2, r3
 8000a40:	4b36      	ldr	r3, [pc, #216]	; (8000b1c <UDS_Read_Data_Server+0x130>)
 8000a42:	71da      	strb	r2, [r3, #7]
		pos_Response.Data[1]=Oil_Temp_var & 0xFF;
 8000a44:	4b36      	ldr	r3, [pc, #216]	; (8000b20 <UDS_Read_Data_Server+0x134>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	b25a      	sxtb	r2, r3
 8000a4a:	4b34      	ldr	r3, [pc, #208]	; (8000b1c <UDS_Read_Data_Server+0x130>)
 8000a4c:	721a      	strb	r2, [r3, #8]
		pos_Response.Data_Length = 2;
 8000a4e:	4b33      	ldr	r3, [pc, #204]	; (8000b1c <UDS_Read_Data_Server+0x130>)
 8000a50:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000a54:	2202      	movs	r2, #2
 8000a56:	71da      	strb	r2, [r3, #7]
 8000a58:	e059      	b.n	8000b0e <UDS_Read_Data_Server+0x122>



		//	UDS_Send_Pos_Res(Read_Data_Server);
	}//if DID --> Oil_Pressure
	else if((data[DID_1] == Oil_Pressure_First_byte) && (data[DID_2] == Oil_Pressure_Second_byte) )
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	3304      	adds	r3, #4
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	2bf5      	cmp	r3, #245	; 0xf5
 8000a62:	d127      	bne.n	8000ab4 <UDS_Read_Data_Server+0xc8>
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	3305      	adds	r3, #5
 8000a68:	781b      	ldrb	r3, [r3, #0]
 8000a6a:	2b3d      	cmp	r3, #61	; 0x3d
 8000a6c:	d122      	bne.n	8000ab4 <UDS_Read_Data_Server+0xc8>
	{
		pos_Response.DID[0]=Oil_Pressure_First_byte;
 8000a6e:	4b2b      	ldr	r3, [pc, #172]	; (8000b1c <UDS_Read_Data_Server+0x130>)
 8000a70:	22f5      	movs	r2, #245	; 0xf5
 8000a72:	711a      	strb	r2, [r3, #4]
		pos_Response.DID[1]=Oil_Pressure_Second_byte;
 8000a74:	4b29      	ldr	r3, [pc, #164]	; (8000b1c <UDS_Read_Data_Server+0x130>)
 8000a76:	223d      	movs	r2, #61	; 0x3d
 8000a78:	715a      	strb	r2, [r3, #5]
		pos_Response.Data[0]=Oil_Pressure_var>>24;
 8000a7a:	4b2a      	ldr	r3, [pc, #168]	; (8000b24 <UDS_Read_Data_Server+0x138>)
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	0e1b      	lsrs	r3, r3, #24
 8000a80:	b25a      	sxtb	r2, r3
 8000a82:	4b26      	ldr	r3, [pc, #152]	; (8000b1c <UDS_Read_Data_Server+0x130>)
 8000a84:	71da      	strb	r2, [r3, #7]
		pos_Response.Data[1]=Oil_Pressure_var>>16;
 8000a86:	4b27      	ldr	r3, [pc, #156]	; (8000b24 <UDS_Read_Data_Server+0x138>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	0c1b      	lsrs	r3, r3, #16
 8000a8c:	b25a      	sxtb	r2, r3
 8000a8e:	4b23      	ldr	r3, [pc, #140]	; (8000b1c <UDS_Read_Data_Server+0x130>)
 8000a90:	721a      	strb	r2, [r3, #8]
		pos_Response.Data[2]=Oil_Pressure_var>>8;
 8000a92:	4b24      	ldr	r3, [pc, #144]	; (8000b24 <UDS_Read_Data_Server+0x138>)
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	0a1b      	lsrs	r3, r3, #8
 8000a98:	b25a      	sxtb	r2, r3
 8000a9a:	4b20      	ldr	r3, [pc, #128]	; (8000b1c <UDS_Read_Data_Server+0x130>)
 8000a9c:	725a      	strb	r2, [r3, #9]
		pos_Response.Data[3]=Oil_Pressure_var & 0xFF;
 8000a9e:	4b21      	ldr	r3, [pc, #132]	; (8000b24 <UDS_Read_Data_Server+0x138>)
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	b25a      	sxtb	r2, r3
 8000aa4:	4b1d      	ldr	r3, [pc, #116]	; (8000b1c <UDS_Read_Data_Server+0x130>)
 8000aa6:	729a      	strb	r2, [r3, #10]

		pos_Response.Data_Length = 4;
 8000aa8:	4b1c      	ldr	r3, [pc, #112]	; (8000b1c <UDS_Read_Data_Server+0x130>)
 8000aaa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000aae:	2204      	movs	r2, #4
 8000ab0:	71da      	strb	r2, [r3, #7]
 8000ab2:	e02c      	b.n	8000b0e <UDS_Read_Data_Server+0x122>
		//For Debugging
		//HAL_UART_Transmit(&huart2, "\r\nRead Frame Client DID:", 50, HAL_MAX_DELAY);
		//sendHexArrayAsASCII(Read_Data_Server.DID, Read_Data_Server.DID_Length );
		//HAL_UART_Transmit(&huart2, "\r\n", 50, HAL_MAX_DELAY);
	}
	else if( (data[DID_1] == VIN_number_First_byte) && (data[DID_2] == VIN_number_Second_byte) ){
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	3304      	adds	r3, #4
 8000ab8:	781b      	ldrb	r3, [r3, #0]
 8000aba:	2bf2      	cmp	r3, #242	; 0xf2
 8000abc:	d123      	bne.n	8000b06 <UDS_Read_Data_Server+0x11a>
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	3305      	adds	r3, #5
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	2b3d      	cmp	r3, #61	; 0x3d
 8000ac6:	d11e      	bne.n	8000b06 <UDS_Read_Data_Server+0x11a>
		pos_Response.DID[0] = VIN_number_First_byte;
 8000ac8:	4b14      	ldr	r3, [pc, #80]	; (8000b1c <UDS_Read_Data_Server+0x130>)
 8000aca:	22f2      	movs	r2, #242	; 0xf2
 8000acc:	711a      	strb	r2, [r3, #4]
		pos_Response.DID[1] = VIN_number_Second_byte;
 8000ace:	4b13      	ldr	r3, [pc, #76]	; (8000b1c <UDS_Read_Data_Server+0x130>)
 8000ad0:	223d      	movs	r2, #61	; 0x3d
 8000ad2:	715a      	strb	r2, [r3, #5]
		pos_Response.Data[2] = (VIN_number_var>>8) & 0xFF;
		pos_Response.Data[3] = VIN_number_var & 0xFF;

		pos_Response.Data_Length = 4;
		 */
		for (uint8_t i=0; i<=16; i++)
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	73fb      	strb	r3, [r7, #15]
 8000ad8:	e00c      	b.n	8000af4 <UDS_Read_Data_Server+0x108>
		{
			pos_Response.Data[/*16-*/i] = VIN_number_var[i] /*(VIN_number_var >> (i*8)) & 0xFF*/ ;
 8000ada:	7bfb      	ldrb	r3, [r7, #15]
 8000adc:	4a12      	ldr	r2, [pc, #72]	; (8000b28 <UDS_Read_Data_Server+0x13c>)
 8000ade:	5cd3      	ldrb	r3, [r2, r3]
 8000ae0:	b2da      	uxtb	r2, r3
 8000ae2:	7bfb      	ldrb	r3, [r7, #15]
 8000ae4:	b251      	sxtb	r1, r2
 8000ae6:	4a0d      	ldr	r2, [pc, #52]	; (8000b1c <UDS_Read_Data_Server+0x130>)
 8000ae8:	4413      	add	r3, r2
 8000aea:	460a      	mov	r2, r1
 8000aec:	71da      	strb	r2, [r3, #7]
		for (uint8_t i=0; i<=16; i++)
 8000aee:	7bfb      	ldrb	r3, [r7, #15]
 8000af0:	3301      	adds	r3, #1
 8000af2:	73fb      	strb	r3, [r7, #15]
 8000af4:	7bfb      	ldrb	r3, [r7, #15]
 8000af6:	2b10      	cmp	r3, #16
 8000af8:	d9ef      	bls.n	8000ada <UDS_Read_Data_Server+0xee>

		}
		pos_Response.Data_Length = 17;
 8000afa:	4b08      	ldr	r3, [pc, #32]	; (8000b1c <UDS_Read_Data_Server+0x130>)
 8000afc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000b00:	2211      	movs	r2, #17
 8000b02:	71da      	strb	r2, [r3, #7]
 8000b04:	e003      	b.n	8000b0e <UDS_Read_Data_Server+0x122>

	}
	else
	{
		//otherwize: send -ve responce
		UDS_Send_Neg_Res(Read_Service, RequestOutofRange);
 8000b06:	2131      	movs	r1, #49	; 0x31
 8000b08:	2022      	movs	r0, #34	; 0x22
 8000b0a:	f7ff fe07 	bl	800071c <UDS_Send_Neg_Res>
	}


	UDS_Send_Pos_Res(&pos_Response);
 8000b0e:	4803      	ldr	r0, [pc, #12]	; (8000b1c <UDS_Read_Data_Server+0x130>)
 8000b10:	f7ff fd8e 	bl	8000630 <UDS_Send_Pos_Res>

}
 8000b14:	bf00      	nop
 8000b16:	3710      	adds	r7, #16
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	200000b4 	.word	0x200000b4
 8000b20:	20000008 	.word	0x20000008
 8000b24:	20000004 	.word	0x20000004
 8000b28:	2000000c 	.word	0x2000000c

08000b2c <server_call_back>:
 return value	:	void

 ***************************************************/

void server_call_back(uint32_t TxPduId, PduInfoType* ptr)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b084      	sub	sp, #16
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
 8000b34:	6039      	str	r1, [r7, #0]
	PduDataPTR = ptr;
 8000b36:	4a6e      	ldr	r2, [pc, #440]	; (8000cf0 <server_call_back+0x1c4>)
 8000b38:	683b      	ldr	r3, [r7, #0]
 8000b3a:	6013      	str	r3, [r2, #0]
	// create flag for check SID this is local bec . every frame i need to check the sid
	uint8_t local_sid_flag = 0;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	73bb      	strb	r3, [r7, #14]
	uint8_t local_target_accept = 0;
 8000b40:	2300      	movs	r3, #0
 8000b42:	73fb      	strb	r3, [r7, #15]
	SupressedPosRes_Server = ((ptr->Data[Sub_F] & 0b10000000)>>7) ;
 8000b44:	683b      	ldr	r3, [r7, #0]
 8000b46:	791b      	ldrb	r3, [r3, #4]
 8000b48:	09db      	lsrs	r3, r3, #7
 8000b4a:	b2da      	uxtb	r2, r3
 8000b4c:	4b69      	ldr	r3, [pc, #420]	; (8000cf4 <server_call_back+0x1c8>)
 8000b4e:	701a      	strb	r2, [r3, #0]
	pos_Response.ADD_Target = Client_Address;
 8000b50:	4b69      	ldr	r3, [pc, #420]	; (8000cf8 <server_call_back+0x1cc>)
 8000b52:	22f1      	movs	r2, #241	; 0xf1
 8000b54:	705a      	strb	r2, [r3, #1]
	Control.ADD_Target = Client_Address;
 8000b56:	4b69      	ldr	r3, [pc, #420]	; (8000cfc <server_call_back+0x1d0>)
 8000b58:	22f1      	movs	r2, #241	; 0xf1
 8000b5a:	705a      	strb	r2, [r3, #1]
	// this for test only
	//uint8_t ptr->Data[20] = {2 ,Control_Service , 5 };
	// we need to check for address target (ADD_Target) if true this message is for me if not rejected it

	#if (Global_Target == Tempreture_Add )
	if(ptr->Data[ADD_Target] == Tempreture_Address )
 8000b5c:	683b      	ldr	r3, [r7, #0]
 8000b5e:	789b      	ldrb	r3, [r3, #2]
 8000b60:	2b3d      	cmp	r3, #61	; 0x3d
 8000b62:	d10a      	bne.n	8000b7a <server_call_back+0x4e>
	{
		local_target_accept=1;
 8000b64:	2301      	movs	r3, #1
 8000b66:	73fb      	strb	r3, [r7, #15]
		pos_Response.ADD_Source = Tempreture_Address;
 8000b68:	4b63      	ldr	r3, [pc, #396]	; (8000cf8 <server_call_back+0x1cc>)
 8000b6a:	223d      	movs	r2, #61	; 0x3d
 8000b6c:	701a      	strb	r2, [r3, #0]
		Control.ADD_Source = Tempreture_Address;
 8000b6e:	4b63      	ldr	r3, [pc, #396]	; (8000cfc <server_call_back+0x1d0>)
 8000b70:	223d      	movs	r2, #61	; 0x3d
 8000b72:	701a      	strb	r2, [r3, #0]
		msg.Data[ADD_NR_Source] = Tempreture_Address;
 8000b74:	4b62      	ldr	r3, [pc, #392]	; (8000d00 <server_call_back+0x1d4>)
 8000b76:	223d      	movs	r2, #61	; 0x3d
 8000b78:	709a      	strb	r2, [r3, #2]
		msg.Data[ADD_NR_Source] = Functional_Address;

	}
#endif

	if(local_target_accept)
 8000b7a:	7bfb      	ldrb	r3, [r7, #15]
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	f000 80b3 	beq.w	8000ce8 <server_call_back+0x1bc>
	{
		// for SID validation
		if (ptr->Data[SID] == Control_Service || ptr->Data[SID]== Read_Service || ptr->Data[SID] == Write_Service || ptr->Data[SID] == Security_Service || ptr->Data[SID] == Tester_Representer_Service)
 8000b82:	683b      	ldr	r3, [r7, #0]
 8000b84:	78db      	ldrb	r3, [r3, #3]
 8000b86:	2b10      	cmp	r3, #16
 8000b88:	d00f      	beq.n	8000baa <server_call_back+0x7e>
 8000b8a:	683b      	ldr	r3, [r7, #0]
 8000b8c:	78db      	ldrb	r3, [r3, #3]
 8000b8e:	2b22      	cmp	r3, #34	; 0x22
 8000b90:	d00b      	beq.n	8000baa <server_call_back+0x7e>
 8000b92:	683b      	ldr	r3, [r7, #0]
 8000b94:	78db      	ldrb	r3, [r3, #3]
 8000b96:	2b2e      	cmp	r3, #46	; 0x2e
 8000b98:	d007      	beq.n	8000baa <server_call_back+0x7e>
 8000b9a:	683b      	ldr	r3, [r7, #0]
 8000b9c:	78db      	ldrb	r3, [r3, #3]
 8000b9e:	2b27      	cmp	r3, #39	; 0x27
 8000ba0:	d003      	beq.n	8000baa <server_call_back+0x7e>
 8000ba2:	683b      	ldr	r3, [r7, #0]
 8000ba4:	78db      	ldrb	r3, [r3, #3]
 8000ba6:	2b3e      	cmp	r3, #62	; 0x3e
 8000ba8:	d10e      	bne.n	8000bc8 <server_call_back+0x9c>
		{
			// tmam
			reset_timer();
 8000baa:	f7ff fdf9 	bl	80007a0 <reset_timer>
			if(global_session != DefaultSession){
 8000bae:	4b55      	ldr	r3, [pc, #340]	; (8000d04 <server_call_back+0x1d8>)
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	b2db      	uxtb	r3, r3
 8000bb4:	2b01      	cmp	r3, #1
 8000bb6:	d001      	beq.n	8000bbc <server_call_back+0x90>
				start_timer();
 8000bb8:	f7ff fe0c 	bl	80007d4 <start_timer>
			}
			local_sid_flag = 1;
 8000bbc:	2301      	movs	r3, #1
 8000bbe:	73bb      	strb	r3, [r7, #14]
			// this mean the SID not supported
			UDS_Send_Neg_Res(ptr->Data[SID],  serviceNotSupported);
			// go out of isr
			return;
		}
		if (local_sid_flag)
 8000bc0:	7bbb      	ldrb	r3, [r7, #14]
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d107      	bne.n	8000bd6 <server_call_back+0xaa>
 8000bc6:	e063      	b.n	8000c90 <server_call_back+0x164>
			UDS_Send_Neg_Res(ptr->Data[SID],  serviceNotSupported);
 8000bc8:	683b      	ldr	r3, [r7, #0]
 8000bca:	78db      	ldrb	r3, [r3, #3]
 8000bcc:	2111      	movs	r1, #17
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f7ff fda4 	bl	800071c <UDS_Send_Neg_Res>
			return;
 8000bd4:	e088      	b.n	8000ce8 <server_call_back+0x1bc>
		{
			//Check Suppressed Positive Response


			if (ptr->Data[SID] == Control_Service)
 8000bd6:	683b      	ldr	r3, [r7, #0]
 8000bd8:	78db      	ldrb	r3, [r3, #3]
 8000bda:	2b10      	cmp	r3, #16
 8000bdc:	d103      	bne.n	8000be6 <server_call_back+0xba>
			{
				flag_sub_fun = 1;
 8000bde:	4b4a      	ldr	r3, [pc, #296]	; (8000d08 <server_call_back+0x1dc>)
 8000be0:	2201      	movs	r2, #1
 8000be2:	701a      	strb	r2, [r3, #0]
 8000be4:	e054      	b.n	8000c90 <server_call_back+0x164>
			}
			else if (ptr->Data[SID] == Read_Service)
 8000be6:	683b      	ldr	r3, [r7, #0]
 8000be8:	78db      	ldrb	r3, [r3, #3]
 8000bea:	2b22      	cmp	r3, #34	; 0x22
 8000bec:	d104      	bne.n	8000bf8 <server_call_back+0xcc>
				// send read function (rad resp as the actual ptr->Data of temp or pressure)
				//	HAL_UART_Transmit(&huart2, (const uint8_t*)" UDS_Read_Data_Server() \r\n", 50, HAL_MAX_DELAY ); // delete ---> after write your func

				//UDS_Read_Data_Server();

				UDS_Read_Data_Server(ptr->Data);
 8000bee:	683b      	ldr	r3, [r7, #0]
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	f7ff fefb 	bl	80009ec <UDS_Read_Data_Server>
 8000bf6:	e04b      	b.n	8000c90 <server_call_back+0x164>

			}
			else if (ptr->Data[SID] == Security_Service )
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	78db      	ldrb	r3, [r3, #3]
 8000bfc:	2b27      	cmp	r3, #39	; 0x27
 8000bfe:	d105      	bne.n	8000c0c <server_call_back+0xe0>

				//		send_ser_sec() ; // send seed

				// (write here +ive resp for security) ------------------------> here

				Sec_uint32SecurityAccess(PduDataPTR);
 8000c00:	4b3b      	ldr	r3, [pc, #236]	; (8000cf0 <server_call_back+0x1c4>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	4618      	mov	r0, r3
 8000c06:	f7ff fe5f 	bl	80008c8 <Sec_uint32SecurityAccess>
 8000c0a:	e041      	b.n	8000c90 <server_call_back+0x164>
				//			UDS_Send_Pos_Res(&pos_Response) ;
			}


			else if (ptr->Data[SID] == Write_Service && global_sec_flag ==1 && global_session == ExtendedSession)
 8000c0c:	683b      	ldr	r3, [r7, #0]
 8000c0e:	78db      	ldrb	r3, [r3, #3]
 8000c10:	2b2e      	cmp	r3, #46	; 0x2e
 8000c12:	d112      	bne.n	8000c3a <server_call_back+0x10e>
 8000c14:	4b3d      	ldr	r3, [pc, #244]	; (8000d0c <server_call_back+0x1e0>)
 8000c16:	781b      	ldrb	r3, [r3, #0]
 8000c18:	b2db      	uxtb	r3, r3
 8000c1a:	2b01      	cmp	r3, #1
 8000c1c:	d10d      	bne.n	8000c3a <server_call_back+0x10e>
 8000c1e:	4b39      	ldr	r3, [pc, #228]	; (8000d04 <server_call_back+0x1d8>)
 8000c20:	781b      	ldrb	r3, [r3, #0]
 8000c22:	b2db      	uxtb	r3, r3
 8000c24:	2b03      	cmp	r3, #3
 8000c26:	d108      	bne.n	8000c3a <server_call_back+0x10e>
				//			HAL_UART_Transmit(&huart2, (const uint8_t*)" UDS_Write_Data_Server() \r\n", 50, 100 ); // delete it after put your func

				// ptr->Data write with +ive resp


				UDS_Write_Data_Server(ptr->Data,  ptr->Data[0]);
 8000c28:	683a      	ldr	r2, [r7, #0]
 8000c2a:	683b      	ldr	r3, [r7, #0]
 8000c2c:	781b      	ldrb	r3, [r3, #0]
 8000c2e:	b29b      	uxth	r3, r3
 8000c30:	4619      	mov	r1, r3
 8000c32:	4610      	mov	r0, r2
 8000c34:	f7ff fc6a 	bl	800050c <UDS_Write_Data_Server>
 8000c38:	e02a      	b.n	8000c90 <server_call_back+0x164>
			}
			else if (ptr->Data[SID] == Write_Service && global_sec_flag == 0 && global_session == ExtendedSession )
 8000c3a:	683b      	ldr	r3, [r7, #0]
 8000c3c:	78db      	ldrb	r3, [r3, #3]
 8000c3e:	2b2e      	cmp	r3, #46	; 0x2e
 8000c40:	d110      	bne.n	8000c64 <server_call_back+0x138>
 8000c42:	4b32      	ldr	r3, [pc, #200]	; (8000d0c <server_call_back+0x1e0>)
 8000c44:	781b      	ldrb	r3, [r3, #0]
 8000c46:	b2db      	uxtb	r3, r3
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d10b      	bne.n	8000c64 <server_call_back+0x138>
 8000c4c:	4b2d      	ldr	r3, [pc, #180]	; (8000d04 <server_call_back+0x1d8>)
 8000c4e:	781b      	ldrb	r3, [r3, #0]
 8000c50:	b2db      	uxtb	r3, r3
 8000c52:	2b03      	cmp	r3, #3
 8000c54:	d106      	bne.n	8000c64 <server_call_back+0x138>
				//			// send -ive response
				//			//printf("UDS_Write_Data_Server() \n");
				//			HAL_UART_Transmit(&huart2, (const uint8_t*)"UDS_Write_Data_Server() \r\n", 50, 100 ); // delete this after put your func
				// (write here -ive resp for write security ) ------------------------> here

				UDS_Send_Neg_Res(ptr->Data[SID], securityAccessDenied);
 8000c56:	683b      	ldr	r3, [r7, #0]
 8000c58:	78db      	ldrb	r3, [r3, #3]
 8000c5a:	2133      	movs	r1, #51	; 0x33
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f7ff fd5d 	bl	800071c <UDS_Send_Neg_Res>
 8000c62:	e015      	b.n	8000c90 <server_call_back+0x164>

			}
			else if (ptr->Data[SID] == Write_Service  && global_session == DefaultSession)
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	78db      	ldrb	r3, [r3, #3]
 8000c68:	2b2e      	cmp	r3, #46	; 0x2e
 8000c6a:	d10b      	bne.n	8000c84 <server_call_back+0x158>
 8000c6c:	4b25      	ldr	r3, [pc, #148]	; (8000d04 <server_call_back+0x1d8>)
 8000c6e:	781b      	ldrb	r3, [r3, #0]
 8000c70:	b2db      	uxtb	r3, r3
 8000c72:	2b01      	cmp	r3, #1
 8000c74:	d106      	bne.n	8000c84 <server_call_back+0x158>
			{
				// (write here -ive resp for write session (NRC ) ------------------------> here

				UDS_Send_Neg_Res(ptr->Data[SID], serviceNotSupportedInActiveSession);
 8000c76:	683b      	ldr	r3, [r7, #0]
 8000c78:	78db      	ldrb	r3, [r3, #3]
 8000c7a:	217f      	movs	r1, #127	; 0x7f
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f7ff fd4d 	bl	800071c <UDS_Send_Neg_Res>
 8000c82:	e005      	b.n	8000c90 <server_call_back+0x164>

			}
			else if (ptr->Data[SID] == Tester_Representer_Service)
 8000c84:	683b      	ldr	r3, [r7, #0]
 8000c86:	78db      	ldrb	r3, [r3, #3]
 8000c88:	2b3e      	cmp	r3, #62	; 0x3e
 8000c8a:	d101      	bne.n	8000c90 <server_call_back+0x164>
			{
				//printf("u are in Tester_Representer_Service\n");
				//			HAL_UART_Transmit(&huart2, (const uint8_t*)" u are in Tester_Representer_Service \r\n", 50, 100 );
				// call the fun of tester Representer
				UDS_Tester_Presenter_Server();
 8000c8c:	f7ff fd6a 	bl	8000764 <UDS_Tester_Presenter_Server>

				// (write here +ive resp for  Tester_Representer_Service) ------------------------> here
			}
		}
		// check sub fun
		if (flag_sub_fun== sub_func_control)
 8000c90:	4b1d      	ldr	r3, [pc, #116]	; (8000d08 <server_call_back+0x1dc>)
 8000c92:	781b      	ldrb	r3, [r3, #0]
 8000c94:	b2db      	uxtb	r3, r3
 8000c96:	2b01      	cmp	r3, #1
 8000c98:	d120      	bne.n	8000cdc <server_call_back+0x1b0>
		{
			ptr->Data[Sub_F] &= 0x7F; //Original Sub_Func
 8000c9a:	683b      	ldr	r3, [r7, #0]
 8000c9c:	791b      	ldrb	r3, [r3, #4]
 8000c9e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000ca2:	b2da      	uxtb	r2, r3
 8000ca4:	683b      	ldr	r3, [r7, #0]
 8000ca6:	711a      	strb	r2, [r3, #4]
			// true sub fun
			if (ptr->Data[SID]== Control_Service && ptr->Data[Sub_F] == DefaultSession)
 8000ca8:	683b      	ldr	r3, [r7, #0]
 8000caa:	78db      	ldrb	r3, [r3, #3]
 8000cac:	2b10      	cmp	r3, #16
 8000cae:	d108      	bne.n	8000cc2 <server_call_back+0x196>
 8000cb0:	683b      	ldr	r3, [r7, #0]
 8000cb2:	791b      	ldrb	r3, [r3, #4]
 8000cb4:	2b01      	cmp	r3, #1
 8000cb6:	d104      	bne.n	8000cc2 <server_call_back+0x196>

				//HAL_UART_Transmit(&huart2, (const uint8_t*)" changed to DefaultSession \r\n", 50, 100 );
				// (write here +ive resp for  change to def- session ) ------------------------> here

				//global_session = DefaultSession;
				UDS_Control_Session_Server(ptr->Data);
 8000cb8:	683b      	ldr	r3, [r7, #0]
 8000cba:	4618      	mov	r0, r3
 8000cbc:	f7ff fd94 	bl	80007e8 <UDS_Control_Session_Server>
 8000cc0:	e012      	b.n	8000ce8 <server_call_back+0x1bc>

			}
			else if (ptr->Data[SID] == Control_Service && ptr->Data[Sub_F] == ExtendedSession)
 8000cc2:	683b      	ldr	r3, [r7, #0]
 8000cc4:	78db      	ldrb	r3, [r3, #3]
 8000cc6:	2b10      	cmp	r3, #16
 8000cc8:	d10e      	bne.n	8000ce8 <server_call_back+0x1bc>
 8000cca:	683b      	ldr	r3, [r7, #0]
 8000ccc:	791b      	ldrb	r3, [r3, #4]
 8000cce:	2b03      	cmp	r3, #3
 8000cd0:	d10a      	bne.n	8000ce8 <server_call_back+0x1bc>
				//	printf(" changed to ExtendedSession ");
				//	HAL_UART_Transmit(&huart2, (const uint8_t*)" changed to ExtendedSession \r\n", 50, 100 );

				// (write here +ive resp for  change to ext session ) ------------------------> here
				//global_session = ExtendedSession;
				UDS_Control_Session_Server(ptr->Data);
 8000cd2:	683b      	ldr	r3, [r7, #0]
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	f7ff fd87 	bl	80007e8 <UDS_Control_Session_Server>
 8000cda:	e005      	b.n	8000ce8 <server_call_back+0x1bc>
				// (write here -ive resp for sub servise ) ------------------------> here
			}
		}
		else
		{
			UDS_Send_Neg_Res(ptr->Data[SID], subFunctionNotSupported);
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	78db      	ldrb	r3, [r3, #3]
 8000ce0:	2112      	movs	r1, #18
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f7ff fd1a 	bl	800071c <UDS_Send_Neg_Res>
	}
	else
	{
		// not the target
	}
}
 8000ce8:	3710      	adds	r7, #16
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	200030cc 	.word	0x200030cc
 8000cf4:	2000001d 	.word	0x2000001d
 8000cf8:	200000b4 	.word	0x200000b4
 8000cfc:	200010bc 	.word	0x200010bc
 8000d00:	200020c4 	.word	0x200020c4
 8000d04:	20000000 	.word	0x20000000
 8000d08:	200030c8 	.word	0x200030c8
 8000d0c:	200000a8 	.word	0x200000a8

08000d10 <HAL_CAN_RxFifo0MsgPendingCallback>:
volatile int8_t CanIf_Rx;
Std_ReturnType (*CanTp_Callback)(uint32_t RxPduId, PduInfoTRx* PduInfoPtr) = NULL;
void (*CanNm_TxCallback)(void) = NULL;
void (*CanNm_RxCallback)(void) = NULL;

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan1){
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b082      	sub	sp, #8
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
	if (HAL_CAN_GetRxMessage(hcan1, CAN_RX_FIFO0, &rxHeader, CanIfPduInfo.Data) != HAL_OK) {
 8000d18:	4b08      	ldr	r3, [pc, #32]	; (8000d3c <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 8000d1a:	4a09      	ldr	r2, [pc, #36]	; (8000d40 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 8000d1c:	2100      	movs	r1, #0
 8000d1e:	6878      	ldr	r0, [r7, #4]
 8000d20:	f001 fede 	bl	8002ae0 <HAL_CAN_GetRxMessage>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <HAL_CAN_RxFifo0MsgPendingCallback+0x1e>
		// Reception error
		Error_Handler();
 8000d2a:	f000 ffbb 	bl	8001ca4 <Error_Handler>
	}
	CanIf_Rx = 1;
 8000d2e:	4b05      	ldr	r3, [pc, #20]	; (8000d44 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8000d30:	2201      	movs	r2, #1
 8000d32:	701a      	strb	r2, [r3, #0]
}
 8000d34:	bf00      	nop
 8000d36:	3708      	adds	r7, #8
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	200030ec 	.word	0x200030ec
 8000d40:	200030d0 	.word	0x200030d0
 8000d44:	200030f8 	.word	0x200030f8

08000d48 <CanIf_Transmit>:
 *  @brief CAN interface transmit function
 *  @param  PduInfoTRx*		: Pointer to message structure contain (Data, Length)
 *  @param  TxPduId	: PDU ID
 *  @return None
 */
void CanIf_Transmit(uint32_t TxPduId, PduInfoTRx* PduInfoPtr){
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b08a      	sub	sp, #40	; 0x28
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
 8000d50:	6039      	str	r1, [r7, #0]
	CAN_TxHeaderTypeDef txHeader;
	uint32_t txMailbox;
	if(TxPduId == 0){
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d103      	bne.n	8000d60 <CanIf_Transmit+0x18>
		txHeader.StdId = 0x100;
 8000d58:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d5c:	613b      	str	r3, [r7, #16]
 8000d5e:	e005      	b.n	8000d6c <CanIf_Transmit+0x24>
	}
	else if(TxPduId == 1){
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	2b01      	cmp	r3, #1
 8000d64:	d102      	bne.n	8000d6c <CanIf_Transmit+0x24>
		txHeader.StdId = 0x200;
 8000d66:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000d6a:	613b      	str	r3, [r7, #16]
	}

	txHeader.ExtId = 0x00;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	617b      	str	r3, [r7, #20]
	txHeader.IDE = CAN_ID_STD;
 8000d70:	2300      	movs	r3, #0
 8000d72:	61bb      	str	r3, [r7, #24]
	txHeader.RTR = CAN_RTR_DATA;
 8000d74:	2300      	movs	r3, #0
 8000d76:	61fb      	str	r3, [r7, #28]
	txHeader.DLC = 8;
 8000d78:	2308      	movs	r3, #8
 8000d7a:	623b      	str	r3, [r7, #32]
	while(HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0);
 8000d7c:	bf00      	nop
 8000d7e:	4811      	ldr	r0, [pc, #68]	; (8000dc4 <CanIf_Transmit+0x7c>)
 8000d80:	f001 fe79 	bl	8002a76 <HAL_CAN_GetTxMailboxesFreeLevel>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d0f9      	beq.n	8000d7e <CanIf_Transmit+0x36>
	if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, PduInfoPtr->Data, &txMailbox) != HAL_OK) {
 8000d8a:	683a      	ldr	r2, [r7, #0]
 8000d8c:	f107 030c 	add.w	r3, r7, #12
 8000d90:	f107 0110 	add.w	r1, r7, #16
 8000d94:	480b      	ldr	r0, [pc, #44]	; (8000dc4 <CanIf_Transmit+0x7c>)
 8000d96:	f001 fd93 	bl	80028c0 <HAL_CAN_AddTxMessage>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d002      	beq.n	8000da6 <CanIf_Transmit+0x5e>
		// Transmission error
		Error_Handler();
 8000da0:	f000 ff80 	bl	8001ca4 <Error_Handler>
	}
	else if(CanNm_TxCallback != NULL && TxPduId == 1){
		CanNm_TxCallback();
	}
//	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
}
 8000da4:	e009      	b.n	8000dba <CanIf_Transmit+0x72>
	else if(CanNm_TxCallback != NULL && TxPduId == 1){
 8000da6:	4b08      	ldr	r3, [pc, #32]	; (8000dc8 <CanIf_Transmit+0x80>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d005      	beq.n	8000dba <CanIf_Transmit+0x72>
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	2b01      	cmp	r3, #1
 8000db2:	d102      	bne.n	8000dba <CanIf_Transmit+0x72>
		CanNm_TxCallback();
 8000db4:	4b04      	ldr	r3, [pc, #16]	; (8000dc8 <CanIf_Transmit+0x80>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	4798      	blx	r3
}
 8000dba:	bf00      	nop
 8000dbc:	3728      	adds	r7, #40	; 0x28
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	20004158 	.word	0x20004158
 8000dc8:	20003100 	.word	0x20003100

08000dcc <CanIf_Receive>:
/**
 *  @brief CAN interface receive data
 *  @param  None
 *  @return None
 */
void CanIf_Receive(){
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b082      	sub	sp, #8
 8000dd0:	af00      	add	r7, sp, #0
	uint32_t PDU_ID;
	while(1){
		if(CanIf_Rx){
 8000dd2:	4b36      	ldr	r3, [pc, #216]	; (8000eac <CanIf_Receive+0xe0>)
 8000dd4:	781b      	ldrb	r3, [r3, #0]
 8000dd6:	b25b      	sxtb	r3, r3
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d062      	beq.n	8000ea2 <CanIf_Receive+0xd6>
			CanIf_Rx = 0;
 8000ddc:	4b33      	ldr	r3, [pc, #204]	; (8000eac <CanIf_Receive+0xe0>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	701a      	strb	r2, [r3, #0]
			CanIfPduInfo.Length = rxHeader.DLC;
 8000de2:	4b33      	ldr	r3, [pc, #204]	; (8000eb0 <CanIf_Receive+0xe4>)
 8000de4:	691b      	ldr	r3, [r3, #16]
 8000de6:	4a33      	ldr	r2, [pc, #204]	; (8000eb4 <CanIf_Receive+0xe8>)
 8000de8:	6093      	str	r3, [r2, #8]
			switch(rxHeader.StdId)
 8000dea:	4b31      	ldr	r3, [pc, #196]	; (8000eb0 <CanIf_Receive+0xe4>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000df2:	d03c      	beq.n	8000e6e <CanIf_Receive+0xa2>
 8000df4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000df8:	d83c      	bhi.n	8000e74 <CanIf_Receive+0xa8>
 8000dfa:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8000dfe:	d033      	beq.n	8000e68 <CanIf_Receive+0x9c>
 8000e00:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8000e04:	d836      	bhi.n	8000e74 <CanIf_Receive+0xa8>
 8000e06:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8000e0a:	d02a      	beq.n	8000e62 <CanIf_Receive+0x96>
 8000e0c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8000e10:	d830      	bhi.n	8000e74 <CanIf_Receive+0xa8>
 8000e12:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000e16:	d021      	beq.n	8000e5c <CanIf_Receive+0x90>
 8000e18:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000e1c:	d82a      	bhi.n	8000e74 <CanIf_Receive+0xa8>
 8000e1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000e22:	d018      	beq.n	8000e56 <CanIf_Receive+0x8a>
 8000e24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000e28:	d824      	bhi.n	8000e74 <CanIf_Receive+0xa8>
 8000e2a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8000e2e:	d00f      	beq.n	8000e50 <CanIf_Receive+0x84>
 8000e30:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8000e34:	d81e      	bhi.n	8000e74 <CanIf_Receive+0xa8>
 8000e36:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000e3a:	d003      	beq.n	8000e44 <CanIf_Receive+0x78>
 8000e3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000e40:	d003      	beq.n	8000e4a <CanIf_Receive+0x7e>
 8000e42:	e017      	b.n	8000e74 <CanIf_Receive+0xa8>
			{
			case 0x100 :PDU_ID = 0;
 8000e44:	2300      	movs	r3, #0
 8000e46:	607b      	str	r3, [r7, #4]
			break;
 8000e48:	e014      	b.n	8000e74 <CanIf_Receive+0xa8>
			case 0x200 :PDU_ID = 1;
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	607b      	str	r3, [r7, #4]
			break;
 8000e4e:	e011      	b.n	8000e74 <CanIf_Receive+0xa8>
			case 0x300 :PDU_ID = 2;
 8000e50:	2302      	movs	r3, #2
 8000e52:	607b      	str	r3, [r7, #4]
			break;
 8000e54:	e00e      	b.n	8000e74 <CanIf_Receive+0xa8>
			case 0x400 :PDU_ID = 3;
 8000e56:	2303      	movs	r3, #3
 8000e58:	607b      	str	r3, [r7, #4]
			break;
 8000e5a:	e00b      	b.n	8000e74 <CanIf_Receive+0xa8>
			case 0x500 :PDU_ID = 4;
 8000e5c:	2304      	movs	r3, #4
 8000e5e:	607b      	str	r3, [r7, #4]
			break;
 8000e60:	e008      	b.n	8000e74 <CanIf_Receive+0xa8>
			case 0x600 :PDU_ID = 5;
 8000e62:	2305      	movs	r3, #5
 8000e64:	607b      	str	r3, [r7, #4]
			break;
 8000e66:	e005      	b.n	8000e74 <CanIf_Receive+0xa8>
			case 0x700 :PDU_ID = 6;
 8000e68:	2306      	movs	r3, #6
 8000e6a:	607b      	str	r3, [r7, #4]
			break;
 8000e6c:	e002      	b.n	8000e74 <CanIf_Receive+0xa8>
			case 0x800 :PDU_ID = 7;
 8000e6e:	2307      	movs	r3, #7
 8000e70:	607b      	str	r3, [r7, #4]
			break;
 8000e72:	bf00      	nop
			}

			if(CanTp_Callback != NULL && PDU_ID == 0)
 8000e74:	4b10      	ldr	r3, [pc, #64]	; (8000eb8 <CanIf_Receive+0xec>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d008      	beq.n	8000e8e <CanIf_Receive+0xc2>
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d105      	bne.n	8000e8e <CanIf_Receive+0xc2>
			{
				CanTp_Callback(PDU_ID, &CanIfPduInfo);
 8000e82:	4b0d      	ldr	r3, [pc, #52]	; (8000eb8 <CanIf_Receive+0xec>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	490b      	ldr	r1, [pc, #44]	; (8000eb4 <CanIf_Receive+0xe8>)
 8000e88:	6878      	ldr	r0, [r7, #4]
 8000e8a:	4798      	blx	r3
 8000e8c:	e009      	b.n	8000ea2 <CanIf_Receive+0xd6>
			}
			else if(CanNm_RxCallback != NULL && PDU_ID == 1){
 8000e8e:	4b0b      	ldr	r3, [pc, #44]	; (8000ebc <CanIf_Receive+0xf0>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d005      	beq.n	8000ea2 <CanIf_Receive+0xd6>
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	2b01      	cmp	r3, #1
 8000e9a:	d102      	bne.n	8000ea2 <CanIf_Receive+0xd6>
				CanNm_RxCallback();
 8000e9c:	4b07      	ldr	r3, [pc, #28]	; (8000ebc <CanIf_Receive+0xf0>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	4798      	blx	r3
			}
		}
		vTaskDelay(10);
 8000ea2:	200a      	movs	r0, #10
 8000ea4:	f005 f97c 	bl	80061a0 <vTaskDelay>
		if(CanIf_Rx){
 8000ea8:	e793      	b.n	8000dd2 <CanIf_Receive+0x6>
 8000eaa:	bf00      	nop
 8000eac:	200030f8 	.word	0x200030f8
 8000eb0:	200030d0 	.word	0x200030d0
 8000eb4:	200030ec 	.word	0x200030ec
 8000eb8:	200030fc 	.word	0x200030fc
 8000ebc:	20003104 	.word	0x20003104

08000ec0 <CanIf_setCallback>:
	}
}

void CanIf_setCallback(Std_ReturnType (*IF_Callback)(uint32_t RxPduId, PduInfoTRx* PduInfoPtr)){
 8000ec0:	b480      	push	{r7}
 8000ec2:	b083      	sub	sp, #12
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
	if(IF_Callback != NULL)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d002      	beq.n	8000ed4 <CanIf_setCallback+0x14>
	{
		CanTp_Callback = IF_Callback ;
 8000ece:	4a04      	ldr	r2, [pc, #16]	; (8000ee0 <CanIf_setCallback+0x20>)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	6013      	str	r3, [r2, #0]
	}
}
 8000ed4:	bf00      	nop
 8000ed6:	370c      	adds	r7, #12
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ede:	4770      	bx	lr
 8000ee0:	200030fc 	.word	0x200030fc

08000ee4 <CanNm_TimeOut>:
	TIM12->CNT = 0; // Reset Timer12 counter to 0
//	HAL_TIM_Base_Start_IT(&htim12); // Start Timer12 again
}

void CanNm_TimeOut(uint8_t timerNum)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	4603      	mov	r3, r0
 8000eec:	71fb      	strb	r3, [r7, #7]
	if(timerNum == 4){
 8000eee:	79fb      	ldrb	r3, [r7, #7]
 8000ef0:	2b04      	cmp	r3, #4
 8000ef2:	d103      	bne.n	8000efc <CanNm_TimeOut+0x18>
		Repeat_Message_Timer = TIMEOUT;
 8000ef4:	4b0e      	ldr	r3, [pc, #56]	; (8000f30 <CanNm_TimeOut+0x4c>)
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	701a      	strb	r2, [r3, #0]
		Bus_Sleep_Timer = TIMEOUT;
	}
	else if(timerNum == 12){
		Send_MSG_Timer = TIMEOUT;
	}
}
 8000efa:	e013      	b.n	8000f24 <CanNm_TimeOut+0x40>
	else if(timerNum == 7){
 8000efc:	79fb      	ldrb	r3, [r7, #7]
 8000efe:	2b07      	cmp	r3, #7
 8000f00:	d103      	bne.n	8000f0a <CanNm_TimeOut+0x26>
		NM_Timer = TIMEOUT;
 8000f02:	4b0c      	ldr	r3, [pc, #48]	; (8000f34 <CanNm_TimeOut+0x50>)
 8000f04:	2201      	movs	r2, #1
 8000f06:	701a      	strb	r2, [r3, #0]
}
 8000f08:	e00c      	b.n	8000f24 <CanNm_TimeOut+0x40>
	else if(timerNum == 3){
 8000f0a:	79fb      	ldrb	r3, [r7, #7]
 8000f0c:	2b03      	cmp	r3, #3
 8000f0e:	d103      	bne.n	8000f18 <CanNm_TimeOut+0x34>
		Bus_Sleep_Timer = TIMEOUT;
 8000f10:	4b09      	ldr	r3, [pc, #36]	; (8000f38 <CanNm_TimeOut+0x54>)
 8000f12:	2201      	movs	r2, #1
 8000f14:	701a      	strb	r2, [r3, #0]
}
 8000f16:	e005      	b.n	8000f24 <CanNm_TimeOut+0x40>
	else if(timerNum == 12){
 8000f18:	79fb      	ldrb	r3, [r7, #7]
 8000f1a:	2b0c      	cmp	r3, #12
 8000f1c:	d102      	bne.n	8000f24 <CanNm_TimeOut+0x40>
		Send_MSG_Timer = TIMEOUT;
 8000f1e:	4b07      	ldr	r3, [pc, #28]	; (8000f3c <CanNm_TimeOut+0x58>)
 8000f20:	2201      	movs	r2, #1
 8000f22:	701a      	strb	r2, [r3, #0]
}
 8000f24:	bf00      	nop
 8000f26:	370c      	adds	r7, #12
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2e:	4770      	bx	lr
 8000f30:	2000001f 	.word	0x2000001f
 8000f34:	2000001e 	.word	0x2000001e
 8000f38:	20000020 	.word	0x20000020
 8000f3c:	20000021 	.word	0x20000021

08000f40 <CanTp_Init>:
volatile int32_t rxCurrentMaxIndex = 0;

volatile uint8_t rxData = 0;
volatile uint8_t rxComplete = 0;

void CanTp_Init(){
 8000f40:	b580      	push	{r7, lr}
 8000f42:	af00      	add	r7, sp, #0
	CanIf_setCallback(CanTp_RxIndication);
 8000f44:	4802      	ldr	r0, [pc, #8]	; (8000f50 <CanTp_Init+0x10>)
 8000f46:	f7ff ffbb 	bl	8000ec0 <CanIf_setCallback>
}
 8000f4a:	bf00      	nop
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	08001201 	.word	0x08001201

08000f54 <CanTp_MainFunction>:

void CanTp_MainFunction(){
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
	while(1){
		if(CanTp_Rx){
 8000f5a:	4b8c      	ldr	r3, [pc, #560]	; (800118c <CanTp_MainFunction+0x238>)
 8000f5c:	781b      	ldrb	r3, [r3, #0]
 8000f5e:	b25b      	sxtb	r3, r3
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d07b      	beq.n	800105c <CanTp_MainFunction+0x108>
			CanTp_Rx = 0;
 8000f64:	4b89      	ldr	r3, [pc, #548]	; (800118c <CanTp_MainFunction+0x238>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	701a      	strb	r2, [r3, #0]
			//Stop the program if the PduID doesn't equal 0 :)
			if(GlobalRxPduId != 0){
 8000f6a:	4b89      	ldr	r3, [pc, #548]	; (8001190 <CanTp_MainFunction+0x23c>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d000      	beq.n	8000f74 <CanTp_MainFunction+0x20>
				while(1);
 8000f72:	e7fe      	b.n	8000f72 <CanTp_MainFunction+0x1e>
			}
			//Get the frame type from the
			Frame_Type frame_type = CanTp_GetFrameType(GlobalRxPduInfoPtr->Data[0]);
 8000f74:	4b87      	ldr	r3, [pc, #540]	; (8001194 <CanTp_MainFunction+0x240>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	781b      	ldrb	r3, [r3, #0]
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f000 f95c 	bl	8001238 <CanTp_GetFrameType>
 8000f80:	4603      	mov	r3, r0
 8000f82:	71bb      	strb	r3, [r7, #6]
			//	Frame_Type frame_type = First_Frame

			//Call the correct decoder depending on the frame type
			//extract the length and save it in numberOfRemainingBytesToReceive and connect the data
			switch(frame_type){
 8000f84:	79bb      	ldrb	r3, [r7, #6]
 8000f86:	2b03      	cmp	r3, #3
 8000f88:	d84c      	bhi.n	8001024 <CanTp_MainFunction+0xd0>
 8000f8a:	a201      	add	r2, pc, #4	; (adr r2, 8000f90 <CanTp_MainFunction+0x3c>)
 8000f8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f90:	08000fa1 	.word	0x08000fa1
 8000f94:	08000fb3 	.word	0x08000fb3
 8000f98:	08000fdb 	.word	0x08000fdb
 8000f9c:	08001013 	.word	0x08001013
			case Single_Frame:
				CanTp_decodeSingleFrame(GlobalRxPduId, GlobalRxPduInfoPtr);
 8000fa0:	4b7b      	ldr	r3, [pc, #492]	; (8001190 <CanTp_MainFunction+0x23c>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4a7b      	ldr	r2, [pc, #492]	; (8001194 <CanTp_MainFunction+0x240>)
 8000fa6:	6812      	ldr	r2, [r2, #0]
 8000fa8:	4611      	mov	r1, r2
 8000faa:	4618      	mov	r0, r3
 8000fac:	f000 fa8e 	bl	80014cc <CanTp_decodeSingleFrame>
				break;
 8000fb0:	e03b      	b.n	800102a <CanTp_MainFunction+0xd6>
			case First_Frame:
				CanTp_decodeFirstFrame(GlobalRxPduId, GlobalRxPduInfoPtr);
 8000fb2:	4b77      	ldr	r3, [pc, #476]	; (8001190 <CanTp_MainFunction+0x23c>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	4a77      	ldr	r2, [pc, #476]	; (8001194 <CanTp_MainFunction+0x240>)
 8000fb8:	6812      	ldr	r2, [r2, #0]
 8000fba:	4611      	mov	r1, r2
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f000 fabb 	bl	8001538 <CanTp_decodeFirstFrame>
				expectedFrameState = FlowControl_Frame_State;
 8000fc2:	4b75      	ldr	r3, [pc, #468]	; (8001198 <CanTp_MainFunction+0x244>)
 8000fc4:	2202      	movs	r2, #2
 8000fc6:	701a      	strb	r2, [r3, #0]
				CanTp_Transmit(GlobalRxPduId, (PduInfoType*) GlobalRxPduInfoPtr);
 8000fc8:	4b71      	ldr	r3, [pc, #452]	; (8001190 <CanTp_MainFunction+0x23c>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4a71      	ldr	r2, [pc, #452]	; (8001194 <CanTp_MainFunction+0x240>)
 8000fce:	6812      	ldr	r2, [r2, #0]
 8000fd0:	4611      	mov	r1, r2
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f000 f8f8 	bl	80011c8 <CanTp_Transmit>
				break;
 8000fd8:	e027      	b.n	800102a <CanTp_MainFunction+0xd6>
			case Consecutive_Frame:
				CanTp_decodeConsecutiveFrame(GlobalRxPduId, GlobalRxPduInfoPtr);
 8000fda:	4b6d      	ldr	r3, [pc, #436]	; (8001190 <CanTp_MainFunction+0x23c>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	4a6d      	ldr	r2, [pc, #436]	; (8001194 <CanTp_MainFunction+0x240>)
 8000fe0:	6812      	ldr	r2, [r2, #0]
 8000fe2:	4611      	mov	r1, r2
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f000 fadf 	bl	80015a8 <CanTp_decodeConsecutiveFrame>
				if(numberOfConsecutiveFramesToReceive == 0 && numberOfRemainingBytesToReceive > 0){
 8000fea:	4b6c      	ldr	r3, [pc, #432]	; (800119c <CanTp_MainFunction+0x248>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d11a      	bne.n	8001028 <CanTp_MainFunction+0xd4>
 8000ff2:	4b6b      	ldr	r3, [pc, #428]	; (80011a0 <CanTp_MainFunction+0x24c>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d016      	beq.n	8001028 <CanTp_MainFunction+0xd4>
					expectedFrameState = FlowControl_Frame_State;
 8000ffa:	4b67      	ldr	r3, [pc, #412]	; (8001198 <CanTp_MainFunction+0x244>)
 8000ffc:	2202      	movs	r2, #2
 8000ffe:	701a      	strb	r2, [r3, #0]
					CanTp_Transmit(GlobalRxPduId, (PduInfoType*) GlobalRxPduInfoPtr);
 8001000:	4b63      	ldr	r3, [pc, #396]	; (8001190 <CanTp_MainFunction+0x23c>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	4a63      	ldr	r2, [pc, #396]	; (8001194 <CanTp_MainFunction+0x240>)
 8001006:	6812      	ldr	r2, [r2, #0]
 8001008:	4611      	mov	r1, r2
 800100a:	4618      	mov	r0, r3
 800100c:	f000 f8dc 	bl	80011c8 <CanTp_Transmit>
				}
				break;
 8001010:	e00a      	b.n	8001028 <CanTp_MainFunction+0xd4>
			case FlowControl_Frame:
				//adjust the numberOfConsecutiveFramesToSend variable inside a function
				//based on the number of empty buffers available in the other node
				//as indicated in the BS (block size) byte of the flow control frame
				CanTp_decodeFlowControlFrame(GlobalRxPduId, GlobalRxPduInfoPtr);
 8001012:	4b5f      	ldr	r3, [pc, #380]	; (8001190 <CanTp_MainFunction+0x23c>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	4a5f      	ldr	r2, [pc, #380]	; (8001194 <CanTp_MainFunction+0x240>)
 8001018:	6812      	ldr	r2, [r2, #0]
 800101a:	4611      	mov	r1, r2
 800101c:	4618      	mov	r0, r3
 800101e:	f000 fb13 	bl	8001648 <CanTp_decodeFlowControlFrame>
				break;
 8001022:	e002      	b.n	800102a <CanTp_MainFunction+0xd6>
			default:
				break;
 8001024:	bf00      	nop
 8001026:	e000      	b.n	800102a <CanTp_MainFunction+0xd6>
				break;
 8001028:	bf00      	nop
			}

			if(frame_type == FlowControl_Frame){
 800102a:	79bb      	ldrb	r3, [r7, #6]
 800102c:	2b03      	cmp	r3, #3
 800102e:	f000 80a8 	beq.w	8001182 <CanTp_MainFunction+0x22e>

			}
			else if(numberOfRemainingBytesToReceive == 0){
 8001032:	4b5b      	ldr	r3, [pc, #364]	; (80011a0 <CanTp_MainFunction+0x24c>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	2b00      	cmp	r3, #0
 8001038:	f040 80a3 	bne.w	8001182 <CanTp_MainFunction+0x22e>
				if(App_Callback != NULL){
 800103c:	4b59      	ldr	r3, [pc, #356]	; (80011a4 <CanTp_MainFunction+0x250>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	2b00      	cmp	r3, #0
 8001042:	f000 809e 	beq.w	8001182 <CanTp_MainFunction+0x22e>
					currentIndex = 0;
 8001046:	4b58      	ldr	r3, [pc, #352]	; (80011a8 <CanTp_MainFunction+0x254>)
 8001048:	2200      	movs	r2, #0
 800104a:	801a      	strh	r2, [r3, #0]
					App_Callback(GlobalRxPduId, &CompletePduInfo);
 800104c:	4b55      	ldr	r3, [pc, #340]	; (80011a4 <CanTp_MainFunction+0x250>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4a4f      	ldr	r2, [pc, #316]	; (8001190 <CanTp_MainFunction+0x23c>)
 8001052:	6812      	ldr	r2, [r2, #0]
 8001054:	4955      	ldr	r1, [pc, #340]	; (80011ac <CanTp_MainFunction+0x258>)
 8001056:	4610      	mov	r0, r2
 8001058:	4798      	blx	r3
 800105a:	e092      	b.n	8001182 <CanTp_MainFunction+0x22e>
				}
			}
		}
		else if(CanTp_Tx){
 800105c:	4b54      	ldr	r3, [pc, #336]	; (80011b0 <CanTp_MainFunction+0x25c>)
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	b25b      	sxtb	r3, r3
 8001062:	2b00      	cmp	r3, #0
 8001064:	f000 808d 	beq.w	8001182 <CanTp_MainFunction+0x22e>
			//Stop the program if the PduID doesn't equal 0 :)
			if(GlobalTxPduId != 0){
 8001068:	4b52      	ldr	r3, [pc, #328]	; (80011b4 <CanTp_MainFunction+0x260>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d000      	beq.n	8001072 <CanTp_MainFunction+0x11e>
				while(1);
 8001070:	e7fe      	b.n	8001070 <CanTp_MainFunction+0x11c>
			}

			Frame_Type frame_type = None;
 8001072:	2304      	movs	r3, #4
 8001074:	71fb      	strb	r3, [r7, #7]
			if(numberOfRemainingBytesToSend == 0 && expectedFrameState == Any_State){
 8001076:	4b50      	ldr	r3, [pc, #320]	; (80011b8 <CanTp_MainFunction+0x264>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d11c      	bne.n	80010b8 <CanTp_MainFunction+0x164>
 800107e:	4b46      	ldr	r3, [pc, #280]	; (8001198 <CanTp_MainFunction+0x244>)
 8001080:	781b      	ldrb	r3, [r3, #0]
 8001082:	2b00      	cmp	r3, #0
 8001084:	d118      	bne.n	80010b8 <CanTp_MainFunction+0x164>
				numberOfRemainingBytesToSend = GlobalTxPduInfoPtr->Length;
 8001086:	4b4d      	ldr	r3, [pc, #308]	; (80011bc <CanTp_MainFunction+0x268>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4a49      	ldr	r2, [pc, #292]	; (80011b8 <CanTp_MainFunction+0x264>)
 8001092:	6013      	str	r3, [r2, #0]
				CompletePduInfo.Length = numberOfRemainingBytesToSend;
 8001094:	4b48      	ldr	r3, [pc, #288]	; (80011b8 <CanTp_MainFunction+0x264>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a44      	ldr	r2, [pc, #272]	; (80011ac <CanTp_MainFunction+0x258>)
 800109a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800109e:	6013      	str	r3, [r2, #0]
				if(GlobalTxPduInfoPtr->Length < 8){
 80010a0:	4b46      	ldr	r3, [pc, #280]	; (80011bc <CanTp_MainFunction+0x268>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	2b07      	cmp	r3, #7
 80010ac:	d802      	bhi.n	80010b4 <CanTp_MainFunction+0x160>
					frame_type = Single_Frame;
 80010ae:	2300      	movs	r3, #0
 80010b0:	71fb      	strb	r3, [r7, #7]
 80010b2:	e001      	b.n	80010b8 <CanTp_MainFunction+0x164>
				}
				else{
					frame_type = First_Frame;
 80010b4:	2301      	movs	r3, #1
 80010b6:	71fb      	strb	r3, [r7, #7]
				}
			}


			if(numberOfRemainingBytesToSend > 0 || expectedFrameState == FlowControl_Frame_State){
 80010b8:	4b3f      	ldr	r3, [pc, #252]	; (80011b8 <CanTp_MainFunction+0x264>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d103      	bne.n	80010c8 <CanTp_MainFunction+0x174>
 80010c0:	4b35      	ldr	r3, [pc, #212]	; (8001198 <CanTp_MainFunction+0x244>)
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	2b02      	cmp	r3, #2
 80010c6:	d14e      	bne.n	8001166 <CanTp_MainFunction+0x212>

				if(expectedFrameState == Consecutive_Frame_State){
 80010c8:	4b33      	ldr	r3, [pc, #204]	; (8001198 <CanTp_MainFunction+0x244>)
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	2b01      	cmp	r3, #1
 80010ce:	d102      	bne.n	80010d6 <CanTp_MainFunction+0x182>
					frame_type = Consecutive_Frame;
 80010d0:	2302      	movs	r3, #2
 80010d2:	71fb      	strb	r3, [r7, #7]
 80010d4:	e005      	b.n	80010e2 <CanTp_MainFunction+0x18e>
				}
				else if(expectedFrameState == FlowControl_Frame_State){
 80010d6:	4b30      	ldr	r3, [pc, #192]	; (8001198 <CanTp_MainFunction+0x244>)
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	2b02      	cmp	r3, #2
 80010dc:	d101      	bne.n	80010e2 <CanTp_MainFunction+0x18e>
					frame_type = FlowControl_Frame;
 80010de:	2303      	movs	r3, #3
 80010e0:	71fb      	strb	r3, [r7, #7]
				}

				//Call the right encoder function according to the frame type
				//Make sure to adjust the numberOfRemainingBytesToSend variable to know if all the data has been sent
				//Also make sure to call the CanIf_Transmit method at the end of these functions.
				switch(frame_type){
 80010e2:	79fb      	ldrb	r3, [r7, #7]
 80010e4:	2b03      	cmp	r3, #3
 80010e6:	d83d      	bhi.n	8001164 <CanTp_MainFunction+0x210>
 80010e8:	a201      	add	r2, pc, #4	; (adr r2, 80010f0 <CanTp_MainFunction+0x19c>)
 80010ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010ee:	bf00      	nop
 80010f0:	08001101 	.word	0x08001101
 80010f4:	08001113 	.word	0x08001113
 80010f8:	08001129 	.word	0x08001129
 80010fc:	08001153 	.word	0x08001153
				case Single_Frame:
					CanTp_encodeSingleFrame(GlobalTxPduId, GlobalTxPduInfoPtr);
 8001100:	4b2c      	ldr	r3, [pc, #176]	; (80011b4 <CanTp_MainFunction+0x260>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	4a2d      	ldr	r2, [pc, #180]	; (80011bc <CanTp_MainFunction+0x268>)
 8001106:	6812      	ldr	r2, [r2, #0]
 8001108:	4611      	mov	r1, r2
 800110a:	4618      	mov	r0, r3
 800110c:	f000 f8ba 	bl	8001284 <CanTp_encodeSingleFrame>
					break;
 8001110:	e029      	b.n	8001166 <CanTp_MainFunction+0x212>
				case First_Frame:
					CanTp_encodeFirstFrame(GlobalTxPduId, GlobalTxPduInfoPtr);
 8001112:	4b28      	ldr	r3, [pc, #160]	; (80011b4 <CanTp_MainFunction+0x260>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	4a29      	ldr	r2, [pc, #164]	; (80011bc <CanTp_MainFunction+0x268>)
 8001118:	6812      	ldr	r2, [r2, #0]
 800111a:	4611      	mov	r1, r2
 800111c:	4618      	mov	r0, r3
 800111e:	f000 f8fb 	bl	8001318 <CanTp_encodeFirstFrame>
					frame_type = None;
 8001122:	2304      	movs	r3, #4
 8001124:	71fb      	strb	r3, [r7, #7]
					break;
 8001126:	e01e      	b.n	8001166 <CanTp_MainFunction+0x212>
				case Consecutive_Frame:
					if(numberOfConsecutiveFramesToSend > 0){
 8001128:	4b25      	ldr	r3, [pc, #148]	; (80011c0 <CanTp_MainFunction+0x26c>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d00d      	beq.n	800114c <CanTp_MainFunction+0x1f8>
						numberOfConsecutiveFramesToSend--;
 8001130:	4b23      	ldr	r3, [pc, #140]	; (80011c0 <CanTp_MainFunction+0x26c>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	3b01      	subs	r3, #1
 8001136:	4a22      	ldr	r2, [pc, #136]	; (80011c0 <CanTp_MainFunction+0x26c>)
 8001138:	6013      	str	r3, [r2, #0]
						CanTp_encodeConsecutiveFrame(GlobalTxPduId, GlobalTxPduInfoPtr);
 800113a:	4b1e      	ldr	r3, [pc, #120]	; (80011b4 <CanTp_MainFunction+0x260>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	4a1f      	ldr	r2, [pc, #124]	; (80011bc <CanTp_MainFunction+0x268>)
 8001140:	6812      	ldr	r2, [r2, #0]
 8001142:	4611      	mov	r1, r2
 8001144:	4618      	mov	r0, r3
 8001146:	f000 f927 	bl	8001398 <CanTp_encodeConsecutiveFrame>
					}
					else{
						frame_type = None;
						//wait for flow control to reach CanTp_RxIndication in order to change numberOfConsecutiveFramesToSend variable
					}
					break;
 800114a:	e00c      	b.n	8001166 <CanTp_MainFunction+0x212>
						frame_type = None;
 800114c:	2304      	movs	r3, #4
 800114e:	71fb      	strb	r3, [r7, #7]
					break;
 8001150:	e009      	b.n	8001166 <CanTp_MainFunction+0x212>
				case FlowControl_Frame:
					//Check the availableBuffers variable (in our case it's the size of the receive array)
					CanTp_encodeFlowControlFrame(GlobalTxPduId, GlobalTxPduInfoPtr);
 8001152:	4b18      	ldr	r3, [pc, #96]	; (80011b4 <CanTp_MainFunction+0x260>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	4a19      	ldr	r2, [pc, #100]	; (80011bc <CanTp_MainFunction+0x268>)
 8001158:	6812      	ldr	r2, [r2, #0]
 800115a:	4611      	mov	r1, r2
 800115c:	4618      	mov	r0, r3
 800115e:	f000 f981 	bl	8001464 <CanTp_encodeFlowControlFrame>
					break;
 8001162:	e000      	b.n	8001166 <CanTp_MainFunction+0x212>
				default:
					break;
 8001164:	bf00      	nop
				}
			}

			if(numberOfRemainingBytesToSend == 0){
 8001166:	4b14      	ldr	r3, [pc, #80]	; (80011b8 <CanTp_MainFunction+0x264>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d109      	bne.n	8001182 <CanTp_MainFunction+0x22e>
				//Reset the expected frame
				expectedFrameState = Any_State;
 800116e:	4b0a      	ldr	r3, [pc, #40]	; (8001198 <CanTp_MainFunction+0x244>)
 8001170:	2200      	movs	r2, #0
 8001172:	701a      	strb	r2, [r3, #0]
				currentOffset = -1;
 8001174:	4b13      	ldr	r3, [pc, #76]	; (80011c4 <CanTp_MainFunction+0x270>)
 8001176:	f04f 32ff 	mov.w	r2, #4294967295
 800117a:	601a      	str	r2, [r3, #0]
				CanTp_Tx = 0;
 800117c:	4b0c      	ldr	r3, [pc, #48]	; (80011b0 <CanTp_MainFunction+0x25c>)
 800117e:	2200      	movs	r2, #0
 8001180:	701a      	strb	r2, [r3, #0]
			}
		}
		vTaskDelay(100);
 8001182:	2064      	movs	r0, #100	; 0x64
 8001184:	f005 f80c 	bl	80061a0 <vTaskDelay>
		if(CanTp_Rx){
 8001188:	e6e7      	b.n	8000f5a <CanTp_MainFunction+0x6>
 800118a:	bf00      	nop
 800118c:	2000414c 	.word	0x2000414c
 8001190:	20004150 	.word	0x20004150
 8001194:	2000413c 	.word	0x2000413c
 8001198:	2000311c 	.word	0x2000311c
 800119c:	2000310c 	.word	0x2000310c
 80011a0:	20003114 	.word	0x20003114
 80011a4:	20003118 	.word	0x20003118
 80011a8:	20004146 	.word	0x20004146
 80011ac:	20003138 	.word	0x20003138
 80011b0:	2000414d 	.word	0x2000414d
 80011b4:	20004154 	.word	0x20004154
 80011b8:	20003110 	.word	0x20003110
 80011bc:	20004140 	.word	0x20004140
 80011c0:	20003108 	.word	0x20003108
 80011c4:	20000028 	.word	0x20000028

080011c8 <CanTp_Transmit>:
	}
}

Std_ReturnType CanTp_Transmit(uint32_t TxPduId, PduInfoType* PduInfoPtr){
 80011c8:	b480      	push	{r7}
 80011ca:	b083      	sub	sp, #12
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
 80011d0:	6039      	str	r1, [r7, #0]
	GlobalTxPduInfoPtr = PduInfoPtr;
 80011d2:	4a08      	ldr	r2, [pc, #32]	; (80011f4 <CanTp_Transmit+0x2c>)
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	6013      	str	r3, [r2, #0]
	GlobalTxPduId = TxPduId;
 80011d8:	4a07      	ldr	r2, [pc, #28]	; (80011f8 <CanTp_Transmit+0x30>)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6013      	str	r3, [r2, #0]
	CanTp_Tx = 1;
 80011de:	4b07      	ldr	r3, [pc, #28]	; (80011fc <CanTp_Transmit+0x34>)
 80011e0:	2201      	movs	r2, #1
 80011e2:	701a      	strb	r2, [r3, #0]
	return E_OK;
 80011e4:	2300      	movs	r3, #0
}
 80011e6:	4618      	mov	r0, r3
 80011e8:	370c      	adds	r7, #12
 80011ea:	46bd      	mov	sp, r7
 80011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f0:	4770      	bx	lr
 80011f2:	bf00      	nop
 80011f4:	20004140 	.word	0x20004140
 80011f8:	20004154 	.word	0x20004154
 80011fc:	2000414d 	.word	0x2000414d

08001200 <CanTp_RxIndication>:

Std_ReturnType CanTp_RxIndication (uint32_t RxPduId, PduInfoTRx* PduInfoPtr){
 8001200:	b480      	push	{r7}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	6039      	str	r1, [r7, #0]
	GlobalRxPduInfoPtr = PduInfoPtr;
 800120a:	4a08      	ldr	r2, [pc, #32]	; (800122c <CanTp_RxIndication+0x2c>)
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	6013      	str	r3, [r2, #0]
	GlobalRxPduId = RxPduId;
 8001210:	4a07      	ldr	r2, [pc, #28]	; (8001230 <CanTp_RxIndication+0x30>)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	6013      	str	r3, [r2, #0]
	CanTp_Rx = 1;
 8001216:	4b07      	ldr	r3, [pc, #28]	; (8001234 <CanTp_RxIndication+0x34>)
 8001218:	2201      	movs	r2, #1
 800121a:	701a      	strb	r2, [r3, #0]
	return E_OK;
 800121c:	2300      	movs	r3, #0
}
 800121e:	4618      	mov	r0, r3
 8001220:	370c      	adds	r7, #12
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop
 800122c:	2000413c 	.word	0x2000413c
 8001230:	20004150 	.word	0x20004150
 8001234:	2000414c 	.word	0x2000414c

08001238 <CanTp_GetFrameType>:

Frame_Type CanTp_GetFrameType(uint8_t PCI){
 8001238:	b480      	push	{r7}
 800123a:	b083      	sub	sp, #12
 800123c:	af00      	add	r7, sp, #0
 800123e:	4603      	mov	r3, r0
 8001240:	71fb      	strb	r3, [r7, #7]
	//Switch case on the PCI to determine the frame type
	PCI >>= 4;
 8001242:	79fb      	ldrb	r3, [r7, #7]
 8001244:	091b      	lsrs	r3, r3, #4
 8001246:	71fb      	strb	r3, [r7, #7]
	if(PCI < 4){
 8001248:	79fb      	ldrb	r3, [r7, #7]
 800124a:	2b03      	cmp	r3, #3
 800124c:	d801      	bhi.n	8001252 <CanTp_GetFrameType+0x1a>
		return (Frame_Type) PCI;
 800124e:	79fb      	ldrb	r3, [r7, #7]
 8001250:	e000      	b.n	8001254 <CanTp_GetFrameType+0x1c>
	}
	else{
		return None;
 8001252:	2304      	movs	r3, #4
	}
}
 8001254:	4618      	mov	r0, r3
 8001256:	370c      	adds	r7, #12
 8001258:	46bd      	mov	sp, r7
 800125a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125e:	4770      	bx	lr

08001260 <CanTp_setCallback>:

void CanTp_setCallback(void (*PTF)(uint32_t TxPduId, PduInfoType* PduInfoPtr)){
 8001260:	b480      	push	{r7}
 8001262:	b083      	sub	sp, #12
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
	if(PTF != NULL){
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	2b00      	cmp	r3, #0
 800126c:	d002      	beq.n	8001274 <CanTp_setCallback+0x14>
		App_Callback = PTF;
 800126e:	4a04      	ldr	r2, [pc, #16]	; (8001280 <CanTp_setCallback+0x20>)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	6013      	str	r3, [r2, #0]
	}
}
 8001274:	bf00      	nop
 8001276:	370c      	adds	r7, #12
 8001278:	46bd      	mov	sp, r7
 800127a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127e:	4770      	bx	lr
 8001280:	20003118 	.word	0x20003118

08001284 <CanTp_encodeSingleFrame>:


void CanTp_encodeSingleFrame(uint32_t TxPduId, PduInfoType* PduInfoPtr){
 8001284:	b580      	push	{r7, lr}
 8001286:	b084      	sub	sp, #16
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
 800128c:	6039      	str	r1, [r7, #0]
	//	if (PduInfoPtr == NULL ) {
	//		return E_NOK; // Return E_NOK for NULL pointer
	//	}

	// Ensure the data length does not exceed the maximum payload length
	uint32_t dataLength = PduInfoPtr->Length;
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	60bb      	str	r3, [r7, #8]
	EncodedPduInfo.Length = PduInfoPtr->Length;
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4a1b      	ldr	r2, [pc, #108]	; (8001310 <CanTp_encodeSingleFrame+0x8c>)
 80012a2:	6093      	str	r3, [r2, #8]
	numberOfRemainingBytesToSend -= dataLength;
 80012a4:	4b1b      	ldr	r3, [pc, #108]	; (8001314 <CanTp_encodeSingleFrame+0x90>)
 80012a6:	681a      	ldr	r2, [r3, #0]
 80012a8:	68bb      	ldr	r3, [r7, #8]
 80012aa:	1ad3      	subs	r3, r2, r3
 80012ac:	4a19      	ldr	r2, [pc, #100]	; (8001314 <CanTp_encodeSingleFrame+0x90>)
 80012ae:	6013      	str	r3, [r2, #0]
	//	if (dataLength > CAN_MAX_PAYLOAD_LENGTH) {
	//		return E_NOK; // Return E_NOK for data length exceeding CAN payload length
	//	}

	// The first byte of the CAN frame is reserved for PCI (Protocol Control Information)
	EncodedPduInfo.Data[0] = 0x00 | (dataLength & 0x0F); // PCI is 0x0N where N is the length of the data
 80012b0:	68bb      	ldr	r3, [r7, #8]
 80012b2:	b2db      	uxtb	r3, r3
 80012b4:	f003 030f 	and.w	r3, r3, #15
 80012b8:	b2da      	uxtb	r2, r3
 80012ba:	4b15      	ldr	r3, [pc, #84]	; (8001310 <CanTp_encodeSingleFrame+0x8c>)
 80012bc:	701a      	strb	r2, [r3, #0]
	uint32_t i;
	// Copy the data from PduInfoType to the CAN frame manually, starting from the second byte
	for ( i = 0; i < dataLength; i++) {
 80012be:	2300      	movs	r3, #0
 80012c0:	60fb      	str	r3, [r7, #12]
 80012c2:	e00a      	b.n	80012da <CanTp_encodeSingleFrame+0x56>
		EncodedPduInfo.Data[i + 1] = PduInfoPtr->Data[i];
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	3301      	adds	r3, #1
 80012c8:	6839      	ldr	r1, [r7, #0]
 80012ca:	68fa      	ldr	r2, [r7, #12]
 80012cc:	440a      	add	r2, r1
 80012ce:	7811      	ldrb	r1, [r2, #0]
 80012d0:	4a0f      	ldr	r2, [pc, #60]	; (8001310 <CanTp_encodeSingleFrame+0x8c>)
 80012d2:	54d1      	strb	r1, [r2, r3]
	for ( i = 0; i < dataLength; i++) {
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	3301      	adds	r3, #1
 80012d8:	60fb      	str	r3, [r7, #12]
 80012da:	68fa      	ldr	r2, [r7, #12]
 80012dc:	68bb      	ldr	r3, [r7, #8]
 80012de:	429a      	cmp	r2, r3
 80012e0:	d3f0      	bcc.n	80012c4 <CanTp_encodeSingleFrame+0x40>
	}

	// Fill the rest of the frame with zeros if necessary
	for (i = dataLength + 1; i < CAN_FRAME_LENGTH; i++) {
 80012e2:	68bb      	ldr	r3, [r7, #8]
 80012e4:	3301      	adds	r3, #1
 80012e6:	60fb      	str	r3, [r7, #12]
 80012e8:	e007      	b.n	80012fa <CanTp_encodeSingleFrame+0x76>
		EncodedPduInfo.Data[i] = 0;
 80012ea:	4a09      	ldr	r2, [pc, #36]	; (8001310 <CanTp_encodeSingleFrame+0x8c>)
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	4413      	add	r3, r2
 80012f0:	2200      	movs	r2, #0
 80012f2:	701a      	strb	r2, [r3, #0]
	for (i = dataLength + 1; i < CAN_FRAME_LENGTH; i++) {
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	3301      	adds	r3, #1
 80012f8:	60fb      	str	r3, [r7, #12]
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	2b07      	cmp	r3, #7
 80012fe:	d9f4      	bls.n	80012ea <CanTp_encodeSingleFrame+0x66>
	}

	CanIf_Transmit(TxPduId, &EncodedPduInfo);
 8001300:	4903      	ldr	r1, [pc, #12]	; (8001310 <CanTp_encodeSingleFrame+0x8c>)
 8001302:	6878      	ldr	r0, [r7, #4]
 8001304:	f7ff fd20 	bl	8000d48 <CanIf_Transmit>
}
 8001308:	bf00      	nop
 800130a:	3710      	adds	r7, #16
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	20003120 	.word	0x20003120
 8001314:	20003110 	.word	0x20003110

08001318 <CanTp_encodeFirstFrame>:
void CanTp_encodeFirstFrame(uint32_t TxPduId, PduInfoType* PduInfoPtr){
 8001318:	b580      	push	{r7, lr}
 800131a:	b086      	sub	sp, #24
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
 8001320:	6039      	str	r1, [r7, #0]
	/*** Local Variables ****/
	uint8_t Counter=0;
 8001322:	2300      	movs	r3, #0
 8001324:	75fb      	strb	r3, [r7, #23]
	PduInfoTRx EncodedPduInfo ;
	/************/

	// assume that data is [0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9 0xA]
	EncodedPduInfo.Data[0] = (0x01 <<4 ) | ((PduInfoPtr->Length)>>8 & 0x0F); // First Frame Should be 10 A 0x1 0x2 0x3 0x4 0x5 0x6
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	0a1b      	lsrs	r3, r3, #8
 8001330:	b2db      	uxtb	r3, r3
 8001332:	f003 030f 	and.w	r3, r3, #15
 8001336:	b2db      	uxtb	r3, r3
 8001338:	f043 0310 	orr.w	r3, r3, #16
 800133c:	b2db      	uxtb	r3, r3
 800133e:	723b      	strb	r3, [r7, #8]
	EncodedPduInfo.Data[1] = (PduInfoPtr->Length)& 0xFF;
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	b2db      	uxtb	r3, r3
 800134a:	727b      	strb	r3, [r7, #9]

	// Form First Frame
	for(Counter=2;Counter<8;Counter++)
 800134c:	2302      	movs	r3, #2
 800134e:	75fb      	strb	r3, [r7, #23]
 8001350:	e00b      	b.n	800136a <CanTp_encodeFirstFrame+0x52>
	{
		EncodedPduInfo.Data[Counter]=PduInfoPtr->Data[Counter - 2];
 8001352:	7dfb      	ldrb	r3, [r7, #23]
 8001354:	1e9a      	subs	r2, r3, #2
 8001356:	7dfb      	ldrb	r3, [r7, #23]
 8001358:	6839      	ldr	r1, [r7, #0]
 800135a:	5c8a      	ldrb	r2, [r1, r2]
 800135c:	3318      	adds	r3, #24
 800135e:	443b      	add	r3, r7
 8001360:	f803 2c10 	strb.w	r2, [r3, #-16]
	for(Counter=2;Counter<8;Counter++)
 8001364:	7dfb      	ldrb	r3, [r7, #23]
 8001366:	3301      	adds	r3, #1
 8001368:	75fb      	strb	r3, [r7, #23]
 800136a:	7dfb      	ldrb	r3, [r7, #23]
 800136c:	2b07      	cmp	r3, #7
 800136e:	d9f0      	bls.n	8001352 <CanTp_encodeFirstFrame+0x3a>
	}

	/** Call CanIF_Transmit Function**/
	numberOfRemainingBytesToSend = (PduInfoPtr->Length - 6);
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	3b06      	subs	r3, #6
 800137a:	4a06      	ldr	r2, [pc, #24]	; (8001394 <CanTp_encodeFirstFrame+0x7c>)
 800137c:	6013      	str	r3, [r2, #0]
	CanIf_Transmit(TxPduId, &EncodedPduInfo);
 800137e:	f107 0308 	add.w	r3, r7, #8
 8001382:	4619      	mov	r1, r3
 8001384:	6878      	ldr	r0, [r7, #4]
 8001386:	f7ff fcdf 	bl	8000d48 <CanIf_Transmit>
}
 800138a:	bf00      	nop
 800138c:	3718      	adds	r7, #24
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	20003110 	.word	0x20003110

08001398 <CanTp_encodeConsecutiveFrame>:
void CanTp_encodeConsecutiveFrame(uint32_t TxPduId, PduInfoType* PduInfoPtr){
 8001398:	b580      	push	{r7, lr}
 800139a:	b084      	sub	sp, #16
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
 80013a0:	6039      	str	r1, [r7, #0]
	uint8_t i = 0;
 80013a2:	2300      	movs	r3, #0
 80013a4:	73fb      	strb	r3, [r7, #15]
	EncodedPduInfo.Length = numberOfRemainingBytesToSend > 7 ? 7 : numberOfRemainingBytesToSend;
 80013a6:	4b2a      	ldr	r3, [pc, #168]	; (8001450 <CanTp_encodeConsecutiveFrame+0xb8>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	2b07      	cmp	r3, #7
 80013ac:	d802      	bhi.n	80013b4 <CanTp_encodeConsecutiveFrame+0x1c>
 80013ae:	4b28      	ldr	r3, [pc, #160]	; (8001450 <CanTp_encodeConsecutiveFrame+0xb8>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	e000      	b.n	80013b6 <CanTp_encodeConsecutiveFrame+0x1e>
 80013b4:	2307      	movs	r3, #7
 80013b6:	4a27      	ldr	r2, [pc, #156]	; (8001454 <CanTp_encodeConsecutiveFrame+0xbc>)
 80013b8:	6093      	str	r3, [r2, #8]
	EncodedPduInfo.Data[0]=(0x02 << 4) | ConsecSN;
 80013ba:	4b27      	ldr	r3, [pc, #156]	; (8001458 <CanTp_encodeConsecutiveFrame+0xc0>)
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	b2db      	uxtb	r3, r3
 80013c0:	f043 0320 	orr.w	r3, r3, #32
 80013c4:	b2da      	uxtb	r2, r3
 80013c6:	4b23      	ldr	r3, [pc, #140]	; (8001454 <CanTp_encodeConsecutiveFrame+0xbc>)
 80013c8:	701a      	strb	r2, [r3, #0]

	currentOffset = startOffset + ConsecSN * 7;
 80013ca:	4b23      	ldr	r3, [pc, #140]	; (8001458 <CanTp_encodeConsecutiveFrame+0xc0>)
 80013cc:	781b      	ldrb	r3, [r3, #0]
 80013ce:	b2db      	uxtb	r3, r3
 80013d0:	461a      	mov	r2, r3
 80013d2:	4613      	mov	r3, r2
 80013d4:	00db      	lsls	r3, r3, #3
 80013d6:	1a9a      	subs	r2, r3, r2
 80013d8:	4b20      	ldr	r3, [pc, #128]	; (800145c <CanTp_encodeConsecutiveFrame+0xc4>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4413      	add	r3, r2
 80013de:	4a20      	ldr	r2, [pc, #128]	; (8001460 <CanTp_encodeConsecutiveFrame+0xc8>)
 80013e0:	6013      	str	r3, [r2, #0]

	for(i=0 ; i < EncodedPduInfo.Length ; i++)
 80013e2:	2300      	movs	r3, #0
 80013e4:	73fb      	strb	r3, [r7, #15]
 80013e6:	e00c      	b.n	8001402 <CanTp_encodeConsecutiveFrame+0x6a>
	{
		EncodedPduInfo.Data[i+1] = PduInfoPtr->Data[i + currentOffset];
 80013e8:	7bfa      	ldrb	r2, [r7, #15]
 80013ea:	4b1d      	ldr	r3, [pc, #116]	; (8001460 <CanTp_encodeConsecutiveFrame+0xc8>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	441a      	add	r2, r3
 80013f0:	7bfb      	ldrb	r3, [r7, #15]
 80013f2:	3301      	adds	r3, #1
 80013f4:	6839      	ldr	r1, [r7, #0]
 80013f6:	5c89      	ldrb	r1, [r1, r2]
 80013f8:	4a16      	ldr	r2, [pc, #88]	; (8001454 <CanTp_encodeConsecutiveFrame+0xbc>)
 80013fa:	54d1      	strb	r1, [r2, r3]
	for(i=0 ; i < EncodedPduInfo.Length ; i++)
 80013fc:	7bfb      	ldrb	r3, [r7, #15]
 80013fe:	3301      	adds	r3, #1
 8001400:	73fb      	strb	r3, [r7, #15]
 8001402:	7bfa      	ldrb	r2, [r7, #15]
 8001404:	4b13      	ldr	r3, [pc, #76]	; (8001454 <CanTp_encodeConsecutiveFrame+0xbc>)
 8001406:	689b      	ldr	r3, [r3, #8]
 8001408:	429a      	cmp	r2, r3
 800140a:	d3ed      	bcc.n	80013e8 <CanTp_encodeConsecutiveFrame+0x50>
	}

	ConsecSN++;
 800140c:	4b12      	ldr	r3, [pc, #72]	; (8001458 <CanTp_encodeConsecutiveFrame+0xc0>)
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	b2db      	uxtb	r3, r3
 8001412:	3301      	adds	r3, #1
 8001414:	b2da      	uxtb	r2, r3
 8001416:	4b10      	ldr	r3, [pc, #64]	; (8001458 <CanTp_encodeConsecutiveFrame+0xc0>)
 8001418:	701a      	strb	r2, [r3, #0]
	if(ConsecSN > 0xF){
 800141a:	4b0f      	ldr	r3, [pc, #60]	; (8001458 <CanTp_encodeConsecutiveFrame+0xc0>)
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	b2db      	uxtb	r3, r3
 8001420:	2b0f      	cmp	r3, #15
 8001422:	d906      	bls.n	8001432 <CanTp_encodeConsecutiveFrame+0x9a>
		startOffset = currentOffset;
 8001424:	4b0e      	ldr	r3, [pc, #56]	; (8001460 <CanTp_encodeConsecutiveFrame+0xc8>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4a0c      	ldr	r2, [pc, #48]	; (800145c <CanTp_encodeConsecutiveFrame+0xc4>)
 800142a:	6013      	str	r3, [r2, #0]
		ConsecSN = 0;
 800142c:	4b0a      	ldr	r3, [pc, #40]	; (8001458 <CanTp_encodeConsecutiveFrame+0xc0>)
 800142e:	2200      	movs	r2, #0
 8001430:	701a      	strb	r2, [r3, #0]
	}
	numberOfRemainingBytesToSend -= EncodedPduInfo.Length;
 8001432:	4b07      	ldr	r3, [pc, #28]	; (8001450 <CanTp_encodeConsecutiveFrame+0xb8>)
 8001434:	681a      	ldr	r2, [r3, #0]
 8001436:	4b07      	ldr	r3, [pc, #28]	; (8001454 <CanTp_encodeConsecutiveFrame+0xbc>)
 8001438:	689b      	ldr	r3, [r3, #8]
 800143a:	1ad3      	subs	r3, r2, r3
 800143c:	4a04      	ldr	r2, [pc, #16]	; (8001450 <CanTp_encodeConsecutiveFrame+0xb8>)
 800143e:	6013      	str	r3, [r2, #0]
	CanIf_Transmit(TxPduId, &EncodedPduInfo);
 8001440:	4904      	ldr	r1, [pc, #16]	; (8001454 <CanTp_encodeConsecutiveFrame+0xbc>)
 8001442:	6878      	ldr	r0, [r7, #4]
 8001444:	f7ff fc80 	bl	8000d48 <CanIf_Transmit>
}
 8001448:	bf00      	nop
 800144a:	3710      	adds	r7, #16
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}
 8001450:	20003110 	.word	0x20003110
 8001454:	20003120 	.word	0x20003120
 8001458:	20004144 	.word	0x20004144
 800145c:	20004148 	.word	0x20004148
 8001460:	20000028 	.word	0x20000028

08001464 <CanTp_encodeFlowControlFrame>:
void CanTp_encodeFlowControlFrame(uint32_t TxPduId, PduInfoType* PduInfoPtr){
 8001464:	b580      	push	{r7, lr}
 8001466:	b084      	sub	sp, #16
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
 800146c:	6039      	str	r1, [r7, #0]
	// Initialize the flow control frame parameters
	// Byte 0: Flow Status (0x30 for continue to send, 0x31 for wait, 0x32 for overflow/abort)
	// Byte 1: Block Size (0 for continuous sending without waiting for flow control)
	// Byte 2: Separation Time (ST, in milliseconds, 0-127, 241-249 are valid values)

	EncodedPduInfo.Data[0] = 0x30;  // Flow Status: Continue to send (CTS)
 800146e:	4b13      	ldr	r3, [pc, #76]	; (80014bc <CanTp_encodeFlowControlFrame+0x58>)
 8001470:	2230      	movs	r2, #48	; 0x30
 8001472:	701a      	strb	r2, [r3, #0]
	EncodedPduInfo.Data[1] = availableBuffers;  // Block Size: 0 (no blocks)
 8001474:	4b12      	ldr	r3, [pc, #72]	; (80014c0 <CanTp_encodeFlowControlFrame+0x5c>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	b2da      	uxtb	r2, r3
 800147a:	4b10      	ldr	r3, [pc, #64]	; (80014bc <CanTp_encodeFlowControlFrame+0x58>)
 800147c:	705a      	strb	r2, [r3, #1]
	EncodedPduInfo.Data[2] = 0x00;  // Separation Time: 0 ms (no delay)
 800147e:	4b0f      	ldr	r3, [pc, #60]	; (80014bc <CanTp_encodeFlowControlFrame+0x58>)
 8001480:	2200      	movs	r2, #0
 8001482:	709a      	strb	r2, [r3, #2]
	numberOfConsecutiveFramesToReceive = availableBuffers;
 8001484:	4b0e      	ldr	r3, [pc, #56]	; (80014c0 <CanTp_encodeFlowControlFrame+0x5c>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	4a0e      	ldr	r2, [pc, #56]	; (80014c4 <CanTp_encodeFlowControlFrame+0x60>)
 800148a:	6013      	str	r3, [r2, #0]
	// The remaining bytes can be set to 0
	for (uint8_t i = 3; i < 8; i++) {
 800148c:	2303      	movs	r3, #3
 800148e:	73fb      	strb	r3, [r7, #15]
 8001490:	e006      	b.n	80014a0 <CanTp_encodeFlowControlFrame+0x3c>
		EncodedPduInfo.Data[i] = 0x00;
 8001492:	7bfb      	ldrb	r3, [r7, #15]
 8001494:	4a09      	ldr	r2, [pc, #36]	; (80014bc <CanTp_encodeFlowControlFrame+0x58>)
 8001496:	2100      	movs	r1, #0
 8001498:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 3; i < 8; i++) {
 800149a:	7bfb      	ldrb	r3, [r7, #15]
 800149c:	3301      	adds	r3, #1
 800149e:	73fb      	strb	r3, [r7, #15]
 80014a0:	7bfb      	ldrb	r3, [r7, #15]
 80014a2:	2b07      	cmp	r3, #7
 80014a4:	d9f5      	bls.n	8001492 <CanTp_encodeFlowControlFrame+0x2e>
	}

	// Set the length of the flow control frame
	//    EncodedPduInfo.Length = 3;
	ConsecSN = 1;
 80014a6:	4b08      	ldr	r3, [pc, #32]	; (80014c8 <CanTp_encodeFlowControlFrame+0x64>)
 80014a8:	2201      	movs	r2, #1
 80014aa:	701a      	strb	r2, [r3, #0]
	// Use CanIf_Transmit to send the flow control frame
	CanIf_Transmit(TxPduId, &EncodedPduInfo);
 80014ac:	4903      	ldr	r1, [pc, #12]	; (80014bc <CanTp_encodeFlowControlFrame+0x58>)
 80014ae:	6878      	ldr	r0, [r7, #4]
 80014b0:	f7ff fc4a 	bl	8000d48 <CanIf_Transmit>
}
 80014b4:	bf00      	nop
 80014b6:	3710      	adds	r7, #16
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	20003120 	.word	0x20003120
 80014c0:	20000024 	.word	0x20000024
 80014c4:	2000310c 	.word	0x2000310c
 80014c8:	20004144 	.word	0x20004144

080014cc <CanTp_decodeSingleFrame>:

void CanTp_decodeSingleFrame(uint32_t RxPduId, PduInfoTRx* PduInfoPtr){
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b084      	sub	sp, #16
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
 80014d4:	6039      	str	r1, [r7, #0]
	// Extract the data length from the first byte of the CAN frame
	uint32_t dataLength = PduInfoPtr->Data[0] & 0x0F;
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	781b      	ldrb	r3, [r3, #0]
 80014da:	f003 030f 	and.w	r3, r3, #15
 80014de:	60bb      	str	r3, [r7, #8]
	numberOfRemainingBytesToReceive = dataLength;
 80014e0:	4a12      	ldr	r2, [pc, #72]	; (800152c <CanTp_decodeSingleFrame+0x60>)
 80014e2:	68bb      	ldr	r3, [r7, #8]
 80014e4:	6013      	str	r3, [r2, #0]
	CompletePduInfo.Length = numberOfRemainingBytesToReceive;
 80014e6:	4b11      	ldr	r3, [pc, #68]	; (800152c <CanTp_decodeSingleFrame+0x60>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	4a11      	ldr	r2, [pc, #68]	; (8001530 <CanTp_decodeSingleFrame+0x64>)
 80014ec:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80014f0:	6013      	str	r3, [r2, #0]
	int i;
	// Allocate memory for the data in the PduInfoTRx struct
	for ( i = 0; i < dataLength; i++) {
 80014f2:	2300      	movs	r3, #0
 80014f4:	60fb      	str	r3, [r7, #12]
 80014f6:	e00b      	b.n	8001510 <CanTp_decodeSingleFrame+0x44>
		DecodedPduInfo.Data[i] = PduInfoPtr->Data[i+1];
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	3301      	adds	r3, #1
 80014fc:	683a      	ldr	r2, [r7, #0]
 80014fe:	5cd1      	ldrb	r1, [r2, r3]
 8001500:	4a0c      	ldr	r2, [pc, #48]	; (8001534 <CanTp_decodeSingleFrame+0x68>)
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	4413      	add	r3, r2
 8001506:	460a      	mov	r2, r1
 8001508:	701a      	strb	r2, [r3, #0]
	for ( i = 0; i < dataLength; i++) {
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	3301      	adds	r3, #1
 800150e:	60fb      	str	r3, [r7, #12]
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	68ba      	ldr	r2, [r7, #8]
 8001514:	429a      	cmp	r2, r3
 8001516:	d8ef      	bhi.n	80014f8 <CanTp_decodeSingleFrame+0x2c>
	//		DecodedPduInfo.Length = 0;
	//		return DecodedPduInfo;
	//	}

	// Set the length in the PduInfoType struct
	DecodedPduInfo.Length = dataLength;
 8001518:	4a06      	ldr	r2, [pc, #24]	; (8001534 <CanTp_decodeSingleFrame+0x68>)
 800151a:	68bb      	ldr	r3, [r7, #8]
 800151c:	6093      	str	r3, [r2, #8]

	CanTp_ConnectData(&DecodedPduInfo);
 800151e:	4805      	ldr	r0, [pc, #20]	; (8001534 <CanTp_decodeSingleFrame+0x68>)
 8001520:	f000 f8cc 	bl	80016bc <CanTp_ConnectData>
}
 8001524:	bf00      	nop
 8001526:	3710      	adds	r7, #16
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	20003114 	.word	0x20003114
 8001530:	20003138 	.word	0x20003138
 8001534:	2000312c 	.word	0x2000312c

08001538 <CanTp_decodeFirstFrame>:
void CanTp_decodeFirstFrame(uint32_t RxPduId, PduInfoTRx* PduInfoPtr){
 8001538:	b580      	push	{r7, lr}
 800153a:	b084      	sub	sp, #16
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
 8001540:	6039      	str	r1, [r7, #0]
	numberOfRemainingBytesToReceive = ((PduInfoPtr->Data[0] & 0x0F) << 8) | PduInfoPtr->Data[1];
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	781b      	ldrb	r3, [r3, #0]
 8001546:	021b      	lsls	r3, r3, #8
 8001548:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800154c:	683a      	ldr	r2, [r7, #0]
 800154e:	7852      	ldrb	r2, [r2, #1]
 8001550:	4313      	orrs	r3, r2
 8001552:	461a      	mov	r2, r3
 8001554:	4b11      	ldr	r3, [pc, #68]	; (800159c <CanTp_decodeFirstFrame+0x64>)
 8001556:	601a      	str	r2, [r3, #0]
	CompletePduInfo.Length = numberOfRemainingBytesToReceive;
 8001558:	4b10      	ldr	r3, [pc, #64]	; (800159c <CanTp_decodeFirstFrame+0x64>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4a10      	ldr	r2, [pc, #64]	; (80015a0 <CanTp_decodeFirstFrame+0x68>)
 800155e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001562:	6013      	str	r3, [r2, #0]
	DecodedPduInfo.Length=6;
 8001564:	4b0f      	ldr	r3, [pc, #60]	; (80015a4 <CanTp_decodeFirstFrame+0x6c>)
 8001566:	2206      	movs	r2, #6
 8001568:	609a      	str	r2, [r3, #8]
	uint8_t Counter=0;
 800156a:	2300      	movs	r3, #0
 800156c:	73fb      	strb	r3, [r7, #15]

	for(Counter=0;Counter<8;Counter++)
 800156e:	2300      	movs	r3, #0
 8001570:	73fb      	strb	r3, [r7, #15]
 8001572:	e009      	b.n	8001588 <CanTp_decodeFirstFrame+0x50>
	{
		DecodedPduInfo.Data[Counter]=PduInfoPtr->Data[Counter+2];
 8001574:	7bfb      	ldrb	r3, [r7, #15]
 8001576:	1c9a      	adds	r2, r3, #2
 8001578:	7bfb      	ldrb	r3, [r7, #15]
 800157a:	6839      	ldr	r1, [r7, #0]
 800157c:	5c89      	ldrb	r1, [r1, r2]
 800157e:	4a09      	ldr	r2, [pc, #36]	; (80015a4 <CanTp_decodeFirstFrame+0x6c>)
 8001580:	54d1      	strb	r1, [r2, r3]
	for(Counter=0;Counter<8;Counter++)
 8001582:	7bfb      	ldrb	r3, [r7, #15]
 8001584:	3301      	adds	r3, #1
 8001586:	73fb      	strb	r3, [r7, #15]
 8001588:	7bfb      	ldrb	r3, [r7, #15]
 800158a:	2b07      	cmp	r3, #7
 800158c:	d9f2      	bls.n	8001574 <CanTp_decodeFirstFrame+0x3c>
	}
	CanTp_ConnectData(&DecodedPduInfo);
 800158e:	4805      	ldr	r0, [pc, #20]	; (80015a4 <CanTp_decodeFirstFrame+0x6c>)
 8001590:	f000 f894 	bl	80016bc <CanTp_ConnectData>
}
 8001594:	bf00      	nop
 8001596:	3710      	adds	r7, #16
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	20003114 	.word	0x20003114
 80015a0:	20003138 	.word	0x20003138
 80015a4:	2000312c 	.word	0x2000312c

080015a8 <CanTp_decodeConsecutiveFrame>:
void CanTp_decodeConsecutiveFrame(uint32_t RxPduId, PduInfoTRx* PduInfoPtr){
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b084      	sub	sp, #16
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
 80015b0:	6039      	str	r1, [r7, #0]
	numberOfConsecutiveFramesToReceive--;
 80015b2:	4b21      	ldr	r3, [pc, #132]	; (8001638 <CanTp_decodeConsecutiveFrame+0x90>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	3b01      	subs	r3, #1
 80015b8:	4a1f      	ldr	r2, [pc, #124]	; (8001638 <CanTp_decodeConsecutiveFrame+0x90>)
 80015ba:	6013      	str	r3, [r2, #0]
	uint8_t i = 0;
 80015bc:	2300      	movs	r3, #0
 80015be:	73fb      	strb	r3, [r7, #15]
	DecodedPduInfo.Length = numberOfRemainingBytesToReceive > 7 ? 7 : numberOfRemainingBytesToReceive;
 80015c0:	4b1e      	ldr	r3, [pc, #120]	; (800163c <CanTp_decodeConsecutiveFrame+0x94>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	2b07      	cmp	r3, #7
 80015c6:	d802      	bhi.n	80015ce <CanTp_decodeConsecutiveFrame+0x26>
 80015c8:	4b1c      	ldr	r3, [pc, #112]	; (800163c <CanTp_decodeConsecutiveFrame+0x94>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	e000      	b.n	80015d0 <CanTp_decodeConsecutiveFrame+0x28>
 80015ce:	2307      	movs	r3, #7
 80015d0:	4a1b      	ldr	r2, [pc, #108]	; (8001640 <CanTp_decodeConsecutiveFrame+0x98>)
 80015d2:	6093      	str	r3, [r2, #8]
	if(ConsecSN == (PduInfoPtr->Data[0] & 0x0F)){
 80015d4:	4b1b      	ldr	r3, [pc, #108]	; (8001644 <CanTp_decodeConsecutiveFrame+0x9c>)
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	b2db      	uxtb	r3, r3
 80015da:	461a      	mov	r2, r3
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	f003 030f 	and.w	r3, r3, #15
 80015e4:	429a      	cmp	r2, r3
 80015e6:	d122      	bne.n	800162e <CanTp_decodeConsecutiveFrame+0x86>
		for(i=0 ; i < DecodedPduInfo.Length ; i++)
 80015e8:	2300      	movs	r3, #0
 80015ea:	73fb      	strb	r3, [r7, #15]
 80015ec:	e009      	b.n	8001602 <CanTp_decodeConsecutiveFrame+0x5a>
		{
			DecodedPduInfo.Data[i] = PduInfoPtr->Data[i+1];
 80015ee:	7bfb      	ldrb	r3, [r7, #15]
 80015f0:	1c5a      	adds	r2, r3, #1
 80015f2:	7bfb      	ldrb	r3, [r7, #15]
 80015f4:	6839      	ldr	r1, [r7, #0]
 80015f6:	5c89      	ldrb	r1, [r1, r2]
 80015f8:	4a11      	ldr	r2, [pc, #68]	; (8001640 <CanTp_decodeConsecutiveFrame+0x98>)
 80015fa:	54d1      	strb	r1, [r2, r3]
		for(i=0 ; i < DecodedPduInfo.Length ; i++)
 80015fc:	7bfb      	ldrb	r3, [r7, #15]
 80015fe:	3301      	adds	r3, #1
 8001600:	73fb      	strb	r3, [r7, #15]
 8001602:	7bfa      	ldrb	r2, [r7, #15]
 8001604:	4b0e      	ldr	r3, [pc, #56]	; (8001640 <CanTp_decodeConsecutiveFrame+0x98>)
 8001606:	689b      	ldr	r3, [r3, #8]
 8001608:	429a      	cmp	r2, r3
 800160a:	d3f0      	bcc.n	80015ee <CanTp_decodeConsecutiveFrame+0x46>
		}
		ConsecSN = ConsecSN + 1 > 0xF ? 0 : ConsecSN + 1;
 800160c:	4b0d      	ldr	r3, [pc, #52]	; (8001644 <CanTp_decodeConsecutiveFrame+0x9c>)
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	b2db      	uxtb	r3, r3
 8001612:	2b0e      	cmp	r3, #14
 8001614:	d805      	bhi.n	8001622 <CanTp_decodeConsecutiveFrame+0x7a>
 8001616:	4b0b      	ldr	r3, [pc, #44]	; (8001644 <CanTp_decodeConsecutiveFrame+0x9c>)
 8001618:	781b      	ldrb	r3, [r3, #0]
 800161a:	b2db      	uxtb	r3, r3
 800161c:	3301      	adds	r3, #1
 800161e:	b2db      	uxtb	r3, r3
 8001620:	e000      	b.n	8001624 <CanTp_decodeConsecutiveFrame+0x7c>
 8001622:	2300      	movs	r3, #0
 8001624:	4a07      	ldr	r2, [pc, #28]	; (8001644 <CanTp_decodeConsecutiveFrame+0x9c>)
 8001626:	7013      	strb	r3, [r2, #0]
		CanTp_ConnectData(&DecodedPduInfo);
 8001628:	4805      	ldr	r0, [pc, #20]	; (8001640 <CanTp_decodeConsecutiveFrame+0x98>)
 800162a:	f000 f847 	bl	80016bc <CanTp_ConnectData>
	}
}
 800162e:	bf00      	nop
 8001630:	3710      	adds	r7, #16
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	2000310c 	.word	0x2000310c
 800163c:	20003114 	.word	0x20003114
 8001640:	2000312c 	.word	0x2000312c
 8001644:	20004144 	.word	0x20004144

08001648 <CanTp_decodeFlowControlFrame>:
void CanTp_decodeFlowControlFrame(uint32_t RxPduId, PduInfoTRx* PduInfoPtr){
 8001648:	b480      	push	{r7}
 800164a:	b085      	sub	sp, #20
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
 8001650:	6039      	str	r1, [r7, #0]
	// Extract the Flow Status, Block Size, and Separation Time from the PDU
	uint8_t flowStatus = PduInfoPtr->Data[0];
 8001652:	683b      	ldr	r3, [r7, #0]
 8001654:	781b      	ldrb	r3, [r3, #0]
 8001656:	73fb      	strb	r3, [r7, #15]
	uint8_t blockSize = PduInfoPtr->Data[1];
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	785b      	ldrb	r3, [r3, #1]
 800165c:	73bb      	strb	r3, [r7, #14]
	//	uint8_t separationTime = PduInfoPtr->Data[2];

	// Update the number of consecutive frames to send based on the Block Size
	//	if (blockSize == 0) {
	// Continuous sending without waiting for further flow control
	numberOfConsecutiveFramesToSend = blockSize;
 800165e:	7bbb      	ldrb	r3, [r7, #14]
 8001660:	4a11      	ldr	r2, [pc, #68]	; (80016a8 <CanTp_decodeFlowControlFrame+0x60>)
 8001662:	6013      	str	r3, [r2, #0]
	//	} else {
	//		numberOfConsecutiveFramesToSend = blockSize;
	//	}

	// Handle different flow statuses
	switch (flowStatus) {
 8001664:	7bfb      	ldrb	r3, [r7, #15]
 8001666:	2b32      	cmp	r3, #50	; 0x32
 8001668:	d015      	beq.n	8001696 <CanTp_decodeFlowControlFrame+0x4e>
 800166a:	2b32      	cmp	r3, #50	; 0x32
 800166c:	dc15      	bgt.n	800169a <CanTp_decodeFlowControlFrame+0x52>
 800166e:	2b30      	cmp	r3, #48	; 0x30
 8001670:	d002      	beq.n	8001678 <CanTp_decodeFlowControlFrame+0x30>
 8001672:	2b31      	cmp	r3, #49	; 0x31
 8001674:	d00b      	beq.n	800168e <CanTp_decodeFlowControlFrame+0x46>
		break;

	default:
		// Invalid flow status, handle as needed (e.g., set an error state)
		//		expectedFrameState = Any_State;
		break;
 8001676:	e010      	b.n	800169a <CanTp_decodeFlowControlFrame+0x52>
		expectedFrameState = Consecutive_Frame_State;
 8001678:	4b0c      	ldr	r3, [pc, #48]	; (80016ac <CanTp_decodeFlowControlFrame+0x64>)
 800167a:	2201      	movs	r2, #1
 800167c:	701a      	strb	r2, [r3, #0]
		startOffset = currentOffset;
 800167e:	4b0c      	ldr	r3, [pc, #48]	; (80016b0 <CanTp_decodeFlowControlFrame+0x68>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4a0c      	ldr	r2, [pc, #48]	; (80016b4 <CanTp_decodeFlowControlFrame+0x6c>)
 8001684:	6013      	str	r3, [r2, #0]
		ConsecSN = 1;
 8001686:	4b0c      	ldr	r3, [pc, #48]	; (80016b8 <CanTp_decodeFlowControlFrame+0x70>)
 8001688:	2201      	movs	r2, #1
 800168a:	701a      	strb	r2, [r3, #0]
		break;
 800168c:	e006      	b.n	800169c <CanTp_decodeFlowControlFrame+0x54>
		expectedFrameState = FlowControl_Frame_State;
 800168e:	4b07      	ldr	r3, [pc, #28]	; (80016ac <CanTp_decodeFlowControlFrame+0x64>)
 8001690:	2202      	movs	r2, #2
 8001692:	701a      	strb	r2, [r3, #0]
		break;
 8001694:	e002      	b.n	800169c <CanTp_decodeFlowControlFrame+0x54>
		break;
 8001696:	bf00      	nop
 8001698:	e000      	b.n	800169c <CanTp_decodeFlowControlFrame+0x54>
		break;
 800169a:	bf00      	nop
	}

}
 800169c:	bf00      	nop
 800169e:	3714      	adds	r7, #20
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr
 80016a8:	20003108 	.word	0x20003108
 80016ac:	2000311c 	.word	0x2000311c
 80016b0:	20000028 	.word	0x20000028
 80016b4:	20004148 	.word	0x20004148
 80016b8:	20004144 	.word	0x20004144

080016bc <CanTp_ConnectData>:

void CanTp_ConnectData(PduInfoTRx* PduInfoPtr){
 80016bc:	b480      	push	{r7}
 80016be:	b085      	sub	sp, #20
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
	//use CompletePduInfo struct to connect the data received from PduInfoTRx
	uint16_t tempCurrentIndex = currentIndex;
 80016c4:	4b17      	ldr	r3, [pc, #92]	; (8001724 <CanTp_ConnectData+0x68>)
 80016c6:	881b      	ldrh	r3, [r3, #0]
 80016c8:	81fb      	strh	r3, [r7, #14]
	while(currentIndex < PduInfoPtr->Length + tempCurrentIndex){
 80016ca:	e014      	b.n	80016f6 <CanTp_ConnectData+0x3a>
		CompletePduInfo.Data[currentIndex] = PduInfoPtr->Data[currentIndex - tempCurrentIndex];
 80016cc:	4b15      	ldr	r3, [pc, #84]	; (8001724 <CanTp_ConnectData+0x68>)
 80016ce:	881b      	ldrh	r3, [r3, #0]
 80016d0:	b29b      	uxth	r3, r3
 80016d2:	461a      	mov	r2, r3
 80016d4:	89fb      	ldrh	r3, [r7, #14]
 80016d6:	1ad3      	subs	r3, r2, r3
 80016d8:	4a12      	ldr	r2, [pc, #72]	; (8001724 <CanTp_ConnectData+0x68>)
 80016da:	8812      	ldrh	r2, [r2, #0]
 80016dc:	b292      	uxth	r2, r2
 80016de:	4611      	mov	r1, r2
 80016e0:	687a      	ldr	r2, [r7, #4]
 80016e2:	5cd2      	ldrb	r2, [r2, r3]
 80016e4:	4b10      	ldr	r3, [pc, #64]	; (8001728 <CanTp_ConnectData+0x6c>)
 80016e6:	545a      	strb	r2, [r3, r1]
		currentIndex++;
 80016e8:	4b0e      	ldr	r3, [pc, #56]	; (8001724 <CanTp_ConnectData+0x68>)
 80016ea:	881b      	ldrh	r3, [r3, #0]
 80016ec:	b29b      	uxth	r3, r3
 80016ee:	3301      	adds	r3, #1
 80016f0:	b29a      	uxth	r2, r3
 80016f2:	4b0c      	ldr	r3, [pc, #48]	; (8001724 <CanTp_ConnectData+0x68>)
 80016f4:	801a      	strh	r2, [r3, #0]
	while(currentIndex < PduInfoPtr->Length + tempCurrentIndex){
 80016f6:	4b0b      	ldr	r3, [pc, #44]	; (8001724 <CanTp_ConnectData+0x68>)
 80016f8:	881b      	ldrh	r3, [r3, #0]
 80016fa:	b29b      	uxth	r3, r3
 80016fc:	4619      	mov	r1, r3
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	689a      	ldr	r2, [r3, #8]
 8001702:	89fb      	ldrh	r3, [r7, #14]
 8001704:	4413      	add	r3, r2
 8001706:	4299      	cmp	r1, r3
 8001708:	d3e0      	bcc.n	80016cc <CanTp_ConnectData+0x10>
	}
	numberOfRemainingBytesToReceive -= PduInfoPtr->Length;
 800170a:	4b08      	ldr	r3, [pc, #32]	; (800172c <CanTp_ConnectData+0x70>)
 800170c:	681a      	ldr	r2, [r3, #0]
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	689b      	ldr	r3, [r3, #8]
 8001712:	1ad3      	subs	r3, r2, r3
 8001714:	4a05      	ldr	r2, [pc, #20]	; (800172c <CanTp_ConnectData+0x70>)
 8001716:	6013      	str	r3, [r2, #0]
}
 8001718:	bf00      	nop
 800171a:	3714      	adds	r7, #20
 800171c:	46bd      	mov	sp, r7
 800171e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001722:	4770      	bx	lr
 8001724:	20004146 	.word	0x20004146
 8001728:	20003138 	.word	0x20003138
 800172c:	20003114 	.word	0x20003114

08001730 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b08a      	sub	sp, #40	; 0x28
 8001734:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001736:	4b26      	ldr	r3, [pc, #152]	; (80017d0 <MX_CAN1_Init+0xa0>)
 8001738:	4a26      	ldr	r2, [pc, #152]	; (80017d4 <MX_CAN1_Init+0xa4>)
 800173a:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 800173c:	4b24      	ldr	r3, [pc, #144]	; (80017d0 <MX_CAN1_Init+0xa0>)
 800173e:	2210      	movs	r2, #16
 8001740:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001742:	4b23      	ldr	r3, [pc, #140]	; (80017d0 <MX_CAN1_Init+0xa0>)
 8001744:	2200      	movs	r2, #0
 8001746:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001748:	4b21      	ldr	r3, [pc, #132]	; (80017d0 <MX_CAN1_Init+0xa0>)
 800174a:	2200      	movs	r2, #0
 800174c:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_3TQ;
 800174e:	4b20      	ldr	r3, [pc, #128]	; (80017d0 <MX_CAN1_Init+0xa0>)
 8001750:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001754:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001756:	4b1e      	ldr	r3, [pc, #120]	; (80017d0 <MX_CAN1_Init+0xa0>)
 8001758:	2200      	movs	r2, #0
 800175a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800175c:	4b1c      	ldr	r3, [pc, #112]	; (80017d0 <MX_CAN1_Init+0xa0>)
 800175e:	2200      	movs	r2, #0
 8001760:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001762:	4b1b      	ldr	r3, [pc, #108]	; (80017d0 <MX_CAN1_Init+0xa0>)
 8001764:	2200      	movs	r2, #0
 8001766:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001768:	4b19      	ldr	r3, [pc, #100]	; (80017d0 <MX_CAN1_Init+0xa0>)
 800176a:	2200      	movs	r2, #0
 800176c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800176e:	4b18      	ldr	r3, [pc, #96]	; (80017d0 <MX_CAN1_Init+0xa0>)
 8001770:	2200      	movs	r2, #0
 8001772:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001774:	4b16      	ldr	r3, [pc, #88]	; (80017d0 <MX_CAN1_Init+0xa0>)
 8001776:	2200      	movs	r2, #0
 8001778:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800177a:	4b15      	ldr	r3, [pc, #84]	; (80017d0 <MX_CAN1_Init+0xa0>)
 800177c:	2200      	movs	r2, #0
 800177e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001780:	4813      	ldr	r0, [pc, #76]	; (80017d0 <MX_CAN1_Init+0xa0>)
 8001782:	f000 fe7d 	bl	8002480 <HAL_CAN_Init>
 8001786:	4603      	mov	r3, r0
 8001788:	2b00      	cmp	r3, #0
 800178a:	d001      	beq.n	8001790 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 800178c:	f000 fa8a 	bl	8001ca4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  // Configure CAN filter to accept all messages
  	CAN_FilterTypeDef sFilterConfig;
  	sFilterConfig.FilterBank = 0;
 8001790:	2300      	movs	r3, #0
 8001792:	617b      	str	r3, [r7, #20]
  	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8001794:	2300      	movs	r3, #0
 8001796:	61bb      	str	r3, [r7, #24]
  	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001798:	2301      	movs	r3, #1
 800179a:	61fb      	str	r3, [r7, #28]
  	sFilterConfig.FilterIdHigh = 0x0000;
 800179c:	2300      	movs	r3, #0
 800179e:	603b      	str	r3, [r7, #0]
  	sFilterConfig.FilterIdLow = 0x0000;
 80017a0:	2300      	movs	r3, #0
 80017a2:	607b      	str	r3, [r7, #4]
  	sFilterConfig.FilterMaskIdHigh = 0x0000;
 80017a4:	2300      	movs	r3, #0
 80017a6:	60bb      	str	r3, [r7, #8]
  	sFilterConfig.FilterMaskIdLow = 0x0000;
 80017a8:	2300      	movs	r3, #0
 80017aa:	60fb      	str	r3, [r7, #12]
  	sFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80017ac:	2300      	movs	r3, #0
 80017ae:	613b      	str	r3, [r7, #16]
  	sFilterConfig.FilterActivation = ENABLE;
 80017b0:	2301      	movs	r3, #1
 80017b2:	623b      	str	r3, [r7, #32]
  	sFilterConfig.SlaveStartFilterBank = 14; // Filter bank 14 for F303RE
 80017b4:	230e      	movs	r3, #14
 80017b6:	627b      	str	r3, [r7, #36]	; 0x24
  	if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK) {
 80017b8:	463b      	mov	r3, r7
 80017ba:	4619      	mov	r1, r3
 80017bc:	4804      	ldr	r0, [pc, #16]	; (80017d0 <MX_CAN1_Init+0xa0>)
 80017be:	f000 ff5b 	bl	8002678 <HAL_CAN_ConfigFilter>
  		// Filter configuration error handling
  	}

  	// Start the CAN peripheral
  	if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 80017c2:	4803      	ldr	r0, [pc, #12]	; (80017d0 <MX_CAN1_Init+0xa0>)
 80017c4:	f001 f838 	bl	8002838 <HAL_CAN_Start>
  		// Start error handling
  	}

  /* USER CODE END CAN1_Init 2 */

}
 80017c8:	bf00      	nop
 80017ca:	3728      	adds	r7, #40	; 0x28
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	20004158 	.word	0x20004158
 80017d4:	40006400 	.word	0x40006400

080017d8 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b08a      	sub	sp, #40	; 0x28
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017e0:	f107 0314 	add.w	r3, r7, #20
 80017e4:	2200      	movs	r2, #0
 80017e6:	601a      	str	r2, [r3, #0]
 80017e8:	605a      	str	r2, [r3, #4]
 80017ea:	609a      	str	r2, [r3, #8]
 80017ec:	60da      	str	r2, [r3, #12]
 80017ee:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a21      	ldr	r2, [pc, #132]	; (800187c <HAL_CAN_MspInit+0xa4>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d13c      	bne.n	8001874 <HAL_CAN_MspInit+0x9c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80017fa:	2300      	movs	r3, #0
 80017fc:	613b      	str	r3, [r7, #16]
 80017fe:	4b20      	ldr	r3, [pc, #128]	; (8001880 <HAL_CAN_MspInit+0xa8>)
 8001800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001802:	4a1f      	ldr	r2, [pc, #124]	; (8001880 <HAL_CAN_MspInit+0xa8>)
 8001804:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001808:	6413      	str	r3, [r2, #64]	; 0x40
 800180a:	4b1d      	ldr	r3, [pc, #116]	; (8001880 <HAL_CAN_MspInit+0xa8>)
 800180c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800180e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001812:	613b      	str	r3, [r7, #16]
 8001814:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001816:	2300      	movs	r3, #0
 8001818:	60fb      	str	r3, [r7, #12]
 800181a:	4b19      	ldr	r3, [pc, #100]	; (8001880 <HAL_CAN_MspInit+0xa8>)
 800181c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181e:	4a18      	ldr	r2, [pc, #96]	; (8001880 <HAL_CAN_MspInit+0xa8>)
 8001820:	f043 0301 	orr.w	r3, r3, #1
 8001824:	6313      	str	r3, [r2, #48]	; 0x30
 8001826:	4b16      	ldr	r3, [pc, #88]	; (8001880 <HAL_CAN_MspInit+0xa8>)
 8001828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800182a:	f003 0301 	and.w	r3, r3, #1
 800182e:	60fb      	str	r3, [r7, #12]
 8001830:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001832:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001836:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001838:	2302      	movs	r3, #2
 800183a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183c:	2300      	movs	r3, #0
 800183e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001840:	2303      	movs	r3, #3
 8001842:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001844:	2309      	movs	r3, #9
 8001846:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001848:	f107 0314 	add.w	r3, r7, #20
 800184c:	4619      	mov	r1, r3
 800184e:	480d      	ldr	r0, [pc, #52]	; (8001884 <HAL_CAN_MspInit+0xac>)
 8001850:	f001 fe22 	bl	8003498 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8001854:	2200      	movs	r2, #0
 8001856:	2105      	movs	r1, #5
 8001858:	2014      	movs	r0, #20
 800185a:	f001 fd61 	bl	8003320 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800185e:	2014      	movs	r0, #20
 8001860:	f001 fd7a 	bl	8003358 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 5, 0);
 8001864:	2200      	movs	r2, #0
 8001866:	2105      	movs	r1, #5
 8001868:	2015      	movs	r0, #21
 800186a:	f001 fd59 	bl	8003320 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800186e:	2015      	movs	r0, #21
 8001870:	f001 fd72 	bl	8003358 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001874:	bf00      	nop
 8001876:	3728      	adds	r7, #40	; 0x28
 8001878:	46bd      	mov	sp, r7
 800187a:	bd80      	pop	{r7, pc}
 800187c:	40006400 	.word	0x40006400
 8001880:	40023800 	.word	0x40023800
 8001884:	40020000 	.word	0x40020000

08001888 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001888:	b480      	push	{r7}
 800188a:	b085      	sub	sp, #20
 800188c:	af00      	add	r7, sp, #0
 800188e:	60f8      	str	r0, [r7, #12]
 8001890:	60b9      	str	r1, [r7, #8]
 8001892:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	4a07      	ldr	r2, [pc, #28]	; (80018b4 <vApplicationGetIdleTaskMemory+0x2c>)
 8001898:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800189a:	68bb      	ldr	r3, [r7, #8]
 800189c:	4a06      	ldr	r2, [pc, #24]	; (80018b8 <vApplicationGetIdleTaskMemory+0x30>)
 800189e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2280      	movs	r2, #128	; 0x80
 80018a4:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80018a6:	bf00      	nop
 80018a8:	3714      	adds	r7, #20
 80018aa:	46bd      	mov	sp, r7
 80018ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b0:	4770      	bx	lr
 80018b2:	bf00      	nop
 80018b4:	20004184 	.word	0x20004184
 80018b8:	20004224 	.word	0x20004224

080018bc <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80018bc:	b5b0      	push	{r4, r5, r7, lr}
 80018be:	b088      	sub	sp, #32
 80018c0:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80018c2:	4b0a      	ldr	r3, [pc, #40]	; (80018ec <MX_FREERTOS_Init+0x30>)
 80018c4:	1d3c      	adds	r4, r7, #4
 80018c6:	461d      	mov	r5, r3
 80018c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80018ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80018cc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80018d0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80018d4:	1d3b      	adds	r3, r7, #4
 80018d6:	2100      	movs	r1, #0
 80018d8:	4618      	mov	r0, r3
 80018da:	f004 f9a2 	bl	8005c22 <osThreadCreate>
 80018de:	4603      	mov	r3, r0
 80018e0:	4a03      	ldr	r2, [pc, #12]	; (80018f0 <MX_FREERTOS_Init+0x34>)
 80018e2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80018e4:	bf00      	nop
 80018e6:	3720      	adds	r7, #32
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bdb0      	pop	{r4, r5, r7, pc}
 80018ec:	080072b8 	.word	0x080072b8
 80018f0:	20004180 	.word	0x20004180

080018f4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80018fc:	2001      	movs	r0, #1
 80018fe:	f004 f9dc 	bl	8005cba <osDelay>
 8001902:	e7fb      	b.n	80018fc <StartDefaultTask+0x8>

08001904 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b08a      	sub	sp, #40	; 0x28
 8001908:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800190a:	f107 0314 	add.w	r3, r7, #20
 800190e:	2200      	movs	r2, #0
 8001910:	601a      	str	r2, [r3, #0]
 8001912:	605a      	str	r2, [r3, #4]
 8001914:	609a      	str	r2, [r3, #8]
 8001916:	60da      	str	r2, [r3, #12]
 8001918:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800191a:	2300      	movs	r3, #0
 800191c:	613b      	str	r3, [r7, #16]
 800191e:	4b2d      	ldr	r3, [pc, #180]	; (80019d4 <MX_GPIO_Init+0xd0>)
 8001920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001922:	4a2c      	ldr	r2, [pc, #176]	; (80019d4 <MX_GPIO_Init+0xd0>)
 8001924:	f043 0304 	orr.w	r3, r3, #4
 8001928:	6313      	str	r3, [r2, #48]	; 0x30
 800192a:	4b2a      	ldr	r3, [pc, #168]	; (80019d4 <MX_GPIO_Init+0xd0>)
 800192c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192e:	f003 0304 	and.w	r3, r3, #4
 8001932:	613b      	str	r3, [r7, #16]
 8001934:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001936:	2300      	movs	r3, #0
 8001938:	60fb      	str	r3, [r7, #12]
 800193a:	4b26      	ldr	r3, [pc, #152]	; (80019d4 <MX_GPIO_Init+0xd0>)
 800193c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800193e:	4a25      	ldr	r2, [pc, #148]	; (80019d4 <MX_GPIO_Init+0xd0>)
 8001940:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001944:	6313      	str	r3, [r2, #48]	; 0x30
 8001946:	4b23      	ldr	r3, [pc, #140]	; (80019d4 <MX_GPIO_Init+0xd0>)
 8001948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800194e:	60fb      	str	r3, [r7, #12]
 8001950:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001952:	2300      	movs	r3, #0
 8001954:	60bb      	str	r3, [r7, #8]
 8001956:	4b1f      	ldr	r3, [pc, #124]	; (80019d4 <MX_GPIO_Init+0xd0>)
 8001958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195a:	4a1e      	ldr	r2, [pc, #120]	; (80019d4 <MX_GPIO_Init+0xd0>)
 800195c:	f043 0301 	orr.w	r3, r3, #1
 8001960:	6313      	str	r3, [r2, #48]	; 0x30
 8001962:	4b1c      	ldr	r3, [pc, #112]	; (80019d4 <MX_GPIO_Init+0xd0>)
 8001964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001966:	f003 0301 	and.w	r3, r3, #1
 800196a:	60bb      	str	r3, [r7, #8]
 800196c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800196e:	2300      	movs	r3, #0
 8001970:	607b      	str	r3, [r7, #4]
 8001972:	4b18      	ldr	r3, [pc, #96]	; (80019d4 <MX_GPIO_Init+0xd0>)
 8001974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001976:	4a17      	ldr	r2, [pc, #92]	; (80019d4 <MX_GPIO_Init+0xd0>)
 8001978:	f043 0302 	orr.w	r3, r3, #2
 800197c:	6313      	str	r3, [r2, #48]	; 0x30
 800197e:	4b15      	ldr	r3, [pc, #84]	; (80019d4 <MX_GPIO_Init+0xd0>)
 8001980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001982:	f003 0302 	and.w	r3, r3, #2
 8001986:	607b      	str	r3, [r7, #4]
 8001988:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800198a:	2200      	movs	r2, #0
 800198c:	2120      	movs	r1, #32
 800198e:	4812      	ldr	r0, [pc, #72]	; (80019d8 <MX_GPIO_Init+0xd4>)
 8001990:	f001 ff16 	bl	80037c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001994:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001998:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800199a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800199e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a0:	2300      	movs	r3, #0
 80019a2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80019a4:	f107 0314 	add.w	r3, r7, #20
 80019a8:	4619      	mov	r1, r3
 80019aa:	480c      	ldr	r0, [pc, #48]	; (80019dc <MX_GPIO_Init+0xd8>)
 80019ac:	f001 fd74 	bl	8003498 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80019b0:	2320      	movs	r3, #32
 80019b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019b4:	2301      	movs	r3, #1
 80019b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b8:	2300      	movs	r3, #0
 80019ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019bc:	2300      	movs	r3, #0
 80019be:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80019c0:	f107 0314 	add.w	r3, r7, #20
 80019c4:	4619      	mov	r1, r3
 80019c6:	4804      	ldr	r0, [pc, #16]	; (80019d8 <MX_GPIO_Init+0xd4>)
 80019c8:	f001 fd66 	bl	8003498 <HAL_GPIO_Init>

}
 80019cc:	bf00      	nop
 80019ce:	3728      	adds	r7, #40	; 0x28
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	40023800 	.word	0x40023800
 80019d8:	40020000 	.word	0x40020000
 80019dc:	40020800 	.word	0x40020800

080019e0 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b082      	sub	sp, #8
 80019e4:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80019e6:	f000 fd09 	bl	80023fc <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80019ea:	f000 f843 	bl	8001a74 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80019ee:	f7ff ff89 	bl	8001904 <MX_GPIO_Init>
	MX_CAN1_Init();
 80019f2:	f7ff fe9d 	bl	8001730 <MX_CAN1_Init>
	MX_USART2_UART_Init();
 80019f6:	f000 fc5d 	bl	80022b4 <MX_USART2_UART_Init>
	MX_TIM6_Init();
 80019fa:	f000 fb15 	bl	8002028 <MX_TIM6_Init>
	MX_TIM3_Init();
 80019fe:	f000 fa77 	bl	8001ef0 <MX_TIM3_Init>
	MX_TIM4_Init();
 8001a02:	f000 fac3 	bl	8001f8c <MX_TIM4_Init>
	MX_TIM7_Init();
 8001a06:	f000 fb45 	bl	8002094 <MX_TIM7_Init>
	MX_TIM12_Init();
 8001a0a:	f000 fb79 	bl	8002100 <MX_TIM12_Init>
	/* USER CODE BEGIN 2 */
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001a0e:	2102      	movs	r1, #2
 8001a10:	4810      	ldr	r0, [pc, #64]	; (8001a54 <main+0x74>)
 8001a12:	f001 f977 	bl	8002d04 <HAL_CAN_ActivateNotification>
	Display_Menu();
	HAL_UART_Receive_IT(&huart2, &Menu_Letter, 1);
	CanTp_setCallback(UDS_Client_Callback);
	xTaskCreate(UDS_MainFunction, "UDS_RX", configMINIMAL_STACK_SIZE,NULL, 2, &xTaskHandle3) ;
#else
	CanTp_setCallback(server_call_back);
 8001a16:	4810      	ldr	r0, [pc, #64]	; (8001a58 <main+0x78>)
 8001a18:	f7ff fc22 	bl	8001260 <CanTp_setCallback>
#endif


	xTaskCreate(CanIf_Receive, "CANIf_RX", configMINIMAL_STACK_SIZE,NULL, 2, &xTaskHandle1) ;
 8001a1c:	4b0f      	ldr	r3, [pc, #60]	; (8001a5c <main+0x7c>)
 8001a1e:	9301      	str	r3, [sp, #4]
 8001a20:	2302      	movs	r3, #2
 8001a22:	9300      	str	r3, [sp, #0]
 8001a24:	2300      	movs	r3, #0
 8001a26:	2280      	movs	r2, #128	; 0x80
 8001a28:	490d      	ldr	r1, [pc, #52]	; (8001a60 <main+0x80>)
 8001a2a:	480e      	ldr	r0, [pc, #56]	; (8001a64 <main+0x84>)
 8001a2c:	f004 fa6a 	bl	8005f04 <xTaskCreate>
	xTaskCreate(CanTp_MainFunction, "CANTp_RX", configMINIMAL_STACK_SIZE,NULL, 3, &xTaskHandle2) ;
 8001a30:	4b0d      	ldr	r3, [pc, #52]	; (8001a68 <main+0x88>)
 8001a32:	9301      	str	r3, [sp, #4]
 8001a34:	2303      	movs	r3, #3
 8001a36:	9300      	str	r3, [sp, #0]
 8001a38:	2300      	movs	r3, #0
 8001a3a:	2280      	movs	r2, #128	; 0x80
 8001a3c:	490b      	ldr	r1, [pc, #44]	; (8001a6c <main+0x8c>)
 8001a3e:	480c      	ldr	r0, [pc, #48]	; (8001a70 <main+0x90>)
 8001a40:	f004 fa60 	bl	8005f04 <xTaskCreate>
	CanTp_Init();
 8001a44:	f7ff fa7c 	bl	8000f40 <CanTp_Init>

	/* USER CODE END 2 */

	/* Call init function for freertos objects (in freertos.c) */
	MX_FREERTOS_Init();
 8001a48:	f7ff ff38 	bl	80018bc <MX_FREERTOS_Init>

	/* Start scheduler */
	osKernelStart();
 8001a4c:	f004 f8e2 	bl	8005c14 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 8001a50:	e7fe      	b.n	8001a50 <main+0x70>
 8001a52:	bf00      	nop
 8001a54:	20004158 	.word	0x20004158
 8001a58:	08000b2d 	.word	0x08000b2d
 8001a5c:	20004424 	.word	0x20004424
 8001a60:	080072d4 	.word	0x080072d4
 8001a64:	08000dcd 	.word	0x08000dcd
 8001a68:	20004428 	.word	0x20004428
 8001a6c:	080072e0 	.word	0x080072e0
 8001a70:	08000f55 	.word	0x08000f55

08001a74 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b094      	sub	sp, #80	; 0x50
 8001a78:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a7a:	f107 031c 	add.w	r3, r7, #28
 8001a7e:	2234      	movs	r2, #52	; 0x34
 8001a80:	2100      	movs	r1, #0
 8001a82:	4618      	mov	r0, r3
 8001a84:	f005 fb2a 	bl	80070dc <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a88:	f107 0308 	add.w	r3, r7, #8
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	601a      	str	r2, [r3, #0]
 8001a90:	605a      	str	r2, [r3, #4]
 8001a92:	609a      	str	r2, [r3, #8]
 8001a94:	60da      	str	r2, [r3, #12]
 8001a96:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001a98:	2300      	movs	r3, #0
 8001a9a:	607b      	str	r3, [r7, #4]
 8001a9c:	4b2a      	ldr	r3, [pc, #168]	; (8001b48 <SystemClock_Config+0xd4>)
 8001a9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aa0:	4a29      	ldr	r2, [pc, #164]	; (8001b48 <SystemClock_Config+0xd4>)
 8001aa2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001aa6:	6413      	str	r3, [r2, #64]	; 0x40
 8001aa8:	4b27      	ldr	r3, [pc, #156]	; (8001b48 <SystemClock_Config+0xd4>)
 8001aaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ab0:	607b      	str	r3, [r7, #4]
 8001ab2:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	603b      	str	r3, [r7, #0]
 8001ab8:	4b24      	ldr	r3, [pc, #144]	; (8001b4c <SystemClock_Config+0xd8>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001ac0:	4a22      	ldr	r2, [pc, #136]	; (8001b4c <SystemClock_Config+0xd8>)
 8001ac2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ac6:	6013      	str	r3, [r2, #0]
 8001ac8:	4b20      	ldr	r3, [pc, #128]	; (8001b4c <SystemClock_Config+0xd8>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001ad0:	603b      	str	r3, [r7, #0]
 8001ad2:	683b      	ldr	r3, [r7, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001ad4:	2302      	movs	r3, #2
 8001ad6:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ad8:	2301      	movs	r3, #1
 8001ada:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001adc:	2310      	movs	r3, #16
 8001ade:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ae0:	2302      	movs	r3, #2
 8001ae2:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLM = 16;
 8001ae8:	2310      	movs	r3, #16
 8001aea:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLN = 336;
 8001aec:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001af0:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001af2:	2304      	movs	r3, #4
 8001af4:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLQ = 2;
 8001af6:	2302      	movs	r3, #2
 8001af8:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLR = 2;
 8001afa:	2302      	movs	r3, #2
 8001afc:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001afe:	f107 031c 	add.w	r3, r7, #28
 8001b02:	4618      	mov	r0, r3
 8001b04:	f002 fa0c 	bl	8003f20 <HAL_RCC_OscConfig>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d001      	beq.n	8001b12 <SystemClock_Config+0x9e>
	{
		Error_Handler();
 8001b0e:	f000 f8c9 	bl	8001ca4 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b12:	230f      	movs	r3, #15
 8001b14:	60bb      	str	r3, [r7, #8]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b16:	2302      	movs	r3, #2
 8001b18:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b1e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b22:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b24:	2300      	movs	r3, #0
 8001b26:	61bb      	str	r3, [r7, #24]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b28:	f107 0308 	add.w	r3, r7, #8
 8001b2c:	2102      	movs	r1, #2
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f001 fe7a 	bl	8003828 <HAL_RCC_ClockConfig>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d001      	beq.n	8001b3e <SystemClock_Config+0xca>
	{
		Error_Handler();
 8001b3a:	f000 f8b3 	bl	8001ca4 <Error_Handler>
	}
}
 8001b3e:	bf00      	nop
 8001b40:	3750      	adds	r7, #80	; 0x50
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	40023800 	.word	0x40023800
 8001b4c:	40007000 	.word	0x40007000

08001b50 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b082      	sub	sp, #8
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM1) {
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a44      	ldr	r2, [pc, #272]	; (8001c70 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d102      	bne.n	8001b68 <HAL_TIM_PeriodElapsedCallback+0x18>
		HAL_IncTick();
 8001b62:	f000 fc6d 	bl	8002440 <HAL_IncTick>
 8001b66:	e080      	b.n	8001c6a <HAL_TIM_PeriodElapsedCallback+0x11a>
	}
	/* USER CODE BEGIN Callback 1 */
#if CAN_MODE == Client
#else
	else if(htim->Instance == TIM6){
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a41      	ldr	r2, [pc, #260]	; (8001c74 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d11b      	bne.n	8001baa <HAL_TIM_PeriodElapsedCallback+0x5a>
		if(count == 0){
 8001b72:	4b41      	ldr	r3, [pc, #260]	; (8001c78 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8001b74:	781b      	ldrb	r3, [r3, #0]
 8001b76:	b2db      	uxtb	r3, r3
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d107      	bne.n	8001b8c <HAL_TIM_PeriodElapsedCallback+0x3c>
			count++;
 8001b7c:	4b3e      	ldr	r3, [pc, #248]	; (8001c78 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8001b7e:	781b      	ldrb	r3, [r3, #0]
 8001b80:	b2db      	uxtb	r3, r3
 8001b82:	3301      	adds	r3, #1
 8001b84:	b2da      	uxtb	r2, r3
 8001b86:	4b3c      	ldr	r3, [pc, #240]	; (8001c78 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8001b88:	701a      	strb	r2, [r3, #0]
			return;
 8001b8a:	e06e      	b.n	8001c6a <HAL_TIM_PeriodElapsedCallback+0x11a>
		}

		//		__HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
		if (global_session != DefaultSession)
 8001b8c:	4b3b      	ldr	r3, [pc, #236]	; (8001c7c <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8001b8e:	781b      	ldrb	r3, [r3, #0]
 8001b90:	b2db      	uxtb	r3, r3
 8001b92:	2b01      	cmp	r3, #1
 8001b94:	d002      	beq.n	8001b9c <HAL_TIM_PeriodElapsedCallback+0x4c>
		{
			global_session = DefaultSession;
 8001b96:	4b39      	ldr	r3, [pc, #228]	; (8001c7c <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8001b98:	2201      	movs	r2, #1
 8001b9a:	701a      	strb	r2, [r3, #0]
		else
		{
			// do nothing
		}
		//		stop_timer();
		reset_timer();
 8001b9c:	f7fe fe00 	bl	80007a0 <reset_timer>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001ba0:	2120      	movs	r1, #32
 8001ba2:	4837      	ldr	r0, [pc, #220]	; (8001c80 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8001ba4:	f001 fe25 	bl	80037f2 <HAL_GPIO_TogglePin>
 8001ba8:	e05f      	b.n	8001c6a <HAL_TIM_PeriodElapsedCallback+0x11a>
	}
	else if(htim->Instance == TIM3){
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4a35      	ldr	r2, [pc, #212]	; (8001c84 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d113      	bne.n	8001bdc <HAL_TIM_PeriodElapsedCallback+0x8c>
		if(count3 == 0){
 8001bb4:	4b34      	ldr	r3, [pc, #208]	; (8001c88 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	b2db      	uxtb	r3, r3
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d107      	bne.n	8001bce <HAL_TIM_PeriodElapsedCallback+0x7e>
			count3++;
 8001bbe:	4b32      	ldr	r3, [pc, #200]	; (8001c88 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8001bc0:	781b      	ldrb	r3, [r3, #0]
 8001bc2:	b2db      	uxtb	r3, r3
 8001bc4:	3301      	adds	r3, #1
 8001bc6:	b2da      	uxtb	r2, r3
 8001bc8:	4b2f      	ldr	r3, [pc, #188]	; (8001c88 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8001bca:	701a      	strb	r2, [r3, #0]
			return;
 8001bcc:	e04d      	b.n	8001c6a <HAL_TIM_PeriodElapsedCallback+0x11a>
		}

		CanNm_TimeOut(3);
 8001bce:	2003      	movs	r0, #3
 8001bd0:	f7ff f988 	bl	8000ee4 <CanNm_TimeOut>
		stop_timer(htim);
 8001bd4:	6878      	ldr	r0, [r7, #4]
 8001bd6:	f7fe fdf1 	bl	80007bc <stop_timer>
 8001bda:	e046      	b.n	8001c6a <HAL_TIM_PeriodElapsedCallback+0x11a>

	}
	else if(htim->Instance == TIM4){
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a2a      	ldr	r2, [pc, #168]	; (8001c8c <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d113      	bne.n	8001c0e <HAL_TIM_PeriodElapsedCallback+0xbe>
		if(count4 == 0){
 8001be6:	4b2a      	ldr	r3, [pc, #168]	; (8001c90 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8001be8:	781b      	ldrb	r3, [r3, #0]
 8001bea:	b2db      	uxtb	r3, r3
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d107      	bne.n	8001c00 <HAL_TIM_PeriodElapsedCallback+0xb0>
			count4++;
 8001bf0:	4b27      	ldr	r3, [pc, #156]	; (8001c90 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	3301      	adds	r3, #1
 8001bf8:	b2da      	uxtb	r2, r3
 8001bfa:	4b25      	ldr	r3, [pc, #148]	; (8001c90 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8001bfc:	701a      	strb	r2, [r3, #0]
			return;
 8001bfe:	e034      	b.n	8001c6a <HAL_TIM_PeriodElapsedCallback+0x11a>
		}
		CanNm_TimeOut(4);
 8001c00:	2004      	movs	r0, #4
 8001c02:	f7ff f96f 	bl	8000ee4 <CanNm_TimeOut>
		stop_timer(htim);
 8001c06:	6878      	ldr	r0, [r7, #4]
 8001c08:	f7fe fdd8 	bl	80007bc <stop_timer>
 8001c0c:	e02d      	b.n	8001c6a <HAL_TIM_PeriodElapsedCallback+0x11a>
	}
	else if(htim->Instance == TIM7){
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4a20      	ldr	r2, [pc, #128]	; (8001c94 <HAL_TIM_PeriodElapsedCallback+0x144>)
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d113      	bne.n	8001c40 <HAL_TIM_PeriodElapsedCallback+0xf0>
		if(count7 == 0){
 8001c18:	4b1f      	ldr	r3, [pc, #124]	; (8001c98 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	b2db      	uxtb	r3, r3
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d107      	bne.n	8001c32 <HAL_TIM_PeriodElapsedCallback+0xe2>
			count7++;
 8001c22:	4b1d      	ldr	r3, [pc, #116]	; (8001c98 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8001c24:	781b      	ldrb	r3, [r3, #0]
 8001c26:	b2db      	uxtb	r3, r3
 8001c28:	3301      	adds	r3, #1
 8001c2a:	b2da      	uxtb	r2, r3
 8001c2c:	4b1a      	ldr	r3, [pc, #104]	; (8001c98 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8001c2e:	701a      	strb	r2, [r3, #0]
			return;
 8001c30:	e01b      	b.n	8001c6a <HAL_TIM_PeriodElapsedCallback+0x11a>
		}
		CanNm_TimeOut(7);
 8001c32:	2007      	movs	r0, #7
 8001c34:	f7ff f956 	bl	8000ee4 <CanNm_TimeOut>
		stop_timer(htim);
 8001c38:	6878      	ldr	r0, [r7, #4]
 8001c3a:	f7fe fdbf 	bl	80007bc <stop_timer>
 8001c3e:	e014      	b.n	8001c6a <HAL_TIM_PeriodElapsedCallback+0x11a>
	}
	else if(htim->Instance == TIM12){
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a15      	ldr	r2, [pc, #84]	; (8001c9c <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d10f      	bne.n	8001c6a <HAL_TIM_PeriodElapsedCallback+0x11a>
		if(count12 == 0){
 8001c4a:	4b15      	ldr	r3, [pc, #84]	; (8001ca0 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8001c4c:	781b      	ldrb	r3, [r3, #0]
 8001c4e:	b2db      	uxtb	r3, r3
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d107      	bne.n	8001c64 <HAL_TIM_PeriodElapsedCallback+0x114>
			count12++;
 8001c54:	4b12      	ldr	r3, [pc, #72]	; (8001ca0 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	b2db      	uxtb	r3, r3
 8001c5a:	3301      	adds	r3, #1
 8001c5c:	b2da      	uxtb	r2, r3
 8001c5e:	4b10      	ldr	r3, [pc, #64]	; (8001ca0 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8001c60:	701a      	strb	r2, [r3, #0]
			return;
 8001c62:	e002      	b.n	8001c6a <HAL_TIM_PeriodElapsedCallback+0x11a>
		}
		CanNm_TimeOut(12);
 8001c64:	200c      	movs	r0, #12
 8001c66:	f7ff f93d 	bl	8000ee4 <CanNm_TimeOut>
	}
#endif
/* USER CODE END Callback 1 */
}
 8001c6a:	3708      	adds	r7, #8
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	40010000 	.word	0x40010000
 8001c74:	40001000 	.word	0x40001000
 8001c78:	2000442c 	.word	0x2000442c
 8001c7c:	20000000 	.word	0x20000000
 8001c80:	40020000 	.word	0x40020000
 8001c84:	40000400 	.word	0x40000400
 8001c88:	2000442d 	.word	0x2000442d
 8001c8c:	40000800 	.word	0x40000800
 8001c90:	2000442e 	.word	0x2000442e
 8001c94:	40001400 	.word	0x40001400
 8001c98:	2000442f 	.word	0x2000442f
 8001c9c:	40001800 	.word	0x40001800
 8001ca0:	20004430 	.word	0x20004430

08001ca4 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ca8:	b672      	cpsid	i
}
 8001caa:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001cac:	e7fe      	b.n	8001cac <Error_Handler+0x8>
	...

08001cb0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	607b      	str	r3, [r7, #4]
 8001cba:	4b12      	ldr	r3, [pc, #72]	; (8001d04 <HAL_MspInit+0x54>)
 8001cbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cbe:	4a11      	ldr	r2, [pc, #68]	; (8001d04 <HAL_MspInit+0x54>)
 8001cc0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001cc4:	6453      	str	r3, [r2, #68]	; 0x44
 8001cc6:	4b0f      	ldr	r3, [pc, #60]	; (8001d04 <HAL_MspInit+0x54>)
 8001cc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001cce:	607b      	str	r3, [r7, #4]
 8001cd0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	603b      	str	r3, [r7, #0]
 8001cd6:	4b0b      	ldr	r3, [pc, #44]	; (8001d04 <HAL_MspInit+0x54>)
 8001cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cda:	4a0a      	ldr	r2, [pc, #40]	; (8001d04 <HAL_MspInit+0x54>)
 8001cdc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ce0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ce2:	4b08      	ldr	r3, [pc, #32]	; (8001d04 <HAL_MspInit+0x54>)
 8001ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ce6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cea:	603b      	str	r3, [r7, #0]
 8001cec:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001cee:	2200      	movs	r2, #0
 8001cf0:	210f      	movs	r1, #15
 8001cf2:	f06f 0001 	mvn.w	r0, #1
 8001cf6:	f001 fb13 	bl	8003320 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cfa:	bf00      	nop
 8001cfc:	3708      	adds	r7, #8
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	40023800 	.word	0x40023800

08001d08 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b08c      	sub	sp, #48	; 0x30
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001d10:	2300      	movs	r3, #0
 8001d12:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001d14:	2300      	movs	r3, #0
 8001d16:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001d18:	2300      	movs	r3, #0
 8001d1a:	60bb      	str	r3, [r7, #8]
 8001d1c:	4b2e      	ldr	r3, [pc, #184]	; (8001dd8 <HAL_InitTick+0xd0>)
 8001d1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d20:	4a2d      	ldr	r2, [pc, #180]	; (8001dd8 <HAL_InitTick+0xd0>)
 8001d22:	f043 0301 	orr.w	r3, r3, #1
 8001d26:	6453      	str	r3, [r2, #68]	; 0x44
 8001d28:	4b2b      	ldr	r3, [pc, #172]	; (8001dd8 <HAL_InitTick+0xd0>)
 8001d2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d2c:	f003 0301 	and.w	r3, r3, #1
 8001d30:	60bb      	str	r3, [r7, #8]
 8001d32:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001d34:	f107 020c 	add.w	r2, r7, #12
 8001d38:	f107 0310 	add.w	r3, r7, #16
 8001d3c:	4611      	mov	r1, r2
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f001 fe8c 	bl	8003a5c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001d44:	f001 fe76 	bl	8003a34 <HAL_RCC_GetPCLK2Freq>
 8001d48:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001d4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d4c:	4a23      	ldr	r2, [pc, #140]	; (8001ddc <HAL_InitTick+0xd4>)
 8001d4e:	fba2 2303 	umull	r2, r3, r2, r3
 8001d52:	0c9b      	lsrs	r3, r3, #18
 8001d54:	3b01      	subs	r3, #1
 8001d56:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001d58:	4b21      	ldr	r3, [pc, #132]	; (8001de0 <HAL_InitTick+0xd8>)
 8001d5a:	4a22      	ldr	r2, [pc, #136]	; (8001de4 <HAL_InitTick+0xdc>)
 8001d5c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001d5e:	4b20      	ldr	r3, [pc, #128]	; (8001de0 <HAL_InitTick+0xd8>)
 8001d60:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001d64:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001d66:	4a1e      	ldr	r2, [pc, #120]	; (8001de0 <HAL_InitTick+0xd8>)
 8001d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d6a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001d6c:	4b1c      	ldr	r3, [pc, #112]	; (8001de0 <HAL_InitTick+0xd8>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d72:	4b1b      	ldr	r3, [pc, #108]	; (8001de0 <HAL_InitTick+0xd8>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d78:	4b19      	ldr	r3, [pc, #100]	; (8001de0 <HAL_InitTick+0xd8>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001d7e:	4818      	ldr	r0, [pc, #96]	; (8001de0 <HAL_InitTick+0xd8>)
 8001d80:	f002 fb6c 	bl	800445c <HAL_TIM_Base_Init>
 8001d84:	4603      	mov	r3, r0
 8001d86:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8001d8a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d11b      	bne.n	8001dca <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001d92:	4813      	ldr	r0, [pc, #76]	; (8001de0 <HAL_InitTick+0xd8>)
 8001d94:	f002 fbb2 	bl	80044fc <HAL_TIM_Base_Start_IT>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8001d9e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d111      	bne.n	8001dca <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001da6:	2019      	movs	r0, #25
 8001da8:	f001 fad6 	bl	8003358 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2b0f      	cmp	r3, #15
 8001db0:	d808      	bhi.n	8001dc4 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001db2:	2200      	movs	r2, #0
 8001db4:	6879      	ldr	r1, [r7, #4]
 8001db6:	2019      	movs	r0, #25
 8001db8:	f001 fab2 	bl	8003320 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001dbc:	4a0a      	ldr	r2, [pc, #40]	; (8001de8 <HAL_InitTick+0xe0>)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6013      	str	r3, [r2, #0]
 8001dc2:	e002      	b.n	8001dca <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001dca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	3730      	adds	r7, #48	; 0x30
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	40023800 	.word	0x40023800
 8001ddc:	431bde83 	.word	0x431bde83
 8001de0:	20004434 	.word	0x20004434
 8001de4:	40010000 	.word	0x40010000
 8001de8:	20000030 	.word	0x20000030

08001dec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001dec:	b480      	push	{r7}
 8001dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001df0:	e7fe      	b.n	8001df0 <NMI_Handler+0x4>

08001df2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001df2:	b480      	push	{r7}
 8001df4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001df6:	e7fe      	b.n	8001df6 <HardFault_Handler+0x4>

08001df8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001dfc:	e7fe      	b.n	8001dfc <MemManage_Handler+0x4>

08001dfe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001dfe:	b480      	push	{r7}
 8001e00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e02:	e7fe      	b.n	8001e02 <BusFault_Handler+0x4>

08001e04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e08:	e7fe      	b.n	8001e08 <UsageFault_Handler+0x4>

08001e0a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e0a:	b480      	push	{r7}
 8001e0c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e0e:	bf00      	nop
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr

08001e18 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001e1c:	4802      	ldr	r0, [pc, #8]	; (8001e28 <CAN1_RX0_IRQHandler+0x10>)
 8001e1e:	f000 ff97 	bl	8002d50 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001e22:	bf00      	nop
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	20004158 	.word	0x20004158

08001e2c <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001e30:	4802      	ldr	r0, [pc, #8]	; (8001e3c <CAN1_RX1_IRQHandler+0x10>)
 8001e32:	f000 ff8d 	bl	8002d50 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8001e36:	bf00      	nop
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	20004158 	.word	0x20004158

08001e40 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001e44:	4802      	ldr	r0, [pc, #8]	; (8001e50 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001e46:	f002 fbf8 	bl	800463a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001e4a:	bf00      	nop
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	20004434 	.word	0x20004434

08001e54 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001e58:	4802      	ldr	r0, [pc, #8]	; (8001e64 <TIM3_IRQHandler+0x10>)
 8001e5a:	f002 fbee 	bl	800463a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001e5e:	bf00      	nop
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	2000447c 	.word	0x2000447c

08001e68 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001e6c:	4802      	ldr	r0, [pc, #8]	; (8001e78 <TIM4_IRQHandler+0x10>)
 8001e6e:	f002 fbe4 	bl	800463a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001e72:	bf00      	nop
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	200044c4 	.word	0x200044c4

08001e7c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001e80:	4802      	ldr	r0, [pc, #8]	; (8001e8c <USART2_IRQHandler+0x10>)
 8001e82:	f002 ffe9 	bl	8004e58 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001e86:	bf00      	nop
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	200045e4 	.word	0x200045e4

08001e90 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim12);
 8001e94:	4802      	ldr	r0, [pc, #8]	; (8001ea0 <TIM8_BRK_TIM12_IRQHandler+0x10>)
 8001e96:	f002 fbd0 	bl	800463a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8001e9a:	bf00      	nop
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	2000459c 	.word	0x2000459c

08001ea4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001ea8:	4802      	ldr	r0, [pc, #8]	; (8001eb4 <TIM6_DAC_IRQHandler+0x10>)
 8001eaa:	f002 fbc6 	bl	800463a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001eae:	bf00      	nop
 8001eb0:	bd80      	pop	{r7, pc}
 8001eb2:	bf00      	nop
 8001eb4:	2000450c 	.word	0x2000450c

08001eb8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001ebc:	4802      	ldr	r0, [pc, #8]	; (8001ec8 <TIM7_IRQHandler+0x10>)
 8001ebe:	f002 fbbc 	bl	800463a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001ec2:	bf00      	nop
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	20004554 	.word	0x20004554

08001ecc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ed0:	4b06      	ldr	r3, [pc, #24]	; (8001eec <SystemInit+0x20>)
 8001ed2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ed6:	4a05      	ldr	r2, [pc, #20]	; (8001eec <SystemInit+0x20>)
 8001ed8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001edc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ee0:	bf00      	nop
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee8:	4770      	bx	lr
 8001eea:	bf00      	nop
 8001eec:	e000ed00 	.word	0xe000ed00

08001ef0 <MX_TIM3_Init>:
TIM_HandleTypeDef htim7;
TIM_HandleTypeDef htim12;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b086      	sub	sp, #24
 8001ef4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ef6:	f107 0308 	add.w	r3, r7, #8
 8001efa:	2200      	movs	r2, #0
 8001efc:	601a      	str	r2, [r3, #0]
 8001efe:	605a      	str	r2, [r3, #4]
 8001f00:	609a      	str	r2, [r3, #8]
 8001f02:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f04:	463b      	mov	r3, r7
 8001f06:	2200      	movs	r2, #0
 8001f08:	601a      	str	r2, [r3, #0]
 8001f0a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001f0c:	4b1d      	ldr	r3, [pc, #116]	; (8001f84 <MX_TIM3_Init+0x94>)
 8001f0e:	4a1e      	ldr	r2, [pc, #120]	; (8001f88 <MX_TIM3_Init+0x98>)
 8001f10:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 41999;
 8001f12:	4b1c      	ldr	r3, [pc, #112]	; (8001f84 <MX_TIM3_Init+0x94>)
 8001f14:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8001f18:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f1a:	4b1a      	ldr	r3, [pc, #104]	; (8001f84 <MX_TIM3_Init+0x94>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 8001f20:	4b18      	ldr	r3, [pc, #96]	; (8001f84 <MX_TIM3_Init+0x94>)
 8001f22:	f242 720f 	movw	r2, #9999	; 0x270f
 8001f26:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f28:	4b16      	ldr	r3, [pc, #88]	; (8001f84 <MX_TIM3_Init+0x94>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f2e:	4b15      	ldr	r3, [pc, #84]	; (8001f84 <MX_TIM3_Init+0x94>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001f34:	4813      	ldr	r0, [pc, #76]	; (8001f84 <MX_TIM3_Init+0x94>)
 8001f36:	f002 fa91 	bl	800445c <HAL_TIM_Base_Init>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d001      	beq.n	8001f44 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001f40:	f7ff feb0 	bl	8001ca4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f48:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001f4a:	f107 0308 	add.w	r3, r7, #8
 8001f4e:	4619      	mov	r1, r3
 8001f50:	480c      	ldr	r0, [pc, #48]	; (8001f84 <MX_TIM3_Init+0x94>)
 8001f52:	f002 fc7a 	bl	800484a <HAL_TIM_ConfigClockSource>
 8001f56:	4603      	mov	r3, r0
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d001      	beq.n	8001f60 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001f5c:	f7ff fea2 	bl	8001ca4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f60:	2300      	movs	r3, #0
 8001f62:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f64:	2300      	movs	r3, #0
 8001f66:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001f68:	463b      	mov	r3, r7
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	4805      	ldr	r0, [pc, #20]	; (8001f84 <MX_TIM3_Init+0x94>)
 8001f6e:	f002 fe95 	bl	8004c9c <HAL_TIMEx_MasterConfigSynchronization>
 8001f72:	4603      	mov	r3, r0
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d001      	beq.n	8001f7c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001f78:	f7ff fe94 	bl	8001ca4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001f7c:	bf00      	nop
 8001f7e:	3718      	adds	r7, #24
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	2000447c 	.word	0x2000447c
 8001f88:	40000400 	.word	0x40000400

08001f8c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b086      	sub	sp, #24
 8001f90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f92:	f107 0308 	add.w	r3, r7, #8
 8001f96:	2200      	movs	r2, #0
 8001f98:	601a      	str	r2, [r3, #0]
 8001f9a:	605a      	str	r2, [r3, #4]
 8001f9c:	609a      	str	r2, [r3, #8]
 8001f9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fa0:	463b      	mov	r3, r7
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	601a      	str	r2, [r3, #0]
 8001fa6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001fa8:	4b1d      	ldr	r3, [pc, #116]	; (8002020 <MX_TIM4_Init+0x94>)
 8001faa:	4a1e      	ldr	r2, [pc, #120]	; (8002024 <MX_TIM4_Init+0x98>)
 8001fac:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 41999;
 8001fae:	4b1c      	ldr	r3, [pc, #112]	; (8002020 <MX_TIM4_Init+0x94>)
 8001fb0:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8001fb4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fb6:	4b1a      	ldr	r3, [pc, #104]	; (8002020 <MX_TIM4_Init+0x94>)
 8001fb8:	2200      	movs	r2, #0
 8001fba:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 3999;
 8001fbc:	4b18      	ldr	r3, [pc, #96]	; (8002020 <MX_TIM4_Init+0x94>)
 8001fbe:	f640 729f 	movw	r2, #3999	; 0xf9f
 8001fc2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fc4:	4b16      	ldr	r3, [pc, #88]	; (8002020 <MX_TIM4_Init+0x94>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fca:	4b15      	ldr	r3, [pc, #84]	; (8002020 <MX_TIM4_Init+0x94>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001fd0:	4813      	ldr	r0, [pc, #76]	; (8002020 <MX_TIM4_Init+0x94>)
 8001fd2:	f002 fa43 	bl	800445c <HAL_TIM_Base_Init>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d001      	beq.n	8001fe0 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8001fdc:	f7ff fe62 	bl	8001ca4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fe0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fe4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001fe6:	f107 0308 	add.w	r3, r7, #8
 8001fea:	4619      	mov	r1, r3
 8001fec:	480c      	ldr	r0, [pc, #48]	; (8002020 <MX_TIM4_Init+0x94>)
 8001fee:	f002 fc2c 	bl	800484a <HAL_TIM_ConfigClockSource>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d001      	beq.n	8001ffc <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001ff8:	f7ff fe54 	bl	8001ca4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002000:	2300      	movs	r3, #0
 8002002:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002004:	463b      	mov	r3, r7
 8002006:	4619      	mov	r1, r3
 8002008:	4805      	ldr	r0, [pc, #20]	; (8002020 <MX_TIM4_Init+0x94>)
 800200a:	f002 fe47 	bl	8004c9c <HAL_TIMEx_MasterConfigSynchronization>
 800200e:	4603      	mov	r3, r0
 8002010:	2b00      	cmp	r3, #0
 8002012:	d001      	beq.n	8002018 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8002014:	f7ff fe46 	bl	8001ca4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002018:	bf00      	nop
 800201a:	3718      	adds	r7, #24
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}
 8002020:	200044c4 	.word	0x200044c4
 8002024:	40000800 	.word	0x40000800

08002028 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b082      	sub	sp, #8
 800202c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800202e:	463b      	mov	r3, r7
 8002030:	2200      	movs	r2, #0
 8002032:	601a      	str	r2, [r3, #0]
 8002034:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002036:	4b15      	ldr	r3, [pc, #84]	; (800208c <MX_TIM6_Init+0x64>)
 8002038:	4a15      	ldr	r2, [pc, #84]	; (8002090 <MX_TIM6_Init+0x68>)
 800203a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 41999;
 800203c:	4b13      	ldr	r3, [pc, #76]	; (800208c <MX_TIM6_Init+0x64>)
 800203e:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8002042:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002044:	4b11      	ldr	r3, [pc, #68]	; (800208c <MX_TIM6_Init+0x64>)
 8002046:	2200      	movs	r2, #0
 8002048:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 19999;
 800204a:	4b10      	ldr	r3, [pc, #64]	; (800208c <MX_TIM6_Init+0x64>)
 800204c:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8002050:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002052:	4b0e      	ldr	r3, [pc, #56]	; (800208c <MX_TIM6_Init+0x64>)
 8002054:	2200      	movs	r2, #0
 8002056:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002058:	480c      	ldr	r0, [pc, #48]	; (800208c <MX_TIM6_Init+0x64>)
 800205a:	f002 f9ff 	bl	800445c <HAL_TIM_Base_Init>
 800205e:	4603      	mov	r3, r0
 8002060:	2b00      	cmp	r3, #0
 8002062:	d001      	beq.n	8002068 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8002064:	f7ff fe1e 	bl	8001ca4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002068:	2300      	movs	r3, #0
 800206a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800206c:	2300      	movs	r3, #0
 800206e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002070:	463b      	mov	r3, r7
 8002072:	4619      	mov	r1, r3
 8002074:	4805      	ldr	r0, [pc, #20]	; (800208c <MX_TIM6_Init+0x64>)
 8002076:	f002 fe11 	bl	8004c9c <HAL_TIMEx_MasterConfigSynchronization>
 800207a:	4603      	mov	r3, r0
 800207c:	2b00      	cmp	r3, #0
 800207e:	d001      	beq.n	8002084 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8002080:	f7ff fe10 	bl	8001ca4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002084:	bf00      	nop
 8002086:	3708      	adds	r7, #8
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}
 800208c:	2000450c 	.word	0x2000450c
 8002090:	40001000 	.word	0x40001000

08002094 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b082      	sub	sp, #8
 8002098:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800209a:	463b      	mov	r3, r7
 800209c:	2200      	movs	r2, #0
 800209e:	601a      	str	r2, [r3, #0]
 80020a0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80020a2:	4b15      	ldr	r3, [pc, #84]	; (80020f8 <MX_TIM7_Init+0x64>)
 80020a4:	4a15      	ldr	r2, [pc, #84]	; (80020fc <MX_TIM7_Init+0x68>)
 80020a6:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 41999;
 80020a8:	4b13      	ldr	r3, [pc, #76]	; (80020f8 <MX_TIM7_Init+0x64>)
 80020aa:	f24a 420f 	movw	r2, #41999	; 0xa40f
 80020ae:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020b0:	4b11      	ldr	r3, [pc, #68]	; (80020f8 <MX_TIM7_Init+0x64>)
 80020b2:	2200      	movs	r2, #0
 80020b4:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 19999;
 80020b6:	4b10      	ldr	r3, [pc, #64]	; (80020f8 <MX_TIM7_Init+0x64>)
 80020b8:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80020bc:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020be:	4b0e      	ldr	r3, [pc, #56]	; (80020f8 <MX_TIM7_Init+0x64>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80020c4:	480c      	ldr	r0, [pc, #48]	; (80020f8 <MX_TIM7_Init+0x64>)
 80020c6:	f002 f9c9 	bl	800445c <HAL_TIM_Base_Init>
 80020ca:	4603      	mov	r3, r0
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d001      	beq.n	80020d4 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80020d0:	f7ff fde8 	bl	8001ca4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020d4:	2300      	movs	r3, #0
 80020d6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020d8:	2300      	movs	r3, #0
 80020da:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80020dc:	463b      	mov	r3, r7
 80020de:	4619      	mov	r1, r3
 80020e0:	4805      	ldr	r0, [pc, #20]	; (80020f8 <MX_TIM7_Init+0x64>)
 80020e2:	f002 fddb 	bl	8004c9c <HAL_TIMEx_MasterConfigSynchronization>
 80020e6:	4603      	mov	r3, r0
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d001      	beq.n	80020f0 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80020ec:	f7ff fdda 	bl	8001ca4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80020f0:	bf00      	nop
 80020f2:	3708      	adds	r7, #8
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	20004554 	.word	0x20004554
 80020fc:	40001400 	.word	0x40001400

08002100 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b084      	sub	sp, #16
 8002104:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002106:	463b      	mov	r3, r7
 8002108:	2200      	movs	r2, #0
 800210a:	601a      	str	r2, [r3, #0]
 800210c:	605a      	str	r2, [r3, #4]
 800210e:	609a      	str	r2, [r3, #8]
 8002110:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8002112:	4b16      	ldr	r3, [pc, #88]	; (800216c <MX_TIM12_Init+0x6c>)
 8002114:	4a16      	ldr	r2, [pc, #88]	; (8002170 <MX_TIM12_Init+0x70>)
 8002116:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 41999;
 8002118:	4b14      	ldr	r3, [pc, #80]	; (800216c <MX_TIM12_Init+0x6c>)
 800211a:	f24a 420f 	movw	r2, #41999	; 0xa40f
 800211e:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002120:	4b12      	ldr	r3, [pc, #72]	; (800216c <MX_TIM12_Init+0x6c>)
 8002122:	2200      	movs	r2, #0
 8002124:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 1999;
 8002126:	4b11      	ldr	r3, [pc, #68]	; (800216c <MX_TIM12_Init+0x6c>)
 8002128:	f240 72cf 	movw	r2, #1999	; 0x7cf
 800212c:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800212e:	4b0f      	ldr	r3, [pc, #60]	; (800216c <MX_TIM12_Init+0x6c>)
 8002130:	2200      	movs	r2, #0
 8002132:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002134:	4b0d      	ldr	r3, [pc, #52]	; (800216c <MX_TIM12_Init+0x6c>)
 8002136:	2200      	movs	r2, #0
 8002138:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 800213a:	480c      	ldr	r0, [pc, #48]	; (800216c <MX_TIM12_Init+0x6c>)
 800213c:	f002 f98e 	bl	800445c <HAL_TIM_Base_Init>
 8002140:	4603      	mov	r3, r0
 8002142:	2b00      	cmp	r3, #0
 8002144:	d001      	beq.n	800214a <MX_TIM12_Init+0x4a>
  {
    Error_Handler();
 8002146:	f7ff fdad 	bl	8001ca4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800214a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800214e:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8002150:	463b      	mov	r3, r7
 8002152:	4619      	mov	r1, r3
 8002154:	4805      	ldr	r0, [pc, #20]	; (800216c <MX_TIM12_Init+0x6c>)
 8002156:	f002 fb78 	bl	800484a <HAL_TIM_ConfigClockSource>
 800215a:	4603      	mov	r3, r0
 800215c:	2b00      	cmp	r3, #0
 800215e:	d001      	beq.n	8002164 <MX_TIM12_Init+0x64>
  {
    Error_Handler();
 8002160:	f7ff fda0 	bl	8001ca4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */

}
 8002164:	bf00      	nop
 8002166:	3710      	adds	r7, #16
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}
 800216c:	2000459c 	.word	0x2000459c
 8002170:	40001800 	.word	0x40001800

08002174 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b088      	sub	sp, #32
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a46      	ldr	r2, [pc, #280]	; (800229c <HAL_TIM_Base_MspInit+0x128>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d116      	bne.n	80021b4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002186:	2300      	movs	r3, #0
 8002188:	61fb      	str	r3, [r7, #28]
 800218a:	4b45      	ldr	r3, [pc, #276]	; (80022a0 <HAL_TIM_Base_MspInit+0x12c>)
 800218c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800218e:	4a44      	ldr	r2, [pc, #272]	; (80022a0 <HAL_TIM_Base_MspInit+0x12c>)
 8002190:	f043 0302 	orr.w	r3, r3, #2
 8002194:	6413      	str	r3, [r2, #64]	; 0x40
 8002196:	4b42      	ldr	r3, [pc, #264]	; (80022a0 <HAL_TIM_Base_MspInit+0x12c>)
 8002198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800219a:	f003 0302 	and.w	r3, r3, #2
 800219e:	61fb      	str	r3, [r7, #28]
 80021a0:	69fb      	ldr	r3, [r7, #28]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 80021a2:	2200      	movs	r2, #0
 80021a4:	2105      	movs	r1, #5
 80021a6:	201d      	movs	r0, #29
 80021a8:	f001 f8ba 	bl	8003320 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80021ac:	201d      	movs	r0, #29
 80021ae:	f001 f8d3 	bl	8003358 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 80021b2:	e06e      	b.n	8002292 <HAL_TIM_Base_MspInit+0x11e>
  else if(tim_baseHandle->Instance==TIM4)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a3a      	ldr	r2, [pc, #232]	; (80022a4 <HAL_TIM_Base_MspInit+0x130>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d116      	bne.n	80021ec <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80021be:	2300      	movs	r3, #0
 80021c0:	61bb      	str	r3, [r7, #24]
 80021c2:	4b37      	ldr	r3, [pc, #220]	; (80022a0 <HAL_TIM_Base_MspInit+0x12c>)
 80021c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c6:	4a36      	ldr	r2, [pc, #216]	; (80022a0 <HAL_TIM_Base_MspInit+0x12c>)
 80021c8:	f043 0304 	orr.w	r3, r3, #4
 80021cc:	6413      	str	r3, [r2, #64]	; 0x40
 80021ce:	4b34      	ldr	r3, [pc, #208]	; (80022a0 <HAL_TIM_Base_MspInit+0x12c>)
 80021d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d2:	f003 0304 	and.w	r3, r3, #4
 80021d6:	61bb      	str	r3, [r7, #24]
 80021d8:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 80021da:	2200      	movs	r2, #0
 80021dc:	2105      	movs	r1, #5
 80021de:	201e      	movs	r0, #30
 80021e0:	f001 f89e 	bl	8003320 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80021e4:	201e      	movs	r0, #30
 80021e6:	f001 f8b7 	bl	8003358 <HAL_NVIC_EnableIRQ>
}
 80021ea:	e052      	b.n	8002292 <HAL_TIM_Base_MspInit+0x11e>
  else if(tim_baseHandle->Instance==TIM6)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a2d      	ldr	r2, [pc, #180]	; (80022a8 <HAL_TIM_Base_MspInit+0x134>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d116      	bne.n	8002224 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80021f6:	2300      	movs	r3, #0
 80021f8:	617b      	str	r3, [r7, #20]
 80021fa:	4b29      	ldr	r3, [pc, #164]	; (80022a0 <HAL_TIM_Base_MspInit+0x12c>)
 80021fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021fe:	4a28      	ldr	r2, [pc, #160]	; (80022a0 <HAL_TIM_Base_MspInit+0x12c>)
 8002200:	f043 0310 	orr.w	r3, r3, #16
 8002204:	6413      	str	r3, [r2, #64]	; 0x40
 8002206:	4b26      	ldr	r3, [pc, #152]	; (80022a0 <HAL_TIM_Base_MspInit+0x12c>)
 8002208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800220a:	f003 0310 	and.w	r3, r3, #16
 800220e:	617b      	str	r3, [r7, #20]
 8002210:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8002212:	2200      	movs	r2, #0
 8002214:	2105      	movs	r1, #5
 8002216:	2036      	movs	r0, #54	; 0x36
 8002218:	f001 f882 	bl	8003320 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800221c:	2036      	movs	r0, #54	; 0x36
 800221e:	f001 f89b 	bl	8003358 <HAL_NVIC_EnableIRQ>
}
 8002222:	e036      	b.n	8002292 <HAL_TIM_Base_MspInit+0x11e>
  else if(tim_baseHandle->Instance==TIM7)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a20      	ldr	r2, [pc, #128]	; (80022ac <HAL_TIM_Base_MspInit+0x138>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d116      	bne.n	800225c <HAL_TIM_Base_MspInit+0xe8>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800222e:	2300      	movs	r3, #0
 8002230:	613b      	str	r3, [r7, #16]
 8002232:	4b1b      	ldr	r3, [pc, #108]	; (80022a0 <HAL_TIM_Base_MspInit+0x12c>)
 8002234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002236:	4a1a      	ldr	r2, [pc, #104]	; (80022a0 <HAL_TIM_Base_MspInit+0x12c>)
 8002238:	f043 0320 	orr.w	r3, r3, #32
 800223c:	6413      	str	r3, [r2, #64]	; 0x40
 800223e:	4b18      	ldr	r3, [pc, #96]	; (80022a0 <HAL_TIM_Base_MspInit+0x12c>)
 8002240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002242:	f003 0320 	and.w	r3, r3, #32
 8002246:	613b      	str	r3, [r7, #16]
 8002248:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 800224a:	2200      	movs	r2, #0
 800224c:	2105      	movs	r1, #5
 800224e:	2037      	movs	r0, #55	; 0x37
 8002250:	f001 f866 	bl	8003320 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002254:	2037      	movs	r0, #55	; 0x37
 8002256:	f001 f87f 	bl	8003358 <HAL_NVIC_EnableIRQ>
}
 800225a:	e01a      	b.n	8002292 <HAL_TIM_Base_MspInit+0x11e>
  else if(tim_baseHandle->Instance==TIM12)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4a13      	ldr	r2, [pc, #76]	; (80022b0 <HAL_TIM_Base_MspInit+0x13c>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d115      	bne.n	8002292 <HAL_TIM_Base_MspInit+0x11e>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8002266:	2300      	movs	r3, #0
 8002268:	60fb      	str	r3, [r7, #12]
 800226a:	4b0d      	ldr	r3, [pc, #52]	; (80022a0 <HAL_TIM_Base_MspInit+0x12c>)
 800226c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800226e:	4a0c      	ldr	r2, [pc, #48]	; (80022a0 <HAL_TIM_Base_MspInit+0x12c>)
 8002270:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002274:	6413      	str	r3, [r2, #64]	; 0x40
 8002276:	4b0a      	ldr	r3, [pc, #40]	; (80022a0 <HAL_TIM_Base_MspInit+0x12c>)
 8002278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800227a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800227e:	60fb      	str	r3, [r7, #12]
 8002280:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 5, 0);
 8002282:	2200      	movs	r2, #0
 8002284:	2105      	movs	r1, #5
 8002286:	202b      	movs	r0, #43	; 0x2b
 8002288:	f001 f84a 	bl	8003320 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 800228c:	202b      	movs	r0, #43	; 0x2b
 800228e:	f001 f863 	bl	8003358 <HAL_NVIC_EnableIRQ>
}
 8002292:	bf00      	nop
 8002294:	3720      	adds	r7, #32
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	40000400 	.word	0x40000400
 80022a0:	40023800 	.word	0x40023800
 80022a4:	40000800 	.word	0x40000800
 80022a8:	40001000 	.word	0x40001000
 80022ac:	40001400 	.word	0x40001400
 80022b0:	40001800 	.word	0x40001800

080022b4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80022b8:	4b11      	ldr	r3, [pc, #68]	; (8002300 <MX_USART2_UART_Init+0x4c>)
 80022ba:	4a12      	ldr	r2, [pc, #72]	; (8002304 <MX_USART2_UART_Init+0x50>)
 80022bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80022be:	4b10      	ldr	r3, [pc, #64]	; (8002300 <MX_USART2_UART_Init+0x4c>)
 80022c0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80022c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80022c6:	4b0e      	ldr	r3, [pc, #56]	; (8002300 <MX_USART2_UART_Init+0x4c>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80022cc:	4b0c      	ldr	r3, [pc, #48]	; (8002300 <MX_USART2_UART_Init+0x4c>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80022d2:	4b0b      	ldr	r3, [pc, #44]	; (8002300 <MX_USART2_UART_Init+0x4c>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80022d8:	4b09      	ldr	r3, [pc, #36]	; (8002300 <MX_USART2_UART_Init+0x4c>)
 80022da:	220c      	movs	r2, #12
 80022dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022de:	4b08      	ldr	r3, [pc, #32]	; (8002300 <MX_USART2_UART_Init+0x4c>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80022e4:	4b06      	ldr	r3, [pc, #24]	; (8002300 <MX_USART2_UART_Init+0x4c>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80022ea:	4805      	ldr	r0, [pc, #20]	; (8002300 <MX_USART2_UART_Init+0x4c>)
 80022ec:	f002 fd66 	bl	8004dbc <HAL_UART_Init>
 80022f0:	4603      	mov	r3, r0
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d001      	beq.n	80022fa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80022f6:	f7ff fcd5 	bl	8001ca4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80022fa:	bf00      	nop
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	200045e4 	.word	0x200045e4
 8002304:	40004400 	.word	0x40004400

08002308 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b08a      	sub	sp, #40	; 0x28
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002310:	f107 0314 	add.w	r3, r7, #20
 8002314:	2200      	movs	r2, #0
 8002316:	601a      	str	r2, [r3, #0]
 8002318:	605a      	str	r2, [r3, #4]
 800231a:	609a      	str	r2, [r3, #8]
 800231c:	60da      	str	r2, [r3, #12]
 800231e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a1d      	ldr	r2, [pc, #116]	; (800239c <HAL_UART_MspInit+0x94>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d133      	bne.n	8002392 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800232a:	2300      	movs	r3, #0
 800232c:	613b      	str	r3, [r7, #16]
 800232e:	4b1c      	ldr	r3, [pc, #112]	; (80023a0 <HAL_UART_MspInit+0x98>)
 8002330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002332:	4a1b      	ldr	r2, [pc, #108]	; (80023a0 <HAL_UART_MspInit+0x98>)
 8002334:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002338:	6413      	str	r3, [r2, #64]	; 0x40
 800233a:	4b19      	ldr	r3, [pc, #100]	; (80023a0 <HAL_UART_MspInit+0x98>)
 800233c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800233e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002342:	613b      	str	r3, [r7, #16]
 8002344:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002346:	2300      	movs	r3, #0
 8002348:	60fb      	str	r3, [r7, #12]
 800234a:	4b15      	ldr	r3, [pc, #84]	; (80023a0 <HAL_UART_MspInit+0x98>)
 800234c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800234e:	4a14      	ldr	r2, [pc, #80]	; (80023a0 <HAL_UART_MspInit+0x98>)
 8002350:	f043 0301 	orr.w	r3, r3, #1
 8002354:	6313      	str	r3, [r2, #48]	; 0x30
 8002356:	4b12      	ldr	r3, [pc, #72]	; (80023a0 <HAL_UART_MspInit+0x98>)
 8002358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800235a:	f003 0301 	and.w	r3, r3, #1
 800235e:	60fb      	str	r3, [r7, #12]
 8002360:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002362:	230c      	movs	r3, #12
 8002364:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002366:	2302      	movs	r3, #2
 8002368:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800236a:	2300      	movs	r3, #0
 800236c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800236e:	2303      	movs	r3, #3
 8002370:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002372:	2307      	movs	r3, #7
 8002374:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002376:	f107 0314 	add.w	r3, r7, #20
 800237a:	4619      	mov	r1, r3
 800237c:	4809      	ldr	r0, [pc, #36]	; (80023a4 <HAL_UART_MspInit+0x9c>)
 800237e:	f001 f88b 	bl	8003498 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002382:	2200      	movs	r2, #0
 8002384:	2105      	movs	r1, #5
 8002386:	2026      	movs	r0, #38	; 0x26
 8002388:	f000 ffca 	bl	8003320 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800238c:	2026      	movs	r0, #38	; 0x26
 800238e:	f000 ffe3 	bl	8003358 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002392:	bf00      	nop
 8002394:	3728      	adds	r7, #40	; 0x28
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	40004400 	.word	0x40004400
 80023a0:	40023800 	.word	0x40023800
 80023a4:	40020000 	.word	0x40020000

080023a8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80023a8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80023e0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80023ac:	480d      	ldr	r0, [pc, #52]	; (80023e4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80023ae:	490e      	ldr	r1, [pc, #56]	; (80023e8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80023b0:	4a0e      	ldr	r2, [pc, #56]	; (80023ec <LoopFillZerobss+0x1e>)
  movs r3, #0
 80023b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023b4:	e002      	b.n	80023bc <LoopCopyDataInit>

080023b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023ba:	3304      	adds	r3, #4

080023bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023c0:	d3f9      	bcc.n	80023b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023c2:	4a0b      	ldr	r2, [pc, #44]	; (80023f0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80023c4:	4c0b      	ldr	r4, [pc, #44]	; (80023f4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80023c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023c8:	e001      	b.n	80023ce <LoopFillZerobss>

080023ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023cc:	3204      	adds	r2, #4

080023ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023d0:	d3fb      	bcc.n	80023ca <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80023d2:	f7ff fd7b 	bl	8001ecc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80023d6:	f004 fedf 	bl	8007198 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80023da:	f7ff fb01 	bl	80019e0 <main>
  bx  lr    
 80023de:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80023e0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80023e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023e8:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 80023ec:	0800731c 	.word	0x0800731c
  ldr r2, =_sbss
 80023f0:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 80023f4:	200084c0 	.word	0x200084c0

080023f8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023f8:	e7fe      	b.n	80023f8 <ADC_IRQHandler>
	...

080023fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002400:	4b0e      	ldr	r3, [pc, #56]	; (800243c <HAL_Init+0x40>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a0d      	ldr	r2, [pc, #52]	; (800243c <HAL_Init+0x40>)
 8002406:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800240a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800240c:	4b0b      	ldr	r3, [pc, #44]	; (800243c <HAL_Init+0x40>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a0a      	ldr	r2, [pc, #40]	; (800243c <HAL_Init+0x40>)
 8002412:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002416:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002418:	4b08      	ldr	r3, [pc, #32]	; (800243c <HAL_Init+0x40>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a07      	ldr	r2, [pc, #28]	; (800243c <HAL_Init+0x40>)
 800241e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002422:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002424:	2003      	movs	r0, #3
 8002426:	f000 ff70 	bl	800330a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800242a:	2005      	movs	r0, #5
 800242c:	f7ff fc6c 	bl	8001d08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002430:	f7ff fc3e 	bl	8001cb0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002434:	2300      	movs	r3, #0
}
 8002436:	4618      	mov	r0, r3
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	40023c00 	.word	0x40023c00

08002440 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002444:	4b06      	ldr	r3, [pc, #24]	; (8002460 <HAL_IncTick+0x20>)
 8002446:	781b      	ldrb	r3, [r3, #0]
 8002448:	461a      	mov	r2, r3
 800244a:	4b06      	ldr	r3, [pc, #24]	; (8002464 <HAL_IncTick+0x24>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4413      	add	r3, r2
 8002450:	4a04      	ldr	r2, [pc, #16]	; (8002464 <HAL_IncTick+0x24>)
 8002452:	6013      	str	r3, [r2, #0]
}
 8002454:	bf00      	nop
 8002456:	46bd      	mov	sp, r7
 8002458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245c:	4770      	bx	lr
 800245e:	bf00      	nop
 8002460:	20000034 	.word	0x20000034
 8002464:	20004628 	.word	0x20004628

08002468 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002468:	b480      	push	{r7}
 800246a:	af00      	add	r7, sp, #0
  return uwTick;
 800246c:	4b03      	ldr	r3, [pc, #12]	; (800247c <HAL_GetTick+0x14>)
 800246e:	681b      	ldr	r3, [r3, #0]
}
 8002470:	4618      	mov	r0, r3
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr
 800247a:	bf00      	nop
 800247c:	20004628 	.word	0x20004628

08002480 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b084      	sub	sp, #16
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d101      	bne.n	8002492 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	e0ed      	b.n	800266e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002498:	b2db      	uxtb	r3, r3
 800249a:	2b00      	cmp	r3, #0
 800249c:	d102      	bne.n	80024a4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800249e:	6878      	ldr	r0, [r7, #4]
 80024a0:	f7ff f99a 	bl	80017d8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	681a      	ldr	r2, [r3, #0]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f042 0201 	orr.w	r2, r2, #1
 80024b2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80024b4:	f7ff ffd8 	bl	8002468 <HAL_GetTick>
 80024b8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80024ba:	e012      	b.n	80024e2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80024bc:	f7ff ffd4 	bl	8002468 <HAL_GetTick>
 80024c0:	4602      	mov	r2, r0
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	2b0a      	cmp	r3, #10
 80024c8:	d90b      	bls.n	80024e2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024ce:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2205      	movs	r2, #5
 80024da:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80024de:	2301      	movs	r3, #1
 80024e0:	e0c5      	b.n	800266e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	f003 0301 	and.w	r3, r3, #1
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d0e5      	beq.n	80024bc <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	681a      	ldr	r2, [r3, #0]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f022 0202 	bic.w	r2, r2, #2
 80024fe:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002500:	f7ff ffb2 	bl	8002468 <HAL_GetTick>
 8002504:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002506:	e012      	b.n	800252e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002508:	f7ff ffae 	bl	8002468 <HAL_GetTick>
 800250c:	4602      	mov	r2, r0
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	1ad3      	subs	r3, r2, r3
 8002512:	2b0a      	cmp	r3, #10
 8002514:	d90b      	bls.n	800252e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800251a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2205      	movs	r2, #5
 8002526:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800252a:	2301      	movs	r3, #1
 800252c:	e09f      	b.n	800266e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	f003 0302 	and.w	r3, r3, #2
 8002538:	2b00      	cmp	r3, #0
 800253a:	d1e5      	bne.n	8002508 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	7e1b      	ldrb	r3, [r3, #24]
 8002540:	2b01      	cmp	r3, #1
 8002542:	d108      	bne.n	8002556 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	681a      	ldr	r2, [r3, #0]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002552:	601a      	str	r2, [r3, #0]
 8002554:	e007      	b.n	8002566 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	681a      	ldr	r2, [r3, #0]
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002564:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	7e5b      	ldrb	r3, [r3, #25]
 800256a:	2b01      	cmp	r3, #1
 800256c:	d108      	bne.n	8002580 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	681a      	ldr	r2, [r3, #0]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800257c:	601a      	str	r2, [r3, #0]
 800257e:	e007      	b.n	8002590 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800258e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	7e9b      	ldrb	r3, [r3, #26]
 8002594:	2b01      	cmp	r3, #1
 8002596:	d108      	bne.n	80025aa <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	681a      	ldr	r2, [r3, #0]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f042 0220 	orr.w	r2, r2, #32
 80025a6:	601a      	str	r2, [r3, #0]
 80025a8:	e007      	b.n	80025ba <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	681a      	ldr	r2, [r3, #0]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f022 0220 	bic.w	r2, r2, #32
 80025b8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	7edb      	ldrb	r3, [r3, #27]
 80025be:	2b01      	cmp	r3, #1
 80025c0:	d108      	bne.n	80025d4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	681a      	ldr	r2, [r3, #0]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f022 0210 	bic.w	r2, r2, #16
 80025d0:	601a      	str	r2, [r3, #0]
 80025d2:	e007      	b.n	80025e4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	681a      	ldr	r2, [r3, #0]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f042 0210 	orr.w	r2, r2, #16
 80025e2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	7f1b      	ldrb	r3, [r3, #28]
 80025e8:	2b01      	cmp	r3, #1
 80025ea:	d108      	bne.n	80025fe <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	681a      	ldr	r2, [r3, #0]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f042 0208 	orr.w	r2, r2, #8
 80025fa:	601a      	str	r2, [r3, #0]
 80025fc:	e007      	b.n	800260e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	681a      	ldr	r2, [r3, #0]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f022 0208 	bic.w	r2, r2, #8
 800260c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	7f5b      	ldrb	r3, [r3, #29]
 8002612:	2b01      	cmp	r3, #1
 8002614:	d108      	bne.n	8002628 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f042 0204 	orr.w	r2, r2, #4
 8002624:	601a      	str	r2, [r3, #0]
 8002626:	e007      	b.n	8002638 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f022 0204 	bic.w	r2, r2, #4
 8002636:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	689a      	ldr	r2, [r3, #8]
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	68db      	ldr	r3, [r3, #12]
 8002640:	431a      	orrs	r2, r3
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	691b      	ldr	r3, [r3, #16]
 8002646:	431a      	orrs	r2, r3
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	695b      	ldr	r3, [r3, #20]
 800264c:	ea42 0103 	orr.w	r1, r2, r3
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	1e5a      	subs	r2, r3, #1
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	430a      	orrs	r2, r1
 800265c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2200      	movs	r2, #0
 8002662:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2201      	movs	r2, #1
 8002668:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800266c:	2300      	movs	r3, #0
}
 800266e:	4618      	mov	r0, r3
 8002670:	3710      	adds	r7, #16
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}
	...

08002678 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8002678:	b480      	push	{r7}
 800267a:	b087      	sub	sp, #28
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
 8002680:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800268e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002690:	7cfb      	ldrb	r3, [r7, #19]
 8002692:	2b01      	cmp	r3, #1
 8002694:	d003      	beq.n	800269e <HAL_CAN_ConfigFilter+0x26>
 8002696:	7cfb      	ldrb	r3, [r7, #19]
 8002698:	2b02      	cmp	r3, #2
 800269a:	f040 80be 	bne.w	800281a <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800269e:	4b65      	ldr	r3, [pc, #404]	; (8002834 <HAL_CAN_ConfigFilter+0x1bc>)
 80026a0:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80026a2:	697b      	ldr	r3, [r7, #20]
 80026a4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80026a8:	f043 0201 	orr.w	r2, r3, #1
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80026b2:	697b      	ldr	r3, [r7, #20]
 80026b4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80026b8:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80026c2:	697b      	ldr	r3, [r7, #20]
 80026c4:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026cc:	021b      	lsls	r3, r3, #8
 80026ce:	431a      	orrs	r2, r3
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	695b      	ldr	r3, [r3, #20]
 80026da:	f003 031f 	and.w	r3, r3, #31
 80026de:	2201      	movs	r2, #1
 80026e0:	fa02 f303 	lsl.w	r3, r2, r3
 80026e4:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80026e6:	697b      	ldr	r3, [r7, #20]
 80026e8:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	43db      	mvns	r3, r3
 80026f0:	401a      	ands	r2, r3
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	69db      	ldr	r3, [r3, #28]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d123      	bne.n	8002748 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	43db      	mvns	r3, r3
 800270a:	401a      	ands	r2, r3
 800270c:	697b      	ldr	r3, [r7, #20]
 800270e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	68db      	ldr	r3, [r3, #12]
 8002716:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800271e:	683a      	ldr	r2, [r7, #0]
 8002720:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002722:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002724:	697b      	ldr	r3, [r7, #20]
 8002726:	3248      	adds	r2, #72	; 0x48
 8002728:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	689b      	ldr	r3, [r3, #8]
 8002730:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800273c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800273e:	6979      	ldr	r1, [r7, #20]
 8002740:	3348      	adds	r3, #72	; 0x48
 8002742:	00db      	lsls	r3, r3, #3
 8002744:	440b      	add	r3, r1
 8002746:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	69db      	ldr	r3, [r3, #28]
 800274c:	2b01      	cmp	r3, #1
 800274e:	d122      	bne.n	8002796 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	431a      	orrs	r2, r3
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800276c:	683a      	ldr	r2, [r7, #0]
 800276e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002770:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002772:	697b      	ldr	r3, [r7, #20]
 8002774:	3248      	adds	r2, #72	; 0x48
 8002776:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	689b      	ldr	r3, [r3, #8]
 800277e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	68db      	ldr	r3, [r3, #12]
 8002784:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800278a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800278c:	6979      	ldr	r1, [r7, #20]
 800278e:	3348      	adds	r3, #72	; 0x48
 8002790:	00db      	lsls	r3, r3, #3
 8002792:	440b      	add	r3, r1
 8002794:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	699b      	ldr	r3, [r3, #24]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d109      	bne.n	80027b2 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800279e:	697b      	ldr	r3, [r7, #20]
 80027a0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	43db      	mvns	r3, r3
 80027a8:	401a      	ands	r2, r3
 80027aa:	697b      	ldr	r3, [r7, #20]
 80027ac:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80027b0:	e007      	b.n	80027c2 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80027b2:	697b      	ldr	r3, [r7, #20]
 80027b4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	431a      	orrs	r2, r3
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	691b      	ldr	r3, [r3, #16]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d109      	bne.n	80027de <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80027ca:	697b      	ldr	r3, [r7, #20]
 80027cc:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	43db      	mvns	r3, r3
 80027d4:	401a      	ands	r2, r3
 80027d6:	697b      	ldr	r3, [r7, #20]
 80027d8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80027dc:	e007      	b.n	80027ee <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80027de:	697b      	ldr	r3, [r7, #20]
 80027e0:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	431a      	orrs	r2, r3
 80027e8:	697b      	ldr	r3, [r7, #20]
 80027ea:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	6a1b      	ldr	r3, [r3, #32]
 80027f2:	2b01      	cmp	r3, #1
 80027f4:	d107      	bne.n	8002806 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	431a      	orrs	r2, r3
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002806:	697b      	ldr	r3, [r7, #20]
 8002808:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800280c:	f023 0201 	bic.w	r2, r3, #1
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8002816:	2300      	movs	r3, #0
 8002818:	e006      	b.n	8002828 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800281e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002826:	2301      	movs	r3, #1
  }
}
 8002828:	4618      	mov	r0, r3
 800282a:	371c      	adds	r7, #28
 800282c:	46bd      	mov	sp, r7
 800282e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002832:	4770      	bx	lr
 8002834:	40006400 	.word	0x40006400

08002838 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b084      	sub	sp, #16
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002846:	b2db      	uxtb	r3, r3
 8002848:	2b01      	cmp	r3, #1
 800284a:	d12e      	bne.n	80028aa <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2202      	movs	r2, #2
 8002850:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	681a      	ldr	r2, [r3, #0]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f022 0201 	bic.w	r2, r2, #1
 8002862:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002864:	f7ff fe00 	bl	8002468 <HAL_GetTick>
 8002868:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800286a:	e012      	b.n	8002892 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800286c:	f7ff fdfc 	bl	8002468 <HAL_GetTick>
 8002870:	4602      	mov	r2, r0
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	1ad3      	subs	r3, r2, r3
 8002876:	2b0a      	cmp	r3, #10
 8002878:	d90b      	bls.n	8002892 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800287e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	2205      	movs	r2, #5
 800288a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800288e:	2301      	movs	r3, #1
 8002890:	e012      	b.n	80028b8 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	f003 0301 	and.w	r3, r3, #1
 800289c:	2b00      	cmp	r3, #0
 800289e:	d1e5      	bne.n	800286c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2200      	movs	r2, #0
 80028a4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80028a6:	2300      	movs	r3, #0
 80028a8:	e006      	b.n	80028b8 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ae:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80028b6:	2301      	movs	r3, #1
  }
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	3710      	adds	r7, #16
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}

080028c0 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b089      	sub	sp, #36	; 0x24
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	60f8      	str	r0, [r7, #12]
 80028c8:	60b9      	str	r1, [r7, #8]
 80028ca:	607a      	str	r2, [r7, #4]
 80028cc:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028d4:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80028de:	7ffb      	ldrb	r3, [r7, #31]
 80028e0:	2b01      	cmp	r3, #1
 80028e2:	d003      	beq.n	80028ec <HAL_CAN_AddTxMessage+0x2c>
 80028e4:	7ffb      	ldrb	r3, [r7, #31]
 80028e6:	2b02      	cmp	r3, #2
 80028e8:	f040 80b8 	bne.w	8002a5c <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80028ec:	69bb      	ldr	r3, [r7, #24]
 80028ee:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d10a      	bne.n	800290c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80028f6:	69bb      	ldr	r3, [r7, #24]
 80028f8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d105      	bne.n	800290c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002900:	69bb      	ldr	r3, [r7, #24]
 8002902:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002906:	2b00      	cmp	r3, #0
 8002908:	f000 80a0 	beq.w	8002a4c <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800290c:	69bb      	ldr	r3, [r7, #24]
 800290e:	0e1b      	lsrs	r3, r3, #24
 8002910:	f003 0303 	and.w	r3, r3, #3
 8002914:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	2b02      	cmp	r3, #2
 800291a:	d907      	bls.n	800292c <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002920:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	e09e      	b.n	8002a6a <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800292c:	2201      	movs	r2, #1
 800292e:	697b      	ldr	r3, [r7, #20]
 8002930:	409a      	lsls	r2, r3
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002936:	68bb      	ldr	r3, [r7, #8]
 8002938:	689b      	ldr	r3, [r3, #8]
 800293a:	2b00      	cmp	r3, #0
 800293c:	d10d      	bne.n	800295a <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800293e:	68bb      	ldr	r3, [r7, #8]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002948:	68f9      	ldr	r1, [r7, #12]
 800294a:	6809      	ldr	r1, [r1, #0]
 800294c:	431a      	orrs	r2, r3
 800294e:	697b      	ldr	r3, [r7, #20]
 8002950:	3318      	adds	r3, #24
 8002952:	011b      	lsls	r3, r3, #4
 8002954:	440b      	add	r3, r1
 8002956:	601a      	str	r2, [r3, #0]
 8002958:	e00f      	b.n	800297a <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800295a:	68bb      	ldr	r3, [r7, #8]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002960:	68bb      	ldr	r3, [r7, #8]
 8002962:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002964:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002966:	68bb      	ldr	r3, [r7, #8]
 8002968:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800296a:	68f9      	ldr	r1, [r7, #12]
 800296c:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800296e:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002970:	697b      	ldr	r3, [r7, #20]
 8002972:	3318      	adds	r3, #24
 8002974:	011b      	lsls	r3, r3, #4
 8002976:	440b      	add	r3, r1
 8002978:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	6819      	ldr	r1, [r3, #0]
 800297e:	68bb      	ldr	r3, [r7, #8]
 8002980:	691a      	ldr	r2, [r3, #16]
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	3318      	adds	r3, #24
 8002986:	011b      	lsls	r3, r3, #4
 8002988:	440b      	add	r3, r1
 800298a:	3304      	adds	r3, #4
 800298c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800298e:	68bb      	ldr	r3, [r7, #8]
 8002990:	7d1b      	ldrb	r3, [r3, #20]
 8002992:	2b01      	cmp	r3, #1
 8002994:	d111      	bne.n	80029ba <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681a      	ldr	r2, [r3, #0]
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	3318      	adds	r3, #24
 800299e:	011b      	lsls	r3, r3, #4
 80029a0:	4413      	add	r3, r2
 80029a2:	3304      	adds	r3, #4
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	68fa      	ldr	r2, [r7, #12]
 80029a8:	6811      	ldr	r1, [r2, #0]
 80029aa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80029ae:	697b      	ldr	r3, [r7, #20]
 80029b0:	3318      	adds	r3, #24
 80029b2:	011b      	lsls	r3, r3, #4
 80029b4:	440b      	add	r3, r1
 80029b6:	3304      	adds	r3, #4
 80029b8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	3307      	adds	r3, #7
 80029be:	781b      	ldrb	r3, [r3, #0]
 80029c0:	061a      	lsls	r2, r3, #24
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	3306      	adds	r3, #6
 80029c6:	781b      	ldrb	r3, [r3, #0]
 80029c8:	041b      	lsls	r3, r3, #16
 80029ca:	431a      	orrs	r2, r3
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	3305      	adds	r3, #5
 80029d0:	781b      	ldrb	r3, [r3, #0]
 80029d2:	021b      	lsls	r3, r3, #8
 80029d4:	4313      	orrs	r3, r2
 80029d6:	687a      	ldr	r2, [r7, #4]
 80029d8:	3204      	adds	r2, #4
 80029da:	7812      	ldrb	r2, [r2, #0]
 80029dc:	4610      	mov	r0, r2
 80029de:	68fa      	ldr	r2, [r7, #12]
 80029e0:	6811      	ldr	r1, [r2, #0]
 80029e2:	ea43 0200 	orr.w	r2, r3, r0
 80029e6:	697b      	ldr	r3, [r7, #20]
 80029e8:	011b      	lsls	r3, r3, #4
 80029ea:	440b      	add	r3, r1
 80029ec:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80029f0:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	3303      	adds	r3, #3
 80029f6:	781b      	ldrb	r3, [r3, #0]
 80029f8:	061a      	lsls	r2, r3, #24
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	3302      	adds	r3, #2
 80029fe:	781b      	ldrb	r3, [r3, #0]
 8002a00:	041b      	lsls	r3, r3, #16
 8002a02:	431a      	orrs	r2, r3
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	3301      	adds	r3, #1
 8002a08:	781b      	ldrb	r3, [r3, #0]
 8002a0a:	021b      	lsls	r3, r3, #8
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	687a      	ldr	r2, [r7, #4]
 8002a10:	7812      	ldrb	r2, [r2, #0]
 8002a12:	4610      	mov	r0, r2
 8002a14:	68fa      	ldr	r2, [r7, #12]
 8002a16:	6811      	ldr	r1, [r2, #0]
 8002a18:	ea43 0200 	orr.w	r2, r3, r0
 8002a1c:	697b      	ldr	r3, [r7, #20]
 8002a1e:	011b      	lsls	r3, r3, #4
 8002a20:	440b      	add	r3, r1
 8002a22:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8002a26:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681a      	ldr	r2, [r3, #0]
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	3318      	adds	r3, #24
 8002a30:	011b      	lsls	r3, r3, #4
 8002a32:	4413      	add	r3, r2
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	68fa      	ldr	r2, [r7, #12]
 8002a38:	6811      	ldr	r1, [r2, #0]
 8002a3a:	f043 0201 	orr.w	r2, r3, #1
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	3318      	adds	r3, #24
 8002a42:	011b      	lsls	r3, r3, #4
 8002a44:	440b      	add	r3, r1
 8002a46:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	e00e      	b.n	8002a6a <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a50:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	e006      	b.n	8002a6a <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a60:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002a68:	2301      	movs	r3, #1
  }
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	3724      	adds	r7, #36	; 0x24
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a74:	4770      	bx	lr

08002a76 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 8002a76:	b480      	push	{r7}
 8002a78:	b085      	sub	sp, #20
 8002a7a:	af00      	add	r7, sp, #0
 8002a7c:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a88:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8002a8a:	7afb      	ldrb	r3, [r7, #11]
 8002a8c:	2b01      	cmp	r3, #1
 8002a8e:	d002      	beq.n	8002a96 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8002a90:	7afb      	ldrb	r3, [r7, #11]
 8002a92:	2b02      	cmp	r3, #2
 8002a94:	d11d      	bne.n	8002ad2 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	689b      	ldr	r3, [r3, #8]
 8002a9c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d002      	beq.n	8002aaa <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	3301      	adds	r3, #1
 8002aa8:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d002      	beq.n	8002abe <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	3301      	adds	r3, #1
 8002abc:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d002      	beq.n	8002ad2 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	3301      	adds	r3, #1
 8002ad0:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
}
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	3714      	adds	r7, #20
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ade:	4770      	bx	lr

08002ae0 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b087      	sub	sp, #28
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	60f8      	str	r0, [r7, #12]
 8002ae8:	60b9      	str	r1, [r7, #8]
 8002aea:	607a      	str	r2, [r7, #4]
 8002aec:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002af4:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002af6:	7dfb      	ldrb	r3, [r7, #23]
 8002af8:	2b01      	cmp	r3, #1
 8002afa:	d003      	beq.n	8002b04 <HAL_CAN_GetRxMessage+0x24>
 8002afc:	7dfb      	ldrb	r3, [r7, #23]
 8002afe:	2b02      	cmp	r3, #2
 8002b00:	f040 80f3 	bne.w	8002cea <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002b04:	68bb      	ldr	r3, [r7, #8]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d10e      	bne.n	8002b28 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	68db      	ldr	r3, [r3, #12]
 8002b10:	f003 0303 	and.w	r3, r3, #3
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d116      	bne.n	8002b46 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b1c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002b24:	2301      	movs	r3, #1
 8002b26:	e0e7      	b.n	8002cf8 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	691b      	ldr	r3, [r3, #16]
 8002b2e:	f003 0303 	and.w	r3, r3, #3
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d107      	bne.n	8002b46 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b3a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	e0d8      	b.n	8002cf8 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681a      	ldr	r2, [r3, #0]
 8002b4a:	68bb      	ldr	r3, [r7, #8]
 8002b4c:	331b      	adds	r3, #27
 8002b4e:	011b      	lsls	r3, r3, #4
 8002b50:	4413      	add	r3, r2
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f003 0204 	and.w	r2, r3, #4
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d10c      	bne.n	8002b7e <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	331b      	adds	r3, #27
 8002b6c:	011b      	lsls	r3, r3, #4
 8002b6e:	4413      	add	r3, r2
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	0d5b      	lsrs	r3, r3, #21
 8002b74:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	601a      	str	r2, [r3, #0]
 8002b7c:	e00b      	b.n	8002b96 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	331b      	adds	r3, #27
 8002b86:	011b      	lsls	r3, r3, #4
 8002b88:	4413      	add	r3, r2
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	08db      	lsrs	r3, r3, #3
 8002b8e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681a      	ldr	r2, [r3, #0]
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	331b      	adds	r3, #27
 8002b9e:	011b      	lsls	r3, r3, #4
 8002ba0:	4413      	add	r3, r2
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f003 0202 	and.w	r2, r3, #2
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681a      	ldr	r2, [r3, #0]
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	331b      	adds	r3, #27
 8002bb4:	011b      	lsls	r3, r3, #4
 8002bb6:	4413      	add	r3, r2
 8002bb8:	3304      	adds	r3, #4
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f003 020f 	and.w	r2, r3, #15
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681a      	ldr	r2, [r3, #0]
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	331b      	adds	r3, #27
 8002bcc:	011b      	lsls	r3, r3, #4
 8002bce:	4413      	add	r3, r2
 8002bd0:	3304      	adds	r3, #4
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	0a1b      	lsrs	r3, r3, #8
 8002bd6:	b2da      	uxtb	r2, r3
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	68bb      	ldr	r3, [r7, #8]
 8002be2:	331b      	adds	r3, #27
 8002be4:	011b      	lsls	r3, r3, #4
 8002be6:	4413      	add	r3, r2
 8002be8:	3304      	adds	r3, #4
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	0c1b      	lsrs	r3, r3, #16
 8002bee:	b29a      	uxth	r2, r3
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681a      	ldr	r2, [r3, #0]
 8002bf8:	68bb      	ldr	r3, [r7, #8]
 8002bfa:	011b      	lsls	r3, r3, #4
 8002bfc:	4413      	add	r3, r2
 8002bfe:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	b2da      	uxtb	r2, r3
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	68bb      	ldr	r3, [r7, #8]
 8002c10:	011b      	lsls	r3, r3, #4
 8002c12:	4413      	add	r3, r2
 8002c14:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	0a1a      	lsrs	r2, r3, #8
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	3301      	adds	r3, #1
 8002c20:	b2d2      	uxtb	r2, r2
 8002c22:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681a      	ldr	r2, [r3, #0]
 8002c28:	68bb      	ldr	r3, [r7, #8]
 8002c2a:	011b      	lsls	r3, r3, #4
 8002c2c:	4413      	add	r3, r2
 8002c2e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	0c1a      	lsrs	r2, r3, #16
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	3302      	adds	r3, #2
 8002c3a:	b2d2      	uxtb	r2, r2
 8002c3c:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	68bb      	ldr	r3, [r7, #8]
 8002c44:	011b      	lsls	r3, r3, #4
 8002c46:	4413      	add	r3, r2
 8002c48:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	0e1a      	lsrs	r2, r3, #24
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	3303      	adds	r3, #3
 8002c54:	b2d2      	uxtb	r2, r2
 8002c56:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681a      	ldr	r2, [r3, #0]
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	011b      	lsls	r3, r3, #4
 8002c60:	4413      	add	r3, r2
 8002c62:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002c66:	681a      	ldr	r2, [r3, #0]
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	3304      	adds	r3, #4
 8002c6c:	b2d2      	uxtb	r2, r2
 8002c6e:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681a      	ldr	r2, [r3, #0]
 8002c74:	68bb      	ldr	r3, [r7, #8]
 8002c76:	011b      	lsls	r3, r3, #4
 8002c78:	4413      	add	r3, r2
 8002c7a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	0a1a      	lsrs	r2, r3, #8
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	3305      	adds	r3, #5
 8002c86:	b2d2      	uxtb	r2, r2
 8002c88:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	011b      	lsls	r3, r3, #4
 8002c92:	4413      	add	r3, r2
 8002c94:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	0c1a      	lsrs	r2, r3, #16
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	3306      	adds	r3, #6
 8002ca0:	b2d2      	uxtb	r2, r2
 8002ca2:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	011b      	lsls	r3, r3, #4
 8002cac:	4413      	add	r3, r2
 8002cae:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	0e1a      	lsrs	r2, r3, #24
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	3307      	adds	r3, #7
 8002cba:	b2d2      	uxtb	r2, r2
 8002cbc:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002cbe:	68bb      	ldr	r3, [r7, #8]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d108      	bne.n	8002cd6 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	68da      	ldr	r2, [r3, #12]
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f042 0220 	orr.w	r2, r2, #32
 8002cd2:	60da      	str	r2, [r3, #12]
 8002cd4:	e007      	b.n	8002ce6 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	691a      	ldr	r2, [r3, #16]
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f042 0220 	orr.w	r2, r2, #32
 8002ce4:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	e006      	b.n	8002cf8 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cee:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
  }
}
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	371c      	adds	r7, #28
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d02:	4770      	bx	lr

08002d04 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002d04:	b480      	push	{r7}
 8002d06:	b085      	sub	sp, #20
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
 8002d0c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d14:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002d16:	7bfb      	ldrb	r3, [r7, #15]
 8002d18:	2b01      	cmp	r3, #1
 8002d1a:	d002      	beq.n	8002d22 <HAL_CAN_ActivateNotification+0x1e>
 8002d1c:	7bfb      	ldrb	r3, [r7, #15]
 8002d1e:	2b02      	cmp	r3, #2
 8002d20:	d109      	bne.n	8002d36 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	6959      	ldr	r1, [r3, #20]
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	683a      	ldr	r2, [r7, #0]
 8002d2e:	430a      	orrs	r2, r1
 8002d30:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002d32:	2300      	movs	r3, #0
 8002d34:	e006      	b.n	8002d44 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d3a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002d42:	2301      	movs	r3, #1
  }
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	3714      	adds	r7, #20
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4e:	4770      	bx	lr

08002d50 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b08a      	sub	sp, #40	; 0x28
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	695b      	ldr	r3, [r3, #20]
 8002d62:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	689b      	ldr	r3, [r3, #8]
 8002d72:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	68db      	ldr	r3, [r3, #12]
 8002d7a:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	691b      	ldr	r3, [r3, #16]
 8002d82:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	699b      	ldr	r3, [r3, #24]
 8002d8a:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002d8c:	6a3b      	ldr	r3, [r7, #32]
 8002d8e:	f003 0301 	and.w	r3, r3, #1
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d07c      	beq.n	8002e90 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002d96:	69bb      	ldr	r3, [r7, #24]
 8002d98:	f003 0301 	and.w	r3, r3, #1
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d023      	beq.n	8002de8 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	2201      	movs	r2, #1
 8002da6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002da8:	69bb      	ldr	r3, [r7, #24]
 8002daa:	f003 0302 	and.w	r3, r3, #2
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d003      	beq.n	8002dba <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002db2:	6878      	ldr	r0, [r7, #4]
 8002db4:	f000 f983 	bl	80030be <HAL_CAN_TxMailbox0CompleteCallback>
 8002db8:	e016      	b.n	8002de8 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002dba:	69bb      	ldr	r3, [r7, #24]
 8002dbc:	f003 0304 	and.w	r3, r3, #4
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d004      	beq.n	8002dce <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002dca:	627b      	str	r3, [r7, #36]	; 0x24
 8002dcc:	e00c      	b.n	8002de8 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002dce:	69bb      	ldr	r3, [r7, #24]
 8002dd0:	f003 0308 	and.w	r3, r3, #8
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d004      	beq.n	8002de2 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dda:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002dde:	627b      	str	r3, [r7, #36]	; 0x24
 8002de0:	e002      	b.n	8002de8 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002de2:	6878      	ldr	r0, [r7, #4]
 8002de4:	f000 f989 	bl	80030fa <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002de8:	69bb      	ldr	r3, [r7, #24]
 8002dea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d024      	beq.n	8002e3c <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002dfa:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002dfc:	69bb      	ldr	r3, [r7, #24]
 8002dfe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d003      	beq.n	8002e0e <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002e06:	6878      	ldr	r0, [r7, #4]
 8002e08:	f000 f963 	bl	80030d2 <HAL_CAN_TxMailbox1CompleteCallback>
 8002e0c:	e016      	b.n	8002e3c <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002e0e:	69bb      	ldr	r3, [r7, #24]
 8002e10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d004      	beq.n	8002e22 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e1a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002e1e:	627b      	str	r3, [r7, #36]	; 0x24
 8002e20:	e00c      	b.n	8002e3c <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002e22:	69bb      	ldr	r3, [r7, #24]
 8002e24:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d004      	beq.n	8002e36 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e2e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e32:	627b      	str	r3, [r7, #36]	; 0x24
 8002e34:	e002      	b.n	8002e3c <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002e36:	6878      	ldr	r0, [r7, #4]
 8002e38:	f000 f969 	bl	800310e <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002e3c:	69bb      	ldr	r3, [r7, #24]
 8002e3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d024      	beq.n	8002e90 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002e4e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002e50:	69bb      	ldr	r3, [r7, #24]
 8002e52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d003      	beq.n	8002e62 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002e5a:	6878      	ldr	r0, [r7, #4]
 8002e5c:	f000 f943 	bl	80030e6 <HAL_CAN_TxMailbox2CompleteCallback>
 8002e60:	e016      	b.n	8002e90 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002e62:	69bb      	ldr	r3, [r7, #24]
 8002e64:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d004      	beq.n	8002e76 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002e72:	627b      	str	r3, [r7, #36]	; 0x24
 8002e74:	e00c      	b.n	8002e90 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002e76:	69bb      	ldr	r3, [r7, #24]
 8002e78:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d004      	beq.n	8002e8a <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e86:	627b      	str	r3, [r7, #36]	; 0x24
 8002e88:	e002      	b.n	8002e90 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002e8a:	6878      	ldr	r0, [r7, #4]
 8002e8c:	f000 f949 	bl	8003122 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002e90:	6a3b      	ldr	r3, [r7, #32]
 8002e92:	f003 0308 	and.w	r3, r3, #8
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d00c      	beq.n	8002eb4 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	f003 0310 	and.w	r3, r3, #16
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d007      	beq.n	8002eb4 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ea6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002eaa:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	2210      	movs	r2, #16
 8002eb2:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002eb4:	6a3b      	ldr	r3, [r7, #32]
 8002eb6:	f003 0304 	and.w	r3, r3, #4
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d00b      	beq.n	8002ed6 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002ebe:	697b      	ldr	r3, [r7, #20]
 8002ec0:	f003 0308 	and.w	r3, r3, #8
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d006      	beq.n	8002ed6 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	2208      	movs	r2, #8
 8002ece:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002ed0:	6878      	ldr	r0, [r7, #4]
 8002ed2:	f000 f930 	bl	8003136 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002ed6:	6a3b      	ldr	r3, [r7, #32]
 8002ed8:	f003 0302 	and.w	r3, r3, #2
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d009      	beq.n	8002ef4 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	68db      	ldr	r3, [r3, #12]
 8002ee6:	f003 0303 	and.w	r3, r3, #3
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d002      	beq.n	8002ef4 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002eee:	6878      	ldr	r0, [r7, #4]
 8002ef0:	f7fd ff0e 	bl	8000d10 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002ef4:	6a3b      	ldr	r3, [r7, #32]
 8002ef6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d00c      	beq.n	8002f18 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002efe:	693b      	ldr	r3, [r7, #16]
 8002f00:	f003 0310 	and.w	r3, r3, #16
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d007      	beq.n	8002f18 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f0a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002f0e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	2210      	movs	r2, #16
 8002f16:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002f18:	6a3b      	ldr	r3, [r7, #32]
 8002f1a:	f003 0320 	and.w	r3, r3, #32
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d00b      	beq.n	8002f3a <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002f22:	693b      	ldr	r3, [r7, #16]
 8002f24:	f003 0308 	and.w	r3, r3, #8
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d006      	beq.n	8002f3a <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	2208      	movs	r2, #8
 8002f32:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002f34:	6878      	ldr	r0, [r7, #4]
 8002f36:	f000 f912 	bl	800315e <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002f3a:	6a3b      	ldr	r3, [r7, #32]
 8002f3c:	f003 0310 	and.w	r3, r3, #16
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d009      	beq.n	8002f58 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	691b      	ldr	r3, [r3, #16]
 8002f4a:	f003 0303 	and.w	r3, r3, #3
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d002      	beq.n	8002f58 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002f52:	6878      	ldr	r0, [r7, #4]
 8002f54:	f000 f8f9 	bl	800314a <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002f58:	6a3b      	ldr	r3, [r7, #32]
 8002f5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d00b      	beq.n	8002f7a <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002f62:	69fb      	ldr	r3, [r7, #28]
 8002f64:	f003 0310 	and.w	r3, r3, #16
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d006      	beq.n	8002f7a <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	2210      	movs	r2, #16
 8002f72:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002f74:	6878      	ldr	r0, [r7, #4]
 8002f76:	f000 f8fc 	bl	8003172 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002f7a:	6a3b      	ldr	r3, [r7, #32]
 8002f7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d00b      	beq.n	8002f9c <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002f84:	69fb      	ldr	r3, [r7, #28]
 8002f86:	f003 0308 	and.w	r3, r3, #8
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d006      	beq.n	8002f9c <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	2208      	movs	r2, #8
 8002f94:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002f96:	6878      	ldr	r0, [r7, #4]
 8002f98:	f000 f8f5 	bl	8003186 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002f9c:	6a3b      	ldr	r3, [r7, #32]
 8002f9e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d07b      	beq.n	800309e <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002fa6:	69fb      	ldr	r3, [r7, #28]
 8002fa8:	f003 0304 	and.w	r3, r3, #4
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d072      	beq.n	8003096 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002fb0:	6a3b      	ldr	r3, [r7, #32]
 8002fb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d008      	beq.n	8002fcc <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d003      	beq.n	8002fcc <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fc6:	f043 0301 	orr.w	r3, r3, #1
 8002fca:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002fcc:	6a3b      	ldr	r3, [r7, #32]
 8002fce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d008      	beq.n	8002fe8 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d003      	beq.n	8002fe8 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fe2:	f043 0302 	orr.w	r3, r3, #2
 8002fe6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002fe8:	6a3b      	ldr	r3, [r7, #32]
 8002fea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d008      	beq.n	8003004 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d003      	beq.n	8003004 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ffe:	f043 0304 	orr.w	r3, r3, #4
 8003002:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003004:	6a3b      	ldr	r3, [r7, #32]
 8003006:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800300a:	2b00      	cmp	r3, #0
 800300c:	d043      	beq.n	8003096 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003014:	2b00      	cmp	r3, #0
 8003016:	d03e      	beq.n	8003096 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800301e:	2b60      	cmp	r3, #96	; 0x60
 8003020:	d02b      	beq.n	800307a <HAL_CAN_IRQHandler+0x32a>
 8003022:	2b60      	cmp	r3, #96	; 0x60
 8003024:	d82e      	bhi.n	8003084 <HAL_CAN_IRQHandler+0x334>
 8003026:	2b50      	cmp	r3, #80	; 0x50
 8003028:	d022      	beq.n	8003070 <HAL_CAN_IRQHandler+0x320>
 800302a:	2b50      	cmp	r3, #80	; 0x50
 800302c:	d82a      	bhi.n	8003084 <HAL_CAN_IRQHandler+0x334>
 800302e:	2b40      	cmp	r3, #64	; 0x40
 8003030:	d019      	beq.n	8003066 <HAL_CAN_IRQHandler+0x316>
 8003032:	2b40      	cmp	r3, #64	; 0x40
 8003034:	d826      	bhi.n	8003084 <HAL_CAN_IRQHandler+0x334>
 8003036:	2b30      	cmp	r3, #48	; 0x30
 8003038:	d010      	beq.n	800305c <HAL_CAN_IRQHandler+0x30c>
 800303a:	2b30      	cmp	r3, #48	; 0x30
 800303c:	d822      	bhi.n	8003084 <HAL_CAN_IRQHandler+0x334>
 800303e:	2b10      	cmp	r3, #16
 8003040:	d002      	beq.n	8003048 <HAL_CAN_IRQHandler+0x2f8>
 8003042:	2b20      	cmp	r3, #32
 8003044:	d005      	beq.n	8003052 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003046:	e01d      	b.n	8003084 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800304a:	f043 0308 	orr.w	r3, r3, #8
 800304e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003050:	e019      	b.n	8003086 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003054:	f043 0310 	orr.w	r3, r3, #16
 8003058:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800305a:	e014      	b.n	8003086 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800305c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800305e:	f043 0320 	orr.w	r3, r3, #32
 8003062:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003064:	e00f      	b.n	8003086 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003068:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800306c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800306e:	e00a      	b.n	8003086 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003072:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003076:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003078:	e005      	b.n	8003086 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800307a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800307c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003080:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003082:	e000      	b.n	8003086 <HAL_CAN_IRQHandler+0x336>
            break;
 8003084:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	699a      	ldr	r2, [r3, #24]
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003094:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	2204      	movs	r2, #4
 800309c:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800309e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d008      	beq.n	80030b6 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80030a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030aa:	431a      	orrs	r2, r3
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80030b0:	6878      	ldr	r0, [r7, #4]
 80030b2:	f000 f872 	bl	800319a <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80030b6:	bf00      	nop
 80030b8:	3728      	adds	r7, #40	; 0x28
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}

080030be <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80030be:	b480      	push	{r7}
 80030c0:	b083      	sub	sp, #12
 80030c2:	af00      	add	r7, sp, #0
 80030c4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80030c6:	bf00      	nop
 80030c8:	370c      	adds	r7, #12
 80030ca:	46bd      	mov	sp, r7
 80030cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d0:	4770      	bx	lr

080030d2 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80030d2:	b480      	push	{r7}
 80030d4:	b083      	sub	sp, #12
 80030d6:	af00      	add	r7, sp, #0
 80030d8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80030da:	bf00      	nop
 80030dc:	370c      	adds	r7, #12
 80030de:	46bd      	mov	sp, r7
 80030e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e4:	4770      	bx	lr

080030e6 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80030e6:	b480      	push	{r7}
 80030e8:	b083      	sub	sp, #12
 80030ea:	af00      	add	r7, sp, #0
 80030ec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80030ee:	bf00      	nop
 80030f0:	370c      	adds	r7, #12
 80030f2:	46bd      	mov	sp, r7
 80030f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f8:	4770      	bx	lr

080030fa <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80030fa:	b480      	push	{r7}
 80030fc:	b083      	sub	sp, #12
 80030fe:	af00      	add	r7, sp, #0
 8003100:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003102:	bf00      	nop
 8003104:	370c      	adds	r7, #12
 8003106:	46bd      	mov	sp, r7
 8003108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310c:	4770      	bx	lr

0800310e <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800310e:	b480      	push	{r7}
 8003110:	b083      	sub	sp, #12
 8003112:	af00      	add	r7, sp, #0
 8003114:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003116:	bf00      	nop
 8003118:	370c      	adds	r7, #12
 800311a:	46bd      	mov	sp, r7
 800311c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003120:	4770      	bx	lr

08003122 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003122:	b480      	push	{r7}
 8003124:	b083      	sub	sp, #12
 8003126:	af00      	add	r7, sp, #0
 8003128:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800312a:	bf00      	nop
 800312c:	370c      	adds	r7, #12
 800312e:	46bd      	mov	sp, r7
 8003130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003134:	4770      	bx	lr

08003136 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003136:	b480      	push	{r7}
 8003138:	b083      	sub	sp, #12
 800313a:	af00      	add	r7, sp, #0
 800313c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800313e:	bf00      	nop
 8003140:	370c      	adds	r7, #12
 8003142:	46bd      	mov	sp, r7
 8003144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003148:	4770      	bx	lr

0800314a <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800314a:	b480      	push	{r7}
 800314c:	b083      	sub	sp, #12
 800314e:	af00      	add	r7, sp, #0
 8003150:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003152:	bf00      	nop
 8003154:	370c      	adds	r7, #12
 8003156:	46bd      	mov	sp, r7
 8003158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315c:	4770      	bx	lr

0800315e <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800315e:	b480      	push	{r7}
 8003160:	b083      	sub	sp, #12
 8003162:	af00      	add	r7, sp, #0
 8003164:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003166:	bf00      	nop
 8003168:	370c      	adds	r7, #12
 800316a:	46bd      	mov	sp, r7
 800316c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003170:	4770      	bx	lr

08003172 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003172:	b480      	push	{r7}
 8003174:	b083      	sub	sp, #12
 8003176:	af00      	add	r7, sp, #0
 8003178:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800317a:	bf00      	nop
 800317c:	370c      	adds	r7, #12
 800317e:	46bd      	mov	sp, r7
 8003180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003184:	4770      	bx	lr

08003186 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003186:	b480      	push	{r7}
 8003188:	b083      	sub	sp, #12
 800318a:	af00      	add	r7, sp, #0
 800318c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800318e:	bf00      	nop
 8003190:	370c      	adds	r7, #12
 8003192:	46bd      	mov	sp, r7
 8003194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003198:	4770      	bx	lr

0800319a <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800319a:	b480      	push	{r7}
 800319c:	b083      	sub	sp, #12
 800319e:	af00      	add	r7, sp, #0
 80031a0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80031a2:	bf00      	nop
 80031a4:	370c      	adds	r7, #12
 80031a6:	46bd      	mov	sp, r7
 80031a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ac:	4770      	bx	lr
	...

080031b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b085      	sub	sp, #20
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	f003 0307 	and.w	r3, r3, #7
 80031be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031c0:	4b0c      	ldr	r3, [pc, #48]	; (80031f4 <__NVIC_SetPriorityGrouping+0x44>)
 80031c2:	68db      	ldr	r3, [r3, #12]
 80031c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031c6:	68ba      	ldr	r2, [r7, #8]
 80031c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80031cc:	4013      	ands	r3, r2
 80031ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80031dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80031e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031e2:	4a04      	ldr	r2, [pc, #16]	; (80031f4 <__NVIC_SetPriorityGrouping+0x44>)
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	60d3      	str	r3, [r2, #12]
}
 80031e8:	bf00      	nop
 80031ea:	3714      	adds	r7, #20
 80031ec:	46bd      	mov	sp, r7
 80031ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f2:	4770      	bx	lr
 80031f4:	e000ed00 	.word	0xe000ed00

080031f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031f8:	b480      	push	{r7}
 80031fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031fc:	4b04      	ldr	r3, [pc, #16]	; (8003210 <__NVIC_GetPriorityGrouping+0x18>)
 80031fe:	68db      	ldr	r3, [r3, #12]
 8003200:	0a1b      	lsrs	r3, r3, #8
 8003202:	f003 0307 	and.w	r3, r3, #7
}
 8003206:	4618      	mov	r0, r3
 8003208:	46bd      	mov	sp, r7
 800320a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320e:	4770      	bx	lr
 8003210:	e000ed00 	.word	0xe000ed00

08003214 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003214:	b480      	push	{r7}
 8003216:	b083      	sub	sp, #12
 8003218:	af00      	add	r7, sp, #0
 800321a:	4603      	mov	r3, r0
 800321c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800321e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003222:	2b00      	cmp	r3, #0
 8003224:	db0b      	blt.n	800323e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003226:	79fb      	ldrb	r3, [r7, #7]
 8003228:	f003 021f 	and.w	r2, r3, #31
 800322c:	4907      	ldr	r1, [pc, #28]	; (800324c <__NVIC_EnableIRQ+0x38>)
 800322e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003232:	095b      	lsrs	r3, r3, #5
 8003234:	2001      	movs	r0, #1
 8003236:	fa00 f202 	lsl.w	r2, r0, r2
 800323a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800323e:	bf00      	nop
 8003240:	370c      	adds	r7, #12
 8003242:	46bd      	mov	sp, r7
 8003244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003248:	4770      	bx	lr
 800324a:	bf00      	nop
 800324c:	e000e100 	.word	0xe000e100

08003250 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003250:	b480      	push	{r7}
 8003252:	b083      	sub	sp, #12
 8003254:	af00      	add	r7, sp, #0
 8003256:	4603      	mov	r3, r0
 8003258:	6039      	str	r1, [r7, #0]
 800325a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800325c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003260:	2b00      	cmp	r3, #0
 8003262:	db0a      	blt.n	800327a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	b2da      	uxtb	r2, r3
 8003268:	490c      	ldr	r1, [pc, #48]	; (800329c <__NVIC_SetPriority+0x4c>)
 800326a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800326e:	0112      	lsls	r2, r2, #4
 8003270:	b2d2      	uxtb	r2, r2
 8003272:	440b      	add	r3, r1
 8003274:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003278:	e00a      	b.n	8003290 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	b2da      	uxtb	r2, r3
 800327e:	4908      	ldr	r1, [pc, #32]	; (80032a0 <__NVIC_SetPriority+0x50>)
 8003280:	79fb      	ldrb	r3, [r7, #7]
 8003282:	f003 030f 	and.w	r3, r3, #15
 8003286:	3b04      	subs	r3, #4
 8003288:	0112      	lsls	r2, r2, #4
 800328a:	b2d2      	uxtb	r2, r2
 800328c:	440b      	add	r3, r1
 800328e:	761a      	strb	r2, [r3, #24]
}
 8003290:	bf00      	nop
 8003292:	370c      	adds	r7, #12
 8003294:	46bd      	mov	sp, r7
 8003296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329a:	4770      	bx	lr
 800329c:	e000e100 	.word	0xe000e100
 80032a0:	e000ed00 	.word	0xe000ed00

080032a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b089      	sub	sp, #36	; 0x24
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	60f8      	str	r0, [r7, #12]
 80032ac:	60b9      	str	r1, [r7, #8]
 80032ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	f003 0307 	and.w	r3, r3, #7
 80032b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032b8:	69fb      	ldr	r3, [r7, #28]
 80032ba:	f1c3 0307 	rsb	r3, r3, #7
 80032be:	2b04      	cmp	r3, #4
 80032c0:	bf28      	it	cs
 80032c2:	2304      	movcs	r3, #4
 80032c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032c6:	69fb      	ldr	r3, [r7, #28]
 80032c8:	3304      	adds	r3, #4
 80032ca:	2b06      	cmp	r3, #6
 80032cc:	d902      	bls.n	80032d4 <NVIC_EncodePriority+0x30>
 80032ce:	69fb      	ldr	r3, [r7, #28]
 80032d0:	3b03      	subs	r3, #3
 80032d2:	e000      	b.n	80032d6 <NVIC_EncodePriority+0x32>
 80032d4:	2300      	movs	r3, #0
 80032d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032d8:	f04f 32ff 	mov.w	r2, #4294967295
 80032dc:	69bb      	ldr	r3, [r7, #24]
 80032de:	fa02 f303 	lsl.w	r3, r2, r3
 80032e2:	43da      	mvns	r2, r3
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	401a      	ands	r2, r3
 80032e8:	697b      	ldr	r3, [r7, #20]
 80032ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032ec:	f04f 31ff 	mov.w	r1, #4294967295
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	fa01 f303 	lsl.w	r3, r1, r3
 80032f6:	43d9      	mvns	r1, r3
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032fc:	4313      	orrs	r3, r2
         );
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3724      	adds	r7, #36	; 0x24
 8003302:	46bd      	mov	sp, r7
 8003304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003308:	4770      	bx	lr

0800330a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800330a:	b580      	push	{r7, lr}
 800330c:	b082      	sub	sp, #8
 800330e:	af00      	add	r7, sp, #0
 8003310:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003312:	6878      	ldr	r0, [r7, #4]
 8003314:	f7ff ff4c 	bl	80031b0 <__NVIC_SetPriorityGrouping>
}
 8003318:	bf00      	nop
 800331a:	3708      	adds	r7, #8
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}

08003320 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003320:	b580      	push	{r7, lr}
 8003322:	b086      	sub	sp, #24
 8003324:	af00      	add	r7, sp, #0
 8003326:	4603      	mov	r3, r0
 8003328:	60b9      	str	r1, [r7, #8]
 800332a:	607a      	str	r2, [r7, #4]
 800332c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800332e:	2300      	movs	r3, #0
 8003330:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003332:	f7ff ff61 	bl	80031f8 <__NVIC_GetPriorityGrouping>
 8003336:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003338:	687a      	ldr	r2, [r7, #4]
 800333a:	68b9      	ldr	r1, [r7, #8]
 800333c:	6978      	ldr	r0, [r7, #20]
 800333e:	f7ff ffb1 	bl	80032a4 <NVIC_EncodePriority>
 8003342:	4602      	mov	r2, r0
 8003344:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003348:	4611      	mov	r1, r2
 800334a:	4618      	mov	r0, r3
 800334c:	f7ff ff80 	bl	8003250 <__NVIC_SetPriority>
}
 8003350:	bf00      	nop
 8003352:	3718      	adds	r7, #24
 8003354:	46bd      	mov	sp, r7
 8003356:	bd80      	pop	{r7, pc}

08003358 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b082      	sub	sp, #8
 800335c:	af00      	add	r7, sp, #0
 800335e:	4603      	mov	r3, r0
 8003360:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003362:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003366:	4618      	mov	r0, r3
 8003368:	f7ff ff54 	bl	8003214 <__NVIC_EnableIRQ>
}
 800336c:	bf00      	nop
 800336e:	3708      	adds	r7, #8
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}

08003374 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b084      	sub	sp, #16
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003380:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003382:	f7ff f871 	bl	8002468 <HAL_GetTick>
 8003386:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800338e:	b2db      	uxtb	r3, r3
 8003390:	2b02      	cmp	r3, #2
 8003392:	d008      	beq.n	80033a6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2280      	movs	r2, #128	; 0x80
 8003398:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2200      	movs	r2, #0
 800339e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e052      	b.n	800344c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	681a      	ldr	r2, [r3, #0]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f022 0216 	bic.w	r2, r2, #22
 80033b4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	695a      	ldr	r2, [r3, #20]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80033c4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d103      	bne.n	80033d6 <HAL_DMA_Abort+0x62>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d007      	beq.n	80033e6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	681a      	ldr	r2, [r3, #0]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f022 0208 	bic.w	r2, r2, #8
 80033e4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	681a      	ldr	r2, [r3, #0]
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f022 0201 	bic.w	r2, r2, #1
 80033f4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80033f6:	e013      	b.n	8003420 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80033f8:	f7ff f836 	bl	8002468 <HAL_GetTick>
 80033fc:	4602      	mov	r2, r0
 80033fe:	68bb      	ldr	r3, [r7, #8]
 8003400:	1ad3      	subs	r3, r2, r3
 8003402:	2b05      	cmp	r3, #5
 8003404:	d90c      	bls.n	8003420 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2220      	movs	r2, #32
 800340a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2203      	movs	r2, #3
 8003410:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2200      	movs	r2, #0
 8003418:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800341c:	2303      	movs	r3, #3
 800341e:	e015      	b.n	800344c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f003 0301 	and.w	r3, r3, #1
 800342a:	2b00      	cmp	r3, #0
 800342c:	d1e4      	bne.n	80033f8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003432:	223f      	movs	r2, #63	; 0x3f
 8003434:	409a      	lsls	r2, r3
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2201      	movs	r2, #1
 800343e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2200      	movs	r2, #0
 8003446:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800344a:	2300      	movs	r3, #0
}
 800344c:	4618      	mov	r0, r3
 800344e:	3710      	adds	r7, #16
 8003450:	46bd      	mov	sp, r7
 8003452:	bd80      	pop	{r7, pc}

08003454 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003454:	b480      	push	{r7}
 8003456:	b083      	sub	sp, #12
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003462:	b2db      	uxtb	r3, r3
 8003464:	2b02      	cmp	r3, #2
 8003466:	d004      	beq.n	8003472 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2280      	movs	r2, #128	; 0x80
 800346c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800346e:	2301      	movs	r3, #1
 8003470:	e00c      	b.n	800348c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2205      	movs	r2, #5
 8003476:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	681a      	ldr	r2, [r3, #0]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f022 0201 	bic.w	r2, r2, #1
 8003488:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800348a:	2300      	movs	r3, #0
}
 800348c:	4618      	mov	r0, r3
 800348e:	370c      	adds	r7, #12
 8003490:	46bd      	mov	sp, r7
 8003492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003496:	4770      	bx	lr

08003498 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003498:	b480      	push	{r7}
 800349a:	b089      	sub	sp, #36	; 0x24
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
 80034a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80034a2:	2300      	movs	r3, #0
 80034a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80034a6:	2300      	movs	r3, #0
 80034a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80034aa:	2300      	movs	r3, #0
 80034ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034ae:	2300      	movs	r3, #0
 80034b0:	61fb      	str	r3, [r7, #28]
 80034b2:	e165      	b.n	8003780 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80034b4:	2201      	movs	r2, #1
 80034b6:	69fb      	ldr	r3, [r7, #28]
 80034b8:	fa02 f303 	lsl.w	r3, r2, r3
 80034bc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	697a      	ldr	r2, [r7, #20]
 80034c4:	4013      	ands	r3, r2
 80034c6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80034c8:	693a      	ldr	r2, [r7, #16]
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	429a      	cmp	r2, r3
 80034ce:	f040 8154 	bne.w	800377a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	f003 0303 	and.w	r3, r3, #3
 80034da:	2b01      	cmp	r3, #1
 80034dc:	d005      	beq.n	80034ea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80034e6:	2b02      	cmp	r3, #2
 80034e8:	d130      	bne.n	800354c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80034f0:	69fb      	ldr	r3, [r7, #28]
 80034f2:	005b      	lsls	r3, r3, #1
 80034f4:	2203      	movs	r2, #3
 80034f6:	fa02 f303 	lsl.w	r3, r2, r3
 80034fa:	43db      	mvns	r3, r3
 80034fc:	69ba      	ldr	r2, [r7, #24]
 80034fe:	4013      	ands	r3, r2
 8003500:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	68da      	ldr	r2, [r3, #12]
 8003506:	69fb      	ldr	r3, [r7, #28]
 8003508:	005b      	lsls	r3, r3, #1
 800350a:	fa02 f303 	lsl.w	r3, r2, r3
 800350e:	69ba      	ldr	r2, [r7, #24]
 8003510:	4313      	orrs	r3, r2
 8003512:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	69ba      	ldr	r2, [r7, #24]
 8003518:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003520:	2201      	movs	r2, #1
 8003522:	69fb      	ldr	r3, [r7, #28]
 8003524:	fa02 f303 	lsl.w	r3, r2, r3
 8003528:	43db      	mvns	r3, r3
 800352a:	69ba      	ldr	r2, [r7, #24]
 800352c:	4013      	ands	r3, r2
 800352e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	091b      	lsrs	r3, r3, #4
 8003536:	f003 0201 	and.w	r2, r3, #1
 800353a:	69fb      	ldr	r3, [r7, #28]
 800353c:	fa02 f303 	lsl.w	r3, r2, r3
 8003540:	69ba      	ldr	r2, [r7, #24]
 8003542:	4313      	orrs	r3, r2
 8003544:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	69ba      	ldr	r2, [r7, #24]
 800354a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	f003 0303 	and.w	r3, r3, #3
 8003554:	2b03      	cmp	r3, #3
 8003556:	d017      	beq.n	8003588 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	68db      	ldr	r3, [r3, #12]
 800355c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800355e:	69fb      	ldr	r3, [r7, #28]
 8003560:	005b      	lsls	r3, r3, #1
 8003562:	2203      	movs	r2, #3
 8003564:	fa02 f303 	lsl.w	r3, r2, r3
 8003568:	43db      	mvns	r3, r3
 800356a:	69ba      	ldr	r2, [r7, #24]
 800356c:	4013      	ands	r3, r2
 800356e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	689a      	ldr	r2, [r3, #8]
 8003574:	69fb      	ldr	r3, [r7, #28]
 8003576:	005b      	lsls	r3, r3, #1
 8003578:	fa02 f303 	lsl.w	r3, r2, r3
 800357c:	69ba      	ldr	r2, [r7, #24]
 800357e:	4313      	orrs	r3, r2
 8003580:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	69ba      	ldr	r2, [r7, #24]
 8003586:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	f003 0303 	and.w	r3, r3, #3
 8003590:	2b02      	cmp	r3, #2
 8003592:	d123      	bne.n	80035dc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003594:	69fb      	ldr	r3, [r7, #28]
 8003596:	08da      	lsrs	r2, r3, #3
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	3208      	adds	r2, #8
 800359c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80035a2:	69fb      	ldr	r3, [r7, #28]
 80035a4:	f003 0307 	and.w	r3, r3, #7
 80035a8:	009b      	lsls	r3, r3, #2
 80035aa:	220f      	movs	r2, #15
 80035ac:	fa02 f303 	lsl.w	r3, r2, r3
 80035b0:	43db      	mvns	r3, r3
 80035b2:	69ba      	ldr	r2, [r7, #24]
 80035b4:	4013      	ands	r3, r2
 80035b6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	691a      	ldr	r2, [r3, #16]
 80035bc:	69fb      	ldr	r3, [r7, #28]
 80035be:	f003 0307 	and.w	r3, r3, #7
 80035c2:	009b      	lsls	r3, r3, #2
 80035c4:	fa02 f303 	lsl.w	r3, r2, r3
 80035c8:	69ba      	ldr	r2, [r7, #24]
 80035ca:	4313      	orrs	r3, r2
 80035cc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80035ce:	69fb      	ldr	r3, [r7, #28]
 80035d0:	08da      	lsrs	r2, r3, #3
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	3208      	adds	r2, #8
 80035d6:	69b9      	ldr	r1, [r7, #24]
 80035d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80035e2:	69fb      	ldr	r3, [r7, #28]
 80035e4:	005b      	lsls	r3, r3, #1
 80035e6:	2203      	movs	r2, #3
 80035e8:	fa02 f303 	lsl.w	r3, r2, r3
 80035ec:	43db      	mvns	r3, r3
 80035ee:	69ba      	ldr	r2, [r7, #24]
 80035f0:	4013      	ands	r3, r2
 80035f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	f003 0203 	and.w	r2, r3, #3
 80035fc:	69fb      	ldr	r3, [r7, #28]
 80035fe:	005b      	lsls	r3, r3, #1
 8003600:	fa02 f303 	lsl.w	r3, r2, r3
 8003604:	69ba      	ldr	r2, [r7, #24]
 8003606:	4313      	orrs	r3, r2
 8003608:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	69ba      	ldr	r2, [r7, #24]
 800360e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003618:	2b00      	cmp	r3, #0
 800361a:	f000 80ae 	beq.w	800377a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800361e:	2300      	movs	r3, #0
 8003620:	60fb      	str	r3, [r7, #12]
 8003622:	4b5d      	ldr	r3, [pc, #372]	; (8003798 <HAL_GPIO_Init+0x300>)
 8003624:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003626:	4a5c      	ldr	r2, [pc, #368]	; (8003798 <HAL_GPIO_Init+0x300>)
 8003628:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800362c:	6453      	str	r3, [r2, #68]	; 0x44
 800362e:	4b5a      	ldr	r3, [pc, #360]	; (8003798 <HAL_GPIO_Init+0x300>)
 8003630:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003632:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003636:	60fb      	str	r3, [r7, #12]
 8003638:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800363a:	4a58      	ldr	r2, [pc, #352]	; (800379c <HAL_GPIO_Init+0x304>)
 800363c:	69fb      	ldr	r3, [r7, #28]
 800363e:	089b      	lsrs	r3, r3, #2
 8003640:	3302      	adds	r3, #2
 8003642:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003646:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003648:	69fb      	ldr	r3, [r7, #28]
 800364a:	f003 0303 	and.w	r3, r3, #3
 800364e:	009b      	lsls	r3, r3, #2
 8003650:	220f      	movs	r2, #15
 8003652:	fa02 f303 	lsl.w	r3, r2, r3
 8003656:	43db      	mvns	r3, r3
 8003658:	69ba      	ldr	r2, [r7, #24]
 800365a:	4013      	ands	r3, r2
 800365c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	4a4f      	ldr	r2, [pc, #316]	; (80037a0 <HAL_GPIO_Init+0x308>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d025      	beq.n	80036b2 <HAL_GPIO_Init+0x21a>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	4a4e      	ldr	r2, [pc, #312]	; (80037a4 <HAL_GPIO_Init+0x30c>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d01f      	beq.n	80036ae <HAL_GPIO_Init+0x216>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	4a4d      	ldr	r2, [pc, #308]	; (80037a8 <HAL_GPIO_Init+0x310>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d019      	beq.n	80036aa <HAL_GPIO_Init+0x212>
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	4a4c      	ldr	r2, [pc, #304]	; (80037ac <HAL_GPIO_Init+0x314>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d013      	beq.n	80036a6 <HAL_GPIO_Init+0x20e>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	4a4b      	ldr	r2, [pc, #300]	; (80037b0 <HAL_GPIO_Init+0x318>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d00d      	beq.n	80036a2 <HAL_GPIO_Init+0x20a>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	4a4a      	ldr	r2, [pc, #296]	; (80037b4 <HAL_GPIO_Init+0x31c>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d007      	beq.n	800369e <HAL_GPIO_Init+0x206>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	4a49      	ldr	r2, [pc, #292]	; (80037b8 <HAL_GPIO_Init+0x320>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d101      	bne.n	800369a <HAL_GPIO_Init+0x202>
 8003696:	2306      	movs	r3, #6
 8003698:	e00c      	b.n	80036b4 <HAL_GPIO_Init+0x21c>
 800369a:	2307      	movs	r3, #7
 800369c:	e00a      	b.n	80036b4 <HAL_GPIO_Init+0x21c>
 800369e:	2305      	movs	r3, #5
 80036a0:	e008      	b.n	80036b4 <HAL_GPIO_Init+0x21c>
 80036a2:	2304      	movs	r3, #4
 80036a4:	e006      	b.n	80036b4 <HAL_GPIO_Init+0x21c>
 80036a6:	2303      	movs	r3, #3
 80036a8:	e004      	b.n	80036b4 <HAL_GPIO_Init+0x21c>
 80036aa:	2302      	movs	r3, #2
 80036ac:	e002      	b.n	80036b4 <HAL_GPIO_Init+0x21c>
 80036ae:	2301      	movs	r3, #1
 80036b0:	e000      	b.n	80036b4 <HAL_GPIO_Init+0x21c>
 80036b2:	2300      	movs	r3, #0
 80036b4:	69fa      	ldr	r2, [r7, #28]
 80036b6:	f002 0203 	and.w	r2, r2, #3
 80036ba:	0092      	lsls	r2, r2, #2
 80036bc:	4093      	lsls	r3, r2
 80036be:	69ba      	ldr	r2, [r7, #24]
 80036c0:	4313      	orrs	r3, r2
 80036c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80036c4:	4935      	ldr	r1, [pc, #212]	; (800379c <HAL_GPIO_Init+0x304>)
 80036c6:	69fb      	ldr	r3, [r7, #28]
 80036c8:	089b      	lsrs	r3, r3, #2
 80036ca:	3302      	adds	r3, #2
 80036cc:	69ba      	ldr	r2, [r7, #24]
 80036ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80036d2:	4b3a      	ldr	r3, [pc, #232]	; (80037bc <HAL_GPIO_Init+0x324>)
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036d8:	693b      	ldr	r3, [r7, #16]
 80036da:	43db      	mvns	r3, r3
 80036dc:	69ba      	ldr	r2, [r7, #24]
 80036de:	4013      	ands	r3, r2
 80036e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d003      	beq.n	80036f6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80036ee:	69ba      	ldr	r2, [r7, #24]
 80036f0:	693b      	ldr	r3, [r7, #16]
 80036f2:	4313      	orrs	r3, r2
 80036f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80036f6:	4a31      	ldr	r2, [pc, #196]	; (80037bc <HAL_GPIO_Init+0x324>)
 80036f8:	69bb      	ldr	r3, [r7, #24]
 80036fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80036fc:	4b2f      	ldr	r3, [pc, #188]	; (80037bc <HAL_GPIO_Init+0x324>)
 80036fe:	68db      	ldr	r3, [r3, #12]
 8003700:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	43db      	mvns	r3, r3
 8003706:	69ba      	ldr	r2, [r7, #24]
 8003708:	4013      	ands	r3, r2
 800370a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003714:	2b00      	cmp	r3, #0
 8003716:	d003      	beq.n	8003720 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003718:	69ba      	ldr	r2, [r7, #24]
 800371a:	693b      	ldr	r3, [r7, #16]
 800371c:	4313      	orrs	r3, r2
 800371e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003720:	4a26      	ldr	r2, [pc, #152]	; (80037bc <HAL_GPIO_Init+0x324>)
 8003722:	69bb      	ldr	r3, [r7, #24]
 8003724:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003726:	4b25      	ldr	r3, [pc, #148]	; (80037bc <HAL_GPIO_Init+0x324>)
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800372c:	693b      	ldr	r3, [r7, #16]
 800372e:	43db      	mvns	r3, r3
 8003730:	69ba      	ldr	r2, [r7, #24]
 8003732:	4013      	ands	r3, r2
 8003734:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800373e:	2b00      	cmp	r3, #0
 8003740:	d003      	beq.n	800374a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003742:	69ba      	ldr	r2, [r7, #24]
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	4313      	orrs	r3, r2
 8003748:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800374a:	4a1c      	ldr	r2, [pc, #112]	; (80037bc <HAL_GPIO_Init+0x324>)
 800374c:	69bb      	ldr	r3, [r7, #24]
 800374e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003750:	4b1a      	ldr	r3, [pc, #104]	; (80037bc <HAL_GPIO_Init+0x324>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003756:	693b      	ldr	r3, [r7, #16]
 8003758:	43db      	mvns	r3, r3
 800375a:	69ba      	ldr	r2, [r7, #24]
 800375c:	4013      	ands	r3, r2
 800375e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003768:	2b00      	cmp	r3, #0
 800376a:	d003      	beq.n	8003774 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800376c:	69ba      	ldr	r2, [r7, #24]
 800376e:	693b      	ldr	r3, [r7, #16]
 8003770:	4313      	orrs	r3, r2
 8003772:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003774:	4a11      	ldr	r2, [pc, #68]	; (80037bc <HAL_GPIO_Init+0x324>)
 8003776:	69bb      	ldr	r3, [r7, #24]
 8003778:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800377a:	69fb      	ldr	r3, [r7, #28]
 800377c:	3301      	adds	r3, #1
 800377e:	61fb      	str	r3, [r7, #28]
 8003780:	69fb      	ldr	r3, [r7, #28]
 8003782:	2b0f      	cmp	r3, #15
 8003784:	f67f ae96 	bls.w	80034b4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003788:	bf00      	nop
 800378a:	bf00      	nop
 800378c:	3724      	adds	r7, #36	; 0x24
 800378e:	46bd      	mov	sp, r7
 8003790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003794:	4770      	bx	lr
 8003796:	bf00      	nop
 8003798:	40023800 	.word	0x40023800
 800379c:	40013800 	.word	0x40013800
 80037a0:	40020000 	.word	0x40020000
 80037a4:	40020400 	.word	0x40020400
 80037a8:	40020800 	.word	0x40020800
 80037ac:	40020c00 	.word	0x40020c00
 80037b0:	40021000 	.word	0x40021000
 80037b4:	40021400 	.word	0x40021400
 80037b8:	40021800 	.word	0x40021800
 80037bc:	40013c00 	.word	0x40013c00

080037c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037c0:	b480      	push	{r7}
 80037c2:	b083      	sub	sp, #12
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
 80037c8:	460b      	mov	r3, r1
 80037ca:	807b      	strh	r3, [r7, #2]
 80037cc:	4613      	mov	r3, r2
 80037ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80037d0:	787b      	ldrb	r3, [r7, #1]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d003      	beq.n	80037de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80037d6:	887a      	ldrh	r2, [r7, #2]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80037dc:	e003      	b.n	80037e6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80037de:	887b      	ldrh	r3, [r7, #2]
 80037e0:	041a      	lsls	r2, r3, #16
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	619a      	str	r2, [r3, #24]
}
 80037e6:	bf00      	nop
 80037e8:	370c      	adds	r7, #12
 80037ea:	46bd      	mov	sp, r7
 80037ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f0:	4770      	bx	lr

080037f2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80037f2:	b480      	push	{r7}
 80037f4:	b085      	sub	sp, #20
 80037f6:	af00      	add	r7, sp, #0
 80037f8:	6078      	str	r0, [r7, #4]
 80037fa:	460b      	mov	r3, r1
 80037fc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	695b      	ldr	r3, [r3, #20]
 8003802:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003804:	887a      	ldrh	r2, [r7, #2]
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	4013      	ands	r3, r2
 800380a:	041a      	lsls	r2, r3, #16
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	43d9      	mvns	r1, r3
 8003810:	887b      	ldrh	r3, [r7, #2]
 8003812:	400b      	ands	r3, r1
 8003814:	431a      	orrs	r2, r3
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	619a      	str	r2, [r3, #24]
}
 800381a:	bf00      	nop
 800381c:	3714      	adds	r7, #20
 800381e:	46bd      	mov	sp, r7
 8003820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003824:	4770      	bx	lr
	...

08003828 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b084      	sub	sp, #16
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
 8003830:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d101      	bne.n	800383c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003838:	2301      	movs	r3, #1
 800383a:	e0cc      	b.n	80039d6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800383c:	4b68      	ldr	r3, [pc, #416]	; (80039e0 <HAL_RCC_ClockConfig+0x1b8>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f003 030f 	and.w	r3, r3, #15
 8003844:	683a      	ldr	r2, [r7, #0]
 8003846:	429a      	cmp	r2, r3
 8003848:	d90c      	bls.n	8003864 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800384a:	4b65      	ldr	r3, [pc, #404]	; (80039e0 <HAL_RCC_ClockConfig+0x1b8>)
 800384c:	683a      	ldr	r2, [r7, #0]
 800384e:	b2d2      	uxtb	r2, r2
 8003850:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003852:	4b63      	ldr	r3, [pc, #396]	; (80039e0 <HAL_RCC_ClockConfig+0x1b8>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f003 030f 	and.w	r3, r3, #15
 800385a:	683a      	ldr	r2, [r7, #0]
 800385c:	429a      	cmp	r2, r3
 800385e:	d001      	beq.n	8003864 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003860:	2301      	movs	r3, #1
 8003862:	e0b8      	b.n	80039d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f003 0302 	and.w	r3, r3, #2
 800386c:	2b00      	cmp	r3, #0
 800386e:	d020      	beq.n	80038b2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f003 0304 	and.w	r3, r3, #4
 8003878:	2b00      	cmp	r3, #0
 800387a:	d005      	beq.n	8003888 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800387c:	4b59      	ldr	r3, [pc, #356]	; (80039e4 <HAL_RCC_ClockConfig+0x1bc>)
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	4a58      	ldr	r2, [pc, #352]	; (80039e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003882:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003886:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f003 0308 	and.w	r3, r3, #8
 8003890:	2b00      	cmp	r3, #0
 8003892:	d005      	beq.n	80038a0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003894:	4b53      	ldr	r3, [pc, #332]	; (80039e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003896:	689b      	ldr	r3, [r3, #8]
 8003898:	4a52      	ldr	r2, [pc, #328]	; (80039e4 <HAL_RCC_ClockConfig+0x1bc>)
 800389a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800389e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038a0:	4b50      	ldr	r3, [pc, #320]	; (80039e4 <HAL_RCC_ClockConfig+0x1bc>)
 80038a2:	689b      	ldr	r3, [r3, #8]
 80038a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	494d      	ldr	r1, [pc, #308]	; (80039e4 <HAL_RCC_ClockConfig+0x1bc>)
 80038ae:	4313      	orrs	r3, r2
 80038b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f003 0301 	and.w	r3, r3, #1
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d044      	beq.n	8003948 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	2b01      	cmp	r3, #1
 80038c4:	d107      	bne.n	80038d6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038c6:	4b47      	ldr	r3, [pc, #284]	; (80039e4 <HAL_RCC_ClockConfig+0x1bc>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d119      	bne.n	8003906 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038d2:	2301      	movs	r3, #1
 80038d4:	e07f      	b.n	80039d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	2b02      	cmp	r3, #2
 80038dc:	d003      	beq.n	80038e6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80038e2:	2b03      	cmp	r3, #3
 80038e4:	d107      	bne.n	80038f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038e6:	4b3f      	ldr	r3, [pc, #252]	; (80039e4 <HAL_RCC_ClockConfig+0x1bc>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d109      	bne.n	8003906 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038f2:	2301      	movs	r3, #1
 80038f4:	e06f      	b.n	80039d6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038f6:	4b3b      	ldr	r3, [pc, #236]	; (80039e4 <HAL_RCC_ClockConfig+0x1bc>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f003 0302 	and.w	r3, r3, #2
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d101      	bne.n	8003906 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003902:	2301      	movs	r3, #1
 8003904:	e067      	b.n	80039d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003906:	4b37      	ldr	r3, [pc, #220]	; (80039e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	f023 0203 	bic.w	r2, r3, #3
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	4934      	ldr	r1, [pc, #208]	; (80039e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003914:	4313      	orrs	r3, r2
 8003916:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003918:	f7fe fda6 	bl	8002468 <HAL_GetTick>
 800391c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800391e:	e00a      	b.n	8003936 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003920:	f7fe fda2 	bl	8002468 <HAL_GetTick>
 8003924:	4602      	mov	r2, r0
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	1ad3      	subs	r3, r2, r3
 800392a:	f241 3288 	movw	r2, #5000	; 0x1388
 800392e:	4293      	cmp	r3, r2
 8003930:	d901      	bls.n	8003936 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003932:	2303      	movs	r3, #3
 8003934:	e04f      	b.n	80039d6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003936:	4b2b      	ldr	r3, [pc, #172]	; (80039e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003938:	689b      	ldr	r3, [r3, #8]
 800393a:	f003 020c 	and.w	r2, r3, #12
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	009b      	lsls	r3, r3, #2
 8003944:	429a      	cmp	r2, r3
 8003946:	d1eb      	bne.n	8003920 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003948:	4b25      	ldr	r3, [pc, #148]	; (80039e0 <HAL_RCC_ClockConfig+0x1b8>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f003 030f 	and.w	r3, r3, #15
 8003950:	683a      	ldr	r2, [r7, #0]
 8003952:	429a      	cmp	r2, r3
 8003954:	d20c      	bcs.n	8003970 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003956:	4b22      	ldr	r3, [pc, #136]	; (80039e0 <HAL_RCC_ClockConfig+0x1b8>)
 8003958:	683a      	ldr	r2, [r7, #0]
 800395a:	b2d2      	uxtb	r2, r2
 800395c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800395e:	4b20      	ldr	r3, [pc, #128]	; (80039e0 <HAL_RCC_ClockConfig+0x1b8>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f003 030f 	and.w	r3, r3, #15
 8003966:	683a      	ldr	r2, [r7, #0]
 8003968:	429a      	cmp	r2, r3
 800396a:	d001      	beq.n	8003970 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800396c:	2301      	movs	r3, #1
 800396e:	e032      	b.n	80039d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f003 0304 	and.w	r3, r3, #4
 8003978:	2b00      	cmp	r3, #0
 800397a:	d008      	beq.n	800398e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800397c:	4b19      	ldr	r3, [pc, #100]	; (80039e4 <HAL_RCC_ClockConfig+0x1bc>)
 800397e:	689b      	ldr	r3, [r3, #8]
 8003980:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	68db      	ldr	r3, [r3, #12]
 8003988:	4916      	ldr	r1, [pc, #88]	; (80039e4 <HAL_RCC_ClockConfig+0x1bc>)
 800398a:	4313      	orrs	r3, r2
 800398c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f003 0308 	and.w	r3, r3, #8
 8003996:	2b00      	cmp	r3, #0
 8003998:	d009      	beq.n	80039ae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800399a:	4b12      	ldr	r3, [pc, #72]	; (80039e4 <HAL_RCC_ClockConfig+0x1bc>)
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	691b      	ldr	r3, [r3, #16]
 80039a6:	00db      	lsls	r3, r3, #3
 80039a8:	490e      	ldr	r1, [pc, #56]	; (80039e4 <HAL_RCC_ClockConfig+0x1bc>)
 80039aa:	4313      	orrs	r3, r2
 80039ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80039ae:	f000 f887 	bl	8003ac0 <HAL_RCC_GetSysClockFreq>
 80039b2:	4602      	mov	r2, r0
 80039b4:	4b0b      	ldr	r3, [pc, #44]	; (80039e4 <HAL_RCC_ClockConfig+0x1bc>)
 80039b6:	689b      	ldr	r3, [r3, #8]
 80039b8:	091b      	lsrs	r3, r3, #4
 80039ba:	f003 030f 	and.w	r3, r3, #15
 80039be:	490a      	ldr	r1, [pc, #40]	; (80039e8 <HAL_RCC_ClockConfig+0x1c0>)
 80039c0:	5ccb      	ldrb	r3, [r1, r3]
 80039c2:	fa22 f303 	lsr.w	r3, r2, r3
 80039c6:	4a09      	ldr	r2, [pc, #36]	; (80039ec <HAL_RCC_ClockConfig+0x1c4>)
 80039c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80039ca:	4b09      	ldr	r3, [pc, #36]	; (80039f0 <HAL_RCC_ClockConfig+0x1c8>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4618      	mov	r0, r3
 80039d0:	f7fe f99a 	bl	8001d08 <HAL_InitTick>

  return HAL_OK;
 80039d4:	2300      	movs	r3, #0
}
 80039d6:	4618      	mov	r0, r3
 80039d8:	3710      	adds	r7, #16
 80039da:	46bd      	mov	sp, r7
 80039dc:	bd80      	pop	{r7, pc}
 80039de:	bf00      	nop
 80039e0:	40023c00 	.word	0x40023c00
 80039e4:	40023800 	.word	0x40023800
 80039e8:	080072f4 	.word	0x080072f4
 80039ec:	2000002c 	.word	0x2000002c
 80039f0:	20000030 	.word	0x20000030

080039f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039f4:	b480      	push	{r7}
 80039f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80039f8:	4b03      	ldr	r3, [pc, #12]	; (8003a08 <HAL_RCC_GetHCLKFreq+0x14>)
 80039fa:	681b      	ldr	r3, [r3, #0]
}
 80039fc:	4618      	mov	r0, r3
 80039fe:	46bd      	mov	sp, r7
 8003a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a04:	4770      	bx	lr
 8003a06:	bf00      	nop
 8003a08:	2000002c 	.word	0x2000002c

08003a0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003a10:	f7ff fff0 	bl	80039f4 <HAL_RCC_GetHCLKFreq>
 8003a14:	4602      	mov	r2, r0
 8003a16:	4b05      	ldr	r3, [pc, #20]	; (8003a2c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	0a9b      	lsrs	r3, r3, #10
 8003a1c:	f003 0307 	and.w	r3, r3, #7
 8003a20:	4903      	ldr	r1, [pc, #12]	; (8003a30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a22:	5ccb      	ldrb	r3, [r1, r3]
 8003a24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	bd80      	pop	{r7, pc}
 8003a2c:	40023800 	.word	0x40023800
 8003a30:	08007304 	.word	0x08007304

08003a34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003a38:	f7ff ffdc 	bl	80039f4 <HAL_RCC_GetHCLKFreq>
 8003a3c:	4602      	mov	r2, r0
 8003a3e:	4b05      	ldr	r3, [pc, #20]	; (8003a54 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	0b5b      	lsrs	r3, r3, #13
 8003a44:	f003 0307 	and.w	r3, r3, #7
 8003a48:	4903      	ldr	r1, [pc, #12]	; (8003a58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a4a:	5ccb      	ldrb	r3, [r1, r3]
 8003a4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a50:	4618      	mov	r0, r3
 8003a52:	bd80      	pop	{r7, pc}
 8003a54:	40023800 	.word	0x40023800
 8003a58:	08007304 	.word	0x08007304

08003a5c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b083      	sub	sp, #12
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
 8003a64:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	220f      	movs	r2, #15
 8003a6a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003a6c:	4b12      	ldr	r3, [pc, #72]	; (8003ab8 <HAL_RCC_GetClockConfig+0x5c>)
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	f003 0203 	and.w	r2, r3, #3
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003a78:	4b0f      	ldr	r3, [pc, #60]	; (8003ab8 <HAL_RCC_GetClockConfig+0x5c>)
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003a84:	4b0c      	ldr	r3, [pc, #48]	; (8003ab8 <HAL_RCC_GetClockConfig+0x5c>)
 8003a86:	689b      	ldr	r3, [r3, #8]
 8003a88:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003a90:	4b09      	ldr	r3, [pc, #36]	; (8003ab8 <HAL_RCC_GetClockConfig+0x5c>)
 8003a92:	689b      	ldr	r3, [r3, #8]
 8003a94:	08db      	lsrs	r3, r3, #3
 8003a96:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003a9e:	4b07      	ldr	r3, [pc, #28]	; (8003abc <HAL_RCC_GetClockConfig+0x60>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f003 020f 	and.w	r2, r3, #15
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	601a      	str	r2, [r3, #0]
}
 8003aaa:	bf00      	nop
 8003aac:	370c      	adds	r7, #12
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab4:	4770      	bx	lr
 8003ab6:	bf00      	nop
 8003ab8:	40023800 	.word	0x40023800
 8003abc:	40023c00 	.word	0x40023c00

08003ac0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ac0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ac4:	b0ae      	sub	sp, #184	; 0xb8
 8003ac6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003ac8:	2300      	movs	r3, #0
 8003aca:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8003ace:	2300      	movs	r3, #0
 8003ad0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8003ada:	2300      	movs	r3, #0
 8003adc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003ae6:	4bcb      	ldr	r3, [pc, #812]	; (8003e14 <HAL_RCC_GetSysClockFreq+0x354>)
 8003ae8:	689b      	ldr	r3, [r3, #8]
 8003aea:	f003 030c 	and.w	r3, r3, #12
 8003aee:	2b0c      	cmp	r3, #12
 8003af0:	f200 8206 	bhi.w	8003f00 <HAL_RCC_GetSysClockFreq+0x440>
 8003af4:	a201      	add	r2, pc, #4	; (adr r2, 8003afc <HAL_RCC_GetSysClockFreq+0x3c>)
 8003af6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003afa:	bf00      	nop
 8003afc:	08003b31 	.word	0x08003b31
 8003b00:	08003f01 	.word	0x08003f01
 8003b04:	08003f01 	.word	0x08003f01
 8003b08:	08003f01 	.word	0x08003f01
 8003b0c:	08003b39 	.word	0x08003b39
 8003b10:	08003f01 	.word	0x08003f01
 8003b14:	08003f01 	.word	0x08003f01
 8003b18:	08003f01 	.word	0x08003f01
 8003b1c:	08003b41 	.word	0x08003b41
 8003b20:	08003f01 	.word	0x08003f01
 8003b24:	08003f01 	.word	0x08003f01
 8003b28:	08003f01 	.word	0x08003f01
 8003b2c:	08003d31 	.word	0x08003d31
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003b30:	4bb9      	ldr	r3, [pc, #740]	; (8003e18 <HAL_RCC_GetSysClockFreq+0x358>)
 8003b32:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8003b36:	e1e7      	b.n	8003f08 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003b38:	4bb8      	ldr	r3, [pc, #736]	; (8003e1c <HAL_RCC_GetSysClockFreq+0x35c>)
 8003b3a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003b3e:	e1e3      	b.n	8003f08 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b40:	4bb4      	ldr	r3, [pc, #720]	; (8003e14 <HAL_RCC_GetSysClockFreq+0x354>)
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003b48:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003b4c:	4bb1      	ldr	r3, [pc, #708]	; (8003e14 <HAL_RCC_GetSysClockFreq+0x354>)
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d071      	beq.n	8003c3c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b58:	4bae      	ldr	r3, [pc, #696]	; (8003e14 <HAL_RCC_GetSysClockFreq+0x354>)
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	099b      	lsrs	r3, r3, #6
 8003b5e:	2200      	movs	r2, #0
 8003b60:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003b64:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8003b68:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003b6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b70:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003b74:	2300      	movs	r3, #0
 8003b76:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003b7a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003b7e:	4622      	mov	r2, r4
 8003b80:	462b      	mov	r3, r5
 8003b82:	f04f 0000 	mov.w	r0, #0
 8003b86:	f04f 0100 	mov.w	r1, #0
 8003b8a:	0159      	lsls	r1, r3, #5
 8003b8c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b90:	0150      	lsls	r0, r2, #5
 8003b92:	4602      	mov	r2, r0
 8003b94:	460b      	mov	r3, r1
 8003b96:	4621      	mov	r1, r4
 8003b98:	1a51      	subs	r1, r2, r1
 8003b9a:	6439      	str	r1, [r7, #64]	; 0x40
 8003b9c:	4629      	mov	r1, r5
 8003b9e:	eb63 0301 	sbc.w	r3, r3, r1
 8003ba2:	647b      	str	r3, [r7, #68]	; 0x44
 8003ba4:	f04f 0200 	mov.w	r2, #0
 8003ba8:	f04f 0300 	mov.w	r3, #0
 8003bac:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8003bb0:	4649      	mov	r1, r9
 8003bb2:	018b      	lsls	r3, r1, #6
 8003bb4:	4641      	mov	r1, r8
 8003bb6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003bba:	4641      	mov	r1, r8
 8003bbc:	018a      	lsls	r2, r1, #6
 8003bbe:	4641      	mov	r1, r8
 8003bc0:	1a51      	subs	r1, r2, r1
 8003bc2:	63b9      	str	r1, [r7, #56]	; 0x38
 8003bc4:	4649      	mov	r1, r9
 8003bc6:	eb63 0301 	sbc.w	r3, r3, r1
 8003bca:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003bcc:	f04f 0200 	mov.w	r2, #0
 8003bd0:	f04f 0300 	mov.w	r3, #0
 8003bd4:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8003bd8:	4649      	mov	r1, r9
 8003bda:	00cb      	lsls	r3, r1, #3
 8003bdc:	4641      	mov	r1, r8
 8003bde:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003be2:	4641      	mov	r1, r8
 8003be4:	00ca      	lsls	r2, r1, #3
 8003be6:	4610      	mov	r0, r2
 8003be8:	4619      	mov	r1, r3
 8003bea:	4603      	mov	r3, r0
 8003bec:	4622      	mov	r2, r4
 8003bee:	189b      	adds	r3, r3, r2
 8003bf0:	633b      	str	r3, [r7, #48]	; 0x30
 8003bf2:	462b      	mov	r3, r5
 8003bf4:	460a      	mov	r2, r1
 8003bf6:	eb42 0303 	adc.w	r3, r2, r3
 8003bfa:	637b      	str	r3, [r7, #52]	; 0x34
 8003bfc:	f04f 0200 	mov.w	r2, #0
 8003c00:	f04f 0300 	mov.w	r3, #0
 8003c04:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003c08:	4629      	mov	r1, r5
 8003c0a:	024b      	lsls	r3, r1, #9
 8003c0c:	4621      	mov	r1, r4
 8003c0e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003c12:	4621      	mov	r1, r4
 8003c14:	024a      	lsls	r2, r1, #9
 8003c16:	4610      	mov	r0, r2
 8003c18:	4619      	mov	r1, r3
 8003c1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003c1e:	2200      	movs	r2, #0
 8003c20:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003c24:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003c28:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8003c2c:	f7fc faf0 	bl	8000210 <__aeabi_uldivmod>
 8003c30:	4602      	mov	r2, r0
 8003c32:	460b      	mov	r3, r1
 8003c34:	4613      	mov	r3, r2
 8003c36:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003c3a:	e067      	b.n	8003d0c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c3c:	4b75      	ldr	r3, [pc, #468]	; (8003e14 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	099b      	lsrs	r3, r3, #6
 8003c42:	2200      	movs	r2, #0
 8003c44:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003c48:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8003c4c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003c50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c54:	67bb      	str	r3, [r7, #120]	; 0x78
 8003c56:	2300      	movs	r3, #0
 8003c58:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003c5a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8003c5e:	4622      	mov	r2, r4
 8003c60:	462b      	mov	r3, r5
 8003c62:	f04f 0000 	mov.w	r0, #0
 8003c66:	f04f 0100 	mov.w	r1, #0
 8003c6a:	0159      	lsls	r1, r3, #5
 8003c6c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c70:	0150      	lsls	r0, r2, #5
 8003c72:	4602      	mov	r2, r0
 8003c74:	460b      	mov	r3, r1
 8003c76:	4621      	mov	r1, r4
 8003c78:	1a51      	subs	r1, r2, r1
 8003c7a:	62b9      	str	r1, [r7, #40]	; 0x28
 8003c7c:	4629      	mov	r1, r5
 8003c7e:	eb63 0301 	sbc.w	r3, r3, r1
 8003c82:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c84:	f04f 0200 	mov.w	r2, #0
 8003c88:	f04f 0300 	mov.w	r3, #0
 8003c8c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8003c90:	4649      	mov	r1, r9
 8003c92:	018b      	lsls	r3, r1, #6
 8003c94:	4641      	mov	r1, r8
 8003c96:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003c9a:	4641      	mov	r1, r8
 8003c9c:	018a      	lsls	r2, r1, #6
 8003c9e:	4641      	mov	r1, r8
 8003ca0:	ebb2 0a01 	subs.w	sl, r2, r1
 8003ca4:	4649      	mov	r1, r9
 8003ca6:	eb63 0b01 	sbc.w	fp, r3, r1
 8003caa:	f04f 0200 	mov.w	r2, #0
 8003cae:	f04f 0300 	mov.w	r3, #0
 8003cb2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003cb6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003cba:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003cbe:	4692      	mov	sl, r2
 8003cc0:	469b      	mov	fp, r3
 8003cc2:	4623      	mov	r3, r4
 8003cc4:	eb1a 0303 	adds.w	r3, sl, r3
 8003cc8:	623b      	str	r3, [r7, #32]
 8003cca:	462b      	mov	r3, r5
 8003ccc:	eb4b 0303 	adc.w	r3, fp, r3
 8003cd0:	627b      	str	r3, [r7, #36]	; 0x24
 8003cd2:	f04f 0200 	mov.w	r2, #0
 8003cd6:	f04f 0300 	mov.w	r3, #0
 8003cda:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003cde:	4629      	mov	r1, r5
 8003ce0:	028b      	lsls	r3, r1, #10
 8003ce2:	4621      	mov	r1, r4
 8003ce4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003ce8:	4621      	mov	r1, r4
 8003cea:	028a      	lsls	r2, r1, #10
 8003cec:	4610      	mov	r0, r2
 8003cee:	4619      	mov	r1, r3
 8003cf0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	673b      	str	r3, [r7, #112]	; 0x70
 8003cf8:	677a      	str	r2, [r7, #116]	; 0x74
 8003cfa:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8003cfe:	f7fc fa87 	bl	8000210 <__aeabi_uldivmod>
 8003d02:	4602      	mov	r2, r0
 8003d04:	460b      	mov	r3, r1
 8003d06:	4613      	mov	r3, r2
 8003d08:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003d0c:	4b41      	ldr	r3, [pc, #260]	; (8003e14 <HAL_RCC_GetSysClockFreq+0x354>)
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	0c1b      	lsrs	r3, r3, #16
 8003d12:	f003 0303 	and.w	r3, r3, #3
 8003d16:	3301      	adds	r3, #1
 8003d18:	005b      	lsls	r3, r3, #1
 8003d1a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8003d1e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003d22:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003d26:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d2a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003d2e:	e0eb      	b.n	8003f08 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003d30:	4b38      	ldr	r3, [pc, #224]	; (8003e14 <HAL_RCC_GetSysClockFreq+0x354>)
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003d38:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003d3c:	4b35      	ldr	r3, [pc, #212]	; (8003e14 <HAL_RCC_GetSysClockFreq+0x354>)
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d06b      	beq.n	8003e20 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d48:	4b32      	ldr	r3, [pc, #200]	; (8003e14 <HAL_RCC_GetSysClockFreq+0x354>)
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	099b      	lsrs	r3, r3, #6
 8003d4e:	2200      	movs	r2, #0
 8003d50:	66bb      	str	r3, [r7, #104]	; 0x68
 8003d52:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003d54:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003d56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d5a:	663b      	str	r3, [r7, #96]	; 0x60
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	667b      	str	r3, [r7, #100]	; 0x64
 8003d60:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8003d64:	4622      	mov	r2, r4
 8003d66:	462b      	mov	r3, r5
 8003d68:	f04f 0000 	mov.w	r0, #0
 8003d6c:	f04f 0100 	mov.w	r1, #0
 8003d70:	0159      	lsls	r1, r3, #5
 8003d72:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d76:	0150      	lsls	r0, r2, #5
 8003d78:	4602      	mov	r2, r0
 8003d7a:	460b      	mov	r3, r1
 8003d7c:	4621      	mov	r1, r4
 8003d7e:	1a51      	subs	r1, r2, r1
 8003d80:	61b9      	str	r1, [r7, #24]
 8003d82:	4629      	mov	r1, r5
 8003d84:	eb63 0301 	sbc.w	r3, r3, r1
 8003d88:	61fb      	str	r3, [r7, #28]
 8003d8a:	f04f 0200 	mov.w	r2, #0
 8003d8e:	f04f 0300 	mov.w	r3, #0
 8003d92:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003d96:	4659      	mov	r1, fp
 8003d98:	018b      	lsls	r3, r1, #6
 8003d9a:	4651      	mov	r1, sl
 8003d9c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003da0:	4651      	mov	r1, sl
 8003da2:	018a      	lsls	r2, r1, #6
 8003da4:	4651      	mov	r1, sl
 8003da6:	ebb2 0801 	subs.w	r8, r2, r1
 8003daa:	4659      	mov	r1, fp
 8003dac:	eb63 0901 	sbc.w	r9, r3, r1
 8003db0:	f04f 0200 	mov.w	r2, #0
 8003db4:	f04f 0300 	mov.w	r3, #0
 8003db8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003dbc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003dc0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003dc4:	4690      	mov	r8, r2
 8003dc6:	4699      	mov	r9, r3
 8003dc8:	4623      	mov	r3, r4
 8003dca:	eb18 0303 	adds.w	r3, r8, r3
 8003dce:	613b      	str	r3, [r7, #16]
 8003dd0:	462b      	mov	r3, r5
 8003dd2:	eb49 0303 	adc.w	r3, r9, r3
 8003dd6:	617b      	str	r3, [r7, #20]
 8003dd8:	f04f 0200 	mov.w	r2, #0
 8003ddc:	f04f 0300 	mov.w	r3, #0
 8003de0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003de4:	4629      	mov	r1, r5
 8003de6:	024b      	lsls	r3, r1, #9
 8003de8:	4621      	mov	r1, r4
 8003dea:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003dee:	4621      	mov	r1, r4
 8003df0:	024a      	lsls	r2, r1, #9
 8003df2:	4610      	mov	r0, r2
 8003df4:	4619      	mov	r1, r3
 8003df6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	65bb      	str	r3, [r7, #88]	; 0x58
 8003dfe:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003e00:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003e04:	f7fc fa04 	bl	8000210 <__aeabi_uldivmod>
 8003e08:	4602      	mov	r2, r0
 8003e0a:	460b      	mov	r3, r1
 8003e0c:	4613      	mov	r3, r2
 8003e0e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003e12:	e065      	b.n	8003ee0 <HAL_RCC_GetSysClockFreq+0x420>
 8003e14:	40023800 	.word	0x40023800
 8003e18:	00f42400 	.word	0x00f42400
 8003e1c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e20:	4b3d      	ldr	r3, [pc, #244]	; (8003f18 <HAL_RCC_GetSysClockFreq+0x458>)
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	099b      	lsrs	r3, r3, #6
 8003e26:	2200      	movs	r2, #0
 8003e28:	4618      	mov	r0, r3
 8003e2a:	4611      	mov	r1, r2
 8003e2c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003e30:	653b      	str	r3, [r7, #80]	; 0x50
 8003e32:	2300      	movs	r3, #0
 8003e34:	657b      	str	r3, [r7, #84]	; 0x54
 8003e36:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8003e3a:	4642      	mov	r2, r8
 8003e3c:	464b      	mov	r3, r9
 8003e3e:	f04f 0000 	mov.w	r0, #0
 8003e42:	f04f 0100 	mov.w	r1, #0
 8003e46:	0159      	lsls	r1, r3, #5
 8003e48:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e4c:	0150      	lsls	r0, r2, #5
 8003e4e:	4602      	mov	r2, r0
 8003e50:	460b      	mov	r3, r1
 8003e52:	4641      	mov	r1, r8
 8003e54:	1a51      	subs	r1, r2, r1
 8003e56:	60b9      	str	r1, [r7, #8]
 8003e58:	4649      	mov	r1, r9
 8003e5a:	eb63 0301 	sbc.w	r3, r3, r1
 8003e5e:	60fb      	str	r3, [r7, #12]
 8003e60:	f04f 0200 	mov.w	r2, #0
 8003e64:	f04f 0300 	mov.w	r3, #0
 8003e68:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003e6c:	4659      	mov	r1, fp
 8003e6e:	018b      	lsls	r3, r1, #6
 8003e70:	4651      	mov	r1, sl
 8003e72:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003e76:	4651      	mov	r1, sl
 8003e78:	018a      	lsls	r2, r1, #6
 8003e7a:	4651      	mov	r1, sl
 8003e7c:	1a54      	subs	r4, r2, r1
 8003e7e:	4659      	mov	r1, fp
 8003e80:	eb63 0501 	sbc.w	r5, r3, r1
 8003e84:	f04f 0200 	mov.w	r2, #0
 8003e88:	f04f 0300 	mov.w	r3, #0
 8003e8c:	00eb      	lsls	r3, r5, #3
 8003e8e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003e92:	00e2      	lsls	r2, r4, #3
 8003e94:	4614      	mov	r4, r2
 8003e96:	461d      	mov	r5, r3
 8003e98:	4643      	mov	r3, r8
 8003e9a:	18e3      	adds	r3, r4, r3
 8003e9c:	603b      	str	r3, [r7, #0]
 8003e9e:	464b      	mov	r3, r9
 8003ea0:	eb45 0303 	adc.w	r3, r5, r3
 8003ea4:	607b      	str	r3, [r7, #4]
 8003ea6:	f04f 0200 	mov.w	r2, #0
 8003eaa:	f04f 0300 	mov.w	r3, #0
 8003eae:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003eb2:	4629      	mov	r1, r5
 8003eb4:	028b      	lsls	r3, r1, #10
 8003eb6:	4621      	mov	r1, r4
 8003eb8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003ebc:	4621      	mov	r1, r4
 8003ebe:	028a      	lsls	r2, r1, #10
 8003ec0:	4610      	mov	r0, r2
 8003ec2:	4619      	mov	r1, r3
 8003ec4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003ec8:	2200      	movs	r2, #0
 8003eca:	64bb      	str	r3, [r7, #72]	; 0x48
 8003ecc:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003ece:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003ed2:	f7fc f99d 	bl	8000210 <__aeabi_uldivmod>
 8003ed6:	4602      	mov	r2, r0
 8003ed8:	460b      	mov	r3, r1
 8003eda:	4613      	mov	r3, r2
 8003edc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003ee0:	4b0d      	ldr	r3, [pc, #52]	; (8003f18 <HAL_RCC_GetSysClockFreq+0x458>)
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	0f1b      	lsrs	r3, r3, #28
 8003ee6:	f003 0307 	and.w	r3, r3, #7
 8003eea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8003eee:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003ef2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003ef6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003efa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003efe:	e003      	b.n	8003f08 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003f00:	4b06      	ldr	r3, [pc, #24]	; (8003f1c <HAL_RCC_GetSysClockFreq+0x45c>)
 8003f02:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003f06:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f08:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	37b8      	adds	r7, #184	; 0xb8
 8003f10:	46bd      	mov	sp, r7
 8003f12:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f16:	bf00      	nop
 8003f18:	40023800 	.word	0x40023800
 8003f1c:	00f42400 	.word	0x00f42400

08003f20 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b086      	sub	sp, #24
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d101      	bne.n	8003f32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	e28d      	b.n	800444e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f003 0301 	and.w	r3, r3, #1
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	f000 8083 	beq.w	8004046 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003f40:	4b94      	ldr	r3, [pc, #592]	; (8004194 <HAL_RCC_OscConfig+0x274>)
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	f003 030c 	and.w	r3, r3, #12
 8003f48:	2b04      	cmp	r3, #4
 8003f4a:	d019      	beq.n	8003f80 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003f4c:	4b91      	ldr	r3, [pc, #580]	; (8004194 <HAL_RCC_OscConfig+0x274>)
 8003f4e:	689b      	ldr	r3, [r3, #8]
 8003f50:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003f54:	2b08      	cmp	r3, #8
 8003f56:	d106      	bne.n	8003f66 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003f58:	4b8e      	ldr	r3, [pc, #568]	; (8004194 <HAL_RCC_OscConfig+0x274>)
 8003f5a:	685b      	ldr	r3, [r3, #4]
 8003f5c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f60:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003f64:	d00c      	beq.n	8003f80 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f66:	4b8b      	ldr	r3, [pc, #556]	; (8004194 <HAL_RCC_OscConfig+0x274>)
 8003f68:	689b      	ldr	r3, [r3, #8]
 8003f6a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003f6e:	2b0c      	cmp	r3, #12
 8003f70:	d112      	bne.n	8003f98 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f72:	4b88      	ldr	r3, [pc, #544]	; (8004194 <HAL_RCC_OscConfig+0x274>)
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f7a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003f7e:	d10b      	bne.n	8003f98 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f80:	4b84      	ldr	r3, [pc, #528]	; (8004194 <HAL_RCC_OscConfig+0x274>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d05b      	beq.n	8004044 <HAL_RCC_OscConfig+0x124>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d157      	bne.n	8004044 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003f94:	2301      	movs	r3, #1
 8003f96:	e25a      	b.n	800444e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fa0:	d106      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x90>
 8003fa2:	4b7c      	ldr	r3, [pc, #496]	; (8004194 <HAL_RCC_OscConfig+0x274>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4a7b      	ldr	r2, [pc, #492]	; (8004194 <HAL_RCC_OscConfig+0x274>)
 8003fa8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fac:	6013      	str	r3, [r2, #0]
 8003fae:	e01d      	b.n	8003fec <HAL_RCC_OscConfig+0xcc>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003fb8:	d10c      	bne.n	8003fd4 <HAL_RCC_OscConfig+0xb4>
 8003fba:	4b76      	ldr	r3, [pc, #472]	; (8004194 <HAL_RCC_OscConfig+0x274>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4a75      	ldr	r2, [pc, #468]	; (8004194 <HAL_RCC_OscConfig+0x274>)
 8003fc0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003fc4:	6013      	str	r3, [r2, #0]
 8003fc6:	4b73      	ldr	r3, [pc, #460]	; (8004194 <HAL_RCC_OscConfig+0x274>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4a72      	ldr	r2, [pc, #456]	; (8004194 <HAL_RCC_OscConfig+0x274>)
 8003fcc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fd0:	6013      	str	r3, [r2, #0]
 8003fd2:	e00b      	b.n	8003fec <HAL_RCC_OscConfig+0xcc>
 8003fd4:	4b6f      	ldr	r3, [pc, #444]	; (8004194 <HAL_RCC_OscConfig+0x274>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a6e      	ldr	r2, [pc, #440]	; (8004194 <HAL_RCC_OscConfig+0x274>)
 8003fda:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003fde:	6013      	str	r3, [r2, #0]
 8003fe0:	4b6c      	ldr	r3, [pc, #432]	; (8004194 <HAL_RCC_OscConfig+0x274>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a6b      	ldr	r2, [pc, #428]	; (8004194 <HAL_RCC_OscConfig+0x274>)
 8003fe6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003fea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d013      	beq.n	800401c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ff4:	f7fe fa38 	bl	8002468 <HAL_GetTick>
 8003ff8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ffa:	e008      	b.n	800400e <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ffc:	f7fe fa34 	bl	8002468 <HAL_GetTick>
 8004000:	4602      	mov	r2, r0
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	1ad3      	subs	r3, r2, r3
 8004006:	2b64      	cmp	r3, #100	; 0x64
 8004008:	d901      	bls.n	800400e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800400a:	2303      	movs	r3, #3
 800400c:	e21f      	b.n	800444e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800400e:	4b61      	ldr	r3, [pc, #388]	; (8004194 <HAL_RCC_OscConfig+0x274>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004016:	2b00      	cmp	r3, #0
 8004018:	d0f0      	beq.n	8003ffc <HAL_RCC_OscConfig+0xdc>
 800401a:	e014      	b.n	8004046 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800401c:	f7fe fa24 	bl	8002468 <HAL_GetTick>
 8004020:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004022:	e008      	b.n	8004036 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004024:	f7fe fa20 	bl	8002468 <HAL_GetTick>
 8004028:	4602      	mov	r2, r0
 800402a:	693b      	ldr	r3, [r7, #16]
 800402c:	1ad3      	subs	r3, r2, r3
 800402e:	2b64      	cmp	r3, #100	; 0x64
 8004030:	d901      	bls.n	8004036 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004032:	2303      	movs	r3, #3
 8004034:	e20b      	b.n	800444e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004036:	4b57      	ldr	r3, [pc, #348]	; (8004194 <HAL_RCC_OscConfig+0x274>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800403e:	2b00      	cmp	r3, #0
 8004040:	d1f0      	bne.n	8004024 <HAL_RCC_OscConfig+0x104>
 8004042:	e000      	b.n	8004046 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004044:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f003 0302 	and.w	r3, r3, #2
 800404e:	2b00      	cmp	r3, #0
 8004050:	d06f      	beq.n	8004132 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004052:	4b50      	ldr	r3, [pc, #320]	; (8004194 <HAL_RCC_OscConfig+0x274>)
 8004054:	689b      	ldr	r3, [r3, #8]
 8004056:	f003 030c 	and.w	r3, r3, #12
 800405a:	2b00      	cmp	r3, #0
 800405c:	d017      	beq.n	800408e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800405e:	4b4d      	ldr	r3, [pc, #308]	; (8004194 <HAL_RCC_OscConfig+0x274>)
 8004060:	689b      	ldr	r3, [r3, #8]
 8004062:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004066:	2b08      	cmp	r3, #8
 8004068:	d105      	bne.n	8004076 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800406a:	4b4a      	ldr	r3, [pc, #296]	; (8004194 <HAL_RCC_OscConfig+0x274>)
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004072:	2b00      	cmp	r3, #0
 8004074:	d00b      	beq.n	800408e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004076:	4b47      	ldr	r3, [pc, #284]	; (8004194 <HAL_RCC_OscConfig+0x274>)
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800407e:	2b0c      	cmp	r3, #12
 8004080:	d11c      	bne.n	80040bc <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004082:	4b44      	ldr	r3, [pc, #272]	; (8004194 <HAL_RCC_OscConfig+0x274>)
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800408a:	2b00      	cmp	r3, #0
 800408c:	d116      	bne.n	80040bc <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800408e:	4b41      	ldr	r3, [pc, #260]	; (8004194 <HAL_RCC_OscConfig+0x274>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f003 0302 	and.w	r3, r3, #2
 8004096:	2b00      	cmp	r3, #0
 8004098:	d005      	beq.n	80040a6 <HAL_RCC_OscConfig+0x186>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	68db      	ldr	r3, [r3, #12]
 800409e:	2b01      	cmp	r3, #1
 80040a0:	d001      	beq.n	80040a6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80040a2:	2301      	movs	r3, #1
 80040a4:	e1d3      	b.n	800444e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040a6:	4b3b      	ldr	r3, [pc, #236]	; (8004194 <HAL_RCC_OscConfig+0x274>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	691b      	ldr	r3, [r3, #16]
 80040b2:	00db      	lsls	r3, r3, #3
 80040b4:	4937      	ldr	r1, [pc, #220]	; (8004194 <HAL_RCC_OscConfig+0x274>)
 80040b6:	4313      	orrs	r3, r2
 80040b8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040ba:	e03a      	b.n	8004132 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	68db      	ldr	r3, [r3, #12]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d020      	beq.n	8004106 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040c4:	4b34      	ldr	r3, [pc, #208]	; (8004198 <HAL_RCC_OscConfig+0x278>)
 80040c6:	2201      	movs	r2, #1
 80040c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040ca:	f7fe f9cd 	bl	8002468 <HAL_GetTick>
 80040ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040d0:	e008      	b.n	80040e4 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80040d2:	f7fe f9c9 	bl	8002468 <HAL_GetTick>
 80040d6:	4602      	mov	r2, r0
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	1ad3      	subs	r3, r2, r3
 80040dc:	2b02      	cmp	r3, #2
 80040de:	d901      	bls.n	80040e4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80040e0:	2303      	movs	r3, #3
 80040e2:	e1b4      	b.n	800444e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040e4:	4b2b      	ldr	r3, [pc, #172]	; (8004194 <HAL_RCC_OscConfig+0x274>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f003 0302 	and.w	r3, r3, #2
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d0f0      	beq.n	80040d2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040f0:	4b28      	ldr	r3, [pc, #160]	; (8004194 <HAL_RCC_OscConfig+0x274>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	691b      	ldr	r3, [r3, #16]
 80040fc:	00db      	lsls	r3, r3, #3
 80040fe:	4925      	ldr	r1, [pc, #148]	; (8004194 <HAL_RCC_OscConfig+0x274>)
 8004100:	4313      	orrs	r3, r2
 8004102:	600b      	str	r3, [r1, #0]
 8004104:	e015      	b.n	8004132 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004106:	4b24      	ldr	r3, [pc, #144]	; (8004198 <HAL_RCC_OscConfig+0x278>)
 8004108:	2200      	movs	r2, #0
 800410a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800410c:	f7fe f9ac 	bl	8002468 <HAL_GetTick>
 8004110:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004112:	e008      	b.n	8004126 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004114:	f7fe f9a8 	bl	8002468 <HAL_GetTick>
 8004118:	4602      	mov	r2, r0
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	1ad3      	subs	r3, r2, r3
 800411e:	2b02      	cmp	r3, #2
 8004120:	d901      	bls.n	8004126 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004122:	2303      	movs	r3, #3
 8004124:	e193      	b.n	800444e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004126:	4b1b      	ldr	r3, [pc, #108]	; (8004194 <HAL_RCC_OscConfig+0x274>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0302 	and.w	r3, r3, #2
 800412e:	2b00      	cmp	r3, #0
 8004130:	d1f0      	bne.n	8004114 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f003 0308 	and.w	r3, r3, #8
 800413a:	2b00      	cmp	r3, #0
 800413c:	d036      	beq.n	80041ac <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	695b      	ldr	r3, [r3, #20]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d016      	beq.n	8004174 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004146:	4b15      	ldr	r3, [pc, #84]	; (800419c <HAL_RCC_OscConfig+0x27c>)
 8004148:	2201      	movs	r2, #1
 800414a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800414c:	f7fe f98c 	bl	8002468 <HAL_GetTick>
 8004150:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004152:	e008      	b.n	8004166 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004154:	f7fe f988 	bl	8002468 <HAL_GetTick>
 8004158:	4602      	mov	r2, r0
 800415a:	693b      	ldr	r3, [r7, #16]
 800415c:	1ad3      	subs	r3, r2, r3
 800415e:	2b02      	cmp	r3, #2
 8004160:	d901      	bls.n	8004166 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004162:	2303      	movs	r3, #3
 8004164:	e173      	b.n	800444e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004166:	4b0b      	ldr	r3, [pc, #44]	; (8004194 <HAL_RCC_OscConfig+0x274>)
 8004168:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800416a:	f003 0302 	and.w	r3, r3, #2
 800416e:	2b00      	cmp	r3, #0
 8004170:	d0f0      	beq.n	8004154 <HAL_RCC_OscConfig+0x234>
 8004172:	e01b      	b.n	80041ac <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004174:	4b09      	ldr	r3, [pc, #36]	; (800419c <HAL_RCC_OscConfig+0x27c>)
 8004176:	2200      	movs	r2, #0
 8004178:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800417a:	f7fe f975 	bl	8002468 <HAL_GetTick>
 800417e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004180:	e00e      	b.n	80041a0 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004182:	f7fe f971 	bl	8002468 <HAL_GetTick>
 8004186:	4602      	mov	r2, r0
 8004188:	693b      	ldr	r3, [r7, #16]
 800418a:	1ad3      	subs	r3, r2, r3
 800418c:	2b02      	cmp	r3, #2
 800418e:	d907      	bls.n	80041a0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004190:	2303      	movs	r3, #3
 8004192:	e15c      	b.n	800444e <HAL_RCC_OscConfig+0x52e>
 8004194:	40023800 	.word	0x40023800
 8004198:	42470000 	.word	0x42470000
 800419c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041a0:	4b8a      	ldr	r3, [pc, #552]	; (80043cc <HAL_RCC_OscConfig+0x4ac>)
 80041a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041a4:	f003 0302 	and.w	r3, r3, #2
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d1ea      	bne.n	8004182 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f003 0304 	and.w	r3, r3, #4
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	f000 8097 	beq.w	80042e8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80041ba:	2300      	movs	r3, #0
 80041bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041be:	4b83      	ldr	r3, [pc, #524]	; (80043cc <HAL_RCC_OscConfig+0x4ac>)
 80041c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d10f      	bne.n	80041ea <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041ca:	2300      	movs	r3, #0
 80041cc:	60bb      	str	r3, [r7, #8]
 80041ce:	4b7f      	ldr	r3, [pc, #508]	; (80043cc <HAL_RCC_OscConfig+0x4ac>)
 80041d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041d2:	4a7e      	ldr	r2, [pc, #504]	; (80043cc <HAL_RCC_OscConfig+0x4ac>)
 80041d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041d8:	6413      	str	r3, [r2, #64]	; 0x40
 80041da:	4b7c      	ldr	r3, [pc, #496]	; (80043cc <HAL_RCC_OscConfig+0x4ac>)
 80041dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041e2:	60bb      	str	r3, [r7, #8]
 80041e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041e6:	2301      	movs	r3, #1
 80041e8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041ea:	4b79      	ldr	r3, [pc, #484]	; (80043d0 <HAL_RCC_OscConfig+0x4b0>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d118      	bne.n	8004228 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80041f6:	4b76      	ldr	r3, [pc, #472]	; (80043d0 <HAL_RCC_OscConfig+0x4b0>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	4a75      	ldr	r2, [pc, #468]	; (80043d0 <HAL_RCC_OscConfig+0x4b0>)
 80041fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004200:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004202:	f7fe f931 	bl	8002468 <HAL_GetTick>
 8004206:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004208:	e008      	b.n	800421c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800420a:	f7fe f92d 	bl	8002468 <HAL_GetTick>
 800420e:	4602      	mov	r2, r0
 8004210:	693b      	ldr	r3, [r7, #16]
 8004212:	1ad3      	subs	r3, r2, r3
 8004214:	2b02      	cmp	r3, #2
 8004216:	d901      	bls.n	800421c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004218:	2303      	movs	r3, #3
 800421a:	e118      	b.n	800444e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800421c:	4b6c      	ldr	r3, [pc, #432]	; (80043d0 <HAL_RCC_OscConfig+0x4b0>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004224:	2b00      	cmp	r3, #0
 8004226:	d0f0      	beq.n	800420a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	689b      	ldr	r3, [r3, #8]
 800422c:	2b01      	cmp	r3, #1
 800422e:	d106      	bne.n	800423e <HAL_RCC_OscConfig+0x31e>
 8004230:	4b66      	ldr	r3, [pc, #408]	; (80043cc <HAL_RCC_OscConfig+0x4ac>)
 8004232:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004234:	4a65      	ldr	r2, [pc, #404]	; (80043cc <HAL_RCC_OscConfig+0x4ac>)
 8004236:	f043 0301 	orr.w	r3, r3, #1
 800423a:	6713      	str	r3, [r2, #112]	; 0x70
 800423c:	e01c      	b.n	8004278 <HAL_RCC_OscConfig+0x358>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	689b      	ldr	r3, [r3, #8]
 8004242:	2b05      	cmp	r3, #5
 8004244:	d10c      	bne.n	8004260 <HAL_RCC_OscConfig+0x340>
 8004246:	4b61      	ldr	r3, [pc, #388]	; (80043cc <HAL_RCC_OscConfig+0x4ac>)
 8004248:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800424a:	4a60      	ldr	r2, [pc, #384]	; (80043cc <HAL_RCC_OscConfig+0x4ac>)
 800424c:	f043 0304 	orr.w	r3, r3, #4
 8004250:	6713      	str	r3, [r2, #112]	; 0x70
 8004252:	4b5e      	ldr	r3, [pc, #376]	; (80043cc <HAL_RCC_OscConfig+0x4ac>)
 8004254:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004256:	4a5d      	ldr	r2, [pc, #372]	; (80043cc <HAL_RCC_OscConfig+0x4ac>)
 8004258:	f043 0301 	orr.w	r3, r3, #1
 800425c:	6713      	str	r3, [r2, #112]	; 0x70
 800425e:	e00b      	b.n	8004278 <HAL_RCC_OscConfig+0x358>
 8004260:	4b5a      	ldr	r3, [pc, #360]	; (80043cc <HAL_RCC_OscConfig+0x4ac>)
 8004262:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004264:	4a59      	ldr	r2, [pc, #356]	; (80043cc <HAL_RCC_OscConfig+0x4ac>)
 8004266:	f023 0301 	bic.w	r3, r3, #1
 800426a:	6713      	str	r3, [r2, #112]	; 0x70
 800426c:	4b57      	ldr	r3, [pc, #348]	; (80043cc <HAL_RCC_OscConfig+0x4ac>)
 800426e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004270:	4a56      	ldr	r2, [pc, #344]	; (80043cc <HAL_RCC_OscConfig+0x4ac>)
 8004272:	f023 0304 	bic.w	r3, r3, #4
 8004276:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d015      	beq.n	80042ac <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004280:	f7fe f8f2 	bl	8002468 <HAL_GetTick>
 8004284:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004286:	e00a      	b.n	800429e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004288:	f7fe f8ee 	bl	8002468 <HAL_GetTick>
 800428c:	4602      	mov	r2, r0
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	1ad3      	subs	r3, r2, r3
 8004292:	f241 3288 	movw	r2, #5000	; 0x1388
 8004296:	4293      	cmp	r3, r2
 8004298:	d901      	bls.n	800429e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800429a:	2303      	movs	r3, #3
 800429c:	e0d7      	b.n	800444e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800429e:	4b4b      	ldr	r3, [pc, #300]	; (80043cc <HAL_RCC_OscConfig+0x4ac>)
 80042a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042a2:	f003 0302 	and.w	r3, r3, #2
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d0ee      	beq.n	8004288 <HAL_RCC_OscConfig+0x368>
 80042aa:	e014      	b.n	80042d6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042ac:	f7fe f8dc 	bl	8002468 <HAL_GetTick>
 80042b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042b2:	e00a      	b.n	80042ca <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80042b4:	f7fe f8d8 	bl	8002468 <HAL_GetTick>
 80042b8:	4602      	mov	r2, r0
 80042ba:	693b      	ldr	r3, [r7, #16]
 80042bc:	1ad3      	subs	r3, r2, r3
 80042be:	f241 3288 	movw	r2, #5000	; 0x1388
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d901      	bls.n	80042ca <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80042c6:	2303      	movs	r3, #3
 80042c8:	e0c1      	b.n	800444e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042ca:	4b40      	ldr	r3, [pc, #256]	; (80043cc <HAL_RCC_OscConfig+0x4ac>)
 80042cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042ce:	f003 0302 	and.w	r3, r3, #2
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d1ee      	bne.n	80042b4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80042d6:	7dfb      	ldrb	r3, [r7, #23]
 80042d8:	2b01      	cmp	r3, #1
 80042da:	d105      	bne.n	80042e8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042dc:	4b3b      	ldr	r3, [pc, #236]	; (80043cc <HAL_RCC_OscConfig+0x4ac>)
 80042de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042e0:	4a3a      	ldr	r2, [pc, #232]	; (80043cc <HAL_RCC_OscConfig+0x4ac>)
 80042e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80042e6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	699b      	ldr	r3, [r3, #24]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	f000 80ad 	beq.w	800444c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80042f2:	4b36      	ldr	r3, [pc, #216]	; (80043cc <HAL_RCC_OscConfig+0x4ac>)
 80042f4:	689b      	ldr	r3, [r3, #8]
 80042f6:	f003 030c 	and.w	r3, r3, #12
 80042fa:	2b08      	cmp	r3, #8
 80042fc:	d060      	beq.n	80043c0 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	699b      	ldr	r3, [r3, #24]
 8004302:	2b02      	cmp	r3, #2
 8004304:	d145      	bne.n	8004392 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004306:	4b33      	ldr	r3, [pc, #204]	; (80043d4 <HAL_RCC_OscConfig+0x4b4>)
 8004308:	2200      	movs	r2, #0
 800430a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800430c:	f7fe f8ac 	bl	8002468 <HAL_GetTick>
 8004310:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004312:	e008      	b.n	8004326 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004314:	f7fe f8a8 	bl	8002468 <HAL_GetTick>
 8004318:	4602      	mov	r2, r0
 800431a:	693b      	ldr	r3, [r7, #16]
 800431c:	1ad3      	subs	r3, r2, r3
 800431e:	2b02      	cmp	r3, #2
 8004320:	d901      	bls.n	8004326 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004322:	2303      	movs	r3, #3
 8004324:	e093      	b.n	800444e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004326:	4b29      	ldr	r3, [pc, #164]	; (80043cc <HAL_RCC_OscConfig+0x4ac>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800432e:	2b00      	cmp	r3, #0
 8004330:	d1f0      	bne.n	8004314 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	69da      	ldr	r2, [r3, #28]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6a1b      	ldr	r3, [r3, #32]
 800433a:	431a      	orrs	r2, r3
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004340:	019b      	lsls	r3, r3, #6
 8004342:	431a      	orrs	r2, r3
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004348:	085b      	lsrs	r3, r3, #1
 800434a:	3b01      	subs	r3, #1
 800434c:	041b      	lsls	r3, r3, #16
 800434e:	431a      	orrs	r2, r3
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004354:	061b      	lsls	r3, r3, #24
 8004356:	431a      	orrs	r2, r3
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800435c:	071b      	lsls	r3, r3, #28
 800435e:	491b      	ldr	r1, [pc, #108]	; (80043cc <HAL_RCC_OscConfig+0x4ac>)
 8004360:	4313      	orrs	r3, r2
 8004362:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004364:	4b1b      	ldr	r3, [pc, #108]	; (80043d4 <HAL_RCC_OscConfig+0x4b4>)
 8004366:	2201      	movs	r2, #1
 8004368:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800436a:	f7fe f87d 	bl	8002468 <HAL_GetTick>
 800436e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004370:	e008      	b.n	8004384 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004372:	f7fe f879 	bl	8002468 <HAL_GetTick>
 8004376:	4602      	mov	r2, r0
 8004378:	693b      	ldr	r3, [r7, #16]
 800437a:	1ad3      	subs	r3, r2, r3
 800437c:	2b02      	cmp	r3, #2
 800437e:	d901      	bls.n	8004384 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004380:	2303      	movs	r3, #3
 8004382:	e064      	b.n	800444e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004384:	4b11      	ldr	r3, [pc, #68]	; (80043cc <HAL_RCC_OscConfig+0x4ac>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800438c:	2b00      	cmp	r3, #0
 800438e:	d0f0      	beq.n	8004372 <HAL_RCC_OscConfig+0x452>
 8004390:	e05c      	b.n	800444c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004392:	4b10      	ldr	r3, [pc, #64]	; (80043d4 <HAL_RCC_OscConfig+0x4b4>)
 8004394:	2200      	movs	r2, #0
 8004396:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004398:	f7fe f866 	bl	8002468 <HAL_GetTick>
 800439c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800439e:	e008      	b.n	80043b2 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043a0:	f7fe f862 	bl	8002468 <HAL_GetTick>
 80043a4:	4602      	mov	r2, r0
 80043a6:	693b      	ldr	r3, [r7, #16]
 80043a8:	1ad3      	subs	r3, r2, r3
 80043aa:	2b02      	cmp	r3, #2
 80043ac:	d901      	bls.n	80043b2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80043ae:	2303      	movs	r3, #3
 80043b0:	e04d      	b.n	800444e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043b2:	4b06      	ldr	r3, [pc, #24]	; (80043cc <HAL_RCC_OscConfig+0x4ac>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d1f0      	bne.n	80043a0 <HAL_RCC_OscConfig+0x480>
 80043be:	e045      	b.n	800444c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	699b      	ldr	r3, [r3, #24]
 80043c4:	2b01      	cmp	r3, #1
 80043c6:	d107      	bne.n	80043d8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80043c8:	2301      	movs	r3, #1
 80043ca:	e040      	b.n	800444e <HAL_RCC_OscConfig+0x52e>
 80043cc:	40023800 	.word	0x40023800
 80043d0:	40007000 	.word	0x40007000
 80043d4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80043d8:	4b1f      	ldr	r3, [pc, #124]	; (8004458 <HAL_RCC_OscConfig+0x538>)
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	699b      	ldr	r3, [r3, #24]
 80043e2:	2b01      	cmp	r3, #1
 80043e4:	d030      	beq.n	8004448 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043f0:	429a      	cmp	r2, r3
 80043f2:	d129      	bne.n	8004448 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043fe:	429a      	cmp	r2, r3
 8004400:	d122      	bne.n	8004448 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004402:	68fa      	ldr	r2, [r7, #12]
 8004404:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004408:	4013      	ands	r3, r2
 800440a:	687a      	ldr	r2, [r7, #4]
 800440c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800440e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004410:	4293      	cmp	r3, r2
 8004412:	d119      	bne.n	8004448 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800441e:	085b      	lsrs	r3, r3, #1
 8004420:	3b01      	subs	r3, #1
 8004422:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004424:	429a      	cmp	r2, r3
 8004426:	d10f      	bne.n	8004448 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004432:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004434:	429a      	cmp	r2, r3
 8004436:	d107      	bne.n	8004448 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004442:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004444:	429a      	cmp	r2, r3
 8004446:	d001      	beq.n	800444c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8004448:	2301      	movs	r3, #1
 800444a:	e000      	b.n	800444e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800444c:	2300      	movs	r3, #0
}
 800444e:	4618      	mov	r0, r3
 8004450:	3718      	adds	r7, #24
 8004452:	46bd      	mov	sp, r7
 8004454:	bd80      	pop	{r7, pc}
 8004456:	bf00      	nop
 8004458:	40023800 	.word	0x40023800

0800445c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b082      	sub	sp, #8
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d101      	bne.n	800446e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800446a:	2301      	movs	r3, #1
 800446c:	e041      	b.n	80044f2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004474:	b2db      	uxtb	r3, r3
 8004476:	2b00      	cmp	r3, #0
 8004478:	d106      	bne.n	8004488 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2200      	movs	r2, #0
 800447e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004482:	6878      	ldr	r0, [r7, #4]
 8004484:	f7fd fe76 	bl	8002174 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2202      	movs	r2, #2
 800448c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681a      	ldr	r2, [r3, #0]
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	3304      	adds	r3, #4
 8004498:	4619      	mov	r1, r3
 800449a:	4610      	mov	r0, r2
 800449c:	f000 fac4 	bl	8004a28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2201      	movs	r2, #1
 80044a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2201      	movs	r2, #1
 80044ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2201      	movs	r2, #1
 80044b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2201      	movs	r2, #1
 80044bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2201      	movs	r2, #1
 80044c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2201      	movs	r2, #1
 80044cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2201      	movs	r2, #1
 80044d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2201      	movs	r2, #1
 80044dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2201      	movs	r2, #1
 80044e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2201      	movs	r2, #1
 80044ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80044f0:	2300      	movs	r3, #0
}
 80044f2:	4618      	mov	r0, r3
 80044f4:	3708      	adds	r7, #8
 80044f6:	46bd      	mov	sp, r7
 80044f8:	bd80      	pop	{r7, pc}
	...

080044fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80044fc:	b480      	push	{r7}
 80044fe:	b085      	sub	sp, #20
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800450a:	b2db      	uxtb	r3, r3
 800450c:	2b01      	cmp	r3, #1
 800450e:	d001      	beq.n	8004514 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004510:	2301      	movs	r3, #1
 8004512:	e04e      	b.n	80045b2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2202      	movs	r2, #2
 8004518:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	68da      	ldr	r2, [r3, #12]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f042 0201 	orr.w	r2, r2, #1
 800452a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a23      	ldr	r2, [pc, #140]	; (80045c0 <HAL_TIM_Base_Start_IT+0xc4>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d022      	beq.n	800457c <HAL_TIM_Base_Start_IT+0x80>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800453e:	d01d      	beq.n	800457c <HAL_TIM_Base_Start_IT+0x80>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	4a1f      	ldr	r2, [pc, #124]	; (80045c4 <HAL_TIM_Base_Start_IT+0xc8>)
 8004546:	4293      	cmp	r3, r2
 8004548:	d018      	beq.n	800457c <HAL_TIM_Base_Start_IT+0x80>
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	4a1e      	ldr	r2, [pc, #120]	; (80045c8 <HAL_TIM_Base_Start_IT+0xcc>)
 8004550:	4293      	cmp	r3, r2
 8004552:	d013      	beq.n	800457c <HAL_TIM_Base_Start_IT+0x80>
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	4a1c      	ldr	r2, [pc, #112]	; (80045cc <HAL_TIM_Base_Start_IT+0xd0>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d00e      	beq.n	800457c <HAL_TIM_Base_Start_IT+0x80>
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4a1b      	ldr	r2, [pc, #108]	; (80045d0 <HAL_TIM_Base_Start_IT+0xd4>)
 8004564:	4293      	cmp	r3, r2
 8004566:	d009      	beq.n	800457c <HAL_TIM_Base_Start_IT+0x80>
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	4a19      	ldr	r2, [pc, #100]	; (80045d4 <HAL_TIM_Base_Start_IT+0xd8>)
 800456e:	4293      	cmp	r3, r2
 8004570:	d004      	beq.n	800457c <HAL_TIM_Base_Start_IT+0x80>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4a18      	ldr	r2, [pc, #96]	; (80045d8 <HAL_TIM_Base_Start_IT+0xdc>)
 8004578:	4293      	cmp	r3, r2
 800457a:	d111      	bne.n	80045a0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	f003 0307 	and.w	r3, r3, #7
 8004586:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	2b06      	cmp	r3, #6
 800458c:	d010      	beq.n	80045b0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	681a      	ldr	r2, [r3, #0]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f042 0201 	orr.w	r2, r2, #1
 800459c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800459e:	e007      	b.n	80045b0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	681a      	ldr	r2, [r3, #0]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f042 0201 	orr.w	r2, r2, #1
 80045ae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80045b0:	2300      	movs	r3, #0
}
 80045b2:	4618      	mov	r0, r3
 80045b4:	3714      	adds	r7, #20
 80045b6:	46bd      	mov	sp, r7
 80045b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045bc:	4770      	bx	lr
 80045be:	bf00      	nop
 80045c0:	40010000 	.word	0x40010000
 80045c4:	40000400 	.word	0x40000400
 80045c8:	40000800 	.word	0x40000800
 80045cc:	40000c00 	.word	0x40000c00
 80045d0:	40010400 	.word	0x40010400
 80045d4:	40014000 	.word	0x40014000
 80045d8:	40001800 	.word	0x40001800

080045dc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80045dc:	b480      	push	{r7}
 80045de:	b083      	sub	sp, #12
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	68da      	ldr	r2, [r3, #12]
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f022 0201 	bic.w	r2, r2, #1
 80045f2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	6a1a      	ldr	r2, [r3, #32]
 80045fa:	f241 1311 	movw	r3, #4369	; 0x1111
 80045fe:	4013      	ands	r3, r2
 8004600:	2b00      	cmp	r3, #0
 8004602:	d10f      	bne.n	8004624 <HAL_TIM_Base_Stop_IT+0x48>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	6a1a      	ldr	r2, [r3, #32]
 800460a:	f240 4344 	movw	r3, #1092	; 0x444
 800460e:	4013      	ands	r3, r2
 8004610:	2b00      	cmp	r3, #0
 8004612:	d107      	bne.n	8004624 <HAL_TIM_Base_Stop_IT+0x48>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	681a      	ldr	r2, [r3, #0]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f022 0201 	bic.w	r2, r2, #1
 8004622:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2201      	movs	r2, #1
 8004628:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800462c:	2300      	movs	r3, #0
}
 800462e:	4618      	mov	r0, r3
 8004630:	370c      	adds	r7, #12
 8004632:	46bd      	mov	sp, r7
 8004634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004638:	4770      	bx	lr

0800463a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800463a:	b580      	push	{r7, lr}
 800463c:	b082      	sub	sp, #8
 800463e:	af00      	add	r7, sp, #0
 8004640:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	691b      	ldr	r3, [r3, #16]
 8004648:	f003 0302 	and.w	r3, r3, #2
 800464c:	2b02      	cmp	r3, #2
 800464e:	d122      	bne.n	8004696 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	68db      	ldr	r3, [r3, #12]
 8004656:	f003 0302 	and.w	r3, r3, #2
 800465a:	2b02      	cmp	r3, #2
 800465c:	d11b      	bne.n	8004696 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f06f 0202 	mvn.w	r2, #2
 8004666:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2201      	movs	r2, #1
 800466c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	699b      	ldr	r3, [r3, #24]
 8004674:	f003 0303 	and.w	r3, r3, #3
 8004678:	2b00      	cmp	r3, #0
 800467a:	d003      	beq.n	8004684 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800467c:	6878      	ldr	r0, [r7, #4]
 800467e:	f000 f9b5 	bl	80049ec <HAL_TIM_IC_CaptureCallback>
 8004682:	e005      	b.n	8004690 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004684:	6878      	ldr	r0, [r7, #4]
 8004686:	f000 f9a7 	bl	80049d8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800468a:	6878      	ldr	r0, [r7, #4]
 800468c:	f000 f9b8 	bl	8004a00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2200      	movs	r2, #0
 8004694:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	691b      	ldr	r3, [r3, #16]
 800469c:	f003 0304 	and.w	r3, r3, #4
 80046a0:	2b04      	cmp	r3, #4
 80046a2:	d122      	bne.n	80046ea <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	68db      	ldr	r3, [r3, #12]
 80046aa:	f003 0304 	and.w	r3, r3, #4
 80046ae:	2b04      	cmp	r3, #4
 80046b0:	d11b      	bne.n	80046ea <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f06f 0204 	mvn.w	r2, #4
 80046ba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2202      	movs	r2, #2
 80046c0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	699b      	ldr	r3, [r3, #24]
 80046c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d003      	beq.n	80046d8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046d0:	6878      	ldr	r0, [r7, #4]
 80046d2:	f000 f98b 	bl	80049ec <HAL_TIM_IC_CaptureCallback>
 80046d6:	e005      	b.n	80046e4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046d8:	6878      	ldr	r0, [r7, #4]
 80046da:	f000 f97d 	bl	80049d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046de:	6878      	ldr	r0, [r7, #4]
 80046e0:	f000 f98e 	bl	8004a00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2200      	movs	r2, #0
 80046e8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	691b      	ldr	r3, [r3, #16]
 80046f0:	f003 0308 	and.w	r3, r3, #8
 80046f4:	2b08      	cmp	r3, #8
 80046f6:	d122      	bne.n	800473e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	68db      	ldr	r3, [r3, #12]
 80046fe:	f003 0308 	and.w	r3, r3, #8
 8004702:	2b08      	cmp	r3, #8
 8004704:	d11b      	bne.n	800473e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f06f 0208 	mvn.w	r2, #8
 800470e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2204      	movs	r2, #4
 8004714:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	69db      	ldr	r3, [r3, #28]
 800471c:	f003 0303 	and.w	r3, r3, #3
 8004720:	2b00      	cmp	r3, #0
 8004722:	d003      	beq.n	800472c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004724:	6878      	ldr	r0, [r7, #4]
 8004726:	f000 f961 	bl	80049ec <HAL_TIM_IC_CaptureCallback>
 800472a:	e005      	b.n	8004738 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800472c:	6878      	ldr	r0, [r7, #4]
 800472e:	f000 f953 	bl	80049d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004732:	6878      	ldr	r0, [r7, #4]
 8004734:	f000 f964 	bl	8004a00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2200      	movs	r2, #0
 800473c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	691b      	ldr	r3, [r3, #16]
 8004744:	f003 0310 	and.w	r3, r3, #16
 8004748:	2b10      	cmp	r3, #16
 800474a:	d122      	bne.n	8004792 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	68db      	ldr	r3, [r3, #12]
 8004752:	f003 0310 	and.w	r3, r3, #16
 8004756:	2b10      	cmp	r3, #16
 8004758:	d11b      	bne.n	8004792 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f06f 0210 	mvn.w	r2, #16
 8004762:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2208      	movs	r2, #8
 8004768:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	69db      	ldr	r3, [r3, #28]
 8004770:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004774:	2b00      	cmp	r3, #0
 8004776:	d003      	beq.n	8004780 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004778:	6878      	ldr	r0, [r7, #4]
 800477a:	f000 f937 	bl	80049ec <HAL_TIM_IC_CaptureCallback>
 800477e:	e005      	b.n	800478c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004780:	6878      	ldr	r0, [r7, #4]
 8004782:	f000 f929 	bl	80049d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004786:	6878      	ldr	r0, [r7, #4]
 8004788:	f000 f93a 	bl	8004a00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2200      	movs	r2, #0
 8004790:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	691b      	ldr	r3, [r3, #16]
 8004798:	f003 0301 	and.w	r3, r3, #1
 800479c:	2b01      	cmp	r3, #1
 800479e:	d10e      	bne.n	80047be <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	68db      	ldr	r3, [r3, #12]
 80047a6:	f003 0301 	and.w	r3, r3, #1
 80047aa:	2b01      	cmp	r3, #1
 80047ac:	d107      	bne.n	80047be <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f06f 0201 	mvn.w	r2, #1
 80047b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80047b8:	6878      	ldr	r0, [r7, #4]
 80047ba:	f7fd f9c9 	bl	8001b50 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	691b      	ldr	r3, [r3, #16]
 80047c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047c8:	2b80      	cmp	r3, #128	; 0x80
 80047ca:	d10e      	bne.n	80047ea <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	68db      	ldr	r3, [r3, #12]
 80047d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047d6:	2b80      	cmp	r3, #128	; 0x80
 80047d8:	d107      	bne.n	80047ea <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80047e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80047e4:	6878      	ldr	r0, [r7, #4]
 80047e6:	f000 fadf 	bl	8004da8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	691b      	ldr	r3, [r3, #16]
 80047f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047f4:	2b40      	cmp	r3, #64	; 0x40
 80047f6:	d10e      	bne.n	8004816 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	68db      	ldr	r3, [r3, #12]
 80047fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004802:	2b40      	cmp	r3, #64	; 0x40
 8004804:	d107      	bne.n	8004816 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800480e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004810:	6878      	ldr	r0, [r7, #4]
 8004812:	f000 f8ff 	bl	8004a14 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	691b      	ldr	r3, [r3, #16]
 800481c:	f003 0320 	and.w	r3, r3, #32
 8004820:	2b20      	cmp	r3, #32
 8004822:	d10e      	bne.n	8004842 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	68db      	ldr	r3, [r3, #12]
 800482a:	f003 0320 	and.w	r3, r3, #32
 800482e:	2b20      	cmp	r3, #32
 8004830:	d107      	bne.n	8004842 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f06f 0220 	mvn.w	r2, #32
 800483a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800483c:	6878      	ldr	r0, [r7, #4]
 800483e:	f000 faa9 	bl	8004d94 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004842:	bf00      	nop
 8004844:	3708      	adds	r7, #8
 8004846:	46bd      	mov	sp, r7
 8004848:	bd80      	pop	{r7, pc}

0800484a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800484a:	b580      	push	{r7, lr}
 800484c:	b084      	sub	sp, #16
 800484e:	af00      	add	r7, sp, #0
 8004850:	6078      	str	r0, [r7, #4]
 8004852:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004854:	2300      	movs	r3, #0
 8004856:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800485e:	2b01      	cmp	r3, #1
 8004860:	d101      	bne.n	8004866 <HAL_TIM_ConfigClockSource+0x1c>
 8004862:	2302      	movs	r3, #2
 8004864:	e0b4      	b.n	80049d0 <HAL_TIM_ConfigClockSource+0x186>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2201      	movs	r2, #1
 800486a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2202      	movs	r2, #2
 8004872:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800487e:	68bb      	ldr	r3, [r7, #8]
 8004880:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004884:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004886:	68bb      	ldr	r3, [r7, #8]
 8004888:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800488c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	68ba      	ldr	r2, [r7, #8]
 8004894:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800489e:	d03e      	beq.n	800491e <HAL_TIM_ConfigClockSource+0xd4>
 80048a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048a4:	f200 8087 	bhi.w	80049b6 <HAL_TIM_ConfigClockSource+0x16c>
 80048a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048ac:	f000 8086 	beq.w	80049bc <HAL_TIM_ConfigClockSource+0x172>
 80048b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048b4:	d87f      	bhi.n	80049b6 <HAL_TIM_ConfigClockSource+0x16c>
 80048b6:	2b70      	cmp	r3, #112	; 0x70
 80048b8:	d01a      	beq.n	80048f0 <HAL_TIM_ConfigClockSource+0xa6>
 80048ba:	2b70      	cmp	r3, #112	; 0x70
 80048bc:	d87b      	bhi.n	80049b6 <HAL_TIM_ConfigClockSource+0x16c>
 80048be:	2b60      	cmp	r3, #96	; 0x60
 80048c0:	d050      	beq.n	8004964 <HAL_TIM_ConfigClockSource+0x11a>
 80048c2:	2b60      	cmp	r3, #96	; 0x60
 80048c4:	d877      	bhi.n	80049b6 <HAL_TIM_ConfigClockSource+0x16c>
 80048c6:	2b50      	cmp	r3, #80	; 0x50
 80048c8:	d03c      	beq.n	8004944 <HAL_TIM_ConfigClockSource+0xfa>
 80048ca:	2b50      	cmp	r3, #80	; 0x50
 80048cc:	d873      	bhi.n	80049b6 <HAL_TIM_ConfigClockSource+0x16c>
 80048ce:	2b40      	cmp	r3, #64	; 0x40
 80048d0:	d058      	beq.n	8004984 <HAL_TIM_ConfigClockSource+0x13a>
 80048d2:	2b40      	cmp	r3, #64	; 0x40
 80048d4:	d86f      	bhi.n	80049b6 <HAL_TIM_ConfigClockSource+0x16c>
 80048d6:	2b30      	cmp	r3, #48	; 0x30
 80048d8:	d064      	beq.n	80049a4 <HAL_TIM_ConfigClockSource+0x15a>
 80048da:	2b30      	cmp	r3, #48	; 0x30
 80048dc:	d86b      	bhi.n	80049b6 <HAL_TIM_ConfigClockSource+0x16c>
 80048de:	2b20      	cmp	r3, #32
 80048e0:	d060      	beq.n	80049a4 <HAL_TIM_ConfigClockSource+0x15a>
 80048e2:	2b20      	cmp	r3, #32
 80048e4:	d867      	bhi.n	80049b6 <HAL_TIM_ConfigClockSource+0x16c>
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d05c      	beq.n	80049a4 <HAL_TIM_ConfigClockSource+0x15a>
 80048ea:	2b10      	cmp	r3, #16
 80048ec:	d05a      	beq.n	80049a4 <HAL_TIM_ConfigClockSource+0x15a>
 80048ee:	e062      	b.n	80049b6 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6818      	ldr	r0, [r3, #0]
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	6899      	ldr	r1, [r3, #8]
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	685a      	ldr	r2, [r3, #4]
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	68db      	ldr	r3, [r3, #12]
 8004900:	f000 f9ac 	bl	8004c5c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	689b      	ldr	r3, [r3, #8]
 800490a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800490c:	68bb      	ldr	r3, [r7, #8]
 800490e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004912:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	68ba      	ldr	r2, [r7, #8]
 800491a:	609a      	str	r2, [r3, #8]
      break;
 800491c:	e04f      	b.n	80049be <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6818      	ldr	r0, [r3, #0]
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	6899      	ldr	r1, [r3, #8]
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	685a      	ldr	r2, [r3, #4]
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	68db      	ldr	r3, [r3, #12]
 800492e:	f000 f995 	bl	8004c5c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	689a      	ldr	r2, [r3, #8]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004940:	609a      	str	r2, [r3, #8]
      break;
 8004942:	e03c      	b.n	80049be <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6818      	ldr	r0, [r3, #0]
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	6859      	ldr	r1, [r3, #4]
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	68db      	ldr	r3, [r3, #12]
 8004950:	461a      	mov	r2, r3
 8004952:	f000 f909 	bl	8004b68 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	2150      	movs	r1, #80	; 0x50
 800495c:	4618      	mov	r0, r3
 800495e:	f000 f962 	bl	8004c26 <TIM_ITRx_SetConfig>
      break;
 8004962:	e02c      	b.n	80049be <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6818      	ldr	r0, [r3, #0]
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	6859      	ldr	r1, [r3, #4]
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	68db      	ldr	r3, [r3, #12]
 8004970:	461a      	mov	r2, r3
 8004972:	f000 f928 	bl	8004bc6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	2160      	movs	r1, #96	; 0x60
 800497c:	4618      	mov	r0, r3
 800497e:	f000 f952 	bl	8004c26 <TIM_ITRx_SetConfig>
      break;
 8004982:	e01c      	b.n	80049be <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6818      	ldr	r0, [r3, #0]
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	6859      	ldr	r1, [r3, #4]
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	68db      	ldr	r3, [r3, #12]
 8004990:	461a      	mov	r2, r3
 8004992:	f000 f8e9 	bl	8004b68 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	2140      	movs	r1, #64	; 0x40
 800499c:	4618      	mov	r0, r3
 800499e:	f000 f942 	bl	8004c26 <TIM_ITRx_SetConfig>
      break;
 80049a2:	e00c      	b.n	80049be <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681a      	ldr	r2, [r3, #0]
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4619      	mov	r1, r3
 80049ae:	4610      	mov	r0, r2
 80049b0:	f000 f939 	bl	8004c26 <TIM_ITRx_SetConfig>
      break;
 80049b4:	e003      	b.n	80049be <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80049b6:	2301      	movs	r3, #1
 80049b8:	73fb      	strb	r3, [r7, #15]
      break;
 80049ba:	e000      	b.n	80049be <HAL_TIM_ConfigClockSource+0x174>
      break;
 80049bc:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2201      	movs	r2, #1
 80049c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2200      	movs	r2, #0
 80049ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80049ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80049d0:	4618      	mov	r0, r3
 80049d2:	3710      	adds	r7, #16
 80049d4:	46bd      	mov	sp, r7
 80049d6:	bd80      	pop	{r7, pc}

080049d8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80049d8:	b480      	push	{r7}
 80049da:	b083      	sub	sp, #12
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80049e0:	bf00      	nop
 80049e2:	370c      	adds	r7, #12
 80049e4:	46bd      	mov	sp, r7
 80049e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ea:	4770      	bx	lr

080049ec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80049ec:	b480      	push	{r7}
 80049ee:	b083      	sub	sp, #12
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80049f4:	bf00      	nop
 80049f6:	370c      	adds	r7, #12
 80049f8:	46bd      	mov	sp, r7
 80049fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fe:	4770      	bx	lr

08004a00 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004a00:	b480      	push	{r7}
 8004a02:	b083      	sub	sp, #12
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004a08:	bf00      	nop
 8004a0a:	370c      	adds	r7, #12
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a12:	4770      	bx	lr

08004a14 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004a14:	b480      	push	{r7}
 8004a16:	b083      	sub	sp, #12
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004a1c:	bf00      	nop
 8004a1e:	370c      	adds	r7, #12
 8004a20:	46bd      	mov	sp, r7
 8004a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a26:	4770      	bx	lr

08004a28 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b085      	sub	sp, #20
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
 8004a30:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	4a40      	ldr	r2, [pc, #256]	; (8004b3c <TIM_Base_SetConfig+0x114>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d013      	beq.n	8004a68 <TIM_Base_SetConfig+0x40>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a46:	d00f      	beq.n	8004a68 <TIM_Base_SetConfig+0x40>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	4a3d      	ldr	r2, [pc, #244]	; (8004b40 <TIM_Base_SetConfig+0x118>)
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	d00b      	beq.n	8004a68 <TIM_Base_SetConfig+0x40>
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	4a3c      	ldr	r2, [pc, #240]	; (8004b44 <TIM_Base_SetConfig+0x11c>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d007      	beq.n	8004a68 <TIM_Base_SetConfig+0x40>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	4a3b      	ldr	r2, [pc, #236]	; (8004b48 <TIM_Base_SetConfig+0x120>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d003      	beq.n	8004a68 <TIM_Base_SetConfig+0x40>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	4a3a      	ldr	r2, [pc, #232]	; (8004b4c <TIM_Base_SetConfig+0x124>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d108      	bne.n	8004a7a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a6e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	685b      	ldr	r3, [r3, #4]
 8004a74:	68fa      	ldr	r2, [r7, #12]
 8004a76:	4313      	orrs	r3, r2
 8004a78:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	4a2f      	ldr	r2, [pc, #188]	; (8004b3c <TIM_Base_SetConfig+0x114>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d02b      	beq.n	8004ada <TIM_Base_SetConfig+0xb2>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a88:	d027      	beq.n	8004ada <TIM_Base_SetConfig+0xb2>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	4a2c      	ldr	r2, [pc, #176]	; (8004b40 <TIM_Base_SetConfig+0x118>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d023      	beq.n	8004ada <TIM_Base_SetConfig+0xb2>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	4a2b      	ldr	r2, [pc, #172]	; (8004b44 <TIM_Base_SetConfig+0x11c>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d01f      	beq.n	8004ada <TIM_Base_SetConfig+0xb2>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	4a2a      	ldr	r2, [pc, #168]	; (8004b48 <TIM_Base_SetConfig+0x120>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d01b      	beq.n	8004ada <TIM_Base_SetConfig+0xb2>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	4a29      	ldr	r2, [pc, #164]	; (8004b4c <TIM_Base_SetConfig+0x124>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d017      	beq.n	8004ada <TIM_Base_SetConfig+0xb2>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	4a28      	ldr	r2, [pc, #160]	; (8004b50 <TIM_Base_SetConfig+0x128>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d013      	beq.n	8004ada <TIM_Base_SetConfig+0xb2>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	4a27      	ldr	r2, [pc, #156]	; (8004b54 <TIM_Base_SetConfig+0x12c>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d00f      	beq.n	8004ada <TIM_Base_SetConfig+0xb2>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	4a26      	ldr	r2, [pc, #152]	; (8004b58 <TIM_Base_SetConfig+0x130>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d00b      	beq.n	8004ada <TIM_Base_SetConfig+0xb2>
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	4a25      	ldr	r2, [pc, #148]	; (8004b5c <TIM_Base_SetConfig+0x134>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d007      	beq.n	8004ada <TIM_Base_SetConfig+0xb2>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	4a24      	ldr	r2, [pc, #144]	; (8004b60 <TIM_Base_SetConfig+0x138>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d003      	beq.n	8004ada <TIM_Base_SetConfig+0xb2>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	4a23      	ldr	r2, [pc, #140]	; (8004b64 <TIM_Base_SetConfig+0x13c>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d108      	bne.n	8004aec <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ae0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	68db      	ldr	r3, [r3, #12]
 8004ae6:	68fa      	ldr	r2, [r7, #12]
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	695b      	ldr	r3, [r3, #20]
 8004af6:	4313      	orrs	r3, r2
 8004af8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	68fa      	ldr	r2, [r7, #12]
 8004afe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	689a      	ldr	r2, [r3, #8]
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	681a      	ldr	r2, [r3, #0]
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	4a0a      	ldr	r2, [pc, #40]	; (8004b3c <TIM_Base_SetConfig+0x114>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d003      	beq.n	8004b20 <TIM_Base_SetConfig+0xf8>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	4a0c      	ldr	r2, [pc, #48]	; (8004b4c <TIM_Base_SetConfig+0x124>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d103      	bne.n	8004b28 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	691a      	ldr	r2, [r3, #16]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2201      	movs	r2, #1
 8004b2c:	615a      	str	r2, [r3, #20]
}
 8004b2e:	bf00      	nop
 8004b30:	3714      	adds	r7, #20
 8004b32:	46bd      	mov	sp, r7
 8004b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b38:	4770      	bx	lr
 8004b3a:	bf00      	nop
 8004b3c:	40010000 	.word	0x40010000
 8004b40:	40000400 	.word	0x40000400
 8004b44:	40000800 	.word	0x40000800
 8004b48:	40000c00 	.word	0x40000c00
 8004b4c:	40010400 	.word	0x40010400
 8004b50:	40014000 	.word	0x40014000
 8004b54:	40014400 	.word	0x40014400
 8004b58:	40014800 	.word	0x40014800
 8004b5c:	40001800 	.word	0x40001800
 8004b60:	40001c00 	.word	0x40001c00
 8004b64:	40002000 	.word	0x40002000

08004b68 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b68:	b480      	push	{r7}
 8004b6a:	b087      	sub	sp, #28
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	60f8      	str	r0, [r7, #12]
 8004b70:	60b9      	str	r1, [r7, #8]
 8004b72:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	6a1b      	ldr	r3, [r3, #32]
 8004b78:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	6a1b      	ldr	r3, [r3, #32]
 8004b7e:	f023 0201 	bic.w	r2, r3, #1
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	699b      	ldr	r3, [r3, #24]
 8004b8a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004b8c:	693b      	ldr	r3, [r7, #16]
 8004b8e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004b92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	011b      	lsls	r3, r3, #4
 8004b98:	693a      	ldr	r2, [r7, #16]
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004b9e:	697b      	ldr	r3, [r7, #20]
 8004ba0:	f023 030a 	bic.w	r3, r3, #10
 8004ba4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004ba6:	697a      	ldr	r2, [r7, #20]
 8004ba8:	68bb      	ldr	r3, [r7, #8]
 8004baa:	4313      	orrs	r3, r2
 8004bac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	693a      	ldr	r2, [r7, #16]
 8004bb2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	697a      	ldr	r2, [r7, #20]
 8004bb8:	621a      	str	r2, [r3, #32]
}
 8004bba:	bf00      	nop
 8004bbc:	371c      	adds	r7, #28
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc4:	4770      	bx	lr

08004bc6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004bc6:	b480      	push	{r7}
 8004bc8:	b087      	sub	sp, #28
 8004bca:	af00      	add	r7, sp, #0
 8004bcc:	60f8      	str	r0, [r7, #12]
 8004bce:	60b9      	str	r1, [r7, #8]
 8004bd0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	6a1b      	ldr	r3, [r3, #32]
 8004bd6:	f023 0210 	bic.w	r2, r3, #16
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	699b      	ldr	r3, [r3, #24]
 8004be2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	6a1b      	ldr	r3, [r3, #32]
 8004be8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004bea:	697b      	ldr	r3, [r7, #20]
 8004bec:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004bf0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	031b      	lsls	r3, r3, #12
 8004bf6:	697a      	ldr	r2, [r7, #20]
 8004bf8:	4313      	orrs	r3, r2
 8004bfa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004bfc:	693b      	ldr	r3, [r7, #16]
 8004bfe:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004c02:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	011b      	lsls	r3, r3, #4
 8004c08:	693a      	ldr	r2, [r7, #16]
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	697a      	ldr	r2, [r7, #20]
 8004c12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	693a      	ldr	r2, [r7, #16]
 8004c18:	621a      	str	r2, [r3, #32]
}
 8004c1a:	bf00      	nop
 8004c1c:	371c      	adds	r7, #28
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c24:	4770      	bx	lr

08004c26 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004c26:	b480      	push	{r7}
 8004c28:	b085      	sub	sp, #20
 8004c2a:	af00      	add	r7, sp, #0
 8004c2c:	6078      	str	r0, [r7, #4]
 8004c2e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	689b      	ldr	r3, [r3, #8]
 8004c34:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c3c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004c3e:	683a      	ldr	r2, [r7, #0]
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	4313      	orrs	r3, r2
 8004c44:	f043 0307 	orr.w	r3, r3, #7
 8004c48:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	68fa      	ldr	r2, [r7, #12]
 8004c4e:	609a      	str	r2, [r3, #8]
}
 8004c50:	bf00      	nop
 8004c52:	3714      	adds	r7, #20
 8004c54:	46bd      	mov	sp, r7
 8004c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5a:	4770      	bx	lr

08004c5c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	b087      	sub	sp, #28
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	60f8      	str	r0, [r7, #12]
 8004c64:	60b9      	str	r1, [r7, #8]
 8004c66:	607a      	str	r2, [r7, #4]
 8004c68:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	689b      	ldr	r3, [r3, #8]
 8004c6e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c70:	697b      	ldr	r3, [r7, #20]
 8004c72:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004c76:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	021a      	lsls	r2, r3, #8
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	431a      	orrs	r2, r3
 8004c80:	68bb      	ldr	r3, [r7, #8]
 8004c82:	4313      	orrs	r3, r2
 8004c84:	697a      	ldr	r2, [r7, #20]
 8004c86:	4313      	orrs	r3, r2
 8004c88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	697a      	ldr	r2, [r7, #20]
 8004c8e:	609a      	str	r2, [r3, #8]
}
 8004c90:	bf00      	nop
 8004c92:	371c      	adds	r7, #28
 8004c94:	46bd      	mov	sp, r7
 8004c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9a:	4770      	bx	lr

08004c9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b085      	sub	sp, #20
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
 8004ca4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004cac:	2b01      	cmp	r3, #1
 8004cae:	d101      	bne.n	8004cb4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004cb0:	2302      	movs	r3, #2
 8004cb2:	e05a      	b.n	8004d6a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2202      	movs	r2, #2
 8004cc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	685b      	ldr	r3, [r3, #4]
 8004cca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	689b      	ldr	r3, [r3, #8]
 8004cd2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cda:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	68fa      	ldr	r2, [r7, #12]
 8004ce2:	4313      	orrs	r3, r2
 8004ce4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	68fa      	ldr	r2, [r7, #12]
 8004cec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	4a21      	ldr	r2, [pc, #132]	; (8004d78 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d022      	beq.n	8004d3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d00:	d01d      	beq.n	8004d3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	4a1d      	ldr	r2, [pc, #116]	; (8004d7c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d018      	beq.n	8004d3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	4a1b      	ldr	r2, [pc, #108]	; (8004d80 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d013      	beq.n	8004d3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	4a1a      	ldr	r2, [pc, #104]	; (8004d84 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d00e      	beq.n	8004d3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4a18      	ldr	r2, [pc, #96]	; (8004d88 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d009      	beq.n	8004d3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	4a17      	ldr	r2, [pc, #92]	; (8004d8c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004d30:	4293      	cmp	r3, r2
 8004d32:	d004      	beq.n	8004d3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	4a15      	ldr	r2, [pc, #84]	; (8004d90 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d10c      	bne.n	8004d58 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004d3e:	68bb      	ldr	r3, [r7, #8]
 8004d40:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004d44:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	68ba      	ldr	r2, [r7, #8]
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	68ba      	ldr	r2, [r7, #8]
 8004d56:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2200      	movs	r2, #0
 8004d64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004d68:	2300      	movs	r3, #0
}
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	3714      	adds	r7, #20
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d74:	4770      	bx	lr
 8004d76:	bf00      	nop
 8004d78:	40010000 	.word	0x40010000
 8004d7c:	40000400 	.word	0x40000400
 8004d80:	40000800 	.word	0x40000800
 8004d84:	40000c00 	.word	0x40000c00
 8004d88:	40010400 	.word	0x40010400
 8004d8c:	40014000 	.word	0x40014000
 8004d90:	40001800 	.word	0x40001800

08004d94 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004d94:	b480      	push	{r7}
 8004d96:	b083      	sub	sp, #12
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004d9c:	bf00      	nop
 8004d9e:	370c      	adds	r7, #12
 8004da0:	46bd      	mov	sp, r7
 8004da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da6:	4770      	bx	lr

08004da8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004da8:	b480      	push	{r7}
 8004daa:	b083      	sub	sp, #12
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004db0:	bf00      	nop
 8004db2:	370c      	adds	r7, #12
 8004db4:	46bd      	mov	sp, r7
 8004db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dba:	4770      	bx	lr

08004dbc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b082      	sub	sp, #8
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d101      	bne.n	8004dce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004dca:	2301      	movs	r3, #1
 8004dcc:	e03f      	b.n	8004e4e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004dd4:	b2db      	uxtb	r3, r3
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d106      	bne.n	8004de8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2200      	movs	r2, #0
 8004dde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004de2:	6878      	ldr	r0, [r7, #4]
 8004de4:	f7fd fa90 	bl	8002308 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2224      	movs	r2, #36	; 0x24
 8004dec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	68da      	ldr	r2, [r3, #12]
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004dfe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004e00:	6878      	ldr	r0, [r7, #4]
 8004e02:	f000 fc7b 	bl	80056fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	691a      	ldr	r2, [r3, #16]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004e14:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	695a      	ldr	r2, [r3, #20]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004e24:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	68da      	ldr	r2, [r3, #12]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004e34:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2200      	movs	r2, #0
 8004e3a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2220      	movs	r2, #32
 8004e40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2220      	movs	r2, #32
 8004e48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004e4c:	2300      	movs	r3, #0
}
 8004e4e:	4618      	mov	r0, r3
 8004e50:	3708      	adds	r7, #8
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}
	...

08004e58 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b0ba      	sub	sp, #232	; 0xe8
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	68db      	ldr	r3, [r3, #12]
 8004e70:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	695b      	ldr	r3, [r3, #20]
 8004e7a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004e7e:	2300      	movs	r3, #0
 8004e80:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004e84:	2300      	movs	r3, #0
 8004e86:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004e8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e8e:	f003 030f 	and.w	r3, r3, #15
 8004e92:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004e96:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d10f      	bne.n	8004ebe <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004e9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ea2:	f003 0320 	and.w	r3, r3, #32
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d009      	beq.n	8004ebe <HAL_UART_IRQHandler+0x66>
 8004eaa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004eae:	f003 0320 	and.w	r3, r3, #32
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d003      	beq.n	8004ebe <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004eb6:	6878      	ldr	r0, [r7, #4]
 8004eb8:	f000 fb65 	bl	8005586 <UART_Receive_IT>
      return;
 8004ebc:	e256      	b.n	800536c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004ebe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	f000 80de 	beq.w	8005084 <HAL_UART_IRQHandler+0x22c>
 8004ec8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004ecc:	f003 0301 	and.w	r3, r3, #1
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d106      	bne.n	8004ee2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004ed4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ed8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	f000 80d1 	beq.w	8005084 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004ee2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ee6:	f003 0301 	and.w	r3, r3, #1
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d00b      	beq.n	8004f06 <HAL_UART_IRQHandler+0xae>
 8004eee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ef2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d005      	beq.n	8004f06 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004efe:	f043 0201 	orr.w	r2, r3, #1
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004f06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f0a:	f003 0304 	and.w	r3, r3, #4
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d00b      	beq.n	8004f2a <HAL_UART_IRQHandler+0xd2>
 8004f12:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004f16:	f003 0301 	and.w	r3, r3, #1
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d005      	beq.n	8004f2a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f22:	f043 0202 	orr.w	r2, r3, #2
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004f2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f2e:	f003 0302 	and.w	r3, r3, #2
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d00b      	beq.n	8004f4e <HAL_UART_IRQHandler+0xf6>
 8004f36:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004f3a:	f003 0301 	and.w	r3, r3, #1
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d005      	beq.n	8004f4e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f46:	f043 0204 	orr.w	r2, r3, #4
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004f4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f52:	f003 0308 	and.w	r3, r3, #8
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d011      	beq.n	8004f7e <HAL_UART_IRQHandler+0x126>
 8004f5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004f5e:	f003 0320 	and.w	r3, r3, #32
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d105      	bne.n	8004f72 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004f66:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004f6a:	f003 0301 	and.w	r3, r3, #1
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d005      	beq.n	8004f7e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f76:	f043 0208 	orr.w	r2, r3, #8
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	f000 81ed 	beq.w	8005362 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004f88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f8c:	f003 0320 	and.w	r3, r3, #32
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d008      	beq.n	8004fa6 <HAL_UART_IRQHandler+0x14e>
 8004f94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004f98:	f003 0320 	and.w	r3, r3, #32
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d002      	beq.n	8004fa6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004fa0:	6878      	ldr	r0, [r7, #4]
 8004fa2:	f000 faf0 	bl	8005586 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	695b      	ldr	r3, [r3, #20]
 8004fac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fb0:	2b40      	cmp	r3, #64	; 0x40
 8004fb2:	bf0c      	ite	eq
 8004fb4:	2301      	moveq	r3, #1
 8004fb6:	2300      	movne	r3, #0
 8004fb8:	b2db      	uxtb	r3, r3
 8004fba:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fc2:	f003 0308 	and.w	r3, r3, #8
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d103      	bne.n	8004fd2 <HAL_UART_IRQHandler+0x17a>
 8004fca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d04f      	beq.n	8005072 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004fd2:	6878      	ldr	r0, [r7, #4]
 8004fd4:	f000 f9f8 	bl	80053c8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	695b      	ldr	r3, [r3, #20]
 8004fde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fe2:	2b40      	cmp	r3, #64	; 0x40
 8004fe4:	d141      	bne.n	800506a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	3314      	adds	r3, #20
 8004fec:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ff0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004ff4:	e853 3f00 	ldrex	r3, [r3]
 8004ff8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004ffc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005000:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005004:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	3314      	adds	r3, #20
 800500e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005012:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005016:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800501a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800501e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005022:	e841 2300 	strex	r3, r2, [r1]
 8005026:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800502a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800502e:	2b00      	cmp	r3, #0
 8005030:	d1d9      	bne.n	8004fe6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005036:	2b00      	cmp	r3, #0
 8005038:	d013      	beq.n	8005062 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800503e:	4a7d      	ldr	r2, [pc, #500]	; (8005234 <HAL_UART_IRQHandler+0x3dc>)
 8005040:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005046:	4618      	mov	r0, r3
 8005048:	f7fe fa04 	bl	8003454 <HAL_DMA_Abort_IT>
 800504c:	4603      	mov	r3, r0
 800504e:	2b00      	cmp	r3, #0
 8005050:	d016      	beq.n	8005080 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005056:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005058:	687a      	ldr	r2, [r7, #4]
 800505a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800505c:	4610      	mov	r0, r2
 800505e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005060:	e00e      	b.n	8005080 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005062:	6878      	ldr	r0, [r7, #4]
 8005064:	f000 f99a 	bl	800539c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005068:	e00a      	b.n	8005080 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800506a:	6878      	ldr	r0, [r7, #4]
 800506c:	f000 f996 	bl	800539c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005070:	e006      	b.n	8005080 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005072:	6878      	ldr	r0, [r7, #4]
 8005074:	f000 f992 	bl	800539c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2200      	movs	r2, #0
 800507c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800507e:	e170      	b.n	8005362 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005080:	bf00      	nop
    return;
 8005082:	e16e      	b.n	8005362 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005088:	2b01      	cmp	r3, #1
 800508a:	f040 814a 	bne.w	8005322 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800508e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005092:	f003 0310 	and.w	r3, r3, #16
 8005096:	2b00      	cmp	r3, #0
 8005098:	f000 8143 	beq.w	8005322 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800509c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80050a0:	f003 0310 	and.w	r3, r3, #16
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	f000 813c 	beq.w	8005322 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80050aa:	2300      	movs	r3, #0
 80050ac:	60bb      	str	r3, [r7, #8]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	60bb      	str	r3, [r7, #8]
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	685b      	ldr	r3, [r3, #4]
 80050bc:	60bb      	str	r3, [r7, #8]
 80050be:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	695b      	ldr	r3, [r3, #20]
 80050c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050ca:	2b40      	cmp	r3, #64	; 0x40
 80050cc:	f040 80b4 	bne.w	8005238 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	685b      	ldr	r3, [r3, #4]
 80050d8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80050dc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	f000 8140 	beq.w	8005366 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80050ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80050ee:	429a      	cmp	r2, r3
 80050f0:	f080 8139 	bcs.w	8005366 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80050fa:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005100:	69db      	ldr	r3, [r3, #28]
 8005102:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005106:	f000 8088 	beq.w	800521a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	330c      	adds	r3, #12
 8005110:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005114:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005118:	e853 3f00 	ldrex	r3, [r3]
 800511c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005120:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005124:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005128:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	330c      	adds	r3, #12
 8005132:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005136:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800513a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800513e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005142:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005146:	e841 2300 	strex	r3, r2, [r1]
 800514a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800514e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005152:	2b00      	cmp	r3, #0
 8005154:	d1d9      	bne.n	800510a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	3314      	adds	r3, #20
 800515c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800515e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005160:	e853 3f00 	ldrex	r3, [r3]
 8005164:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005166:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005168:	f023 0301 	bic.w	r3, r3, #1
 800516c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	3314      	adds	r3, #20
 8005176:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800517a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800517e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005180:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005182:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005186:	e841 2300 	strex	r3, r2, [r1]
 800518a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800518c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800518e:	2b00      	cmp	r3, #0
 8005190:	d1e1      	bne.n	8005156 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	3314      	adds	r3, #20
 8005198:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800519a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800519c:	e853 3f00 	ldrex	r3, [r3]
 80051a0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80051a2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80051a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80051a8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	3314      	adds	r3, #20
 80051b2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80051b6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80051b8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051ba:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80051bc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80051be:	e841 2300 	strex	r3, r2, [r1]
 80051c2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80051c4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d1e3      	bne.n	8005192 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2220      	movs	r2, #32
 80051ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2200      	movs	r2, #0
 80051d6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	330c      	adds	r3, #12
 80051de:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80051e2:	e853 3f00 	ldrex	r3, [r3]
 80051e6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80051e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80051ea:	f023 0310 	bic.w	r3, r3, #16
 80051ee:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	330c      	adds	r3, #12
 80051f8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80051fc:	65ba      	str	r2, [r7, #88]	; 0x58
 80051fe:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005200:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005202:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005204:	e841 2300 	strex	r3, r2, [r1]
 8005208:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800520a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800520c:	2b00      	cmp	r3, #0
 800520e:	d1e3      	bne.n	80051d8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005214:	4618      	mov	r0, r3
 8005216:	f7fe f8ad 	bl	8003374 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005222:	b29b      	uxth	r3, r3
 8005224:	1ad3      	subs	r3, r2, r3
 8005226:	b29b      	uxth	r3, r3
 8005228:	4619      	mov	r1, r3
 800522a:	6878      	ldr	r0, [r7, #4]
 800522c:	f000 f8c0 	bl	80053b0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005230:	e099      	b.n	8005366 <HAL_UART_IRQHandler+0x50e>
 8005232:	bf00      	nop
 8005234:	0800548f 	.word	0x0800548f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005240:	b29b      	uxth	r3, r3
 8005242:	1ad3      	subs	r3, r2, r3
 8005244:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800524c:	b29b      	uxth	r3, r3
 800524e:	2b00      	cmp	r3, #0
 8005250:	f000 808b 	beq.w	800536a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005254:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005258:	2b00      	cmp	r3, #0
 800525a:	f000 8086 	beq.w	800536a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	330c      	adds	r3, #12
 8005264:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005266:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005268:	e853 3f00 	ldrex	r3, [r3]
 800526c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800526e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005270:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005274:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	330c      	adds	r3, #12
 800527e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005282:	647a      	str	r2, [r7, #68]	; 0x44
 8005284:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005286:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005288:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800528a:	e841 2300 	strex	r3, r2, [r1]
 800528e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005290:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005292:	2b00      	cmp	r3, #0
 8005294:	d1e3      	bne.n	800525e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	3314      	adds	r3, #20
 800529c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800529e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052a0:	e853 3f00 	ldrex	r3, [r3]
 80052a4:	623b      	str	r3, [r7, #32]
   return(result);
 80052a6:	6a3b      	ldr	r3, [r7, #32]
 80052a8:	f023 0301 	bic.w	r3, r3, #1
 80052ac:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	3314      	adds	r3, #20
 80052b6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80052ba:	633a      	str	r2, [r7, #48]	; 0x30
 80052bc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052be:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80052c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052c2:	e841 2300 	strex	r3, r2, [r1]
 80052c6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80052c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d1e3      	bne.n	8005296 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2220      	movs	r2, #32
 80052d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2200      	movs	r2, #0
 80052da:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	330c      	adds	r3, #12
 80052e2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052e4:	693b      	ldr	r3, [r7, #16]
 80052e6:	e853 3f00 	ldrex	r3, [r3]
 80052ea:	60fb      	str	r3, [r7, #12]
   return(result);
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	f023 0310 	bic.w	r3, r3, #16
 80052f2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	330c      	adds	r3, #12
 80052fc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005300:	61fa      	str	r2, [r7, #28]
 8005302:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005304:	69b9      	ldr	r1, [r7, #24]
 8005306:	69fa      	ldr	r2, [r7, #28]
 8005308:	e841 2300 	strex	r3, r2, [r1]
 800530c:	617b      	str	r3, [r7, #20]
   return(result);
 800530e:	697b      	ldr	r3, [r7, #20]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d1e3      	bne.n	80052dc <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005314:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005318:	4619      	mov	r1, r3
 800531a:	6878      	ldr	r0, [r7, #4]
 800531c:	f000 f848 	bl	80053b0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005320:	e023      	b.n	800536a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005322:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005326:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800532a:	2b00      	cmp	r3, #0
 800532c:	d009      	beq.n	8005342 <HAL_UART_IRQHandler+0x4ea>
 800532e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005332:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005336:	2b00      	cmp	r3, #0
 8005338:	d003      	beq.n	8005342 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f000 f8bb 	bl	80054b6 <UART_Transmit_IT>
    return;
 8005340:	e014      	b.n	800536c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005342:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005346:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800534a:	2b00      	cmp	r3, #0
 800534c:	d00e      	beq.n	800536c <HAL_UART_IRQHandler+0x514>
 800534e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005352:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005356:	2b00      	cmp	r3, #0
 8005358:	d008      	beq.n	800536c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800535a:	6878      	ldr	r0, [r7, #4]
 800535c:	f000 f8fb 	bl	8005556 <UART_EndTransmit_IT>
    return;
 8005360:	e004      	b.n	800536c <HAL_UART_IRQHandler+0x514>
    return;
 8005362:	bf00      	nop
 8005364:	e002      	b.n	800536c <HAL_UART_IRQHandler+0x514>
      return;
 8005366:	bf00      	nop
 8005368:	e000      	b.n	800536c <HAL_UART_IRQHandler+0x514>
      return;
 800536a:	bf00      	nop
  }
}
 800536c:	37e8      	adds	r7, #232	; 0xe8
 800536e:	46bd      	mov	sp, r7
 8005370:	bd80      	pop	{r7, pc}
 8005372:	bf00      	nop

08005374 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005374:	b480      	push	{r7}
 8005376:	b083      	sub	sp, #12
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800537c:	bf00      	nop
 800537e:	370c      	adds	r7, #12
 8005380:	46bd      	mov	sp, r7
 8005382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005386:	4770      	bx	lr

08005388 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005388:	b480      	push	{r7}
 800538a:	b083      	sub	sp, #12
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005390:	bf00      	nop
 8005392:	370c      	adds	r7, #12
 8005394:	46bd      	mov	sp, r7
 8005396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539a:	4770      	bx	lr

0800539c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800539c:	b480      	push	{r7}
 800539e:	b083      	sub	sp, #12
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80053a4:	bf00      	nop
 80053a6:	370c      	adds	r7, #12
 80053a8:	46bd      	mov	sp, r7
 80053aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ae:	4770      	bx	lr

080053b0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80053b0:	b480      	push	{r7}
 80053b2:	b083      	sub	sp, #12
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
 80053b8:	460b      	mov	r3, r1
 80053ba:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80053bc:	bf00      	nop
 80053be:	370c      	adds	r7, #12
 80053c0:	46bd      	mov	sp, r7
 80053c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c6:	4770      	bx	lr

080053c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80053c8:	b480      	push	{r7}
 80053ca:	b095      	sub	sp, #84	; 0x54
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	330c      	adds	r3, #12
 80053d6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053da:	e853 3f00 	ldrex	r3, [r3]
 80053de:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80053e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053e2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80053e6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	330c      	adds	r3, #12
 80053ee:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80053f0:	643a      	str	r2, [r7, #64]	; 0x40
 80053f2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053f4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80053f6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80053f8:	e841 2300 	strex	r3, r2, [r1]
 80053fc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80053fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005400:	2b00      	cmp	r3, #0
 8005402:	d1e5      	bne.n	80053d0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	3314      	adds	r3, #20
 800540a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800540c:	6a3b      	ldr	r3, [r7, #32]
 800540e:	e853 3f00 	ldrex	r3, [r3]
 8005412:	61fb      	str	r3, [r7, #28]
   return(result);
 8005414:	69fb      	ldr	r3, [r7, #28]
 8005416:	f023 0301 	bic.w	r3, r3, #1
 800541a:	64bb      	str	r3, [r7, #72]	; 0x48
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	3314      	adds	r3, #20
 8005422:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005424:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005426:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005428:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800542a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800542c:	e841 2300 	strex	r3, r2, [r1]
 8005430:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005434:	2b00      	cmp	r3, #0
 8005436:	d1e5      	bne.n	8005404 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800543c:	2b01      	cmp	r3, #1
 800543e:	d119      	bne.n	8005474 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	330c      	adds	r3, #12
 8005446:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	e853 3f00 	ldrex	r3, [r3]
 800544e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005450:	68bb      	ldr	r3, [r7, #8]
 8005452:	f023 0310 	bic.w	r3, r3, #16
 8005456:	647b      	str	r3, [r7, #68]	; 0x44
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	330c      	adds	r3, #12
 800545e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005460:	61ba      	str	r2, [r7, #24]
 8005462:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005464:	6979      	ldr	r1, [r7, #20]
 8005466:	69ba      	ldr	r2, [r7, #24]
 8005468:	e841 2300 	strex	r3, r2, [r1]
 800546c:	613b      	str	r3, [r7, #16]
   return(result);
 800546e:	693b      	ldr	r3, [r7, #16]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d1e5      	bne.n	8005440 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2220      	movs	r2, #32
 8005478:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2200      	movs	r2, #0
 8005480:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005482:	bf00      	nop
 8005484:	3754      	adds	r7, #84	; 0x54
 8005486:	46bd      	mov	sp, r7
 8005488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548c:	4770      	bx	lr

0800548e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800548e:	b580      	push	{r7, lr}
 8005490:	b084      	sub	sp, #16
 8005492:	af00      	add	r7, sp, #0
 8005494:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800549a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	2200      	movs	r2, #0
 80054a0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	2200      	movs	r2, #0
 80054a6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80054a8:	68f8      	ldr	r0, [r7, #12]
 80054aa:	f7ff ff77 	bl	800539c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80054ae:	bf00      	nop
 80054b0:	3710      	adds	r7, #16
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}

080054b6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80054b6:	b480      	push	{r7}
 80054b8:	b085      	sub	sp, #20
 80054ba:	af00      	add	r7, sp, #0
 80054bc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054c4:	b2db      	uxtb	r3, r3
 80054c6:	2b21      	cmp	r3, #33	; 0x21
 80054c8:	d13e      	bne.n	8005548 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	689b      	ldr	r3, [r3, #8]
 80054ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054d2:	d114      	bne.n	80054fe <UART_Transmit_IT+0x48>
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	691b      	ldr	r3, [r3, #16]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d110      	bne.n	80054fe <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6a1b      	ldr	r3, [r3, #32]
 80054e0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	881b      	ldrh	r3, [r3, #0]
 80054e6:	461a      	mov	r2, r3
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80054f0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6a1b      	ldr	r3, [r3, #32]
 80054f6:	1c9a      	adds	r2, r3, #2
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	621a      	str	r2, [r3, #32]
 80054fc:	e008      	b.n	8005510 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6a1b      	ldr	r3, [r3, #32]
 8005502:	1c59      	adds	r1, r3, #1
 8005504:	687a      	ldr	r2, [r7, #4]
 8005506:	6211      	str	r1, [r2, #32]
 8005508:	781a      	ldrb	r2, [r3, #0]
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005514:	b29b      	uxth	r3, r3
 8005516:	3b01      	subs	r3, #1
 8005518:	b29b      	uxth	r3, r3
 800551a:	687a      	ldr	r2, [r7, #4]
 800551c:	4619      	mov	r1, r3
 800551e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005520:	2b00      	cmp	r3, #0
 8005522:	d10f      	bne.n	8005544 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	68da      	ldr	r2, [r3, #12]
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005532:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	68da      	ldr	r2, [r3, #12]
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005542:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005544:	2300      	movs	r3, #0
 8005546:	e000      	b.n	800554a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005548:	2302      	movs	r3, #2
  }
}
 800554a:	4618      	mov	r0, r3
 800554c:	3714      	adds	r7, #20
 800554e:	46bd      	mov	sp, r7
 8005550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005554:	4770      	bx	lr

08005556 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005556:	b580      	push	{r7, lr}
 8005558:	b082      	sub	sp, #8
 800555a:	af00      	add	r7, sp, #0
 800555c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	68da      	ldr	r2, [r3, #12]
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800556c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2220      	movs	r2, #32
 8005572:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005576:	6878      	ldr	r0, [r7, #4]
 8005578:	f7ff fefc 	bl	8005374 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800557c:	2300      	movs	r3, #0
}
 800557e:	4618      	mov	r0, r3
 8005580:	3708      	adds	r7, #8
 8005582:	46bd      	mov	sp, r7
 8005584:	bd80      	pop	{r7, pc}

08005586 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005586:	b580      	push	{r7, lr}
 8005588:	b08c      	sub	sp, #48	; 0x30
 800558a:	af00      	add	r7, sp, #0
 800558c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005594:	b2db      	uxtb	r3, r3
 8005596:	2b22      	cmp	r3, #34	; 0x22
 8005598:	f040 80ab 	bne.w	80056f2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	689b      	ldr	r3, [r3, #8]
 80055a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055a4:	d117      	bne.n	80055d6 <UART_Receive_IT+0x50>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	691b      	ldr	r3, [r3, #16]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d113      	bne.n	80055d6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80055ae:	2300      	movs	r3, #0
 80055b0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055b6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	685b      	ldr	r3, [r3, #4]
 80055be:	b29b      	uxth	r3, r3
 80055c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055c4:	b29a      	uxth	r2, r3
 80055c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055c8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055ce:	1c9a      	adds	r2, r3, #2
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	629a      	str	r2, [r3, #40]	; 0x28
 80055d4:	e026      	b.n	8005624 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055da:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80055dc:	2300      	movs	r3, #0
 80055de:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	689b      	ldr	r3, [r3, #8]
 80055e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055e8:	d007      	beq.n	80055fa <UART_Receive_IT+0x74>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	689b      	ldr	r3, [r3, #8]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d10a      	bne.n	8005608 <UART_Receive_IT+0x82>
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	691b      	ldr	r3, [r3, #16]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d106      	bne.n	8005608 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	685b      	ldr	r3, [r3, #4]
 8005600:	b2da      	uxtb	r2, r3
 8005602:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005604:	701a      	strb	r2, [r3, #0]
 8005606:	e008      	b.n	800561a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	685b      	ldr	r3, [r3, #4]
 800560e:	b2db      	uxtb	r3, r3
 8005610:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005614:	b2da      	uxtb	r2, r3
 8005616:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005618:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800561e:	1c5a      	adds	r2, r3, #1
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005628:	b29b      	uxth	r3, r3
 800562a:	3b01      	subs	r3, #1
 800562c:	b29b      	uxth	r3, r3
 800562e:	687a      	ldr	r2, [r7, #4]
 8005630:	4619      	mov	r1, r3
 8005632:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005634:	2b00      	cmp	r3, #0
 8005636:	d15a      	bne.n	80056ee <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	68da      	ldr	r2, [r3, #12]
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f022 0220 	bic.w	r2, r2, #32
 8005646:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	68da      	ldr	r2, [r3, #12]
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005656:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	695a      	ldr	r2, [r3, #20]
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f022 0201 	bic.w	r2, r2, #1
 8005666:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2220      	movs	r2, #32
 800566c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005674:	2b01      	cmp	r3, #1
 8005676:	d135      	bne.n	80056e4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2200      	movs	r2, #0
 800567c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	330c      	adds	r3, #12
 8005684:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	e853 3f00 	ldrex	r3, [r3]
 800568c:	613b      	str	r3, [r7, #16]
   return(result);
 800568e:	693b      	ldr	r3, [r7, #16]
 8005690:	f023 0310 	bic.w	r3, r3, #16
 8005694:	627b      	str	r3, [r7, #36]	; 0x24
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	330c      	adds	r3, #12
 800569c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800569e:	623a      	str	r2, [r7, #32]
 80056a0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056a2:	69f9      	ldr	r1, [r7, #28]
 80056a4:	6a3a      	ldr	r2, [r7, #32]
 80056a6:	e841 2300 	strex	r3, r2, [r1]
 80056aa:	61bb      	str	r3, [r7, #24]
   return(result);
 80056ac:	69bb      	ldr	r3, [r7, #24]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d1e5      	bne.n	800567e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f003 0310 	and.w	r3, r3, #16
 80056bc:	2b10      	cmp	r3, #16
 80056be:	d10a      	bne.n	80056d6 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80056c0:	2300      	movs	r3, #0
 80056c2:	60fb      	str	r3, [r7, #12]
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	60fb      	str	r3, [r7, #12]
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	60fb      	str	r3, [r7, #12]
 80056d4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80056da:	4619      	mov	r1, r3
 80056dc:	6878      	ldr	r0, [r7, #4]
 80056de:	f7ff fe67 	bl	80053b0 <HAL_UARTEx_RxEventCallback>
 80056e2:	e002      	b.n	80056ea <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80056e4:	6878      	ldr	r0, [r7, #4]
 80056e6:	f7ff fe4f 	bl	8005388 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80056ea:	2300      	movs	r3, #0
 80056ec:	e002      	b.n	80056f4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80056ee:	2300      	movs	r3, #0
 80056f0:	e000      	b.n	80056f4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80056f2:	2302      	movs	r3, #2
  }
}
 80056f4:	4618      	mov	r0, r3
 80056f6:	3730      	adds	r7, #48	; 0x30
 80056f8:	46bd      	mov	sp, r7
 80056fa:	bd80      	pop	{r7, pc}

080056fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80056fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005700:	b0c0      	sub	sp, #256	; 0x100
 8005702:	af00      	add	r7, sp, #0
 8005704:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005708:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	691b      	ldr	r3, [r3, #16]
 8005710:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005714:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005718:	68d9      	ldr	r1, [r3, #12]
 800571a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800571e:	681a      	ldr	r2, [r3, #0]
 8005720:	ea40 0301 	orr.w	r3, r0, r1
 8005724:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005726:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800572a:	689a      	ldr	r2, [r3, #8]
 800572c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005730:	691b      	ldr	r3, [r3, #16]
 8005732:	431a      	orrs	r2, r3
 8005734:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005738:	695b      	ldr	r3, [r3, #20]
 800573a:	431a      	orrs	r2, r3
 800573c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005740:	69db      	ldr	r3, [r3, #28]
 8005742:	4313      	orrs	r3, r2
 8005744:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005748:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	68db      	ldr	r3, [r3, #12]
 8005750:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005754:	f021 010c 	bic.w	r1, r1, #12
 8005758:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800575c:	681a      	ldr	r2, [r3, #0]
 800575e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005762:	430b      	orrs	r3, r1
 8005764:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005766:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	695b      	ldr	r3, [r3, #20]
 800576e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005772:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005776:	6999      	ldr	r1, [r3, #24]
 8005778:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800577c:	681a      	ldr	r2, [r3, #0]
 800577e:	ea40 0301 	orr.w	r3, r0, r1
 8005782:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005784:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005788:	681a      	ldr	r2, [r3, #0]
 800578a:	4b8f      	ldr	r3, [pc, #572]	; (80059c8 <UART_SetConfig+0x2cc>)
 800578c:	429a      	cmp	r2, r3
 800578e:	d005      	beq.n	800579c <UART_SetConfig+0xa0>
 8005790:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005794:	681a      	ldr	r2, [r3, #0]
 8005796:	4b8d      	ldr	r3, [pc, #564]	; (80059cc <UART_SetConfig+0x2d0>)
 8005798:	429a      	cmp	r2, r3
 800579a:	d104      	bne.n	80057a6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800579c:	f7fe f94a 	bl	8003a34 <HAL_RCC_GetPCLK2Freq>
 80057a0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80057a4:	e003      	b.n	80057ae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80057a6:	f7fe f931 	bl	8003a0c <HAL_RCC_GetPCLK1Freq>
 80057aa:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80057ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057b2:	69db      	ldr	r3, [r3, #28]
 80057b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80057b8:	f040 810c 	bne.w	80059d4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80057bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80057c0:	2200      	movs	r2, #0
 80057c2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80057c6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80057ca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80057ce:	4622      	mov	r2, r4
 80057d0:	462b      	mov	r3, r5
 80057d2:	1891      	adds	r1, r2, r2
 80057d4:	65b9      	str	r1, [r7, #88]	; 0x58
 80057d6:	415b      	adcs	r3, r3
 80057d8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80057da:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80057de:	4621      	mov	r1, r4
 80057e0:	eb12 0801 	adds.w	r8, r2, r1
 80057e4:	4629      	mov	r1, r5
 80057e6:	eb43 0901 	adc.w	r9, r3, r1
 80057ea:	f04f 0200 	mov.w	r2, #0
 80057ee:	f04f 0300 	mov.w	r3, #0
 80057f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80057f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80057fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80057fe:	4690      	mov	r8, r2
 8005800:	4699      	mov	r9, r3
 8005802:	4623      	mov	r3, r4
 8005804:	eb18 0303 	adds.w	r3, r8, r3
 8005808:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800580c:	462b      	mov	r3, r5
 800580e:	eb49 0303 	adc.w	r3, r9, r3
 8005812:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005816:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800581a:	685b      	ldr	r3, [r3, #4]
 800581c:	2200      	movs	r2, #0
 800581e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005822:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005826:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800582a:	460b      	mov	r3, r1
 800582c:	18db      	adds	r3, r3, r3
 800582e:	653b      	str	r3, [r7, #80]	; 0x50
 8005830:	4613      	mov	r3, r2
 8005832:	eb42 0303 	adc.w	r3, r2, r3
 8005836:	657b      	str	r3, [r7, #84]	; 0x54
 8005838:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800583c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005840:	f7fa fce6 	bl	8000210 <__aeabi_uldivmod>
 8005844:	4602      	mov	r2, r0
 8005846:	460b      	mov	r3, r1
 8005848:	4b61      	ldr	r3, [pc, #388]	; (80059d0 <UART_SetConfig+0x2d4>)
 800584a:	fba3 2302 	umull	r2, r3, r3, r2
 800584e:	095b      	lsrs	r3, r3, #5
 8005850:	011c      	lsls	r4, r3, #4
 8005852:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005856:	2200      	movs	r2, #0
 8005858:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800585c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005860:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005864:	4642      	mov	r2, r8
 8005866:	464b      	mov	r3, r9
 8005868:	1891      	adds	r1, r2, r2
 800586a:	64b9      	str	r1, [r7, #72]	; 0x48
 800586c:	415b      	adcs	r3, r3
 800586e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005870:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005874:	4641      	mov	r1, r8
 8005876:	eb12 0a01 	adds.w	sl, r2, r1
 800587a:	4649      	mov	r1, r9
 800587c:	eb43 0b01 	adc.w	fp, r3, r1
 8005880:	f04f 0200 	mov.w	r2, #0
 8005884:	f04f 0300 	mov.w	r3, #0
 8005888:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800588c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005890:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005894:	4692      	mov	sl, r2
 8005896:	469b      	mov	fp, r3
 8005898:	4643      	mov	r3, r8
 800589a:	eb1a 0303 	adds.w	r3, sl, r3
 800589e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80058a2:	464b      	mov	r3, r9
 80058a4:	eb4b 0303 	adc.w	r3, fp, r3
 80058a8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80058ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	2200      	movs	r2, #0
 80058b4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80058b8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80058bc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80058c0:	460b      	mov	r3, r1
 80058c2:	18db      	adds	r3, r3, r3
 80058c4:	643b      	str	r3, [r7, #64]	; 0x40
 80058c6:	4613      	mov	r3, r2
 80058c8:	eb42 0303 	adc.w	r3, r2, r3
 80058cc:	647b      	str	r3, [r7, #68]	; 0x44
 80058ce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80058d2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80058d6:	f7fa fc9b 	bl	8000210 <__aeabi_uldivmod>
 80058da:	4602      	mov	r2, r0
 80058dc:	460b      	mov	r3, r1
 80058de:	4611      	mov	r1, r2
 80058e0:	4b3b      	ldr	r3, [pc, #236]	; (80059d0 <UART_SetConfig+0x2d4>)
 80058e2:	fba3 2301 	umull	r2, r3, r3, r1
 80058e6:	095b      	lsrs	r3, r3, #5
 80058e8:	2264      	movs	r2, #100	; 0x64
 80058ea:	fb02 f303 	mul.w	r3, r2, r3
 80058ee:	1acb      	subs	r3, r1, r3
 80058f0:	00db      	lsls	r3, r3, #3
 80058f2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80058f6:	4b36      	ldr	r3, [pc, #216]	; (80059d0 <UART_SetConfig+0x2d4>)
 80058f8:	fba3 2302 	umull	r2, r3, r3, r2
 80058fc:	095b      	lsrs	r3, r3, #5
 80058fe:	005b      	lsls	r3, r3, #1
 8005900:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005904:	441c      	add	r4, r3
 8005906:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800590a:	2200      	movs	r2, #0
 800590c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005910:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005914:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005918:	4642      	mov	r2, r8
 800591a:	464b      	mov	r3, r9
 800591c:	1891      	adds	r1, r2, r2
 800591e:	63b9      	str	r1, [r7, #56]	; 0x38
 8005920:	415b      	adcs	r3, r3
 8005922:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005924:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005928:	4641      	mov	r1, r8
 800592a:	1851      	adds	r1, r2, r1
 800592c:	6339      	str	r1, [r7, #48]	; 0x30
 800592e:	4649      	mov	r1, r9
 8005930:	414b      	adcs	r3, r1
 8005932:	637b      	str	r3, [r7, #52]	; 0x34
 8005934:	f04f 0200 	mov.w	r2, #0
 8005938:	f04f 0300 	mov.w	r3, #0
 800593c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005940:	4659      	mov	r1, fp
 8005942:	00cb      	lsls	r3, r1, #3
 8005944:	4651      	mov	r1, sl
 8005946:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800594a:	4651      	mov	r1, sl
 800594c:	00ca      	lsls	r2, r1, #3
 800594e:	4610      	mov	r0, r2
 8005950:	4619      	mov	r1, r3
 8005952:	4603      	mov	r3, r0
 8005954:	4642      	mov	r2, r8
 8005956:	189b      	adds	r3, r3, r2
 8005958:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800595c:	464b      	mov	r3, r9
 800595e:	460a      	mov	r2, r1
 8005960:	eb42 0303 	adc.w	r3, r2, r3
 8005964:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005968:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800596c:	685b      	ldr	r3, [r3, #4]
 800596e:	2200      	movs	r2, #0
 8005970:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005974:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005978:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800597c:	460b      	mov	r3, r1
 800597e:	18db      	adds	r3, r3, r3
 8005980:	62bb      	str	r3, [r7, #40]	; 0x28
 8005982:	4613      	mov	r3, r2
 8005984:	eb42 0303 	adc.w	r3, r2, r3
 8005988:	62fb      	str	r3, [r7, #44]	; 0x2c
 800598a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800598e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005992:	f7fa fc3d 	bl	8000210 <__aeabi_uldivmod>
 8005996:	4602      	mov	r2, r0
 8005998:	460b      	mov	r3, r1
 800599a:	4b0d      	ldr	r3, [pc, #52]	; (80059d0 <UART_SetConfig+0x2d4>)
 800599c:	fba3 1302 	umull	r1, r3, r3, r2
 80059a0:	095b      	lsrs	r3, r3, #5
 80059a2:	2164      	movs	r1, #100	; 0x64
 80059a4:	fb01 f303 	mul.w	r3, r1, r3
 80059a8:	1ad3      	subs	r3, r2, r3
 80059aa:	00db      	lsls	r3, r3, #3
 80059ac:	3332      	adds	r3, #50	; 0x32
 80059ae:	4a08      	ldr	r2, [pc, #32]	; (80059d0 <UART_SetConfig+0x2d4>)
 80059b0:	fba2 2303 	umull	r2, r3, r2, r3
 80059b4:	095b      	lsrs	r3, r3, #5
 80059b6:	f003 0207 	and.w	r2, r3, #7
 80059ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	4422      	add	r2, r4
 80059c2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80059c4:	e106      	b.n	8005bd4 <UART_SetConfig+0x4d8>
 80059c6:	bf00      	nop
 80059c8:	40011000 	.word	0x40011000
 80059cc:	40011400 	.word	0x40011400
 80059d0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80059d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80059d8:	2200      	movs	r2, #0
 80059da:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80059de:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80059e2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80059e6:	4642      	mov	r2, r8
 80059e8:	464b      	mov	r3, r9
 80059ea:	1891      	adds	r1, r2, r2
 80059ec:	6239      	str	r1, [r7, #32]
 80059ee:	415b      	adcs	r3, r3
 80059f0:	627b      	str	r3, [r7, #36]	; 0x24
 80059f2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80059f6:	4641      	mov	r1, r8
 80059f8:	1854      	adds	r4, r2, r1
 80059fa:	4649      	mov	r1, r9
 80059fc:	eb43 0501 	adc.w	r5, r3, r1
 8005a00:	f04f 0200 	mov.w	r2, #0
 8005a04:	f04f 0300 	mov.w	r3, #0
 8005a08:	00eb      	lsls	r3, r5, #3
 8005a0a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005a0e:	00e2      	lsls	r2, r4, #3
 8005a10:	4614      	mov	r4, r2
 8005a12:	461d      	mov	r5, r3
 8005a14:	4643      	mov	r3, r8
 8005a16:	18e3      	adds	r3, r4, r3
 8005a18:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005a1c:	464b      	mov	r3, r9
 8005a1e:	eb45 0303 	adc.w	r3, r5, r3
 8005a22:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005a26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a2a:	685b      	ldr	r3, [r3, #4]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005a32:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005a36:	f04f 0200 	mov.w	r2, #0
 8005a3a:	f04f 0300 	mov.w	r3, #0
 8005a3e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005a42:	4629      	mov	r1, r5
 8005a44:	008b      	lsls	r3, r1, #2
 8005a46:	4621      	mov	r1, r4
 8005a48:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005a4c:	4621      	mov	r1, r4
 8005a4e:	008a      	lsls	r2, r1, #2
 8005a50:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005a54:	f7fa fbdc 	bl	8000210 <__aeabi_uldivmod>
 8005a58:	4602      	mov	r2, r0
 8005a5a:	460b      	mov	r3, r1
 8005a5c:	4b60      	ldr	r3, [pc, #384]	; (8005be0 <UART_SetConfig+0x4e4>)
 8005a5e:	fba3 2302 	umull	r2, r3, r3, r2
 8005a62:	095b      	lsrs	r3, r3, #5
 8005a64:	011c      	lsls	r4, r3, #4
 8005a66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005a70:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005a74:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005a78:	4642      	mov	r2, r8
 8005a7a:	464b      	mov	r3, r9
 8005a7c:	1891      	adds	r1, r2, r2
 8005a7e:	61b9      	str	r1, [r7, #24]
 8005a80:	415b      	adcs	r3, r3
 8005a82:	61fb      	str	r3, [r7, #28]
 8005a84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005a88:	4641      	mov	r1, r8
 8005a8a:	1851      	adds	r1, r2, r1
 8005a8c:	6139      	str	r1, [r7, #16]
 8005a8e:	4649      	mov	r1, r9
 8005a90:	414b      	adcs	r3, r1
 8005a92:	617b      	str	r3, [r7, #20]
 8005a94:	f04f 0200 	mov.w	r2, #0
 8005a98:	f04f 0300 	mov.w	r3, #0
 8005a9c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005aa0:	4659      	mov	r1, fp
 8005aa2:	00cb      	lsls	r3, r1, #3
 8005aa4:	4651      	mov	r1, sl
 8005aa6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005aaa:	4651      	mov	r1, sl
 8005aac:	00ca      	lsls	r2, r1, #3
 8005aae:	4610      	mov	r0, r2
 8005ab0:	4619      	mov	r1, r3
 8005ab2:	4603      	mov	r3, r0
 8005ab4:	4642      	mov	r2, r8
 8005ab6:	189b      	adds	r3, r3, r2
 8005ab8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005abc:	464b      	mov	r3, r9
 8005abe:	460a      	mov	r2, r1
 8005ac0:	eb42 0303 	adc.w	r3, r2, r3
 8005ac4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005ac8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005acc:	685b      	ldr	r3, [r3, #4]
 8005ace:	2200      	movs	r2, #0
 8005ad0:	67bb      	str	r3, [r7, #120]	; 0x78
 8005ad2:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005ad4:	f04f 0200 	mov.w	r2, #0
 8005ad8:	f04f 0300 	mov.w	r3, #0
 8005adc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005ae0:	4649      	mov	r1, r9
 8005ae2:	008b      	lsls	r3, r1, #2
 8005ae4:	4641      	mov	r1, r8
 8005ae6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005aea:	4641      	mov	r1, r8
 8005aec:	008a      	lsls	r2, r1, #2
 8005aee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005af2:	f7fa fb8d 	bl	8000210 <__aeabi_uldivmod>
 8005af6:	4602      	mov	r2, r0
 8005af8:	460b      	mov	r3, r1
 8005afa:	4611      	mov	r1, r2
 8005afc:	4b38      	ldr	r3, [pc, #224]	; (8005be0 <UART_SetConfig+0x4e4>)
 8005afe:	fba3 2301 	umull	r2, r3, r3, r1
 8005b02:	095b      	lsrs	r3, r3, #5
 8005b04:	2264      	movs	r2, #100	; 0x64
 8005b06:	fb02 f303 	mul.w	r3, r2, r3
 8005b0a:	1acb      	subs	r3, r1, r3
 8005b0c:	011b      	lsls	r3, r3, #4
 8005b0e:	3332      	adds	r3, #50	; 0x32
 8005b10:	4a33      	ldr	r2, [pc, #204]	; (8005be0 <UART_SetConfig+0x4e4>)
 8005b12:	fba2 2303 	umull	r2, r3, r2, r3
 8005b16:	095b      	lsrs	r3, r3, #5
 8005b18:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005b1c:	441c      	add	r4, r3
 8005b1e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005b22:	2200      	movs	r2, #0
 8005b24:	673b      	str	r3, [r7, #112]	; 0x70
 8005b26:	677a      	str	r2, [r7, #116]	; 0x74
 8005b28:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005b2c:	4642      	mov	r2, r8
 8005b2e:	464b      	mov	r3, r9
 8005b30:	1891      	adds	r1, r2, r2
 8005b32:	60b9      	str	r1, [r7, #8]
 8005b34:	415b      	adcs	r3, r3
 8005b36:	60fb      	str	r3, [r7, #12]
 8005b38:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005b3c:	4641      	mov	r1, r8
 8005b3e:	1851      	adds	r1, r2, r1
 8005b40:	6039      	str	r1, [r7, #0]
 8005b42:	4649      	mov	r1, r9
 8005b44:	414b      	adcs	r3, r1
 8005b46:	607b      	str	r3, [r7, #4]
 8005b48:	f04f 0200 	mov.w	r2, #0
 8005b4c:	f04f 0300 	mov.w	r3, #0
 8005b50:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005b54:	4659      	mov	r1, fp
 8005b56:	00cb      	lsls	r3, r1, #3
 8005b58:	4651      	mov	r1, sl
 8005b5a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005b5e:	4651      	mov	r1, sl
 8005b60:	00ca      	lsls	r2, r1, #3
 8005b62:	4610      	mov	r0, r2
 8005b64:	4619      	mov	r1, r3
 8005b66:	4603      	mov	r3, r0
 8005b68:	4642      	mov	r2, r8
 8005b6a:	189b      	adds	r3, r3, r2
 8005b6c:	66bb      	str	r3, [r7, #104]	; 0x68
 8005b6e:	464b      	mov	r3, r9
 8005b70:	460a      	mov	r2, r1
 8005b72:	eb42 0303 	adc.w	r3, r2, r3
 8005b76:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005b78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b7c:	685b      	ldr	r3, [r3, #4]
 8005b7e:	2200      	movs	r2, #0
 8005b80:	663b      	str	r3, [r7, #96]	; 0x60
 8005b82:	667a      	str	r2, [r7, #100]	; 0x64
 8005b84:	f04f 0200 	mov.w	r2, #0
 8005b88:	f04f 0300 	mov.w	r3, #0
 8005b8c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005b90:	4649      	mov	r1, r9
 8005b92:	008b      	lsls	r3, r1, #2
 8005b94:	4641      	mov	r1, r8
 8005b96:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005b9a:	4641      	mov	r1, r8
 8005b9c:	008a      	lsls	r2, r1, #2
 8005b9e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005ba2:	f7fa fb35 	bl	8000210 <__aeabi_uldivmod>
 8005ba6:	4602      	mov	r2, r0
 8005ba8:	460b      	mov	r3, r1
 8005baa:	4b0d      	ldr	r3, [pc, #52]	; (8005be0 <UART_SetConfig+0x4e4>)
 8005bac:	fba3 1302 	umull	r1, r3, r3, r2
 8005bb0:	095b      	lsrs	r3, r3, #5
 8005bb2:	2164      	movs	r1, #100	; 0x64
 8005bb4:	fb01 f303 	mul.w	r3, r1, r3
 8005bb8:	1ad3      	subs	r3, r2, r3
 8005bba:	011b      	lsls	r3, r3, #4
 8005bbc:	3332      	adds	r3, #50	; 0x32
 8005bbe:	4a08      	ldr	r2, [pc, #32]	; (8005be0 <UART_SetConfig+0x4e4>)
 8005bc0:	fba2 2303 	umull	r2, r3, r2, r3
 8005bc4:	095b      	lsrs	r3, r3, #5
 8005bc6:	f003 020f 	and.w	r2, r3, #15
 8005bca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	4422      	add	r2, r4
 8005bd2:	609a      	str	r2, [r3, #8]
}
 8005bd4:	bf00      	nop
 8005bd6:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005be0:	51eb851f 	.word	0x51eb851f

08005be4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005be4:	b480      	push	{r7}
 8005be6:	b085      	sub	sp, #20
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	4603      	mov	r3, r0
 8005bec:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005bee:	2300      	movs	r3, #0
 8005bf0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005bf2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005bf6:	2b84      	cmp	r3, #132	; 0x84
 8005bf8:	d005      	beq.n	8005c06 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005bfa:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	4413      	add	r3, r2
 8005c02:	3303      	adds	r3, #3
 8005c04:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005c06:	68fb      	ldr	r3, [r7, #12]
}
 8005c08:	4618      	mov	r0, r3
 8005c0a:	3714      	adds	r7, #20
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c12:	4770      	bx	lr

08005c14 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005c18:	f000 faf6 	bl	8006208 <vTaskStartScheduler>
  
  return osOK;
 8005c1c:	2300      	movs	r3, #0
}
 8005c1e:	4618      	mov	r0, r3
 8005c20:	bd80      	pop	{r7, pc}

08005c22 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005c22:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c24:	b089      	sub	sp, #36	; 0x24
 8005c26:	af04      	add	r7, sp, #16
 8005c28:	6078      	str	r0, [r7, #4]
 8005c2a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	695b      	ldr	r3, [r3, #20]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d020      	beq.n	8005c76 <osThreadCreate+0x54>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	699b      	ldr	r3, [r3, #24]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d01c      	beq.n	8005c76 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	685c      	ldr	r4, [r3, #4]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	691e      	ldr	r6, [r3, #16]
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005c4e:	4618      	mov	r0, r3
 8005c50:	f7ff ffc8 	bl	8005be4 <makeFreeRtosPriority>
 8005c54:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	695b      	ldr	r3, [r3, #20]
 8005c5a:	687a      	ldr	r2, [r7, #4]
 8005c5c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005c5e:	9202      	str	r2, [sp, #8]
 8005c60:	9301      	str	r3, [sp, #4]
 8005c62:	9100      	str	r1, [sp, #0]
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	4632      	mov	r2, r6
 8005c68:	4629      	mov	r1, r5
 8005c6a:	4620      	mov	r0, r4
 8005c6c:	f000 f8ed 	bl	8005e4a <xTaskCreateStatic>
 8005c70:	4603      	mov	r3, r0
 8005c72:	60fb      	str	r3, [r7, #12]
 8005c74:	e01c      	b.n	8005cb0 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	685c      	ldr	r4, [r3, #4]
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005c82:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	f7ff ffaa 	bl	8005be4 <makeFreeRtosPriority>
 8005c90:	4602      	mov	r2, r0
 8005c92:	f107 030c 	add.w	r3, r7, #12
 8005c96:	9301      	str	r3, [sp, #4]
 8005c98:	9200      	str	r2, [sp, #0]
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	4632      	mov	r2, r6
 8005c9e:	4629      	mov	r1, r5
 8005ca0:	4620      	mov	r0, r4
 8005ca2:	f000 f92f 	bl	8005f04 <xTaskCreate>
 8005ca6:	4603      	mov	r3, r0
 8005ca8:	2b01      	cmp	r3, #1
 8005caa:	d001      	beq.n	8005cb0 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005cac:	2300      	movs	r3, #0
 8005cae:	e000      	b.n	8005cb2 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
}
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	3714      	adds	r7, #20
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005cba <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005cba:	b580      	push	{r7, lr}
 8005cbc:	b084      	sub	sp, #16
 8005cbe:	af00      	add	r7, sp, #0
 8005cc0:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d001      	beq.n	8005cd0 <osDelay+0x16>
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	e000      	b.n	8005cd2 <osDelay+0x18>
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	f000 fa64 	bl	80061a0 <vTaskDelay>
  
  return osOK;
 8005cd8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005cda:	4618      	mov	r0, r3
 8005cdc:	3710      	adds	r7, #16
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	bd80      	pop	{r7, pc}

08005ce2 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005ce2:	b480      	push	{r7}
 8005ce4:	b083      	sub	sp, #12
 8005ce6:	af00      	add	r7, sp, #0
 8005ce8:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	f103 0208 	add.w	r2, r3, #8
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	f04f 32ff 	mov.w	r2, #4294967295
 8005cfa:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	f103 0208 	add.w	r2, r3, #8
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	f103 0208 	add.w	r2, r3, #8
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2200      	movs	r2, #0
 8005d14:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005d16:	bf00      	nop
 8005d18:	370c      	adds	r7, #12
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d20:	4770      	bx	lr

08005d22 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005d22:	b480      	push	{r7}
 8005d24:	b083      	sub	sp, #12
 8005d26:	af00      	add	r7, sp, #0
 8005d28:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005d30:	bf00      	nop
 8005d32:	370c      	adds	r7, #12
 8005d34:	46bd      	mov	sp, r7
 8005d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3a:	4770      	bx	lr

08005d3c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b085      	sub	sp, #20
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
 8005d44:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	685b      	ldr	r3, [r3, #4]
 8005d4a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	68fa      	ldr	r2, [r7, #12]
 8005d50:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	689a      	ldr	r2, [r3, #8]
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	689b      	ldr	r3, [r3, #8]
 8005d5e:	683a      	ldr	r2, [r7, #0]
 8005d60:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	683a      	ldr	r2, [r7, #0]
 8005d66:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	687a      	ldr	r2, [r7, #4]
 8005d6c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	1c5a      	adds	r2, r3, #1
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	601a      	str	r2, [r3, #0]
}
 8005d78:	bf00      	nop
 8005d7a:	3714      	adds	r7, #20
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d82:	4770      	bx	lr

08005d84 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005d84:	b480      	push	{r7}
 8005d86:	b085      	sub	sp, #20
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
 8005d8c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005d94:	68bb      	ldr	r3, [r7, #8]
 8005d96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d9a:	d103      	bne.n	8005da4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	691b      	ldr	r3, [r3, #16]
 8005da0:	60fb      	str	r3, [r7, #12]
 8005da2:	e00c      	b.n	8005dbe <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	3308      	adds	r3, #8
 8005da8:	60fb      	str	r3, [r7, #12]
 8005daa:	e002      	b.n	8005db2 <vListInsert+0x2e>
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	685b      	ldr	r3, [r3, #4]
 8005db0:	60fb      	str	r3, [r7, #12]
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	685b      	ldr	r3, [r3, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	68ba      	ldr	r2, [r7, #8]
 8005dba:	429a      	cmp	r2, r3
 8005dbc:	d2f6      	bcs.n	8005dac <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	685a      	ldr	r2, [r3, #4]
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	685b      	ldr	r3, [r3, #4]
 8005dca:	683a      	ldr	r2, [r7, #0]
 8005dcc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	68fa      	ldr	r2, [r7, #12]
 8005dd2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	683a      	ldr	r2, [r7, #0]
 8005dd8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	687a      	ldr	r2, [r7, #4]
 8005dde:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	1c5a      	adds	r2, r3, #1
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	601a      	str	r2, [r3, #0]
}
 8005dea:	bf00      	nop
 8005dec:	3714      	adds	r7, #20
 8005dee:	46bd      	mov	sp, r7
 8005df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df4:	4770      	bx	lr

08005df6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005df6:	b480      	push	{r7}
 8005df8:	b085      	sub	sp, #20
 8005dfa:	af00      	add	r7, sp, #0
 8005dfc:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	691b      	ldr	r3, [r3, #16]
 8005e02:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	685b      	ldr	r3, [r3, #4]
 8005e08:	687a      	ldr	r2, [r7, #4]
 8005e0a:	6892      	ldr	r2, [r2, #8]
 8005e0c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	689b      	ldr	r3, [r3, #8]
 8005e12:	687a      	ldr	r2, [r7, #4]
 8005e14:	6852      	ldr	r2, [r2, #4]
 8005e16:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	685b      	ldr	r3, [r3, #4]
 8005e1c:	687a      	ldr	r2, [r7, #4]
 8005e1e:	429a      	cmp	r2, r3
 8005e20:	d103      	bne.n	8005e2a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	689a      	ldr	r2, [r3, #8]
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	1e5a      	subs	r2, r3, #1
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681b      	ldr	r3, [r3, #0]
}
 8005e3e:	4618      	mov	r0, r3
 8005e40:	3714      	adds	r7, #20
 8005e42:	46bd      	mov	sp, r7
 8005e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e48:	4770      	bx	lr

08005e4a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005e4a:	b580      	push	{r7, lr}
 8005e4c:	b08e      	sub	sp, #56	; 0x38
 8005e4e:	af04      	add	r7, sp, #16
 8005e50:	60f8      	str	r0, [r7, #12]
 8005e52:	60b9      	str	r1, [r7, #8]
 8005e54:	607a      	str	r2, [r7, #4]
 8005e56:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005e58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d10a      	bne.n	8005e74 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005e5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e62:	f383 8811 	msr	BASEPRI, r3
 8005e66:	f3bf 8f6f 	isb	sy
 8005e6a:	f3bf 8f4f 	dsb	sy
 8005e6e:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005e70:	bf00      	nop
 8005e72:	e7fe      	b.n	8005e72 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005e74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d10a      	bne.n	8005e90 <xTaskCreateStatic+0x46>
	__asm volatile
 8005e7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e7e:	f383 8811 	msr	BASEPRI, r3
 8005e82:	f3bf 8f6f 	isb	sy
 8005e86:	f3bf 8f4f 	dsb	sy
 8005e8a:	61fb      	str	r3, [r7, #28]
}
 8005e8c:	bf00      	nop
 8005e8e:	e7fe      	b.n	8005e8e <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005e90:	23a0      	movs	r3, #160	; 0xa0
 8005e92:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005e94:	693b      	ldr	r3, [r7, #16]
 8005e96:	2ba0      	cmp	r3, #160	; 0xa0
 8005e98:	d00a      	beq.n	8005eb0 <xTaskCreateStatic+0x66>
	__asm volatile
 8005e9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e9e:	f383 8811 	msr	BASEPRI, r3
 8005ea2:	f3bf 8f6f 	isb	sy
 8005ea6:	f3bf 8f4f 	dsb	sy
 8005eaa:	61bb      	str	r3, [r7, #24]
}
 8005eac:	bf00      	nop
 8005eae:	e7fe      	b.n	8005eae <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005eb0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005eb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d01e      	beq.n	8005ef6 <xTaskCreateStatic+0xac>
 8005eb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d01b      	beq.n	8005ef6 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005ebe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ec0:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ec4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005ec6:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eca:	2202      	movs	r2, #2
 8005ecc:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	9303      	str	r3, [sp, #12]
 8005ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ed6:	9302      	str	r3, [sp, #8]
 8005ed8:	f107 0314 	add.w	r3, r7, #20
 8005edc:	9301      	str	r3, [sp, #4]
 8005ede:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ee0:	9300      	str	r3, [sp, #0]
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	687a      	ldr	r2, [r7, #4]
 8005ee6:	68b9      	ldr	r1, [r7, #8]
 8005ee8:	68f8      	ldr	r0, [r7, #12]
 8005eea:	f000 f851 	bl	8005f90 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005eee:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005ef0:	f000 f8ec 	bl	80060cc <prvAddNewTaskToReadyList>
 8005ef4:	e001      	b.n	8005efa <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005efa:	697b      	ldr	r3, [r7, #20]
	}
 8005efc:	4618      	mov	r0, r3
 8005efe:	3728      	adds	r7, #40	; 0x28
 8005f00:	46bd      	mov	sp, r7
 8005f02:	bd80      	pop	{r7, pc}

08005f04 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b08c      	sub	sp, #48	; 0x30
 8005f08:	af04      	add	r7, sp, #16
 8005f0a:	60f8      	str	r0, [r7, #12]
 8005f0c:	60b9      	str	r1, [r7, #8]
 8005f0e:	603b      	str	r3, [r7, #0]
 8005f10:	4613      	mov	r3, r2
 8005f12:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005f14:	88fb      	ldrh	r3, [r7, #6]
 8005f16:	009b      	lsls	r3, r3, #2
 8005f18:	4618      	mov	r0, r3
 8005f1a:	f000 fef5 	bl	8006d08 <pvPortMalloc>
 8005f1e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005f20:	697b      	ldr	r3, [r7, #20]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d00e      	beq.n	8005f44 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005f26:	20a0      	movs	r0, #160	; 0xa0
 8005f28:	f000 feee 	bl	8006d08 <pvPortMalloc>
 8005f2c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005f2e:	69fb      	ldr	r3, [r7, #28]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d003      	beq.n	8005f3c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005f34:	69fb      	ldr	r3, [r7, #28]
 8005f36:	697a      	ldr	r2, [r7, #20]
 8005f38:	631a      	str	r2, [r3, #48]	; 0x30
 8005f3a:	e005      	b.n	8005f48 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005f3c:	6978      	ldr	r0, [r7, #20]
 8005f3e:	f000 ffaf 	bl	8006ea0 <vPortFree>
 8005f42:	e001      	b.n	8005f48 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005f44:	2300      	movs	r3, #0
 8005f46:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005f48:	69fb      	ldr	r3, [r7, #28]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d017      	beq.n	8005f7e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005f4e:	69fb      	ldr	r3, [r7, #28]
 8005f50:	2200      	movs	r2, #0
 8005f52:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005f56:	88fa      	ldrh	r2, [r7, #6]
 8005f58:	2300      	movs	r3, #0
 8005f5a:	9303      	str	r3, [sp, #12]
 8005f5c:	69fb      	ldr	r3, [r7, #28]
 8005f5e:	9302      	str	r3, [sp, #8]
 8005f60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f62:	9301      	str	r3, [sp, #4]
 8005f64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f66:	9300      	str	r3, [sp, #0]
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	68b9      	ldr	r1, [r7, #8]
 8005f6c:	68f8      	ldr	r0, [r7, #12]
 8005f6e:	f000 f80f 	bl	8005f90 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005f72:	69f8      	ldr	r0, [r7, #28]
 8005f74:	f000 f8aa 	bl	80060cc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005f78:	2301      	movs	r3, #1
 8005f7a:	61bb      	str	r3, [r7, #24]
 8005f7c:	e002      	b.n	8005f84 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005f7e:	f04f 33ff 	mov.w	r3, #4294967295
 8005f82:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005f84:	69bb      	ldr	r3, [r7, #24]
	}
 8005f86:	4618      	mov	r0, r3
 8005f88:	3720      	adds	r7, #32
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	bd80      	pop	{r7, pc}
	...

08005f90 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b088      	sub	sp, #32
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	60f8      	str	r0, [r7, #12]
 8005f98:	60b9      	str	r1, [r7, #8]
 8005f9a:	607a      	str	r2, [r7, #4]
 8005f9c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005f9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fa0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005fa8:	3b01      	subs	r3, #1
 8005faa:	009b      	lsls	r3, r3, #2
 8005fac:	4413      	add	r3, r2
 8005fae:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005fb0:	69bb      	ldr	r3, [r7, #24]
 8005fb2:	f023 0307 	bic.w	r3, r3, #7
 8005fb6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005fb8:	69bb      	ldr	r3, [r7, #24]
 8005fba:	f003 0307 	and.w	r3, r3, #7
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d00a      	beq.n	8005fd8 <prvInitialiseNewTask+0x48>
	__asm volatile
 8005fc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fc6:	f383 8811 	msr	BASEPRI, r3
 8005fca:	f3bf 8f6f 	isb	sy
 8005fce:	f3bf 8f4f 	dsb	sy
 8005fd2:	617b      	str	r3, [r7, #20]
}
 8005fd4:	bf00      	nop
 8005fd6:	e7fe      	b.n	8005fd6 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005fd8:	68bb      	ldr	r3, [r7, #8]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d01f      	beq.n	800601e <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005fde:	2300      	movs	r3, #0
 8005fe0:	61fb      	str	r3, [r7, #28]
 8005fe2:	e012      	b.n	800600a <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005fe4:	68ba      	ldr	r2, [r7, #8]
 8005fe6:	69fb      	ldr	r3, [r7, #28]
 8005fe8:	4413      	add	r3, r2
 8005fea:	7819      	ldrb	r1, [r3, #0]
 8005fec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005fee:	69fb      	ldr	r3, [r7, #28]
 8005ff0:	4413      	add	r3, r2
 8005ff2:	3334      	adds	r3, #52	; 0x34
 8005ff4:	460a      	mov	r2, r1
 8005ff6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005ff8:	68ba      	ldr	r2, [r7, #8]
 8005ffa:	69fb      	ldr	r3, [r7, #28]
 8005ffc:	4413      	add	r3, r2
 8005ffe:	781b      	ldrb	r3, [r3, #0]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d006      	beq.n	8006012 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006004:	69fb      	ldr	r3, [r7, #28]
 8006006:	3301      	adds	r3, #1
 8006008:	61fb      	str	r3, [r7, #28]
 800600a:	69fb      	ldr	r3, [r7, #28]
 800600c:	2b0f      	cmp	r3, #15
 800600e:	d9e9      	bls.n	8005fe4 <prvInitialiseNewTask+0x54>
 8006010:	e000      	b.n	8006014 <prvInitialiseNewTask+0x84>
			{
				break;
 8006012:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006014:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006016:	2200      	movs	r2, #0
 8006018:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800601c:	e003      	b.n	8006026 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800601e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006020:	2200      	movs	r2, #0
 8006022:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006026:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006028:	2b06      	cmp	r3, #6
 800602a:	d901      	bls.n	8006030 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800602c:	2306      	movs	r3, #6
 800602e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006030:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006032:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006034:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006036:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006038:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800603a:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800603c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800603e:	2200      	movs	r2, #0
 8006040:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006042:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006044:	3304      	adds	r3, #4
 8006046:	4618      	mov	r0, r3
 8006048:	f7ff fe6b 	bl	8005d22 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800604c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800604e:	3318      	adds	r3, #24
 8006050:	4618      	mov	r0, r3
 8006052:	f7ff fe66 	bl	8005d22 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006056:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006058:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800605a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800605c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800605e:	f1c3 0207 	rsb	r2, r3, #7
 8006062:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006064:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006066:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006068:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800606a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800606c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800606e:	2200      	movs	r2, #0
 8006070:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006074:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006076:	2200      	movs	r2, #0
 8006078:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800607c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800607e:	334c      	adds	r3, #76	; 0x4c
 8006080:	224c      	movs	r2, #76	; 0x4c
 8006082:	2100      	movs	r1, #0
 8006084:	4618      	mov	r0, r3
 8006086:	f001 f829 	bl	80070dc <memset>
 800608a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800608c:	4a0c      	ldr	r2, [pc, #48]	; (80060c0 <prvInitialiseNewTask+0x130>)
 800608e:	651a      	str	r2, [r3, #80]	; 0x50
 8006090:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006092:	4a0c      	ldr	r2, [pc, #48]	; (80060c4 <prvInitialiseNewTask+0x134>)
 8006094:	655a      	str	r2, [r3, #84]	; 0x54
 8006096:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006098:	4a0b      	ldr	r2, [pc, #44]	; (80060c8 <prvInitialiseNewTask+0x138>)
 800609a:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800609c:	683a      	ldr	r2, [r7, #0]
 800609e:	68f9      	ldr	r1, [r7, #12]
 80060a0:	69b8      	ldr	r0, [r7, #24]
 80060a2:	f000 fc1f 	bl	80068e4 <pxPortInitialiseStack>
 80060a6:	4602      	mov	r2, r0
 80060a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060aa:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80060ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d002      	beq.n	80060b8 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80060b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80060b6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80060b8:	bf00      	nop
 80060ba:	3720      	adds	r7, #32
 80060bc:	46bd      	mov	sp, r7
 80060be:	bd80      	pop	{r7, pc}
 80060c0:	20008380 	.word	0x20008380
 80060c4:	200083e8 	.word	0x200083e8
 80060c8:	20008450 	.word	0x20008450

080060cc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b082      	sub	sp, #8
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80060d4:	f000 fd36 	bl	8006b44 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80060d8:	4b2a      	ldr	r3, [pc, #168]	; (8006184 <prvAddNewTaskToReadyList+0xb8>)
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	3301      	adds	r3, #1
 80060de:	4a29      	ldr	r2, [pc, #164]	; (8006184 <prvAddNewTaskToReadyList+0xb8>)
 80060e0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80060e2:	4b29      	ldr	r3, [pc, #164]	; (8006188 <prvAddNewTaskToReadyList+0xbc>)
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d109      	bne.n	80060fe <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80060ea:	4a27      	ldr	r2, [pc, #156]	; (8006188 <prvAddNewTaskToReadyList+0xbc>)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80060f0:	4b24      	ldr	r3, [pc, #144]	; (8006184 <prvAddNewTaskToReadyList+0xb8>)
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	2b01      	cmp	r3, #1
 80060f6:	d110      	bne.n	800611a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80060f8:	f000 facc 	bl	8006694 <prvInitialiseTaskLists>
 80060fc:	e00d      	b.n	800611a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80060fe:	4b23      	ldr	r3, [pc, #140]	; (800618c <prvAddNewTaskToReadyList+0xc0>)
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d109      	bne.n	800611a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006106:	4b20      	ldr	r3, [pc, #128]	; (8006188 <prvAddNewTaskToReadyList+0xbc>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006110:	429a      	cmp	r2, r3
 8006112:	d802      	bhi.n	800611a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006114:	4a1c      	ldr	r2, [pc, #112]	; (8006188 <prvAddNewTaskToReadyList+0xbc>)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800611a:	4b1d      	ldr	r3, [pc, #116]	; (8006190 <prvAddNewTaskToReadyList+0xc4>)
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	3301      	adds	r3, #1
 8006120:	4a1b      	ldr	r2, [pc, #108]	; (8006190 <prvAddNewTaskToReadyList+0xc4>)
 8006122:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006128:	2201      	movs	r2, #1
 800612a:	409a      	lsls	r2, r3
 800612c:	4b19      	ldr	r3, [pc, #100]	; (8006194 <prvAddNewTaskToReadyList+0xc8>)
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	4313      	orrs	r3, r2
 8006132:	4a18      	ldr	r2, [pc, #96]	; (8006194 <prvAddNewTaskToReadyList+0xc8>)
 8006134:	6013      	str	r3, [r2, #0]
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800613a:	4613      	mov	r3, r2
 800613c:	009b      	lsls	r3, r3, #2
 800613e:	4413      	add	r3, r2
 8006140:	009b      	lsls	r3, r3, #2
 8006142:	4a15      	ldr	r2, [pc, #84]	; (8006198 <prvAddNewTaskToReadyList+0xcc>)
 8006144:	441a      	add	r2, r3
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	3304      	adds	r3, #4
 800614a:	4619      	mov	r1, r3
 800614c:	4610      	mov	r0, r2
 800614e:	f7ff fdf5 	bl	8005d3c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006152:	f000 fd27 	bl	8006ba4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006156:	4b0d      	ldr	r3, [pc, #52]	; (800618c <prvAddNewTaskToReadyList+0xc0>)
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d00e      	beq.n	800617c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800615e:	4b0a      	ldr	r3, [pc, #40]	; (8006188 <prvAddNewTaskToReadyList+0xbc>)
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006168:	429a      	cmp	r2, r3
 800616a:	d207      	bcs.n	800617c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800616c:	4b0b      	ldr	r3, [pc, #44]	; (800619c <prvAddNewTaskToReadyList+0xd0>)
 800616e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006172:	601a      	str	r2, [r3, #0]
 8006174:	f3bf 8f4f 	dsb	sy
 8006178:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800617c:	bf00      	nop
 800617e:	3708      	adds	r7, #8
 8006180:	46bd      	mov	sp, r7
 8006182:	bd80      	pop	{r7, pc}
 8006184:	2000472c 	.word	0x2000472c
 8006188:	2000462c 	.word	0x2000462c
 800618c:	20004738 	.word	0x20004738
 8006190:	20004748 	.word	0x20004748
 8006194:	20004734 	.word	0x20004734
 8006198:	20004630 	.word	0x20004630
 800619c:	e000ed04 	.word	0xe000ed04

080061a0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b084      	sub	sp, #16
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80061a8:	2300      	movs	r3, #0
 80061aa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d017      	beq.n	80061e2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80061b2:	4b13      	ldr	r3, [pc, #76]	; (8006200 <vTaskDelay+0x60>)
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d00a      	beq.n	80061d0 <vTaskDelay+0x30>
	__asm volatile
 80061ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061be:	f383 8811 	msr	BASEPRI, r3
 80061c2:	f3bf 8f6f 	isb	sy
 80061c6:	f3bf 8f4f 	dsb	sy
 80061ca:	60bb      	str	r3, [r7, #8]
}
 80061cc:	bf00      	nop
 80061ce:	e7fe      	b.n	80061ce <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80061d0:	f000 f884 	bl	80062dc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80061d4:	2100      	movs	r1, #0
 80061d6:	6878      	ldr	r0, [r7, #4]
 80061d8:	f000 fb1e 	bl	8006818 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80061dc:	f000 f88c 	bl	80062f8 <xTaskResumeAll>
 80061e0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d107      	bne.n	80061f8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80061e8:	4b06      	ldr	r3, [pc, #24]	; (8006204 <vTaskDelay+0x64>)
 80061ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80061ee:	601a      	str	r2, [r3, #0]
 80061f0:	f3bf 8f4f 	dsb	sy
 80061f4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80061f8:	bf00      	nop
 80061fa:	3710      	adds	r7, #16
 80061fc:	46bd      	mov	sp, r7
 80061fe:	bd80      	pop	{r7, pc}
 8006200:	20004754 	.word	0x20004754
 8006204:	e000ed04 	.word	0xe000ed04

08006208 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006208:	b580      	push	{r7, lr}
 800620a:	b08a      	sub	sp, #40	; 0x28
 800620c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800620e:	2300      	movs	r3, #0
 8006210:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006212:	2300      	movs	r3, #0
 8006214:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006216:	463a      	mov	r2, r7
 8006218:	1d39      	adds	r1, r7, #4
 800621a:	f107 0308 	add.w	r3, r7, #8
 800621e:	4618      	mov	r0, r3
 8006220:	f7fb fb32 	bl	8001888 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006224:	6839      	ldr	r1, [r7, #0]
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	68ba      	ldr	r2, [r7, #8]
 800622a:	9202      	str	r2, [sp, #8]
 800622c:	9301      	str	r3, [sp, #4]
 800622e:	2300      	movs	r3, #0
 8006230:	9300      	str	r3, [sp, #0]
 8006232:	2300      	movs	r3, #0
 8006234:	460a      	mov	r2, r1
 8006236:	4921      	ldr	r1, [pc, #132]	; (80062bc <vTaskStartScheduler+0xb4>)
 8006238:	4821      	ldr	r0, [pc, #132]	; (80062c0 <vTaskStartScheduler+0xb8>)
 800623a:	f7ff fe06 	bl	8005e4a <xTaskCreateStatic>
 800623e:	4603      	mov	r3, r0
 8006240:	4a20      	ldr	r2, [pc, #128]	; (80062c4 <vTaskStartScheduler+0xbc>)
 8006242:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006244:	4b1f      	ldr	r3, [pc, #124]	; (80062c4 <vTaskStartScheduler+0xbc>)
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	2b00      	cmp	r3, #0
 800624a:	d002      	beq.n	8006252 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800624c:	2301      	movs	r3, #1
 800624e:	617b      	str	r3, [r7, #20]
 8006250:	e001      	b.n	8006256 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006252:	2300      	movs	r3, #0
 8006254:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006256:	697b      	ldr	r3, [r7, #20]
 8006258:	2b01      	cmp	r3, #1
 800625a:	d11b      	bne.n	8006294 <vTaskStartScheduler+0x8c>
	__asm volatile
 800625c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006260:	f383 8811 	msr	BASEPRI, r3
 8006264:	f3bf 8f6f 	isb	sy
 8006268:	f3bf 8f4f 	dsb	sy
 800626c:	613b      	str	r3, [r7, #16]
}
 800626e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006270:	4b15      	ldr	r3, [pc, #84]	; (80062c8 <vTaskStartScheduler+0xc0>)
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	334c      	adds	r3, #76	; 0x4c
 8006276:	4a15      	ldr	r2, [pc, #84]	; (80062cc <vTaskStartScheduler+0xc4>)
 8006278:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800627a:	4b15      	ldr	r3, [pc, #84]	; (80062d0 <vTaskStartScheduler+0xc8>)
 800627c:	f04f 32ff 	mov.w	r2, #4294967295
 8006280:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006282:	4b14      	ldr	r3, [pc, #80]	; (80062d4 <vTaskStartScheduler+0xcc>)
 8006284:	2201      	movs	r2, #1
 8006286:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006288:	4b13      	ldr	r3, [pc, #76]	; (80062d8 <vTaskStartScheduler+0xd0>)
 800628a:	2200      	movs	r2, #0
 800628c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800628e:	f000 fbb7 	bl	8006a00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006292:	e00e      	b.n	80062b2 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006294:	697b      	ldr	r3, [r7, #20]
 8006296:	f1b3 3fff 	cmp.w	r3, #4294967295
 800629a:	d10a      	bne.n	80062b2 <vTaskStartScheduler+0xaa>
	__asm volatile
 800629c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062a0:	f383 8811 	msr	BASEPRI, r3
 80062a4:	f3bf 8f6f 	isb	sy
 80062a8:	f3bf 8f4f 	dsb	sy
 80062ac:	60fb      	str	r3, [r7, #12]
}
 80062ae:	bf00      	nop
 80062b0:	e7fe      	b.n	80062b0 <vTaskStartScheduler+0xa8>
}
 80062b2:	bf00      	nop
 80062b4:	3718      	adds	r7, #24
 80062b6:	46bd      	mov	sp, r7
 80062b8:	bd80      	pop	{r7, pc}
 80062ba:	bf00      	nop
 80062bc:	080072ec 	.word	0x080072ec
 80062c0:	08006665 	.word	0x08006665
 80062c4:	20004750 	.word	0x20004750
 80062c8:	2000462c 	.word	0x2000462c
 80062cc:	20000088 	.word	0x20000088
 80062d0:	2000474c 	.word	0x2000474c
 80062d4:	20004738 	.word	0x20004738
 80062d8:	20004730 	.word	0x20004730

080062dc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80062dc:	b480      	push	{r7}
 80062de:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80062e0:	4b04      	ldr	r3, [pc, #16]	; (80062f4 <vTaskSuspendAll+0x18>)
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	3301      	adds	r3, #1
 80062e6:	4a03      	ldr	r2, [pc, #12]	; (80062f4 <vTaskSuspendAll+0x18>)
 80062e8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80062ea:	bf00      	nop
 80062ec:	46bd      	mov	sp, r7
 80062ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f2:	4770      	bx	lr
 80062f4:	20004754 	.word	0x20004754

080062f8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b084      	sub	sp, #16
 80062fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80062fe:	2300      	movs	r3, #0
 8006300:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006302:	2300      	movs	r3, #0
 8006304:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006306:	4b41      	ldr	r3, [pc, #260]	; (800640c <xTaskResumeAll+0x114>)
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	2b00      	cmp	r3, #0
 800630c:	d10a      	bne.n	8006324 <xTaskResumeAll+0x2c>
	__asm volatile
 800630e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006312:	f383 8811 	msr	BASEPRI, r3
 8006316:	f3bf 8f6f 	isb	sy
 800631a:	f3bf 8f4f 	dsb	sy
 800631e:	603b      	str	r3, [r7, #0]
}
 8006320:	bf00      	nop
 8006322:	e7fe      	b.n	8006322 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006324:	f000 fc0e 	bl	8006b44 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006328:	4b38      	ldr	r3, [pc, #224]	; (800640c <xTaskResumeAll+0x114>)
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	3b01      	subs	r3, #1
 800632e:	4a37      	ldr	r2, [pc, #220]	; (800640c <xTaskResumeAll+0x114>)
 8006330:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006332:	4b36      	ldr	r3, [pc, #216]	; (800640c <xTaskResumeAll+0x114>)
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d161      	bne.n	80063fe <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800633a:	4b35      	ldr	r3, [pc, #212]	; (8006410 <xTaskResumeAll+0x118>)
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d05d      	beq.n	80063fe <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006342:	e02e      	b.n	80063a2 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006344:	4b33      	ldr	r3, [pc, #204]	; (8006414 <xTaskResumeAll+0x11c>)
 8006346:	68db      	ldr	r3, [r3, #12]
 8006348:	68db      	ldr	r3, [r3, #12]
 800634a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	3318      	adds	r3, #24
 8006350:	4618      	mov	r0, r3
 8006352:	f7ff fd50 	bl	8005df6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	3304      	adds	r3, #4
 800635a:	4618      	mov	r0, r3
 800635c:	f7ff fd4b 	bl	8005df6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006364:	2201      	movs	r2, #1
 8006366:	409a      	lsls	r2, r3
 8006368:	4b2b      	ldr	r3, [pc, #172]	; (8006418 <xTaskResumeAll+0x120>)
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	4313      	orrs	r3, r2
 800636e:	4a2a      	ldr	r2, [pc, #168]	; (8006418 <xTaskResumeAll+0x120>)
 8006370:	6013      	str	r3, [r2, #0]
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006376:	4613      	mov	r3, r2
 8006378:	009b      	lsls	r3, r3, #2
 800637a:	4413      	add	r3, r2
 800637c:	009b      	lsls	r3, r3, #2
 800637e:	4a27      	ldr	r2, [pc, #156]	; (800641c <xTaskResumeAll+0x124>)
 8006380:	441a      	add	r2, r3
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	3304      	adds	r3, #4
 8006386:	4619      	mov	r1, r3
 8006388:	4610      	mov	r0, r2
 800638a:	f7ff fcd7 	bl	8005d3c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006392:	4b23      	ldr	r3, [pc, #140]	; (8006420 <xTaskResumeAll+0x128>)
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006398:	429a      	cmp	r2, r3
 800639a:	d302      	bcc.n	80063a2 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800639c:	4b21      	ldr	r3, [pc, #132]	; (8006424 <xTaskResumeAll+0x12c>)
 800639e:	2201      	movs	r2, #1
 80063a0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80063a2:	4b1c      	ldr	r3, [pc, #112]	; (8006414 <xTaskResumeAll+0x11c>)
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d1cc      	bne.n	8006344 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d001      	beq.n	80063b4 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80063b0:	f000 fa12 	bl	80067d8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80063b4:	4b1c      	ldr	r3, [pc, #112]	; (8006428 <xTaskResumeAll+0x130>)
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d010      	beq.n	80063e2 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80063c0:	f000 f836 	bl	8006430 <xTaskIncrementTick>
 80063c4:	4603      	mov	r3, r0
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d002      	beq.n	80063d0 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80063ca:	4b16      	ldr	r3, [pc, #88]	; (8006424 <xTaskResumeAll+0x12c>)
 80063cc:	2201      	movs	r2, #1
 80063ce:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	3b01      	subs	r3, #1
 80063d4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d1f1      	bne.n	80063c0 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 80063dc:	4b12      	ldr	r3, [pc, #72]	; (8006428 <xTaskResumeAll+0x130>)
 80063de:	2200      	movs	r2, #0
 80063e0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80063e2:	4b10      	ldr	r3, [pc, #64]	; (8006424 <xTaskResumeAll+0x12c>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d009      	beq.n	80063fe <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80063ea:	2301      	movs	r3, #1
 80063ec:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80063ee:	4b0f      	ldr	r3, [pc, #60]	; (800642c <xTaskResumeAll+0x134>)
 80063f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80063f4:	601a      	str	r2, [r3, #0]
 80063f6:	f3bf 8f4f 	dsb	sy
 80063fa:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80063fe:	f000 fbd1 	bl	8006ba4 <vPortExitCritical>

	return xAlreadyYielded;
 8006402:	68bb      	ldr	r3, [r7, #8]
}
 8006404:	4618      	mov	r0, r3
 8006406:	3710      	adds	r7, #16
 8006408:	46bd      	mov	sp, r7
 800640a:	bd80      	pop	{r7, pc}
 800640c:	20004754 	.word	0x20004754
 8006410:	2000472c 	.word	0x2000472c
 8006414:	200046ec 	.word	0x200046ec
 8006418:	20004734 	.word	0x20004734
 800641c:	20004630 	.word	0x20004630
 8006420:	2000462c 	.word	0x2000462c
 8006424:	20004740 	.word	0x20004740
 8006428:	2000473c 	.word	0x2000473c
 800642c:	e000ed04 	.word	0xe000ed04

08006430 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006430:	b580      	push	{r7, lr}
 8006432:	b086      	sub	sp, #24
 8006434:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006436:	2300      	movs	r3, #0
 8006438:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800643a:	4b4e      	ldr	r3, [pc, #312]	; (8006574 <xTaskIncrementTick+0x144>)
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	2b00      	cmp	r3, #0
 8006440:	f040 808e 	bne.w	8006560 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006444:	4b4c      	ldr	r3, [pc, #304]	; (8006578 <xTaskIncrementTick+0x148>)
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	3301      	adds	r3, #1
 800644a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800644c:	4a4a      	ldr	r2, [pc, #296]	; (8006578 <xTaskIncrementTick+0x148>)
 800644e:	693b      	ldr	r3, [r7, #16]
 8006450:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006452:	693b      	ldr	r3, [r7, #16]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d120      	bne.n	800649a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006458:	4b48      	ldr	r3, [pc, #288]	; (800657c <xTaskIncrementTick+0x14c>)
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d00a      	beq.n	8006478 <xTaskIncrementTick+0x48>
	__asm volatile
 8006462:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006466:	f383 8811 	msr	BASEPRI, r3
 800646a:	f3bf 8f6f 	isb	sy
 800646e:	f3bf 8f4f 	dsb	sy
 8006472:	603b      	str	r3, [r7, #0]
}
 8006474:	bf00      	nop
 8006476:	e7fe      	b.n	8006476 <xTaskIncrementTick+0x46>
 8006478:	4b40      	ldr	r3, [pc, #256]	; (800657c <xTaskIncrementTick+0x14c>)
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	60fb      	str	r3, [r7, #12]
 800647e:	4b40      	ldr	r3, [pc, #256]	; (8006580 <xTaskIncrementTick+0x150>)
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	4a3e      	ldr	r2, [pc, #248]	; (800657c <xTaskIncrementTick+0x14c>)
 8006484:	6013      	str	r3, [r2, #0]
 8006486:	4a3e      	ldr	r2, [pc, #248]	; (8006580 <xTaskIncrementTick+0x150>)
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	6013      	str	r3, [r2, #0]
 800648c:	4b3d      	ldr	r3, [pc, #244]	; (8006584 <xTaskIncrementTick+0x154>)
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	3301      	adds	r3, #1
 8006492:	4a3c      	ldr	r2, [pc, #240]	; (8006584 <xTaskIncrementTick+0x154>)
 8006494:	6013      	str	r3, [r2, #0]
 8006496:	f000 f99f 	bl	80067d8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800649a:	4b3b      	ldr	r3, [pc, #236]	; (8006588 <xTaskIncrementTick+0x158>)
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	693a      	ldr	r2, [r7, #16]
 80064a0:	429a      	cmp	r2, r3
 80064a2:	d348      	bcc.n	8006536 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80064a4:	4b35      	ldr	r3, [pc, #212]	; (800657c <xTaskIncrementTick+0x14c>)
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d104      	bne.n	80064b8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80064ae:	4b36      	ldr	r3, [pc, #216]	; (8006588 <xTaskIncrementTick+0x158>)
 80064b0:	f04f 32ff 	mov.w	r2, #4294967295
 80064b4:	601a      	str	r2, [r3, #0]
					break;
 80064b6:	e03e      	b.n	8006536 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80064b8:	4b30      	ldr	r3, [pc, #192]	; (800657c <xTaskIncrementTick+0x14c>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	68db      	ldr	r3, [r3, #12]
 80064be:	68db      	ldr	r3, [r3, #12]
 80064c0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80064c2:	68bb      	ldr	r3, [r7, #8]
 80064c4:	685b      	ldr	r3, [r3, #4]
 80064c6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80064c8:	693a      	ldr	r2, [r7, #16]
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	429a      	cmp	r2, r3
 80064ce:	d203      	bcs.n	80064d8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80064d0:	4a2d      	ldr	r2, [pc, #180]	; (8006588 <xTaskIncrementTick+0x158>)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80064d6:	e02e      	b.n	8006536 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80064d8:	68bb      	ldr	r3, [r7, #8]
 80064da:	3304      	adds	r3, #4
 80064dc:	4618      	mov	r0, r3
 80064de:	f7ff fc8a 	bl	8005df6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80064e2:	68bb      	ldr	r3, [r7, #8]
 80064e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d004      	beq.n	80064f4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80064ea:	68bb      	ldr	r3, [r7, #8]
 80064ec:	3318      	adds	r3, #24
 80064ee:	4618      	mov	r0, r3
 80064f0:	f7ff fc81 	bl	8005df6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80064f4:	68bb      	ldr	r3, [r7, #8]
 80064f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064f8:	2201      	movs	r2, #1
 80064fa:	409a      	lsls	r2, r3
 80064fc:	4b23      	ldr	r3, [pc, #140]	; (800658c <xTaskIncrementTick+0x15c>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	4313      	orrs	r3, r2
 8006502:	4a22      	ldr	r2, [pc, #136]	; (800658c <xTaskIncrementTick+0x15c>)
 8006504:	6013      	str	r3, [r2, #0]
 8006506:	68bb      	ldr	r3, [r7, #8]
 8006508:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800650a:	4613      	mov	r3, r2
 800650c:	009b      	lsls	r3, r3, #2
 800650e:	4413      	add	r3, r2
 8006510:	009b      	lsls	r3, r3, #2
 8006512:	4a1f      	ldr	r2, [pc, #124]	; (8006590 <xTaskIncrementTick+0x160>)
 8006514:	441a      	add	r2, r3
 8006516:	68bb      	ldr	r3, [r7, #8]
 8006518:	3304      	adds	r3, #4
 800651a:	4619      	mov	r1, r3
 800651c:	4610      	mov	r0, r2
 800651e:	f7ff fc0d 	bl	8005d3c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006522:	68bb      	ldr	r3, [r7, #8]
 8006524:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006526:	4b1b      	ldr	r3, [pc, #108]	; (8006594 <xTaskIncrementTick+0x164>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800652c:	429a      	cmp	r2, r3
 800652e:	d3b9      	bcc.n	80064a4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8006530:	2301      	movs	r3, #1
 8006532:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006534:	e7b6      	b.n	80064a4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006536:	4b17      	ldr	r3, [pc, #92]	; (8006594 <xTaskIncrementTick+0x164>)
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800653c:	4914      	ldr	r1, [pc, #80]	; (8006590 <xTaskIncrementTick+0x160>)
 800653e:	4613      	mov	r3, r2
 8006540:	009b      	lsls	r3, r3, #2
 8006542:	4413      	add	r3, r2
 8006544:	009b      	lsls	r3, r3, #2
 8006546:	440b      	add	r3, r1
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	2b01      	cmp	r3, #1
 800654c:	d901      	bls.n	8006552 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800654e:	2301      	movs	r3, #1
 8006550:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006552:	4b11      	ldr	r3, [pc, #68]	; (8006598 <xTaskIncrementTick+0x168>)
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d007      	beq.n	800656a <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800655a:	2301      	movs	r3, #1
 800655c:	617b      	str	r3, [r7, #20]
 800655e:	e004      	b.n	800656a <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006560:	4b0e      	ldr	r3, [pc, #56]	; (800659c <xTaskIncrementTick+0x16c>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	3301      	adds	r3, #1
 8006566:	4a0d      	ldr	r2, [pc, #52]	; (800659c <xTaskIncrementTick+0x16c>)
 8006568:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800656a:	697b      	ldr	r3, [r7, #20]
}
 800656c:	4618      	mov	r0, r3
 800656e:	3718      	adds	r7, #24
 8006570:	46bd      	mov	sp, r7
 8006572:	bd80      	pop	{r7, pc}
 8006574:	20004754 	.word	0x20004754
 8006578:	20004730 	.word	0x20004730
 800657c:	200046e4 	.word	0x200046e4
 8006580:	200046e8 	.word	0x200046e8
 8006584:	20004744 	.word	0x20004744
 8006588:	2000474c 	.word	0x2000474c
 800658c:	20004734 	.word	0x20004734
 8006590:	20004630 	.word	0x20004630
 8006594:	2000462c 	.word	0x2000462c
 8006598:	20004740 	.word	0x20004740
 800659c:	2000473c 	.word	0x2000473c

080065a0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80065a0:	b480      	push	{r7}
 80065a2:	b087      	sub	sp, #28
 80065a4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80065a6:	4b29      	ldr	r3, [pc, #164]	; (800664c <vTaskSwitchContext+0xac>)
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d003      	beq.n	80065b6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80065ae:	4b28      	ldr	r3, [pc, #160]	; (8006650 <vTaskSwitchContext+0xb0>)
 80065b0:	2201      	movs	r2, #1
 80065b2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80065b4:	e044      	b.n	8006640 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 80065b6:	4b26      	ldr	r3, [pc, #152]	; (8006650 <vTaskSwitchContext+0xb0>)
 80065b8:	2200      	movs	r2, #0
 80065ba:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80065bc:	4b25      	ldr	r3, [pc, #148]	; (8006654 <vTaskSwitchContext+0xb4>)
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	fab3 f383 	clz	r3, r3
 80065c8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80065ca:	7afb      	ldrb	r3, [r7, #11]
 80065cc:	f1c3 031f 	rsb	r3, r3, #31
 80065d0:	617b      	str	r3, [r7, #20]
 80065d2:	4921      	ldr	r1, [pc, #132]	; (8006658 <vTaskSwitchContext+0xb8>)
 80065d4:	697a      	ldr	r2, [r7, #20]
 80065d6:	4613      	mov	r3, r2
 80065d8:	009b      	lsls	r3, r3, #2
 80065da:	4413      	add	r3, r2
 80065dc:	009b      	lsls	r3, r3, #2
 80065de:	440b      	add	r3, r1
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d10a      	bne.n	80065fc <vTaskSwitchContext+0x5c>
	__asm volatile
 80065e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065ea:	f383 8811 	msr	BASEPRI, r3
 80065ee:	f3bf 8f6f 	isb	sy
 80065f2:	f3bf 8f4f 	dsb	sy
 80065f6:	607b      	str	r3, [r7, #4]
}
 80065f8:	bf00      	nop
 80065fa:	e7fe      	b.n	80065fa <vTaskSwitchContext+0x5a>
 80065fc:	697a      	ldr	r2, [r7, #20]
 80065fe:	4613      	mov	r3, r2
 8006600:	009b      	lsls	r3, r3, #2
 8006602:	4413      	add	r3, r2
 8006604:	009b      	lsls	r3, r3, #2
 8006606:	4a14      	ldr	r2, [pc, #80]	; (8006658 <vTaskSwitchContext+0xb8>)
 8006608:	4413      	add	r3, r2
 800660a:	613b      	str	r3, [r7, #16]
 800660c:	693b      	ldr	r3, [r7, #16]
 800660e:	685b      	ldr	r3, [r3, #4]
 8006610:	685a      	ldr	r2, [r3, #4]
 8006612:	693b      	ldr	r3, [r7, #16]
 8006614:	605a      	str	r2, [r3, #4]
 8006616:	693b      	ldr	r3, [r7, #16]
 8006618:	685a      	ldr	r2, [r3, #4]
 800661a:	693b      	ldr	r3, [r7, #16]
 800661c:	3308      	adds	r3, #8
 800661e:	429a      	cmp	r2, r3
 8006620:	d104      	bne.n	800662c <vTaskSwitchContext+0x8c>
 8006622:	693b      	ldr	r3, [r7, #16]
 8006624:	685b      	ldr	r3, [r3, #4]
 8006626:	685a      	ldr	r2, [r3, #4]
 8006628:	693b      	ldr	r3, [r7, #16]
 800662a:	605a      	str	r2, [r3, #4]
 800662c:	693b      	ldr	r3, [r7, #16]
 800662e:	685b      	ldr	r3, [r3, #4]
 8006630:	68db      	ldr	r3, [r3, #12]
 8006632:	4a0a      	ldr	r2, [pc, #40]	; (800665c <vTaskSwitchContext+0xbc>)
 8006634:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006636:	4b09      	ldr	r3, [pc, #36]	; (800665c <vTaskSwitchContext+0xbc>)
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	334c      	adds	r3, #76	; 0x4c
 800663c:	4a08      	ldr	r2, [pc, #32]	; (8006660 <vTaskSwitchContext+0xc0>)
 800663e:	6013      	str	r3, [r2, #0]
}
 8006640:	bf00      	nop
 8006642:	371c      	adds	r7, #28
 8006644:	46bd      	mov	sp, r7
 8006646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664a:	4770      	bx	lr
 800664c:	20004754 	.word	0x20004754
 8006650:	20004740 	.word	0x20004740
 8006654:	20004734 	.word	0x20004734
 8006658:	20004630 	.word	0x20004630
 800665c:	2000462c 	.word	0x2000462c
 8006660:	20000088 	.word	0x20000088

08006664 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b082      	sub	sp, #8
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800666c:	f000 f852 	bl	8006714 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006670:	4b06      	ldr	r3, [pc, #24]	; (800668c <prvIdleTask+0x28>)
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	2b01      	cmp	r3, #1
 8006676:	d9f9      	bls.n	800666c <prvIdleTask+0x8>
			{
				taskYIELD();
 8006678:	4b05      	ldr	r3, [pc, #20]	; (8006690 <prvIdleTask+0x2c>)
 800667a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800667e:	601a      	str	r2, [r3, #0]
 8006680:	f3bf 8f4f 	dsb	sy
 8006684:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006688:	e7f0      	b.n	800666c <prvIdleTask+0x8>
 800668a:	bf00      	nop
 800668c:	20004630 	.word	0x20004630
 8006690:	e000ed04 	.word	0xe000ed04

08006694 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b082      	sub	sp, #8
 8006698:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800669a:	2300      	movs	r3, #0
 800669c:	607b      	str	r3, [r7, #4]
 800669e:	e00c      	b.n	80066ba <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80066a0:	687a      	ldr	r2, [r7, #4]
 80066a2:	4613      	mov	r3, r2
 80066a4:	009b      	lsls	r3, r3, #2
 80066a6:	4413      	add	r3, r2
 80066a8:	009b      	lsls	r3, r3, #2
 80066aa:	4a12      	ldr	r2, [pc, #72]	; (80066f4 <prvInitialiseTaskLists+0x60>)
 80066ac:	4413      	add	r3, r2
 80066ae:	4618      	mov	r0, r3
 80066b0:	f7ff fb17 	bl	8005ce2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	3301      	adds	r3, #1
 80066b8:	607b      	str	r3, [r7, #4]
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2b06      	cmp	r3, #6
 80066be:	d9ef      	bls.n	80066a0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80066c0:	480d      	ldr	r0, [pc, #52]	; (80066f8 <prvInitialiseTaskLists+0x64>)
 80066c2:	f7ff fb0e 	bl	8005ce2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80066c6:	480d      	ldr	r0, [pc, #52]	; (80066fc <prvInitialiseTaskLists+0x68>)
 80066c8:	f7ff fb0b 	bl	8005ce2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80066cc:	480c      	ldr	r0, [pc, #48]	; (8006700 <prvInitialiseTaskLists+0x6c>)
 80066ce:	f7ff fb08 	bl	8005ce2 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80066d2:	480c      	ldr	r0, [pc, #48]	; (8006704 <prvInitialiseTaskLists+0x70>)
 80066d4:	f7ff fb05 	bl	8005ce2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80066d8:	480b      	ldr	r0, [pc, #44]	; (8006708 <prvInitialiseTaskLists+0x74>)
 80066da:	f7ff fb02 	bl	8005ce2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80066de:	4b0b      	ldr	r3, [pc, #44]	; (800670c <prvInitialiseTaskLists+0x78>)
 80066e0:	4a05      	ldr	r2, [pc, #20]	; (80066f8 <prvInitialiseTaskLists+0x64>)
 80066e2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80066e4:	4b0a      	ldr	r3, [pc, #40]	; (8006710 <prvInitialiseTaskLists+0x7c>)
 80066e6:	4a05      	ldr	r2, [pc, #20]	; (80066fc <prvInitialiseTaskLists+0x68>)
 80066e8:	601a      	str	r2, [r3, #0]
}
 80066ea:	bf00      	nop
 80066ec:	3708      	adds	r7, #8
 80066ee:	46bd      	mov	sp, r7
 80066f0:	bd80      	pop	{r7, pc}
 80066f2:	bf00      	nop
 80066f4:	20004630 	.word	0x20004630
 80066f8:	200046bc 	.word	0x200046bc
 80066fc:	200046d0 	.word	0x200046d0
 8006700:	200046ec 	.word	0x200046ec
 8006704:	20004700 	.word	0x20004700
 8006708:	20004718 	.word	0x20004718
 800670c:	200046e4 	.word	0x200046e4
 8006710:	200046e8 	.word	0x200046e8

08006714 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b082      	sub	sp, #8
 8006718:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800671a:	e019      	b.n	8006750 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800671c:	f000 fa12 	bl	8006b44 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006720:	4b10      	ldr	r3, [pc, #64]	; (8006764 <prvCheckTasksWaitingTermination+0x50>)
 8006722:	68db      	ldr	r3, [r3, #12]
 8006724:	68db      	ldr	r3, [r3, #12]
 8006726:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	3304      	adds	r3, #4
 800672c:	4618      	mov	r0, r3
 800672e:	f7ff fb62 	bl	8005df6 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006732:	4b0d      	ldr	r3, [pc, #52]	; (8006768 <prvCheckTasksWaitingTermination+0x54>)
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	3b01      	subs	r3, #1
 8006738:	4a0b      	ldr	r2, [pc, #44]	; (8006768 <prvCheckTasksWaitingTermination+0x54>)
 800673a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800673c:	4b0b      	ldr	r3, [pc, #44]	; (800676c <prvCheckTasksWaitingTermination+0x58>)
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	3b01      	subs	r3, #1
 8006742:	4a0a      	ldr	r2, [pc, #40]	; (800676c <prvCheckTasksWaitingTermination+0x58>)
 8006744:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006746:	f000 fa2d 	bl	8006ba4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800674a:	6878      	ldr	r0, [r7, #4]
 800674c:	f000 f810 	bl	8006770 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006750:	4b06      	ldr	r3, [pc, #24]	; (800676c <prvCheckTasksWaitingTermination+0x58>)
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	2b00      	cmp	r3, #0
 8006756:	d1e1      	bne.n	800671c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006758:	bf00      	nop
 800675a:	bf00      	nop
 800675c:	3708      	adds	r7, #8
 800675e:	46bd      	mov	sp, r7
 8006760:	bd80      	pop	{r7, pc}
 8006762:	bf00      	nop
 8006764:	20004700 	.word	0x20004700
 8006768:	2000472c 	.word	0x2000472c
 800676c:	20004714 	.word	0x20004714

08006770 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006770:	b580      	push	{r7, lr}
 8006772:	b084      	sub	sp, #16
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	334c      	adds	r3, #76	; 0x4c
 800677c:	4618      	mov	r0, r3
 800677e:	f000 fcb5 	bl	80070ec <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8006788:	2b00      	cmp	r3, #0
 800678a:	d108      	bne.n	800679e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006790:	4618      	mov	r0, r3
 8006792:	f000 fb85 	bl	8006ea0 <vPortFree>
				vPortFree( pxTCB );
 8006796:	6878      	ldr	r0, [r7, #4]
 8006798:	f000 fb82 	bl	8006ea0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800679c:	e018      	b.n	80067d0 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 80067a4:	2b01      	cmp	r3, #1
 80067a6:	d103      	bne.n	80067b0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80067a8:	6878      	ldr	r0, [r7, #4]
 80067aa:	f000 fb79 	bl	8006ea0 <vPortFree>
	}
 80067ae:	e00f      	b.n	80067d0 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 80067b6:	2b02      	cmp	r3, #2
 80067b8:	d00a      	beq.n	80067d0 <prvDeleteTCB+0x60>
	__asm volatile
 80067ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067be:	f383 8811 	msr	BASEPRI, r3
 80067c2:	f3bf 8f6f 	isb	sy
 80067c6:	f3bf 8f4f 	dsb	sy
 80067ca:	60fb      	str	r3, [r7, #12]
}
 80067cc:	bf00      	nop
 80067ce:	e7fe      	b.n	80067ce <prvDeleteTCB+0x5e>
	}
 80067d0:	bf00      	nop
 80067d2:	3710      	adds	r7, #16
 80067d4:	46bd      	mov	sp, r7
 80067d6:	bd80      	pop	{r7, pc}

080067d8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80067d8:	b480      	push	{r7}
 80067da:	b083      	sub	sp, #12
 80067dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80067de:	4b0c      	ldr	r3, [pc, #48]	; (8006810 <prvResetNextTaskUnblockTime+0x38>)
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d104      	bne.n	80067f2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80067e8:	4b0a      	ldr	r3, [pc, #40]	; (8006814 <prvResetNextTaskUnblockTime+0x3c>)
 80067ea:	f04f 32ff 	mov.w	r2, #4294967295
 80067ee:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80067f0:	e008      	b.n	8006804 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80067f2:	4b07      	ldr	r3, [pc, #28]	; (8006810 <prvResetNextTaskUnblockTime+0x38>)
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	68db      	ldr	r3, [r3, #12]
 80067f8:	68db      	ldr	r3, [r3, #12]
 80067fa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	685b      	ldr	r3, [r3, #4]
 8006800:	4a04      	ldr	r2, [pc, #16]	; (8006814 <prvResetNextTaskUnblockTime+0x3c>)
 8006802:	6013      	str	r3, [r2, #0]
}
 8006804:	bf00      	nop
 8006806:	370c      	adds	r7, #12
 8006808:	46bd      	mov	sp, r7
 800680a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680e:	4770      	bx	lr
 8006810:	200046e4 	.word	0x200046e4
 8006814:	2000474c 	.word	0x2000474c

08006818 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006818:	b580      	push	{r7, lr}
 800681a:	b084      	sub	sp, #16
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
 8006820:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006822:	4b29      	ldr	r3, [pc, #164]	; (80068c8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006828:	4b28      	ldr	r3, [pc, #160]	; (80068cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	3304      	adds	r3, #4
 800682e:	4618      	mov	r0, r3
 8006830:	f7ff fae1 	bl	8005df6 <uxListRemove>
 8006834:	4603      	mov	r3, r0
 8006836:	2b00      	cmp	r3, #0
 8006838:	d10b      	bne.n	8006852 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800683a:	4b24      	ldr	r3, [pc, #144]	; (80068cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006840:	2201      	movs	r2, #1
 8006842:	fa02 f303 	lsl.w	r3, r2, r3
 8006846:	43da      	mvns	r2, r3
 8006848:	4b21      	ldr	r3, [pc, #132]	; (80068d0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	4013      	ands	r3, r2
 800684e:	4a20      	ldr	r2, [pc, #128]	; (80068d0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006850:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006858:	d10a      	bne.n	8006870 <prvAddCurrentTaskToDelayedList+0x58>
 800685a:	683b      	ldr	r3, [r7, #0]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d007      	beq.n	8006870 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006860:	4b1a      	ldr	r3, [pc, #104]	; (80068cc <prvAddCurrentTaskToDelayedList+0xb4>)
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	3304      	adds	r3, #4
 8006866:	4619      	mov	r1, r3
 8006868:	481a      	ldr	r0, [pc, #104]	; (80068d4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800686a:	f7ff fa67 	bl	8005d3c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800686e:	e026      	b.n	80068be <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006870:	68fa      	ldr	r2, [r7, #12]
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	4413      	add	r3, r2
 8006876:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006878:	4b14      	ldr	r3, [pc, #80]	; (80068cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	68ba      	ldr	r2, [r7, #8]
 800687e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006880:	68ba      	ldr	r2, [r7, #8]
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	429a      	cmp	r2, r3
 8006886:	d209      	bcs.n	800689c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006888:	4b13      	ldr	r3, [pc, #76]	; (80068d8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800688a:	681a      	ldr	r2, [r3, #0]
 800688c:	4b0f      	ldr	r3, [pc, #60]	; (80068cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	3304      	adds	r3, #4
 8006892:	4619      	mov	r1, r3
 8006894:	4610      	mov	r0, r2
 8006896:	f7ff fa75 	bl	8005d84 <vListInsert>
}
 800689a:	e010      	b.n	80068be <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800689c:	4b0f      	ldr	r3, [pc, #60]	; (80068dc <prvAddCurrentTaskToDelayedList+0xc4>)
 800689e:	681a      	ldr	r2, [r3, #0]
 80068a0:	4b0a      	ldr	r3, [pc, #40]	; (80068cc <prvAddCurrentTaskToDelayedList+0xb4>)
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	3304      	adds	r3, #4
 80068a6:	4619      	mov	r1, r3
 80068a8:	4610      	mov	r0, r2
 80068aa:	f7ff fa6b 	bl	8005d84 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80068ae:	4b0c      	ldr	r3, [pc, #48]	; (80068e0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	68ba      	ldr	r2, [r7, #8]
 80068b4:	429a      	cmp	r2, r3
 80068b6:	d202      	bcs.n	80068be <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80068b8:	4a09      	ldr	r2, [pc, #36]	; (80068e0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80068ba:	68bb      	ldr	r3, [r7, #8]
 80068bc:	6013      	str	r3, [r2, #0]
}
 80068be:	bf00      	nop
 80068c0:	3710      	adds	r7, #16
 80068c2:	46bd      	mov	sp, r7
 80068c4:	bd80      	pop	{r7, pc}
 80068c6:	bf00      	nop
 80068c8:	20004730 	.word	0x20004730
 80068cc:	2000462c 	.word	0x2000462c
 80068d0:	20004734 	.word	0x20004734
 80068d4:	20004718 	.word	0x20004718
 80068d8:	200046e8 	.word	0x200046e8
 80068dc:	200046e4 	.word	0x200046e4
 80068e0:	2000474c 	.word	0x2000474c

080068e4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80068e4:	b480      	push	{r7}
 80068e6:	b085      	sub	sp, #20
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	60f8      	str	r0, [r7, #12]
 80068ec:	60b9      	str	r1, [r7, #8]
 80068ee:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	3b04      	subs	r3, #4
 80068f4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80068fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	3b04      	subs	r3, #4
 8006902:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006904:	68bb      	ldr	r3, [r7, #8]
 8006906:	f023 0201 	bic.w	r2, r3, #1
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	3b04      	subs	r3, #4
 8006912:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006914:	4a0c      	ldr	r2, [pc, #48]	; (8006948 <pxPortInitialiseStack+0x64>)
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	3b14      	subs	r3, #20
 800691e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006920:	687a      	ldr	r2, [r7, #4]
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	3b04      	subs	r3, #4
 800692a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	f06f 0202 	mvn.w	r2, #2
 8006932:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	3b20      	subs	r3, #32
 8006938:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800693a:	68fb      	ldr	r3, [r7, #12]
}
 800693c:	4618      	mov	r0, r3
 800693e:	3714      	adds	r7, #20
 8006940:	46bd      	mov	sp, r7
 8006942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006946:	4770      	bx	lr
 8006948:	0800694d 	.word	0x0800694d

0800694c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800694c:	b480      	push	{r7}
 800694e:	b085      	sub	sp, #20
 8006950:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006952:	2300      	movs	r3, #0
 8006954:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006956:	4b12      	ldr	r3, [pc, #72]	; (80069a0 <prvTaskExitError+0x54>)
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800695e:	d00a      	beq.n	8006976 <prvTaskExitError+0x2a>
	__asm volatile
 8006960:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006964:	f383 8811 	msr	BASEPRI, r3
 8006968:	f3bf 8f6f 	isb	sy
 800696c:	f3bf 8f4f 	dsb	sy
 8006970:	60fb      	str	r3, [r7, #12]
}
 8006972:	bf00      	nop
 8006974:	e7fe      	b.n	8006974 <prvTaskExitError+0x28>
	__asm volatile
 8006976:	f04f 0350 	mov.w	r3, #80	; 0x50
 800697a:	f383 8811 	msr	BASEPRI, r3
 800697e:	f3bf 8f6f 	isb	sy
 8006982:	f3bf 8f4f 	dsb	sy
 8006986:	60bb      	str	r3, [r7, #8]
}
 8006988:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800698a:	bf00      	nop
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2b00      	cmp	r3, #0
 8006990:	d0fc      	beq.n	800698c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006992:	bf00      	nop
 8006994:	bf00      	nop
 8006996:	3714      	adds	r7, #20
 8006998:	46bd      	mov	sp, r7
 800699a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699e:	4770      	bx	lr
 80069a0:	20000038 	.word	0x20000038
	...

080069b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80069b0:	4b07      	ldr	r3, [pc, #28]	; (80069d0 <pxCurrentTCBConst2>)
 80069b2:	6819      	ldr	r1, [r3, #0]
 80069b4:	6808      	ldr	r0, [r1, #0]
 80069b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069ba:	f380 8809 	msr	PSP, r0
 80069be:	f3bf 8f6f 	isb	sy
 80069c2:	f04f 0000 	mov.w	r0, #0
 80069c6:	f380 8811 	msr	BASEPRI, r0
 80069ca:	4770      	bx	lr
 80069cc:	f3af 8000 	nop.w

080069d0 <pxCurrentTCBConst2>:
 80069d0:	2000462c 	.word	0x2000462c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80069d4:	bf00      	nop
 80069d6:	bf00      	nop

080069d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80069d8:	4808      	ldr	r0, [pc, #32]	; (80069fc <prvPortStartFirstTask+0x24>)
 80069da:	6800      	ldr	r0, [r0, #0]
 80069dc:	6800      	ldr	r0, [r0, #0]
 80069de:	f380 8808 	msr	MSP, r0
 80069e2:	f04f 0000 	mov.w	r0, #0
 80069e6:	f380 8814 	msr	CONTROL, r0
 80069ea:	b662      	cpsie	i
 80069ec:	b661      	cpsie	f
 80069ee:	f3bf 8f4f 	dsb	sy
 80069f2:	f3bf 8f6f 	isb	sy
 80069f6:	df00      	svc	0
 80069f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80069fa:	bf00      	nop
 80069fc:	e000ed08 	.word	0xe000ed08

08006a00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b086      	sub	sp, #24
 8006a04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006a06:	4b46      	ldr	r3, [pc, #280]	; (8006b20 <xPortStartScheduler+0x120>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	4a46      	ldr	r2, [pc, #280]	; (8006b24 <xPortStartScheduler+0x124>)
 8006a0c:	4293      	cmp	r3, r2
 8006a0e:	d10a      	bne.n	8006a26 <xPortStartScheduler+0x26>
	__asm volatile
 8006a10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a14:	f383 8811 	msr	BASEPRI, r3
 8006a18:	f3bf 8f6f 	isb	sy
 8006a1c:	f3bf 8f4f 	dsb	sy
 8006a20:	613b      	str	r3, [r7, #16]
}
 8006a22:	bf00      	nop
 8006a24:	e7fe      	b.n	8006a24 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006a26:	4b3e      	ldr	r3, [pc, #248]	; (8006b20 <xPortStartScheduler+0x120>)
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	4a3f      	ldr	r2, [pc, #252]	; (8006b28 <xPortStartScheduler+0x128>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d10a      	bne.n	8006a46 <xPortStartScheduler+0x46>
	__asm volatile
 8006a30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a34:	f383 8811 	msr	BASEPRI, r3
 8006a38:	f3bf 8f6f 	isb	sy
 8006a3c:	f3bf 8f4f 	dsb	sy
 8006a40:	60fb      	str	r3, [r7, #12]
}
 8006a42:	bf00      	nop
 8006a44:	e7fe      	b.n	8006a44 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006a46:	4b39      	ldr	r3, [pc, #228]	; (8006b2c <xPortStartScheduler+0x12c>)
 8006a48:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006a4a:	697b      	ldr	r3, [r7, #20]
 8006a4c:	781b      	ldrb	r3, [r3, #0]
 8006a4e:	b2db      	uxtb	r3, r3
 8006a50:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006a52:	697b      	ldr	r3, [r7, #20]
 8006a54:	22ff      	movs	r2, #255	; 0xff
 8006a56:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006a58:	697b      	ldr	r3, [r7, #20]
 8006a5a:	781b      	ldrb	r3, [r3, #0]
 8006a5c:	b2db      	uxtb	r3, r3
 8006a5e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006a60:	78fb      	ldrb	r3, [r7, #3]
 8006a62:	b2db      	uxtb	r3, r3
 8006a64:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006a68:	b2da      	uxtb	r2, r3
 8006a6a:	4b31      	ldr	r3, [pc, #196]	; (8006b30 <xPortStartScheduler+0x130>)
 8006a6c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006a6e:	4b31      	ldr	r3, [pc, #196]	; (8006b34 <xPortStartScheduler+0x134>)
 8006a70:	2207      	movs	r2, #7
 8006a72:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006a74:	e009      	b.n	8006a8a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8006a76:	4b2f      	ldr	r3, [pc, #188]	; (8006b34 <xPortStartScheduler+0x134>)
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	3b01      	subs	r3, #1
 8006a7c:	4a2d      	ldr	r2, [pc, #180]	; (8006b34 <xPortStartScheduler+0x134>)
 8006a7e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006a80:	78fb      	ldrb	r3, [r7, #3]
 8006a82:	b2db      	uxtb	r3, r3
 8006a84:	005b      	lsls	r3, r3, #1
 8006a86:	b2db      	uxtb	r3, r3
 8006a88:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006a8a:	78fb      	ldrb	r3, [r7, #3]
 8006a8c:	b2db      	uxtb	r3, r3
 8006a8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a92:	2b80      	cmp	r3, #128	; 0x80
 8006a94:	d0ef      	beq.n	8006a76 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006a96:	4b27      	ldr	r3, [pc, #156]	; (8006b34 <xPortStartScheduler+0x134>)
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	f1c3 0307 	rsb	r3, r3, #7
 8006a9e:	2b04      	cmp	r3, #4
 8006aa0:	d00a      	beq.n	8006ab8 <xPortStartScheduler+0xb8>
	__asm volatile
 8006aa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006aa6:	f383 8811 	msr	BASEPRI, r3
 8006aaa:	f3bf 8f6f 	isb	sy
 8006aae:	f3bf 8f4f 	dsb	sy
 8006ab2:	60bb      	str	r3, [r7, #8]
}
 8006ab4:	bf00      	nop
 8006ab6:	e7fe      	b.n	8006ab6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006ab8:	4b1e      	ldr	r3, [pc, #120]	; (8006b34 <xPortStartScheduler+0x134>)
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	021b      	lsls	r3, r3, #8
 8006abe:	4a1d      	ldr	r2, [pc, #116]	; (8006b34 <xPortStartScheduler+0x134>)
 8006ac0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006ac2:	4b1c      	ldr	r3, [pc, #112]	; (8006b34 <xPortStartScheduler+0x134>)
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006aca:	4a1a      	ldr	r2, [pc, #104]	; (8006b34 <xPortStartScheduler+0x134>)
 8006acc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	b2da      	uxtb	r2, r3
 8006ad2:	697b      	ldr	r3, [r7, #20]
 8006ad4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006ad6:	4b18      	ldr	r3, [pc, #96]	; (8006b38 <xPortStartScheduler+0x138>)
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	4a17      	ldr	r2, [pc, #92]	; (8006b38 <xPortStartScheduler+0x138>)
 8006adc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006ae0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006ae2:	4b15      	ldr	r3, [pc, #84]	; (8006b38 <xPortStartScheduler+0x138>)
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	4a14      	ldr	r2, [pc, #80]	; (8006b38 <xPortStartScheduler+0x138>)
 8006ae8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8006aec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006aee:	f000 f8dd 	bl	8006cac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006af2:	4b12      	ldr	r3, [pc, #72]	; (8006b3c <xPortStartScheduler+0x13c>)
 8006af4:	2200      	movs	r2, #0
 8006af6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006af8:	f000 f8fc 	bl	8006cf4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006afc:	4b10      	ldr	r3, [pc, #64]	; (8006b40 <xPortStartScheduler+0x140>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	4a0f      	ldr	r2, [pc, #60]	; (8006b40 <xPortStartScheduler+0x140>)
 8006b02:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006b06:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006b08:	f7ff ff66 	bl	80069d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006b0c:	f7ff fd48 	bl	80065a0 <vTaskSwitchContext>
	prvTaskExitError();
 8006b10:	f7ff ff1c 	bl	800694c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006b14:	2300      	movs	r3, #0
}
 8006b16:	4618      	mov	r0, r3
 8006b18:	3718      	adds	r7, #24
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	bd80      	pop	{r7, pc}
 8006b1e:	bf00      	nop
 8006b20:	e000ed00 	.word	0xe000ed00
 8006b24:	410fc271 	.word	0x410fc271
 8006b28:	410fc270 	.word	0x410fc270
 8006b2c:	e000e400 	.word	0xe000e400
 8006b30:	20004758 	.word	0x20004758
 8006b34:	2000475c 	.word	0x2000475c
 8006b38:	e000ed20 	.word	0xe000ed20
 8006b3c:	20000038 	.word	0x20000038
 8006b40:	e000ef34 	.word	0xe000ef34

08006b44 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006b44:	b480      	push	{r7}
 8006b46:	b083      	sub	sp, #12
 8006b48:	af00      	add	r7, sp, #0
	__asm volatile
 8006b4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b4e:	f383 8811 	msr	BASEPRI, r3
 8006b52:	f3bf 8f6f 	isb	sy
 8006b56:	f3bf 8f4f 	dsb	sy
 8006b5a:	607b      	str	r3, [r7, #4]
}
 8006b5c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006b5e:	4b0f      	ldr	r3, [pc, #60]	; (8006b9c <vPortEnterCritical+0x58>)
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	3301      	adds	r3, #1
 8006b64:	4a0d      	ldr	r2, [pc, #52]	; (8006b9c <vPortEnterCritical+0x58>)
 8006b66:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006b68:	4b0c      	ldr	r3, [pc, #48]	; (8006b9c <vPortEnterCritical+0x58>)
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	2b01      	cmp	r3, #1
 8006b6e:	d10f      	bne.n	8006b90 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006b70:	4b0b      	ldr	r3, [pc, #44]	; (8006ba0 <vPortEnterCritical+0x5c>)
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	b2db      	uxtb	r3, r3
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d00a      	beq.n	8006b90 <vPortEnterCritical+0x4c>
	__asm volatile
 8006b7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b7e:	f383 8811 	msr	BASEPRI, r3
 8006b82:	f3bf 8f6f 	isb	sy
 8006b86:	f3bf 8f4f 	dsb	sy
 8006b8a:	603b      	str	r3, [r7, #0]
}
 8006b8c:	bf00      	nop
 8006b8e:	e7fe      	b.n	8006b8e <vPortEnterCritical+0x4a>
	}
}
 8006b90:	bf00      	nop
 8006b92:	370c      	adds	r7, #12
 8006b94:	46bd      	mov	sp, r7
 8006b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9a:	4770      	bx	lr
 8006b9c:	20000038 	.word	0x20000038
 8006ba0:	e000ed04 	.word	0xe000ed04

08006ba4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006ba4:	b480      	push	{r7}
 8006ba6:	b083      	sub	sp, #12
 8006ba8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006baa:	4b12      	ldr	r3, [pc, #72]	; (8006bf4 <vPortExitCritical+0x50>)
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d10a      	bne.n	8006bc8 <vPortExitCritical+0x24>
	__asm volatile
 8006bb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bb6:	f383 8811 	msr	BASEPRI, r3
 8006bba:	f3bf 8f6f 	isb	sy
 8006bbe:	f3bf 8f4f 	dsb	sy
 8006bc2:	607b      	str	r3, [r7, #4]
}
 8006bc4:	bf00      	nop
 8006bc6:	e7fe      	b.n	8006bc6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006bc8:	4b0a      	ldr	r3, [pc, #40]	; (8006bf4 <vPortExitCritical+0x50>)
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	3b01      	subs	r3, #1
 8006bce:	4a09      	ldr	r2, [pc, #36]	; (8006bf4 <vPortExitCritical+0x50>)
 8006bd0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006bd2:	4b08      	ldr	r3, [pc, #32]	; (8006bf4 <vPortExitCritical+0x50>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d105      	bne.n	8006be6 <vPortExitCritical+0x42>
 8006bda:	2300      	movs	r3, #0
 8006bdc:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006be4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006be6:	bf00      	nop
 8006be8:	370c      	adds	r7, #12
 8006bea:	46bd      	mov	sp, r7
 8006bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf0:	4770      	bx	lr
 8006bf2:	bf00      	nop
 8006bf4:	20000038 	.word	0x20000038
	...

08006c00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006c00:	f3ef 8009 	mrs	r0, PSP
 8006c04:	f3bf 8f6f 	isb	sy
 8006c08:	4b15      	ldr	r3, [pc, #84]	; (8006c60 <pxCurrentTCBConst>)
 8006c0a:	681a      	ldr	r2, [r3, #0]
 8006c0c:	f01e 0f10 	tst.w	lr, #16
 8006c10:	bf08      	it	eq
 8006c12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006c16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c1a:	6010      	str	r0, [r2, #0]
 8006c1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006c20:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006c24:	f380 8811 	msr	BASEPRI, r0
 8006c28:	f3bf 8f4f 	dsb	sy
 8006c2c:	f3bf 8f6f 	isb	sy
 8006c30:	f7ff fcb6 	bl	80065a0 <vTaskSwitchContext>
 8006c34:	f04f 0000 	mov.w	r0, #0
 8006c38:	f380 8811 	msr	BASEPRI, r0
 8006c3c:	bc09      	pop	{r0, r3}
 8006c3e:	6819      	ldr	r1, [r3, #0]
 8006c40:	6808      	ldr	r0, [r1, #0]
 8006c42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c46:	f01e 0f10 	tst.w	lr, #16
 8006c4a:	bf08      	it	eq
 8006c4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006c50:	f380 8809 	msr	PSP, r0
 8006c54:	f3bf 8f6f 	isb	sy
 8006c58:	4770      	bx	lr
 8006c5a:	bf00      	nop
 8006c5c:	f3af 8000 	nop.w

08006c60 <pxCurrentTCBConst>:
 8006c60:	2000462c 	.word	0x2000462c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006c64:	bf00      	nop
 8006c66:	bf00      	nop

08006c68 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006c68:	b580      	push	{r7, lr}
 8006c6a:	b082      	sub	sp, #8
 8006c6c:	af00      	add	r7, sp, #0
	__asm volatile
 8006c6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c72:	f383 8811 	msr	BASEPRI, r3
 8006c76:	f3bf 8f6f 	isb	sy
 8006c7a:	f3bf 8f4f 	dsb	sy
 8006c7e:	607b      	str	r3, [r7, #4]
}
 8006c80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006c82:	f7ff fbd5 	bl	8006430 <xTaskIncrementTick>
 8006c86:	4603      	mov	r3, r0
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d003      	beq.n	8006c94 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006c8c:	4b06      	ldr	r3, [pc, #24]	; (8006ca8 <SysTick_Handler+0x40>)
 8006c8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c92:	601a      	str	r2, [r3, #0]
 8006c94:	2300      	movs	r3, #0
 8006c96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	f383 8811 	msr	BASEPRI, r3
}
 8006c9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006ca0:	bf00      	nop
 8006ca2:	3708      	adds	r7, #8
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	bd80      	pop	{r7, pc}
 8006ca8:	e000ed04 	.word	0xe000ed04

08006cac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006cac:	b480      	push	{r7}
 8006cae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006cb0:	4b0b      	ldr	r3, [pc, #44]	; (8006ce0 <vPortSetupTimerInterrupt+0x34>)
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006cb6:	4b0b      	ldr	r3, [pc, #44]	; (8006ce4 <vPortSetupTimerInterrupt+0x38>)
 8006cb8:	2200      	movs	r2, #0
 8006cba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006cbc:	4b0a      	ldr	r3, [pc, #40]	; (8006ce8 <vPortSetupTimerInterrupt+0x3c>)
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	4a0a      	ldr	r2, [pc, #40]	; (8006cec <vPortSetupTimerInterrupt+0x40>)
 8006cc2:	fba2 2303 	umull	r2, r3, r2, r3
 8006cc6:	099b      	lsrs	r3, r3, #6
 8006cc8:	4a09      	ldr	r2, [pc, #36]	; (8006cf0 <vPortSetupTimerInterrupt+0x44>)
 8006cca:	3b01      	subs	r3, #1
 8006ccc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006cce:	4b04      	ldr	r3, [pc, #16]	; (8006ce0 <vPortSetupTimerInterrupt+0x34>)
 8006cd0:	2207      	movs	r2, #7
 8006cd2:	601a      	str	r2, [r3, #0]
}
 8006cd4:	bf00      	nop
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cdc:	4770      	bx	lr
 8006cde:	bf00      	nop
 8006ce0:	e000e010 	.word	0xe000e010
 8006ce4:	e000e018 	.word	0xe000e018
 8006ce8:	2000002c 	.word	0x2000002c
 8006cec:	10624dd3 	.word	0x10624dd3
 8006cf0:	e000e014 	.word	0xe000e014

08006cf4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006cf4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006d04 <vPortEnableVFP+0x10>
 8006cf8:	6801      	ldr	r1, [r0, #0]
 8006cfa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8006cfe:	6001      	str	r1, [r0, #0]
 8006d00:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006d02:	bf00      	nop
 8006d04:	e000ed88 	.word	0xe000ed88

08006d08 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b08a      	sub	sp, #40	; 0x28
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006d10:	2300      	movs	r3, #0
 8006d12:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006d14:	f7ff fae2 	bl	80062dc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006d18:	4b5b      	ldr	r3, [pc, #364]	; (8006e88 <pvPortMalloc+0x180>)
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d101      	bne.n	8006d24 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006d20:	f000 f920 	bl	8006f64 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006d24:	4b59      	ldr	r3, [pc, #356]	; (8006e8c <pvPortMalloc+0x184>)
 8006d26:	681a      	ldr	r2, [r3, #0]
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	4013      	ands	r3, r2
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	f040 8093 	bne.w	8006e58 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d01d      	beq.n	8006d74 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8006d38:	2208      	movs	r2, #8
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	4413      	add	r3, r2
 8006d3e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	f003 0307 	and.w	r3, r3, #7
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d014      	beq.n	8006d74 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	f023 0307 	bic.w	r3, r3, #7
 8006d50:	3308      	adds	r3, #8
 8006d52:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	f003 0307 	and.w	r3, r3, #7
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d00a      	beq.n	8006d74 <pvPortMalloc+0x6c>
	__asm volatile
 8006d5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d62:	f383 8811 	msr	BASEPRI, r3
 8006d66:	f3bf 8f6f 	isb	sy
 8006d6a:	f3bf 8f4f 	dsb	sy
 8006d6e:	617b      	str	r3, [r7, #20]
}
 8006d70:	bf00      	nop
 8006d72:	e7fe      	b.n	8006d72 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d06e      	beq.n	8006e58 <pvPortMalloc+0x150>
 8006d7a:	4b45      	ldr	r3, [pc, #276]	; (8006e90 <pvPortMalloc+0x188>)
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	687a      	ldr	r2, [r7, #4]
 8006d80:	429a      	cmp	r2, r3
 8006d82:	d869      	bhi.n	8006e58 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006d84:	4b43      	ldr	r3, [pc, #268]	; (8006e94 <pvPortMalloc+0x18c>)
 8006d86:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006d88:	4b42      	ldr	r3, [pc, #264]	; (8006e94 <pvPortMalloc+0x18c>)
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006d8e:	e004      	b.n	8006d9a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d92:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d9c:	685b      	ldr	r3, [r3, #4]
 8006d9e:	687a      	ldr	r2, [r7, #4]
 8006da0:	429a      	cmp	r2, r3
 8006da2:	d903      	bls.n	8006dac <pvPortMalloc+0xa4>
 8006da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d1f1      	bne.n	8006d90 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006dac:	4b36      	ldr	r3, [pc, #216]	; (8006e88 <pvPortMalloc+0x180>)
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006db2:	429a      	cmp	r2, r3
 8006db4:	d050      	beq.n	8006e58 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006db6:	6a3b      	ldr	r3, [r7, #32]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	2208      	movs	r2, #8
 8006dbc:	4413      	add	r3, r2
 8006dbe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dc2:	681a      	ldr	r2, [r3, #0]
 8006dc4:	6a3b      	ldr	r3, [r7, #32]
 8006dc6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dca:	685a      	ldr	r2, [r3, #4]
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	1ad2      	subs	r2, r2, r3
 8006dd0:	2308      	movs	r3, #8
 8006dd2:	005b      	lsls	r3, r3, #1
 8006dd4:	429a      	cmp	r2, r3
 8006dd6:	d91f      	bls.n	8006e18 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006dd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	4413      	add	r3, r2
 8006dde:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006de0:	69bb      	ldr	r3, [r7, #24]
 8006de2:	f003 0307 	and.w	r3, r3, #7
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d00a      	beq.n	8006e00 <pvPortMalloc+0xf8>
	__asm volatile
 8006dea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dee:	f383 8811 	msr	BASEPRI, r3
 8006df2:	f3bf 8f6f 	isb	sy
 8006df6:	f3bf 8f4f 	dsb	sy
 8006dfa:	613b      	str	r3, [r7, #16]
}
 8006dfc:	bf00      	nop
 8006dfe:	e7fe      	b.n	8006dfe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e02:	685a      	ldr	r2, [r3, #4]
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	1ad2      	subs	r2, r2, r3
 8006e08:	69bb      	ldr	r3, [r7, #24]
 8006e0a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006e0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e0e:	687a      	ldr	r2, [r7, #4]
 8006e10:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006e12:	69b8      	ldr	r0, [r7, #24]
 8006e14:	f000 f908 	bl	8007028 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006e18:	4b1d      	ldr	r3, [pc, #116]	; (8006e90 <pvPortMalloc+0x188>)
 8006e1a:	681a      	ldr	r2, [r3, #0]
 8006e1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e1e:	685b      	ldr	r3, [r3, #4]
 8006e20:	1ad3      	subs	r3, r2, r3
 8006e22:	4a1b      	ldr	r2, [pc, #108]	; (8006e90 <pvPortMalloc+0x188>)
 8006e24:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006e26:	4b1a      	ldr	r3, [pc, #104]	; (8006e90 <pvPortMalloc+0x188>)
 8006e28:	681a      	ldr	r2, [r3, #0]
 8006e2a:	4b1b      	ldr	r3, [pc, #108]	; (8006e98 <pvPortMalloc+0x190>)
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	429a      	cmp	r2, r3
 8006e30:	d203      	bcs.n	8006e3a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006e32:	4b17      	ldr	r3, [pc, #92]	; (8006e90 <pvPortMalloc+0x188>)
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	4a18      	ldr	r2, [pc, #96]	; (8006e98 <pvPortMalloc+0x190>)
 8006e38:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006e3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e3c:	685a      	ldr	r2, [r3, #4]
 8006e3e:	4b13      	ldr	r3, [pc, #76]	; (8006e8c <pvPortMalloc+0x184>)
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	431a      	orrs	r2, r3
 8006e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e46:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006e4e:	4b13      	ldr	r3, [pc, #76]	; (8006e9c <pvPortMalloc+0x194>)
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	3301      	adds	r3, #1
 8006e54:	4a11      	ldr	r2, [pc, #68]	; (8006e9c <pvPortMalloc+0x194>)
 8006e56:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006e58:	f7ff fa4e 	bl	80062f8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006e5c:	69fb      	ldr	r3, [r7, #28]
 8006e5e:	f003 0307 	and.w	r3, r3, #7
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d00a      	beq.n	8006e7c <pvPortMalloc+0x174>
	__asm volatile
 8006e66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e6a:	f383 8811 	msr	BASEPRI, r3
 8006e6e:	f3bf 8f6f 	isb	sy
 8006e72:	f3bf 8f4f 	dsb	sy
 8006e76:	60fb      	str	r3, [r7, #12]
}
 8006e78:	bf00      	nop
 8006e7a:	e7fe      	b.n	8006e7a <pvPortMalloc+0x172>
	return pvReturn;
 8006e7c:	69fb      	ldr	r3, [r7, #28]
}
 8006e7e:	4618      	mov	r0, r3
 8006e80:	3728      	adds	r7, #40	; 0x28
 8006e82:	46bd      	mov	sp, r7
 8006e84:	bd80      	pop	{r7, pc}
 8006e86:	bf00      	nop
 8006e88:	20008368 	.word	0x20008368
 8006e8c:	2000837c 	.word	0x2000837c
 8006e90:	2000836c 	.word	0x2000836c
 8006e94:	20008360 	.word	0x20008360
 8006e98:	20008370 	.word	0x20008370
 8006e9c:	20008374 	.word	0x20008374

08006ea0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006ea0:	b580      	push	{r7, lr}
 8006ea2:	b086      	sub	sp, #24
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d04d      	beq.n	8006f4e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006eb2:	2308      	movs	r3, #8
 8006eb4:	425b      	negs	r3, r3
 8006eb6:	697a      	ldr	r2, [r7, #20]
 8006eb8:	4413      	add	r3, r2
 8006eba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006ebc:	697b      	ldr	r3, [r7, #20]
 8006ebe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006ec0:	693b      	ldr	r3, [r7, #16]
 8006ec2:	685a      	ldr	r2, [r3, #4]
 8006ec4:	4b24      	ldr	r3, [pc, #144]	; (8006f58 <vPortFree+0xb8>)
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	4013      	ands	r3, r2
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d10a      	bne.n	8006ee4 <vPortFree+0x44>
	__asm volatile
 8006ece:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ed2:	f383 8811 	msr	BASEPRI, r3
 8006ed6:	f3bf 8f6f 	isb	sy
 8006eda:	f3bf 8f4f 	dsb	sy
 8006ede:	60fb      	str	r3, [r7, #12]
}
 8006ee0:	bf00      	nop
 8006ee2:	e7fe      	b.n	8006ee2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006ee4:	693b      	ldr	r3, [r7, #16]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d00a      	beq.n	8006f02 <vPortFree+0x62>
	__asm volatile
 8006eec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ef0:	f383 8811 	msr	BASEPRI, r3
 8006ef4:	f3bf 8f6f 	isb	sy
 8006ef8:	f3bf 8f4f 	dsb	sy
 8006efc:	60bb      	str	r3, [r7, #8]
}
 8006efe:	bf00      	nop
 8006f00:	e7fe      	b.n	8006f00 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006f02:	693b      	ldr	r3, [r7, #16]
 8006f04:	685a      	ldr	r2, [r3, #4]
 8006f06:	4b14      	ldr	r3, [pc, #80]	; (8006f58 <vPortFree+0xb8>)
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	4013      	ands	r3, r2
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d01e      	beq.n	8006f4e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006f10:	693b      	ldr	r3, [r7, #16]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d11a      	bne.n	8006f4e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006f18:	693b      	ldr	r3, [r7, #16]
 8006f1a:	685a      	ldr	r2, [r3, #4]
 8006f1c:	4b0e      	ldr	r3, [pc, #56]	; (8006f58 <vPortFree+0xb8>)
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	43db      	mvns	r3, r3
 8006f22:	401a      	ands	r2, r3
 8006f24:	693b      	ldr	r3, [r7, #16]
 8006f26:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006f28:	f7ff f9d8 	bl	80062dc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006f2c:	693b      	ldr	r3, [r7, #16]
 8006f2e:	685a      	ldr	r2, [r3, #4]
 8006f30:	4b0a      	ldr	r3, [pc, #40]	; (8006f5c <vPortFree+0xbc>)
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	4413      	add	r3, r2
 8006f36:	4a09      	ldr	r2, [pc, #36]	; (8006f5c <vPortFree+0xbc>)
 8006f38:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006f3a:	6938      	ldr	r0, [r7, #16]
 8006f3c:	f000 f874 	bl	8007028 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006f40:	4b07      	ldr	r3, [pc, #28]	; (8006f60 <vPortFree+0xc0>)
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	3301      	adds	r3, #1
 8006f46:	4a06      	ldr	r2, [pc, #24]	; (8006f60 <vPortFree+0xc0>)
 8006f48:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006f4a:	f7ff f9d5 	bl	80062f8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006f4e:	bf00      	nop
 8006f50:	3718      	adds	r7, #24
 8006f52:	46bd      	mov	sp, r7
 8006f54:	bd80      	pop	{r7, pc}
 8006f56:	bf00      	nop
 8006f58:	2000837c 	.word	0x2000837c
 8006f5c:	2000836c 	.word	0x2000836c
 8006f60:	20008378 	.word	0x20008378

08006f64 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006f64:	b480      	push	{r7}
 8006f66:	b085      	sub	sp, #20
 8006f68:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006f6a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8006f6e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006f70:	4b27      	ldr	r3, [pc, #156]	; (8007010 <prvHeapInit+0xac>)
 8006f72:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	f003 0307 	and.w	r3, r3, #7
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d00c      	beq.n	8006f98 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	3307      	adds	r3, #7
 8006f82:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	f023 0307 	bic.w	r3, r3, #7
 8006f8a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006f8c:	68ba      	ldr	r2, [r7, #8]
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	1ad3      	subs	r3, r2, r3
 8006f92:	4a1f      	ldr	r2, [pc, #124]	; (8007010 <prvHeapInit+0xac>)
 8006f94:	4413      	add	r3, r2
 8006f96:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006f9c:	4a1d      	ldr	r2, [pc, #116]	; (8007014 <prvHeapInit+0xb0>)
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006fa2:	4b1c      	ldr	r3, [pc, #112]	; (8007014 <prvHeapInit+0xb0>)
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	68ba      	ldr	r2, [r7, #8]
 8006fac:	4413      	add	r3, r2
 8006fae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006fb0:	2208      	movs	r2, #8
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	1a9b      	subs	r3, r3, r2
 8006fb6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	f023 0307 	bic.w	r3, r3, #7
 8006fbe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	4a15      	ldr	r2, [pc, #84]	; (8007018 <prvHeapInit+0xb4>)
 8006fc4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006fc6:	4b14      	ldr	r3, [pc, #80]	; (8007018 <prvHeapInit+0xb4>)
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	2200      	movs	r2, #0
 8006fcc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006fce:	4b12      	ldr	r3, [pc, #72]	; (8007018 <prvHeapInit+0xb4>)
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	68fa      	ldr	r2, [r7, #12]
 8006fde:	1ad2      	subs	r2, r2, r3
 8006fe0:	683b      	ldr	r3, [r7, #0]
 8006fe2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006fe4:	4b0c      	ldr	r3, [pc, #48]	; (8007018 <prvHeapInit+0xb4>)
 8006fe6:	681a      	ldr	r2, [r3, #0]
 8006fe8:	683b      	ldr	r3, [r7, #0]
 8006fea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006fec:	683b      	ldr	r3, [r7, #0]
 8006fee:	685b      	ldr	r3, [r3, #4]
 8006ff0:	4a0a      	ldr	r2, [pc, #40]	; (800701c <prvHeapInit+0xb8>)
 8006ff2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006ff4:	683b      	ldr	r3, [r7, #0]
 8006ff6:	685b      	ldr	r3, [r3, #4]
 8006ff8:	4a09      	ldr	r2, [pc, #36]	; (8007020 <prvHeapInit+0xbc>)
 8006ffa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006ffc:	4b09      	ldr	r3, [pc, #36]	; (8007024 <prvHeapInit+0xc0>)
 8006ffe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007002:	601a      	str	r2, [r3, #0]
}
 8007004:	bf00      	nop
 8007006:	3714      	adds	r7, #20
 8007008:	46bd      	mov	sp, r7
 800700a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700e:	4770      	bx	lr
 8007010:	20004760 	.word	0x20004760
 8007014:	20008360 	.word	0x20008360
 8007018:	20008368 	.word	0x20008368
 800701c:	20008370 	.word	0x20008370
 8007020:	2000836c 	.word	0x2000836c
 8007024:	2000837c 	.word	0x2000837c

08007028 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007028:	b480      	push	{r7}
 800702a:	b085      	sub	sp, #20
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007030:	4b28      	ldr	r3, [pc, #160]	; (80070d4 <prvInsertBlockIntoFreeList+0xac>)
 8007032:	60fb      	str	r3, [r7, #12]
 8007034:	e002      	b.n	800703c <prvInsertBlockIntoFreeList+0x14>
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	60fb      	str	r3, [r7, #12]
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	687a      	ldr	r2, [r7, #4]
 8007042:	429a      	cmp	r2, r3
 8007044:	d8f7      	bhi.n	8007036 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	685b      	ldr	r3, [r3, #4]
 800704e:	68ba      	ldr	r2, [r7, #8]
 8007050:	4413      	add	r3, r2
 8007052:	687a      	ldr	r2, [r7, #4]
 8007054:	429a      	cmp	r2, r3
 8007056:	d108      	bne.n	800706a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	685a      	ldr	r2, [r3, #4]
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	685b      	ldr	r3, [r3, #4]
 8007060:	441a      	add	r2, r3
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	685b      	ldr	r3, [r3, #4]
 8007072:	68ba      	ldr	r2, [r7, #8]
 8007074:	441a      	add	r2, r3
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	429a      	cmp	r2, r3
 800707c:	d118      	bne.n	80070b0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	681a      	ldr	r2, [r3, #0]
 8007082:	4b15      	ldr	r3, [pc, #84]	; (80070d8 <prvInsertBlockIntoFreeList+0xb0>)
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	429a      	cmp	r2, r3
 8007088:	d00d      	beq.n	80070a6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	685a      	ldr	r2, [r3, #4]
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	685b      	ldr	r3, [r3, #4]
 8007094:	441a      	add	r2, r3
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	681a      	ldr	r2, [r3, #0]
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	601a      	str	r2, [r3, #0]
 80070a4:	e008      	b.n	80070b8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80070a6:	4b0c      	ldr	r3, [pc, #48]	; (80070d8 <prvInsertBlockIntoFreeList+0xb0>)
 80070a8:	681a      	ldr	r2, [r3, #0]
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	601a      	str	r2, [r3, #0]
 80070ae:	e003      	b.n	80070b8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	681a      	ldr	r2, [r3, #0]
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80070b8:	68fa      	ldr	r2, [r7, #12]
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	429a      	cmp	r2, r3
 80070be:	d002      	beq.n	80070c6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	687a      	ldr	r2, [r7, #4]
 80070c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80070c6:	bf00      	nop
 80070c8:	3714      	adds	r7, #20
 80070ca:	46bd      	mov	sp, r7
 80070cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d0:	4770      	bx	lr
 80070d2:	bf00      	nop
 80070d4:	20008360 	.word	0x20008360
 80070d8:	20008368 	.word	0x20008368

080070dc <memset>:
 80070dc:	4402      	add	r2, r0
 80070de:	4603      	mov	r3, r0
 80070e0:	4293      	cmp	r3, r2
 80070e2:	d100      	bne.n	80070e6 <memset+0xa>
 80070e4:	4770      	bx	lr
 80070e6:	f803 1b01 	strb.w	r1, [r3], #1
 80070ea:	e7f9      	b.n	80070e0 <memset+0x4>

080070ec <_reclaim_reent>:
 80070ec:	4b29      	ldr	r3, [pc, #164]	; (8007194 <_reclaim_reent+0xa8>)
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	4283      	cmp	r3, r0
 80070f2:	b570      	push	{r4, r5, r6, lr}
 80070f4:	4604      	mov	r4, r0
 80070f6:	d04b      	beq.n	8007190 <_reclaim_reent+0xa4>
 80070f8:	69c3      	ldr	r3, [r0, #28]
 80070fa:	b143      	cbz	r3, 800710e <_reclaim_reent+0x22>
 80070fc:	68db      	ldr	r3, [r3, #12]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d144      	bne.n	800718c <_reclaim_reent+0xa0>
 8007102:	69e3      	ldr	r3, [r4, #28]
 8007104:	6819      	ldr	r1, [r3, #0]
 8007106:	b111      	cbz	r1, 800710e <_reclaim_reent+0x22>
 8007108:	4620      	mov	r0, r4
 800710a:	f000 f86b 	bl	80071e4 <_free_r>
 800710e:	6961      	ldr	r1, [r4, #20]
 8007110:	b111      	cbz	r1, 8007118 <_reclaim_reent+0x2c>
 8007112:	4620      	mov	r0, r4
 8007114:	f000 f866 	bl	80071e4 <_free_r>
 8007118:	69e1      	ldr	r1, [r4, #28]
 800711a:	b111      	cbz	r1, 8007122 <_reclaim_reent+0x36>
 800711c:	4620      	mov	r0, r4
 800711e:	f000 f861 	bl	80071e4 <_free_r>
 8007122:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8007124:	b111      	cbz	r1, 800712c <_reclaim_reent+0x40>
 8007126:	4620      	mov	r0, r4
 8007128:	f000 f85c 	bl	80071e4 <_free_r>
 800712c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800712e:	b111      	cbz	r1, 8007136 <_reclaim_reent+0x4a>
 8007130:	4620      	mov	r0, r4
 8007132:	f000 f857 	bl	80071e4 <_free_r>
 8007136:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007138:	b111      	cbz	r1, 8007140 <_reclaim_reent+0x54>
 800713a:	4620      	mov	r0, r4
 800713c:	f000 f852 	bl	80071e4 <_free_r>
 8007140:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8007142:	b111      	cbz	r1, 800714a <_reclaim_reent+0x5e>
 8007144:	4620      	mov	r0, r4
 8007146:	f000 f84d 	bl	80071e4 <_free_r>
 800714a:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800714c:	b111      	cbz	r1, 8007154 <_reclaim_reent+0x68>
 800714e:	4620      	mov	r0, r4
 8007150:	f000 f848 	bl	80071e4 <_free_r>
 8007154:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8007156:	b111      	cbz	r1, 800715e <_reclaim_reent+0x72>
 8007158:	4620      	mov	r0, r4
 800715a:	f000 f843 	bl	80071e4 <_free_r>
 800715e:	6a23      	ldr	r3, [r4, #32]
 8007160:	b1b3      	cbz	r3, 8007190 <_reclaim_reent+0xa4>
 8007162:	4620      	mov	r0, r4
 8007164:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007168:	4718      	bx	r3
 800716a:	5949      	ldr	r1, [r1, r5]
 800716c:	b941      	cbnz	r1, 8007180 <_reclaim_reent+0x94>
 800716e:	3504      	adds	r5, #4
 8007170:	69e3      	ldr	r3, [r4, #28]
 8007172:	2d80      	cmp	r5, #128	; 0x80
 8007174:	68d9      	ldr	r1, [r3, #12]
 8007176:	d1f8      	bne.n	800716a <_reclaim_reent+0x7e>
 8007178:	4620      	mov	r0, r4
 800717a:	f000 f833 	bl	80071e4 <_free_r>
 800717e:	e7c0      	b.n	8007102 <_reclaim_reent+0x16>
 8007180:	680e      	ldr	r6, [r1, #0]
 8007182:	4620      	mov	r0, r4
 8007184:	f000 f82e 	bl	80071e4 <_free_r>
 8007188:	4631      	mov	r1, r6
 800718a:	e7ef      	b.n	800716c <_reclaim_reent+0x80>
 800718c:	2500      	movs	r5, #0
 800718e:	e7ef      	b.n	8007170 <_reclaim_reent+0x84>
 8007190:	bd70      	pop	{r4, r5, r6, pc}
 8007192:	bf00      	nop
 8007194:	20000088 	.word	0x20000088

08007198 <__libc_init_array>:
 8007198:	b570      	push	{r4, r5, r6, lr}
 800719a:	4d0d      	ldr	r5, [pc, #52]	; (80071d0 <__libc_init_array+0x38>)
 800719c:	4c0d      	ldr	r4, [pc, #52]	; (80071d4 <__libc_init_array+0x3c>)
 800719e:	1b64      	subs	r4, r4, r5
 80071a0:	10a4      	asrs	r4, r4, #2
 80071a2:	2600      	movs	r6, #0
 80071a4:	42a6      	cmp	r6, r4
 80071a6:	d109      	bne.n	80071bc <__libc_init_array+0x24>
 80071a8:	4d0b      	ldr	r5, [pc, #44]	; (80071d8 <__libc_init_array+0x40>)
 80071aa:	4c0c      	ldr	r4, [pc, #48]	; (80071dc <__libc_init_array+0x44>)
 80071ac:	f000 f872 	bl	8007294 <_init>
 80071b0:	1b64      	subs	r4, r4, r5
 80071b2:	10a4      	asrs	r4, r4, #2
 80071b4:	2600      	movs	r6, #0
 80071b6:	42a6      	cmp	r6, r4
 80071b8:	d105      	bne.n	80071c6 <__libc_init_array+0x2e>
 80071ba:	bd70      	pop	{r4, r5, r6, pc}
 80071bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80071c0:	4798      	blx	r3
 80071c2:	3601      	adds	r6, #1
 80071c4:	e7ee      	b.n	80071a4 <__libc_init_array+0xc>
 80071c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80071ca:	4798      	blx	r3
 80071cc:	3601      	adds	r6, #1
 80071ce:	e7f2      	b.n	80071b6 <__libc_init_array+0x1e>
 80071d0:	08007314 	.word	0x08007314
 80071d4:	08007314 	.word	0x08007314
 80071d8:	08007314 	.word	0x08007314
 80071dc:	08007318 	.word	0x08007318

080071e0 <__retarget_lock_acquire_recursive>:
 80071e0:	4770      	bx	lr

080071e2 <__retarget_lock_release_recursive>:
 80071e2:	4770      	bx	lr

080071e4 <_free_r>:
 80071e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80071e6:	2900      	cmp	r1, #0
 80071e8:	d044      	beq.n	8007274 <_free_r+0x90>
 80071ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80071ee:	9001      	str	r0, [sp, #4]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	f1a1 0404 	sub.w	r4, r1, #4
 80071f6:	bfb8      	it	lt
 80071f8:	18e4      	addlt	r4, r4, r3
 80071fa:	f000 f83f 	bl	800727c <__malloc_lock>
 80071fe:	4a1e      	ldr	r2, [pc, #120]	; (8007278 <_free_r+0x94>)
 8007200:	9801      	ldr	r0, [sp, #4]
 8007202:	6813      	ldr	r3, [r2, #0]
 8007204:	b933      	cbnz	r3, 8007214 <_free_r+0x30>
 8007206:	6063      	str	r3, [r4, #4]
 8007208:	6014      	str	r4, [r2, #0]
 800720a:	b003      	add	sp, #12
 800720c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007210:	f000 b83a 	b.w	8007288 <__malloc_unlock>
 8007214:	42a3      	cmp	r3, r4
 8007216:	d908      	bls.n	800722a <_free_r+0x46>
 8007218:	6825      	ldr	r5, [r4, #0]
 800721a:	1961      	adds	r1, r4, r5
 800721c:	428b      	cmp	r3, r1
 800721e:	bf01      	itttt	eq
 8007220:	6819      	ldreq	r1, [r3, #0]
 8007222:	685b      	ldreq	r3, [r3, #4]
 8007224:	1949      	addeq	r1, r1, r5
 8007226:	6021      	streq	r1, [r4, #0]
 8007228:	e7ed      	b.n	8007206 <_free_r+0x22>
 800722a:	461a      	mov	r2, r3
 800722c:	685b      	ldr	r3, [r3, #4]
 800722e:	b10b      	cbz	r3, 8007234 <_free_r+0x50>
 8007230:	42a3      	cmp	r3, r4
 8007232:	d9fa      	bls.n	800722a <_free_r+0x46>
 8007234:	6811      	ldr	r1, [r2, #0]
 8007236:	1855      	adds	r5, r2, r1
 8007238:	42a5      	cmp	r5, r4
 800723a:	d10b      	bne.n	8007254 <_free_r+0x70>
 800723c:	6824      	ldr	r4, [r4, #0]
 800723e:	4421      	add	r1, r4
 8007240:	1854      	adds	r4, r2, r1
 8007242:	42a3      	cmp	r3, r4
 8007244:	6011      	str	r1, [r2, #0]
 8007246:	d1e0      	bne.n	800720a <_free_r+0x26>
 8007248:	681c      	ldr	r4, [r3, #0]
 800724a:	685b      	ldr	r3, [r3, #4]
 800724c:	6053      	str	r3, [r2, #4]
 800724e:	440c      	add	r4, r1
 8007250:	6014      	str	r4, [r2, #0]
 8007252:	e7da      	b.n	800720a <_free_r+0x26>
 8007254:	d902      	bls.n	800725c <_free_r+0x78>
 8007256:	230c      	movs	r3, #12
 8007258:	6003      	str	r3, [r0, #0]
 800725a:	e7d6      	b.n	800720a <_free_r+0x26>
 800725c:	6825      	ldr	r5, [r4, #0]
 800725e:	1961      	adds	r1, r4, r5
 8007260:	428b      	cmp	r3, r1
 8007262:	bf04      	itt	eq
 8007264:	6819      	ldreq	r1, [r3, #0]
 8007266:	685b      	ldreq	r3, [r3, #4]
 8007268:	6063      	str	r3, [r4, #4]
 800726a:	bf04      	itt	eq
 800726c:	1949      	addeq	r1, r1, r5
 800726e:	6021      	streq	r1, [r4, #0]
 8007270:	6054      	str	r4, [r2, #4]
 8007272:	e7ca      	b.n	800720a <_free_r+0x26>
 8007274:	b003      	add	sp, #12
 8007276:	bd30      	pop	{r4, r5, pc}
 8007278:	200084bc 	.word	0x200084bc

0800727c <__malloc_lock>:
 800727c:	4801      	ldr	r0, [pc, #4]	; (8007284 <__malloc_lock+0x8>)
 800727e:	f7ff bfaf 	b.w	80071e0 <__retarget_lock_acquire_recursive>
 8007282:	bf00      	nop
 8007284:	200084b8 	.word	0x200084b8

08007288 <__malloc_unlock>:
 8007288:	4801      	ldr	r0, [pc, #4]	; (8007290 <__malloc_unlock+0x8>)
 800728a:	f7ff bfaa 	b.w	80071e2 <__retarget_lock_release_recursive>
 800728e:	bf00      	nop
 8007290:	200084b8 	.word	0x200084b8

08007294 <_init>:
 8007294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007296:	bf00      	nop
 8007298:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800729a:	bc08      	pop	{r3}
 800729c:	469e      	mov	lr, r3
 800729e:	4770      	bx	lr

080072a0 <_fini>:
 80072a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072a2:	bf00      	nop
 80072a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072a6:	bc08      	pop	{r3}
 80072a8:	469e      	mov	lr, r3
 80072aa:	4770      	bx	lr
