Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Jun 28 11:00:12 2019
| Host         : Lenovo-XiaoXin-CHAO7000 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.733        0.000                      0                47722        0.031        0.000                      0                47722        3.750        0.000                       0                 18103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.733        0.000                      0                47722        0.031        0.000                      0                47722        3.750        0.000                       0                 18103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/local_mem_group_data_U/yolo_conv_top_local_mem_group_data_ram_U/q1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.096ns  (logic 1.550ns (17.041%)  route 7.546ns (82.959%))
  Logic Levels:           7  (LUT4=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.737 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18104, routed)       1.721     3.015    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X67Y18         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y18         FDRE (Prop_fdre_C_Q)         0.456     3.471 f  design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/Q
                         net (fo=165, routed)         1.697     5.168    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ap_enable_reg_pp2_iter1
    SLICE_X83Y7          LUT6 (Prop_lut6_I1_O)        0.124     5.292 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/xor_ln75_reg_14347[0]_i_5/O
                         net (fo=1, routed)           0.939     6.230    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/xor_ln75_reg_14347[0]_i_5_n_3
    SLICE_X83Y6          LUT6 (Prop_lut6_I3_O)        0.124     6.354 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/xor_ln75_reg_14347[0]_i_1/O
                         net (fo=49, routed)          0.522     6.877    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/xor_ln75_fu_5244_p2
    SLICE_X84Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.001 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/select_ln66_reg_14365[0]__0_i_1/O
                         net (fo=5, routed)           1.181     8.182    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/select_ln66_fu_5288_p3[0]
    SLICE_X68Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.306 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_31_0_0_i_38/O
                         net (fo=1, routed)           0.433     8.739    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_31_0_0_i_38_n_3
    SLICE_X68Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.863 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_31_0_0_i_8/O
                         net (fo=288, routed)         2.214    11.077    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_15_0_0__8/DPRA1
    SLICE_X82Y36         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    11.223 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_15_0_0__8/DP/O
                         net (fo=1, routed)           0.560    11.783    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_15_0_0__8_n_3
    SLICE_X83Y37         LUT4 (Prop_lut4_I0_O)        0.328    12.111 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_U/yolo_conv_top_local_mem_group_data_ram_U/q1[9]_i_1/O
                         net (fo=1, routed)           0.000    12.111    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_U/yolo_conv_top_local_mem_group_data_ram_U/q1[9]_i_1_n_3
    SLICE_X83Y37         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_U/yolo_conv_top_local_mem_group_data_ram_U/q1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18104, routed)       1.558    12.738    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_U/yolo_conv_top_local_mem_group_data_ram_U/ap_clk
    SLICE_X83Y37         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_U/yolo_conv_top_local_mem_group_data_ram_U/q1_reg[9]/C
                         clock pessimism              0.230    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X83Y37         FDRE (Setup_fdre_C_D)        0.031    12.844    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_U/yolo_conv_top_local_mem_group_data_ram_U/q1_reg[9]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                         -12.111    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/sub0_val_output_V_5_2_fu_746_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.340ns  (logic 1.770ns (21.224%)  route 6.570ns (78.776%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 12.669 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18104, routed)       1.713     3.007    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X68Y24         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y24         FDRE (Prop_fdre_C_Q)         0.419     3.426 r  design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[11]/Q
                         net (fo=45, routed)          0.979     4.405    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/Q[5]
    SLICE_X68Y24         LUT3 (Prop_lut3_I1_O)        0.327     4.732 f  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_31_0_0_i_66/O
                         net (fo=3, routed)           0.973     5.705    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_3816/ap_phi_reg_pp0_iter0_curr_output_0_1_4_1_reg_769_reg[0]_0
    SLICE_X46Y24         LUT6 (Prop_lut6_I0_O)        0.332     6.037 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_3816/phi_ln114_5_reg_749[0]_i_2/O
                         net (fo=8, routed)           0.461     6.498    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_3816/grp_out_stream_merge_fu_3816_outStream_TREADY
    SLICE_X46Y24         LUT6 (Prop_lut6_I3_O)        0.124     6.622 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_3816/ram_reg_i_25/O
                         net (fo=27, routed)          1.310     7.931    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_3816/select_ln66_2_reg_14517_pp2_iter2_reg_reg[0]
    SLICE_X71Y19         LUT2 (Prop_lut2_I1_O)        0.124     8.055 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_3816/and_ln786_25_reg_19365[0]_i_3/O
                         net (fo=7, routed)           1.301     9.356    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_3816/and_ln786_25_reg_19365[0]_i_3_n_3
    SLICE_X41Y16         LUT4 (Prop_lut4_I0_O)        0.118     9.474 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_3816/tmp_37_reg_19378[15]_i_1/O
                         net (fo=34, routed)          0.880    10.354    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_3816/ap_enable_reg_pp2_iter1_reg
    SLICE_X32Y16         LUT3 (Prop_lut3_I2_O)        0.326    10.680 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_3816/sub0_val_output_V_5_2_fu_746[13]_i_1/O
                         net (fo=14, routed)          0.666    11.347    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_3816_n_122
    SLICE_X32Y13         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/sub0_val_output_V_5_2_fu_746_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18104, routed)       1.490    12.670    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X32Y13         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/sub0_val_output_V_5_2_fu_746_reg[0]/C
                         clock pessimism              0.129    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X32Y13         FDRE (Setup_fdre_C_R)       -0.524    12.120    design_1_i/yolo_conv_top_0/inst/sub0_val_output_V_5_2_fu_746_reg[0]
  -------------------------------------------------------------------
                         required time                         12.120    
                         arrival time                         -11.347    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/local_mem_group_data_5_U/yolo_conv_top_local_mem_group_data_ram_U/q0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.031ns  (logic 1.588ns (17.583%)  route 7.443ns (82.417%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18104, routed)       1.721     3.015    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X67Y18         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y18         FDRE (Prop_fdre_C_Q)         0.456     3.471 f  design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/Q
                         net (fo=165, routed)         1.697     5.168    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ap_enable_reg_pp2_iter1
    SLICE_X83Y7          LUT6 (Prop_lut6_I1_O)        0.124     5.292 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/xor_ln75_reg_14347[0]_i_5/O
                         net (fo=1, routed)           0.939     6.230    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/xor_ln75_reg_14347[0]_i_5_n_3
    SLICE_X83Y6          LUT6 (Prop_lut6_I3_O)        0.124     6.354 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/xor_ln75_reg_14347[0]_i_1/O
                         net (fo=49, routed)          0.522     6.877    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/xor_ln75_fu_5244_p2
    SLICE_X84Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.001 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/select_ln66_reg_14365[0]__0_i_1/O
                         net (fo=5, routed)           1.219     8.220    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/select_ln66_fu_5288_p3[0]
    SLICE_X74Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.344 f  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_31_0_0_i_21/O
                         net (fo=1, routed)           0.451     8.794    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_31_0_0_i_21_n_3
    SLICE_X74Y25         LUT5 (Prop_lut5_I1_O)        0.124     8.918 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_31_0_0_i_3__0/O
                         net (fo=864, routed)         1.862    10.780    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_5_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_15_0_0__12/A1
    SLICE_X62Y41         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.157    10.937 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_5_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_15_0_0__12/SP/O
                         net (fo=1, routed)           0.754    11.691    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_5_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_15_0_0__12_n_4
    SLICE_X64Y38         LUT4 (Prop_lut4_I0_O)        0.355    12.046 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_5_U/yolo_conv_top_local_mem_group_data_ram_U/q0[13]_i_1__3/O
                         net (fo=1, routed)           0.000    12.046    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_5_U/yolo_conv_top_local_mem_group_data_ram_U/q0[13]_i_1__3_n_3
    SLICE_X64Y38         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_5_U/yolo_conv_top_local_mem_group_data_ram_U/q0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18104, routed)       1.554    12.733    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_5_U/yolo_conv_top_local_mem_group_data_ram_U/ap_clk
    SLICE_X64Y38         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_5_U/yolo_conv_top_local_mem_group_data_ram_U/q0_reg[13]/C
                         clock pessimism              0.230    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X64Y38         FDRE (Setup_fdre_C_D)        0.029    12.838    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_5_U/yolo_conv_top_local_mem_group_data_ram_U/q0_reg[13]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                         -12.046    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/local_mem_group_data_2_U/yolo_conv_top_local_mem_group_data_ram_U/q1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.028ns  (logic 1.550ns (17.169%)  route 7.478ns (82.831%))
  Logic Levels:           7  (LUT4=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.737 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18104, routed)       1.721     3.015    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X67Y18         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y18         FDRE (Prop_fdre_C_Q)         0.456     3.471 f  design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/Q
                         net (fo=165, routed)         1.697     5.168    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ap_enable_reg_pp2_iter1
    SLICE_X83Y7          LUT6 (Prop_lut6_I1_O)        0.124     5.292 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/xor_ln75_reg_14347[0]_i_5/O
                         net (fo=1, routed)           0.939     6.230    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/xor_ln75_reg_14347[0]_i_5_n_3
    SLICE_X83Y6          LUT6 (Prop_lut6_I3_O)        0.124     6.354 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/xor_ln75_reg_14347[0]_i_1/O
                         net (fo=49, routed)          0.522     6.877    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/xor_ln75_fu_5244_p2
    SLICE_X84Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.001 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/select_ln66_reg_14365[0]__0_i_1/O
                         net (fo=5, routed)           1.181     8.182    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/select_ln66_fu_5288_p3[0]
    SLICE_X68Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.306 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_31_0_0_i_38/O
                         net (fo=1, routed)           0.433     8.739    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_31_0_0_i_38_n_3
    SLICE_X68Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.863 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_31_0_0_i_8/O
                         net (fo=288, routed)         1.975    10.838    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_2_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_15_0_0__13/DPRA1
    SLICE_X86Y34         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    10.984 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_2_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_15_0_0__13/DP/O
                         net (fo=1, routed)           0.731    11.715    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_2_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_15_0_0__13_n_3
    SLICE_X87Y36         LUT4 (Prop_lut4_I0_O)        0.328    12.043 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_2_U/yolo_conv_top_local_mem_group_data_ram_U/q1[14]_i_1__6/O
                         net (fo=1, routed)           0.000    12.043    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_2_U/yolo_conv_top_local_mem_group_data_ram_U/q1[14]_i_1__6_n_3
    SLICE_X87Y36         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_2_U/yolo_conv_top_local_mem_group_data_ram_U/q1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18104, routed)       1.558    12.738    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_2_U/yolo_conv_top_local_mem_group_data_ram_U/ap_clk
    SLICE_X87Y36         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_2_U/yolo_conv_top_local_mem_group_data_ram_U/q1_reg[14]/C
                         clock pessimism              0.230    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X87Y36         FDRE (Setup_fdre_C_D)        0.031    12.844    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_2_U/yolo_conv_top_local_mem_group_data_ram_U/q1_reg[14]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                         -12.043    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/q1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.025ns  (logic 1.550ns (17.175%)  route 7.475ns (82.825%))
  Logic Levels:           7  (LUT4=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18104, routed)       1.721     3.015    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X67Y18         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y18         FDRE (Prop_fdre_C_Q)         0.456     3.471 f  design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/Q
                         net (fo=165, routed)         1.697     5.168    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ap_enable_reg_pp2_iter1
    SLICE_X83Y7          LUT6 (Prop_lut6_I1_O)        0.124     5.292 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/xor_ln75_reg_14347[0]_i_5/O
                         net (fo=1, routed)           0.939     6.230    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/xor_ln75_reg_14347[0]_i_5_n_3
    SLICE_X83Y6          LUT6 (Prop_lut6_I3_O)        0.124     6.354 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/xor_ln75_reg_14347[0]_i_1/O
                         net (fo=49, routed)          0.522     6.877    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/xor_ln75_fu_5244_p2
    SLICE_X84Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.001 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/select_ln66_reg_14365[0]__0_i_1/O
                         net (fo=5, routed)           1.181     8.182    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/select_ln66_fu_5288_p3[0]
    SLICE_X68Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.306 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_31_0_0_i_38/O
                         net (fo=1, routed)           0.433     8.739    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_31_0_0_i_38_n_3
    SLICE_X68Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.863 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_31_0_0_i_8/O
                         net (fo=288, routed)         2.082    10.945    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_15_0_0__4/DPRA1
    SLICE_X82Y35         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    11.091 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_15_0_0__4/DP/O
                         net (fo=1, routed)           0.621    11.712    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_15_0_0__4_n_3
    SLICE_X84Y35         LUT4 (Prop_lut4_I0_O)        0.328    12.040 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/q1[5]_i_1__7/O
                         net (fo=1, routed)           0.000    12.040    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/q1[5]_i_1__7_n_3
    SLICE_X84Y35         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/q1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18104, routed)       1.557    12.736    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ap_clk
    SLICE_X84Y35         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/q1_reg[5]/C
                         clock pessimism              0.230    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X84Y35         FDRE (Setup_fdre_C_D)        0.031    12.843    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/q1_reg[5]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                         -12.040    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/q1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.020ns  (logic 1.560ns (17.295%)  route 7.460ns (82.705%))
  Logic Levels:           7  (LUT4=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18104, routed)       1.721     3.015    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X67Y18         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y18         FDRE (Prop_fdre_C_Q)         0.456     3.471 f  design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/Q
                         net (fo=165, routed)         1.697     5.168    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ap_enable_reg_pp2_iter1
    SLICE_X83Y7          LUT6 (Prop_lut6_I1_O)        0.124     5.292 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/xor_ln75_reg_14347[0]_i_5/O
                         net (fo=1, routed)           0.939     6.230    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/xor_ln75_reg_14347[0]_i_5_n_3
    SLICE_X83Y6          LUT6 (Prop_lut6_I3_O)        0.124     6.354 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/xor_ln75_reg_14347[0]_i_1/O
                         net (fo=49, routed)          0.522     6.877    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/xor_ln75_fu_5244_p2
    SLICE_X84Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.001 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/select_ln66_reg_14365[0]__0_i_1/O
                         net (fo=5, routed)           1.181     8.182    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/select_ln66_fu_5288_p3[0]
    SLICE_X68Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.306 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_31_0_0_i_38/O
                         net (fo=1, routed)           0.433     8.739    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_31_0_0_i_38_n_3
    SLICE_X68Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.863 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_31_0_0_i_8/O
                         net (fo=288, routed)         2.113    10.976    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_15_0_0__7/DPRA1
    SLICE_X82Y41         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153    11.129 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_15_0_0__7/DP/O
                         net (fo=1, routed)           0.575    11.704    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_15_0_0__7_n_3
    SLICE_X83Y41         LUT4 (Prop_lut4_I0_O)        0.331    12.035 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/q1[8]_i_1__7/O
                         net (fo=1, routed)           0.000    12.035    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/q1[8]_i_1__7_n_3
    SLICE_X83Y41         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/q1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18104, routed)       1.561    12.740    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ap_clk
    SLICE_X83Y41         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/q1_reg[8]/C
                         clock pessimism              0.230    12.970    
                         clock uncertainty           -0.154    12.816    
    SLICE_X83Y41         FDRE (Setup_fdre_C_D)        0.031    12.847    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/q1_reg[8]
  -------------------------------------------------------------------
                         required time                         12.847    
                         arrival time                         -12.035    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/local_mem_group_data_5_U/yolo_conv_top_local_mem_group_data_ram_U/q0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.981ns  (logic 1.576ns (17.547%)  route 7.405ns (82.453%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18104, routed)       1.721     3.015    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X67Y18         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y18         FDRE (Prop_fdre_C_Q)         0.456     3.471 f  design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/Q
                         net (fo=165, routed)         1.697     5.168    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ap_enable_reg_pp2_iter1
    SLICE_X83Y7          LUT6 (Prop_lut6_I1_O)        0.124     5.292 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/xor_ln75_reg_14347[0]_i_5/O
                         net (fo=1, routed)           0.939     6.230    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/xor_ln75_reg_14347[0]_i_5_n_3
    SLICE_X83Y6          LUT6 (Prop_lut6_I3_O)        0.124     6.354 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/xor_ln75_reg_14347[0]_i_1/O
                         net (fo=49, routed)          0.522     6.877    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/xor_ln75_fu_5244_p2
    SLICE_X84Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.001 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/select_ln66_reg_14365[0]__0_i_1/O
                         net (fo=5, routed)           1.219     8.220    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/select_ln66_fu_5288_p3[0]
    SLICE_X74Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.344 f  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_31_0_0_i_21/O
                         net (fo=1, routed)           0.451     8.794    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_31_0_0_i_21_n_3
    SLICE_X74Y25         LUT5 (Prop_lut5_I1_O)        0.124     8.918 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_31_0_0_i_3__0/O
                         net (fo=864, routed)         1.846    10.764    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_5_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_15_0_0__13/A1
    SLICE_X62Y41         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    10.916 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_5_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_15_0_0__13/SP/O
                         net (fo=1, routed)           0.732    11.648    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_5_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_15_0_0__13_n_4
    SLICE_X64Y38         LUT4 (Prop_lut4_I0_O)        0.348    11.996 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_5_U/yolo_conv_top_local_mem_group_data_ram_U/q0[14]_i_1__3/O
                         net (fo=1, routed)           0.000    11.996    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_5_U/yolo_conv_top_local_mem_group_data_ram_U/q0[14]_i_1__3_n_3
    SLICE_X64Y38         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_5_U/yolo_conv_top_local_mem_group_data_ram_U/q0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18104, routed)       1.554    12.733    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_5_U/yolo_conv_top_local_mem_group_data_ram_U/ap_clk
    SLICE_X64Y38         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_5_U/yolo_conv_top_local_mem_group_data_ram_U/q0_reg[14]/C
                         clock pessimism              0.230    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X64Y38         FDRE (Setup_fdre_C_D)        0.031    12.840    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_5_U/yolo_conv_top_local_mem_group_data_ram_U/q0_reg[14]
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                         -11.996    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/local_mem_group_data_2_U/yolo_conv_top_local_mem_group_data_ram_U/q1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.974ns  (logic 1.550ns (17.272%)  route 7.424ns (82.728%))
  Logic Levels:           7  (LUT4=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18104, routed)       1.721     3.015    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X67Y18         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y18         FDRE (Prop_fdre_C_Q)         0.456     3.471 f  design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/Q
                         net (fo=165, routed)         1.697     5.168    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ap_enable_reg_pp2_iter1
    SLICE_X83Y7          LUT6 (Prop_lut6_I1_O)        0.124     5.292 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/xor_ln75_reg_14347[0]_i_5/O
                         net (fo=1, routed)           0.939     6.230    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/xor_ln75_reg_14347[0]_i_5_n_3
    SLICE_X83Y6          LUT6 (Prop_lut6_I3_O)        0.124     6.354 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/xor_ln75_reg_14347[0]_i_1/O
                         net (fo=49, routed)          0.522     6.877    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/xor_ln75_fu_5244_p2
    SLICE_X84Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.001 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/select_ln66_reg_14365[0]__0_i_1/O
                         net (fo=5, routed)           1.181     8.182    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/select_ln66_fu_5288_p3[0]
    SLICE_X68Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.306 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_31_0_0_i_38/O
                         net (fo=1, routed)           0.433     8.739    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_31_0_0_i_38_n_3
    SLICE_X68Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.863 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_31_0_0_i_8/O
                         net (fo=288, routed)         2.045    10.909    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_2_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_15_0_0__8/DPRA1
    SLICE_X82Y32         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    11.055 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_2_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_15_0_0__8/DP/O
                         net (fo=1, routed)           0.606    11.661    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_2_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_15_0_0__8_n_3
    SLICE_X81Y33         LUT4 (Prop_lut4_I0_O)        0.328    11.989 r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_2_U/yolo_conv_top_local_mem_group_data_ram_U/q1[9]_i_1__6/O
                         net (fo=1, routed)           0.000    11.989    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_2_U/yolo_conv_top_local_mem_group_data_ram_U/q1[9]_i_1__6_n_3
    SLICE_X81Y33         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_2_U/yolo_conv_top_local_mem_group_data_ram_U/q1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18104, routed)       1.555    12.734    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_2_U/yolo_conv_top_local_mem_group_data_ram_U/ap_clk
    SLICE_X81Y33         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_2_U/yolo_conv_top_local_mem_group_data_ram_U/q1_reg[9]/C
                         clock pessimism              0.230    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X81Y33         FDRE (Setup_fdre_C_D)        0.031    12.841    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_2_U/yolo_conv_top_local_mem_group_data_ram_U/q1_reg[9]
  -------------------------------------------------------------------
                         required time                         12.841    
                         arrival time                         -11.989    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.875ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/sub0_val_output_V_5_2_fu_746_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.236ns  (logic 1.770ns (21.490%)  route 6.466ns (78.510%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18104, routed)       1.713     3.007    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X68Y24         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y24         FDRE (Prop_fdre_C_Q)         0.419     3.426 r  design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[11]/Q
                         net (fo=45, routed)          0.979     4.405    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/Q[5]
    SLICE_X68Y24         LUT3 (Prop_lut3_I1_O)        0.327     4.732 f  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_31_0_0_i_66/O
                         net (fo=3, routed)           0.973     5.705    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_3816/ap_phi_reg_pp0_iter0_curr_output_0_1_4_1_reg_769_reg[0]_0
    SLICE_X46Y24         LUT6 (Prop_lut6_I0_O)        0.332     6.037 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_3816/phi_ln114_5_reg_749[0]_i_2/O
                         net (fo=8, routed)           0.461     6.498    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_3816/grp_out_stream_merge_fu_3816_outStream_TREADY
    SLICE_X46Y24         LUT6 (Prop_lut6_I3_O)        0.124     6.622 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_3816/ram_reg_i_25/O
                         net (fo=27, routed)          1.310     7.931    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_3816/select_ln66_2_reg_14517_pp2_iter2_reg_reg[0]
    SLICE_X71Y19         LUT2 (Prop_lut2_I1_O)        0.124     8.055 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_3816/and_ln786_25_reg_19365[0]_i_3/O
                         net (fo=7, routed)           1.301     9.356    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_3816/and_ln786_25_reg_19365[0]_i_3_n_3
    SLICE_X41Y16         LUT4 (Prop_lut4_I0_O)        0.118     9.474 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_3816/tmp_37_reg_19378[15]_i_1/O
                         net (fo=34, routed)          0.880    10.354    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_3816/ap_enable_reg_pp2_iter1_reg
    SLICE_X32Y16         LUT3 (Prop_lut3_I2_O)        0.326    10.680 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_3816/sub0_val_output_V_5_2_fu_746[13]_i_1/O
                         net (fo=14, routed)          0.563    11.243    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_3816_n_122
    SLICE_X32Y16         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/sub0_val_output_V_5_2_fu_746_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18104, routed)       1.488    12.667    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X32Y16         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/sub0_val_output_V_5_2_fu_746_reg[1]/C
                         clock pessimism              0.129    12.796    
                         clock uncertainty           -0.154    12.642    
    SLICE_X32Y16         FDRE (Setup_fdre_C_R)       -0.524    12.118    design_1_i/yolo_conv_top_0/inst/sub0_val_output_V_5_2_fu_746_reg[1]
  -------------------------------------------------------------------
                         required time                         12.118    
                         arrival time                         -11.243    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.875ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/sub0_val_output_V_5_2_fu_746_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.236ns  (logic 1.770ns (21.490%)  route 6.466ns (78.510%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18104, routed)       1.713     3.007    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X68Y24         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y24         FDRE (Prop_fdre_C_Q)         0.419     3.426 r  design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[11]/Q
                         net (fo=45, routed)          0.979     4.405    design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/Q[5]
    SLICE_X68Y24         LUT3 (Prop_lut3_I1_O)        0.327     4.732 f  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_31_0_0_i_66/O
                         net (fo=3, routed)           0.973     5.705    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_3816/ap_phi_reg_pp0_iter0_curr_output_0_1_4_1_reg_769_reg[0]_0
    SLICE_X46Y24         LUT6 (Prop_lut6_I0_O)        0.332     6.037 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_3816/phi_ln114_5_reg_749[0]_i_2/O
                         net (fo=8, routed)           0.461     6.498    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_3816/grp_out_stream_merge_fu_3816_outStream_TREADY
    SLICE_X46Y24         LUT6 (Prop_lut6_I3_O)        0.124     6.622 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_3816/ram_reg_i_25/O
                         net (fo=27, routed)          1.310     7.931    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_3816/select_ln66_2_reg_14517_pp2_iter2_reg_reg[0]
    SLICE_X71Y19         LUT2 (Prop_lut2_I1_O)        0.124     8.055 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_3816/and_ln786_25_reg_19365[0]_i_3/O
                         net (fo=7, routed)           1.301     9.356    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_3816/and_ln786_25_reg_19365[0]_i_3_n_3
    SLICE_X41Y16         LUT4 (Prop_lut4_I0_O)        0.118     9.474 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_3816/tmp_37_reg_19378[15]_i_1/O
                         net (fo=34, routed)          0.880    10.354    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_3816/ap_enable_reg_pp2_iter1_reg
    SLICE_X32Y16         LUT3 (Prop_lut3_I2_O)        0.326    10.680 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_3816/sub0_val_output_V_5_2_fu_746[13]_i_1/O
                         net (fo=14, routed)          0.563    11.243    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_3816_n_122
    SLICE_X32Y16         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/sub0_val_output_V_5_2_fu_746_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18104, routed)       1.488    12.667    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X32Y16         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/sub0_val_output_V_5_2_fu_746_reg[5]/C
                         clock pessimism              0.129    12.796    
                         clock uncertainty           -0.154    12.642    
    SLICE_X32Y16         FDRE (Setup_fdre_C_R)       -0.524    12.118    design_1_i/yolo_conv_top_0/inst/sub0_val_output_V_5_2_fu_746_reg[5]
  -------------------------------------------------------------------
                         required time                         12.118    
                         arrival time                         -11.243    
  -------------------------------------------------------------------
                         slack                                  0.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[179]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.889%)  route 0.211ns (53.111%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18104, routed)       0.557     0.893    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/aclk
    SLICE_X44Y52         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[179]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[179]/Q
                         net (fo=2, routed)           0.211     1.244    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[8].srl_nx1/Q[0]
    SLICE_X45Y49         LUT4 (Prop_lut4_I3_O)        0.045     1.289 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[8].srl_nx1/gen_pipelined.mesg_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.289    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[8].srl_nx1_n_0
    SLICE_X45Y49         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18104, routed)       0.830     1.196    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/aclk
    SLICE_X45Y49         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg_reg[8]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X45Y49         FDRE (Hold_fdre_C_D)         0.092     1.258    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.954%)  route 0.228ns (64.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18104, routed)       0.543     0.879    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X48Y73         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.128     1.007 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[1]/Q
                         net (fo=2, routed)           0.228     1.235    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg_1[1]
    SLICE_X50Y72         SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18104, routed)       0.807     1.173    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X50Y72         SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4/CLK
                         clock pessimism             -0.035     1.138    
    SLICE_X50Y72         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     1.200    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18104, routed)       0.577     0.913    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X31Y50         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][30]/Q
                         net (fo=1, routed)           0.056     1.109    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/DIA0
    SLICE_X30Y50         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18104, routed)       0.845     1.211    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X30Y50         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.073    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][71]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.394%)  route 0.234ns (64.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18104, routed)       0.563     0.899    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X37Y49         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][71]/Q
                         net (fo=1, routed)           0.234     1.260    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/DIC1
    SLICE_X32Y50         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18104, routed)       0.826     1.192    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/WCLK
    SLICE_X32Y50         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMC_D1/CLK
                         clock pessimism             -0.030     1.162    
    SLICE_X32Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.061     1.223    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.148ns (49.104%)  route 0.153ns (50.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18104, routed)       0.547     0.883    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/m_axi_s2mm_aclk
    SLICE_X50Y83         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.148     1.031 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]/Q
                         net (fo=1, routed)           0.153     1.184    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/D[18]
    SLICE_X49Y84         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18104, routed)       0.818     1.184    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/m_axi_s2mm_aclk
    SLICE_X49Y84         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X49Y84         FDRE (Hold_fdre_C_D)        -0.006     1.143    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.202%)  route 0.238ns (62.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18104, routed)       0.552     0.888    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X47Y85         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[17]/Q
                         net (fo=2, routed)           0.238     1.267    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0[17]
    SLICE_X50Y87         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18104, routed)       0.816     1.182    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X50Y87         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[17]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X50Y87         FDRE (Hold_fdre_C_D)         0.076     1.223    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.185%)  route 0.119ns (45.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18104, routed)       0.543     0.879    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X44Y75         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[8]/Q
                         net (fo=1, routed)           0.119     1.139    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[8]
    SLICE_X42Y75         SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18104, routed)       0.808     1.174    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y75         SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4/CLK
                         clock pessimism             -0.264     0.910    
    SLICE_X42Y75         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.093    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.051%)  route 0.246ns (56.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18104, routed)       0.584     0.920    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/m_axi_s2mm_aclk
    SLICE_X56Y49         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2]/Q
                         net (fo=4, routed)           0.246     1.307    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2]
    SLICE_X58Y52         LUT6 (Prop_lut6_I1_O)        0.045     1.352 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.352    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_final_mux_bus[3]_31[2]
    SLICE_X58Y52         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18104, routed)       0.848     1.214    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/m_axi_s2mm_aclk
    SLICE_X58Y52         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][2]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X58Y52         FDRE (Hold_fdre_C_D)         0.120     1.304    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.064%)  route 0.191ns (59.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18104, routed)       0.552     0.888    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X47Y86         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[24]/Q
                         net (fo=2, routed)           0.191     1.207    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0[24]
    SLICE_X50Y87         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18104, routed)       0.816     1.182    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X50Y87         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[24]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X50Y87         FDRE (Hold_fdre_C_D)         0.011     1.158    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.456%)  route 0.246ns (63.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18104, routed)       0.584     0.920    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X57Y48         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[14]/Q
                         net (fo=1, routed)           0.246     1.306    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2[6]
    SLICE_X57Y52         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18104, routed)       0.848     1.214    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/m_axi_s2mm_aclk
    SLICE_X57Y52         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][6]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X57Y52         FDRE (Hold_fdre_C_D)         0.071     1.255    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y12   design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_3772/yolo_conv_top_mul_mul_16s_16s_32_1_0_U11/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y11   design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_3772/yolo_conv_top_mul_mul_16s_16s_32_1_0_U14/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y6    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_3772/yolo_conv_top_mul_mul_16s_16s_32_1_0_U17/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y13   design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_3794/yolo_conv_top_mul_mul_16s_16s_32_1_0_U11/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y9    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_3794/yolo_conv_top_mul_mul_16s_16s_32_1_0_U14/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y7    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_3794/yolo_conv_top_mul_mul_16s_16s_32_1_0_U17/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y16   design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_3772/yolo_conv_top_mul_mul_16s_16s_32_1_0_U12/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y12   design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_3772/yolo_conv_top_mul_mul_16s_16s_32_1_0_U15/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y4    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_3772/yolo_conv_top_mul_mul_16s_16s_32_1_0_U18/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y17   design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_3794/yolo_conv_top_mul_mul_16s_16s_32_1_0_U12/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X66Y34  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_6_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_15_0_0__11/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X66Y34  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_6_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_15_0_0__11/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X66Y34  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_6_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_15_0_0__12/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X66Y34  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_6_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_15_0_0__12/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X66Y34  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_6_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_15_0_0__13/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X66Y34  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_6_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_15_0_0__13/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X66Y34  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_6_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_15_0_0__14/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X66Y34  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_6_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_15_0_0__14/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X66Y33  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_8_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_31_0_0__11/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X66Y33  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_8_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_31_0_0__11/SP/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y35  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_3_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_31_0_0__2/DP/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y35  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_3_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_31_0_0__2/SP/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y35  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_3_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_31_0_0__3/DP/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y35  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_3_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_31_0_0__3/SP/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y35  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_3_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_31_0_0__4/DP/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y35  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_3_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_31_0_0__4/SP/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y35  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_3_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_31_0_0__5/DP/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y35  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_3_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_31_0_0__5/SP/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X86Y30  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X86Y30  design_1_i/yolo_conv_top_0/inst/local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg_0_15_0_0/SP/CLK



