{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1624738665492 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1624738665492 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 26 17:17:45 2021 " "Processing started: Sat Jun 26 17:17:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1624738665492 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1624738665492 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ramses -c Ramses " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ramses -c Ramses" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1624738665492 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1624738665845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3to1-SYN " "Found design unit 1: mux3to1-SYN" {  } { { "mux3to1.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/mux3to1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624738666317 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3to1 " "Found entity 1: mux3to1" {  } { { "mux3to1.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/mux3to1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624738666317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624738666317 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" Ramses.vhd(13) " "VHDL syntax error at Ramses.vhd(13) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 13 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1624738666318 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" Ramses.vhd(25) " "VHDL syntax error at Ramses.vhd(25) near text \"type\";  expecting an identifier (\"type\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 25 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1624738666318 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" Ramses.vhd(25) " "VHDL syntax error at Ramses.vhd(25) near text \")\";  expecting \":\", or \",\"" {  } { { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 25 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1624738666318 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting an identifier (\"component\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" Ramses.vhd(28) " "VHDL syntax error at Ramses.vhd(28) near text \"component\";  expecting an identifier (\"component\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1624738666318 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"end\", or \"begin\", or a declaration statement Ramses.vhd(30) " "VHDL syntax error at Ramses.vhd(30) near text \"port\";  expecting \"end\", or \"begin\", or a declaration statement" {  } { { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 30 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1624738666318 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "Ramses Ramses.vhd(124) " "VHDL syntax error at Ramses.vhd(124): name used in construct must match previously specified name \"Ramses\"" {  } { { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 124 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624738666319 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "Ramses Ramses.vhd(4) " "Ignored construct Ramses at Ramses.vhd(4) due to previous errors" {  } { { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 4 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1624738666319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramses.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ramses.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624738666319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradornbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradornbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorNbits-comportamento " "Found design unit 1: registradorNbits-comportamento" {  } { { "registradorNbits.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/registradorNbits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624738666321 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorNbits " "Found entity 1: registradorNbits" {  } { { "registradorNbits.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/registradorNbits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624738666321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624738666321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopD-comportamento " "Found design unit 1: FlipFlopD-comportamento" {  } { { "FlipFlopD.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/FlipFlopD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624738666323 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "FlipFlopD.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/FlipFlopD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624738666323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624738666323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_nbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_nbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_nBits-comportamento " "Found design unit 1: ULA_nBits-comportamento" {  } { { "ULA_nbits.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/ULA_nbits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624738666325 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_nBits " "Found entity 1: ULA_nBits" {  } { { "ULA_nbits.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/ULA_nbits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624738666325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624738666325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/ULA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624738666327 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/ULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624738666327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624738666327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-comportamento " "Found design unit 1: somador-comportamento" {  } { { "somador.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/somador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624738666329 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/somador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624738666329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624738666329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator-comportamento " "Found design unit 1: subtrator-comportamento" {  } { { "subtrator.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/subtrator.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624738666330 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "subtrator.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/subtrator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624738666330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624738666330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-SYN " "Found design unit 1: memoria-SYN" {  } { { "memoria.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/memoria.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624738666333 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/memoria.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624738666333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624738666333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadedecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadedecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadeDeControle-comportamento " "Found design unit 1: unidadeDeControle-comportamento" {  } { { "unidadeDeControle.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/unidadeDeControle.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624738666334 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidadeDeControle " "Found entity 1: unidadeDeControle" {  } { { "unidadeDeControle.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/unidadeDeControle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624738666334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624738666334 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4625 " "Peak virtual memory: 4625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1624738666450 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 26 17:17:46 2021 " "Processing ended: Sat Jun 26 17:17:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1624738666450 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1624738666450 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1624738666450 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1624738666450 ""}
