Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: Calculator.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Calculator.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Calculator"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : Calculator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "HalfAdder.v" in library work
Compiling verilog file "FullAdder.v" in library work
Module <HalfAdder> compiled
Compiling verilog file "twobit_counter.v" in library work
Module <FullAdder> compiled
Compiling verilog file "Squareroot.v" in library work
Module <twobit_counter> compiled
Compiling verilog file "multiplication.v" in library work
Module <Squareroot> compiled
Compiling verilog file "four_to_one_mux.v" in library work
Module <Multiplication> compiled
Compiling verilog file "FourBitAdderSubstractor.v" in library work
Module <four_to_one_mux> compiled
Compiling verilog file "FourBitAdder.v" in library work
Module <FourBitAdderSubstractor> compiled
Compiling verilog file "Division.v" in library work
Module <FourBitAdder> compiled
Compiling verilog file "delay_clock.v" in library work
Module <Division> compiled
Compiling verilog file "decoder_numberboxselector.v" in library work
Module <delay_clock> compiled
Compiling verilog file "binary_to_BCD.v" in library work
Module <decoder_numberboxselector> compiled
Compiling verilog file "BCD_sevensegment.v" in library work
Module <binary_to_BCD> compiled
Compiling verilog file "Calculator.v" in library work
Module <BCD_sevensegment> compiled
Module <Calculator> compiled
No errors in compilation
Analysis of file <"Calculator.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Calculator> in library <work>.

Analyzing hierarchy for module <binary_to_BCD> in library <work>.

Analyzing hierarchy for module <four_to_one_mux> in library <work>.

Analyzing hierarchy for module <delay_clock> in library <work>.

Analyzing hierarchy for module <twobit_counter> in library <work>.

Analyzing hierarchy for module <decoder_numberboxselector> in library <work>.

Analyzing hierarchy for module <BCD_sevensegment> in library <work>.

Analyzing hierarchy for module <Division> in library <work>.

Analyzing hierarchy for module <FourBitAdder> in library <work>.

Analyzing hierarchy for module <FourBitAdderSubstractor> in library <work>.

Analyzing hierarchy for module <Squareroot> in library <work>.

Analyzing hierarchy for module <Multiplication> in library <work>.

Analyzing hierarchy for module <HalfAdder> in library <work>.

Analyzing hierarchy for module <FullAdder> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Calculator>.
Module <Calculator> is correct for synthesis.
 
Analyzing module <binary_to_BCD> in library <work>.
Module <binary_to_BCD> is correct for synthesis.
 
Analyzing module <four_to_one_mux> in library <work>.
Module <four_to_one_mux> is correct for synthesis.
 
Analyzing module <delay_clock> in library <work>.
Module <delay_clock> is correct for synthesis.
 
Analyzing module <twobit_counter> in library <work>.
Module <twobit_counter> is correct for synthesis.
 
Analyzing module <decoder_numberboxselector> in library <work>.
Module <decoder_numberboxselector> is correct for synthesis.
 
Analyzing module <BCD_sevensegment> in library <work>.
Module <BCD_sevensegment> is correct for synthesis.
 
Analyzing module <Division> in library <work>.
Module <Division> is correct for synthesis.
 
Analyzing module <FourBitAdder> in library <work>.
Module <FourBitAdder> is correct for synthesis.
 
Analyzing module <HalfAdder> in library <work>.
Module <HalfAdder> is correct for synthesis.
 
Analyzing module <FullAdder> in library <work>.
Module <FullAdder> is correct for synthesis.
 
Analyzing module <FourBitAdderSubstractor> in library <work>.
Module <FourBitAdderSubstractor> is correct for synthesis.
 
Analyzing module <Squareroot> in library <work>.
Module <Squareroot> is correct for synthesis.
 
Analyzing module <Multiplication> in library <work>.
Module <Multiplication> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <binary_to_BCD>.
    Related source file is "binary_to_BCD.v".
WARNING:Xst:646 - Signal <shift> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit adder for signal <$add0000> created at line 54.
    Found 4-bit adder for signal <$add0001> created at line 54.
    Found 4-bit adder for signal <$add0002> created at line 54.
    Found 4-bit adder for signal <$add0003> created at line 54.
    Found 4-bit adder for signal <$add0004> created at line 60.
    Found 4-bit adder for signal <$add0005> created at line 54.
    Found 4-bit adder for signal <$add0006> created at line 60.
    Found 4-bit comparator greatequal for signal <shift$cmp_ge0000> created at line 52.
    Found 4-bit comparator greatequal for signal <shift$cmp_ge0001> created at line 52.
    Found 4-bit comparator greatequal for signal <shift$cmp_ge0002> created at line 52.
    Found 4-bit comparator greatequal for signal <shift$cmp_ge0003> created at line 58.
    Found 4-bit comparator greatequal for signal <shift$cmp_ge0004> created at line 52.
    Found 4-bit comparator greatequal for signal <shift$cmp_ge0005> created at line 58.
    Found 4-bit comparator greatequal for signal <shift$cmp_ge0006> created at line 52.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   7 Comparator(s).
Unit <binary_to_BCD> synthesized.


Synthesizing Unit <four_to_one_mux>.
    Related source file is "four_to_one_mux.v".
    Found 4-bit 4-to-1 multiplexer for signal <out>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <four_to_one_mux> synthesized.


Synthesizing Unit <delay_clock>.
    Related source file is "delay_clock.v".
    Found 1-bit register for signal <clk_out>.
    Found 20-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <delay_clock> synthesized.


Synthesizing Unit <twobit_counter>.
    Related source file is "twobit_counter.v".
    Found 2-bit up counter for signal <temp>.
    Summary:
	inferred   1 Counter(s).
Unit <twobit_counter> synthesized.


Synthesizing Unit <decoder_numberboxselector>.
    Related source file is "decoder_numberboxselector.v".
    Found 4x4-bit ROM for signal <numberbox>.
    Summary:
	inferred   1 ROM(s).
Unit <decoder_numberboxselector> synthesized.


Synthesizing Unit <BCD_sevensegment>.
    Related source file is "BCD_sevensegment.v".
    Found 16x7-bit ROM for signal <numtobedisplay>.
    Summary:
	inferred   1 ROM(s).
Unit <BCD_sevensegment> synthesized.


Synthesizing Unit <Division>.
    Related source file is "Division.v".
WARNING:Xst:1780 - Signal <diff> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <qu<5>> equivalent to <qu<4>> has been removed
    Register <qu<6>> equivalent to <qu<4>> has been removed
    Register <qu<7>> equivalent to <qu<4>> has been removed
    Found 4-bit subtractor for signal <$sub0000> created at line 56.
    Found 4-bit subtractor for signal <$sub0001> created at line 56.
    Found 4-bit subtractor for signal <$sub0002> created at line 56.
    Found 4-bit subtractor for signal <$sub0003> created at line 56.
    Found 4-bit comparator greatequal for signal <mux0000$cmp_ge0000> created at line 54.
    Found 5-bit register for signal <qu<4:0>>.
    Found 4-bit register for signal <rem>.
    Found 4-bit comparator greatequal for signal <rem$cmp_ge0000> created at line 54.
    Found 4-bit comparator greatequal for signal <rem$cmp_ge0001> created at line 54.
    Found 4-bit comparator greatequal for signal <rem$cmp_ge0002> created at line 54.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <Division> synthesized.


Synthesizing Unit <Squareroot>.
    Related source file is "Squareroot.v".
WARNING:Xst:646 - Signal <right> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <left> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <a>.
    Found 32-bit register for signal <i>.
    Found 33-bit comparator less for signal <old_i_6$cmp_lt0000> created at line 44.
    Found 32-bit adder for signal <old_i_6$share0000>.
    Found 4-bit register for signal <q>.
    Found 6-bit register for signal <r>.
    Found 4-bit register for signal <sqrt>.
    Summary:
	inferred  54 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <Squareroot> synthesized.


Synthesizing Unit <Multiplication>.
    Related source file is "multiplication.v".
WARNING:Xst:646 - Signal <q> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <product1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <m> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <product>.
    Found 8-bit adder for signal <old_product1_10$addsub0000> created at line 42.
    Found 8-bit adder for signal <old_product1_11$addsub0000> created at line 42.
    Found 8-bit adder for signal <old_product1_9$addsub0000> created at line 42.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <Multiplication> synthesized.


Synthesizing Unit <HalfAdder>.
    Related source file is "HalfAdder.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit xor2 for signal <s>.
Unit <HalfAdder> synthesized.


Synthesizing Unit <FullAdder>.
    Related source file is "FullAdder.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit xor2 for signal <s>.
    Found 1-bit xor2 for signal <cout$xor0000> created at line 33.
Unit <FullAdder> synthesized.


Synthesizing Unit <FourBitAdder>.
    Related source file is "FourBitAdder.v".
Unit <FourBitAdder> synthesized.


Synthesizing Unit <FourBitAdderSubstractor>.
    Related source file is "FourBitAdderSubstractor.v".
WARNING:Xst:1305 - Output <addsub<4>> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <b1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit comparator greater for signal <a1$cmp_gt0000> created at line 43.
    Summary:
	inferred   1 Comparator(s).
Unit <FourBitAdderSubstractor> synthesized.


Synthesizing Unit <Calculator>.
    Related source file is "Calculator.v".
WARNING:Xst:1780 - Signal <exponential> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <co> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Calculator> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 16
 32-bit adder                                          : 1
 4-bit adder                                           : 7
 4-bit subtractor                                      : 4
 6-bit addsub                                          : 1
 8-bit adder                                           : 3
# Counters                                             : 2
 2-bit up counter                                      : 1
 20-bit up counter                                     : 1
# Registers                                            : 16
 1-bit register                                        : 10
 32-bit register                                       : 1
 4-bit register                                        : 2
 6-bit register                                        : 1
 8-bit register                                        : 2
# Comparators                                          : 13
 33-bit comparator less                                : 1
 4-bit comparator greatequal                           : 11
 4-bit comparator greater                              : 1
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 15
 1-bit xor2                                            : 15

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <a_0> in Unit <b10> is equivalent to the following FF/Latch, which will be removed : <a_1> 
WARNING:Xst:1293 - FF/Latch <a_0> has a constant value of 0 in block <b10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <r_4> of sequential type is unconnected in block <b10>.
WARNING:Xst:2677 - Node <r_4> of sequential type is unconnected in block <Squareroot>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 16
 3-bit subtractor                                      : 3
 32-bit adder                                          : 1
 4-bit adder                                           : 7
 4-bit subtractor                                      : 1
 6-bit addsub                                          : 1
 8-bit adder                                           : 3
# Counters                                             : 2
 2-bit up counter                                      : 1
 20-bit up counter                                     : 1
# Registers                                            : 71
 Flip-Flops                                            : 71
# Comparators                                          : 13
 33-bit comparator less                                : 1
 4-bit comparator greatequal                           : 11
 4-bit comparator greater                              : 1
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 15
 1-bit xor2                                            : 15

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <a_0> has a constant value of 0 in block <Squareroot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <a_1> has a constant value of 0 in block <Squareroot>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Calculator> ...

Optimizing unit <binary_to_BCD> ...

Optimizing unit <Division> ...

Optimizing unit <Squareroot> ...

Optimizing unit <Multiplication> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Calculator, actual ratio is 19.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 91
 Flip-Flops                                            : 91

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Calculator.ngr
Top Level Output File Name         : Calculator
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 452
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 51
#      LUT2                        : 20
#      LUT3                        : 49
#      LUT4                        : 142
#      MUXCY                       : 94
#      MUXF5                       : 19
#      MUXF6                       : 1
#      VCC                         : 1
#      XORCY                       : 67
# FlipFlops/Latches                : 91
#      FD                          : 19
#      FDE                         : 5
#      FDR                         : 31
#      FDRE                        : 32
#      FDS                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 11
#      OBUF                        : 22
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      147  out of    960    15%  
 Number of Slice Flip Flops:             91  out of   1920     4%  
 Number of 4 input LUTs:                269  out of   1920    14%  
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of     83    40%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 89    |
b3/clk_out                         | NONE(b4/temp_1)        | 2     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.883ns (Maximum Frequency: 112.574MHz)
   Minimum input arrival time before clock: 17.444ns
   Maximum output required time after clock: 16.779ns
   Maximum combinational path delay: 23.763ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.883ns (frequency: 112.574MHz)
  Total number of paths / destination ports: 52118 / 170
-------------------------------------------------------------------------
Delay:               8.883ns (Levels of Logic = 19)
  Source:            b10/i_8 (FF)
  Destination:       b10/r_5 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: b10/i_8 to b10/r_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.514   0.651  b10/i_8 (b10/i_8)
     LUT4:I0->O            1   0.612   0.000  b10/old_i_6_cmp_eq0000_wg_lut<0> (b10/old_i_6_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  b10/old_i_6_cmp_eq0000_wg_cy<0> (b10/old_i_6_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  b10/old_i_6_cmp_eq0000_wg_cy<1> (b10/old_i_6_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  b10/old_i_6_cmp_eq0000_wg_cy<2> (b10/old_i_6_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  b10/old_i_6_cmp_eq0000_wg_cy<3> (b10/old_i_6_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  b10/old_i_6_cmp_eq0000_wg_cy<4> (b10/old_i_6_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  b10/old_i_6_cmp_eq0000_wg_cy<5> (b10/old_i_6_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  b10/old_i_6_cmp_eq0000_wg_cy<6> (b10/old_i_6_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          10   0.399   0.819  b10/old_i_6_cmp_eq0000_wg_cy<7> (b10/old_i_6_cmp_eq0000)
     LUT2:I1->O           40   0.612   1.078  b10/Mmux__old_i_61011 (b10/N0)
     LUT4:I3->O            1   0.612   0.000  b10/i_cmp_eq0001_wg_lut<0> (b10/i_cmp_eq0001_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  b10/i_cmp_eq0001_wg_cy<0> (b10/i_cmp_eq0001_wg_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  b10/i_cmp_eq0001_wg_cy<1> (b10/i_cmp_eq0001_wg_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  b10/i_cmp_eq0001_wg_cy<2> (b10/i_cmp_eq0001_wg_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  b10/i_cmp_eq0001_wg_cy<3> (b10/i_cmp_eq0001_wg_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  b10/i_cmp_eq0001_wg_cy<4> (b10/i_cmp_eq0001_wg_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  b10/i_cmp_eq0001_wg_cy<5> (b10/i_cmp_eq0001_wg_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  b10/i_cmp_eq0001_wg_cy<6> (b10/i_cmp_eq0001_wg_cy<6>)
     MUXCY:CI->O          45   0.289   1.076  b10/i_cmp_eq0001_wg_cy<7> (b10/i_cmp_eq0001)
     FDR:R                     0.795          b10/q_0
    ----------------------------------------
    Total                      8.883ns (5.259ns logic, 3.624ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'b3/clk_out'
  Clock period: 2.339ns (frequency: 427.524MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.339ns (Levels of Logic = 1)
  Source:            b4/temp_1 (FF)
  Destination:       b4/temp_1 (FF)
  Source Clock:      b3/clk_out rising
  Destination Clock: b3/clk_out rising

  Data Path: b4/temp_1 to b4/temp_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.514   0.945  b4/temp_1 (b4/temp_1)
     LUT2:I0->O            1   0.612   0.000  b4/Mcount_temp_xor<1>11 (Result<1>1)
     FD:D                      0.268          b4/temp_1
    ----------------------------------------
    Total                      2.339ns (1.394ns logic, 0.945ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 4054 / 34
-------------------------------------------------------------------------
Offset:              17.444ns (Levels of Logic = 14)
  Source:            sw<0> (PAD)
  Destination:       b7/qu_0 (FF)
  Destination Clock: clk rising

  Data Path: sw<0> to b7/qu_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            26   1.106   1.140  sw_0_IBUF (sw_0_IBUF)
     LUT4:I1->O            1   0.612   0.000  b7/rem_cmp_ge0000112 (b7/rem_cmp_ge0000111)
     MUXF5:I0->O           4   0.278   0.651  b7/rem_cmp_ge000011_f5 (b7/rem_cmp_ge0000)
     LUT3:I0->O            2   0.612   0.449  b7/rem_mux00031 (b7/rem_mux0003)
     LUT4:I1->O            1   0.612   0.509  b7/rem_cmp_ge00012 (b7/rem_cmp_ge00011)
     LUT3:I0->O            4   0.612   0.651  b7/rem_cmp_ge00011 (b7/rem_cmp_ge0001)
     LUT3:I0->O            3   0.612   0.520  b7/rem_mux00071 (b7/rem_mux0007)
     LUT4:I1->O            2   0.612   0.410  b7/rem_cmp_ge00022 (b7/Msub__sub0002_Madd_cy<1>)
     LUT4:I2->O            7   0.612   0.754  b7/rem_cmp_ge00021 (b7/rem_cmp_ge0002)
     LUT3:I0->O            3   0.612   0.520  b7/rem_mux00111 (b7/rem_mux0011)
     LUT4:I1->O            2   0.612   0.532  b7/mux0000_cmp_ge00002 (b7/Msub__sub0003_cy<1>)
     LUT3:I0->O            2   0.612   0.532  b7/mux0000_cmp_ge00001_SW0 (N171)
     LUT3:I0->O            7   0.612   0.754  b7/mux0000_cmp_ge00001 (b7/mux0000_cmp_ge0000)
     LUT4:I0->O            4   0.612   0.499  b7/qu_3_cmp_eq00001 (b7/qu_3_cmp_eq0000)
     FDS:S                     0.795          b7/qu_3
    ----------------------------------------
    Total                     17.444ns (9.523ns logic, 7.921ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'b3/clk_out'
  Total number of paths / destination ports: 104 / 10
-------------------------------------------------------------------------
Offset:              9.080ns (Levels of Logic = 5)
  Source:            b4/temp_0 (FF)
  Destination:       segment<6> (PAD)
  Source Clock:      b3/clk_out rising

  Data Path: b4/temp_0 to segment<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.514   0.969  b4/temp_0 (b4/temp_0)
     LUT2:I0->O            1   0.612   0.509  b2/Mmux_out876 (b2/Mmux_out661)
     LUT4:I0->O            1   0.612   0.360  b2/Mmux_out663 (b2/Mmux_out663)
     LUT4:I3->O            7   0.612   0.754  b2/Mmux_out6238 (mux_out<2>)
     LUT4:I0->O            1   0.612   0.357  b6/Mrom_numtobedisplay41 (segment_4_OBUF)
     OBUF:I->O                 3.169          segment_4_OBUF (segment<4>)
    ----------------------------------------
    Total                      9.080ns (6.131ns logic, 2.949ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 13338 / 15
-------------------------------------------------------------------------
Offset:              16.779ns (Levels of Logic = 13)
  Source:            b7/rem_3 (FF)
  Destination:       segment<6> (PAD)
  Source Clock:      clk rising

  Data Path: b7/rem_3 to segment<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.514   0.509  b7/rem_3 (b7/rem_3)
     LUT2:I0->O            1   0.612   0.000  led<3>1621 (led<3>1621)
     MUXF5:I1->O           1   0.278   0.509  led<3>162_f5 (led<3>162)
     LUT4:I0->O           10   0.612   0.819  led<3>189 (led<3>189)
     LUT2:I1->O            8   0.612   0.673  led<3>201 (led_3_OBUF)
     LUT4:I2->O            1   0.612   0.000  b1/shift_mux00093 (b1/shift_mux00092)
     MUXF6:I0->O           9   0.451   0.697  b1/shift_mux0009_f6 (b1/Madd__add0003_lut<3>)
     MUXF5:S->O            9   0.641   0.727  b1/shift_mux0016_f5 (b1/Madd__add0006_cy<0>)
     LUT4:I2->O            1   0.612   0.426  b2/Mmux_out6147 (b2/Mmux_out6147)
     LUT4:I1->O            1   0.612   0.360  b2/Mmux_out6195 (b2/Mmux_out6195)
     LUT4:I3->O            1   0.612   0.387  b2/Mmux_out6238_SW0 (N93)
     LUT4:I2->O            7   0.612   0.754  b2/Mmux_out6238 (mux_out<2>)
     LUT4:I0->O            1   0.612   0.357  b6/Mrom_numtobedisplay41 (segment_4_OBUF)
     OBUF:I->O                 3.169          segment_4_OBUF (segment<4>)
    ----------------------------------------
    Total                     16.779ns (10.561ns logic, 6.218ns route)
                                       (62.9% logic, 37.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 113896 / 15
-------------------------------------------------------------------------
Delay:               23.763ns (Levels of Logic = 20)
  Source:            sw<0> (PAD)
  Destination:       segment<6> (PAD)

  Data Path: sw<0> to segment<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            26   1.106   1.101  sw_0_IBUF (sw_0_IBUF)
     LUT4:I2->O            1   0.612   0.509  b9/a1_cmp_gt0000143 (b9/a1_cmp_gt0000143)
     LUT3:I0->O            3   0.612   0.603  b9/a1_cmp_gt0000170_SW0 (N61)
     LUT3:I0->O            3   0.612   0.603  b9/a1_cmp_gt0000170 (b9/a1_cmp_gt0000)
     LUT4:I0->O            1   0.612   0.000  b9/secondblk/cout2 (b9/secondblk/cout1)
     MUXF5:I0->O           3   0.278   0.481  b9/secondblk/cout_f5 (b9/c1)
     LUT4:I2->O            1   0.612   0.000  led<3>107_SW01 (led<3>107_SW0)
     MUXF5:I1->O           1   0.278   0.387  led<3>107_SW0_f5 (N77)
     LUT4:I2->O            1   0.612   0.387  led<3>107 (led<3>107)
     LUT4:I2->O           10   0.612   0.819  led<3>189 (led<3>189)
     LUT2:I1->O            8   0.612   0.673  led<3>201 (led_3_OBUF)
     LUT4:I2->O            1   0.612   0.000  b1/shift_mux00093 (b1/shift_mux00092)
     MUXF6:I0->O           9   0.451   0.697  b1/shift_mux0009_f6 (b1/Madd__add0003_lut<3>)
     MUXF5:S->O            9   0.641   0.727  b1/shift_mux0016_f5 (b1/Madd__add0006_cy<0>)
     LUT4:I2->O            1   0.612   0.426  b2/Mmux_out6147 (b2/Mmux_out6147)
     LUT4:I1->O            1   0.612   0.360  b2/Mmux_out6195 (b2/Mmux_out6195)
     LUT4:I3->O            1   0.612   0.387  b2/Mmux_out6238_SW0 (N93)
     LUT4:I2->O            7   0.612   0.754  b2/Mmux_out6238 (mux_out<2>)
     LUT4:I0->O            1   0.612   0.357  b6/Mrom_numtobedisplay41 (segment_4_OBUF)
     OBUF:I->O                 3.169          segment_4_OBUF (segment<4>)
    ----------------------------------------
    Total                     23.763ns (14.491ns logic, 9.272ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.16 secs
 
--> 

Total memory usage is 4513668 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   21 (   0 filtered)
Number of infos    :    3 (   0 filtered)

