0.6
2018.3
Dec  7 2018
00:33:28
D:/xlinx-projects/FIFO_IP_design/FIFO_IP_design.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/xlinx-projects/FIFO_IP_design/FIFO_IP_design.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v,1605720417,verilog,,,,fifo_generator_0,,,,,,,,
D:/xlinx-projects/FIFO_IP_design/FIFO_IP_design.srcs/sources_1/new/fifo_hw.vhd,1605721576,vhdl,,,,fifo_hw,,,,,,,,
