{
  "family": "STM32F7",
  "architecture": "arm-cortex-m7",
  "vendor": "Unknown",
  "mcus": {
    "STM32F765": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "RNG": {
          "instances": [
            {
              "name": "RNG",
              "base": "0x50060800",
              "irq": 80
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "control register"
            },
            "SR": {
              "offset": "0x04",
              "size": 32,
              "description": "status register"
            },
            "DR": {
              "offset": "0x08",
              "size": 32,
              "description": "data register"
            }
          },
          "bits": {
            "CR": {
              "IE": {
                "bit": 3,
                "description": "Interrupt enable"
              },
              "RNGEN": {
                "bit": 2,
                "description": "Random number generator               enable"
              }
            },
            "SR": {
              "SEIS": {
                "bit": 6,
                "description": "Seed error interrupt               status"
              },
              "CEIS": {
                "bit": 5,
                "description": "Clock error interrupt               status"
              },
              "SECS": {
                "bit": 2,
                "description": "Seed error current status"
              },
              "CECS": {
                "bit": 1,
                "description": "Clock error current status"
              },
              "DRDY": {
                "bit": 0,
                "description": "Data ready"
              }
            },
            "DR": {
              "RNDATA": {
                "bit": 0,
                "description": "Random data",
                "width": 32
              }
            }
          }
        },
        "HASH": {
          "instances": [
            {
              "name": "HASH",
              "base": "0x50060400"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "control register"
            },
            "DIN": {
              "offset": "0x04",
              "size": 32,
              "description": "data input register"
            },
            "STR": {
              "offset": "0x08",
              "size": 32,
              "description": "start register"
            },
            "HR0": {
              "offset": "0x0C",
              "size": 32,
              "description": "digest registers"
            },
            "HR1": {
              "offset": "0x10",
              "size": 32,
              "description": "digest registers"
            },
            "HR2": {
              "offset": "0x14",
              "size": 32,
              "description": "digest registers"
            },
            "HR3": {
              "offset": "0x18",
              "size": 32,
              "description": "digest registers"
            },
            "HR4": {
              "offset": "0x1C",
              "size": 32,
              "description": "digest registers"
            },
            "IMR": {
              "offset": "0x20",
              "size": 32,
              "description": "interrupt enable register"
            },
            "SR": {
              "offset": "0x24",
              "size": 32,
              "description": "status register"
            },
            "CSR0": {
              "offset": "0xF8",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR1": {
              "offset": "0xFC",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR2": {
              "offset": "0x100",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR3": {
              "offset": "0x104",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR4": {
              "offset": "0x108",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR5": {
              "offset": "0x10C",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR6": {
              "offset": "0x110",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR7": {
              "offset": "0x114",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR8": {
              "offset": "0x118",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR9": {
              "offset": "0x11C",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR10": {
              "offset": "0x120",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR11": {
              "offset": "0x124",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR12": {
              "offset": "0x128",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR13": {
              "offset": "0x12C",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR14": {
              "offset": "0x130",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR15": {
              "offset": "0x134",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR16": {
              "offset": "0x138",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR17": {
              "offset": "0x13C",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR18": {
              "offset": "0x140",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR19": {
              "offset": "0x144",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR20": {
              "offset": "0x148",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR21": {
              "offset": "0x14C",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR22": {
              "offset": "0x150",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR23": {
              "offset": "0x154",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR24": {
              "offset": "0x158",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR25": {
              "offset": "0x15C",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR26": {
              "offset": "0x160",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR27": {
              "offset": "0x164",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR28": {
              "offset": "0x168",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR29": {
              "offset": "0x16C",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR30": {
              "offset": "0x170",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR31": {
              "offset": "0x174",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR32": {
              "offset": "0x178",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR33": {
              "offset": "0x17C",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR34": {
              "offset": "0x180",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR35": {
              "offset": "0x184",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR36": {
              "offset": "0x188",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR37": {
              "offset": "0x18C",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR38": {
              "offset": "0x190",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR39": {
              "offset": "0x194",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR40": {
              "offset": "0x198",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR41": {
              "offset": "0x19C",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR42": {
              "offset": "0x1A0",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR43": {
              "offset": "0x1A4",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR44": {
              "offset": "0x1A8",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR45": {
              "offset": "0x1AC",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR46": {
              "offset": "0x1B0",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR47": {
              "offset": "0x1B4",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR48": {
              "offset": "0x1B8",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR49": {
              "offset": "0x1BC",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR50": {
              "offset": "0x1C0",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR51": {
              "offset": "0x1C4",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR52": {
              "offset": "0x1C8",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR53": {
              "offset": "0x1CC",
              "size": 32,
              "description": "context swap registers"
            },
            "HASH_HR0": {
              "offset": "0x310",
              "size": 32,
              "description": "HASH digest register"
            },
            "HASH_HR1": {
              "offset": "0x314",
              "size": 32,
              "description": "read-only"
            },
            "HASH_HR2": {
              "offset": "0x318",
              "size": 32,
              "description": "read-only"
            },
            "HASH_HR3": {
              "offset": "0x31C",
              "size": 32,
              "description": "read-only"
            },
            "HASH_HR4": {
              "offset": "0x320",
              "size": 32,
              "description": "read-only"
            },
            "HASH_HR5": {
              "offset": "0x324",
              "size": 32,
              "description": "read-only"
            },
            "HASH_HR6": {
              "offset": "0x328",
              "size": 32,
              "description": "read-only"
            },
            "HASH_HR7": {
              "offset": "0x32C",
              "size": 32,
              "description": "read-only"
            }
          },
          "bits": {
            "CR": {
              "INIT": {
                "bit": 2,
                "description": "Initialize message digest               calculation"
              },
              "DMAE": {
                "bit": 3,
                "description": "DMA enable"
              },
              "DATATYPE": {
                "bit": 4,
                "description": "Data type selection",
                "width": 2
              },
              "MODE": {
                "bit": 6,
                "description": "Mode selection"
              },
              "ALGO0": {
                "bit": 7,
                "description": "Algorithm selection"
              },
              "NBW": {
                "bit": 8,
                "description": "Number of words already               pushed",
                "width": 4
              },
              "DINNE": {
                "bit": 12,
                "description": "DIN not empty"
              },
              "MDMAT": {
                "bit": 13,
                "description": "Multiple DMA Transfers"
              },
              "LKEY": {
                "bit": 16,
                "description": "Long key selection"
              },
              "ALGO1": {
                "bit": 18,
                "description": "ALGO"
              }
            },
            "DIN": {
              "DATAIN": {
                "bit": 0,
                "description": "Data input",
                "width": 32
              }
            },
            "STR": {
              "DCAL": {
                "bit": 8,
                "description": "Digest calculation"
              },
              "NBLW": {
                "bit": 0,
                "description": "Number of valid bits in the last word of               the message",
                "width": 5
              }
            },
            "HR0": {
              "H0": {
                "bit": 0,
                "description": "H0",
                "width": 32
              }
            },
            "HR1": {
              "H1": {
                "bit": 0,
                "description": "H1",
                "width": 32
              }
            },
            "HR2": {
              "H2": {
                "bit": 0,
                "description": "H2",
                "width": 32
              }
            },
            "HR3": {
              "H3": {
                "bit": 0,
                "description": "H3",
                "width": 32
              }
            },
            "HR4": {
              "H4": {
                "bit": 0,
                "description": "H4",
                "width": 32
              }
            },
            "IMR": {
              "DCIE": {
                "bit": 1,
                "description": "Digest calculation completion interrupt               enable"
              },
              "DINIE": {
                "bit": 0,
                "description": "Data input interrupt               enable"
              }
            },
            "SR": {
              "BUSY": {
                "bit": 3,
                "description": "Busy bit"
              },
              "DMAS": {
                "bit": 2,
                "description": "DMA Status"
              },
              "DCIS": {
                "bit": 1,
                "description": "Digest calculation completion interrupt               status"
              },
              "DINIS": {
                "bit": 0,
                "description": "Data input interrupt               status"
              }
            },
            "CSR0": {
              "CSR0": {
                "bit": 0,
                "description": "CSR0",
                "width": 32
              }
            },
            "CSR1": {
              "CSR1": {
                "bit": 0,
                "description": "CSR1",
                "width": 32
              }
            },
            "CSR2": {
              "CSR2": {
                "bit": 0,
                "description": "CSR2",
                "width": 32
              }
            },
            "CSR3": {
              "CSR3": {
                "bit": 0,
                "description": "CSR3",
                "width": 32
              }
            },
            "CSR4": {
              "CSR4": {
                "bit": 0,
                "description": "CSR4",
                "width": 32
              }
            },
            "CSR5": {
              "CSR5": {
                "bit": 0,
                "description": "CSR5",
                "width": 32
              }
            },
            "CSR6": {
              "CSR6": {
                "bit": 0,
                "description": "CSR6",
                "width": 32
              }
            },
            "CSR7": {
              "CSR7": {
                "bit": 0,
                "description": "CSR7",
                "width": 32
              }
            },
            "CSR8": {
              "CSR8": {
                "bit": 0,
                "description": "CSR8",
                "width": 32
              }
            },
            "CSR9": {
              "CSR9": {
                "bit": 0,
                "description": "CSR9",
                "width": 32
              }
            },
            "CSR10": {
              "CSR10": {
                "bit": 0,
                "description": "CSR10",
                "width": 32
              }
            },
            "CSR11": {
              "CSR11": {
                "bit": 0,
                "description": "CSR11",
                "width": 32
              }
            },
            "CSR12": {
              "CSR12": {
                "bit": 0,
                "description": "CSR12",
                "width": 32
              }
            },
            "CSR13": {
              "CSR13": {
                "bit": 0,
                "description": "CSR13",
                "width": 32
              }
            },
            "CSR14": {
              "CSR14": {
                "bit": 0,
                "description": "CSR14",
                "width": 32
              }
            },
            "CSR15": {
              "CSR15": {
                "bit": 0,
                "description": "CSR15",
                "width": 32
              }
            },
            "CSR16": {
              "CSR16": {
                "bit": 0,
                "description": "CSR16",
                "width": 32
              }
            },
            "CSR17": {
              "CSR17": {
                "bit": 0,
                "description": "CSR17",
                "width": 32
              }
            },
            "CSR18": {
              "CSR18": {
                "bit": 0,
                "description": "CSR18",
                "width": 32
              }
            },
            "CSR19": {
              "CSR19": {
                "bit": 0,
                "description": "CSR19",
                "width": 32
              }
            },
            "CSR20": {
              "CSR20": {
                "bit": 0,
                "description": "CSR20",
                "width": 32
              }
            },
            "CSR21": {
              "CSR21": {
                "bit": 0,
                "description": "CSR21",
                "width": 32
              }
            },
            "CSR22": {
              "CSR22": {
                "bit": 0,
                "description": "CSR22",
                "width": 32
              }
            },
            "CSR23": {
              "CSR23": {
                "bit": 0,
                "description": "CSR23",
                "width": 32
              }
            },
            "CSR24": {
              "CSR24": {
                "bit": 0,
                "description": "CSR24",
                "width": 32
              }
            },
            "CSR25": {
              "CSR25": {
                "bit": 0,
                "description": "CSR25",
                "width": 32
              }
            },
            "CSR26": {
              "CSR26": {
                "bit": 0,
                "description": "CSR26",
                "width": 32
              }
            },
            "CSR27": {
              "CSR27": {
                "bit": 0,
                "description": "CSR27",
                "width": 32
              }
            },
            "CSR28": {
              "CSR28": {
                "bit": 0,
                "description": "CSR28",
                "width": 32
              }
            },
            "CSR29": {
              "CSR29": {
                "bit": 0,
                "description": "CSR29",
                "width": 32
              }
            },
            "CSR30": {
              "CSR30": {
                "bit": 0,
                "description": "CSR30",
                "width": 32
              }
            },
            "CSR31": {
              "CSR31": {
                "bit": 0,
                "description": "CSR31",
                "width": 32
              }
            },
            "CSR32": {
              "CSR32": {
                "bit": 0,
                "description": "CSR32",
                "width": 32
              }
            },
            "CSR33": {
              "CSR33": {
                "bit": 0,
                "description": "CSR33",
                "width": 32
              }
            },
            "CSR34": {
              "CSR34": {
                "bit": 0,
                "description": "CSR34",
                "width": 32
              }
            },
            "CSR35": {
              "CSR35": {
                "bit": 0,
                "description": "CSR35",
                "width": 32
              }
            },
            "CSR36": {
              "CSR36": {
                "bit": 0,
                "description": "CSR36",
                "width": 32
              }
            },
            "CSR37": {
              "CSR37": {
                "bit": 0,
                "description": "CSR37",
                "width": 32
              }
            },
            "CSR38": {
              "CSR38": {
                "bit": 0,
                "description": "CSR38",
                "width": 32
              }
            },
            "CSR39": {
              "CSR39": {
                "bit": 0,
                "description": "CSR39",
                "width": 32
              }
            },
            "CSR40": {
              "CSR40": {
                "bit": 0,
                "description": "CSR40",
                "width": 32
              }
            },
            "CSR41": {
              "CSR41": {
                "bit": 0,
                "description": "CSR41",
                "width": 32
              }
            },
            "CSR42": {
              "CSR42": {
                "bit": 0,
                "description": "CSR42",
                "width": 32
              }
            },
            "CSR43": {
              "CSR43": {
                "bit": 0,
                "description": "CSR43",
                "width": 32
              }
            },
            "CSR44": {
              "CSR44": {
                "bit": 0,
                "description": "CSR44",
                "width": 32
              }
            },
            "CSR45": {
              "CSR45": {
                "bit": 0,
                "description": "CSR45",
                "width": 32
              }
            },
            "CSR46": {
              "CSR46": {
                "bit": 0,
                "description": "CSR46",
                "width": 32
              }
            },
            "CSR47": {
              "CSR47": {
                "bit": 0,
                "description": "CSR47",
                "width": 32
              }
            },
            "CSR48": {
              "CSR48": {
                "bit": 0,
                "description": "CSR48",
                "width": 32
              }
            },
            "CSR49": {
              "CSR49": {
                "bit": 0,
                "description": "CSR49",
                "width": 32
              }
            },
            "CSR50": {
              "CSR50": {
                "bit": 0,
                "description": "CSR50",
                "width": 32
              }
            },
            "CSR51": {
              "CSR51": {
                "bit": 0,
                "description": "CSR51",
                "width": 32
              }
            },
            "CSR52": {
              "CSR52": {
                "bit": 0,
                "description": "CSR52",
                "width": 32
              }
            },
            "CSR53": {
              "CSR53": {
                "bit": 0,
                "description": "CSR53",
                "width": 32
              }
            },
            "HASH_HR0": {
              "H0": {
                "bit": 0,
                "description": "H0",
                "width": 32
              }
            },
            "HASH_HR1": {
              "H1": {
                "bit": 0,
                "description": "H1",
                "width": 32
              }
            },
            "HASH_HR2": {
              "H2": {
                "bit": 0,
                "description": "H2",
                "width": 32
              }
            },
            "HASH_HR3": {
              "H3": {
                "bit": 0,
                "description": "H3",
                "width": 32
              }
            },
            "HASH_HR4": {
              "H4": {
                "bit": 0,
                "description": "H4",
                "width": 32
              }
            },
            "HASH_HR5": {
              "H5": {
                "bit": 0,
                "description": "H5",
                "width": 32
              }
            },
            "HASH_HR6": {
              "H6": {
                "bit": 0,
                "description": "H6",
                "width": 32
              }
            },
            "HASH_HR7": {
              "H7": {
                "bit": 0,
                "description": "H7",
                "width": 32
              }
            }
          }
        },
        "CRYPTO": {
          "instances": [
            {
              "name": "CRYP",
              "base": "0x50060000",
              "irq": 79
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "control register"
            },
            "SR": {
              "offset": "0x04",
              "size": 32,
              "description": "status register"
            },
            "DIN": {
              "offset": "0x08",
              "size": 32,
              "description": "data input register"
            },
            "DOUT": {
              "offset": "0x0C",
              "size": 32,
              "description": "data output register"
            },
            "DMACR": {
              "offset": "0x10",
              "size": 32,
              "description": "DMA control register"
            },
            "IMSCR": {
              "offset": "0x14",
              "size": 32,
              "description": "interrupt mask set/clear           register"
            },
            "RISR": {
              "offset": "0x18",
              "size": 32,
              "description": "raw interrupt status register"
            },
            "MISR": {
              "offset": "0x1C",
              "size": 32,
              "description": "masked interrupt status           register"
            },
            "K0LR": {
              "offset": "0x20",
              "size": 32,
              "description": "key registers"
            },
            "K0RR": {
              "offset": "0x24",
              "size": 32,
              "description": "key registers"
            },
            "K1LR": {
              "offset": "0x28",
              "size": 32,
              "description": "key registers"
            },
            "K1RR": {
              "offset": "0x2C",
              "size": 32,
              "description": "key registers"
            },
            "K2LR": {
              "offset": "0x30",
              "size": 32,
              "description": "key registers"
            },
            "K2RR": {
              "offset": "0x34",
              "size": 32,
              "description": "key registers"
            },
            "K3LR": {
              "offset": "0x38",
              "size": 32,
              "description": "key registers"
            },
            "K3RR": {
              "offset": "0x3C",
              "size": 32,
              "description": "key registers"
            },
            "IV0LR": {
              "offset": "0x40",
              "size": 32,
              "description": "initialization vector           registers"
            },
            "IV0RR": {
              "offset": "0x44",
              "size": 32,
              "description": "initialization vector           registers"
            },
            "IV1LR": {
              "offset": "0x48",
              "size": 32,
              "description": "initialization vector           registers"
            },
            "IV1RR": {
              "offset": "0x4C",
              "size": 32,
              "description": "initialization vector           registers"
            },
            "CSGCMCCM0R": {
              "offset": "0x50",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCMCCM1R": {
              "offset": "0x54",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCMCCM2R": {
              "offset": "0x58",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCMCCM3R": {
              "offset": "0x5C",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCMCCM4R": {
              "offset": "0x60",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCMCCM5R": {
              "offset": "0x64",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCMCCM6R": {
              "offset": "0x68",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCMCCM7R": {
              "offset": "0x6C",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCM0R": {
              "offset": "0x70",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCM1R": {
              "offset": "0x74",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCM2R": {
              "offset": "0x78",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCM3R": {
              "offset": "0x7C",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCM4R": {
              "offset": "0x80",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCM5R": {
              "offset": "0x84",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCM6R": {
              "offset": "0x88",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCM7R": {
              "offset": "0x8C",
              "size": 32,
              "description": "context swap register"
            }
          },
          "bits": {
            "CR": {
              "ALGODIR": {
                "bit": 2,
                "description": "Algorithm direction"
              },
              "ALGOMODE0": {
                "bit": 3,
                "description": "Algorithm mode",
                "width": 3
              },
              "DATATYPE": {
                "bit": 6,
                "description": "Data type selection",
                "width": 2
              },
              "KEYSIZE": {
                "bit": 8,
                "description": "Key size selection (AES mode               only)",
                "width": 2
              },
              "FFLUSH": {
                "bit": 14,
                "description": "FIFO flush"
              },
              "CRYPEN": {
                "bit": 15,
                "description": "Cryptographic processor               enable"
              },
              "GCM_CCMPH": {
                "bit": 16,
                "description": "GCM_CCMPH",
                "width": 2
              },
              "ALGOMODE3": {
                "bit": 19,
                "description": "ALGOMODE"
              }
            },
            "SR": {
              "BUSY": {
                "bit": 4,
                "description": "Busy bit"
              },
              "OFFU": {
                "bit": 3,
                "description": "Output FIFO full"
              },
              "OFNE": {
                "bit": 2,
                "description": "Output FIFO not empty"
              },
              "IFNF": {
                "bit": 1,
                "description": "Input FIFO not full"
              },
              "IFEM": {
                "bit": 0,
                "description": "Input FIFO empty"
              }
            },
            "DIN": {
              "DATAIN": {
                "bit": 0,
                "description": "Data input",
                "width": 32
              }
            },
            "DOUT": {
              "DATAOUT": {
                "bit": 0,
                "description": "Data output",
                "width": 32
              }
            },
            "DMACR": {
              "DOEN": {
                "bit": 1,
                "description": "DMA output enable"
              },
              "DIEN": {
                "bit": 0,
                "description": "DMA input enable"
              }
            },
            "IMSCR": {
              "OUTIM": {
                "bit": 1,
                "description": "Output FIFO service interrupt               mask"
              },
              "INIM": {
                "bit": 0,
                "description": "Input FIFO service interrupt               mask"
              }
            },
            "RISR": {
              "OUTRIS": {
                "bit": 1,
                "description": "Output FIFO service raw interrupt               status"
              },
              "INRIS": {
                "bit": 0,
                "description": "Input FIFO service raw interrupt               status"
              }
            },
            "MISR": {
              "OUTMIS": {
                "bit": 1,
                "description": "Output FIFO service masked interrupt               status"
              },
              "INMIS": {
                "bit": 0,
                "description": "Input FIFO service masked interrupt               status"
              }
            },
            "K0LR": {
              "b224": {
                "bit": 0,
                "description": "b224"
              },
              "b225": {
                "bit": 1,
                "description": "b225"
              },
              "b226": {
                "bit": 2,
                "description": "b226"
              },
              "b227": {
                "bit": 3,
                "description": "b227"
              },
              "b228": {
                "bit": 4,
                "description": "b228"
              },
              "b229": {
                "bit": 5,
                "description": "b229"
              },
              "b230": {
                "bit": 6,
                "description": "b230"
              },
              "b231": {
                "bit": 7,
                "description": "b231"
              },
              "b232": {
                "bit": 8,
                "description": "b232"
              },
              "b233": {
                "bit": 9,
                "description": "b233"
              },
              "b234": {
                "bit": 10,
                "description": "b234"
              },
              "b235": {
                "bit": 11,
                "description": "b235"
              },
              "b236": {
                "bit": 12,
                "description": "b236"
              },
              "b237": {
                "bit": 13,
                "description": "b237"
              },
              "b238": {
                "bit": 14,
                "description": "b238"
              },
              "b239": {
                "bit": 15,
                "description": "b239"
              },
              "b240": {
                "bit": 16,
                "description": "b240"
              },
              "b241": {
                "bit": 17,
                "description": "b241"
              },
              "b242": {
                "bit": 18,
                "description": "b242"
              },
              "b243": {
                "bit": 19,
                "description": "b243"
              },
              "b244": {
                "bit": 20,
                "description": "b244"
              },
              "b245": {
                "bit": 21,
                "description": "b245"
              },
              "b246": {
                "bit": 22,
                "description": "b246"
              },
              "b247": {
                "bit": 23,
                "description": "b247"
              },
              "b248": {
                "bit": 24,
                "description": "b248"
              },
              "b249": {
                "bit": 25,
                "description": "b249"
              },
              "b250": {
                "bit": 26,
                "description": "b250"
              },
              "b251": {
                "bit": 27,
                "description": "b251"
              },
              "b252": {
                "bit": 28,
                "description": "b252"
              },
              "b253": {
                "bit": 29,
                "description": "b253"
              },
              "b254": {
                "bit": 30,
                "description": "b254"
              },
              "b255": {
                "bit": 31,
                "description": "b255"
              }
            },
            "K0RR": {
              "b192": {
                "bit": 0,
                "description": "b192"
              },
              "b193": {
                "bit": 1,
                "description": "b193"
              },
              "b194": {
                "bit": 2,
                "description": "b194"
              },
              "b195": {
                "bit": 3,
                "description": "b195"
              },
              "b196": {
                "bit": 4,
                "description": "b196"
              },
              "b197": {
                "bit": 5,
                "description": "b197"
              },
              "b198": {
                "bit": 6,
                "description": "b198"
              },
              "b199": {
                "bit": 7,
                "description": "b199"
              },
              "b200": {
                "bit": 8,
                "description": "b200"
              },
              "b201": {
                "bit": 9,
                "description": "b201"
              },
              "b202": {
                "bit": 10,
                "description": "b202"
              },
              "b203": {
                "bit": 11,
                "description": "b203"
              },
              "b204": {
                "bit": 12,
                "description": "b204"
              },
              "b205": {
                "bit": 13,
                "description": "b205"
              },
              "b206": {
                "bit": 14,
                "description": "b206"
              },
              "b207": {
                "bit": 15,
                "description": "b207"
              },
              "b208": {
                "bit": 16,
                "description": "b208"
              },
              "b209": {
                "bit": 17,
                "description": "b209"
              },
              "b210": {
                "bit": 18,
                "description": "b210"
              },
              "b211": {
                "bit": 19,
                "description": "b211"
              },
              "b212": {
                "bit": 20,
                "description": "b212"
              },
              "b213": {
                "bit": 21,
                "description": "b213"
              },
              "b214": {
                "bit": 22,
                "description": "b214"
              },
              "b215": {
                "bit": 23,
                "description": "b215"
              },
              "b216": {
                "bit": 24,
                "description": "b216"
              },
              "b217": {
                "bit": 25,
                "description": "b217"
              },
              "b218": {
                "bit": 26,
                "description": "b218"
              },
              "b219": {
                "bit": 27,
                "description": "b219"
              },
              "b220": {
                "bit": 28,
                "description": "b220"
              },
              "b221": {
                "bit": 29,
                "description": "b221"
              },
              "b222": {
                "bit": 30,
                "description": "b222"
              },
              "b223": {
                "bit": 31,
                "description": "b223"
              }
            },
            "K1LR": {
              "b160": {
                "bit": 0,
                "description": "b160"
              },
              "b161": {
                "bit": 1,
                "description": "b161"
              },
              "b162": {
                "bit": 2,
                "description": "b162"
              },
              "b163": {
                "bit": 3,
                "description": "b163"
              },
              "b164": {
                "bit": 4,
                "description": "b164"
              },
              "b165": {
                "bit": 5,
                "description": "b165"
              },
              "b166": {
                "bit": 6,
                "description": "b166"
              },
              "b167": {
                "bit": 7,
                "description": "b167"
              },
              "b168": {
                "bit": 8,
                "description": "b168"
              },
              "b169": {
                "bit": 9,
                "description": "b169"
              },
              "b170": {
                "bit": 10,
                "description": "b170"
              },
              "b171": {
                "bit": 11,
                "description": "b171"
              },
              "b172": {
                "bit": 12,
                "description": "b172"
              },
              "b173": {
                "bit": 13,
                "description": "b173"
              },
              "b174": {
                "bit": 14,
                "description": "b174"
              },
              "b175": {
                "bit": 15,
                "description": "b175"
              },
              "b176": {
                "bit": 16,
                "description": "b176"
              },
              "b177": {
                "bit": 17,
                "description": "b177"
              },
              "b178": {
                "bit": 18,
                "description": "b178"
              },
              "b179": {
                "bit": 19,
                "description": "b179"
              },
              "b180": {
                "bit": 20,
                "description": "b180"
              },
              "b181": {
                "bit": 21,
                "description": "b181"
              },
              "b182": {
                "bit": 22,
                "description": "b182"
              },
              "b183": {
                "bit": 23,
                "description": "b183"
              },
              "b184": {
                "bit": 24,
                "description": "b184"
              },
              "b185": {
                "bit": 25,
                "description": "b185"
              },
              "b186": {
                "bit": 26,
                "description": "b186"
              },
              "b187": {
                "bit": 27,
                "description": "b187"
              },
              "b188": {
                "bit": 28,
                "description": "b188"
              },
              "b189": {
                "bit": 29,
                "description": "b189"
              },
              "b190": {
                "bit": 30,
                "description": "b190"
              },
              "b191": {
                "bit": 31,
                "description": "b191"
              }
            },
            "K1RR": {
              "b128": {
                "bit": 0,
                "description": "b128"
              },
              "b129": {
                "bit": 1,
                "description": "b129"
              },
              "b130": {
                "bit": 2,
                "description": "b130"
              },
              "b131": {
                "bit": 3,
                "description": "b131"
              },
              "b132": {
                "bit": 4,
                "description": "b132"
              },
              "b133": {
                "bit": 5,
                "description": "b133"
              },
              "b134": {
                "bit": 6,
                "description": "b134"
              },
              "b135": {
                "bit": 7,
                "description": "b135"
              },
              "b136": {
                "bit": 8,
                "description": "b136"
              },
              "b137": {
                "bit": 9,
                "description": "b137"
              },
              "b138": {
                "bit": 10,
                "description": "b138"
              },
              "b139": {
                "bit": 11,
                "description": "b139"
              },
              "b140": {
                "bit": 12,
                "description": "b140"
              },
              "b141": {
                "bit": 13,
                "description": "b141"
              },
              "b142": {
                "bit": 14,
                "description": "b142"
              },
              "b143": {
                "bit": 15,
                "description": "b143"
              },
              "b144": {
                "bit": 16,
                "description": "b144"
              },
              "b145": {
                "bit": 17,
                "description": "b145"
              },
              "b146": {
                "bit": 18,
                "description": "b146"
              },
              "b147": {
                "bit": 19,
                "description": "b147"
              },
              "b148": {
                "bit": 20,
                "description": "b148"
              },
              "b149": {
                "bit": 21,
                "description": "b149"
              },
              "b150": {
                "bit": 22,
                "description": "b150"
              },
              "b151": {
                "bit": 23,
                "description": "b151"
              },
              "b152": {
                "bit": 24,
                "description": "b152"
              },
              "b153": {
                "bit": 25,
                "description": "b153"
              },
              "b154": {
                "bit": 26,
                "description": "b154"
              },
              "b155": {
                "bit": 27,
                "description": "b155"
              },
              "b156": {
                "bit": 28,
                "description": "b156"
              },
              "b157": {
                "bit": 29,
                "description": "b157"
              },
              "b158": {
                "bit": 30,
                "description": "b158"
              },
              "b159": {
                "bit": 31,
                "description": "b159"
              }
            },
            "K2LR": {
              "b96": {
                "bit": 0,
                "description": "b96"
              },
              "b97": {
                "bit": 1,
                "description": "b97"
              },
              "b98": {
                "bit": 2,
                "description": "b98"
              },
              "b99": {
                "bit": 3,
                "description": "b99"
              },
              "b100": {
                "bit": 4,
                "description": "b100"
              },
              "b101": {
                "bit": 5,
                "description": "b101"
              },
              "b102": {
                "bit": 6,
                "description": "b102"
              },
              "b103": {
                "bit": 7,
                "description": "b103"
              },
              "b104": {
                "bit": 8,
                "description": "b104"
              },
              "b105": {
                "bit": 9,
                "description": "b105"
              },
              "b106": {
                "bit": 10,
                "description": "b106"
              },
              "b107": {
                "bit": 11,
                "description": "b107"
              },
              "b108": {
                "bit": 12,
                "description": "b108"
              },
              "b109": {
                "bit": 13,
                "description": "b109"
              },
              "b110": {
                "bit": 14,
                "description": "b110"
              },
              "b111": {
                "bit": 15,
                "description": "b111"
              },
              "b112": {
                "bit": 16,
                "description": "b112"
              },
              "b113": {
                "bit": 17,
                "description": "b113"
              },
              "b114": {
                "bit": 18,
                "description": "b114"
              },
              "b115": {
                "bit": 19,
                "description": "b115"
              },
              "b116": {
                "bit": 20,
                "description": "b116"
              },
              "b117": {
                "bit": 21,
                "description": "b117"
              },
              "b118": {
                "bit": 22,
                "description": "b118"
              },
              "b119": {
                "bit": 23,
                "description": "b119"
              },
              "b120": {
                "bit": 24,
                "description": "b120"
              },
              "b121": {
                "bit": 25,
                "description": "b121"
              },
              "b122": {
                "bit": 26,
                "description": "b122"
              },
              "b123": {
                "bit": 27,
                "description": "b123"
              },
              "b124": {
                "bit": 28,
                "description": "b124"
              },
              "b125": {
                "bit": 29,
                "description": "b125"
              },
              "b126": {
                "bit": 30,
                "description": "b126"
              },
              "b127": {
                "bit": 31,
                "description": "b127"
              }
            },
            "K2RR": {
              "b64": {
                "bit": 0,
                "description": "b64"
              },
              "b65": {
                "bit": 1,
                "description": "b65"
              },
              "b66": {
                "bit": 2,
                "description": "b66"
              },
              "b67": {
                "bit": 3,
                "description": "b67"
              },
              "b68": {
                "bit": 4,
                "description": "b68"
              },
              "b69": {
                "bit": 5,
                "description": "b69"
              },
              "b70": {
                "bit": 6,
                "description": "b70"
              },
              "b71": {
                "bit": 7,
                "description": "b71"
              },
              "b72": {
                "bit": 8,
                "description": "b72"
              },
              "b73": {
                "bit": 9,
                "description": "b73"
              },
              "b74": {
                "bit": 10,
                "description": "b74"
              },
              "b75": {
                "bit": 11,
                "description": "b75"
              },
              "b76": {
                "bit": 12,
                "description": "b76"
              },
              "b77": {
                "bit": 13,
                "description": "b77"
              },
              "b78": {
                "bit": 14,
                "description": "b78"
              },
              "b79": {
                "bit": 15,
                "description": "b79"
              },
              "b80": {
                "bit": 16,
                "description": "b80"
              },
              "b81": {
                "bit": 17,
                "description": "b81"
              },
              "b82": {
                "bit": 18,
                "description": "b82"
              },
              "b83": {
                "bit": 19,
                "description": "b83"
              },
              "b84": {
                "bit": 20,
                "description": "b84"
              },
              "b85": {
                "bit": 21,
                "description": "b85"
              },
              "b86": {
                "bit": 22,
                "description": "b86"
              },
              "b87": {
                "bit": 23,
                "description": "b87"
              },
              "b88": {
                "bit": 24,
                "description": "b88"
              },
              "b89": {
                "bit": 25,
                "description": "b89"
              },
              "b90": {
                "bit": 26,
                "description": "b90"
              },
              "b91": {
                "bit": 27,
                "description": "b91"
              },
              "b92": {
                "bit": 28,
                "description": "b92"
              },
              "b93": {
                "bit": 29,
                "description": "b93"
              },
              "b94": {
                "bit": 30,
                "description": "b94"
              },
              "b95": {
                "bit": 31,
                "description": "b95"
              }
            },
            "K3LR": {
              "b32": {
                "bit": 0,
                "description": "b32"
              },
              "b33": {
                "bit": 1,
                "description": "b33"
              },
              "b34": {
                "bit": 2,
                "description": "b34"
              },
              "b35": {
                "bit": 3,
                "description": "b35"
              },
              "b36": {
                "bit": 4,
                "description": "b36"
              },
              "b37": {
                "bit": 5,
                "description": "b37"
              },
              "b38": {
                "bit": 6,
                "description": "b38"
              },
              "b39": {
                "bit": 7,
                "description": "b39"
              },
              "b40": {
                "bit": 8,
                "description": "b40"
              },
              "b41": {
                "bit": 9,
                "description": "b41"
              },
              "b42": {
                "bit": 10,
                "description": "b42"
              },
              "b43": {
                "bit": 11,
                "description": "b43"
              },
              "b44": {
                "bit": 12,
                "description": "b44"
              },
              "b45": {
                "bit": 13,
                "description": "b45"
              },
              "b46": {
                "bit": 14,
                "description": "b46"
              },
              "b47": {
                "bit": 15,
                "description": "b47"
              },
              "b48": {
                "bit": 16,
                "description": "b48"
              },
              "b49": {
                "bit": 17,
                "description": "b49"
              },
              "b50": {
                "bit": 18,
                "description": "b50"
              },
              "b51": {
                "bit": 19,
                "description": "b51"
              },
              "b52": {
                "bit": 20,
                "description": "b52"
              },
              "b53": {
                "bit": 21,
                "description": "b53"
              },
              "b54": {
                "bit": 22,
                "description": "b54"
              },
              "b55": {
                "bit": 23,
                "description": "b55"
              },
              "b56": {
                "bit": 24,
                "description": "b56"
              },
              "b57": {
                "bit": 25,
                "description": "b57"
              },
              "b58": {
                "bit": 26,
                "description": "b58"
              },
              "b59": {
                "bit": 27,
                "description": "b59"
              },
              "b60": {
                "bit": 28,
                "description": "b60"
              },
              "b61": {
                "bit": 29,
                "description": "b61"
              },
              "b62": {
                "bit": 30,
                "description": "b62"
              },
              "b63": {
                "bit": 31,
                "description": "b63"
              }
            },
            "K3RR": {
              "b0": {
                "bit": 0,
                "description": "b0"
              },
              "b1": {
                "bit": 1,
                "description": "b1"
              },
              "b2": {
                "bit": 2,
                "description": "b2"
              },
              "b3": {
                "bit": 3,
                "description": "b3"
              },
              "b4": {
                "bit": 4,
                "description": "b4"
              },
              "b5": {
                "bit": 5,
                "description": "b5"
              },
              "b6": {
                "bit": 6,
                "description": "b6"
              },
              "b7": {
                "bit": 7,
                "description": "b7"
              },
              "b8": {
                "bit": 8,
                "description": "b8"
              },
              "b9": {
                "bit": 9,
                "description": "b9"
              },
              "b10": {
                "bit": 10,
                "description": "b10"
              },
              "b11": {
                "bit": 11,
                "description": "b11"
              },
              "b12": {
                "bit": 12,
                "description": "b12"
              },
              "b13": {
                "bit": 13,
                "description": "b13"
              },
              "b14": {
                "bit": 14,
                "description": "b14"
              },
              "b15": {
                "bit": 15,
                "description": "b15"
              },
              "b16": {
                "bit": 16,
                "description": "b16"
              },
              "b17": {
                "bit": 17,
                "description": "b17"
              },
              "b18": {
                "bit": 18,
                "description": "b18"
              },
              "b19": {
                "bit": 19,
                "description": "b19"
              },
              "b20": {
                "bit": 20,
                "description": "b20"
              },
              "b21": {
                "bit": 21,
                "description": "b21"
              },
              "b22": {
                "bit": 22,
                "description": "b22"
              },
              "b23": {
                "bit": 23,
                "description": "b23"
              },
              "b24": {
                "bit": 24,
                "description": "b24"
              },
              "b25": {
                "bit": 25,
                "description": "b25"
              },
              "b26": {
                "bit": 26,
                "description": "b26"
              },
              "b27": {
                "bit": 27,
                "description": "b27"
              },
              "b28": {
                "bit": 28,
                "description": "b28"
              },
              "b29": {
                "bit": 29,
                "description": "b29"
              },
              "b30": {
                "bit": 30,
                "description": "b30"
              },
              "b31": {
                "bit": 31,
                "description": "b31"
              }
            },
            "IV0LR": {
              "IV31": {
                "bit": 0,
                "description": "IV31"
              },
              "IV30": {
                "bit": 1,
                "description": "IV30"
              },
              "IV29": {
                "bit": 2,
                "description": "IV29"
              },
              "IV28": {
                "bit": 3,
                "description": "IV28"
              },
              "IV27": {
                "bit": 4,
                "description": "IV27"
              },
              "IV26": {
                "bit": 5,
                "description": "IV26"
              },
              "IV25": {
                "bit": 6,
                "description": "IV25"
              },
              "IV24": {
                "bit": 7,
                "description": "IV24"
              },
              "IV23": {
                "bit": 8,
                "description": "IV23"
              },
              "IV22": {
                "bit": 9,
                "description": "IV22"
              },
              "IV21": {
                "bit": 10,
                "description": "IV21"
              },
              "IV20": {
                "bit": 11,
                "description": "IV20"
              },
              "IV19": {
                "bit": 12,
                "description": "IV19"
              },
              "IV18": {
                "bit": 13,
                "description": "IV18"
              },
              "IV17": {
                "bit": 14,
                "description": "IV17"
              },
              "IV16": {
                "bit": 15,
                "description": "IV16"
              },
              "IV15": {
                "bit": 16,
                "description": "IV15"
              },
              "IV14": {
                "bit": 17,
                "description": "IV14"
              },
              "IV13": {
                "bit": 18,
                "description": "IV13"
              },
              "IV12": {
                "bit": 19,
                "description": "IV12"
              },
              "IV11": {
                "bit": 20,
                "description": "IV11"
              },
              "IV10": {
                "bit": 21,
                "description": "IV10"
              },
              "IV9": {
                "bit": 22,
                "description": "IV9"
              },
              "IV8": {
                "bit": 23,
                "description": "IV8"
              },
              "IV7": {
                "bit": 24,
                "description": "IV7"
              },
              "IV6": {
                "bit": 25,
                "description": "IV6"
              },
              "IV5": {
                "bit": 26,
                "description": "IV5"
              },
              "IV4": {
                "bit": 27,
                "description": "IV4"
              },
              "IV3": {
                "bit": 28,
                "description": "IV3"
              },
              "IV2": {
                "bit": 29,
                "description": "IV2"
              },
              "IV1": {
                "bit": 30,
                "description": "IV1"
              },
              "IV0": {
                "bit": 31,
                "description": "IV0"
              }
            },
            "IV0RR": {
              "IV63": {
                "bit": 0,
                "description": "IV63"
              },
              "IV62": {
                "bit": 1,
                "description": "IV62"
              },
              "IV61": {
                "bit": 2,
                "description": "IV61"
              },
              "IV60": {
                "bit": 3,
                "description": "IV60"
              },
              "IV59": {
                "bit": 4,
                "description": "IV59"
              },
              "IV58": {
                "bit": 5,
                "description": "IV58"
              },
              "IV57": {
                "bit": 6,
                "description": "IV57"
              },
              "IV56": {
                "bit": 7,
                "description": "IV56"
              },
              "IV55": {
                "bit": 8,
                "description": "IV55"
              },
              "IV54": {
                "bit": 9,
                "description": "IV54"
              },
              "IV53": {
                "bit": 10,
                "description": "IV53"
              },
              "IV52": {
                "bit": 11,
                "description": "IV52"
              },
              "IV51": {
                "bit": 12,
                "description": "IV51"
              },
              "IV50": {
                "bit": 13,
                "description": "IV50"
              },
              "IV49": {
                "bit": 14,
                "description": "IV49"
              },
              "IV48": {
                "bit": 15,
                "description": "IV48"
              },
              "IV47": {
                "bit": 16,
                "description": "IV47"
              },
              "IV46": {
                "bit": 17,
                "description": "IV46"
              },
              "IV45": {
                "bit": 18,
                "description": "IV45"
              },
              "IV44": {
                "bit": 19,
                "description": "IV44"
              },
              "IV43": {
                "bit": 20,
                "description": "IV43"
              },
              "IV42": {
                "bit": 21,
                "description": "IV42"
              },
              "IV41": {
                "bit": 22,
                "description": "IV41"
              },
              "IV40": {
                "bit": 23,
                "description": "IV40"
              },
              "IV39": {
                "bit": 24,
                "description": "IV39"
              },
              "IV38": {
                "bit": 25,
                "description": "IV38"
              },
              "IV37": {
                "bit": 26,
                "description": "IV37"
              },
              "IV36": {
                "bit": 27,
                "description": "IV36"
              },
              "IV35": {
                "bit": 28,
                "description": "IV35"
              },
              "IV34": {
                "bit": 29,
                "description": "IV34"
              },
              "IV33": {
                "bit": 30,
                "description": "IV33"
              },
              "IV32": {
                "bit": 31,
                "description": "IV32"
              }
            },
            "IV1LR": {
              "IV95": {
                "bit": 0,
                "description": "IV95"
              },
              "IV94": {
                "bit": 1,
                "description": "IV94"
              },
              "IV93": {
                "bit": 2,
                "description": "IV93"
              },
              "IV92": {
                "bit": 3,
                "description": "IV92"
              },
              "IV91": {
                "bit": 4,
                "description": "IV91"
              },
              "IV90": {
                "bit": 5,
                "description": "IV90"
              },
              "IV89": {
                "bit": 6,
                "description": "IV89"
              },
              "IV88": {
                "bit": 7,
                "description": "IV88"
              },
              "IV87": {
                "bit": 8,
                "description": "IV87"
              },
              "IV86": {
                "bit": 9,
                "description": "IV86"
              },
              "IV85": {
                "bit": 10,
                "description": "IV85"
              },
              "IV84": {
                "bit": 11,
                "description": "IV84"
              },
              "IV83": {
                "bit": 12,
                "description": "IV83"
              },
              "IV82": {
                "bit": 13,
                "description": "IV82"
              },
              "IV81": {
                "bit": 14,
                "description": "IV81"
              },
              "IV80": {
                "bit": 15,
                "description": "IV80"
              },
              "IV79": {
                "bit": 16,
                "description": "IV79"
              },
              "IV78": {
                "bit": 17,
                "description": "IV78"
              },
              "IV77": {
                "bit": 18,
                "description": "IV77"
              },
              "IV76": {
                "bit": 19,
                "description": "IV76"
              },
              "IV75": {
                "bit": 20,
                "description": "IV75"
              },
              "IV74": {
                "bit": 21,
                "description": "IV74"
              },
              "IV73": {
                "bit": 22,
                "description": "IV73"
              },
              "IV72": {
                "bit": 23,
                "description": "IV72"
              },
              "IV71": {
                "bit": 24,
                "description": "IV71"
              },
              "IV70": {
                "bit": 25,
                "description": "IV70"
              },
              "IV69": {
                "bit": 26,
                "description": "IV69"
              },
              "IV68": {
                "bit": 27,
                "description": "IV68"
              },
              "IV67": {
                "bit": 28,
                "description": "IV67"
              },
              "IV66": {
                "bit": 29,
                "description": "IV66"
              },
              "IV65": {
                "bit": 30,
                "description": "IV65"
              },
              "IV64": {
                "bit": 31,
                "description": "IV64"
              }
            },
            "IV1RR": {
              "IV127": {
                "bit": 0,
                "description": "IV127"
              },
              "IV126": {
                "bit": 1,
                "description": "IV126"
              },
              "IV125": {
                "bit": 2,
                "description": "IV125"
              },
              "IV124": {
                "bit": 3,
                "description": "IV124"
              },
              "IV123": {
                "bit": 4,
                "description": "IV123"
              },
              "IV122": {
                "bit": 5,
                "description": "IV122"
              },
              "IV121": {
                "bit": 6,
                "description": "IV121"
              },
              "IV120": {
                "bit": 7,
                "description": "IV120"
              },
              "IV119": {
                "bit": 8,
                "description": "IV119"
              },
              "IV118": {
                "bit": 9,
                "description": "IV118"
              },
              "IV117": {
                "bit": 10,
                "description": "IV117"
              },
              "IV116": {
                "bit": 11,
                "description": "IV116"
              },
              "IV115": {
                "bit": 12,
                "description": "IV115"
              },
              "IV114": {
                "bit": 13,
                "description": "IV114"
              },
              "IV113": {
                "bit": 14,
                "description": "IV113"
              },
              "IV112": {
                "bit": 15,
                "description": "IV112"
              },
              "IV111": {
                "bit": 16,
                "description": "IV111"
              },
              "IV110": {
                "bit": 17,
                "description": "IV110"
              },
              "IV109": {
                "bit": 18,
                "description": "IV109"
              },
              "IV108": {
                "bit": 19,
                "description": "IV108"
              },
              "IV107": {
                "bit": 20,
                "description": "IV107"
              },
              "IV106": {
                "bit": 21,
                "description": "IV106"
              },
              "IV105": {
                "bit": 22,
                "description": "IV105"
              },
              "IV104": {
                "bit": 23,
                "description": "IV104"
              },
              "IV103": {
                "bit": 24,
                "description": "IV103"
              },
              "IV102": {
                "bit": 25,
                "description": "IV102"
              },
              "IV101": {
                "bit": 26,
                "description": "IV101"
              },
              "IV100": {
                "bit": 27,
                "description": "IV100"
              },
              "IV99": {
                "bit": 28,
                "description": "IV99"
              },
              "IV98": {
                "bit": 29,
                "description": "IV98"
              },
              "IV97": {
                "bit": 30,
                "description": "IV97"
              },
              "IV96": {
                "bit": 31,
                "description": "IV96"
              }
            },
            "CSGCMCCM0R": {
              "CSGCMCCM0R": {
                "bit": 0,
                "description": "CSGCMCCM0R",
                "width": 32
              }
            },
            "CSGCMCCM1R": {
              "CSGCMCCM1R": {
                "bit": 0,
                "description": "CSGCMCCM1R",
                "width": 32
              }
            },
            "CSGCMCCM2R": {
              "CSGCMCCM2R": {
                "bit": 0,
                "description": "CSGCMCCM2R",
                "width": 32
              }
            },
            "CSGCMCCM3R": {
              "CSGCMCCM3R": {
                "bit": 0,
                "description": "CSGCMCCM3R",
                "width": 32
              }
            },
            "CSGCMCCM4R": {
              "CSGCMCCM4R": {
                "bit": 0,
                "description": "CSGCMCCM4R",
                "width": 32
              }
            },
            "CSGCMCCM5R": {
              "CSGCMCCM5R": {
                "bit": 0,
                "description": "CSGCMCCM5R",
                "width": 32
              }
            },
            "CSGCMCCM6R": {
              "CSGCMCCM6R": {
                "bit": 0,
                "description": "CSGCMCCM6R",
                "width": 32
              }
            },
            "CSGCMCCM7R": {
              "CSGCMCCM7R": {
                "bit": 0,
                "description": "CSGCMCCM7R",
                "width": 32
              }
            },
            "CSGCM0R": {
              "CSGCM0R": {
                "bit": 0,
                "description": "CSGCM0R",
                "width": 32
              }
            },
            "CSGCM1R": {
              "CSGCM1R": {
                "bit": 0,
                "description": "CSGCM1R",
                "width": 32
              }
            },
            "CSGCM2R": {
              "CSGCM2R": {
                "bit": 0,
                "description": "CSGCM2R",
                "width": 32
              }
            },
            "CSGCM3R": {
              "CSGCM3R": {
                "bit": 0,
                "description": "CSGCM3R",
                "width": 32
              }
            },
            "CSGCM4R": {
              "CSGCM4R": {
                "bit": 0,
                "description": "CSGCM4R",
                "width": 32
              }
            },
            "CSGCM5R": {
              "CSGCM5R": {
                "bit": 0,
                "description": "CSGCM5R",
                "width": 32
              }
            },
            "CSGCM6R": {
              "CSGCM6R": {
                "bit": 0,
                "description": "CSGCM6R",
                "width": 32
              }
            },
            "CSGCM7R": {
              "CSGCM7R": {
                "bit": 0,
                "description": "CSGCM7R",
                "width": 32
              }
            }
          }
        },
        "DCMI": {
          "instances": [
            {
              "name": "DCMI",
              "base": "0x50050000",
              "irq": 78
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "control register 1"
            },
            "SR": {
              "offset": "0x04",
              "size": 32,
              "description": "status register"
            },
            "RIS": {
              "offset": "0x08",
              "size": 32,
              "description": "raw interrupt status register"
            },
            "IER": {
              "offset": "0x0C",
              "size": 32,
              "description": "interrupt enable register"
            },
            "MIS": {
              "offset": "0x10",
              "size": 32,
              "description": "masked interrupt status           register"
            },
            "ICR": {
              "offset": "0x14",
              "size": 32,
              "description": "interrupt clear register"
            },
            "ESCR": {
              "offset": "0x18",
              "size": 32,
              "description": "embedded synchronization code           register"
            },
            "ESUR": {
              "offset": "0x1C",
              "size": 32,
              "description": "embedded synchronization unmask           register"
            },
            "CWSTRT": {
              "offset": "0x20",
              "size": 32,
              "description": "crop window start"
            },
            "CWSIZE": {
              "offset": "0x24",
              "size": 32,
              "description": "crop window size"
            },
            "DR": {
              "offset": "0x28",
              "size": 32,
              "description": "data register"
            }
          },
          "bits": {
            "CR": {
              "ENABLE": {
                "bit": 14,
                "description": "DCMI enable"
              },
              "EDM": {
                "bit": 10,
                "description": "Extended data mode",
                "width": 2
              },
              "FCRC": {
                "bit": 8,
                "description": "Frame capture rate control",
                "width": 2
              },
              "VSPOL": {
                "bit": 7,
                "description": "Vertical synchronization               polarity"
              },
              "HSPOL": {
                "bit": 6,
                "description": "Horizontal synchronization               polarity"
              },
              "PCKPOL": {
                "bit": 5,
                "description": "Pixel clock polarity"
              },
              "ESS": {
                "bit": 4,
                "description": "Embedded synchronization               select"
              },
              "JPEG": {
                "bit": 3,
                "description": "JPEG format"
              },
              "CROP": {
                "bit": 2,
                "description": "Crop feature"
              },
              "CM": {
                "bit": 1,
                "description": "Capture mode"
              },
              "CAPTURE": {
                "bit": 0,
                "description": "Capture enable"
              }
            },
            "SR": {
              "FNE": {
                "bit": 2,
                "description": "FIFO not empty"
              },
              "VSYNC": {
                "bit": 1,
                "description": "VSYNC"
              },
              "HSYNC": {
                "bit": 0,
                "description": "HSYNC"
              }
            },
            "RIS": {
              "LINE_RIS": {
                "bit": 4,
                "description": "Line raw interrupt status"
              },
              "VSYNC_RIS": {
                "bit": 3,
                "description": "VSYNC raw interrupt status"
              },
              "ERR_RIS": {
                "bit": 2,
                "description": "Synchronization error raw interrupt               status"
              },
              "OVR_RIS": {
                "bit": 1,
                "description": "Overrun raw interrupt               status"
              },
              "FRAME_RIS": {
                "bit": 0,
                "description": "Capture complete raw interrupt               status"
              }
            },
            "IER": {
              "LINE_IE": {
                "bit": 4,
                "description": "Line interrupt enable"
              },
              "VSYNC_IE": {
                "bit": 3,
                "description": "VSYNC interrupt enable"
              },
              "ERR_IE": {
                "bit": 2,
                "description": "Synchronization error interrupt               enable"
              },
              "OVR_IE": {
                "bit": 1,
                "description": "Overrun interrupt enable"
              },
              "FRAME_IE": {
                "bit": 0,
                "description": "Capture complete interrupt               enable"
              }
            },
            "MIS": {
              "LINE_MIS": {
                "bit": 4,
                "description": "Line masked interrupt               status"
              },
              "VSYNC_MIS": {
                "bit": 3,
                "description": "VSYNC masked interrupt               status"
              },
              "ERR_MIS": {
                "bit": 2,
                "description": "Synchronization error masked interrupt               status"
              },
              "OVR_MIS": {
                "bit": 1,
                "description": "Overrun masked interrupt               status"
              },
              "FRAME_MIS": {
                "bit": 0,
                "description": "Capture complete masked interrupt               status"
              }
            },
            "ICR": {
              "LINE_ISC": {
                "bit": 4,
                "description": "line interrupt status               clear"
              },
              "VSYNC_ISC": {
                "bit": 3,
                "description": "Vertical synch interrupt status               clear"
              },
              "ERR_ISC": {
                "bit": 2,
                "description": "Synchronization error interrupt status               clear"
              },
              "OVR_ISC": {
                "bit": 1,
                "description": "Overrun interrupt status               clear"
              },
              "FRAME_ISC": {
                "bit": 0,
                "description": "Capture complete interrupt status               clear"
              }
            },
            "ESCR": {
              "FEC": {
                "bit": 24,
                "description": "Frame end delimiter code",
                "width": 8
              },
              "LEC": {
                "bit": 16,
                "description": "Line end delimiter code",
                "width": 8
              },
              "LSC": {
                "bit": 8,
                "description": "Line start delimiter code",
                "width": 8
              },
              "FSC": {
                "bit": 0,
                "description": "Frame start delimiter code",
                "width": 8
              }
            },
            "ESUR": {
              "FEU": {
                "bit": 24,
                "description": "Frame end delimiter unmask",
                "width": 8
              },
              "LEU": {
                "bit": 16,
                "description": "Line end delimiter unmask",
                "width": 8
              },
              "LSU": {
                "bit": 8,
                "description": "Line start delimiter               unmask",
                "width": 8
              },
              "FSU": {
                "bit": 0,
                "description": "Frame start delimiter               unmask",
                "width": 8
              }
            },
            "CWSTRT": {
              "VST": {
                "bit": 16,
                "description": "Vertical start line count",
                "width": 13
              },
              "HOFFCNT": {
                "bit": 0,
                "description": "Horizontal offset count",
                "width": 14
              }
            },
            "CWSIZE": {
              "VLINE": {
                "bit": 16,
                "description": "Vertical line count",
                "width": 14
              },
              "CAPCNT": {
                "bit": 0,
                "description": "Capture count",
                "width": 14
              }
            },
            "DR": {
              "Byte3": {
                "bit": 24,
                "description": "Data byte 3",
                "width": 8
              },
              "Byte2": {
                "bit": 16,
                "description": "Data byte 2",
                "width": 8
              },
              "Byte1": {
                "bit": 8,
                "description": "Data byte 1",
                "width": 8
              },
              "Byte0": {
                "bit": 0,
                "description": "Data byte 0",
                "width": 8
              }
            }
          }
        },
        "FMC": {
          "instances": [
            {
              "name": "FMC",
              "base": "0xA0000000",
              "irq": 48
            }
          ],
          "registers": {
            "BCR1": {
              "offset": "0x00",
              "size": 32,
              "description": "SRAM/NOR-Flash chip-select control register           1"
            },
            "BTR1": {
              "offset": "0x04",
              "size": 32,
              "description": "SRAM/NOR-Flash chip-select timing register           1"
            },
            "BCR2": {
              "offset": "0x08",
              "size": 32,
              "description": "SRAM/NOR-Flash chip-select control register           2"
            },
            "BTR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "SRAM/NOR-Flash chip-select timing register           2"
            },
            "BCR3": {
              "offset": "0x10",
              "size": 32,
              "description": "SRAM/NOR-Flash chip-select control register           3"
            },
            "BTR3": {
              "offset": "0x14",
              "size": 32,
              "description": "SRAM/NOR-Flash chip-select timing register           3"
            },
            "BCR4": {
              "offset": "0x18",
              "size": 32,
              "description": "SRAM/NOR-Flash chip-select control register           4"
            },
            "BTR4": {
              "offset": "0x1C",
              "size": 32,
              "description": "SRAM/NOR-Flash chip-select timing register           4"
            },
            "PCR": {
              "offset": "0x80",
              "size": 32,
              "description": "PC Card/NAND Flash control           register"
            },
            "SR": {
              "offset": "0x84",
              "size": 32,
              "description": "FIFO status and interrupt           register"
            },
            "PMEM": {
              "offset": "0x88",
              "size": 32,
              "description": "Common memory space timing           register"
            },
            "PATT": {
              "offset": "0x8C",
              "size": 32,
              "description": "Attribute memory space timing           register"
            },
            "ECCR": {
              "offset": "0x94",
              "size": 32,
              "description": "ECC result register"
            },
            "BWTR1": {
              "offset": "0x104",
              "size": 32,
              "description": "SRAM/NOR-Flash write timing registers           1"
            },
            "BWTR2": {
              "offset": "0x10C",
              "size": 32,
              "description": "SRAM/NOR-Flash write timing registers           2"
            },
            "BWTR3": {
              "offset": "0x114",
              "size": 32,
              "description": "SRAM/NOR-Flash write timing registers           3"
            },
            "BWTR4": {
              "offset": "0x11C",
              "size": 32,
              "description": "SRAM/NOR-Flash write timing registers           4"
            },
            "SDCR1": {
              "offset": "0x140",
              "size": 32,
              "description": "SDRAM Control Register 1"
            },
            "SDCR2": {
              "offset": "0x144",
              "size": 32,
              "description": "SDRAM Control Register 2"
            },
            "SDTR1": {
              "offset": "0x148",
              "size": 32,
              "description": "SDRAM Timing register 1"
            },
            "SDTR2": {
              "offset": "0x14C",
              "size": 32,
              "description": "SDRAM Timing register 2"
            },
            "SDCMR": {
              "offset": "0x150",
              "size": 32,
              "description": "SDRAM Command Mode register"
            },
            "SDRTR": {
              "offset": "0x154",
              "size": 32,
              "description": "SDRAM Refresh Timer register"
            },
            "SDSR": {
              "offset": "0x158",
              "size": 32,
              "description": "SDRAM Status register"
            }
          },
          "bits": {
            "BCR1": {
              "CCLKEN": {
                "bit": 20,
                "description": "CCLKEN"
              },
              "CBURSTRW": {
                "bit": 19,
                "description": "CBURSTRW"
              },
              "ASYNCWAIT": {
                "bit": 15,
                "description": "ASYNCWAIT"
              },
              "EXTMOD": {
                "bit": 14,
                "description": "EXTMOD"
              },
              "WAITEN": {
                "bit": 13,
                "description": "WAITEN"
              },
              "WREN": {
                "bit": 12,
                "description": "WREN"
              },
              "WAITCFG": {
                "bit": 11,
                "description": "WAITCFG"
              },
              "WAITPOL": {
                "bit": 9,
                "description": "WAITPOL"
              },
              "BURSTEN": {
                "bit": 8,
                "description": "BURSTEN"
              },
              "FACCEN": {
                "bit": 6,
                "description": "FACCEN"
              },
              "MWID": {
                "bit": 4,
                "description": "MWID",
                "width": 2
              },
              "MTYP": {
                "bit": 2,
                "description": "MTYP",
                "width": 2
              },
              "MUXEN": {
                "bit": 1,
                "description": "MUXEN"
              },
              "MBKEN": {
                "bit": 0,
                "description": "MBKEN"
              }
            },
            "BTR1": {
              "ACCMOD": {
                "bit": 28,
                "description": "ACCMOD",
                "width": 2
              },
              "DATLAT": {
                "bit": 24,
                "description": "DATLAT",
                "width": 4
              },
              "CLKDIV": {
                "bit": 20,
                "description": "CLKDIV",
                "width": 4
              },
              "BUSTURN": {
                "bit": 16,
                "description": "BUSTURN",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "DATAST",
                "width": 8
              },
              "ADDHLD": {
                "bit": 4,
                "description": "ADDHLD",
                "width": 4
              },
              "ADDSET": {
                "bit": 0,
                "description": "ADDSET",
                "width": 4
              }
            },
            "BCR2": {
              "CBURSTRW": {
                "bit": 19,
                "description": "CBURSTRW"
              },
              "ASYNCWAIT": {
                "bit": 15,
                "description": "ASYNCWAIT"
              },
              "EXTMOD": {
                "bit": 14,
                "description": "EXTMOD"
              },
              "WAITEN": {
                "bit": 13,
                "description": "WAITEN"
              },
              "WREN": {
                "bit": 12,
                "description": "WREN"
              },
              "WAITCFG": {
                "bit": 11,
                "description": "WAITCFG"
              },
              "WRAPMOD": {
                "bit": 10,
                "description": "WRAPMOD"
              },
              "WAITPOL": {
                "bit": 9,
                "description": "WAITPOL"
              },
              "BURSTEN": {
                "bit": 8,
                "description": "BURSTEN"
              },
              "FACCEN": {
                "bit": 6,
                "description": "FACCEN"
              },
              "MWID": {
                "bit": 4,
                "description": "MWID",
                "width": 2
              },
              "MTYP": {
                "bit": 2,
                "description": "MTYP",
                "width": 2
              },
              "MUXEN": {
                "bit": 1,
                "description": "MUXEN"
              },
              "MBKEN": {
                "bit": 0,
                "description": "MBKEN"
              }
            },
            "BTR2": {
              "ACCMOD": {
                "bit": 28,
                "description": "ACCMOD",
                "width": 2
              },
              "DATLAT": {
                "bit": 24,
                "description": "DATLAT",
                "width": 4
              },
              "CLKDIV": {
                "bit": 20,
                "description": "CLKDIV",
                "width": 4
              },
              "BUSTURN": {
                "bit": 16,
                "description": "BUSTURN",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "DATAST",
                "width": 8
              },
              "ADDHLD": {
                "bit": 4,
                "description": "ADDHLD",
                "width": 4
              },
              "ADDSET": {
                "bit": 0,
                "description": "ADDSET",
                "width": 4
              }
            },
            "BCR3": {
              "CBURSTRW": {
                "bit": 19,
                "description": "CBURSTRW"
              },
              "ASYNCWAIT": {
                "bit": 15,
                "description": "ASYNCWAIT"
              },
              "EXTMOD": {
                "bit": 14,
                "description": "EXTMOD"
              },
              "WAITEN": {
                "bit": 13,
                "description": "WAITEN"
              },
              "WREN": {
                "bit": 12,
                "description": "WREN"
              },
              "WAITCFG": {
                "bit": 11,
                "description": "WAITCFG"
              },
              "WRAPMOD": {
                "bit": 10,
                "description": "WRAPMOD"
              },
              "WAITPOL": {
                "bit": 9,
                "description": "WAITPOL"
              },
              "BURSTEN": {
                "bit": 8,
                "description": "BURSTEN"
              },
              "FACCEN": {
                "bit": 6,
                "description": "FACCEN"
              },
              "MWID": {
                "bit": 4,
                "description": "MWID",
                "width": 2
              },
              "MTYP": {
                "bit": 2,
                "description": "MTYP",
                "width": 2
              },
              "MUXEN": {
                "bit": 1,
                "description": "MUXEN"
              },
              "MBKEN": {
                "bit": 0,
                "description": "MBKEN"
              }
            },
            "BTR3": {
              "ACCMOD": {
                "bit": 28,
                "description": "ACCMOD",
                "width": 2
              },
              "DATLAT": {
                "bit": 24,
                "description": "DATLAT",
                "width": 4
              },
              "CLKDIV": {
                "bit": 20,
                "description": "CLKDIV",
                "width": 4
              },
              "BUSTURN": {
                "bit": 16,
                "description": "BUSTURN",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "DATAST",
                "width": 8
              },
              "ADDHLD": {
                "bit": 4,
                "description": "ADDHLD",
                "width": 4
              },
              "ADDSET": {
                "bit": 0,
                "description": "ADDSET",
                "width": 4
              }
            },
            "BCR4": {
              "CBURSTRW": {
                "bit": 19,
                "description": "CBURSTRW"
              },
              "ASYNCWAIT": {
                "bit": 15,
                "description": "ASYNCWAIT"
              },
              "EXTMOD": {
                "bit": 14,
                "description": "EXTMOD"
              },
              "WAITEN": {
                "bit": 13,
                "description": "WAITEN"
              },
              "WREN": {
                "bit": 12,
                "description": "WREN"
              },
              "WAITCFG": {
                "bit": 11,
                "description": "WAITCFG"
              },
              "WRAPMOD": {
                "bit": 10,
                "description": "WRAPMOD"
              },
              "WAITPOL": {
                "bit": 9,
                "description": "WAITPOL"
              },
              "BURSTEN": {
                "bit": 8,
                "description": "BURSTEN"
              },
              "FACCEN": {
                "bit": 6,
                "description": "FACCEN"
              },
              "MWID": {
                "bit": 4,
                "description": "MWID",
                "width": 2
              },
              "MTYP": {
                "bit": 2,
                "description": "MTYP",
                "width": 2
              },
              "MUXEN": {
                "bit": 1,
                "description": "MUXEN"
              },
              "MBKEN": {
                "bit": 0,
                "description": "MBKEN"
              }
            },
            "BTR4": {
              "ACCMOD": {
                "bit": 28,
                "description": "ACCMOD",
                "width": 2
              },
              "DATLAT": {
                "bit": 24,
                "description": "DATLAT",
                "width": 4
              },
              "CLKDIV": {
                "bit": 20,
                "description": "CLKDIV",
                "width": 4
              },
              "BUSTURN": {
                "bit": 16,
                "description": "BUSTURN",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "DATAST",
                "width": 8
              },
              "ADDHLD": {
                "bit": 4,
                "description": "ADDHLD",
                "width": 4
              },
              "ADDSET": {
                "bit": 0,
                "description": "ADDSET",
                "width": 4
              }
            },
            "PCR": {
              "ECCPS": {
                "bit": 17,
                "description": "ECCPS",
                "width": 3
              },
              "TAR": {
                "bit": 13,
                "description": "TAR",
                "width": 4
              },
              "TCLR": {
                "bit": 9,
                "description": "TCLR",
                "width": 4
              },
              "ECCEN": {
                "bit": 6,
                "description": "ECCEN"
              },
              "PWID": {
                "bit": 4,
                "description": "PWID",
                "width": 2
              },
              "PTYP": {
                "bit": 3,
                "description": "PTYP"
              },
              "PBKEN": {
                "bit": 2,
                "description": "PBKEN"
              },
              "PWAITEN": {
                "bit": 1,
                "description": "PWAITEN"
              }
            },
            "SR": {
              "FEMPT": {
                "bit": 6,
                "description": "FEMPT"
              },
              "IFEN": {
                "bit": 5,
                "description": "IFEN"
              },
              "ILEN": {
                "bit": 4,
                "description": "ILEN"
              },
              "IREN": {
                "bit": 3,
                "description": "IREN"
              },
              "IFS": {
                "bit": 2,
                "description": "IFS"
              },
              "ILS": {
                "bit": 1,
                "description": "ILS"
              },
              "IRS": {
                "bit": 0,
                "description": "IRS"
              }
            },
            "PMEM": {
              "MEMHIZx": {
                "bit": 24,
                "description": "MEMHIZx",
                "width": 8
              },
              "MEMHOLDx": {
                "bit": 16,
                "description": "MEMHOLDx",
                "width": 8
              },
              "MEMWAITx": {
                "bit": 8,
                "description": "MEMWAITx",
                "width": 8
              },
              "MEMSETx": {
                "bit": 0,
                "description": "MEMSETx",
                "width": 8
              }
            },
            "PATT": {
              "ATTHIZx": {
                "bit": 24,
                "description": "ATTHIZx",
                "width": 8
              },
              "ATTHOLDx": {
                "bit": 16,
                "description": "ATTHOLDx",
                "width": 8
              },
              "ATTWAITx": {
                "bit": 8,
                "description": "ATTWAITx",
                "width": 8
              },
              "ATTSETx": {
                "bit": 0,
                "description": "ATTSETx",
                "width": 8
              }
            },
            "ECCR": {
              "ECCx": {
                "bit": 0,
                "description": "ECCx",
                "width": 32
              }
            },
            "BWTR1": {
              "ACCMOD": {
                "bit": 28,
                "description": "ACCMOD",
                "width": 2
              },
              "DATLAT": {
                "bit": 24,
                "description": "DATLAT",
                "width": 4
              },
              "CLKDIV": {
                "bit": 20,
                "description": "CLKDIV",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "DATAST",
                "width": 8
              },
              "ADDHLD": {
                "bit": 4,
                "description": "ADDHLD",
                "width": 4
              },
              "ADDSET": {
                "bit": 0,
                "description": "ADDSET",
                "width": 4
              }
            },
            "BWTR2": {
              "ACCMOD": {
                "bit": 28,
                "description": "ACCMOD",
                "width": 2
              },
              "DATLAT": {
                "bit": 24,
                "description": "DATLAT",
                "width": 4
              },
              "CLKDIV": {
                "bit": 20,
                "description": "CLKDIV",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "DATAST",
                "width": 8
              },
              "ADDHLD": {
                "bit": 4,
                "description": "ADDHLD",
                "width": 4
              },
              "ADDSET": {
                "bit": 0,
                "description": "ADDSET",
                "width": 4
              }
            },
            "BWTR3": {
              "ACCMOD": {
                "bit": 28,
                "description": "ACCMOD",
                "width": 2
              },
              "DATLAT": {
                "bit": 24,
                "description": "DATLAT",
                "width": 4
              },
              "CLKDIV": {
                "bit": 20,
                "description": "CLKDIV",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "DATAST",
                "width": 8
              },
              "ADDHLD": {
                "bit": 4,
                "description": "ADDHLD",
                "width": 4
              },
              "ADDSET": {
                "bit": 0,
                "description": "ADDSET",
                "width": 4
              }
            },
            "BWTR4": {
              "ACCMOD": {
                "bit": 28,
                "description": "ACCMOD",
                "width": 2
              },
              "DATLAT": {
                "bit": 24,
                "description": "DATLAT",
                "width": 4
              },
              "CLKDIV": {
                "bit": 20,
                "description": "CLKDIV",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "DATAST",
                "width": 8
              },
              "ADDHLD": {
                "bit": 4,
                "description": "ADDHLD",
                "width": 4
              },
              "ADDSET": {
                "bit": 0,
                "description": "ADDSET",
                "width": 4
              }
            },
            "SDCR1": {
              "NC": {
                "bit": 0,
                "description": "Number of column address               bits",
                "width": 2
              },
              "NR": {
                "bit": 2,
                "description": "Number of row address bits",
                "width": 2
              },
              "MWID": {
                "bit": 4,
                "description": "Memory data bus width",
                "width": 2
              },
              "NB": {
                "bit": 6,
                "description": "Number of internal banks"
              },
              "CAS": {
                "bit": 7,
                "description": "CAS latency",
                "width": 2
              },
              "WP": {
                "bit": 9,
                "description": "Write protection"
              },
              "SDCLK": {
                "bit": 10,
                "description": "SDRAM clock configuration",
                "width": 2
              },
              "RBURST": {
                "bit": 12,
                "description": "Burst read"
              },
              "RPIPE": {
                "bit": 13,
                "description": "Read pipe",
                "width": 2
              }
            },
            "SDCR2": {
              "NC": {
                "bit": 0,
                "description": "Number of column address               bits",
                "width": 2
              },
              "NR": {
                "bit": 2,
                "description": "Number of row address bits",
                "width": 2
              },
              "MWID": {
                "bit": 4,
                "description": "Memory data bus width",
                "width": 2
              },
              "NB": {
                "bit": 6,
                "description": "Number of internal banks"
              },
              "CAS": {
                "bit": 7,
                "description": "CAS latency",
                "width": 2
              },
              "WP": {
                "bit": 9,
                "description": "Write protection"
              },
              "SDCLK": {
                "bit": 10,
                "description": "SDRAM clock configuration",
                "width": 2
              },
              "RBURST": {
                "bit": 12,
                "description": "Burst read"
              },
              "RPIPE": {
                "bit": 13,
                "description": "Read pipe",
                "width": 2
              }
            },
            "SDTR1": {
              "TMRD": {
                "bit": 0,
                "description": "Load Mode Register to               Active",
                "width": 4
              },
              "TXSR": {
                "bit": 4,
                "description": "Exit self-refresh delay",
                "width": 4
              },
              "TRAS": {
                "bit": 8,
                "description": "Self refresh time",
                "width": 4
              },
              "TRC": {
                "bit": 12,
                "description": "Row cycle delay",
                "width": 4
              },
              "TWR": {
                "bit": 16,
                "description": "Recovery delay",
                "width": 4
              },
              "TRP": {
                "bit": 20,
                "description": "Row precharge delay",
                "width": 4
              },
              "TRCD": {
                "bit": 24,
                "description": "Row to column delay",
                "width": 4
              }
            },
            "SDTR2": {
              "TMRD": {
                "bit": 0,
                "description": "Load Mode Register to               Active",
                "width": 4
              },
              "TXSR": {
                "bit": 4,
                "description": "Exit self-refresh delay",
                "width": 4
              },
              "TRAS": {
                "bit": 8,
                "description": "Self refresh time",
                "width": 4
              },
              "TRC": {
                "bit": 12,
                "description": "Row cycle delay",
                "width": 4
              },
              "TWR": {
                "bit": 16,
                "description": "Recovery delay",
                "width": 4
              },
              "TRP": {
                "bit": 20,
                "description": "Row precharge delay",
                "width": 4
              },
              "TRCD": {
                "bit": 24,
                "description": "Row to column delay",
                "width": 4
              }
            },
            "SDCMR": {
              "MODE": {
                "bit": 0,
                "description": "Command mode",
                "width": 3
              },
              "CTB2": {
                "bit": 3,
                "description": "Command target bank 2"
              },
              "CTB1": {
                "bit": 4,
                "description": "Command target bank 1"
              },
              "NRFS": {
                "bit": 5,
                "description": "Number of Auto-refresh",
                "width": 4
              },
              "MRD": {
                "bit": 9,
                "description": "Mode Register definition",
                "width": 13
              }
            },
            "SDRTR": {
              "CRE": {
                "bit": 0,
                "description": "Clear Refresh error flag"
              },
              "COUNT": {
                "bit": 1,
                "description": "Refresh Timer Count",
                "width": 13
              },
              "REIE": {
                "bit": 14,
                "description": "RES Interrupt Enable"
              }
            },
            "SDSR": {
              "RE": {
                "bit": 0,
                "description": "Refresh error flag"
              },
              "MODES1": {
                "bit": 1,
                "description": "Status Mode for Bank 1",
                "width": 2
              },
              "MODES2": {
                "bit": 3,
                "description": "Status Mode for Bank 2",
                "width": 2
              },
              "BUSY": {
                "bit": 5,
                "description": "Busy status"
              }
            }
          }
        },
        "DBG": {
          "instances": [
            {
              "name": "DBG",
              "base": "0xE0042000"
            }
          ],
          "registers": {
            "DBGMCU_IDCODE": {
              "offset": "0x00",
              "size": 32,
              "description": "IDCODE"
            },
            "DBGMCU_CR": {
              "offset": "0x04",
              "size": 32,
              "description": "Control Register"
            },
            "DBGMCU_APB1_FZ": {
              "offset": "0x08",
              "size": 32,
              "description": "Debug MCU APB1 Freeze registe"
            },
            "DBGMCU_APB2_FZ": {
              "offset": "0x0C",
              "size": 32,
              "description": "Debug MCU APB2 Freeze registe"
            }
          },
          "bits": {
            "DBGMCU_IDCODE": {
              "DEV_ID": {
                "bit": 0,
                "description": "DEV_ID",
                "width": 12
              },
              "REV_ID": {
                "bit": 16,
                "description": "REV_ID",
                "width": 16
              }
            },
            "DBGMCU_CR": {
              "DBG_SLEEP": {
                "bit": 0,
                "description": "DBG_SLEEP"
              },
              "DBG_STOP": {
                "bit": 1,
                "description": "DBG_STOP"
              },
              "DBG_STANDBY": {
                "bit": 2,
                "description": "DBG_STANDBY"
              },
              "TRACE_IOEN": {
                "bit": 5,
                "description": "TRACE_IOEN"
              },
              "TRACE_MODE": {
                "bit": 6,
                "description": "TRACE_MODE",
                "width": 2
              }
            },
            "DBGMCU_APB1_FZ": {
              "DBG_TIM2_STOP": {
                "bit": 0,
                "description": "DBG_TIM2_STOP"
              },
              "DBG_TIM3_STOP": {
                "bit": 1,
                "description": "DBG_TIM3 _STOP"
              },
              "DBG_TIM4_STOP": {
                "bit": 2,
                "description": "DBG_TIM4_STOP"
              },
              "DBG_TIM5_STOP": {
                "bit": 3,
                "description": "DBG_TIM5_STOP"
              },
              "DBG_TIM6_STOP": {
                "bit": 4,
                "description": "DBG_TIM6_STOP"
              },
              "DBG_TIM7_STOP": {
                "bit": 5,
                "description": "DBG_TIM7_STOP"
              },
              "DBG_TIM12_STOP": {
                "bit": 6,
                "description": "DBG_TIM12_STOP"
              },
              "DBG_TIM13_STOP": {
                "bit": 7,
                "description": "DBG_TIM13_STOP"
              },
              "DBG_TIM14_STOP": {
                "bit": 8,
                "description": "DBG_TIM14_STOP"
              },
              "DBG_WWDG_STOP": {
                "bit": 11,
                "description": "DBG_WWDG_STOP"
              },
              "DBG_IWDEG_STOP": {
                "bit": 12,
                "description": "DBG_IWDEG_STOP"
              },
              "DBG_J2C1_SMBUS_TIMEOUT": {
                "bit": 21,
                "description": "DBG_J2C1_SMBUS_TIMEOUT"
              },
              "DBG_J2C2_SMBUS_TIMEOUT": {
                "bit": 22,
                "description": "DBG_J2C2_SMBUS_TIMEOUT"
              },
              "DBG_J2C3SMBUS_TIMEOUT": {
                "bit": 23,
                "description": "DBG_J2C3SMBUS_TIMEOUT"
              },
              "DBG_CAN1_STOP": {
                "bit": 25,
                "description": "DBG_CAN1_STOP"
              },
              "DBG_CAN2_STOP": {
                "bit": 26,
                "description": "DBG_CAN2_STOP"
              }
            },
            "DBGMCU_APB2_FZ": {
              "DBG_TIM1_STOP": {
                "bit": 0,
                "description": "TIM1 counter stopped when core is               halted"
              },
              "DBG_TIM8_STOP": {
                "bit": 1,
                "description": "TIM8 counter stopped when core is               halted"
              },
              "DBG_TIM9_STOP": {
                "bit": 16,
                "description": "TIM9 counter stopped when core is               halted"
              },
              "DBG_TIM10_STOP": {
                "bit": 17,
                "description": "TIM10 counter stopped when core is               halted"
              },
              "DBG_TIM11_STOP": {
                "bit": 18,
                "description": "TIM11 counter stopped when core is               halted"
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMA2",
              "base": "0x40026400",
              "irq": 56
            },
            {
              "name": "DMA1",
              "base": "0x40026000",
              "irq": 11
            },
            {
              "name": "Ethernet_DMA",
              "base": "0x40029000"
            },
            {
              "name": "DMA2D",
              "base": "0x4002B000",
              "irq": 90
            }
          ],
          "registers": {
            "LISR": {
              "offset": "0x00",
              "size": 32,
              "description": "low interrupt status register"
            },
            "HISR": {
              "offset": "0x04",
              "size": 32,
              "description": "high interrupt status register"
            },
            "LIFCR": {
              "offset": "0x08",
              "size": 32,
              "description": "low interrupt flag clear           register"
            },
            "HIFCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "high interrupt flag clear           register"
            },
            "S0CR": {
              "offset": "0x10",
              "size": 32,
              "description": "stream x configuration           register"
            },
            "S0NDTR": {
              "offset": "0x14",
              "size": 32,
              "description": "stream x number of data           register"
            },
            "S0PAR": {
              "offset": "0x18",
              "size": 32,
              "description": "stream x peripheral address           register"
            },
            "S0M0AR": {
              "offset": "0x1C",
              "size": 32,
              "description": "stream x memory 0 address           register"
            },
            "S0M1AR": {
              "offset": "0x20",
              "size": 32,
              "description": "stream x memory 1 address           register"
            },
            "S0FCR": {
              "offset": "0x24",
              "size": 32,
              "description": "stream x FIFO control register"
            },
            "S1CR": {
              "offset": "0x28",
              "size": 32,
              "description": "stream x configuration           register"
            },
            "S1NDTR": {
              "offset": "0x2C",
              "size": 32,
              "description": "stream x number of data           register"
            },
            "S1PAR": {
              "offset": "0x30",
              "size": 32,
              "description": "stream x peripheral address           register"
            },
            "S1M0AR": {
              "offset": "0x34",
              "size": 32,
              "description": "stream x memory 0 address           register"
            },
            "S1M1AR": {
              "offset": "0x38",
              "size": 32,
              "description": "stream x memory 1 address           register"
            },
            "S1FCR": {
              "offset": "0x3C",
              "size": 32,
              "description": "stream x FIFO control register"
            },
            "S2CR": {
              "offset": "0x40",
              "size": 32,
              "description": "stream x configuration           register"
            },
            "S2NDTR": {
              "offset": "0x44",
              "size": 32,
              "description": "stream x number of data           register"
            },
            "S2PAR": {
              "offset": "0x48",
              "size": 32,
              "description": "stream x peripheral address           register"
            },
            "S2M0AR": {
              "offset": "0x4C",
              "size": 32,
              "description": "stream x memory 0 address           register"
            },
            "S2M1AR": {
              "offset": "0x50",
              "size": 32,
              "description": "stream x memory 1 address           register"
            },
            "S2FCR": {
              "offset": "0x54",
              "size": 32,
              "description": "stream x FIFO control register"
            },
            "S3CR": {
              "offset": "0x58",
              "size": 32,
              "description": "stream x configuration           register"
            },
            "S3NDTR": {
              "offset": "0x5C",
              "size": 32,
              "description": "stream x number of data           register"
            },
            "S3PAR": {
              "offset": "0x60",
              "size": 32,
              "description": "stream x peripheral address           register"
            },
            "S3M0AR": {
              "offset": "0x64",
              "size": 32,
              "description": "stream x memory 0 address           register"
            },
            "S3M1AR": {
              "offset": "0x68",
              "size": 32,
              "description": "stream x memory 1 address           register"
            },
            "S3FCR": {
              "offset": "0x6C",
              "size": 32,
              "description": "stream x FIFO control register"
            },
            "S4CR": {
              "offset": "0x70",
              "size": 32,
              "description": "stream x configuration           register"
            },
            "S4NDTR": {
              "offset": "0x74",
              "size": 32,
              "description": "stream x number of data           register"
            },
            "S4PAR": {
              "offset": "0x78",
              "size": 32,
              "description": "stream x peripheral address           register"
            },
            "S4M0AR": {
              "offset": "0x7C",
              "size": 32,
              "description": "stream x memory 0 address           register"
            },
            "S4M1AR": {
              "offset": "0x80",
              "size": 32,
              "description": "stream x memory 1 address           register"
            },
            "S4FCR": {
              "offset": "0x84",
              "size": 32,
              "description": "stream x FIFO control register"
            },
            "S5CR": {
              "offset": "0x88",
              "size": 32,
              "description": "stream x configuration           register"
            },
            "S5NDTR": {
              "offset": "0x8C",
              "size": 32,
              "description": "stream x number of data           register"
            },
            "S5PAR": {
              "offset": "0x90",
              "size": 32,
              "description": "stream x peripheral address           register"
            },
            "S5M0AR": {
              "offset": "0x94",
              "size": 32,
              "description": "stream x memory 0 address           register"
            },
            "S5M1AR": {
              "offset": "0x98",
              "size": 32,
              "description": "stream x memory 1 address           register"
            },
            "S5FCR": {
              "offset": "0x9C",
              "size": 32,
              "description": "stream x FIFO control register"
            },
            "S6CR": {
              "offset": "0xA0",
              "size": 32,
              "description": "stream x configuration           register"
            },
            "S6NDTR": {
              "offset": "0xA4",
              "size": 32,
              "description": "stream x number of data           register"
            },
            "S6PAR": {
              "offset": "0xA8",
              "size": 32,
              "description": "stream x peripheral address           register"
            },
            "S6M0AR": {
              "offset": "0xAC",
              "size": 32,
              "description": "stream x memory 0 address           register"
            },
            "S6M1AR": {
              "offset": "0xB0",
              "size": 32,
              "description": "stream x memory 1 address           register"
            },
            "S6FCR": {
              "offset": "0xB4",
              "size": 32,
              "description": "stream x FIFO control register"
            },
            "S7CR": {
              "offset": "0xB8",
              "size": 32,
              "description": "stream x configuration           register"
            },
            "S7NDTR": {
              "offset": "0xBC",
              "size": 32,
              "description": "stream x number of data           register"
            },
            "S7PAR": {
              "offset": "0xC0",
              "size": 32,
              "description": "stream x peripheral address           register"
            },
            "S7M0AR": {
              "offset": "0xC4",
              "size": 32,
              "description": "stream x memory 0 address           register"
            },
            "S7M1AR": {
              "offset": "0xC8",
              "size": 32,
              "description": "stream x memory 1 address           register"
            },
            "S7FCR": {
              "offset": "0xCC",
              "size": 32,
              "description": "stream x FIFO control register"
            }
          },
          "bits": {
            "LISR": {
              "TCIF3": {
                "bit": 27,
                "description": "Stream x transfer complete interrupt               flag (x = 3..0)"
              },
              "HTIF3": {
                "bit": 26,
                "description": "Stream x half transfer interrupt flag               (x=3..0)"
              },
              "TEIF3": {
                "bit": 25,
                "description": "Stream x transfer error interrupt flag               (x=3..0)"
              },
              "DMEIF3": {
                "bit": 24,
                "description": "Stream x direct mode error interrupt               flag (x=3..0)"
              },
              "FEIF3": {
                "bit": 22,
                "description": "Stream x FIFO error interrupt flag               (x=3..0)"
              },
              "TCIF2": {
                "bit": 21,
                "description": "Stream x transfer complete interrupt               flag (x = 3..0)"
              },
              "HTIF2": {
                "bit": 20,
                "description": "Stream x half transfer interrupt flag               (x=3..0)"
              },
              "TEIF2": {
                "bit": 19,
                "description": "Stream x transfer error interrupt flag               (x=3..0)"
              },
              "DMEIF2": {
                "bit": 18,
                "description": "Stream x direct mode error interrupt               flag (x=3..0)"
              },
              "FEIF2": {
                "bit": 16,
                "description": "Stream x FIFO error interrupt flag               (x=3..0)"
              },
              "TCIF1": {
                "bit": 11,
                "description": "Stream x transfer complete interrupt               flag (x = 3..0)"
              },
              "HTIF1": {
                "bit": 10,
                "description": "Stream x half transfer interrupt flag               (x=3..0)"
              },
              "TEIF1": {
                "bit": 9,
                "description": "Stream x transfer error interrupt flag               (x=3..0)"
              },
              "DMEIF1": {
                "bit": 8,
                "description": "Stream x direct mode error interrupt               flag (x=3..0)"
              },
              "FEIF1": {
                "bit": 6,
                "description": "Stream x FIFO error interrupt flag               (x=3..0)"
              },
              "TCIF0": {
                "bit": 5,
                "description": "Stream x transfer complete interrupt               flag (x = 3..0)"
              },
              "HTIF0": {
                "bit": 4,
                "description": "Stream x half transfer interrupt flag               (x=3..0)"
              },
              "TEIF0": {
                "bit": 3,
                "description": "Stream x transfer error interrupt flag               (x=3..0)"
              },
              "DMEIF0": {
                "bit": 2,
                "description": "Stream x direct mode error interrupt               flag (x=3..0)"
              },
              "FEIF0": {
                "bit": 0,
                "description": "Stream x FIFO error interrupt flag               (x=3..0)"
              }
            },
            "HISR": {
              "TCIF7": {
                "bit": 27,
                "description": "Stream x transfer complete interrupt               flag (x=7..4)"
              },
              "HTIF7": {
                "bit": 26,
                "description": "Stream x half transfer interrupt flag               (x=7..4)"
              },
              "TEIF7": {
                "bit": 25,
                "description": "Stream x transfer error interrupt flag               (x=7..4)"
              },
              "DMEIF7": {
                "bit": 24,
                "description": "Stream x direct mode error interrupt               flag (x=7..4)"
              },
              "FEIF7": {
                "bit": 22,
                "description": "Stream x FIFO error interrupt flag               (x=7..4)"
              },
              "TCIF6": {
                "bit": 21,
                "description": "Stream x transfer complete interrupt               flag (x=7..4)"
              },
              "HTIF6": {
                "bit": 20,
                "description": "Stream x half transfer interrupt flag               (x=7..4)"
              },
              "TEIF6": {
                "bit": 19,
                "description": "Stream x transfer error interrupt flag               (x=7..4)"
              },
              "DMEIF6": {
                "bit": 18,
                "description": "Stream x direct mode error interrupt               flag (x=7..4)"
              },
              "FEIF6": {
                "bit": 16,
                "description": "Stream x FIFO error interrupt flag               (x=7..4)"
              },
              "TCIF5": {
                "bit": 11,
                "description": "Stream x transfer complete interrupt               flag (x=7..4)"
              },
              "HTIF5": {
                "bit": 10,
                "description": "Stream x half transfer interrupt flag               (x=7..4)"
              },
              "TEIF5": {
                "bit": 9,
                "description": "Stream x transfer error interrupt flag               (x=7..4)"
              },
              "DMEIF5": {
                "bit": 8,
                "description": "Stream x direct mode error interrupt               flag (x=7..4)"
              },
              "FEIF5": {
                "bit": 6,
                "description": "Stream x FIFO error interrupt flag               (x=7..4)"
              },
              "TCIF4": {
                "bit": 5,
                "description": "Stream x transfer complete interrupt               flag (x=7..4)"
              },
              "HTIF4": {
                "bit": 4,
                "description": "Stream x half transfer interrupt flag               (x=7..4)"
              },
              "TEIF4": {
                "bit": 3,
                "description": "Stream x transfer error interrupt flag               (x=7..4)"
              },
              "DMEIF4": {
                "bit": 2,
                "description": "Stream x direct mode error interrupt               flag (x=7..4)"
              },
              "FEIF4": {
                "bit": 0,
                "description": "Stream x FIFO error interrupt flag               (x=7..4)"
              }
            },
            "LIFCR": {
              "CTCIF3": {
                "bit": 27,
                "description": "Stream x clear transfer complete               interrupt flag (x = 3..0)"
              },
              "CHTIF3": {
                "bit": 26,
                "description": "Stream x clear half transfer interrupt               flag (x = 3..0)"
              },
              "CTEIF3": {
                "bit": 25,
                "description": "Stream x clear transfer error interrupt               flag (x = 3..0)"
              },
              "CDMEIF3": {
                "bit": 24,
                "description": "Stream x clear direct mode error               interrupt flag (x = 3..0)"
              },
              "CFEIF3": {
                "bit": 22,
                "description": "Stream x clear FIFO error interrupt flag               (x = 3..0)"
              },
              "CTCIF2": {
                "bit": 21,
                "description": "Stream x clear transfer complete               interrupt flag (x = 3..0)"
              },
              "CHTIF2": {
                "bit": 20,
                "description": "Stream x clear half transfer interrupt               flag (x = 3..0)"
              },
              "CTEIF2": {
                "bit": 19,
                "description": "Stream x clear transfer error interrupt               flag (x = 3..0)"
              },
              "CDMEIF2": {
                "bit": 18,
                "description": "Stream x clear direct mode error               interrupt flag (x = 3..0)"
              },
              "CFEIF2": {
                "bit": 16,
                "description": "Stream x clear FIFO error interrupt flag               (x = 3..0)"
              },
              "CTCIF1": {
                "bit": 11,
                "description": "Stream x clear transfer complete               interrupt flag (x = 3..0)"
              },
              "CHTIF1": {
                "bit": 10,
                "description": "Stream x clear half transfer interrupt               flag (x = 3..0)"
              },
              "CTEIF1": {
                "bit": 9,
                "description": "Stream x clear transfer error interrupt               flag (x = 3..0)"
              },
              "CDMEIF1": {
                "bit": 8,
                "description": "Stream x clear direct mode error               interrupt flag (x = 3..0)"
              },
              "CFEIF1": {
                "bit": 6,
                "description": "Stream x clear FIFO error interrupt flag               (x = 3..0)"
              },
              "CTCIF0": {
                "bit": 5,
                "description": "Stream x clear transfer complete               interrupt flag (x = 3..0)"
              },
              "CHTIF0": {
                "bit": 4,
                "description": "Stream x clear half transfer interrupt               flag (x = 3..0)"
              },
              "CTEIF0": {
                "bit": 3,
                "description": "Stream x clear transfer error interrupt               flag (x = 3..0)"
              },
              "CDMEIF0": {
                "bit": 2,
                "description": "Stream x clear direct mode error               interrupt flag (x = 3..0)"
              },
              "CFEIF0": {
                "bit": 0,
                "description": "Stream x clear FIFO error interrupt flag               (x = 3..0)"
              }
            },
            "HIFCR": {
              "CTCIF7": {
                "bit": 27,
                "description": "Stream x clear transfer complete               interrupt flag (x = 7..4)"
              },
              "CHTIF7": {
                "bit": 26,
                "description": "Stream x clear half transfer interrupt               flag (x = 7..4)"
              },
              "CTEIF7": {
                "bit": 25,
                "description": "Stream x clear transfer error interrupt               flag (x = 7..4)"
              },
              "CDMEIF7": {
                "bit": 24,
                "description": "Stream x clear direct mode error               interrupt flag (x = 7..4)"
              },
              "CFEIF7": {
                "bit": 22,
                "description": "Stream x clear FIFO error interrupt flag               (x = 7..4)"
              },
              "CTCIF6": {
                "bit": 21,
                "description": "Stream x clear transfer complete               interrupt flag (x = 7..4)"
              },
              "CHTIF6": {
                "bit": 20,
                "description": "Stream x clear half transfer interrupt               flag (x = 7..4)"
              },
              "CTEIF6": {
                "bit": 19,
                "description": "Stream x clear transfer error interrupt               flag (x = 7..4)"
              },
              "CDMEIF6": {
                "bit": 18,
                "description": "Stream x clear direct mode error               interrupt flag (x = 7..4)"
              },
              "CFEIF6": {
                "bit": 16,
                "description": "Stream x clear FIFO error interrupt flag               (x = 7..4)"
              },
              "CTCIF5": {
                "bit": 11,
                "description": "Stream x clear transfer complete               interrupt flag (x = 7..4)"
              },
              "CHTIF5": {
                "bit": 10,
                "description": "Stream x clear half transfer interrupt               flag (x = 7..4)"
              },
              "CTEIF5": {
                "bit": 9,
                "description": "Stream x clear transfer error interrupt               flag (x = 7..4)"
              },
              "CDMEIF5": {
                "bit": 8,
                "description": "Stream x clear direct mode error               interrupt flag (x = 7..4)"
              },
              "CFEIF5": {
                "bit": 6,
                "description": "Stream x clear FIFO error interrupt flag               (x = 7..4)"
              },
              "CTCIF4": {
                "bit": 5,
                "description": "Stream x clear transfer complete               interrupt flag (x = 7..4)"
              },
              "CHTIF4": {
                "bit": 4,
                "description": "Stream x clear half transfer interrupt               flag (x = 7..4)"
              },
              "CTEIF4": {
                "bit": 3,
                "description": "Stream x clear transfer error interrupt               flag (x = 7..4)"
              },
              "CDMEIF4": {
                "bit": 2,
                "description": "Stream x clear direct mode error               interrupt flag (x = 7..4)"
              },
              "CFEIF4": {
                "bit": 0,
                "description": "Stream x clear FIFO error interrupt flag               (x = 7..4)"
              }
            },
            "S0CR": {
              "CHSEL": {
                "bit": 25,
                "description": "Channel selection",
                "width": 4
              },
              "MBURST": {
                "bit": 23,
                "description": "Memory burst transfer               configuration",
                "width": 2
              },
              "PBURST": {
                "bit": 21,
                "description": "Peripheral burst transfer               configuration",
                "width": 2
              },
              "CT": {
                "bit": 19,
                "description": "Current target (only in double buffer               mode)"
              },
              "DBM": {
                "bit": 18,
                "description": "Double buffer mode"
              },
              "PL": {
                "bit": 16,
                "description": "Priority level",
                "width": 2
              },
              "PINCOS": {
                "bit": 15,
                "description": "Peripheral increment offset               size"
              },
              "MSIZE": {
                "bit": 13,
                "description": "Memory data size",
                "width": 2
              },
              "PSIZE": {
                "bit": 11,
                "description": "Peripheral data size",
                "width": 2
              },
              "MINC": {
                "bit": 10,
                "description": "Memory increment mode"
              },
              "PINC": {
                "bit": 9,
                "description": "Peripheral increment mode"
              },
              "CIRC": {
                "bit": 8,
                "description": "Circular mode"
              },
              "DIR": {
                "bit": 6,
                "description": "Data transfer direction",
                "width": 2
              },
              "PFCTRL": {
                "bit": 5,
                "description": "Peripheral flow controller"
              },
              "TCIE": {
                "bit": 4,
                "description": "Transfer complete interrupt               enable"
              },
              "HTIE": {
                "bit": 3,
                "description": "Half transfer interrupt               enable"
              },
              "TEIE": {
                "bit": 2,
                "description": "Transfer error interrupt               enable"
              },
              "DMEIE": {
                "bit": 1,
                "description": "Direct mode error interrupt               enable"
              },
              "EN": {
                "bit": 0,
                "description": "Stream enable / flag stream ready when               read low"
              }
            },
            "S0NDTR": {
              "NDT": {
                "bit": 0,
                "description": "Number of data items to               transfer",
                "width": 16
              }
            },
            "S0PAR": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "S0M0AR": {
              "M0A": {
                "bit": 0,
                "description": "Memory 0 address",
                "width": 32
              }
            },
            "S0M1AR": {
              "M1A": {
                "bit": 0,
                "description": "Memory 1 address (used in case of Double               buffer mode)",
                "width": 32
              }
            },
            "S0FCR": {
              "FEIE": {
                "bit": 7,
                "description": "FIFO error interrupt               enable"
              },
              "FS": {
                "bit": 3,
                "description": "FIFO status",
                "width": 3
              },
              "DMDIS": {
                "bit": 2,
                "description": "Direct mode disable"
              },
              "FTH": {
                "bit": 0,
                "description": "FIFO threshold selection",
                "width": 2
              }
            },
            "S1CR": {
              "CHSEL": {
                "bit": 25,
                "description": "Channel selection",
                "width": 4
              },
              "MBURST": {
                "bit": 23,
                "description": "Memory burst transfer               configuration",
                "width": 2
              },
              "PBURST": {
                "bit": 21,
                "description": "Peripheral burst transfer               configuration",
                "width": 2
              },
              "ACK": {
                "bit": 20,
                "description": "ACK"
              },
              "CT": {
                "bit": 19,
                "description": "Current target (only in double buffer               mode)"
              },
              "DBM": {
                "bit": 18,
                "description": "Double buffer mode"
              },
              "PL": {
                "bit": 16,
                "description": "Priority level",
                "width": 2
              },
              "PINCOS": {
                "bit": 15,
                "description": "Peripheral increment offset               size"
              },
              "MSIZE": {
                "bit": 13,
                "description": "Memory data size",
                "width": 2
              },
              "PSIZE": {
                "bit": 11,
                "description": "Peripheral data size",
                "width": 2
              },
              "MINC": {
                "bit": 10,
                "description": "Memory increment mode"
              },
              "PINC": {
                "bit": 9,
                "description": "Peripheral increment mode"
              },
              "CIRC": {
                "bit": 8,
                "description": "Circular mode"
              },
              "DIR": {
                "bit": 6,
                "description": "Data transfer direction",
                "width": 2
              },
              "PFCTRL": {
                "bit": 5,
                "description": "Peripheral flow controller"
              },
              "TCIE": {
                "bit": 4,
                "description": "Transfer complete interrupt               enable"
              },
              "HTIE": {
                "bit": 3,
                "description": "Half transfer interrupt               enable"
              },
              "TEIE": {
                "bit": 2,
                "description": "Transfer error interrupt               enable"
              },
              "DMEIE": {
                "bit": 1,
                "description": "Direct mode error interrupt               enable"
              },
              "EN": {
                "bit": 0,
                "description": "Stream enable / flag stream ready when               read low"
              }
            },
            "S1NDTR": {
              "NDT": {
                "bit": 0,
                "description": "Number of data items to               transfer",
                "width": 16
              }
            },
            "S1PAR": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "S1M0AR": {
              "M0A": {
                "bit": 0,
                "description": "Memory 0 address",
                "width": 32
              }
            },
            "S1M1AR": {
              "M1A": {
                "bit": 0,
                "description": "Memory 1 address (used in case of Double               buffer mode)",
                "width": 32
              }
            },
            "S1FCR": {
              "FEIE": {
                "bit": 7,
                "description": "FIFO error interrupt               enable"
              },
              "FS": {
                "bit": 3,
                "description": "FIFO status",
                "width": 3
              },
              "DMDIS": {
                "bit": 2,
                "description": "Direct mode disable"
              },
              "FTH": {
                "bit": 0,
                "description": "FIFO threshold selection",
                "width": 2
              }
            },
            "S2CR": {
              "CHSEL": {
                "bit": 25,
                "description": "Channel selection",
                "width": 4
              },
              "MBURST": {
                "bit": 23,
                "description": "Memory burst transfer               configuration",
                "width": 2
              },
              "PBURST": {
                "bit": 21,
                "description": "Peripheral burst transfer               configuration",
                "width": 2
              },
              "ACK": {
                "bit": 20,
                "description": "ACK"
              },
              "CT": {
                "bit": 19,
                "description": "Current target (only in double buffer               mode)"
              },
              "DBM": {
                "bit": 18,
                "description": "Double buffer mode"
              },
              "PL": {
                "bit": 16,
                "description": "Priority level",
                "width": 2
              },
              "PINCOS": {
                "bit": 15,
                "description": "Peripheral increment offset               size"
              },
              "MSIZE": {
                "bit": 13,
                "description": "Memory data size",
                "width": 2
              },
              "PSIZE": {
                "bit": 11,
                "description": "Peripheral data size",
                "width": 2
              },
              "MINC": {
                "bit": 10,
                "description": "Memory increment mode"
              },
              "PINC": {
                "bit": 9,
                "description": "Peripheral increment mode"
              },
              "CIRC": {
                "bit": 8,
                "description": "Circular mode"
              },
              "DIR": {
                "bit": 6,
                "description": "Data transfer direction",
                "width": 2
              },
              "PFCTRL": {
                "bit": 5,
                "description": "Peripheral flow controller"
              },
              "TCIE": {
                "bit": 4,
                "description": "Transfer complete interrupt               enable"
              },
              "HTIE": {
                "bit": 3,
                "description": "Half transfer interrupt               enable"
              },
              "TEIE": {
                "bit": 2,
                "description": "Transfer error interrupt               enable"
              },
              "DMEIE": {
                "bit": 1,
                "description": "Direct mode error interrupt               enable"
              },
              "EN": {
                "bit": 0,
                "description": "Stream enable / flag stream ready when               read low"
              }
            },
            "S2NDTR": {
              "NDT": {
                "bit": 0,
                "description": "Number of data items to               transfer",
                "width": 16
              }
            },
            "S2PAR": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "S2M0AR": {
              "M0A": {
                "bit": 0,
                "description": "Memory 0 address",
                "width": 32
              }
            },
            "S2M1AR": {
              "M1A": {
                "bit": 0,
                "description": "Memory 1 address (used in case of Double               buffer mode)",
                "width": 32
              }
            },
            "S2FCR": {
              "FEIE": {
                "bit": 7,
                "description": "FIFO error interrupt               enable"
              },
              "FS": {
                "bit": 3,
                "description": "FIFO status",
                "width": 3
              },
              "DMDIS": {
                "bit": 2,
                "description": "Direct mode disable"
              },
              "FTH": {
                "bit": 0,
                "description": "FIFO threshold selection",
                "width": 2
              }
            },
            "S3CR": {
              "CHSEL": {
                "bit": 25,
                "description": "Channel selection",
                "width": 4
              },
              "MBURST": {
                "bit": 23,
                "description": "Memory burst transfer               configuration",
                "width": 2
              },
              "PBURST": {
                "bit": 21,
                "description": "Peripheral burst transfer               configuration",
                "width": 2
              },
              "ACK": {
                "bit": 20,
                "description": "ACK"
              },
              "CT": {
                "bit": 19,
                "description": "Current target (only in double buffer               mode)"
              },
              "DBM": {
                "bit": 18,
                "description": "Double buffer mode"
              },
              "PL": {
                "bit": 16,
                "description": "Priority level",
                "width": 2
              },
              "PINCOS": {
                "bit": 15,
                "description": "Peripheral increment offset               size"
              },
              "MSIZE": {
                "bit": 13,
                "description": "Memory data size",
                "width": 2
              },
              "PSIZE": {
                "bit": 11,
                "description": "Peripheral data size",
                "width": 2
              },
              "MINC": {
                "bit": 10,
                "description": "Memory increment mode"
              },
              "PINC": {
                "bit": 9,
                "description": "Peripheral increment mode"
              },
              "CIRC": {
                "bit": 8,
                "description": "Circular mode"
              },
              "DIR": {
                "bit": 6,
                "description": "Data transfer direction",
                "width": 2
              },
              "PFCTRL": {
                "bit": 5,
                "description": "Peripheral flow controller"
              },
              "TCIE": {
                "bit": 4,
                "description": "Transfer complete interrupt               enable"
              },
              "HTIE": {
                "bit": 3,
                "description": "Half transfer interrupt               enable"
              },
              "TEIE": {
                "bit": 2,
                "description": "Transfer error interrupt               enable"
              },
              "DMEIE": {
                "bit": 1,
                "description": "Direct mode error interrupt               enable"
              },
              "EN": {
                "bit": 0,
                "description": "Stream enable / flag stream ready when               read low"
              }
            },
            "S3NDTR": {
              "NDT": {
                "bit": 0,
                "description": "Number of data items to               transfer",
                "width": 16
              }
            },
            "S3PAR": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "S3M0AR": {
              "M0A": {
                "bit": 0,
                "description": "Memory 0 address",
                "width": 32
              }
            },
            "S3M1AR": {
              "M1A": {
                "bit": 0,
                "description": "Memory 1 address (used in case of Double               buffer mode)",
                "width": 32
              }
            },
            "S3FCR": {
              "FEIE": {
                "bit": 7,
                "description": "FIFO error interrupt               enable"
              },
              "FS": {
                "bit": 3,
                "description": "FIFO status",
                "width": 3
              },
              "DMDIS": {
                "bit": 2,
                "description": "Direct mode disable"
              },
              "FTH": {
                "bit": 0,
                "description": "FIFO threshold selection",
                "width": 2
              }
            },
            "S4CR": {
              "CHSEL": {
                "bit": 25,
                "description": "Channel selection",
                "width": 4
              },
              "MBURST": {
                "bit": 23,
                "description": "Memory burst transfer               configuration",
                "width": 2
              },
              "PBURST": {
                "bit": 21,
                "description": "Peripheral burst transfer               configuration",
                "width": 2
              },
              "ACK": {
                "bit": 20,
                "description": "ACK"
              },
              "CT": {
                "bit": 19,
                "description": "Current target (only in double buffer               mode)"
              },
              "DBM": {
                "bit": 18,
                "description": "Double buffer mode"
              },
              "PL": {
                "bit": 16,
                "description": "Priority level",
                "width": 2
              },
              "PINCOS": {
                "bit": 15,
                "description": "Peripheral increment offset               size"
              },
              "MSIZE": {
                "bit": 13,
                "description": "Memory data size",
                "width": 2
              },
              "PSIZE": {
                "bit": 11,
                "description": "Peripheral data size",
                "width": 2
              },
              "MINC": {
                "bit": 10,
                "description": "Memory increment mode"
              },
              "PINC": {
                "bit": 9,
                "description": "Peripheral increment mode"
              },
              "CIRC": {
                "bit": 8,
                "description": "Circular mode"
              },
              "DIR": {
                "bit": 6,
                "description": "Data transfer direction",
                "width": 2
              },
              "PFCTRL": {
                "bit": 5,
                "description": "Peripheral flow controller"
              },
              "TCIE": {
                "bit": 4,
                "description": "Transfer complete interrupt               enable"
              },
              "HTIE": {
                "bit": 3,
                "description": "Half transfer interrupt               enable"
              },
              "TEIE": {
                "bit": 2,
                "description": "Transfer error interrupt               enable"
              },
              "DMEIE": {
                "bit": 1,
                "description": "Direct mode error interrupt               enable"
              },
              "EN": {
                "bit": 0,
                "description": "Stream enable / flag stream ready when               read low"
              }
            },
            "S4NDTR": {
              "NDT": {
                "bit": 0,
                "description": "Number of data items to               transfer",
                "width": 16
              }
            },
            "S4PAR": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "S4M0AR": {
              "M0A": {
                "bit": 0,
                "description": "Memory 0 address",
                "width": 32
              }
            },
            "S4M1AR": {
              "M1A": {
                "bit": 0,
                "description": "Memory 1 address (used in case of Double               buffer mode)",
                "width": 32
              }
            },
            "S4FCR": {
              "FEIE": {
                "bit": 7,
                "description": "FIFO error interrupt               enable"
              },
              "FS": {
                "bit": 3,
                "description": "FIFO status",
                "width": 3
              },
              "DMDIS": {
                "bit": 2,
                "description": "Direct mode disable"
              },
              "FTH": {
                "bit": 0,
                "description": "FIFO threshold selection",
                "width": 2
              }
            },
            "S5CR": {
              "CHSEL": {
                "bit": 25,
                "description": "Channel selection",
                "width": 4
              },
              "MBURST": {
                "bit": 23,
                "description": "Memory burst transfer               configuration",
                "width": 2
              },
              "PBURST": {
                "bit": 21,
                "description": "Peripheral burst transfer               configuration",
                "width": 2
              },
              "ACK": {
                "bit": 20,
                "description": "ACK"
              },
              "CT": {
                "bit": 19,
                "description": "Current target (only in double buffer               mode)"
              },
              "DBM": {
                "bit": 18,
                "description": "Double buffer mode"
              },
              "PL": {
                "bit": 16,
                "description": "Priority level",
                "width": 2
              },
              "PINCOS": {
                "bit": 15,
                "description": "Peripheral increment offset               size"
              },
              "MSIZE": {
                "bit": 13,
                "description": "Memory data size",
                "width": 2
              },
              "PSIZE": {
                "bit": 11,
                "description": "Peripheral data size",
                "width": 2
              },
              "MINC": {
                "bit": 10,
                "description": "Memory increment mode"
              },
              "PINC": {
                "bit": 9,
                "description": "Peripheral increment mode"
              },
              "CIRC": {
                "bit": 8,
                "description": "Circular mode"
              },
              "DIR": {
                "bit": 6,
                "description": "Data transfer direction",
                "width": 2
              },
              "PFCTRL": {
                "bit": 5,
                "description": "Peripheral flow controller"
              },
              "TCIE": {
                "bit": 4,
                "description": "Transfer complete interrupt               enable"
              },
              "HTIE": {
                "bit": 3,
                "description": "Half transfer interrupt               enable"
              },
              "TEIE": {
                "bit": 2,
                "description": "Transfer error interrupt               enable"
              },
              "DMEIE": {
                "bit": 1,
                "description": "Direct mode error interrupt               enable"
              },
              "EN": {
                "bit": 0,
                "description": "Stream enable / flag stream ready when               read low"
              }
            },
            "S5NDTR": {
              "NDT": {
                "bit": 0,
                "description": "Number of data items to               transfer",
                "width": 16
              }
            },
            "S5PAR": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "S5M0AR": {
              "M0A": {
                "bit": 0,
                "description": "Memory 0 address",
                "width": 32
              }
            },
            "S5M1AR": {
              "M1A": {
                "bit": 0,
                "description": "Memory 1 address (used in case of Double               buffer mode)",
                "width": 32
              }
            },
            "S5FCR": {
              "FEIE": {
                "bit": 7,
                "description": "FIFO error interrupt               enable"
              },
              "FS": {
                "bit": 3,
                "description": "FIFO status",
                "width": 3
              },
              "DMDIS": {
                "bit": 2,
                "description": "Direct mode disable"
              },
              "FTH": {
                "bit": 0,
                "description": "FIFO threshold selection",
                "width": 2
              }
            },
            "S6CR": {
              "CHSEL": {
                "bit": 25,
                "description": "Channel selection",
                "width": 4
              },
              "MBURST": {
                "bit": 23,
                "description": "Memory burst transfer               configuration",
                "width": 2
              },
              "PBURST": {
                "bit": 21,
                "description": "Peripheral burst transfer               configuration",
                "width": 2
              },
              "ACK": {
                "bit": 20,
                "description": "ACK"
              },
              "CT": {
                "bit": 19,
                "description": "Current target (only in double buffer               mode)"
              },
              "DBM": {
                "bit": 18,
                "description": "Double buffer mode"
              },
              "PL": {
                "bit": 16,
                "description": "Priority level",
                "width": 2
              },
              "PINCOS": {
                "bit": 15,
                "description": "Peripheral increment offset               size"
              },
              "MSIZE": {
                "bit": 13,
                "description": "Memory data size",
                "width": 2
              },
              "PSIZE": {
                "bit": 11,
                "description": "Peripheral data size",
                "width": 2
              },
              "MINC": {
                "bit": 10,
                "description": "Memory increment mode"
              },
              "PINC": {
                "bit": 9,
                "description": "Peripheral increment mode"
              },
              "CIRC": {
                "bit": 8,
                "description": "Circular mode"
              },
              "DIR": {
                "bit": 6,
                "description": "Data transfer direction",
                "width": 2
              },
              "PFCTRL": {
                "bit": 5,
                "description": "Peripheral flow controller"
              },
              "TCIE": {
                "bit": 4,
                "description": "Transfer complete interrupt               enable"
              },
              "HTIE": {
                "bit": 3,
                "description": "Half transfer interrupt               enable"
              },
              "TEIE": {
                "bit": 2,
                "description": "Transfer error interrupt               enable"
              },
              "DMEIE": {
                "bit": 1,
                "description": "Direct mode error interrupt               enable"
              },
              "EN": {
                "bit": 0,
                "description": "Stream enable / flag stream ready when               read low"
              }
            },
            "S6NDTR": {
              "NDT": {
                "bit": 0,
                "description": "Number of data items to               transfer",
                "width": 16
              }
            },
            "S6PAR": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "S6M0AR": {
              "M0A": {
                "bit": 0,
                "description": "Memory 0 address",
                "width": 32
              }
            },
            "S6M1AR": {
              "M1A": {
                "bit": 0,
                "description": "Memory 1 address (used in case of Double               buffer mode)",
                "width": 32
              }
            },
            "S6FCR": {
              "FEIE": {
                "bit": 7,
                "description": "FIFO error interrupt               enable"
              },
              "FS": {
                "bit": 3,
                "description": "FIFO status",
                "width": 3
              },
              "DMDIS": {
                "bit": 2,
                "description": "Direct mode disable"
              },
              "FTH": {
                "bit": 0,
                "description": "FIFO threshold selection",
                "width": 2
              }
            },
            "S7CR": {
              "CHSEL": {
                "bit": 25,
                "description": "Channel selection",
                "width": 4
              },
              "MBURST": {
                "bit": 23,
                "description": "Memory burst transfer               configuration",
                "width": 2
              },
              "PBURST": {
                "bit": 21,
                "description": "Peripheral burst transfer               configuration",
                "width": 2
              },
              "ACK": {
                "bit": 20,
                "description": "ACK"
              },
              "CT": {
                "bit": 19,
                "description": "Current target (only in double buffer               mode)"
              },
              "DBM": {
                "bit": 18,
                "description": "Double buffer mode"
              },
              "PL": {
                "bit": 16,
                "description": "Priority level",
                "width": 2
              },
              "PINCOS": {
                "bit": 15,
                "description": "Peripheral increment offset               size"
              },
              "MSIZE": {
                "bit": 13,
                "description": "Memory data size",
                "width": 2
              },
              "PSIZE": {
                "bit": 11,
                "description": "Peripheral data size",
                "width": 2
              },
              "MINC": {
                "bit": 10,
                "description": "Memory increment mode"
              },
              "PINC": {
                "bit": 9,
                "description": "Peripheral increment mode"
              },
              "CIRC": {
                "bit": 8,
                "description": "Circular mode"
              },
              "DIR": {
                "bit": 6,
                "description": "Data transfer direction",
                "width": 2
              },
              "PFCTRL": {
                "bit": 5,
                "description": "Peripheral flow controller"
              },
              "TCIE": {
                "bit": 4,
                "description": "Transfer complete interrupt               enable"
              },
              "HTIE": {
                "bit": 3,
                "description": "Half transfer interrupt               enable"
              },
              "TEIE": {
                "bit": 2,
                "description": "Transfer error interrupt               enable"
              },
              "DMEIE": {
                "bit": 1,
                "description": "Direct mode error interrupt               enable"
              },
              "EN": {
                "bit": 0,
                "description": "Stream enable / flag stream ready when               read low"
              }
            },
            "S7NDTR": {
              "NDT": {
                "bit": 0,
                "description": "Number of data items to               transfer",
                "width": 16
              }
            },
            "S7PAR": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "S7M0AR": {
              "M0A": {
                "bit": 0,
                "description": "Memory 0 address",
                "width": 32
              }
            },
            "S7M1AR": {
              "M1A": {
                "bit": 0,
                "description": "Memory 1 address (used in case of Double               buffer mode)",
                "width": 32
              }
            },
            "S7FCR": {
              "FEIE": {
                "bit": 7,
                "description": "FIFO error interrupt               enable"
              },
              "FS": {
                "bit": 3,
                "description": "FIFO status",
                "width": 3
              },
              "DMDIS": {
                "bit": 2,
                "description": "Direct mode disable"
              },
              "FTH": {
                "bit": 0,
                "description": "FIFO threshold selection",
                "width": 2
              }
            }
          }
        },
        "RCC": {
          "instances": [
            {
              "name": "RCC",
              "base": "0x40023800",
              "irq": 5
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "clock control register"
            },
            "PLLCFGR": {
              "offset": "0x04",
              "size": 32,
              "description": "PLL configuration register"
            },
            "CFGR": {
              "offset": "0x08",
              "size": 32,
              "description": "clock configuration register"
            },
            "CIR": {
              "offset": "0x0C",
              "size": 32,
              "description": "clock interrupt register"
            },
            "AHB1RSTR": {
              "offset": "0x10",
              "size": 32,
              "description": "AHB1 peripheral reset register"
            },
            "AHB2RSTR": {
              "offset": "0x14",
              "size": 32,
              "description": "AHB2 peripheral reset register"
            },
            "AHB3RSTR": {
              "offset": "0x18",
              "size": 32,
              "description": "AHB3 peripheral reset register"
            },
            "APB1RSTR": {
              "offset": "0x20",
              "size": 32,
              "description": "APB1 peripheral reset register"
            },
            "APB2RSTR": {
              "offset": "0x24",
              "size": 32,
              "description": "APB2 peripheral reset register"
            },
            "AHB1ENR": {
              "offset": "0x30",
              "size": 32,
              "description": "AHB1 peripheral clock register"
            },
            "AHB2ENR": {
              "offset": "0x34",
              "size": 32,
              "description": "AHB2 peripheral clock enable           register"
            },
            "AHB3ENR": {
              "offset": "0x38",
              "size": 32,
              "description": "AHB3 peripheral clock enable           register"
            },
            "APB1ENR": {
              "offset": "0x40",
              "size": 32,
              "description": "APB1 peripheral clock enable           register"
            },
            "APB2ENR": {
              "offset": "0x44",
              "size": 32,
              "description": "APB2 peripheral clock enable           register"
            },
            "AHB1LPENR": {
              "offset": "0x50",
              "size": 32,
              "description": "AHB1 peripheral clock enable in low power           mode register"
            },
            "AHB2LPENR": {
              "offset": "0x54",
              "size": 32,
              "description": "AHB2 peripheral clock enable in low power           mode register"
            },
            "AHB3LPENR": {
              "offset": "0x58",
              "size": 32,
              "description": "AHB3 peripheral clock enable in low power           mode register"
            },
            "APB1LPENR": {
              "offset": "0x60",
              "size": 32,
              "description": "APB1 peripheral clock enable in low power           mode register"
            },
            "APB2LPENR": {
              "offset": "0x64",
              "size": 32,
              "description": "APB2 peripheral clock enabled in low power           mode register"
            },
            "BDCR": {
              "offset": "0x70",
              "size": 32,
              "description": "Backup domain control register"
            },
            "CSR": {
              "offset": "0x74",
              "size": 32,
              "description": "clock control & status           register"
            },
            "SSCGR": {
              "offset": "0x80",
              "size": 32,
              "description": "spread spectrum clock generation           register"
            },
            "PLLI2SCFGR": {
              "offset": "0x84",
              "size": 32,
              "description": "PLLI2S configuration register"
            },
            "PLLSAICFGR": {
              "offset": "0x88",
              "size": 32,
              "description": "PLL configuration register"
            },
            "DKCFGR1": {
              "offset": "0x8C",
              "size": 32,
              "description": "dedicated clocks configuration           register"
            },
            "DKCFGR2": {
              "offset": "0x90",
              "size": 32,
              "description": "dedicated clocks configuration           register"
            }
          },
          "bits": {
            "CR": {
              "PLLI2SRDY": {
                "bit": 27,
                "description": "PLLI2S clock ready flag"
              },
              "PLLI2SON": {
                "bit": 26,
                "description": "PLLI2S enable"
              },
              "PLLRDY": {
                "bit": 25,
                "description": "Main PLL (PLL) clock ready               flag"
              },
              "PLLON": {
                "bit": 24,
                "description": "Main PLL (PLL) enable"
              },
              "CSSON": {
                "bit": 19,
                "description": "Clock security system               enable"
              },
              "HSEBYP": {
                "bit": 18,
                "description": "HSE clock bypass"
              },
              "HSERDY": {
                "bit": 17,
                "description": "HSE clock ready flag"
              },
              "HSEON": {
                "bit": 16,
                "description": "HSE clock enable"
              },
              "HSICAL": {
                "bit": 8,
                "description": "Internal high-speed clock               calibration",
                "width": 8
              },
              "HSITRIM": {
                "bit": 3,
                "description": "Internal high-speed clock               trimming",
                "width": 5
              },
              "HSIRDY": {
                "bit": 1,
                "description": "Internal high-speed clock ready               flag"
              },
              "HSION": {
                "bit": 0,
                "description": "Internal high-speed clock               enable"
              }
            },
            "PLLCFGR": {
              "PLLQ3": {
                "bit": 27,
                "description": "Main PLL (PLL) division factor for USB               OTG FS, SDIO and random number generator               clocks"
              },
              "PLLQ2": {
                "bit": 26,
                "description": "Main PLL (PLL) division factor for USB               OTG FS, SDIO and random number generator               clocks"
              },
              "PLLQ1": {
                "bit": 25,
                "description": "Main PLL (PLL) division factor for USB               OTG FS, SDIO and random number generator               clocks"
              },
              "PLLQ0": {
                "bit": 24,
                "description": "Main PLL (PLL) division factor for USB               OTG FS, SDIO and random number generator               clocks"
              },
              "PLLSRC": {
                "bit": 22,
                "description": "Main PLL(PLL) and audio PLL (PLLI2S)               entry clock source"
              },
              "PLLP1": {
                "bit": 17,
                "description": "Main PLL (PLL) division factor for main               system clock"
              },
              "PLLP0": {
                "bit": 16,
                "description": "Main PLL (PLL) division factor for main               system clock"
              },
              "PLLN8": {
                "bit": 14,
                "description": "Main PLL (PLL) multiplication factor for               VCO"
              },
              "PLLN7": {
                "bit": 13,
                "description": "Main PLL (PLL) multiplication factor for               VCO"
              },
              "PLLN6": {
                "bit": 12,
                "description": "Main PLL (PLL) multiplication factor for               VCO"
              },
              "PLLN5": {
                "bit": 11,
                "description": "Main PLL (PLL) multiplication factor for               VCO"
              },
              "PLLN4": {
                "bit": 10,
                "description": "Main PLL (PLL) multiplication factor for               VCO"
              },
              "PLLN3": {
                "bit": 9,
                "description": "Main PLL (PLL) multiplication factor for               VCO"
              },
              "PLLN2": {
                "bit": 8,
                "description": "Main PLL (PLL) multiplication factor for               VCO"
              },
              "PLLN1": {
                "bit": 7,
                "description": "Main PLL (PLL) multiplication factor for               VCO"
              },
              "PLLN0": {
                "bit": 6,
                "description": "Main PLL (PLL) multiplication factor for               VCO"
              },
              "PLLM5": {
                "bit": 5,
                "description": "Division factor for the main PLL (PLL)               and audio PLL (PLLI2S) input clock"
              },
              "PLLM4": {
                "bit": 4,
                "description": "Division factor for the main PLL (PLL)               and audio PLL (PLLI2S) input clock"
              },
              "PLLM3": {
                "bit": 3,
                "description": "Division factor for the main PLL (PLL)               and audio PLL (PLLI2S) input clock"
              },
              "PLLM2": {
                "bit": 2,
                "description": "Division factor for the main PLL (PLL)               and audio PLL (PLLI2S) input clock"
              },
              "PLLM1": {
                "bit": 1,
                "description": "Division factor for the main PLL (PLL)               and audio PLL (PLLI2S) input clock"
              },
              "PLLM0": {
                "bit": 0,
                "description": "Division factor for the main PLL (PLL)               and audio PLL (PLLI2S) input clock"
              }
            },
            "CFGR": {
              "MCO2": {
                "bit": 30,
                "description": "Microcontroller clock output               2",
                "width": 2
              },
              "MCO2PRE": {
                "bit": 27,
                "description": "MCO2 prescaler",
                "width": 3
              },
              "MCO1PRE": {
                "bit": 24,
                "description": "MCO1 prescaler",
                "width": 3
              },
              "I2SSRC": {
                "bit": 23,
                "description": "I2S clock selection"
              },
              "MCO1": {
                "bit": 21,
                "description": "Microcontroller clock output               1",
                "width": 2
              },
              "RTCPRE": {
                "bit": 16,
                "description": "HSE division factor for RTC               clock",
                "width": 5
              },
              "PPRE2": {
                "bit": 13,
                "description": "APB high-speed prescaler               (APB2)",
                "width": 3
              },
              "PPRE1": {
                "bit": 10,
                "description": "APB Low speed prescaler               (APB1)",
                "width": 3
              },
              "HPRE": {
                "bit": 4,
                "description": "AHB prescaler",
                "width": 4
              },
              "SWS1": {
                "bit": 3,
                "description": "System clock switch status"
              },
              "SWS0": {
                "bit": 2,
                "description": "System clock switch status"
              },
              "SW1": {
                "bit": 1,
                "description": "System clock switch"
              },
              "SW0": {
                "bit": 0,
                "description": "System clock switch"
              }
            },
            "CIR": {
              "CSSC": {
                "bit": 23,
                "description": "Clock security system interrupt               clear"
              },
              "PLLSAIRDYC": {
                "bit": 22,
                "description": "PLLSAI Ready Interrupt               Clear"
              },
              "PLLI2SRDYC": {
                "bit": 21,
                "description": "PLLI2S ready interrupt               clear"
              },
              "PLLRDYC": {
                "bit": 20,
                "description": "Main PLL(PLL) ready interrupt               clear"
              },
              "HSERDYC": {
                "bit": 19,
                "description": "HSE ready interrupt clear"
              },
              "HSIRDYC": {
                "bit": 18,
                "description": "HSI ready interrupt clear"
              },
              "LSERDYC": {
                "bit": 17,
                "description": "LSE ready interrupt clear"
              },
              "LSIRDYC": {
                "bit": 16,
                "description": "LSI ready interrupt clear"
              },
              "PLLSAIRDYIE": {
                "bit": 14,
                "description": "PLLSAI Ready Interrupt               Enable"
              },
              "PLLI2SRDYIE": {
                "bit": 13,
                "description": "PLLI2S ready interrupt               enable"
              },
              "PLLRDYIE": {
                "bit": 12,
                "description": "Main PLL (PLL) ready interrupt               enable"
              },
              "HSERDYIE": {
                "bit": 11,
                "description": "HSE ready interrupt enable"
              },
              "HSIRDYIE": {
                "bit": 10,
                "description": "HSI ready interrupt enable"
              },
              "LSERDYIE": {
                "bit": 9,
                "description": "LSE ready interrupt enable"
              },
              "LSIRDYIE": {
                "bit": 8,
                "description": "LSI ready interrupt enable"
              },
              "CSSF": {
                "bit": 7,
                "description": "Clock security system interrupt               flag"
              },
              "PLLSAIRDYF": {
                "bit": 6,
                "description": "PLLSAI ready interrupt               flag"
              },
              "PLLI2SRDYF": {
                "bit": 5,
                "description": "PLLI2S ready interrupt               flag"
              },
              "PLLRDYF": {
                "bit": 4,
                "description": "Main PLL (PLL) ready interrupt               flag"
              },
              "HSERDYF": {
                "bit": 3,
                "description": "HSE ready interrupt flag"
              },
              "HSIRDYF": {
                "bit": 2,
                "description": "HSI ready interrupt flag"
              },
              "LSERDYF": {
                "bit": 1,
                "description": "LSE ready interrupt flag"
              },
              "LSIRDYF": {
                "bit": 0,
                "description": "LSI ready interrupt flag"
              }
            },
            "AHB1RSTR": {
              "OTGHSRST": {
                "bit": 29,
                "description": "USB OTG HS module reset"
              },
              "ETHMACRST": {
                "bit": 25,
                "description": "Ethernet MAC reset"
              },
              "DMA2DRST": {
                "bit": 23,
                "description": "DMA2D reset"
              },
              "DMA2RST": {
                "bit": 22,
                "description": "DMA2 reset"
              },
              "DMA1RST": {
                "bit": 21,
                "description": "DMA2 reset"
              },
              "CRCRST": {
                "bit": 12,
                "description": "CRC reset"
              },
              "GPIOKRST": {
                "bit": 10,
                "description": "IO port K reset"
              },
              "GPIOJRST": {
                "bit": 9,
                "description": "IO port J reset"
              },
              "GPIOIRST": {
                "bit": 8,
                "description": "IO port I reset"
              },
              "GPIOHRST": {
                "bit": 7,
                "description": "IO port H reset"
              },
              "GPIOGRST": {
                "bit": 6,
                "description": "IO port G reset"
              },
              "GPIOFRST": {
                "bit": 5,
                "description": "IO port F reset"
              },
              "GPIOERST": {
                "bit": 4,
                "description": "IO port E reset"
              },
              "GPIODRST": {
                "bit": 3,
                "description": "IO port D reset"
              },
              "GPIOCRST": {
                "bit": 2,
                "description": "IO port C reset"
              },
              "GPIOBRST": {
                "bit": 1,
                "description": "IO port B reset"
              },
              "GPIOARST": {
                "bit": 0,
                "description": "IO port A reset"
              }
            },
            "AHB2RSTR": {
              "OTGFSRST": {
                "bit": 7,
                "description": "USB OTG FS module reset"
              },
              "RNGRST": {
                "bit": 6,
                "description": "Random number generator module               reset"
              },
              "HSAHRST": {
                "bit": 5,
                "description": "Hash module reset"
              },
              "CRYPRST": {
                "bit": 4,
                "description": "Cryptographic module reset"
              },
              "DCMIRST": {
                "bit": 0,
                "description": "Camera interface reset"
              }
            },
            "AHB3RSTR": {
              "FMCRST": {
                "bit": 0,
                "description": "Flexible memory controller module               reset"
              },
              "QSPIRST": {
                "bit": 1,
                "description": "Quad SPI memory controller               reset"
              }
            },
            "APB1RSTR": {
              "TIM2RST": {
                "bit": 0,
                "description": "TIM2 reset"
              },
              "TIM3RST": {
                "bit": 1,
                "description": "TIM3 reset"
              },
              "TIM4RST": {
                "bit": 2,
                "description": "TIM4 reset"
              },
              "TIM5RST": {
                "bit": 3,
                "description": "TIM5 reset"
              },
              "TIM6RST": {
                "bit": 4,
                "description": "TIM6 reset"
              },
              "TIM7RST": {
                "bit": 5,
                "description": "TIM7 reset"
              },
              "TIM12RST": {
                "bit": 6,
                "description": "TIM12 reset"
              },
              "TIM13RST": {
                "bit": 7,
                "description": "TIM13 reset"
              },
              "TIM14RST": {
                "bit": 8,
                "description": "TIM14 reset"
              },
              "WWDGRST": {
                "bit": 11,
                "description": "Window watchdog reset"
              },
              "SPI2RST": {
                "bit": 14,
                "description": "SPI 2 reset"
              },
              "SPI3RST": {
                "bit": 15,
                "description": "SPI 3 reset"
              },
              "UART2RST": {
                "bit": 17,
                "description": "USART 2 reset"
              },
              "UART3RST": {
                "bit": 18,
                "description": "USART 3 reset"
              },
              "UART4RST": {
                "bit": 19,
                "description": "USART 4 reset"
              },
              "UART5RST": {
                "bit": 20,
                "description": "USART 5 reset"
              },
              "I2C1RST": {
                "bit": 21,
                "description": "I2C 1 reset"
              },
              "I2C2RST": {
                "bit": 22,
                "description": "I2C 2 reset"
              },
              "I2C3RST": {
                "bit": 23,
                "description": "I2C3 reset"
              },
              "CAN1RST": {
                "bit": 25,
                "description": "CAN1 reset"
              },
              "CAN2RST": {
                "bit": 26,
                "description": "CAN2 reset"
              },
              "PWRRST": {
                "bit": 28,
                "description": "Power interface reset"
              },
              "DACRST": {
                "bit": 29,
                "description": "DAC reset"
              },
              "UART7RST": {
                "bit": 30,
                "description": "UART7 reset"
              },
              "UART8RST": {
                "bit": 31,
                "description": "UART8 reset"
              },
              "SPDIFRXRST": {
                "bit": 16,
                "description": "SPDIF-RX reset"
              },
              "CECRST": {
                "bit": 27,
                "description": "HDMI-CEC reset"
              },
              "LPTIM1RST": {
                "bit": 9,
                "description": "Low power timer 1 reset"
              },
              "I2C4RST": {
                "bit": 24,
                "description": "I2C 4 reset"
              }
            },
            "APB2RSTR": {
              "TIM1RST": {
                "bit": 0,
                "description": "TIM1 reset"
              },
              "TIM8RST": {
                "bit": 1,
                "description": "TIM8 reset"
              },
              "USART1RST": {
                "bit": 4,
                "description": "USART1 reset"
              },
              "USART6RST": {
                "bit": 5,
                "description": "USART6 reset"
              },
              "ADCRST": {
                "bit": 8,
                "description": "ADC interface reset (common to all               ADCs)"
              },
              "SPI1RST": {
                "bit": 12,
                "description": "SPI 1 reset"
              },
              "SPI4RST": {
                "bit": 13,
                "description": "SPI4 reset"
              },
              "SYSCFGRST": {
                "bit": 14,
                "description": "System configuration controller               reset"
              },
              "TIM9RST": {
                "bit": 16,
                "description": "TIM9 reset"
              },
              "TIM10RST": {
                "bit": 17,
                "description": "TIM10 reset"
              },
              "TIM11RST": {
                "bit": 18,
                "description": "TIM11 reset"
              },
              "SPI5RST": {
                "bit": 20,
                "description": "SPI5 reset"
              },
              "SPI6RST": {
                "bit": 21,
                "description": "SPI6 reset"
              },
              "SAI1RST": {
                "bit": 22,
                "description": "SAI1 reset"
              },
              "LTDCRST": {
                "bit": 26,
                "description": "LTDC reset"
              },
              "SAI2RST": {
                "bit": 23,
                "description": "SAI2 reset"
              },
              "SDMMC1RST": {
                "bit": 11,
                "description": "SDMMC1 reset"
              }
            },
            "AHB1ENR": {
              "OTGHSULPIEN": {
                "bit": 30,
                "description": "USB OTG HSULPI clock               enable"
              },
              "OTGHSEN": {
                "bit": 29,
                "description": "USB OTG HS clock enable"
              },
              "ETHMACPTPEN": {
                "bit": 28,
                "description": "Ethernet PTP clock enable"
              },
              "ETHMACRXEN": {
                "bit": 27,
                "description": "Ethernet Reception clock               enable"
              },
              "ETHMACTXEN": {
                "bit": 26,
                "description": "Ethernet Transmission clock               enable"
              },
              "ETHMACEN": {
                "bit": 25,
                "description": "Ethernet MAC clock enable"
              },
              "DMA2DEN": {
                "bit": 23,
                "description": "DMA2D clock enable"
              },
              "DMA2EN": {
                "bit": 22,
                "description": "DMA2 clock enable"
              },
              "DMA1EN": {
                "bit": 21,
                "description": "DMA1 clock enable"
              },
              "CCMDATARAMEN": {
                "bit": 20,
                "description": "CCM data RAM clock enable"
              },
              "BKPSRAMEN": {
                "bit": 18,
                "description": "Backup SRAM interface clock               enable"
              },
              "CRCEN": {
                "bit": 12,
                "description": "CRC clock enable"
              },
              "GPIOKEN": {
                "bit": 10,
                "description": "IO port K clock enable"
              },
              "GPIOJEN": {
                "bit": 9,
                "description": "IO port J clock enable"
              },
              "GPIOIEN": {
                "bit": 8,
                "description": "IO port I clock enable"
              },
              "GPIOHEN": {
                "bit": 7,
                "description": "IO port H clock enable"
              },
              "GPIOGEN": {
                "bit": 6,
                "description": "IO port G clock enable"
              },
              "GPIOFEN": {
                "bit": 5,
                "description": "IO port F clock enable"
              },
              "GPIOEEN": {
                "bit": 4,
                "description": "IO port E clock enable"
              },
              "GPIODEN": {
                "bit": 3,
                "description": "IO port D clock enable"
              },
              "GPIOCEN": {
                "bit": 2,
                "description": "IO port C clock enable"
              },
              "GPIOBEN": {
                "bit": 1,
                "description": "IO port B clock enable"
              },
              "GPIOAEN": {
                "bit": 0,
                "description": "IO port A clock enable"
              }
            },
            "AHB2ENR": {
              "OTGFSEN": {
                "bit": 7,
                "description": "USB OTG FS clock enable"
              },
              "RNGEN": {
                "bit": 6,
                "description": "Random number generator clock               enable"
              },
              "HASHEN": {
                "bit": 5,
                "description": "Hash modules clock enable"
              },
              "CRYPEN": {
                "bit": 4,
                "description": "Cryptographic modules clock               enable"
              },
              "DCMIEN": {
                "bit": 0,
                "description": "Camera interface enable"
              }
            },
            "AHB3ENR": {
              "FMCEN": {
                "bit": 0,
                "description": "Flexible memory controller module clock               enable"
              },
              "QSPIEN": {
                "bit": 1,
                "description": "Quad SPI memory controller clock               enable"
              }
            },
            "APB1ENR": {
              "TIM2EN": {
                "bit": 0,
                "description": "TIM2 clock enable"
              },
              "TIM3EN": {
                "bit": 1,
                "description": "TIM3 clock enable"
              },
              "TIM4EN": {
                "bit": 2,
                "description": "TIM4 clock enable"
              },
              "TIM5EN": {
                "bit": 3,
                "description": "TIM5 clock enable"
              },
              "TIM6EN": {
                "bit": 4,
                "description": "TIM6 clock enable"
              },
              "TIM7EN": {
                "bit": 5,
                "description": "TIM7 clock enable"
              },
              "TIM12EN": {
                "bit": 6,
                "description": "TIM12 clock enable"
              },
              "TIM13EN": {
                "bit": 7,
                "description": "TIM13 clock enable"
              },
              "TIM14EN": {
                "bit": 8,
                "description": "TIM14 clock enable"
              },
              "WWDGEN": {
                "bit": 11,
                "description": "Window watchdog clock               enable"
              },
              "SPI2EN": {
                "bit": 14,
                "description": "SPI2 clock enable"
              },
              "SPI3EN": {
                "bit": 15,
                "description": "SPI3 clock enable"
              },
              "USART2EN": {
                "bit": 17,
                "description": "USART 2 clock enable"
              },
              "USART3EN": {
                "bit": 18,
                "description": "USART3 clock enable"
              },
              "UART4EN": {
                "bit": 19,
                "description": "UART4 clock enable"
              },
              "UART5EN": {
                "bit": 20,
                "description": "UART5 clock enable"
              },
              "I2C1EN": {
                "bit": 21,
                "description": "I2C1 clock enable"
              },
              "I2C2EN": {
                "bit": 22,
                "description": "I2C2 clock enable"
              },
              "I2C3EN": {
                "bit": 23,
                "description": "I2C3 clock enable"
              },
              "CAN1EN": {
                "bit": 25,
                "description": "CAN 1 clock enable"
              },
              "CAN2EN": {
                "bit": 26,
                "description": "CAN 2 clock enable"
              },
              "PWREN": {
                "bit": 28,
                "description": "Power interface clock               enable"
              },
              "DACEN": {
                "bit": 29,
                "description": "DAC interface clock enable"
              },
              "UART7ENR": {
                "bit": 30,
                "description": "UART7 clock enable"
              },
              "UART8ENR": {
                "bit": 31,
                "description": "UART8 clock enable"
              },
              "SPDIFRXEN": {
                "bit": 16,
                "description": "SPDIF-RX clock enable"
              },
              "CECEN": {
                "bit": 27,
                "description": "HDMI-CEN clock enable"
              },
              "LPTMI1EN": {
                "bit": 9,
                "description": "Low power timer 1 clock               enable"
              },
              "I2C4EN": {
                "bit": 24,
                "description": "I2C4 clock enable"
              }
            },
            "APB2ENR": {
              "TIM1EN": {
                "bit": 0,
                "description": "TIM1 clock enable"
              },
              "TIM8EN": {
                "bit": 1,
                "description": "TIM8 clock enable"
              },
              "USART1EN": {
                "bit": 4,
                "description": "USART1 clock enable"
              },
              "USART6EN": {
                "bit": 5,
                "description": "USART6 clock enable"
              },
              "ADC1EN": {
                "bit": 8,
                "description": "ADC1 clock enable"
              },
              "ADC2EN": {
                "bit": 9,
                "description": "ADC2 clock enable"
              },
              "ADC3EN": {
                "bit": 10,
                "description": "ADC3 clock enable"
              },
              "SPI1EN": {
                "bit": 12,
                "description": "SPI1 clock enable"
              },
              "SPI4ENR": {
                "bit": 13,
                "description": "SPI4 clock enable"
              },
              "SYSCFGEN": {
                "bit": 14,
                "description": "System configuration controller clock               enable"
              },
              "TIM9EN": {
                "bit": 16,
                "description": "TIM9 clock enable"
              },
              "TIM10EN": {
                "bit": 17,
                "description": "TIM10 clock enable"
              },
              "TIM11EN": {
                "bit": 18,
                "description": "TIM11 clock enable"
              },
              "SPI5ENR": {
                "bit": 20,
                "description": "SPI5 clock enable"
              },
              "SPI6ENR": {
                "bit": 21,
                "description": "SPI6 clock enable"
              },
              "SAI1EN": {
                "bit": 22,
                "description": "SAI1 clock enable"
              },
              "LTDCEN": {
                "bit": 26,
                "description": "LTDC clock enable"
              },
              "SAI2EN": {
                "bit": 23,
                "description": "SAI2 clock enable"
              },
              "SDMMC1EN": {
                "bit": 11,
                "description": "SDMMC1 clock enable"
              }
            },
            "AHB1LPENR": {
              "GPIOALPEN": {
                "bit": 0,
                "description": "IO port A clock enable during sleep               mode"
              },
              "GPIOBLPEN": {
                "bit": 1,
                "description": "IO port B clock enable during Sleep               mode"
              },
              "GPIOCLPEN": {
                "bit": 2,
                "description": "IO port C clock enable during Sleep               mode"
              },
              "GPIODLPEN": {
                "bit": 3,
                "description": "IO port D clock enable during Sleep               mode"
              },
              "GPIOELPEN": {
                "bit": 4,
                "description": "IO port E clock enable during Sleep               mode"
              },
              "GPIOFLPEN": {
                "bit": 5,
                "description": "IO port F clock enable during Sleep               mode"
              },
              "GPIOGLPEN": {
                "bit": 6,
                "description": "IO port G clock enable during Sleep               mode"
              },
              "GPIOHLPEN": {
                "bit": 7,
                "description": "IO port H clock enable during Sleep               mode"
              },
              "GPIOILPEN": {
                "bit": 8,
                "description": "IO port I clock enable during Sleep               mode"
              },
              "GPIOJLPEN": {
                "bit": 9,
                "description": "IO port J clock enable during Sleep               mode"
              },
              "GPIOKLPEN": {
                "bit": 10,
                "description": "IO port K clock enable during Sleep               mode"
              },
              "CRCLPEN": {
                "bit": 12,
                "description": "CRC clock enable during Sleep               mode"
              },
              "FLITFLPEN": {
                "bit": 15,
                "description": "Flash interface clock enable during               Sleep mode"
              },
              "SRAM1LPEN": {
                "bit": 16,
                "description": "SRAM 1interface clock enable during               Sleep mode"
              },
              "SRAM2LPEN": {
                "bit": 17,
                "description": "SRAM 2 interface clock enable during               Sleep mode"
              },
              "BKPSRAMLPEN": {
                "bit": 18,
                "description": "Backup SRAM interface clock enable               during Sleep mode"
              },
              "SRAM3LPEN": {
                "bit": 19,
                "description": "SRAM 3 interface clock enable during               Sleep mode"
              },
              "DMA1LPEN": {
                "bit": 21,
                "description": "DMA1 clock enable during Sleep               mode"
              },
              "DMA2LPEN": {
                "bit": 22,
                "description": "DMA2 clock enable during Sleep               mode"
              },
              "DMA2DLPEN": {
                "bit": 23,
                "description": "DMA2D clock enable during Sleep               mode"
              },
              "ETHMACLPEN": {
                "bit": 25,
                "description": "Ethernet MAC clock enable during Sleep               mode"
              },
              "ETHMACTXLPEN": {
                "bit": 26,
                "description": "Ethernet transmission clock enable               during Sleep mode"
              },
              "ETHMACRXLPEN": {
                "bit": 27,
                "description": "Ethernet reception clock enable during               Sleep mode"
              },
              "ETHMACPTPLPEN": {
                "bit": 28,
                "description": "Ethernet PTP clock enable during Sleep               mode"
              },
              "OTGHSLPEN": {
                "bit": 29,
                "description": "USB OTG HS clock enable during Sleep               mode"
              },
              "OTGHSULPILPEN": {
                "bit": 30,
                "description": "USB OTG HS ULPI clock enable during               Sleep mode"
              }
            },
            "AHB2LPENR": {
              "OTGFSLPEN": {
                "bit": 7,
                "description": "USB OTG FS clock enable during Sleep               mode"
              },
              "RNGLPEN": {
                "bit": 6,
                "description": "Random number generator clock enable               during Sleep mode"
              },
              "HASHLPEN": {
                "bit": 5,
                "description": "Hash modules clock enable during Sleep               mode"
              },
              "CRYPLPEN": {
                "bit": 4,
                "description": "Cryptography modules clock enable during               Sleep mode"
              },
              "DCMILPEN": {
                "bit": 0,
                "description": "Camera interface enable during Sleep               mode"
              }
            },
            "AHB3LPENR": {
              "FMCLPEN": {
                "bit": 0,
                "description": "Flexible memory controller module clock               enable during Sleep mode"
              },
              "QSPILPEN": {
                "bit": 1,
                "description": "Quand SPI memory controller clock enable               during Sleep mode"
              }
            },
            "APB1LPENR": {
              "TIM2LPEN": {
                "bit": 0,
                "description": "TIM2 clock enable during Sleep               mode"
              },
              "TIM3LPEN": {
                "bit": 1,
                "description": "TIM3 clock enable during Sleep               mode"
              },
              "TIM4LPEN": {
                "bit": 2,
                "description": "TIM4 clock enable during Sleep               mode"
              },
              "TIM5LPEN": {
                "bit": 3,
                "description": "TIM5 clock enable during Sleep               mode"
              },
              "TIM6LPEN": {
                "bit": 4,
                "description": "TIM6 clock enable during Sleep               mode"
              },
              "TIM7LPEN": {
                "bit": 5,
                "description": "TIM7 clock enable during Sleep               mode"
              },
              "TIM12LPEN": {
                "bit": 6,
                "description": "TIM12 clock enable during Sleep               mode"
              },
              "TIM13LPEN": {
                "bit": 7,
                "description": "TIM13 clock enable during Sleep               mode"
              },
              "TIM14LPEN": {
                "bit": 8,
                "description": "TIM14 clock enable during Sleep               mode"
              },
              "WWDGLPEN": {
                "bit": 11,
                "description": "Window watchdog clock enable during               Sleep mode"
              },
              "SPI2LPEN": {
                "bit": 14,
                "description": "SPI2 clock enable during Sleep               mode"
              },
              "SPI3LPEN": {
                "bit": 15,
                "description": "SPI3 clock enable during Sleep               mode"
              },
              "USART2LPEN": {
                "bit": 17,
                "description": "USART2 clock enable during Sleep               mode"
              },
              "USART3LPEN": {
                "bit": 18,
                "description": "USART3 clock enable during Sleep               mode"
              },
              "UART4LPEN": {
                "bit": 19,
                "description": "UART4 clock enable during Sleep               mode"
              },
              "UART5LPEN": {
                "bit": 20,
                "description": "UART5 clock enable during Sleep               mode"
              },
              "I2C1LPEN": {
                "bit": 21,
                "description": "I2C1 clock enable during Sleep               mode"
              },
              "I2C2LPEN": {
                "bit": 22,
                "description": "I2C2 clock enable during Sleep               mode"
              },
              "I2C3LPEN": {
                "bit": 23,
                "description": "I2C3 clock enable during Sleep               mode"
              },
              "CAN1LPEN": {
                "bit": 25,
                "description": "CAN 1 clock enable during Sleep               mode"
              },
              "CAN2LPEN": {
                "bit": 26,
                "description": "CAN 2 clock enable during Sleep               mode"
              },
              "PWRLPEN": {
                "bit": 28,
                "description": "Power interface clock enable during               Sleep mode"
              },
              "DACLPEN": {
                "bit": 29,
                "description": "DAC interface clock enable during Sleep               mode"
              },
              "UART7LPEN": {
                "bit": 30,
                "description": "UART7 clock enable during Sleep               mode"
              },
              "UART8LPEN": {
                "bit": 31,
                "description": "UART8 clock enable during Sleep               mode"
              },
              "SPDIFRXLPEN": {
                "bit": 16,
                "description": "SPDIF-RX clock enable during sleep               mode"
              },
              "CECLPEN": {
                "bit": 27,
                "description": "HDMI-CEN clock enable during Sleep               mode"
              },
              "LPTIM1LPEN": {
                "bit": 9,
                "description": "low power timer 1 clock enable during               Sleep mode"
              },
              "I2C4LPEN": {
                "bit": 24,
                "description": "I2C4 clock enable during Sleep               mode"
              }
            },
            "APB2LPENR": {
              "TIM1LPEN": {
                "bit": 0,
                "description": "TIM1 clock enable during Sleep               mode"
              },
              "TIM8LPEN": {
                "bit": 1,
                "description": "TIM8 clock enable during Sleep               mode"
              },
              "USART1LPEN": {
                "bit": 4,
                "description": "USART1 clock enable during Sleep               mode"
              },
              "USART6LPEN": {
                "bit": 5,
                "description": "USART6 clock enable during Sleep               mode"
              },
              "ADC1LPEN": {
                "bit": 8,
                "description": "ADC1 clock enable during Sleep               mode"
              },
              "ADC2LPEN": {
                "bit": 9,
                "description": "ADC2 clock enable during Sleep               mode"
              },
              "ADC3LPEN": {
                "bit": 10,
                "description": "ADC 3 clock enable during Sleep               mode"
              },
              "SPI1LPEN": {
                "bit": 12,
                "description": "SPI 1 clock enable during Sleep               mode"
              },
              "SPI4LPEN": {
                "bit": 13,
                "description": "SPI 4 clock enable during Sleep               mode"
              },
              "SYSCFGLPEN": {
                "bit": 14,
                "description": "System configuration controller clock               enable during Sleep mode"
              },
              "TIM9LPEN": {
                "bit": 16,
                "description": "TIM9 clock enable during sleep               mode"
              },
              "TIM10LPEN": {
                "bit": 17,
                "description": "TIM10 clock enable during Sleep               mode"
              },
              "TIM11LPEN": {
                "bit": 18,
                "description": "TIM11 clock enable during Sleep               mode"
              },
              "SPI5LPEN": {
                "bit": 20,
                "description": "SPI 5 clock enable during Sleep               mode"
              },
              "SPI6LPEN": {
                "bit": 21,
                "description": "SPI 6 clock enable during Sleep               mode"
              },
              "SAI1LPEN": {
                "bit": 22,
                "description": "SAI1 clock enable during sleep               mode"
              },
              "LTDCLPEN": {
                "bit": 26,
                "description": "LTDC clock enable during sleep               mode"
              },
              "SAI2LPEN": {
                "bit": 23,
                "description": "SAI2 clock enable during sleep               mode"
              },
              "SDMMC1LPEN": {
                "bit": 11,
                "description": "SDMMC1 clock enable during Sleep               mode"
              }
            },
            "BDCR": {
              "BDRST": {
                "bit": 16,
                "description": "Backup domain software               reset"
              },
              "RTCEN": {
                "bit": 15,
                "description": "RTC clock enable"
              },
              "RTCSEL1": {
                "bit": 9,
                "description": "RTC clock source selection"
              },
              "RTCSEL0": {
                "bit": 8,
                "description": "RTC clock source selection"
              },
              "LSEBYP": {
                "bit": 2,
                "description": "External low-speed oscillator               bypass"
              },
              "LSERDY": {
                "bit": 1,
                "description": "External low-speed oscillator               ready"
              },
              "LSEON": {
                "bit": 0,
                "description": "External low-speed oscillator               enable"
              }
            },
            "CSR": {
              "LPWRRSTF": {
                "bit": 31,
                "description": "Low-power reset flag"
              },
              "WWDGRSTF": {
                "bit": 30,
                "description": "Window watchdog reset flag"
              },
              "WDGRSTF": {
                "bit": 29,
                "description": "Independent watchdog reset               flag"
              },
              "SFTRSTF": {
                "bit": 28,
                "description": "Software reset flag"
              },
              "PORRSTF": {
                "bit": 27,
                "description": "POR/PDR reset flag"
              },
              "PADRSTF": {
                "bit": 26,
                "description": "PIN reset flag"
              },
              "BORRSTF": {
                "bit": 25,
                "description": "BOR reset flag"
              },
              "RMVF": {
                "bit": 24,
                "description": "Remove reset flag"
              },
              "LSIRDY": {
                "bit": 1,
                "description": "Internal low-speed oscillator               ready"
              },
              "LSION": {
                "bit": 0,
                "description": "Internal low-speed oscillator               enable"
              }
            },
            "SSCGR": {
              "SSCGEN": {
                "bit": 31,
                "description": "Spread spectrum modulation               enable"
              },
              "SPREADSEL": {
                "bit": 30,
                "description": "Spread Select"
              },
              "INCSTEP": {
                "bit": 13,
                "description": "Incrementation step",
                "width": 15
              },
              "MODPER": {
                "bit": 0,
                "description": "Modulation period",
                "width": 13
              }
            },
            "PLLI2SCFGR": {
              "PLLI2SR": {
                "bit": 28,
                "description": "PLLI2S division factor for I2S               clocks",
                "width": 3
              },
              "PLLI2SQ": {
                "bit": 24,
                "description": "PLLI2S division factor for SAI1               clock",
                "width": 4
              },
              "PLLI2SN": {
                "bit": 6,
                "description": "PLLI2S multiplication factor for               VCO",
                "width": 9
              }
            },
            "PLLSAICFGR": {
              "PLLSAIN": {
                "bit": 6,
                "description": "PLLSAI division factor for               VCO",
                "width": 9
              },
              "PLLSAIP": {
                "bit": 16,
                "description": "PLLSAI division factor for 48MHz               clock",
                "width": 2
              },
              "PLLSAIQ": {
                "bit": 24,
                "description": "PLLSAI division factor for SAI               clock",
                "width": 4
              },
              "PLLSAIR": {
                "bit": 28,
                "description": "PLLSAI division factor for LCD               clock",
                "width": 3
              }
            },
            "DKCFGR1": {
              "PLLI2SDIV": {
                "bit": 0,
                "description": "PLLI2S division factor for SAI1               clock",
                "width": 5
              },
              "PLLSAIDIVQ": {
                "bit": 8,
                "description": "PLLSAI division factor for SAI1               clock",
                "width": 5
              },
              "PLLSAIDIVR": {
                "bit": 16,
                "description": "division factor for               LCD_CLK",
                "width": 2
              },
              "SAI1SEL": {
                "bit": 20,
                "description": "SAI1 clock source               selection",
                "width": 2
              },
              "SAI2SEL": {
                "bit": 22,
                "description": "SAI2 clock source               selection",
                "width": 2
              },
              "TIMPRE": {
                "bit": 24,
                "description": "Timers clocks prescalers               selection"
              }
            },
            "DKCFGR2": {
              "USART1SEL": {
                "bit": 0,
                "description": "USART 1 clock source               selection",
                "width": 2
              },
              "USART2SEL": {
                "bit": 2,
                "description": "USART 2 clock source               selection",
                "width": 2
              },
              "USART3SEL": {
                "bit": 4,
                "description": "USART 3 clock source               selection",
                "width": 2
              },
              "UART4SEL": {
                "bit": 6,
                "description": "UART 4 clock source               selection",
                "width": 2
              },
              "UART5SEL": {
                "bit": 8,
                "description": "UART 5 clock source               selection",
                "width": 2
              },
              "USART6SEL": {
                "bit": 10,
                "description": "USART 6 clock source               selection",
                "width": 2
              },
              "UART7SEL": {
                "bit": 12,
                "description": "UART 7 clock source               selection",
                "width": 2
              },
              "UART8SEL": {
                "bit": 14,
                "description": "UART 8 clock source               selection",
                "width": 2
              },
              "I2C1SEL": {
                "bit": 16,
                "description": "I2C1 clock source               selection",
                "width": 2
              },
              "I2C2SEL": {
                "bit": 18,
                "description": "I2C2 clock source               selection",
                "width": 2
              },
              "I2C3SEL": {
                "bit": 20,
                "description": "I2C3 clock source               selection",
                "width": 2
              },
              "I2C4SEL": {
                "bit": 22,
                "description": "I2C4 clock source               selection",
                "width": 2
              },
              "LPTIM1SEL": {
                "bit": 24,
                "description": "Low power timer 1 clock source               selection",
                "width": 2
              },
              "CECSEL": {
                "bit": 26,
                "description": "HDMI-CEC clock source               selection"
              },
              "CK48MSEL": {
                "bit": 27,
                "description": "48MHz clock source               selection"
              },
              "SDMMCSEL": {
                "bit": 28,
                "description": "SDMMC clock source               selection"
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "GPIOD",
              "base": "0x40020C00"
            },
            {
              "name": "GPIOC",
              "base": "0x40020800"
            },
            {
              "name": "GPIOK",
              "base": "0x40022800"
            },
            {
              "name": "GPIOJ",
              "base": "0x40022400"
            },
            {
              "name": "GPIOI",
              "base": "0x40022000"
            },
            {
              "name": "GPIOH",
              "base": "0x40021C00"
            },
            {
              "name": "GPIOG",
              "base": "0x40021800"
            },
            {
              "name": "GPIOF",
              "base": "0x40021400"
            },
            {
              "name": "GPIOE",
              "base": "0x40021000"
            },
            {
              "name": "GPIOB",
              "base": "0x40020400"
            },
            {
              "name": "GPIOA",
              "base": "0x40020000"
            }
          ],
          "registers": {
            "MODER": {
              "offset": "0x00",
              "size": 32,
              "description": "GPIO port mode register"
            },
            "OTYPER": {
              "offset": "0x04",
              "size": 32,
              "description": "GPIO port output type register"
            },
            "GPIOB_OSPEEDR": {
              "offset": "0x08",
              "size": 32,
              "description": "GPIO port output speed           register"
            },
            "PUPDR": {
              "offset": "0x0C",
              "size": 32,
              "description": "GPIO port pull-up/pull-down           register"
            },
            "IDR": {
              "offset": "0x10",
              "size": 32,
              "description": "GPIO port input data register"
            },
            "ODR": {
              "offset": "0x14",
              "size": 32,
              "description": "GPIO port output data register"
            },
            "BSRR": {
              "offset": "0x18",
              "size": 32,
              "description": "GPIO port bit set/reset           register"
            },
            "LCKR": {
              "offset": "0x1C",
              "size": 32,
              "description": "GPIO port configuration lock           register"
            },
            "AFRL": {
              "offset": "0x20",
              "size": 32,
              "description": "GPIO alternate function           lowregister"
            },
            "AFRH": {
              "offset": "0x24",
              "size": 32,
              "description": "GPIO alternate function high           register"
            },
            "BRR": {
              "offset": "0x28",
              "size": 32,
              "description": "GPIO port bit reset register"
            }
          },
          "bits": {
            "MODER": {
              "MODER15": {
                "bit": 30,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "MODER14": {
                "bit": 28,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "MODER13": {
                "bit": 26,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "MODER12": {
                "bit": 24,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "MODER11": {
                "bit": 22,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "MODER10": {
                "bit": 20,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "MODER9": {
                "bit": 18,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "MODER8": {
                "bit": 16,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "MODER7": {
                "bit": 14,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "MODER6": {
                "bit": 12,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "MODER5": {
                "bit": 10,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "MODER4": {
                "bit": 8,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "MODER3": {
                "bit": 6,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "MODER2": {
                "bit": 4,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "MODER1": {
                "bit": 2,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "MODER0": {
                "bit": 0,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              }
            },
            "OTYPER": {
              "OT15": {
                "bit": 15,
                "description": "Port x configuration bits (y =               0..15)"
              },
              "OT14": {
                "bit": 14,
                "description": "Port x configuration bits (y =               0..15)"
              },
              "OT13": {
                "bit": 13,
                "description": "Port x configuration bits (y =               0..15)"
              },
              "OT12": {
                "bit": 12,
                "description": "Port x configuration bits (y =               0..15)"
              },
              "OT11": {
                "bit": 11,
                "description": "Port x configuration bits (y =               0..15)"
              },
              "OT10": {
                "bit": 10,
                "description": "Port x configuration bits (y =               0..15)"
              },
              "OT9": {
                "bit": 9,
                "description": "Port x configuration bits (y =               0..15)"
              },
              "OT8": {
                "bit": 8,
                "description": "Port x configuration bits (y =               0..15)"
              },
              "OT7": {
                "bit": 7,
                "description": "Port x configuration bits (y =               0..15)"
              },
              "OT6": {
                "bit": 6,
                "description": "Port x configuration bits (y =               0..15)"
              },
              "OT5": {
                "bit": 5,
                "description": "Port x configuration bits (y =               0..15)"
              },
              "OT4": {
                "bit": 4,
                "description": "Port x configuration bits (y =               0..15)"
              },
              "OT3": {
                "bit": 3,
                "description": "Port x configuration bits (y =               0..15)"
              },
              "OT2": {
                "bit": 2,
                "description": "Port x configuration bits (y =               0..15)"
              },
              "OT1": {
                "bit": 1,
                "description": "Port x configuration bits (y =               0..15)"
              },
              "OT0": {
                "bit": 0,
                "description": "Port x configuration bits (y =               0..15)"
              }
            },
            "GPIOB_OSPEEDR": {
              "OSPEEDR15": {
                "bit": 30,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "OSPEEDR14": {
                "bit": 28,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "OSPEEDR13": {
                "bit": 26,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "OSPEEDR12": {
                "bit": 24,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "OSPEEDR11": {
                "bit": 22,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "OSPEEDR10": {
                "bit": 20,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "OSPEEDR9": {
                "bit": 18,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "OSPEEDR8": {
                "bit": 16,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "OSPEEDR7": {
                "bit": 14,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "OSPEEDR6": {
                "bit": 12,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "OSPEEDR5": {
                "bit": 10,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "OSPEEDR4": {
                "bit": 8,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "OSPEEDR3": {
                "bit": 6,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "OSPEEDR2": {
                "bit": 4,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "OSPEEDR1": {
                "bit": 2,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "OSPEEDR0": {
                "bit": 0,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              }
            },
            "PUPDR": {
              "PUPDR15": {
                "bit": 30,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "PUPDR14": {
                "bit": 28,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "PUPDR13": {
                "bit": 26,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "PUPDR12": {
                "bit": 24,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "PUPDR11": {
                "bit": 22,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "PUPDR10": {
                "bit": 20,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "PUPDR9": {
                "bit": 18,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "PUPDR8": {
                "bit": 16,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "PUPDR7": {
                "bit": 14,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "PUPDR6": {
                "bit": 12,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "PUPDR5": {
                "bit": 10,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "PUPDR4": {
                "bit": 8,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "PUPDR3": {
                "bit": 6,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "PUPDR2": {
                "bit": 4,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "PUPDR1": {
                "bit": 2,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "PUPDR0": {
                "bit": 0,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              }
            },
            "IDR": {
              "IDR15": {
                "bit": 15,
                "description": "Port input data (y =               0..15)"
              },
              "IDR14": {
                "bit": 14,
                "description": "Port input data (y =               0..15)"
              },
              "IDR13": {
                "bit": 13,
                "description": "Port input data (y =               0..15)"
              },
              "IDR12": {
                "bit": 12,
                "description": "Port input data (y =               0..15)"
              },
              "IDR11": {
                "bit": 11,
                "description": "Port input data (y =               0..15)"
              },
              "IDR10": {
                "bit": 10,
                "description": "Port input data (y =               0..15)"
              },
              "IDR9": {
                "bit": 9,
                "description": "Port input data (y =               0..15)"
              },
              "IDR8": {
                "bit": 8,
                "description": "Port input data (y =               0..15)"
              },
              "IDR7": {
                "bit": 7,
                "description": "Port input data (y =               0..15)"
              },
              "IDR6": {
                "bit": 6,
                "description": "Port input data (y =               0..15)"
              },
              "IDR5": {
                "bit": 5,
                "description": "Port input data (y =               0..15)"
              },
              "IDR4": {
                "bit": 4,
                "description": "Port input data (y =               0..15)"
              },
              "IDR3": {
                "bit": 3,
                "description": "Port input data (y =               0..15)"
              },
              "IDR2": {
                "bit": 2,
                "description": "Port input data (y =               0..15)"
              },
              "IDR1": {
                "bit": 1,
                "description": "Port input data (y =               0..15)"
              },
              "IDR0": {
                "bit": 0,
                "description": "Port input data (y =               0..15)"
              }
            },
            "ODR": {
              "ODR15": {
                "bit": 15,
                "description": "Port output data (y =               0..15)"
              },
              "ODR14": {
                "bit": 14,
                "description": "Port output data (y =               0..15)"
              },
              "ODR13": {
                "bit": 13,
                "description": "Port output data (y =               0..15)"
              },
              "ODR12": {
                "bit": 12,
                "description": "Port output data (y =               0..15)"
              },
              "ODR11": {
                "bit": 11,
                "description": "Port output data (y =               0..15)"
              },
              "ODR10": {
                "bit": 10,
                "description": "Port output data (y =               0..15)"
              },
              "ODR9": {
                "bit": 9,
                "description": "Port output data (y =               0..15)"
              },
              "ODR8": {
                "bit": 8,
                "description": "Port output data (y =               0..15)"
              },
              "ODR7": {
                "bit": 7,
                "description": "Port output data (y =               0..15)"
              },
              "ODR6": {
                "bit": 6,
                "description": "Port output data (y =               0..15)"
              },
              "ODR5": {
                "bit": 5,
                "description": "Port output data (y =               0..15)"
              },
              "ODR4": {
                "bit": 4,
                "description": "Port output data (y =               0..15)"
              },
              "ODR3": {
                "bit": 3,
                "description": "Port output data (y =               0..15)"
              },
              "ODR2": {
                "bit": 2,
                "description": "Port output data (y =               0..15)"
              },
              "ODR1": {
                "bit": 1,
                "description": "Port output data (y =               0..15)"
              },
              "ODR0": {
                "bit": 0,
                "description": "Port output data (y =               0..15)"
              }
            },
            "BSRR": {
              "BR15": {
                "bit": 31,
                "description": "Port x reset bit y (y =               0..15)"
              },
              "BR14": {
                "bit": 30,
                "description": "Port x reset bit y (y =               0..15)"
              },
              "BR13": {
                "bit": 29,
                "description": "Port x reset bit y (y =               0..15)"
              },
              "BR12": {
                "bit": 28,
                "description": "Port x reset bit y (y =               0..15)"
              },
              "BR11": {
                "bit": 27,
                "description": "Port x reset bit y (y =               0..15)"
              },
              "BR10": {
                "bit": 26,
                "description": "Port x reset bit y (y =               0..15)"
              },
              "BR9": {
                "bit": 25,
                "description": "Port x reset bit y (y =               0..15)"
              },
              "BR8": {
                "bit": 24,
                "description": "Port x reset bit y (y =               0..15)"
              },
              "BR7": {
                "bit": 23,
                "description": "Port x reset bit y (y =               0..15)"
              },
              "BR6": {
                "bit": 22,
                "description": "Port x reset bit y (y =               0..15)"
              },
              "BR5": {
                "bit": 21,
                "description": "Port x reset bit y (y =               0..15)"
              },
              "BR4": {
                "bit": 20,
                "description": "Port x reset bit y (y =               0..15)"
              },
              "BR3": {
                "bit": 19,
                "description": "Port x reset bit y (y =               0..15)"
              },
              "BR2": {
                "bit": 18,
                "description": "Port x reset bit y (y =               0..15)"
              },
              "BR1": {
                "bit": 17,
                "description": "Port x reset bit y (y =               0..15)"
              },
              "BR0": {
                "bit": 16,
                "description": "Port x set bit y (y=               0..15)"
              },
              "BS15": {
                "bit": 15,
                "description": "Port x set bit y (y=               0..15)"
              },
              "BS14": {
                "bit": 14,
                "description": "Port x set bit y (y=               0..15)"
              },
              "BS13": {
                "bit": 13,
                "description": "Port x set bit y (y=               0..15)"
              },
              "BS12": {
                "bit": 12,
                "description": "Port x set bit y (y=               0..15)"
              },
              "BS11": {
                "bit": 11,
                "description": "Port x set bit y (y=               0..15)"
              },
              "BS10": {
                "bit": 10,
                "description": "Port x set bit y (y=               0..15)"
              },
              "BS9": {
                "bit": 9,
                "description": "Port x set bit y (y=               0..15)"
              },
              "BS8": {
                "bit": 8,
                "description": "Port x set bit y (y=               0..15)"
              },
              "BS7": {
                "bit": 7,
                "description": "Port x set bit y (y=               0..15)"
              },
              "BS6": {
                "bit": 6,
                "description": "Port x set bit y (y=               0..15)"
              },
              "BS5": {
                "bit": 5,
                "description": "Port x set bit y (y=               0..15)"
              },
              "BS4": {
                "bit": 4,
                "description": "Port x set bit y (y=               0..15)"
              },
              "BS3": {
                "bit": 3,
                "description": "Port x set bit y (y=               0..15)"
              },
              "BS2": {
                "bit": 2,
                "description": "Port x set bit y (y=               0..15)"
              },
              "BS1": {
                "bit": 1,
                "description": "Port x set bit y (y=               0..15)"
              },
              "BS0": {
                "bit": 0,
                "description": "Port x set bit y (y=               0..15)"
              }
            },
            "LCKR": {
              "LCKK": {
                "bit": 16,
                "description": "Port x lock bit y (y=               0..15)"
              },
              "LCK15": {
                "bit": 15,
                "description": "Port x lock bit y (y=               0..15)"
              },
              "LCK14": {
                "bit": 14,
                "description": "Port x lock bit y (y=               0..15)"
              },
              "LCK13": {
                "bit": 13,
                "description": "Port x lock bit y (y=               0..15)"
              },
              "LCK12": {
                "bit": 12,
                "description": "Port x lock bit y (y=               0..15)"
              },
              "LCK11": {
                "bit": 11,
                "description": "Port x lock bit y (y=               0..15)"
              },
              "LCK10": {
                "bit": 10,
                "description": "Port x lock bit y (y=               0..15)"
              },
              "LCK9": {
                "bit": 9,
                "description": "Port x lock bit y (y=               0..15)"
              },
              "LCK8": {
                "bit": 8,
                "description": "Port x lock bit y (y=               0..15)"
              },
              "LCK7": {
                "bit": 7,
                "description": "Port x lock bit y (y=               0..15)"
              },
              "LCK6": {
                "bit": 6,
                "description": "Port x lock bit y (y=               0..15)"
              },
              "LCK5": {
                "bit": 5,
                "description": "Port x lock bit y (y=               0..15)"
              },
              "LCK4": {
                "bit": 4,
                "description": "Port x lock bit y (y=               0..15)"
              },
              "LCK3": {
                "bit": 3,
                "description": "Port x lock bit y (y=               0..15)"
              },
              "LCK2": {
                "bit": 2,
                "description": "Port x lock bit y (y=               0..15)"
              },
              "LCK1": {
                "bit": 1,
                "description": "Port x lock bit y (y=               0..15)"
              },
              "LCK0": {
                "bit": 0,
                "description": "Port x lock bit y (y=               0..15)"
              }
            },
            "AFRL": {
              "AFRL7": {
                "bit": 28,
                "description": "Alternate function selection for port x               bit y (y = 0..7)",
                "width": 4
              },
              "AFRL6": {
                "bit": 24,
                "description": "Alternate function selection for port x               bit y (y = 0..7)",
                "width": 4
              },
              "AFRL5": {
                "bit": 20,
                "description": "Alternate function selection for port x               bit y (y = 0..7)",
                "width": 4
              },
              "AFRL4": {
                "bit": 16,
                "description": "Alternate function selection for port x               bit y (y = 0..7)",
                "width": 4
              },
              "AFRL3": {
                "bit": 12,
                "description": "Alternate function selection for port x               bit y (y = 0..7)",
                "width": 4
              },
              "AFRL2": {
                "bit": 8,
                "description": "Alternate function selection for port x               bit y (y = 0..7)",
                "width": 4
              },
              "AFRL1": {
                "bit": 4,
                "description": "Alternate function selection for port x               bit y (y = 0..7)",
                "width": 4
              },
              "AFRL0": {
                "bit": 0,
                "description": "Alternate function selection for port x               bit y (y = 0..7)",
                "width": 4
              }
            },
            "AFRH": {
              "AFRH15": {
                "bit": 28,
                "description": "Alternate function selection for port x               bit y (y = 8..15)",
                "width": 4
              },
              "AFRH14": {
                "bit": 24,
                "description": "Alternate function selection for port x               bit y (y = 8..15)",
                "width": 4
              },
              "AFRH13": {
                "bit": 20,
                "description": "Alternate function selection for port x               bit y (y = 8..15)",
                "width": 4
              },
              "AFRH12": {
                "bit": 16,
                "description": "Alternate function selection for port x               bit y (y = 8..15)",
                "width": 4
              },
              "AFRH11": {
                "bit": 12,
                "description": "Alternate function selection for port x               bit y (y = 8..15)",
                "width": 4
              },
              "AFRH10": {
                "bit": 8,
                "description": "Alternate function selection for port x               bit y (y = 8..15)",
                "width": 4
              },
              "AFRH9": {
                "bit": 4,
                "description": "Alternate function selection for port x               bit y (y = 8..15)",
                "width": 4
              },
              "AFRH8": {
                "bit": 0,
                "description": "Alternate function selection for port x               bit y (y = 8..15)",
                "width": 4
              }
            },
            "BRR": {
              "BR0": {
                "bit": 0,
                "description": "Port D Reset bit 0"
              },
              "BR1": {
                "bit": 1,
                "description": "Port D Reset bit 1"
              },
              "BR2": {
                "bit": 2,
                "description": "Port D Reset bit 2"
              },
              "BR3": {
                "bit": 3,
                "description": "Port D Reset bit 3"
              },
              "BR4": {
                "bit": 4,
                "description": "Port D Reset bit 4"
              },
              "BR5": {
                "bit": 5,
                "description": "Port D Reset bit 5"
              },
              "BR6": {
                "bit": 6,
                "description": "Port D Reset bit 6"
              },
              "BR7": {
                "bit": 7,
                "description": "Port D Reset bit 7"
              },
              "BR8": {
                "bit": 8,
                "description": "Port D Reset bit 8"
              },
              "BR9": {
                "bit": 9,
                "description": "Port D Reset bit 9"
              },
              "BR10": {
                "bit": 10,
                "description": "Port D Reset bit 10"
              },
              "BR11": {
                "bit": 11,
                "description": "Port D Reset bit 11"
              },
              "BR12": {
                "bit": 12,
                "description": "Port D Reset bit 12"
              },
              "BR13": {
                "bit": 13,
                "description": "Port D Reset bit 13"
              },
              "BR14": {
                "bit": 14,
                "description": "Port D Reset bit 14"
              },
              "BR15": {
                "bit": 15,
                "description": "Port D Reset bit 15"
              }
            }
          }
        },
        "SYSCFG": {
          "instances": [
            {
              "name": "SYSCFG",
              "base": "0x40013800"
            }
          ],
          "registers": {
            "MEMRM": {
              "offset": "0x00",
              "size": 32,
              "description": "memory remap register"
            },
            "PMC": {
              "offset": "0x04",
              "size": 32,
              "description": "peripheral mode configuration           register"
            },
            "EXTICR1": {
              "offset": "0x08",
              "size": 32,
              "description": "external interrupt configuration register           1"
            },
            "EXTICR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "external interrupt configuration register           2"
            },
            "EXTICR3": {
              "offset": "0x10",
              "size": 32,
              "description": "external interrupt configuration register           3"
            },
            "EXTICR4": {
              "offset": "0x14",
              "size": 32,
              "description": "external interrupt configuration register           4"
            },
            "CMPCR": {
              "offset": "0x20",
              "size": 32,
              "description": "Compensation cell control           register"
            }
          },
          "bits": {
            "MEMRM": {
              "MEM_MODE": {
                "bit": 0,
                "description": "Memory mapping selection",
                "width": 3
              },
              "FB_MODE": {
                "bit": 8,
                "description": "Flash bank mode selection"
              },
              "SWP_FMC": {
                "bit": 10,
                "description": "FMC memory mapping swap",
                "width": 2
              }
            },
            "PMC": {
              "MII_RMII_SEL": {
                "bit": 23,
                "description": "Ethernet PHY interface               selection"
              },
              "ADC1DC2": {
                "bit": 16,
                "description": "ADC1DC2"
              },
              "ADC2DC2": {
                "bit": 17,
                "description": "ADC2DC2"
              },
              "ADC3DC2": {
                "bit": 18,
                "description": "ADC3DC2"
              }
            },
            "EXTICR1": {
              "EXTI3": {
                "bit": 12,
                "description": "EXTI x configuration (x = 0 to               3)",
                "width": 4
              },
              "EXTI2": {
                "bit": 8,
                "description": "EXTI x configuration (x = 0 to               3)",
                "width": 4
              },
              "EXTI1": {
                "bit": 4,
                "description": "EXTI x configuration (x = 0 to               3)",
                "width": 4
              },
              "EXTI0": {
                "bit": 0,
                "description": "EXTI x configuration (x = 0 to               3)",
                "width": 4
              }
            },
            "EXTICR2": {
              "EXTI7": {
                "bit": 12,
                "description": "EXTI x configuration (x = 4 to               7)",
                "width": 4
              },
              "EXTI6": {
                "bit": 8,
                "description": "EXTI x configuration (x = 4 to               7)",
                "width": 4
              },
              "EXTI5": {
                "bit": 4,
                "description": "EXTI x configuration (x = 4 to               7)",
                "width": 4
              },
              "EXTI4": {
                "bit": 0,
                "description": "EXTI x configuration (x = 4 to               7)",
                "width": 4
              }
            },
            "EXTICR3": {
              "EXTI11": {
                "bit": 12,
                "description": "EXTI x configuration (x = 8 to               11)",
                "width": 4
              },
              "EXTI10": {
                "bit": 8,
                "description": "EXTI10",
                "width": 4
              },
              "EXTI9": {
                "bit": 4,
                "description": "EXTI x configuration (x = 8 to               11)",
                "width": 4
              },
              "EXTI8": {
                "bit": 0,
                "description": "EXTI x configuration (x = 8 to               11)",
                "width": 4
              }
            },
            "EXTICR4": {
              "EXTI15": {
                "bit": 12,
                "description": "EXTI x configuration (x = 12 to               15)",
                "width": 4
              },
              "EXTI14": {
                "bit": 8,
                "description": "EXTI x configuration (x = 12 to               15)",
                "width": 4
              },
              "EXTI13": {
                "bit": 4,
                "description": "EXTI x configuration (x = 12 to               15)",
                "width": 4
              },
              "EXTI12": {
                "bit": 0,
                "description": "EXTI x configuration (x = 12 to               15)",
                "width": 4
              }
            },
            "CMPCR": {
              "READY": {
                "bit": 8,
                "description": "READY"
              },
              "CMP_PD": {
                "bit": 0,
                "description": "Compensation cell               power-down"
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI1",
              "base": "0x40013000",
              "irq": 35
            },
            {
              "name": "SPI2",
              "base": "0x40003800",
              "irq": 36
            },
            {
              "name": "SPI4",
              "base": "0x40013400",
              "irq": 84
            },
            {
              "name": "SPI5",
              "base": "0x40015000",
              "irq": 85
            },
            {
              "name": "SPI3",
              "base": "0x40003C00",
              "irq": 51
            },
            {
              "name": "SPI6",
              "base": "0x40015400",
              "irq": 86
            },
            {
              "name": "QUADSPI",
              "base": "0xA0001000",
              "irq": 92
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "control register 2"
            },
            "SR": {
              "offset": "0x08",
              "size": 32,
              "description": "status register"
            },
            "DR": {
              "offset": "0x0C",
              "size": 32,
              "description": "data register"
            },
            "CRCPR": {
              "offset": "0x10",
              "size": 32,
              "description": "CRC polynomial register"
            },
            "RXCRCR": {
              "offset": "0x14",
              "size": 32,
              "description": "RX CRC register"
            },
            "TXCRCR": {
              "offset": "0x18",
              "size": 32,
              "description": "TX CRC register"
            },
            "I2SCFGR": {
              "offset": "0x1C",
              "size": 32,
              "description": "I2S configuration register"
            },
            "I2SPR": {
              "offset": "0x20",
              "size": 32,
              "description": "I2S prescaler register"
            }
          },
          "bits": {
            "CR1": {
              "BIDIMODE": {
                "bit": 15,
                "description": "Bidirectional data mode               enable"
              },
              "BIDIOE": {
                "bit": 14,
                "description": "Output enable in bidirectional               mode"
              },
              "CRCEN": {
                "bit": 13,
                "description": "Hardware CRC calculation               enable"
              },
              "CRCNEXT": {
                "bit": 12,
                "description": "CRC transfer next"
              },
              "CRCL": {
                "bit": 11,
                "description": "CRC length"
              },
              "RXONLY": {
                "bit": 10,
                "description": "Receive only"
              },
              "SSM": {
                "bit": 9,
                "description": "Software slave management"
              },
              "SSI": {
                "bit": 8,
                "description": "Internal slave select"
              },
              "LSBFIRST": {
                "bit": 7,
                "description": "Frame format"
              },
              "SPE": {
                "bit": 6,
                "description": "SPI enable"
              },
              "BR": {
                "bit": 3,
                "description": "Baud rate control",
                "width": 3
              },
              "MSTR": {
                "bit": 2,
                "description": "Master selection"
              },
              "CPOL": {
                "bit": 1,
                "description": "Clock polarity"
              },
              "CPHA": {
                "bit": 0,
                "description": "Clock phase"
              }
            },
            "CR2": {
              "RXDMAEN": {
                "bit": 0,
                "description": "Rx buffer DMA enable"
              },
              "TXDMAEN": {
                "bit": 1,
                "description": "Tx buffer DMA enable"
              },
              "SSOE": {
                "bit": 2,
                "description": "SS output enable"
              },
              "NSSP": {
                "bit": 3,
                "description": "NSS pulse management"
              },
              "FRF": {
                "bit": 4,
                "description": "Frame format"
              },
              "ERRIE": {
                "bit": 5,
                "description": "Error interrupt enable"
              },
              "RXNEIE": {
                "bit": 6,
                "description": "RX buffer not empty interrupt               enable"
              },
              "TXEIE": {
                "bit": 7,
                "description": "Tx buffer empty interrupt               enable"
              },
              "DS": {
                "bit": 8,
                "description": "Data size",
                "width": 4
              },
              "FRXTH": {
                "bit": 12,
                "description": "FIFO reception threshold"
              },
              "LDMA_RX": {
                "bit": 13,
                "description": "Last DMA transfer for               reception"
              },
              "LDMA_TX": {
                "bit": 14,
                "description": "Last DMA transfer for               transmission"
              }
            },
            "SR": {
              "FRE": {
                "bit": 8,
                "description": "Frame format error"
              },
              "BSY": {
                "bit": 7,
                "description": "Busy flag"
              },
              "OVR": {
                "bit": 6,
                "description": "Overrun flag"
              },
              "MODF": {
                "bit": 5,
                "description": "Mode fault"
              },
              "CRCERR": {
                "bit": 4,
                "description": "CRC error flag"
              },
              "UDR": {
                "bit": 3,
                "description": "Underrun flag"
              },
              "CHSIDE": {
                "bit": 2,
                "description": "Channel side"
              },
              "TXE": {
                "bit": 1,
                "description": "Transmit buffer empty"
              },
              "RXNE": {
                "bit": 0,
                "description": "Receive buffer not empty"
              },
              "FRLVL": {
                "bit": 9,
                "description": "FIFO reception level",
                "width": 2
              },
              "FTLVL": {
                "bit": 11,
                "description": "FIFO Transmission Level",
                "width": 2
              }
            },
            "DR": {
              "DR": {
                "bit": 0,
                "description": "Data register",
                "width": 16
              }
            },
            "CRCPR": {
              "CRCPOLY": {
                "bit": 0,
                "description": "CRC polynomial register",
                "width": 16
              }
            },
            "RXCRCR": {
              "RxCRC": {
                "bit": 0,
                "description": "Rx CRC register",
                "width": 16
              }
            },
            "TXCRCR": {
              "TxCRC": {
                "bit": 0,
                "description": "Tx CRC register",
                "width": 16
              }
            },
            "I2SCFGR": {
              "I2SMOD": {
                "bit": 11,
                "description": "I2S mode selection"
              },
              "I2SE": {
                "bit": 10,
                "description": "I2S Enable"
              },
              "I2SCFG": {
                "bit": 8,
                "description": "I2S configuration mode",
                "width": 2
              },
              "PCMSYNC": {
                "bit": 7,
                "description": "PCM frame synchronization"
              },
              "I2SSTD": {
                "bit": 4,
                "description": "I2S standard selection",
                "width": 2
              },
              "CKPOL": {
                "bit": 3,
                "description": "Steady state clock               polarity"
              },
              "DATLEN": {
                "bit": 1,
                "description": "Data length to be               transferred",
                "width": 2
              },
              "CHLEN": {
                "bit": 0,
                "description": "Channel length (number of bits per audio               channel)"
              },
              "ASTRTEN": {
                "bit": 12,
                "description": "Asynchronous start enable"
              }
            },
            "I2SPR": {
              "MCKOE": {
                "bit": 9,
                "description": "Master clock output enable"
              },
              "ODD": {
                "bit": 8,
                "description": "Odd factor for the               prescaler"
              },
              "I2SDIV": {
                "bit": 0,
                "description": "I2S Linear prescaler",
                "width": 8
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC1",
              "base": "0x40012000",
              "irq": 18
            },
            {
              "name": "ADC2",
              "base": "0x40012100"
            },
            {
              "name": "ADC3",
              "base": "0x40012200"
            },
            {
              "name": "C_ADC",
              "base": "0x40012300"
            }
          ],
          "registers": {
            "SR": {
              "offset": "0x00",
              "size": 32,
              "description": "status register"
            },
            "CR1": {
              "offset": "0x04",
              "size": 32,
              "description": "control register 1"
            },
            "CR2": {
              "offset": "0x08",
              "size": 32,
              "description": "control register 2"
            },
            "SMPR1": {
              "offset": "0x0C",
              "size": 32,
              "description": "sample time register 1"
            },
            "SMPR2": {
              "offset": "0x10",
              "size": 32,
              "description": "sample time register 2"
            },
            "JOFR1": {
              "offset": "0x14",
              "size": 32,
              "description": "injected channel data offset register           x"
            },
            "JOFR2": {
              "offset": "0x18",
              "size": 32,
              "description": "injected channel data offset register           x"
            },
            "JOFR3": {
              "offset": "0x1C",
              "size": 32,
              "description": "injected channel data offset register           x"
            },
            "JOFR4": {
              "offset": "0x20",
              "size": 32,
              "description": "injected channel data offset register           x"
            },
            "HTR": {
              "offset": "0x24",
              "size": 32,
              "description": "watchdog higher threshold           register"
            },
            "LTR": {
              "offset": "0x28",
              "size": 32,
              "description": "watchdog lower threshold           register"
            },
            "SQR1": {
              "offset": "0x2C",
              "size": 32,
              "description": "regular sequence register 1"
            },
            "SQR2": {
              "offset": "0x30",
              "size": 32,
              "description": "regular sequence register 2"
            },
            "SQR3": {
              "offset": "0x34",
              "size": 32,
              "description": "regular sequence register 3"
            },
            "JSQR": {
              "offset": "0x38",
              "size": 32,
              "description": "injected sequence register"
            },
            "JDR1": {
              "offset": "0x3C",
              "size": 32,
              "description": "injected data register x"
            },
            "JDR2": {
              "offset": "0x40",
              "size": 32,
              "description": "injected data register x"
            },
            "JDR3": {
              "offset": "0x44",
              "size": 32,
              "description": "injected data register x"
            },
            "JDR4": {
              "offset": "0x48",
              "size": 32,
              "description": "injected data register x"
            },
            "DR": {
              "offset": "0x4C",
              "size": 32,
              "description": "regular data register"
            }
          },
          "bits": {
            "SR": {
              "OVR": {
                "bit": 5,
                "description": "Overrun"
              },
              "STRT": {
                "bit": 4,
                "description": "Regular channel start flag"
              },
              "JSTRT": {
                "bit": 3,
                "description": "Injected channel start               flag"
              },
              "JEOC": {
                "bit": 2,
                "description": "Injected channel end of               conversion"
              },
              "EOC": {
                "bit": 1,
                "description": "Regular channel end of               conversion"
              },
              "AWD": {
                "bit": 0,
                "description": "Analog watchdog flag"
              }
            },
            "CR1": {
              "OVRIE": {
                "bit": 26,
                "description": "Overrun interrupt enable"
              },
              "RES": {
                "bit": 24,
                "description": "Resolution",
                "width": 2
              },
              "AWDEN": {
                "bit": 23,
                "description": "Analog watchdog enable on regular               channels"
              },
              "JAWDEN": {
                "bit": 22,
                "description": "Analog watchdog enable on injected               channels"
              },
              "DISCNUM": {
                "bit": 13,
                "description": "Discontinuous mode channel               count",
                "width": 3
              },
              "JDISCEN": {
                "bit": 12,
                "description": "Discontinuous mode on injected               channels"
              },
              "DISCEN": {
                "bit": 11,
                "description": "Discontinuous mode on regular               channels"
              },
              "JAUTO": {
                "bit": 10,
                "description": "Automatic injected group               conversion"
              },
              "AWDSGL": {
                "bit": 9,
                "description": "Enable the watchdog on a single channel               in scan mode"
              },
              "SCAN": {
                "bit": 8,
                "description": "Scan mode"
              },
              "JEOCIE": {
                "bit": 7,
                "description": "Interrupt enable for injected               channels"
              },
              "AWDIE": {
                "bit": 6,
                "description": "Analog watchdog interrupt               enable"
              },
              "EOCIE": {
                "bit": 5,
                "description": "Interrupt enable for EOC"
              },
              "AWDCH": {
                "bit": 0,
                "description": "Analog watchdog channel select               bits",
                "width": 5
              }
            },
            "CR2": {
              "SWSTART": {
                "bit": 30,
                "description": "Start conversion of regular               channels"
              },
              "EXTEN": {
                "bit": 28,
                "description": "External trigger enable for regular               channels",
                "width": 2
              },
              "EXTSEL": {
                "bit": 24,
                "description": "External event select for regular               group",
                "width": 4
              },
              "JSWSTART": {
                "bit": 22,
                "description": "Start conversion of injected               channels"
              },
              "JEXTEN": {
                "bit": 20,
                "description": "External trigger enable for injected               channels",
                "width": 2
              },
              "JEXTSEL": {
                "bit": 16,
                "description": "External event select for injected               group",
                "width": 4
              },
              "ALIGN": {
                "bit": 11,
                "description": "Data alignment"
              },
              "EOCS": {
                "bit": 10,
                "description": "End of conversion               selection"
              },
              "DDS": {
                "bit": 9,
                "description": "DMA disable selection (for single ADC               mode)"
              },
              "DMA": {
                "bit": 8,
                "description": "Direct memory access mode (for single               ADC mode)"
              },
              "CONT": {
                "bit": 1,
                "description": "Continuous conversion"
              },
              "ADON": {
                "bit": 0,
                "description": "A/D Converter ON / OFF"
              }
            },
            "SMPR1": {
              "SMPx_x": {
                "bit": 0,
                "description": "Sample time bits",
                "width": 32
              }
            },
            "SMPR2": {
              "SMPx_x": {
                "bit": 0,
                "description": "Sample time bits",
                "width": 32
              }
            },
            "JOFR1": {
              "JOFFSET1": {
                "bit": 0,
                "description": "Data offset for injected channel               x",
                "width": 12
              }
            },
            "JOFR2": {
              "JOFFSET2": {
                "bit": 0,
                "description": "Data offset for injected channel               x",
                "width": 12
              }
            },
            "JOFR3": {
              "JOFFSET3": {
                "bit": 0,
                "description": "Data offset for injected channel               x",
                "width": 12
              }
            },
            "JOFR4": {
              "JOFFSET4": {
                "bit": 0,
                "description": "Data offset for injected channel               x",
                "width": 12
              }
            },
            "HTR": {
              "HT": {
                "bit": 0,
                "description": "Analog watchdog higher               threshold",
                "width": 12
              }
            },
            "LTR": {
              "LT": {
                "bit": 0,
                "description": "Analog watchdog lower               threshold",
                "width": 12
              }
            },
            "SQR1": {
              "L": {
                "bit": 20,
                "description": "Regular channel sequence               length",
                "width": 4
              },
              "SQ16": {
                "bit": 15,
                "description": "16th conversion in regular               sequence",
                "width": 5
              },
              "SQ15": {
                "bit": 10,
                "description": "15th conversion in regular               sequence",
                "width": 5
              },
              "SQ14": {
                "bit": 5,
                "description": "14th conversion in regular               sequence",
                "width": 5
              },
              "SQ13": {
                "bit": 0,
                "description": "13th conversion in regular               sequence",
                "width": 5
              }
            },
            "SQR2": {
              "SQ12": {
                "bit": 25,
                "description": "12th conversion in regular               sequence",
                "width": 5
              },
              "SQ11": {
                "bit": 20,
                "description": "11th conversion in regular               sequence",
                "width": 5
              },
              "SQ10": {
                "bit": 15,
                "description": "10th conversion in regular               sequence",
                "width": 5
              },
              "SQ9": {
                "bit": 10,
                "description": "9th conversion in regular               sequence",
                "width": 5
              },
              "SQ8": {
                "bit": 5,
                "description": "8th conversion in regular               sequence",
                "width": 5
              },
              "SQ7": {
                "bit": 0,
                "description": "7th conversion in regular               sequence",
                "width": 5
              }
            },
            "SQR3": {
              "SQ6": {
                "bit": 25,
                "description": "6th conversion in regular               sequence",
                "width": 5
              },
              "SQ5": {
                "bit": 20,
                "description": "5th conversion in regular               sequence",
                "width": 5
              },
              "SQ4": {
                "bit": 15,
                "description": "4th conversion in regular               sequence",
                "width": 5
              },
              "SQ3": {
                "bit": 10,
                "description": "3rd conversion in regular               sequence",
                "width": 5
              },
              "SQ2": {
                "bit": 5,
                "description": "2nd conversion in regular               sequence",
                "width": 5
              },
              "SQ1": {
                "bit": 0,
                "description": "1st conversion in regular               sequence",
                "width": 5
              }
            },
            "JSQR": {
              "JL": {
                "bit": 20,
                "description": "Injected sequence length",
                "width": 2
              },
              "JSQ4": {
                "bit": 15,
                "description": "4th conversion in injected               sequence",
                "width": 5
              },
              "JSQ3": {
                "bit": 10,
                "description": "3rd conversion in injected               sequence",
                "width": 5
              },
              "JSQ2": {
                "bit": 5,
                "description": "2nd conversion in injected               sequence",
                "width": 5
              },
              "JSQ1": {
                "bit": 0,
                "description": "1st conversion in injected               sequence",
                "width": 5
              }
            },
            "JDR1": {
              "JDATA": {
                "bit": 0,
                "description": "Injected data",
                "width": 16
              }
            },
            "JDR2": {
              "JDATA": {
                "bit": 0,
                "description": "Injected data",
                "width": 16
              }
            },
            "JDR3": {
              "JDATA": {
                "bit": 0,
                "description": "Injected data",
                "width": 16
              }
            },
            "JDR4": {
              "JDATA": {
                "bit": 0,
                "description": "Injected data",
                "width": 16
              }
            },
            "DR": {
              "DATA": {
                "bit": 0,
                "description": "Regular data",
                "width": 16
              }
            }
          }
        },
        "DAC": {
          "instances": [
            {
              "name": "DAC",
              "base": "0x40007400"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "control register"
            },
            "SWTRIGR": {
              "offset": "0x04",
              "size": 32,
              "description": "software trigger register"
            },
            "DHR12R1": {
              "offset": "0x08",
              "size": 32,
              "description": "channel1 12-bit right-aligned data holding           register"
            },
            "DHR12L1": {
              "offset": "0x0C",
              "size": 32,
              "description": "channel1 12-bit left aligned data holding           register"
            },
            "DHR8R1": {
              "offset": "0x10",
              "size": 32,
              "description": "channel1 8-bit right aligned data holding           register"
            },
            "DHR12R2": {
              "offset": "0x14",
              "size": 32,
              "description": "channel2 12-bit right aligned data holding           register"
            },
            "DHR12L2": {
              "offset": "0x18",
              "size": 32,
              "description": "channel2 12-bit left aligned data holding           register"
            },
            "DHR8R2": {
              "offset": "0x1C",
              "size": 32,
              "description": "channel2 8-bit right-aligned data holding           register"
            },
            "DHR12RD": {
              "offset": "0x20",
              "size": 32,
              "description": "Dual DAC 12-bit right-aligned data holding           register"
            },
            "DHR12LD": {
              "offset": "0x24",
              "size": 32,
              "description": "DUAL DAC 12-bit left aligned data holding           register"
            },
            "DHR8RD": {
              "offset": "0x28",
              "size": 32,
              "description": "DUAL DAC 8-bit right aligned data holding           register"
            },
            "DOR1": {
              "offset": "0x2C",
              "size": 32,
              "description": "channel1 data output register"
            },
            "DOR2": {
              "offset": "0x30",
              "size": 32,
              "description": "channel2 data output register"
            },
            "SR": {
              "offset": "0x34",
              "size": 32,
              "description": "status register"
            }
          },
          "bits": {
            "CR": {
              "DMAUDRIE2": {
                "bit": 29,
                "description": "DAC channel2 DMA underrun interrupt               enable"
              },
              "DMAEN2": {
                "bit": 28,
                "description": "DAC channel2 DMA enable"
              },
              "MAMP2": {
                "bit": 24,
                "description": "DAC channel2 mask/amplitude               selector",
                "width": 4
              },
              "WAVE2": {
                "bit": 22,
                "description": "DAC channel2 noise/triangle wave               generation enable",
                "width": 2
              },
              "TSEL2": {
                "bit": 19,
                "description": "DAC channel2 trigger               selection",
                "width": 3
              },
              "TEN2": {
                "bit": 18,
                "description": "DAC channel2 trigger               enable"
              },
              "BOFF2": {
                "bit": 17,
                "description": "DAC channel2 output buffer               disable"
              },
              "EN2": {
                "bit": 16,
                "description": "DAC channel2 enable"
              },
              "DMAUDRIE1": {
                "bit": 13,
                "description": "DAC channel1 DMA Underrun Interrupt               enable"
              },
              "DMAEN1": {
                "bit": 12,
                "description": "DAC channel1 DMA enable"
              },
              "MAMP1": {
                "bit": 8,
                "description": "DAC channel1 mask/amplitude               selector",
                "width": 4
              },
              "WAVE1": {
                "bit": 6,
                "description": "DAC channel1 noise/triangle wave               generation enable",
                "width": 2
              },
              "TSEL1": {
                "bit": 3,
                "description": "DAC channel1 trigger               selection",
                "width": 3
              },
              "TEN1": {
                "bit": 2,
                "description": "DAC channel1 trigger               enable"
              },
              "BOFF1": {
                "bit": 1,
                "description": "DAC channel1 output buffer               disable"
              },
              "EN1": {
                "bit": 0,
                "description": "DAC channel1 enable"
              }
            },
            "SWTRIGR": {
              "SWTRIG2": {
                "bit": 1,
                "description": "DAC channel2 software               trigger"
              },
              "SWTRIG1": {
                "bit": 0,
                "description": "DAC channel1 software               trigger"
              }
            },
            "DHR12R1": {
              "DACC1DHR": {
                "bit": 0,
                "description": "DAC channel1 12-bit right-aligned               data",
                "width": 12
              }
            },
            "DHR12L1": {
              "DACC1DHR": {
                "bit": 4,
                "description": "DAC channel1 12-bit left-aligned               data",
                "width": 12
              }
            },
            "DHR8R1": {
              "DACC1DHR": {
                "bit": 0,
                "description": "DAC channel1 8-bit right-aligned               data",
                "width": 8
              }
            },
            "DHR12R2": {
              "DACC2DHR": {
                "bit": 0,
                "description": "DAC channel2 12-bit right-aligned               data",
                "width": 12
              }
            },
            "DHR12L2": {
              "DACC2DHR": {
                "bit": 4,
                "description": "DAC channel2 12-bit left-aligned               data",
                "width": 12
              }
            },
            "DHR8R2": {
              "DACC2DHR": {
                "bit": 0,
                "description": "DAC channel2 8-bit right-aligned               data",
                "width": 8
              }
            },
            "DHR12RD": {
              "DACC2DHR": {
                "bit": 16,
                "description": "DAC channel2 12-bit right-aligned               data",
                "width": 12
              },
              "DACC1DHR": {
                "bit": 0,
                "description": "DAC channel1 12-bit right-aligned               data",
                "width": 12
              }
            },
            "DHR12LD": {
              "DACC2DHR": {
                "bit": 20,
                "description": "DAC channel2 12-bit left-aligned               data",
                "width": 12
              },
              "DACC1DHR": {
                "bit": 4,
                "description": "DAC channel1 12-bit left-aligned               data",
                "width": 12
              }
            },
            "DHR8RD": {
              "DACC2DHR": {
                "bit": 8,
                "description": "DAC channel2 8-bit right-aligned               data",
                "width": 8
              },
              "DACC1DHR": {
                "bit": 0,
                "description": "DAC channel1 8-bit right-aligned               data",
                "width": 8
              }
            },
            "DOR1": {
              "DACC1DOR": {
                "bit": 0,
                "description": "DAC channel1 data output",
                "width": 12
              }
            },
            "DOR2": {
              "DACC2DOR": {
                "bit": 0,
                "description": "DAC channel2 data output",
                "width": 12
              }
            },
            "SR": {
              "DMAUDR2": {
                "bit": 29,
                "description": "DAC channel2 DMA underrun               flag"
              },
              "DMAUDR1": {
                "bit": 13,
                "description": "DAC channel1 DMA underrun               flag"
              }
            }
          }
        },
        "PWR": {
          "instances": [
            {
              "name": "PWR",
              "base": "0x40007000"
            },
            {
              "name": "OTG_FS_PWRCLK",
              "base": "0x50000E00",
              "irq": 42
            },
            {
              "name": "OTG_HS_PWRCLK",
              "base": "0x40040E00",
              "irq": 74
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "power control register"
            },
            "CSR1": {
              "offset": "0x04",
              "size": 32,
              "description": "power control/status register"
            },
            "CR2": {
              "offset": "0x08",
              "size": 32,
              "description": "power control register"
            },
            "CSR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "power control/status register"
            }
          },
          "bits": {
            "CR1": {
              "LPDS": {
                "bit": 0,
                "description": "Low-power deep sleep"
              },
              "PDDS": {
                "bit": 1,
                "description": "Power down deepsleep"
              },
              "CSBF": {
                "bit": 3,
                "description": "Clear standby flag"
              },
              "PVDE": {
                "bit": 4,
                "description": "Power voltage detector               enable"
              },
              "PLS": {
                "bit": 5,
                "description": "PVD level selection",
                "width": 3
              },
              "DBP": {
                "bit": 8,
                "description": "Disable backup domain write               protection"
              },
              "FPDS": {
                "bit": 9,
                "description": "Flash power down in Stop               mode"
              },
              "LPUDS": {
                "bit": 10,
                "description": "Low-power regulator in deepsleep               under-drive mode"
              },
              "MRUDS": {
                "bit": 11,
                "description": "Main regulator in deepsleep under-drive               mode"
              },
              "ADCDC1": {
                "bit": 13,
                "description": "ADCDC1"
              },
              "VOS": {
                "bit": 14,
                "description": "Regulator voltage scaling output               selection",
                "width": 2
              },
              "ODEN": {
                "bit": 16,
                "description": "Over-drive enable"
              },
              "ODSWEN": {
                "bit": 17,
                "description": "Over-drive switching               enabled"
              },
              "UDEN": {
                "bit": 18,
                "description": "Under-drive enable in stop               mode",
                "width": 2
              }
            },
            "CSR1": {
              "WUIF": {
                "bit": 0,
                "description": "Wakeup internal flag"
              },
              "SBF": {
                "bit": 1,
                "description": "Standby flag"
              },
              "PVDO": {
                "bit": 2,
                "description": "PVD output"
              },
              "BRR": {
                "bit": 3,
                "description": "Backup regulator ready"
              },
              "BRE": {
                "bit": 9,
                "description": "Backup regulator enable"
              },
              "VOSRDY": {
                "bit": 14,
                "description": "Regulator voltage scaling output               selection ready bit"
              },
              "ODRDY": {
                "bit": 16,
                "description": "Over-drive mode ready"
              },
              "ODSWRDY": {
                "bit": 17,
                "description": "Over-drive mode switching               ready"
              },
              "UDRDY": {
                "bit": 18,
                "description": "Under-drive ready flag",
                "width": 2
              }
            },
            "CR2": {
              "CWUPF1": {
                "bit": 0,
                "description": "Clear Wakeup Pin flag for               PA0"
              },
              "CWUPF2": {
                "bit": 1,
                "description": "Clear Wakeup Pin flag for               PA2"
              },
              "CWUPF3": {
                "bit": 2,
                "description": "Clear Wakeup Pin flag for               PC1"
              },
              "CWUPF4": {
                "bit": 3,
                "description": "Clear Wakeup Pin flag for               PC13"
              },
              "CWUPF5": {
                "bit": 4,
                "description": "Clear Wakeup Pin flag for               PI8"
              },
              "CWUPF6": {
                "bit": 5,
                "description": "Clear Wakeup Pin flag for               PI11"
              },
              "WUPP1": {
                "bit": 8,
                "description": "Wakeup pin polarity bit for               PA0"
              },
              "WUPP2": {
                "bit": 9,
                "description": "Wakeup pin polarity bit for               PA2"
              },
              "WUPP3": {
                "bit": 10,
                "description": "Wakeup pin polarity bit for               PC1"
              },
              "WUPP4": {
                "bit": 11,
                "description": "Wakeup pin polarity bit for               PC13"
              },
              "WUPP5": {
                "bit": 12,
                "description": "Wakeup pin polarity bit for               PI8"
              },
              "WUPP6": {
                "bit": 13,
                "description": "Wakeup pin polarity bit for               PI11"
              }
            },
            "CSR2": {
              "WUPF1": {
                "bit": 0,
                "description": "Wakeup Pin flag for PA0"
              },
              "WUPF2": {
                "bit": 1,
                "description": "Wakeup Pin flag for PA2"
              },
              "WUPF3": {
                "bit": 2,
                "description": "Wakeup Pin flag for PC1"
              },
              "WUPF4": {
                "bit": 3,
                "description": "Wakeup Pin flag for PC13"
              },
              "WUPF5": {
                "bit": 4,
                "description": "Wakeup Pin flag for PI8"
              },
              "WUPF6": {
                "bit": 5,
                "description": "Wakeup Pin flag for PI11"
              },
              "EWUP1": {
                "bit": 8,
                "description": "Enable Wakeup pin for PA0"
              },
              "EWUP2": {
                "bit": 9,
                "description": "Enable Wakeup pin for PA2"
              },
              "EWUP3": {
                "bit": 10,
                "description": "Enable Wakeup pin for PC1"
              },
              "EWUP4": {
                "bit": 11,
                "description": "Enable Wakeup pin for PC13"
              },
              "EWUP5": {
                "bit": 12,
                "description": "Enable Wakeup pin for PI8"
              },
              "EWUP6": {
                "bit": 13,
                "description": "Enable Wakeup pin for PI11"
              }
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "IWDG",
              "base": "0x40003000"
            },
            {
              "name": "WWDG",
              "base": "0x40002C00",
              "irq": 0
            }
          ],
          "registers": {
            "KR": {
              "offset": "0x00",
              "size": 32,
              "description": "Key register"
            },
            "PR": {
              "offset": "0x04",
              "size": 32,
              "description": "Prescaler register"
            },
            "RLR": {
              "offset": "0x08",
              "size": 32,
              "description": "Reload register"
            },
            "SR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Status register"
            },
            "WINR": {
              "offset": "0x10",
              "size": 32,
              "description": "Window register"
            }
          },
          "bits": {
            "KR": {
              "KEY": {
                "bit": 0,
                "description": "Key value (write only, read               0000h)",
                "width": 16
              }
            },
            "PR": {
              "PR": {
                "bit": 0,
                "description": "Prescaler divider",
                "width": 3
              }
            },
            "RLR": {
              "RL": {
                "bit": 0,
                "description": "Watchdog counter reload               value",
                "width": 12
              }
            },
            "SR": {
              "RVU": {
                "bit": 1,
                "description": "Watchdog counter reload value               update"
              },
              "PVU": {
                "bit": 0,
                "description": "Watchdog prescaler value               update"
              }
            },
            "WINR": {
              "WIN": {
                "bit": 0,
                "description": "Watchdog counter window               value",
                "width": 12
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "TIM1",
              "base": "0x40010000",
              "irq": 24
            },
            {
              "name": "TIM8",
              "base": "0x40010400",
              "irq": 43
            },
            {
              "name": "TIM2",
              "base": "0x40000000",
              "irq": 28
            },
            {
              "name": "TIM3",
              "base": "0x40000400",
              "irq": 29
            },
            {
              "name": "TIM4",
              "base": "0x40000800",
              "irq": 30
            },
            {
              "name": "TIM5",
              "base": "0x40000C00",
              "irq": 50
            },
            {
              "name": "TIM9",
              "base": "0x40014000"
            },
            {
              "name": "TIM12",
              "base": "0x40001800"
            },
            {
              "name": "TIM10",
              "base": "0x40014400"
            },
            {
              "name": "TIM11",
              "base": "0x40014800"
            },
            {
              "name": "TIM13",
              "base": "0x40001C00"
            },
            {
              "name": "TIM14",
              "base": "0x40002000"
            },
            {
              "name": "TIM6",
              "base": "0x40001000",
              "irq": 54
            },
            {
              "name": "TIM7",
              "base": "0x40001400",
              "irq": 55
            },
            {
              "name": "LPTIM1",
              "base": "0x40002400",
              "irq": 93
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "control register 2"
            },
            "SMCR": {
              "offset": "0x08",
              "size": 32,
              "description": "slave mode control register"
            },
            "DIER": {
              "offset": "0x0C",
              "size": 32,
              "description": "DMA/Interrupt enable register"
            },
            "SR": {
              "offset": "0x10",
              "size": 32,
              "description": "status register"
            },
            "EGR": {
              "offset": "0x14",
              "size": 32,
              "description": "event generation register"
            },
            "CCMR1_Output": {
              "offset": "0x18",
              "size": 32,
              "description": "capture/compare mode register 1 (output           mode)"
            },
            "CCMR1_Input": {
              "offset": "0x18",
              "size": 32,
              "description": "capture/compare mode register 1 (input           mode)"
            },
            "CCMR2_Output": {
              "offset": "0x1C",
              "size": 32,
              "description": "capture/compare mode register 2 (output           mode)"
            },
            "CCMR2_Input": {
              "offset": "0x1C",
              "size": 32,
              "description": "capture/compare mode register 2 (input           mode)"
            },
            "CCER": {
              "offset": "0x20",
              "size": 32,
              "description": "capture/compare enable           register"
            },
            "CNT": {
              "offset": "0x24",
              "size": 32,
              "description": "counter"
            },
            "PSC": {
              "offset": "0x28",
              "size": 32,
              "description": "prescaler"
            },
            "ARR": {
              "offset": "0x2C",
              "size": 32,
              "description": "auto-reload register"
            },
            "CCR1": {
              "offset": "0x34",
              "size": 32,
              "description": "capture/compare register 1"
            },
            "CCR2": {
              "offset": "0x38",
              "size": 32,
              "description": "capture/compare register 2"
            },
            "CCR3": {
              "offset": "0x3C",
              "size": 32,
              "description": "capture/compare register 3"
            },
            "CCR4": {
              "offset": "0x40",
              "size": 32,
              "description": "capture/compare register 4"
            },
            "DCR": {
              "offset": "0x48",
              "size": 32,
              "description": "DMA control register"
            },
            "DMAR": {
              "offset": "0x4C",
              "size": 32,
              "description": "DMA address for full transfer"
            },
            "RCR": {
              "offset": "0x30",
              "size": 32,
              "description": "repetition counter register"
            },
            "BDTR": {
              "offset": "0x44",
              "size": 32,
              "description": "break and dead-time register"
            },
            "CCMR3_Output": {
              "offset": "0x54",
              "size": 32,
              "description": "capture/compare mode register 3 (output           mode)"
            },
            "CCR5": {
              "offset": "0x58",
              "size": 32,
              "description": "capture/compare register 5"
            },
            "CRR6": {
              "offset": "0x5C",
              "size": 32,
              "description": "capture/compare register 6"
            }
          },
          "bits": {
            "CR1": {
              "CKD": {
                "bit": 8,
                "description": "Clock division",
                "width": 2
              },
              "ARPE": {
                "bit": 7,
                "description": "Auto-reload preload enable"
              },
              "CMS": {
                "bit": 5,
                "description": "Center-aligned mode               selection",
                "width": 2
              },
              "DIR": {
                "bit": 4,
                "description": "Direction"
              },
              "OPM": {
                "bit": 3,
                "description": "One-pulse mode"
              },
              "URS": {
                "bit": 2,
                "description": "Update request source"
              },
              "UDIS": {
                "bit": 1,
                "description": "Update disable"
              },
              "CEN": {
                "bit": 0,
                "description": "Counter enable"
              }
            },
            "CR2": {
              "OIS4": {
                "bit": 14,
                "description": "Output Idle state 4"
              },
              "OIS3N": {
                "bit": 13,
                "description": "Output Idle state 3"
              },
              "OIS3": {
                "bit": 12,
                "description": "Output Idle state 3"
              },
              "OIS2N": {
                "bit": 11,
                "description": "Output Idle state 2"
              },
              "OIS2": {
                "bit": 10,
                "description": "Output Idle state 2"
              },
              "OIS1N": {
                "bit": 9,
                "description": "Output Idle state 1"
              },
              "OIS1": {
                "bit": 8,
                "description": "Output Idle state 1"
              },
              "TI1S": {
                "bit": 7,
                "description": "TI1 selection"
              },
              "MMS": {
                "bit": 4,
                "description": "Master mode selection",
                "width": 3
              },
              "CCDS": {
                "bit": 3,
                "description": "Capture/compare DMA               selection"
              },
              "CCUS": {
                "bit": 2,
                "description": "Capture/compare control update               selection"
              },
              "CCPC": {
                "bit": 0,
                "description": "Capture/compare preloaded               control"
              }
            },
            "SMCR": {
              "SMS_3": {
                "bit": 16,
                "description": "Slave model selection -               bit[3]"
              },
              "ETP": {
                "bit": 15,
                "description": "External trigger polarity"
              },
              "ECE": {
                "bit": 14,
                "description": "External clock enable"
              },
              "ETPS": {
                "bit": 12,
                "description": "External trigger prescaler",
                "width": 2
              },
              "ETF": {
                "bit": 8,
                "description": "External trigger filter",
                "width": 4
              },
              "MSM": {
                "bit": 7,
                "description": "Master/Slave mode"
              },
              "TS": {
                "bit": 4,
                "description": "Trigger selection",
                "width": 3
              },
              "SMS": {
                "bit": 0,
                "description": "Slave mode selection -               bit[2:0]",
                "width": 3
              }
            },
            "DIER": {
              "TDE": {
                "bit": 14,
                "description": "Trigger DMA request enable"
              },
              "COMDE": {
                "bit": 13,
                "description": "COM DMA request enable"
              },
              "CC4DE": {
                "bit": 12,
                "description": "Capture/Compare 4 DMA request               enable"
              },
              "CC3DE": {
                "bit": 11,
                "description": "Capture/Compare 3 DMA request               enable"
              },
              "CC2DE": {
                "bit": 10,
                "description": "Capture/Compare 2 DMA request               enable"
              },
              "CC1DE": {
                "bit": 9,
                "description": "Capture/Compare 1 DMA request               enable"
              },
              "UDE": {
                "bit": 8,
                "description": "Update DMA request enable"
              },
              "TIE": {
                "bit": 6,
                "description": "Trigger interrupt enable"
              },
              "CC4IE": {
                "bit": 4,
                "description": "Capture/Compare 4 interrupt               enable"
              },
              "CC3IE": {
                "bit": 3,
                "description": "Capture/Compare 3 interrupt               enable"
              },
              "CC2IE": {
                "bit": 2,
                "description": "Capture/Compare 2 interrupt               enable"
              },
              "CC1IE": {
                "bit": 1,
                "description": "Capture/Compare 1 interrupt               enable"
              },
              "UIE": {
                "bit": 0,
                "description": "Update interrupt enable"
              },
              "BIE": {
                "bit": 7,
                "description": "Break interrupt enable"
              },
              "COMIE": {
                "bit": 5,
                "description": "COM interrupt enable"
              }
            },
            "SR": {
              "CC4OF": {
                "bit": 12,
                "description": "Capture/Compare 4 overcapture               flag"
              },
              "CC3OF": {
                "bit": 11,
                "description": "Capture/Compare 3 overcapture               flag"
              },
              "CC2OF": {
                "bit": 10,
                "description": "Capture/compare 2 overcapture               flag"
              },
              "CC1OF": {
                "bit": 9,
                "description": "Capture/Compare 1 overcapture               flag"
              },
              "BIF": {
                "bit": 7,
                "description": "Break interrupt flag"
              },
              "TIF": {
                "bit": 6,
                "description": "Trigger interrupt flag"
              },
              "COMIF": {
                "bit": 5,
                "description": "COM interrupt flag"
              },
              "CC4IF": {
                "bit": 4,
                "description": "Capture/Compare 4 interrupt               flag"
              },
              "CC3IF": {
                "bit": 3,
                "description": "Capture/Compare 3 interrupt               flag"
              },
              "CC2IF": {
                "bit": 2,
                "description": "Capture/Compare 2 interrupt               flag"
              },
              "CC1IF": {
                "bit": 1,
                "description": "Capture/compare 1 interrupt               flag"
              },
              "UIF": {
                "bit": 0,
                "description": "Update interrupt flag"
              }
            },
            "EGR": {
              "BG": {
                "bit": 7,
                "description": "Break generation"
              },
              "TG": {
                "bit": 6,
                "description": "Trigger generation"
              },
              "COMG": {
                "bit": 5,
                "description": "Capture/Compare control update               generation"
              },
              "CC4G": {
                "bit": 4,
                "description": "Capture/compare 4               generation"
              },
              "CC3G": {
                "bit": 3,
                "description": "Capture/compare 3               generation"
              },
              "CC2G": {
                "bit": 2,
                "description": "Capture/compare 2               generation"
              },
              "CC1G": {
                "bit": 1,
                "description": "Capture/compare 1               generation"
              },
              "UG": {
                "bit": 0,
                "description": "Update generation"
              }
            },
            "CCMR1_Output": {
              "OC2CE": {
                "bit": 15,
                "description": "Output Compare 2 clear               enable"
              },
              "OC2M": {
                "bit": 12,
                "description": "Output Compare 2 mode",
                "width": 3
              },
              "OC2PE": {
                "bit": 11,
                "description": "Output Compare 2 preload               enable"
              },
              "OC2FE": {
                "bit": 10,
                "description": "Output Compare 2 fast               enable"
              },
              "CC2S": {
                "bit": 8,
                "description": "Capture/Compare 2               selection",
                "width": 2
              },
              "OC1CE": {
                "bit": 7,
                "description": "Output Compare 1 clear               enable"
              },
              "OC1M": {
                "bit": 4,
                "description": "Output Compare 1 mode",
                "width": 3
              },
              "OC1PE": {
                "bit": 3,
                "description": "Output Compare 1 preload               enable"
              },
              "OC1FE": {
                "bit": 2,
                "description": "Output Compare 1 fast               enable"
              },
              "CC1S": {
                "bit": 0,
                "description": "Capture/Compare 1               selection",
                "width": 2
              }
            },
            "CCMR1_Input": {
              "IC2F": {
                "bit": 12,
                "description": "Input capture 2 filter",
                "width": 4
              },
              "IC2PCS": {
                "bit": 10,
                "description": "Input capture 2 prescaler",
                "width": 2
              },
              "CC2S": {
                "bit": 8,
                "description": "Capture/Compare 2               selection",
                "width": 2
              },
              "IC1F": {
                "bit": 4,
                "description": "Input capture 1 filter",
                "width": 4
              },
              "ICPCS": {
                "bit": 2,
                "description": "Input capture 1 prescaler",
                "width": 2
              },
              "CC1S": {
                "bit": 0,
                "description": "Capture/Compare 1               selection",
                "width": 2
              }
            },
            "CCMR2_Output": {
              "OC4CE": {
                "bit": 15,
                "description": "Output compare 4 clear               enable"
              },
              "OC4M": {
                "bit": 12,
                "description": "Output compare 4 mode",
                "width": 3
              },
              "OC4PE": {
                "bit": 11,
                "description": "Output compare 4 preload               enable"
              },
              "OC4FE": {
                "bit": 10,
                "description": "Output compare 4 fast               enable"
              },
              "CC4S": {
                "bit": 8,
                "description": "Capture/Compare 4               selection",
                "width": 2
              },
              "OC3CE": {
                "bit": 7,
                "description": "Output compare 3 clear               enable"
              },
              "OC3M": {
                "bit": 4,
                "description": "Output compare 3 mode",
                "width": 3
              },
              "OC3PE": {
                "bit": 3,
                "description": "Output compare 3 preload               enable"
              },
              "OC3FE": {
                "bit": 2,
                "description": "Output compare 3 fast               enable"
              },
              "CC3S": {
                "bit": 0,
                "description": "Capture/Compare 3               selection",
                "width": 2
              }
            },
            "CCMR2_Input": {
              "IC4F": {
                "bit": 12,
                "description": "Input capture 4 filter",
                "width": 4
              },
              "IC4PSC": {
                "bit": 10,
                "description": "Input capture 4 prescaler",
                "width": 2
              },
              "CC4S": {
                "bit": 8,
                "description": "Capture/Compare 4               selection",
                "width": 2
              },
              "IC3F": {
                "bit": 4,
                "description": "Input capture 3 filter",
                "width": 4
              },
              "IC3PSC": {
                "bit": 2,
                "description": "Input capture 3 prescaler",
                "width": 2
              },
              "CC3S": {
                "bit": 0,
                "description": "Capture/compare 3               selection",
                "width": 2
              }
            },
            "CCER": {
              "CC4P": {
                "bit": 13,
                "description": "Capture/Compare 3 output               Polarity"
              },
              "CC4E": {
                "bit": 12,
                "description": "Capture/Compare 4 output               enable"
              },
              "CC3NP": {
                "bit": 11,
                "description": "Capture/Compare 3 output               Polarity"
              },
              "CC3NE": {
                "bit": 10,
                "description": "Capture/Compare 3 complementary output               enable"
              },
              "CC3P": {
                "bit": 9,
                "description": "Capture/Compare 3 output               Polarity"
              },
              "CC3E": {
                "bit": 8,
                "description": "Capture/Compare 3 output               enable"
              },
              "CC2NP": {
                "bit": 7,
                "description": "Capture/Compare 2 output               Polarity"
              },
              "CC2NE": {
                "bit": 6,
                "description": "Capture/Compare 2 complementary output               enable"
              },
              "CC2P": {
                "bit": 5,
                "description": "Capture/Compare 2 output               Polarity"
              },
              "CC2E": {
                "bit": 4,
                "description": "Capture/Compare 2 output               enable"
              },
              "CC1NP": {
                "bit": 3,
                "description": "Capture/Compare 1 output               Polarity"
              },
              "CC1NE": {
                "bit": 2,
                "description": "Capture/Compare 1 complementary output               enable"
              },
              "CC1P": {
                "bit": 1,
                "description": "Capture/Compare 1 output               Polarity"
              },
              "CC1E": {
                "bit": 0,
                "description": "Capture/Compare 1 output               enable"
              }
            },
            "CNT": {
              "CNT": {
                "bit": 0,
                "description": "counter value",
                "width": 16
              }
            },
            "PSC": {
              "PSC": {
                "bit": 0,
                "description": "Prescaler value",
                "width": 16
              }
            },
            "ARR": {
              "ARR": {
                "bit": 0,
                "description": "Auto-reload value",
                "width": 16
              }
            },
            "CCR1": {
              "CCR1": {
                "bit": 0,
                "description": "Capture/Compare 1 value",
                "width": 16
              }
            },
            "CCR2": {
              "CCR2": {
                "bit": 0,
                "description": "Capture/Compare 2 value",
                "width": 16
              }
            },
            "CCR3": {
              "CCR3": {
                "bit": 0,
                "description": "Capture/Compare value",
                "width": 16
              }
            },
            "CCR4": {
              "CCR4": {
                "bit": 0,
                "description": "Capture/Compare value",
                "width": 16
              }
            },
            "DCR": {
              "DBL": {
                "bit": 8,
                "description": "DMA burst length",
                "width": 5
              },
              "DBA": {
                "bit": 0,
                "description": "DMA base address",
                "width": 5
              }
            },
            "DMAR": {
              "DMAB": {
                "bit": 0,
                "description": "DMA register for burst               accesses",
                "width": 16
              }
            },
            "RCR": {
              "REP": {
                "bit": 0,
                "description": "Repetition counter value",
                "width": 8
              }
            },
            "BDTR": {
              "MOE": {
                "bit": 15,
                "description": "Main output enable"
              },
              "AOE": {
                "bit": 14,
                "description": "Automatic output enable"
              },
              "BKP": {
                "bit": 13,
                "description": "Break polarity"
              },
              "BKE": {
                "bit": 12,
                "description": "Break enable"
              },
              "OSSR": {
                "bit": 11,
                "description": "Off-state selection for Run               mode"
              },
              "OSSI": {
                "bit": 10,
                "description": "Off-state selection for Idle               mode"
              },
              "LOCK": {
                "bit": 8,
                "description": "Lock configuration",
                "width": 2
              },
              "DTG": {
                "bit": 0,
                "description": "Dead-time generator setup",
                "width": 8
              }
            },
            "CCMR3_Output": {
              "OC5FE": {
                "bit": 2,
                "description": "Output compare 5 fast               enable"
              },
              "OC5PE": {
                "bit": 3,
                "description": "Output compare 5 preload               enable"
              },
              "OC5M": {
                "bit": 4,
                "description": "Output compare 5 mode",
                "width": 3
              },
              "OC5CE": {
                "bit": 7,
                "description": "Output compare 5 clear               enable"
              },
              "OC6FE": {
                "bit": 10,
                "description": "Output compare 6 fast               enable"
              },
              "OC6PE": {
                "bit": 11,
                "description": "Output compare 6 preload               enable"
              },
              "OC6M": {
                "bit": 12,
                "description": "Output compare 6 mode",
                "width": 3
              },
              "OC6CE": {
                "bit": 15,
                "description": "Output compare 6 clear               enable"
              },
              "OC5M3": {
                "bit": 16,
                "description": "Output Compare 5 mode"
              },
              "OC6M3": {
                "bit": 24,
                "description": "Output Compare 6 mode"
              }
            },
            "CCR5": {
              "CCR5": {
                "bit": 0,
                "description": "Capture/Compare 5 value",
                "width": 16
              },
              "GC5C1": {
                "bit": 29,
                "description": "Group Channel 5 and Channel               1"
              },
              "GC5C2": {
                "bit": 30,
                "description": "Group Channel 5 and Channel               2"
              },
              "GC5C3": {
                "bit": 31,
                "description": "Group Channel 5 and Channel               3"
              }
            },
            "CRR6": {
              "CCR6": {
                "bit": 0,
                "description": "Capture/Compare 6 value",
                "width": 16
              }
            }
          }
        },
        "ETH": {
          "instances": [
            {
              "name": "Ethernet_MAC",
              "base": "0x40028000",
              "irq": 61
            },
            {
              "name": "Ethernet_MMC",
              "base": "0x40028100"
            },
            {
              "name": "Ethernet_PTP",
              "base": "0x40028700"
            }
          ],
          "registers": {
            "MACCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Ethernet MAC configuration           register"
            },
            "MACFFR": {
              "offset": "0x04",
              "size": 32,
              "description": "Ethernet MAC frame filter           register"
            },
            "MACHTHR": {
              "offset": "0x08",
              "size": 32,
              "description": "Ethernet MAC hash table high           register"
            },
            "MACHTLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Ethernet MAC hash table low           register"
            },
            "MACMIIAR": {
              "offset": "0x10",
              "size": 32,
              "description": "Ethernet MAC MII address           register"
            },
            "MACMIIDR": {
              "offset": "0x14",
              "size": 32,
              "description": "Ethernet MAC MII data register"
            },
            "MACFCR": {
              "offset": "0x18",
              "size": 32,
              "description": "Ethernet MAC flow control           register"
            },
            "MACVLANTR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Ethernet MAC VLAN tag register"
            },
            "MACPMTCSR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Ethernet MAC PMT control and status           register"
            },
            "MACDBGR": {
              "offset": "0x34",
              "size": 32,
              "description": "Ethernet MAC debug register"
            },
            "MACSR": {
              "offset": "0x38",
              "size": 32,
              "description": "Ethernet MAC interrupt status           register"
            },
            "MACIMR": {
              "offset": "0x3C",
              "size": 32,
              "description": "Ethernet MAC interrupt mask           register"
            },
            "MACA0HR": {
              "offset": "0x40",
              "size": 32,
              "description": "Ethernet MAC address 0 high           register"
            },
            "MACA0LR": {
              "offset": "0x44",
              "size": 32,
              "description": "Ethernet MAC address 0 low           register"
            },
            "MACA1HR": {
              "offset": "0x48",
              "size": 32,
              "description": "Ethernet MAC address 1 high           register"
            },
            "MACA1LR": {
              "offset": "0x4C",
              "size": 32,
              "description": "Ethernet MAC address1 low           register"
            },
            "MACA2HR": {
              "offset": "0x50",
              "size": 32,
              "description": "Ethernet MAC address 2 high           register"
            },
            "MACA2LR": {
              "offset": "0x54",
              "size": 32,
              "description": "Ethernet MAC address 2 low           register"
            },
            "MACA3HR": {
              "offset": "0x58",
              "size": 32,
              "description": "Ethernet MAC address 3 high           register"
            },
            "MACA3LR": {
              "offset": "0x5C",
              "size": 32,
              "description": "Ethernet MAC address 3 low           register"
            },
            "MACRWUFFER": {
              "offset": "0x60",
              "size": 32,
              "description": "Ethernet MAC remote wakeup frame filter           register"
            }
          },
          "bits": {
            "MACCR": {
              "RE": {
                "bit": 2,
                "description": "RE"
              },
              "TE": {
                "bit": 3,
                "description": "TE"
              },
              "DC": {
                "bit": 4,
                "description": "DC"
              },
              "BL": {
                "bit": 5,
                "description": "BL",
                "width": 2
              },
              "APCS": {
                "bit": 7,
                "description": "APCS"
              },
              "RD": {
                "bit": 9,
                "description": "RD"
              },
              "IPCO": {
                "bit": 10,
                "description": "IPCO"
              },
              "DM": {
                "bit": 11,
                "description": "DM"
              },
              "LM": {
                "bit": 12,
                "description": "LM"
              },
              "ROD": {
                "bit": 13,
                "description": "ROD"
              },
              "FES": {
                "bit": 14,
                "description": "FES"
              },
              "CSD": {
                "bit": 16,
                "description": "CSD"
              },
              "IFG": {
                "bit": 17,
                "description": "IFG",
                "width": 3
              },
              "JD": {
                "bit": 22,
                "description": "JD"
              },
              "WD": {
                "bit": 23,
                "description": "WD"
              },
              "CSTF": {
                "bit": 25,
                "description": "CSTF"
              }
            },
            "MACFFR": {
              "PM": {
                "bit": 0,
                "description": "PM"
              },
              "HU": {
                "bit": 1,
                "description": "HU"
              },
              "HM": {
                "bit": 2,
                "description": "HM"
              },
              "DAIF": {
                "bit": 3,
                "description": "DAIF"
              },
              "RAM": {
                "bit": 4,
                "description": "RAM"
              },
              "BFD": {
                "bit": 5,
                "description": "BFD"
              },
              "PCF": {
                "bit": 6,
                "description": "PCF"
              },
              "SAIF": {
                "bit": 7,
                "description": "SAIF"
              },
              "SAF": {
                "bit": 8,
                "description": "SAF"
              },
              "HPF": {
                "bit": 9,
                "description": "HPF"
              },
              "RA": {
                "bit": 31,
                "description": "RA"
              }
            },
            "MACHTHR": {
              "HTH": {
                "bit": 0,
                "description": "HTH",
                "width": 32
              }
            },
            "MACHTLR": {
              "HTL": {
                "bit": 0,
                "description": "HTL",
                "width": 32
              }
            },
            "MACMIIAR": {
              "MB": {
                "bit": 0,
                "description": "MB"
              },
              "MW": {
                "bit": 1,
                "description": "MW"
              },
              "CR": {
                "bit": 2,
                "description": "CR",
                "width": 3
              },
              "MR": {
                "bit": 6,
                "description": "MR",
                "width": 5
              },
              "PA": {
                "bit": 11,
                "description": "PA",
                "width": 5
              }
            },
            "MACMIIDR": {
              "TD": {
                "bit": 0,
                "description": "TD",
                "width": 16
              }
            },
            "MACFCR": {
              "FCB": {
                "bit": 0,
                "description": "FCB"
              },
              "TFCE": {
                "bit": 1,
                "description": "TFCE"
              },
              "RFCE": {
                "bit": 2,
                "description": "RFCE"
              },
              "UPFD": {
                "bit": 3,
                "description": "UPFD"
              },
              "PLT": {
                "bit": 4,
                "description": "PLT",
                "width": 2
              },
              "ZQPD": {
                "bit": 7,
                "description": "ZQPD"
              },
              "PT": {
                "bit": 16,
                "description": "PT",
                "width": 16
              }
            },
            "MACVLANTR": {
              "VLANTI": {
                "bit": 0,
                "description": "VLANTI",
                "width": 16
              },
              "VLANTC": {
                "bit": 16,
                "description": "VLANTC"
              }
            },
            "MACPMTCSR": {
              "PD": {
                "bit": 0,
                "description": "PD"
              },
              "MPE": {
                "bit": 1,
                "description": "MPE"
              },
              "WFE": {
                "bit": 2,
                "description": "WFE"
              },
              "MPR": {
                "bit": 5,
                "description": "MPR"
              },
              "WFR": {
                "bit": 6,
                "description": "WFR"
              },
              "GU": {
                "bit": 9,
                "description": "GU"
              },
              "WFFRPR": {
                "bit": 31,
                "description": "WFFRPR"
              }
            },
            "MACDBGR": {
              "CR": {
                "bit": 0,
                "description": "CR"
              },
              "CSR": {
                "bit": 1,
                "description": "CSR"
              },
              "ROR": {
                "bit": 2,
                "description": "ROR"
              },
              "MCF": {
                "bit": 3,
                "description": "MCF"
              },
              "MCP": {
                "bit": 4,
                "description": "MCP"
              },
              "MCFHP": {
                "bit": 5,
                "description": "MCFHP"
              }
            },
            "MACSR": {
              "PMTS": {
                "bit": 3,
                "description": "PMTS"
              },
              "MMCS": {
                "bit": 4,
                "description": "MMCS"
              },
              "MMCRS": {
                "bit": 5,
                "description": "MMCRS"
              },
              "MMCTS": {
                "bit": 6,
                "description": "MMCTS"
              },
              "TSTS": {
                "bit": 9,
                "description": "TSTS"
              }
            },
            "MACIMR": {
              "PMTIM": {
                "bit": 3,
                "description": "PMTIM"
              },
              "TSTIM": {
                "bit": 9,
                "description": "TSTIM"
              }
            },
            "MACA0HR": {
              "MACA0H": {
                "bit": 0,
                "description": "MAC address0 high",
                "width": 16
              },
              "MO": {
                "bit": 31,
                "description": "Always 1"
              }
            },
            "MACA0LR": {
              "MACA0L": {
                "bit": 0,
                "description": "0",
                "width": 32
              }
            },
            "MACA1HR": {
              "MACA1H": {
                "bit": 0,
                "description": "MACA1H",
                "width": 16
              },
              "MBC": {
                "bit": 24,
                "description": "MBC",
                "width": 6
              },
              "SA": {
                "bit": 30,
                "description": "SA"
              },
              "AE": {
                "bit": 31,
                "description": "AE"
              }
            },
            "MACA1LR": {
              "MACA1LR": {
                "bit": 0,
                "description": "MACA1LR",
                "width": 32
              }
            },
            "MACA2HR": {
              "MAC2AH": {
                "bit": 0,
                "description": "MAC2AH",
                "width": 16
              },
              "MBC": {
                "bit": 24,
                "description": "MBC",
                "width": 6
              },
              "SA": {
                "bit": 30,
                "description": "SA"
              },
              "AE": {
                "bit": 31,
                "description": "AE"
              }
            },
            "MACA2LR": {
              "MACA2L": {
                "bit": 0,
                "description": "MACA2L",
                "width": 31
              }
            },
            "MACA3HR": {
              "MACA3H": {
                "bit": 0,
                "description": "MACA3H",
                "width": 16
              },
              "MBC": {
                "bit": 24,
                "description": "MBC",
                "width": 6
              },
              "SA": {
                "bit": 30,
                "description": "SA"
              },
              "AE": {
                "bit": 31,
                "description": "AE"
              }
            },
            "MACA3LR": {
              "MBCA3L": {
                "bit": 0,
                "description": "MBCA3L",
                "width": 32
              }
            }
          }
        },
        "CRC": {
          "instances": [
            {
              "name": "CRC",
              "base": "0x40023000"
            }
          ],
          "registers": {
            "DR": {
              "offset": "0x00",
              "size": 32,
              "description": "Data register"
            },
            "IDR": {
              "offset": "0x04",
              "size": 32,
              "description": "Independent Data register"
            },
            "CR": {
              "offset": "0x08",
              "size": 32,
              "description": "Control register"
            },
            "INIT": {
              "offset": "0x0C",
              "size": 32,
              "description": "Initial CRC value"
            },
            "POL": {
              "offset": "0x10",
              "size": 32,
              "description": "CRC polynomial"
            }
          },
          "bits": {
            "DR": {
              "DR": {
                "bit": 0,
                "description": "Data Register",
                "width": 32
              }
            },
            "IDR": {
              "IDR": {
                "bit": 0,
                "description": "Independent Data register",
                "width": 8
              }
            },
            "CR": {
              "CR": {
                "bit": 0,
                "description": "Control regidter"
              }
            },
            "INIT": {
              "CRC_INIT": {
                "bit": 0,
                "description": "Programmable initial CRC               value",
                "width": 32
              }
            },
            "POL": {
              "POL": {
                "bit": 0,
                "description": "Programmable polynomial",
                "width": 32
              }
            }
          }
        },
        "CAN": {
          "instances": [
            {
              "name": "CAN1",
              "base": "0x40006400",
              "irq": 19
            },
            {
              "name": "CAN2",
              "base": "0x40006800",
              "irq": 63
            },
            {
              "name": "CAN3",
              "base": "0x40003400",
              "irq": 104
            }
          ],
          "registers": {
            "MCR": {
              "offset": "0x00",
              "size": 32,
              "description": "master control register"
            },
            "MSR": {
              "offset": "0x04",
              "size": 32,
              "description": "master status register"
            },
            "TSR": {
              "offset": "0x08",
              "size": 32,
              "description": "transmit status register"
            },
            "RF0R": {
              "offset": "0x0C",
              "size": 32,
              "description": "receive FIFO 0 register"
            },
            "RF1R": {
              "offset": "0x10",
              "size": 32,
              "description": "receive FIFO 1 register"
            },
            "IER": {
              "offset": "0x14",
              "size": 32,
              "description": "interrupt enable register"
            },
            "ESR": {
              "offset": "0x18",
              "size": 32,
              "description": "interrupt enable register"
            },
            "BTR": {
              "offset": "0x1C",
              "size": 32,
              "description": "bit timing register"
            },
            "TI0R": {
              "offset": "0x180",
              "size": 32,
              "description": "TX mailbox identifier register"
            },
            "TDT0R": {
              "offset": "0x184",
              "size": 32,
              "description": "mailbox data length control and time stamp           register"
            },
            "TDL0R": {
              "offset": "0x188",
              "size": 32,
              "description": "mailbox data low register"
            },
            "TDH0R": {
              "offset": "0x18C",
              "size": 32,
              "description": "mailbox data high register"
            },
            "TI1R": {
              "offset": "0x190",
              "size": 32,
              "description": "mailbox identifier register"
            },
            "TDT1R": {
              "offset": "0x194",
              "size": 32,
              "description": "mailbox data length control and time stamp           register"
            },
            "TDL1R": {
              "offset": "0x198",
              "size": 32,
              "description": "mailbox data low register"
            },
            "TDH1R": {
              "offset": "0x19C",
              "size": 32,
              "description": "mailbox data high register"
            },
            "TI2R": {
              "offset": "0x1A0",
              "size": 32,
              "description": "mailbox identifier register"
            },
            "TDT2R": {
              "offset": "0x1A4",
              "size": 32,
              "description": "mailbox data length control and time stamp           register"
            },
            "TDL2R": {
              "offset": "0x1A8",
              "size": 32,
              "description": "mailbox data low register"
            },
            "TDH2R": {
              "offset": "0x1AC",
              "size": 32,
              "description": "mailbox data high register"
            },
            "RI0R": {
              "offset": "0x1B0",
              "size": 32,
              "description": "receive FIFO mailbox identifier           register"
            },
            "RDT0R": {
              "offset": "0x1B4",
              "size": 32,
              "description": "mailbox data high register"
            },
            "RDL0R": {
              "offset": "0x1B8",
              "size": 32,
              "description": "mailbox data high register"
            },
            "RDH0R": {
              "offset": "0x1BC",
              "size": 32,
              "description": "receive FIFO mailbox data high           register"
            },
            "RI1R": {
              "offset": "0x1C0",
              "size": 32,
              "description": "mailbox data high register"
            },
            "RDT1R": {
              "offset": "0x1C4",
              "size": 32,
              "description": "mailbox data high register"
            },
            "RDL1R": {
              "offset": "0x1C8",
              "size": 32,
              "description": "mailbox data high register"
            },
            "RDH1R": {
              "offset": "0x1CC",
              "size": 32,
              "description": "mailbox data high register"
            },
            "FMR": {
              "offset": "0x200",
              "size": 32,
              "description": "filter master register"
            },
            "FM1R": {
              "offset": "0x204",
              "size": 32,
              "description": "filter mode register"
            },
            "FS1R": {
              "offset": "0x20C",
              "size": 32,
              "description": "filter scale register"
            },
            "FFA1R": {
              "offset": "0x214",
              "size": 32,
              "description": "filter FIFO assignment           register"
            },
            "FA1R": {
              "offset": "0x21C",
              "size": 32,
              "description": "filter activation register"
            },
            "F0R1": {
              "offset": "0x240",
              "size": 32,
              "description": "Filter bank 0 register 1"
            },
            "F0R2": {
              "offset": "0x244",
              "size": 32,
              "description": "Filter bank 0 register 2"
            },
            "F1R1": {
              "offset": "0x248",
              "size": 32,
              "description": "Filter bank 1 register 1"
            },
            "F1R2": {
              "offset": "0x24C",
              "size": 32,
              "description": "Filter bank 1 register 2"
            },
            "F2R1": {
              "offset": "0x250",
              "size": 32,
              "description": "Filter bank 2 register 1"
            },
            "F2R2": {
              "offset": "0x254",
              "size": 32,
              "description": "Filter bank 2 register 2"
            },
            "F3R1": {
              "offset": "0x258",
              "size": 32,
              "description": "Filter bank 3 register 1"
            },
            "F3R2": {
              "offset": "0x25C",
              "size": 32,
              "description": "Filter bank 3 register 2"
            },
            "F4R1": {
              "offset": "0x260",
              "size": 32,
              "description": "Filter bank 4 register 1"
            },
            "F4R2": {
              "offset": "0x264",
              "size": 32,
              "description": "Filter bank 4 register 2"
            },
            "F5R1": {
              "offset": "0x268",
              "size": 32,
              "description": "Filter bank 5 register 1"
            },
            "F5R2": {
              "offset": "0x26C",
              "size": 32,
              "description": "Filter bank 5 register 2"
            },
            "F6R1": {
              "offset": "0x270",
              "size": 32,
              "description": "Filter bank 6 register 1"
            },
            "F6R2": {
              "offset": "0x274",
              "size": 32,
              "description": "Filter bank 6 register 2"
            },
            "F7R1": {
              "offset": "0x278",
              "size": 32,
              "description": "Filter bank 7 register 1"
            },
            "F7R2": {
              "offset": "0x27C",
              "size": 32,
              "description": "Filter bank 7 register 2"
            },
            "F8R1": {
              "offset": "0x280",
              "size": 32,
              "description": "Filter bank 8 register 1"
            },
            "F8R2": {
              "offset": "0x284",
              "size": 32,
              "description": "Filter bank 8 register 2"
            },
            "F9R1": {
              "offset": "0x288",
              "size": 32,
              "description": "Filter bank 9 register 1"
            },
            "F9R2": {
              "offset": "0x28C",
              "size": 32,
              "description": "Filter bank 9 register 2"
            },
            "F10R1": {
              "offset": "0x290",
              "size": 32,
              "description": "Filter bank 10 register 1"
            },
            "F10R2": {
              "offset": "0x294",
              "size": 32,
              "description": "Filter bank 10 register 2"
            },
            "F11R1": {
              "offset": "0x298",
              "size": 32,
              "description": "Filter bank 11 register 1"
            },
            "F11R2": {
              "offset": "0x29C",
              "size": 32,
              "description": "Filter bank 11 register 2"
            },
            "F12R1": {
              "offset": "0x2A0",
              "size": 32,
              "description": "Filter bank 4 register 1"
            },
            "F12R2": {
              "offset": "0x2A4",
              "size": 32,
              "description": "Filter bank 12 register 2"
            },
            "F13R1": {
              "offset": "0x2A8",
              "size": 32,
              "description": "Filter bank 13 register 1"
            },
            "F13R2": {
              "offset": "0x2AC",
              "size": 32,
              "description": "Filter bank 13 register 2"
            },
            "F14R1": {
              "offset": "0x2B0",
              "size": 32,
              "description": "Filter bank 14 register 1"
            },
            "F14R2": {
              "offset": "0x2B4",
              "size": 32,
              "description": "Filter bank 14 register 2"
            },
            "F15R1": {
              "offset": "0x2B8",
              "size": 32,
              "description": "Filter bank 15 register 1"
            },
            "F15R2": {
              "offset": "0x2BC",
              "size": 32,
              "description": "Filter bank 15 register 2"
            },
            "F16R1": {
              "offset": "0x2C0",
              "size": 32,
              "description": "Filter bank 16 register 1"
            },
            "F16R2": {
              "offset": "0x2C4",
              "size": 32,
              "description": "Filter bank 16 register 2"
            },
            "F17R1": {
              "offset": "0x2C8",
              "size": 32,
              "description": "Filter bank 17 register 1"
            },
            "F17R2": {
              "offset": "0x2CC",
              "size": 32,
              "description": "Filter bank 17 register 2"
            },
            "F18R1": {
              "offset": "0x2D0",
              "size": 32,
              "description": "Filter bank 18 register 1"
            },
            "F18R2": {
              "offset": "0x2D4",
              "size": 32,
              "description": "Filter bank 18 register 2"
            },
            "F19R1": {
              "offset": "0x2D8",
              "size": 32,
              "description": "Filter bank 19 register 1"
            },
            "F19R2": {
              "offset": "0x2DC",
              "size": 32,
              "description": "Filter bank 19 register 2"
            },
            "F20R1": {
              "offset": "0x2E0",
              "size": 32,
              "description": "Filter bank 20 register 1"
            },
            "F20R2": {
              "offset": "0x2E4",
              "size": 32,
              "description": "Filter bank 20 register 2"
            },
            "F21R1": {
              "offset": "0x2E8",
              "size": 32,
              "description": "Filter bank 21 register 1"
            },
            "F21R2": {
              "offset": "0x2EC",
              "size": 32,
              "description": "Filter bank 21 register 2"
            },
            "F22R1": {
              "offset": "0x2F0",
              "size": 32,
              "description": "Filter bank 22 register 1"
            },
            "F22R2": {
              "offset": "0x2F4",
              "size": 32,
              "description": "Filter bank 22 register 2"
            },
            "F23R1": {
              "offset": "0x2F8",
              "size": 32,
              "description": "Filter bank 23 register 1"
            },
            "F23R2": {
              "offset": "0x2FC",
              "size": 32,
              "description": "Filter bank 23 register 2"
            },
            "F24R1": {
              "offset": "0x300",
              "size": 32,
              "description": "Filter bank 24 register 1"
            },
            "F24R2": {
              "offset": "0x304",
              "size": 32,
              "description": "Filter bank 24 register 2"
            },
            "F25R1": {
              "offset": "0x308",
              "size": 32,
              "description": "Filter bank 25 register 1"
            },
            "F25R2": {
              "offset": "0x30C",
              "size": 32,
              "description": "Filter bank 25 register 2"
            },
            "F26R1": {
              "offset": "0x310",
              "size": 32,
              "description": "Filter bank 26 register 1"
            },
            "F26R2": {
              "offset": "0x314",
              "size": 32,
              "description": "Filter bank 26 register 2"
            },
            "F27R1": {
              "offset": "0x318",
              "size": 32,
              "description": "Filter bank 27 register 1"
            },
            "F27R2": {
              "offset": "0x31C",
              "size": 32,
              "description": "Filter bank 27 register 2"
            }
          },
          "bits": {
            "MCR": {
              "DBF": {
                "bit": 16,
                "description": "DBF"
              },
              "RESET": {
                "bit": 15,
                "description": "RESET"
              },
              "TTCM": {
                "bit": 7,
                "description": "TTCM"
              },
              "ABOM": {
                "bit": 6,
                "description": "ABOM"
              },
              "AWUM": {
                "bit": 5,
                "description": "AWUM"
              },
              "NART": {
                "bit": 4,
                "description": "NART"
              },
              "RFLM": {
                "bit": 3,
                "description": "RFLM"
              },
              "TXFP": {
                "bit": 2,
                "description": "TXFP"
              },
              "SLEEP": {
                "bit": 1,
                "description": "SLEEP"
              },
              "INRQ": {
                "bit": 0,
                "description": "INRQ"
              }
            },
            "MSR": {
              "RX": {
                "bit": 11,
                "description": "RX"
              },
              "SAMP": {
                "bit": 10,
                "description": "SAMP"
              },
              "RXM": {
                "bit": 9,
                "description": "RXM"
              },
              "TXM": {
                "bit": 8,
                "description": "TXM"
              },
              "SLAKI": {
                "bit": 4,
                "description": "SLAKI"
              },
              "WKUI": {
                "bit": 3,
                "description": "WKUI"
              },
              "ERRI": {
                "bit": 2,
                "description": "ERRI"
              },
              "SLAK": {
                "bit": 1,
                "description": "SLAK"
              },
              "INAK": {
                "bit": 0,
                "description": "INAK"
              }
            },
            "TSR": {
              "LOW2": {
                "bit": 31,
                "description": "Lowest priority flag for mailbox               2"
              },
              "LOW1": {
                "bit": 30,
                "description": "Lowest priority flag for mailbox               1"
              },
              "LOW0": {
                "bit": 29,
                "description": "Lowest priority flag for mailbox               0"
              },
              "TME2": {
                "bit": 28,
                "description": "Lowest priority flag for mailbox               2"
              },
              "TME1": {
                "bit": 27,
                "description": "Lowest priority flag for mailbox               1"
              },
              "TME0": {
                "bit": 26,
                "description": "Lowest priority flag for mailbox               0"
              },
              "CODE": {
                "bit": 24,
                "description": "CODE",
                "width": 2
              },
              "ABRQ2": {
                "bit": 23,
                "description": "ABRQ2"
              },
              "TERR2": {
                "bit": 19,
                "description": "TERR2"
              },
              "ALST2": {
                "bit": 18,
                "description": "ALST2"
              },
              "TXOK2": {
                "bit": 17,
                "description": "TXOK2"
              },
              "RQCP2": {
                "bit": 16,
                "description": "RQCP2"
              },
              "ABRQ1": {
                "bit": 15,
                "description": "ABRQ1"
              },
              "TERR1": {
                "bit": 11,
                "description": "TERR1"
              },
              "ALST1": {
                "bit": 10,
                "description": "ALST1"
              },
              "TXOK1": {
                "bit": 9,
                "description": "TXOK1"
              },
              "RQCP1": {
                "bit": 8,
                "description": "RQCP1"
              },
              "ABRQ0": {
                "bit": 7,
                "description": "ABRQ0"
              },
              "TERR0": {
                "bit": 3,
                "description": "TERR0"
              },
              "ALST0": {
                "bit": 2,
                "description": "ALST0"
              },
              "TXOK0": {
                "bit": 1,
                "description": "TXOK0"
              },
              "RQCP0": {
                "bit": 0,
                "description": "RQCP0"
              }
            },
            "RF0R": {
              "RFOM0": {
                "bit": 5,
                "description": "RFOM0"
              },
              "FOVR0": {
                "bit": 4,
                "description": "FOVR0"
              },
              "FULL0": {
                "bit": 3,
                "description": "FULL0"
              },
              "FMP0": {
                "bit": 0,
                "description": "FMP0",
                "width": 2
              }
            },
            "RF1R": {
              "RFOM1": {
                "bit": 5,
                "description": "RFOM1"
              },
              "FOVR1": {
                "bit": 4,
                "description": "FOVR1"
              },
              "FULL1": {
                "bit": 3,
                "description": "FULL1"
              },
              "FMP1": {
                "bit": 0,
                "description": "FMP1",
                "width": 2
              }
            },
            "IER": {
              "SLKIE": {
                "bit": 17,
                "description": "SLKIE"
              },
              "WKUIE": {
                "bit": 16,
                "description": "WKUIE"
              },
              "ERRIE": {
                "bit": 15,
                "description": "ERRIE"
              },
              "LECIE": {
                "bit": 11,
                "description": "LECIE"
              },
              "BOFIE": {
                "bit": 10,
                "description": "BOFIE"
              },
              "EPVIE": {
                "bit": 9,
                "description": "EPVIE"
              },
              "EWGIE": {
                "bit": 8,
                "description": "EWGIE"
              },
              "FOVIE1": {
                "bit": 6,
                "description": "FOVIE1"
              },
              "FFIE1": {
                "bit": 5,
                "description": "FFIE1"
              },
              "FMPIE1": {
                "bit": 4,
                "description": "FMPIE1"
              },
              "FOVIE0": {
                "bit": 3,
                "description": "FOVIE0"
              },
              "FFIE0": {
                "bit": 2,
                "description": "FFIE0"
              },
              "FMPIE0": {
                "bit": 1,
                "description": "FMPIE0"
              },
              "TMEIE": {
                "bit": 0,
                "description": "TMEIE"
              }
            },
            "ESR": {
              "REC": {
                "bit": 24,
                "description": "REC",
                "width": 8
              },
              "TEC": {
                "bit": 16,
                "description": "TEC",
                "width": 8
              },
              "LEC": {
                "bit": 4,
                "description": "LEC",
                "width": 3
              },
              "BOFF": {
                "bit": 2,
                "description": "BOFF"
              },
              "EPVF": {
                "bit": 1,
                "description": "EPVF"
              },
              "EWGF": {
                "bit": 0,
                "description": "EWGF"
              }
            },
            "BTR": {
              "SILM": {
                "bit": 31,
                "description": "SILM"
              },
              "LBKM": {
                "bit": 30,
                "description": "LBKM"
              },
              "SJW": {
                "bit": 24,
                "description": "SJW",
                "width": 2
              },
              "TS2": {
                "bit": 20,
                "description": "TS2",
                "width": 3
              },
              "TS1": {
                "bit": 16,
                "description": "TS1",
                "width": 4
              },
              "BRP": {
                "bit": 0,
                "description": "BRP",
                "width": 10
              }
            },
            "TI0R": {
              "STID": {
                "bit": 21,
                "description": "STID",
                "width": 11
              },
              "EXID": {
                "bit": 3,
                "description": "EXID",
                "width": 18
              },
              "IDE": {
                "bit": 2,
                "description": "IDE"
              },
              "RTR": {
                "bit": 1,
                "description": "RTR"
              },
              "TXRQ": {
                "bit": 0,
                "description": "TXRQ"
              }
            },
            "TDT0R": {
              "TIME": {
                "bit": 16,
                "description": "TIME",
                "width": 16
              },
              "TGT": {
                "bit": 8,
                "description": "TGT"
              },
              "DLC": {
                "bit": 0,
                "description": "DLC",
                "width": 4
              }
            },
            "TDL0R": {
              "DATA3": {
                "bit": 24,
                "description": "DATA3",
                "width": 8
              },
              "DATA2": {
                "bit": 16,
                "description": "DATA2",
                "width": 8
              },
              "DATA1": {
                "bit": 8,
                "description": "DATA1",
                "width": 8
              },
              "DATA0": {
                "bit": 0,
                "description": "DATA0",
                "width": 8
              }
            },
            "TDH0R": {
              "DATA7": {
                "bit": 24,
                "description": "DATA7",
                "width": 8
              },
              "DATA6": {
                "bit": 16,
                "description": "DATA6",
                "width": 8
              },
              "DATA5": {
                "bit": 8,
                "description": "DATA5",
                "width": 8
              },
              "DATA4": {
                "bit": 0,
                "description": "DATA4",
                "width": 8
              }
            },
            "TI1R": {
              "STID": {
                "bit": 21,
                "description": "STID",
                "width": 11
              },
              "EXID": {
                "bit": 3,
                "description": "EXID",
                "width": 18
              },
              "IDE": {
                "bit": 2,
                "description": "IDE"
              },
              "RTR": {
                "bit": 1,
                "description": "RTR"
              },
              "TXRQ": {
                "bit": 0,
                "description": "TXRQ"
              }
            },
            "TDT1R": {
              "TIME": {
                "bit": 16,
                "description": "TIME",
                "width": 16
              },
              "TGT": {
                "bit": 8,
                "description": "TGT"
              },
              "DLC": {
                "bit": 0,
                "description": "DLC",
                "width": 4
              }
            },
            "TDL1R": {
              "DATA3": {
                "bit": 24,
                "description": "DATA3",
                "width": 8
              },
              "DATA2": {
                "bit": 16,
                "description": "DATA2",
                "width": 8
              },
              "DATA1": {
                "bit": 8,
                "description": "DATA1",
                "width": 8
              },
              "DATA0": {
                "bit": 0,
                "description": "DATA0",
                "width": 8
              }
            },
            "TDH1R": {
              "DATA7": {
                "bit": 24,
                "description": "DATA7",
                "width": 8
              },
              "DATA6": {
                "bit": 16,
                "description": "DATA6",
                "width": 8
              },
              "DATA5": {
                "bit": 8,
                "description": "DATA5",
                "width": 8
              },
              "DATA4": {
                "bit": 0,
                "description": "DATA4",
                "width": 8
              }
            },
            "TI2R": {
              "STID": {
                "bit": 21,
                "description": "STID",
                "width": 11
              },
              "EXID": {
                "bit": 3,
                "description": "EXID",
                "width": 18
              },
              "IDE": {
                "bit": 2,
                "description": "IDE"
              },
              "RTR": {
                "bit": 1,
                "description": "RTR"
              },
              "TXRQ": {
                "bit": 0,
                "description": "TXRQ"
              }
            },
            "TDT2R": {
              "TIME": {
                "bit": 16,
                "description": "TIME",
                "width": 16
              },
              "TGT": {
                "bit": 8,
                "description": "TGT"
              },
              "DLC": {
                "bit": 0,
                "description": "DLC",
                "width": 4
              }
            },
            "TDL2R": {
              "DATA3": {
                "bit": 24,
                "description": "DATA3",
                "width": 8
              },
              "DATA2": {
                "bit": 16,
                "description": "DATA2",
                "width": 8
              },
              "DATA1": {
                "bit": 8,
                "description": "DATA1",
                "width": 8
              },
              "DATA0": {
                "bit": 0,
                "description": "DATA0",
                "width": 8
              }
            },
            "TDH2R": {
              "DATA7": {
                "bit": 24,
                "description": "DATA7",
                "width": 8
              },
              "DATA6": {
                "bit": 16,
                "description": "DATA6",
                "width": 8
              },
              "DATA5": {
                "bit": 8,
                "description": "DATA5",
                "width": 8
              },
              "DATA4": {
                "bit": 0,
                "description": "DATA4",
                "width": 8
              }
            },
            "RI0R": {
              "STID": {
                "bit": 21,
                "description": "STID",
                "width": 11
              },
              "EXID": {
                "bit": 3,
                "description": "EXID",
                "width": 18
              },
              "IDE": {
                "bit": 2,
                "description": "IDE"
              },
              "RTR": {
                "bit": 1,
                "description": "RTR"
              }
            },
            "RDT0R": {
              "TIME": {
                "bit": 16,
                "description": "TIME",
                "width": 16
              },
              "FMI": {
                "bit": 8,
                "description": "FMI",
                "width": 8
              },
              "DLC": {
                "bit": 0,
                "description": "DLC",
                "width": 4
              }
            },
            "RDL0R": {
              "DATA3": {
                "bit": 24,
                "description": "DATA3",
                "width": 8
              },
              "DATA2": {
                "bit": 16,
                "description": "DATA2",
                "width": 8
              },
              "DATA1": {
                "bit": 8,
                "description": "DATA1",
                "width": 8
              },
              "DATA0": {
                "bit": 0,
                "description": "DATA0",
                "width": 8
              }
            },
            "RDH0R": {
              "DATA7": {
                "bit": 24,
                "description": "DATA7",
                "width": 8
              },
              "DATA6": {
                "bit": 16,
                "description": "DATA6",
                "width": 8
              },
              "DATA5": {
                "bit": 8,
                "description": "DATA5",
                "width": 8
              },
              "DATA4": {
                "bit": 0,
                "description": "DATA4",
                "width": 8
              }
            },
            "RI1R": {
              "STID": {
                "bit": 21,
                "description": "STID",
                "width": 11
              },
              "EXID": {
                "bit": 3,
                "description": "EXID",
                "width": 18
              },
              "IDE": {
                "bit": 2,
                "description": "IDE"
              },
              "RTR": {
                "bit": 1,
                "description": "RTR"
              }
            },
            "RDT1R": {
              "TIME": {
                "bit": 16,
                "description": "TIME",
                "width": 16
              },
              "FMI": {
                "bit": 8,
                "description": "FMI",
                "width": 8
              },
              "DLC": {
                "bit": 0,
                "description": "DLC",
                "width": 4
              }
            },
            "RDL1R": {
              "DATA3": {
                "bit": 24,
                "description": "DATA3",
                "width": 8
              },
              "DATA2": {
                "bit": 16,
                "description": "DATA2",
                "width": 8
              },
              "DATA1": {
                "bit": 8,
                "description": "DATA1",
                "width": 8
              },
              "DATA0": {
                "bit": 0,
                "description": "DATA0",
                "width": 8
              }
            },
            "RDH1R": {
              "DATA7": {
                "bit": 24,
                "description": "DATA7",
                "width": 8
              },
              "DATA6": {
                "bit": 16,
                "description": "DATA6",
                "width": 8
              },
              "DATA5": {
                "bit": 8,
                "description": "DATA5",
                "width": 8
              },
              "DATA4": {
                "bit": 0,
                "description": "DATA4",
                "width": 8
              }
            },
            "FMR": {
              "CAN2SB": {
                "bit": 8,
                "description": "CAN2SB",
                "width": 6
              },
              "FINIT": {
                "bit": 0,
                "description": "FINIT"
              }
            },
            "FM1R": {
              "FBM0": {
                "bit": 0,
                "description": "Filter mode"
              },
              "FBM1": {
                "bit": 1,
                "description": "Filter mode"
              },
              "FBM2": {
                "bit": 2,
                "description": "Filter mode"
              },
              "FBM3": {
                "bit": 3,
                "description": "Filter mode"
              },
              "FBM4": {
                "bit": 4,
                "description": "Filter mode"
              },
              "FBM5": {
                "bit": 5,
                "description": "Filter mode"
              },
              "FBM6": {
                "bit": 6,
                "description": "Filter mode"
              },
              "FBM7": {
                "bit": 7,
                "description": "Filter mode"
              },
              "FBM8": {
                "bit": 8,
                "description": "Filter mode"
              },
              "FBM9": {
                "bit": 9,
                "description": "Filter mode"
              },
              "FBM10": {
                "bit": 10,
                "description": "Filter mode"
              },
              "FBM11": {
                "bit": 11,
                "description": "Filter mode"
              },
              "FBM12": {
                "bit": 12,
                "description": "Filter mode"
              },
              "FBM13": {
                "bit": 13,
                "description": "Filter mode"
              },
              "FBM14": {
                "bit": 14,
                "description": "Filter mode"
              },
              "FBM15": {
                "bit": 15,
                "description": "Filter mode"
              },
              "FBM16": {
                "bit": 16,
                "description": "Filter mode"
              },
              "FBM17": {
                "bit": 17,
                "description": "Filter mode"
              },
              "FBM18": {
                "bit": 18,
                "description": "Filter mode"
              },
              "FBM19": {
                "bit": 19,
                "description": "Filter mode"
              },
              "FBM20": {
                "bit": 20,
                "description": "Filter mode"
              },
              "FBM21": {
                "bit": 21,
                "description": "Filter mode"
              },
              "FBM22": {
                "bit": 22,
                "description": "Filter mode"
              },
              "FBM23": {
                "bit": 23,
                "description": "Filter mode"
              },
              "FBM24": {
                "bit": 24,
                "description": "Filter mode"
              },
              "FBM25": {
                "bit": 25,
                "description": "Filter mode"
              },
              "FBM26": {
                "bit": 26,
                "description": "Filter mode"
              },
              "FBM27": {
                "bit": 27,
                "description": "Filter mode"
              }
            },
            "FS1R": {
              "FSC0": {
                "bit": 0,
                "description": "Filter scale configuration"
              },
              "FSC1": {
                "bit": 1,
                "description": "Filter scale configuration"
              },
              "FSC2": {
                "bit": 2,
                "description": "Filter scale configuration"
              },
              "FSC3": {
                "bit": 3,
                "description": "Filter scale configuration"
              },
              "FSC4": {
                "bit": 4,
                "description": "Filter scale configuration"
              },
              "FSC5": {
                "bit": 5,
                "description": "Filter scale configuration"
              },
              "FSC6": {
                "bit": 6,
                "description": "Filter scale configuration"
              },
              "FSC7": {
                "bit": 7,
                "description": "Filter scale configuration"
              },
              "FSC8": {
                "bit": 8,
                "description": "Filter scale configuration"
              },
              "FSC9": {
                "bit": 9,
                "description": "Filter scale configuration"
              },
              "FSC10": {
                "bit": 10,
                "description": "Filter scale configuration"
              },
              "FSC11": {
                "bit": 11,
                "description": "Filter scale configuration"
              },
              "FSC12": {
                "bit": 12,
                "description": "Filter scale configuration"
              },
              "FSC13": {
                "bit": 13,
                "description": "Filter scale configuration"
              },
              "FSC14": {
                "bit": 14,
                "description": "Filter scale configuration"
              },
              "FSC15": {
                "bit": 15,
                "description": "Filter scale configuration"
              },
              "FSC16": {
                "bit": 16,
                "description": "Filter scale configuration"
              },
              "FSC17": {
                "bit": 17,
                "description": "Filter scale configuration"
              },
              "FSC18": {
                "bit": 18,
                "description": "Filter scale configuration"
              },
              "FSC19": {
                "bit": 19,
                "description": "Filter scale configuration"
              },
              "FSC20": {
                "bit": 20,
                "description": "Filter scale configuration"
              },
              "FSC21": {
                "bit": 21,
                "description": "Filter scale configuration"
              },
              "FSC22": {
                "bit": 22,
                "description": "Filter scale configuration"
              },
              "FSC23": {
                "bit": 23,
                "description": "Filter scale configuration"
              },
              "FSC24": {
                "bit": 24,
                "description": "Filter scale configuration"
              },
              "FSC25": {
                "bit": 25,
                "description": "Filter scale configuration"
              },
              "FSC26": {
                "bit": 26,
                "description": "Filter scale configuration"
              },
              "FSC27": {
                "bit": 27,
                "description": "Filter scale configuration"
              }
            },
            "FFA1R": {
              "FFA0": {
                "bit": 0,
                "description": "Filter FIFO assignment for filter               0"
              },
              "FFA1": {
                "bit": 1,
                "description": "Filter FIFO assignment for filter               1"
              },
              "FFA2": {
                "bit": 2,
                "description": "Filter FIFO assignment for filter               2"
              },
              "FFA3": {
                "bit": 3,
                "description": "Filter FIFO assignment for filter               3"
              },
              "FFA4": {
                "bit": 4,
                "description": "Filter FIFO assignment for filter               4"
              },
              "FFA5": {
                "bit": 5,
                "description": "Filter FIFO assignment for filter               5"
              },
              "FFA6": {
                "bit": 6,
                "description": "Filter FIFO assignment for filter               6"
              },
              "FFA7": {
                "bit": 7,
                "description": "Filter FIFO assignment for filter               7"
              },
              "FFA8": {
                "bit": 8,
                "description": "Filter FIFO assignment for filter               8"
              },
              "FFA9": {
                "bit": 9,
                "description": "Filter FIFO assignment for filter               9"
              },
              "FFA10": {
                "bit": 10,
                "description": "Filter FIFO assignment for filter               10"
              },
              "FFA11": {
                "bit": 11,
                "description": "Filter FIFO assignment for filter               11"
              },
              "FFA12": {
                "bit": 12,
                "description": "Filter FIFO assignment for filter               12"
              },
              "FFA13": {
                "bit": 13,
                "description": "Filter FIFO assignment for filter               13"
              },
              "FFA14": {
                "bit": 14,
                "description": "Filter FIFO assignment for filter               14"
              },
              "FFA15": {
                "bit": 15,
                "description": "Filter FIFO assignment for filter               15"
              },
              "FFA16": {
                "bit": 16,
                "description": "Filter FIFO assignment for filter               16"
              },
              "FFA17": {
                "bit": 17,
                "description": "Filter FIFO assignment for filter               17"
              },
              "FFA18": {
                "bit": 18,
                "description": "Filter FIFO assignment for filter               18"
              },
              "FFA19": {
                "bit": 19,
                "description": "Filter FIFO assignment for filter               19"
              },
              "FFA20": {
                "bit": 20,
                "description": "Filter FIFO assignment for filter               20"
              },
              "FFA21": {
                "bit": 21,
                "description": "Filter FIFO assignment for filter               21"
              },
              "FFA22": {
                "bit": 22,
                "description": "Filter FIFO assignment for filter               22"
              },
              "FFA23": {
                "bit": 23,
                "description": "Filter FIFO assignment for filter               23"
              },
              "FFA24": {
                "bit": 24,
                "description": "Filter FIFO assignment for filter               24"
              },
              "FFA25": {
                "bit": 25,
                "description": "Filter FIFO assignment for filter               25"
              },
              "FFA26": {
                "bit": 26,
                "description": "Filter FIFO assignment for filter               26"
              },
              "FFA27": {
                "bit": 27,
                "description": "Filter FIFO assignment for filter               27"
              }
            },
            "FA1R": {
              "FACT0": {
                "bit": 0,
                "description": "Filter active"
              },
              "FACT1": {
                "bit": 1,
                "description": "Filter active"
              },
              "FACT2": {
                "bit": 2,
                "description": "Filter active"
              },
              "FACT3": {
                "bit": 3,
                "description": "Filter active"
              },
              "FACT4": {
                "bit": 4,
                "description": "Filter active"
              },
              "FACT5": {
                "bit": 5,
                "description": "Filter active"
              },
              "FACT6": {
                "bit": 6,
                "description": "Filter active"
              },
              "FACT7": {
                "bit": 7,
                "description": "Filter active"
              },
              "FACT8": {
                "bit": 8,
                "description": "Filter active"
              },
              "FACT9": {
                "bit": 9,
                "description": "Filter active"
              },
              "FACT10": {
                "bit": 10,
                "description": "Filter active"
              },
              "FACT11": {
                "bit": 11,
                "description": "Filter active"
              },
              "FACT12": {
                "bit": 12,
                "description": "Filter active"
              },
              "FACT13": {
                "bit": 13,
                "description": "Filter active"
              },
              "FACT14": {
                "bit": 14,
                "description": "Filter active"
              },
              "FACT15": {
                "bit": 15,
                "description": "Filter active"
              },
              "FACT16": {
                "bit": 16,
                "description": "Filter active"
              },
              "FACT17": {
                "bit": 17,
                "description": "Filter active"
              },
              "FACT18": {
                "bit": 18,
                "description": "Filter active"
              },
              "FACT19": {
                "bit": 19,
                "description": "Filter active"
              },
              "FACT20": {
                "bit": 20,
                "description": "Filter active"
              },
              "FACT21": {
                "bit": 21,
                "description": "Filter active"
              },
              "FACT22": {
                "bit": 22,
                "description": "Filter active"
              },
              "FACT23": {
                "bit": 23,
                "description": "Filter active"
              },
              "FACT24": {
                "bit": 24,
                "description": "Filter active"
              },
              "FACT25": {
                "bit": 25,
                "description": "Filter active"
              },
              "FACT26": {
                "bit": 26,
                "description": "Filter active"
              },
              "FACT27": {
                "bit": 27,
                "description": "Filter active"
              }
            },
            "F0R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F0R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F1R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F1R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F2R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F2R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F3R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F3R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F4R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F4R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F5R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F5R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F6R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F6R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F7R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F7R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F8R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F8R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F9R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F9R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F10R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F10R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F11R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F11R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F12R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F12R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F13R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F13R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F14R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F14R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F15R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F15R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F16R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F16R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F17R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F17R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F18R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F18R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F19R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F19R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F20R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F20R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F21R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F21R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F22R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F22R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F23R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F23R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F24R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F24R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F25R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F25R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F26R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F26R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F27R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F27R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            }
          }
        },
        "FLASH": {
          "instances": [
            {
              "name": "FLASH",
              "base": "0x40023C00",
              "irq": 4
            }
          ],
          "registers": {
            "ACR": {
              "offset": "0x00",
              "size": 32,
              "description": "Flash access control register"
            },
            "KEYR": {
              "offset": "0x04",
              "size": 32,
              "description": "Flash key register"
            },
            "OPTKEYR": {
              "offset": "0x08",
              "size": 32,
              "description": "Flash option key register"
            },
            "SR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Status register"
            },
            "CR": {
              "offset": "0x10",
              "size": 32,
              "description": "Control register"
            },
            "OPTCR": {
              "offset": "0x14",
              "size": 32,
              "description": "Flash option control register"
            },
            "OPTCR1": {
              "offset": "0x18",
              "size": 32,
              "description": "Flash option control register           1"
            }
          },
          "bits": {
            "ACR": {
              "LATENCY": {
                "bit": 0,
                "description": "Latency",
                "width": 4
              },
              "PRFTEN": {
                "bit": 8,
                "description": "Prefetch enable"
              },
              "ARTEN": {
                "bit": 9,
                "description": "ART Accelerator Enable"
              },
              "ARTRST": {
                "bit": 11,
                "description": "ART Accelerator reset"
              }
            },
            "KEYR": {
              "KEY": {
                "bit": 0,
                "description": "FPEC key",
                "width": 32
              }
            },
            "OPTKEYR": {
              "OPTKEY": {
                "bit": 0,
                "description": "Option byte key",
                "width": 32
              }
            },
            "SR": {
              "EOP": {
                "bit": 0,
                "description": "End of operation"
              },
              "OPERR": {
                "bit": 1,
                "description": "Operation error"
              },
              "WRPERR": {
                "bit": 4,
                "description": "Write protection error"
              },
              "PGAERR": {
                "bit": 5,
                "description": "Programming alignment               error"
              },
              "PGPERR": {
                "bit": 6,
                "description": "Programming parallelism               error"
              },
              "ERSERR": {
                "bit": 7,
                "description": "Erase Sequence Error"
              },
              "BSY": {
                "bit": 16,
                "description": "Busy"
              }
            },
            "CR": {
              "PG": {
                "bit": 0,
                "description": "Programming"
              },
              "SER": {
                "bit": 1,
                "description": "Sector Erase"
              },
              "MER1": {
                "bit": 2,
                "description": "Mass Erase of sectors 0 to               11"
              },
              "SNB": {
                "bit": 3,
                "description": "Sector number",
                "width": 5
              },
              "PSIZE": {
                "bit": 8,
                "description": "Program size",
                "width": 2
              },
              "MER2": {
                "bit": 15,
                "description": "Mass Erase of sectors 12 to 23"
              },
              "STRT": {
                "bit": 16,
                "description": "Start"
              },
              "EOPIE": {
                "bit": 24,
                "description": "End of operation interrupt               enable"
              },
              "ERRIE": {
                "bit": 25,
                "description": "Error interrupt enable"
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock"
              }
            },
            "OPTCR": {
              "OPTLOCK": {
                "bit": 0,
                "description": "Option lock"
              },
              "OPTSTRT": {
                "bit": 1,
                "description": "Option start"
              },
              "BOR_LEV": {
                "bit": 2,
                "description": "BOR reset Level",
                "width": 2
              },
              "WWDG_SW": {
                "bit": 4,
                "description": "User option bytes"
              },
              "IWDG_SW": {
                "bit": 5,
                "description": "User option bytes"
              },
              "nRST_STOP": {
                "bit": 6,
                "description": "User option bytes"
              },
              "nRST_STDBY": {
                "bit": 7,
                "description": "User option bytes"
              },
              "RDP": {
                "bit": 8,
                "description": "Read protect",
                "width": 8
              },
              "nWRP": {
                "bit": 16,
                "description": "Not write protect",
                "width": 12
              },
              "IWDG_STDBY": {
                "bit": 30,
                "description": "Independent watchdog counter freeze in               standby mode"
              },
              "IWDG_STOP": {
                "bit": 31,
                "description": "Independent watchdog counter freeze in               Stop mode"
              },
              "nDBOOT": {
                "bit": 28,
                "description": "Dual Boot mode (valid only when nDBANK=0)"
              },
              "nDBANK": {
                "bit": 29,
                "description": "Not dual bank mode"
              }
            },
            "OPTCR1": {
              "BOOT_ADD0": {
                "bit": 0,
                "description": "Boot base address when Boot pin               =0",
                "width": 16
              },
              "BOOT_ADD1": {
                "bit": 16,
                "description": "Boot base address when Boot pin               =1",
                "width": 16
              }
            }
          }
        },
        "EXTI": {
          "instances": [
            {
              "name": "EXTI",
              "base": "0x40013C00",
              "irq": 1
            }
          ],
          "registers": {
            "IMR": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt mask register           (EXTI_IMR)"
            },
            "EMR": {
              "offset": "0x04",
              "size": 32,
              "description": "Event mask register (EXTI_EMR)"
            },
            "RTSR": {
              "offset": "0x08",
              "size": 32,
              "description": "Rising Trigger selection register           (EXTI_RTSR)"
            },
            "FTSR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Falling Trigger selection register           (EXTI_FTSR)"
            },
            "SWIER": {
              "offset": "0x10",
              "size": 32,
              "description": "Software interrupt event register           (EXTI_SWIER)"
            },
            "PR": {
              "offset": "0x14",
              "size": 32,
              "description": "Pending register (EXTI_PR)"
            }
          },
          "bits": {
            "IMR": {
              "MR0": {
                "bit": 0,
                "description": "Interrupt Mask on line 0"
              },
              "MR1": {
                "bit": 1,
                "description": "Interrupt Mask on line 1"
              },
              "MR2": {
                "bit": 2,
                "description": "Interrupt Mask on line 2"
              },
              "MR3": {
                "bit": 3,
                "description": "Interrupt Mask on line 3"
              },
              "MR4": {
                "bit": 4,
                "description": "Interrupt Mask on line 4"
              },
              "MR5": {
                "bit": 5,
                "description": "Interrupt Mask on line 5"
              },
              "MR6": {
                "bit": 6,
                "description": "Interrupt Mask on line 6"
              },
              "MR7": {
                "bit": 7,
                "description": "Interrupt Mask on line 7"
              },
              "MR8": {
                "bit": 8,
                "description": "Interrupt Mask on line 8"
              },
              "MR9": {
                "bit": 9,
                "description": "Interrupt Mask on line 9"
              },
              "MR10": {
                "bit": 10,
                "description": "Interrupt Mask on line 10"
              },
              "MR11": {
                "bit": 11,
                "description": "Interrupt Mask on line 11"
              },
              "MR12": {
                "bit": 12,
                "description": "Interrupt Mask on line 12"
              },
              "MR13": {
                "bit": 13,
                "description": "Interrupt Mask on line 13"
              },
              "MR14": {
                "bit": 14,
                "description": "Interrupt Mask on line 14"
              },
              "MR15": {
                "bit": 15,
                "description": "Interrupt Mask on line 15"
              },
              "MR16": {
                "bit": 16,
                "description": "Interrupt Mask on line 16"
              },
              "MR17": {
                "bit": 17,
                "description": "Interrupt Mask on line 17"
              },
              "MR18": {
                "bit": 18,
                "description": "Interrupt Mask on line 18"
              },
              "MR19": {
                "bit": 19,
                "description": "Interrupt Mask on line 19"
              },
              "MR20": {
                "bit": 20,
                "description": "Interrupt Mask on line 20"
              },
              "MR21": {
                "bit": 21,
                "description": "Interrupt Mask on line 21"
              },
              "MR22": {
                "bit": 22,
                "description": "Interrupt Mask on line 22"
              }
            },
            "EMR": {
              "MR0": {
                "bit": 0,
                "description": "Event Mask on line 0"
              },
              "MR1": {
                "bit": 1,
                "description": "Event Mask on line 1"
              },
              "MR2": {
                "bit": 2,
                "description": "Event Mask on line 2"
              },
              "MR3": {
                "bit": 3,
                "description": "Event Mask on line 3"
              },
              "MR4": {
                "bit": 4,
                "description": "Event Mask on line 4"
              },
              "MR5": {
                "bit": 5,
                "description": "Event Mask on line 5"
              },
              "MR6": {
                "bit": 6,
                "description": "Event Mask on line 6"
              },
              "MR7": {
                "bit": 7,
                "description": "Event Mask on line 7"
              },
              "MR8": {
                "bit": 8,
                "description": "Event Mask on line 8"
              },
              "MR9": {
                "bit": 9,
                "description": "Event Mask on line 9"
              },
              "MR10": {
                "bit": 10,
                "description": "Event Mask on line 10"
              },
              "MR11": {
                "bit": 11,
                "description": "Event Mask on line 11"
              },
              "MR12": {
                "bit": 12,
                "description": "Event Mask on line 12"
              },
              "MR13": {
                "bit": 13,
                "description": "Event Mask on line 13"
              },
              "MR14": {
                "bit": 14,
                "description": "Event Mask on line 14"
              },
              "MR15": {
                "bit": 15,
                "description": "Event Mask on line 15"
              },
              "MR16": {
                "bit": 16,
                "description": "Event Mask on line 16"
              },
              "MR17": {
                "bit": 17,
                "description": "Event Mask on line 17"
              },
              "MR18": {
                "bit": 18,
                "description": "Event Mask on line 18"
              },
              "MR19": {
                "bit": 19,
                "description": "Event Mask on line 19"
              },
              "MR20": {
                "bit": 20,
                "description": "Event Mask on line 20"
              },
              "MR21": {
                "bit": 21,
                "description": "Event Mask on line 21"
              },
              "MR22": {
                "bit": 22,
                "description": "Event Mask on line 22"
              }
            },
            "RTSR": {
              "TR0": {
                "bit": 0,
                "description": "Rising trigger event configuration of               line 0"
              },
              "TR1": {
                "bit": 1,
                "description": "Rising trigger event configuration of               line 1"
              },
              "TR2": {
                "bit": 2,
                "description": "Rising trigger event configuration of               line 2"
              },
              "TR3": {
                "bit": 3,
                "description": "Rising trigger event configuration of               line 3"
              },
              "TR4": {
                "bit": 4,
                "description": "Rising trigger event configuration of               line 4"
              },
              "TR5": {
                "bit": 5,
                "description": "Rising trigger event configuration of               line 5"
              },
              "TR6": {
                "bit": 6,
                "description": "Rising trigger event configuration of               line 6"
              },
              "TR7": {
                "bit": 7,
                "description": "Rising trigger event configuration of               line 7"
              },
              "TR8": {
                "bit": 8,
                "description": "Rising trigger event configuration of               line 8"
              },
              "TR9": {
                "bit": 9,
                "description": "Rising trigger event configuration of               line 9"
              },
              "TR10": {
                "bit": 10,
                "description": "Rising trigger event configuration of               line 10"
              },
              "TR11": {
                "bit": 11,
                "description": "Rising trigger event configuration of               line 11"
              },
              "TR12": {
                "bit": 12,
                "description": "Rising trigger event configuration of               line 12"
              },
              "TR13": {
                "bit": 13,
                "description": "Rising trigger event configuration of               line 13"
              },
              "TR14": {
                "bit": 14,
                "description": "Rising trigger event configuration of               line 14"
              },
              "TR15": {
                "bit": 15,
                "description": "Rising trigger event configuration of               line 15"
              },
              "TR16": {
                "bit": 16,
                "description": "Rising trigger event configuration of               line 16"
              },
              "TR17": {
                "bit": 17,
                "description": "Rising trigger event configuration of               line 17"
              },
              "TR18": {
                "bit": 18,
                "description": "Rising trigger event configuration of               line 18"
              },
              "TR19": {
                "bit": 19,
                "description": "Rising trigger event configuration of               line 19"
              },
              "TR20": {
                "bit": 20,
                "description": "Rising trigger event configuration of               line 20"
              },
              "TR21": {
                "bit": 21,
                "description": "Rising trigger event configuration of               line 21"
              },
              "TR22": {
                "bit": 22,
                "description": "Rising trigger event configuration of               line 22"
              }
            },
            "FTSR": {
              "TR0": {
                "bit": 0,
                "description": "Falling trigger event configuration of               line 0"
              },
              "TR1": {
                "bit": 1,
                "description": "Falling trigger event configuration of               line 1"
              },
              "TR2": {
                "bit": 2,
                "description": "Falling trigger event configuration of               line 2"
              },
              "TR3": {
                "bit": 3,
                "description": "Falling trigger event configuration of               line 3"
              },
              "TR4": {
                "bit": 4,
                "description": "Falling trigger event configuration of               line 4"
              },
              "TR5": {
                "bit": 5,
                "description": "Falling trigger event configuration of               line 5"
              },
              "TR6": {
                "bit": 6,
                "description": "Falling trigger event configuration of               line 6"
              },
              "TR7": {
                "bit": 7,
                "description": "Falling trigger event configuration of               line 7"
              },
              "TR8": {
                "bit": 8,
                "description": "Falling trigger event configuration of               line 8"
              },
              "TR9": {
                "bit": 9,
                "description": "Falling trigger event configuration of               line 9"
              },
              "TR10": {
                "bit": 10,
                "description": "Falling trigger event configuration of               line 10"
              },
              "TR11": {
                "bit": 11,
                "description": "Falling trigger event configuration of               line 11"
              },
              "TR12": {
                "bit": 12,
                "description": "Falling trigger event configuration of               line 12"
              },
              "TR13": {
                "bit": 13,
                "description": "Falling trigger event configuration of               line 13"
              },
              "TR14": {
                "bit": 14,
                "description": "Falling trigger event configuration of               line 14"
              },
              "TR15": {
                "bit": 15,
                "description": "Falling trigger event configuration of               line 15"
              },
              "TR16": {
                "bit": 16,
                "description": "Falling trigger event configuration of               line 16"
              },
              "TR17": {
                "bit": 17,
                "description": "Falling trigger event configuration of               line 17"
              },
              "TR18": {
                "bit": 18,
                "description": "Falling trigger event configuration of               line 18"
              },
              "TR19": {
                "bit": 19,
                "description": "Falling trigger event configuration of               line 19"
              },
              "TR20": {
                "bit": 20,
                "description": "Falling trigger event configuration of               line 20"
              },
              "TR21": {
                "bit": 21,
                "description": "Falling trigger event configuration of               line 21"
              },
              "TR22": {
                "bit": 22,
                "description": "Falling trigger event configuration of               line 22"
              }
            },
            "SWIER": {
              "SWIER0": {
                "bit": 0,
                "description": "Software Interrupt on line               0"
              },
              "SWIER1": {
                "bit": 1,
                "description": "Software Interrupt on line               1"
              },
              "SWIER2": {
                "bit": 2,
                "description": "Software Interrupt on line               2"
              },
              "SWIER3": {
                "bit": 3,
                "description": "Software Interrupt on line               3"
              },
              "SWIER4": {
                "bit": 4,
                "description": "Software Interrupt on line               4"
              },
              "SWIER5": {
                "bit": 5,
                "description": "Software Interrupt on line               5"
              },
              "SWIER6": {
                "bit": 6,
                "description": "Software Interrupt on line               6"
              },
              "SWIER7": {
                "bit": 7,
                "description": "Software Interrupt on line               7"
              },
              "SWIER8": {
                "bit": 8,
                "description": "Software Interrupt on line               8"
              },
              "SWIER9": {
                "bit": 9,
                "description": "Software Interrupt on line               9"
              },
              "SWIER10": {
                "bit": 10,
                "description": "Software Interrupt on line               10"
              },
              "SWIER11": {
                "bit": 11,
                "description": "Software Interrupt on line               11"
              },
              "SWIER12": {
                "bit": 12,
                "description": "Software Interrupt on line               12"
              },
              "SWIER13": {
                "bit": 13,
                "description": "Software Interrupt on line               13"
              },
              "SWIER14": {
                "bit": 14,
                "description": "Software Interrupt on line               14"
              },
              "SWIER15": {
                "bit": 15,
                "description": "Software Interrupt on line               15"
              },
              "SWIER16": {
                "bit": 16,
                "description": "Software Interrupt on line               16"
              },
              "SWIER17": {
                "bit": 17,
                "description": "Software Interrupt on line               17"
              },
              "SWIER18": {
                "bit": 18,
                "description": "Software Interrupt on line               18"
              },
              "SWIER19": {
                "bit": 19,
                "description": "Software Interrupt on line               19"
              },
              "SWIER20": {
                "bit": 20,
                "description": "Software Interrupt on line               20"
              },
              "SWIER21": {
                "bit": 21,
                "description": "Software Interrupt on line               21"
              },
              "SWIER22": {
                "bit": 22,
                "description": "Software Interrupt on line               22"
              }
            },
            "PR": {
              "PR0": {
                "bit": 0,
                "description": "Pending bit 0"
              },
              "PR1": {
                "bit": 1,
                "description": "Pending bit 1"
              },
              "PR2": {
                "bit": 2,
                "description": "Pending bit 2"
              },
              "PR3": {
                "bit": 3,
                "description": "Pending bit 3"
              },
              "PR4": {
                "bit": 4,
                "description": "Pending bit 4"
              },
              "PR5": {
                "bit": 5,
                "description": "Pending bit 5"
              },
              "PR6": {
                "bit": 6,
                "description": "Pending bit 6"
              },
              "PR7": {
                "bit": 7,
                "description": "Pending bit 7"
              },
              "PR8": {
                "bit": 8,
                "description": "Pending bit 8"
              },
              "PR9": {
                "bit": 9,
                "description": "Pending bit 9"
              },
              "PR10": {
                "bit": 10,
                "description": "Pending bit 10"
              },
              "PR11": {
                "bit": 11,
                "description": "Pending bit 11"
              },
              "PR12": {
                "bit": 12,
                "description": "Pending bit 12"
              },
              "PR13": {
                "bit": 13,
                "description": "Pending bit 13"
              },
              "PR14": {
                "bit": 14,
                "description": "Pending bit 14"
              },
              "PR15": {
                "bit": 15,
                "description": "Pending bit 15"
              },
              "PR16": {
                "bit": 16,
                "description": "Pending bit 16"
              },
              "PR17": {
                "bit": 17,
                "description": "Pending bit 17"
              },
              "PR18": {
                "bit": 18,
                "description": "Pending bit 18"
              },
              "PR19": {
                "bit": 19,
                "description": "Pending bit 19"
              },
              "PR20": {
                "bit": 20,
                "description": "Pending bit 20"
              },
              "PR21": {
                "bit": 21,
                "description": "Pending bit 21"
              },
              "PR22": {
                "bit": 22,
                "description": "Pending bit 22"
              }
            }
          }
        },
        "LTDC": {
          "instances": [
            {
              "name": "LTDC",
              "base": "0x40016800",
              "irq": 88
            }
          ],
          "registers": {
            "SSCR": {
              "offset": "0x08",
              "size": 32,
              "description": "Synchronization Size Configuration           Register"
            },
            "BPCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Back Porch Configuration           Register"
            },
            "AWCR": {
              "offset": "0x10",
              "size": 32,
              "description": "Active Width Configuration           Register"
            },
            "TWCR": {
              "offset": "0x14",
              "size": 32,
              "description": "Total Width Configuration           Register"
            },
            "GCR": {
              "offset": "0x18",
              "size": 32,
              "description": "Global Control Register"
            },
            "SRCR": {
              "offset": "0x24",
              "size": 32,
              "description": "Shadow Reload Configuration           Register"
            },
            "BCCR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Background Color Configuration           Register"
            },
            "IER": {
              "offset": "0x34",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "ISR": {
              "offset": "0x38",
              "size": 32,
              "description": "Interrupt Status Register"
            },
            "ICR": {
              "offset": "0x3C",
              "size": 32,
              "description": "Interrupt Clear Register"
            },
            "LIPCR": {
              "offset": "0x40",
              "size": 32,
              "description": "Line Interrupt Position Configuration           Register"
            },
            "CPSR": {
              "offset": "0x44",
              "size": 32,
              "description": "Current Position Status           Register"
            },
            "CDSR": {
              "offset": "0x48",
              "size": 32,
              "description": "Current Display Status           Register"
            },
            "L1CR": {
              "offset": "0x84",
              "size": 32,
              "description": "Layerx Control Register"
            },
            "L1WHPCR": {
              "offset": "0x88",
              "size": 32,
              "description": "Layerx Window Horizontal Position           Configuration Register"
            },
            "L1WVPCR": {
              "offset": "0x8C",
              "size": 32,
              "description": "Layerx Window Vertical Position           Configuration Register"
            },
            "L1CKCR": {
              "offset": "0x90",
              "size": 32,
              "description": "Layerx Color Keying Configuration           Register"
            },
            "L1PFCR": {
              "offset": "0x94",
              "size": 32,
              "description": "Layerx Pixel Format Configuration           Register"
            },
            "L1CACR": {
              "offset": "0x98",
              "size": 32,
              "description": "Layerx Constant Alpha Configuration           Register"
            },
            "L1DCCR": {
              "offset": "0x9C",
              "size": 32,
              "description": "Layerx Default Color Configuration           Register"
            },
            "L1BFCR": {
              "offset": "0xA0",
              "size": 32,
              "description": "Layerx Blending Factors Configuration           Register"
            },
            "L1CFBAR": {
              "offset": "0xAC",
              "size": 32,
              "description": "Layerx Color Frame Buffer Address           Register"
            },
            "L1CFBLR": {
              "offset": "0xB0",
              "size": 32,
              "description": "Layerx Color Frame Buffer Length           Register"
            },
            "L1CFBLNR": {
              "offset": "0xB4",
              "size": 32,
              "description": "Layerx ColorFrame Buffer Line Number           Register"
            },
            "L1CLUTWR": {
              "offset": "0xC4",
              "size": 32,
              "description": "Layerx CLUT Write Register"
            },
            "L2CR": {
              "offset": "0x104",
              "size": 32,
              "description": "Layerx Control Register"
            },
            "L2WHPCR": {
              "offset": "0x108",
              "size": 32,
              "description": "Layerx Window Horizontal Position           Configuration Register"
            },
            "L2WVPCR": {
              "offset": "0x10C",
              "size": 32,
              "description": "Layerx Window Vertical Position           Configuration Register"
            },
            "L2CKCR": {
              "offset": "0x110",
              "size": 32,
              "description": "Layerx Color Keying Configuration           Register"
            },
            "L2PFCR": {
              "offset": "0x114",
              "size": 32,
              "description": "Layerx Pixel Format Configuration           Register"
            },
            "L2CACR": {
              "offset": "0x118",
              "size": 32,
              "description": "Layerx Constant Alpha Configuration           Register"
            },
            "L2DCCR": {
              "offset": "0x11C",
              "size": 32,
              "description": "Layerx Default Color Configuration           Register"
            },
            "L2BFCR": {
              "offset": "0x120",
              "size": 32,
              "description": "Layerx Blending Factors Configuration           Register"
            },
            "L2CFBAR": {
              "offset": "0x12C",
              "size": 32,
              "description": "Layerx Color Frame Buffer Address           Register"
            },
            "L2CFBLR": {
              "offset": "0x130",
              "size": 32,
              "description": "Layerx Color Frame Buffer Length           Register"
            },
            "L2CFBLNR": {
              "offset": "0x134",
              "size": 32,
              "description": "Layerx ColorFrame Buffer Line Number           Register"
            },
            "L2CLUTWR": {
              "offset": "0x144",
              "size": 32,
              "description": "Layerx CLUT Write Register"
            }
          },
          "bits": {
            "SSCR": {
              "HSW": {
                "bit": 16,
                "description": "Horizontal Synchronization Width (in               units of pixel clock period)",
                "width": 10
              },
              "VSH": {
                "bit": 0,
                "description": "Vertical Synchronization Height (in               units of horizontal scan line)",
                "width": 11
              }
            },
            "BPCR": {
              "AHBP": {
                "bit": 16,
                "description": "Accumulated Horizontal back porch (in               units of pixel clock period)",
                "width": 10
              },
              "AVBP": {
                "bit": 0,
                "description": "Accumulated Vertical back porch (in               units of horizontal scan line)",
                "width": 11
              }
            },
            "AWCR": {
              "AAV": {
                "bit": 16,
                "description": "AAV",
                "width": 10
              },
              "AAH": {
                "bit": 0,
                "description": "Accumulated Active Height (in units of               horizontal scan line)",
                "width": 11
              }
            },
            "TWCR": {
              "TOTALW": {
                "bit": 16,
                "description": "Total Width (in units of pixel clock               period)",
                "width": 10
              },
              "TOTALH": {
                "bit": 0,
                "description": "Total Height (in units of horizontal               scan line)",
                "width": 11
              }
            },
            "GCR": {
              "HSPOL": {
                "bit": 31,
                "description": "Horizontal Synchronization               Polarity"
              },
              "VSPOL": {
                "bit": 30,
                "description": "Vertical Synchronization               Polarity"
              },
              "DEPOL": {
                "bit": 29,
                "description": "Data Enable Polarity"
              },
              "PCPOL": {
                "bit": 28,
                "description": "Pixel Clock Polarity"
              },
              "DEN": {
                "bit": 16,
                "description": "Dither Enable"
              },
              "DRW": {
                "bit": 12,
                "description": "Dither Red Width",
                "width": 3
              },
              "DGW": {
                "bit": 8,
                "description": "Dither Green Width",
                "width": 3
              },
              "DBW": {
                "bit": 4,
                "description": "Dither Blue Width",
                "width": 3
              },
              "LTDCEN": {
                "bit": 0,
                "description": "LCD-TFT controller enable               bit"
              }
            },
            "SRCR": {
              "VBR": {
                "bit": 1,
                "description": "Vertical Blanking Reload"
              },
              "IMR": {
                "bit": 0,
                "description": "Immediate Reload"
              }
            },
            "BCCR": {
              "BC": {
                "bit": 0,
                "description": "Background Color Red value",
                "width": 24
              }
            },
            "IER": {
              "RRIE": {
                "bit": 3,
                "description": "Register Reload interrupt               enable"
              },
              "TERRIE": {
                "bit": 2,
                "description": "Transfer Error Interrupt               Enable"
              },
              "FUIE": {
                "bit": 1,
                "description": "FIFO Underrun Interrupt               Enable"
              },
              "LIE": {
                "bit": 0,
                "description": "Line Interrupt Enable"
              }
            },
            "ISR": {
              "RRIF": {
                "bit": 3,
                "description": "Register Reload Interrupt               Flag"
              },
              "TERRIF": {
                "bit": 2,
                "description": "Transfer Error interrupt               flag"
              },
              "FUIF": {
                "bit": 1,
                "description": "FIFO Underrun Interrupt               flag"
              },
              "LIF": {
                "bit": 0,
                "description": "Line Interrupt flag"
              }
            },
            "ICR": {
              "CRRIF": {
                "bit": 3,
                "description": "Clears Register Reload Interrupt               Flag"
              },
              "CTERRIF": {
                "bit": 2,
                "description": "Clears the Transfer Error Interrupt               Flag"
              },
              "CFUIF": {
                "bit": 1,
                "description": "Clears the FIFO Underrun Interrupt               flag"
              },
              "CLIF": {
                "bit": 0,
                "description": "Clears the Line Interrupt               Flag"
              }
            },
            "LIPCR": {
              "LIPOS": {
                "bit": 0,
                "description": "Line Interrupt Position",
                "width": 11
              }
            },
            "CPSR": {
              "CXPOS": {
                "bit": 16,
                "description": "Current X Position",
                "width": 16
              },
              "CYPOS": {
                "bit": 0,
                "description": "Current Y Position",
                "width": 16
              }
            },
            "CDSR": {
              "HSYNCS": {
                "bit": 3,
                "description": "Horizontal Synchronization display               Status"
              },
              "VSYNCS": {
                "bit": 2,
                "description": "Vertical Synchronization display               Status"
              },
              "HDES": {
                "bit": 1,
                "description": "Horizontal Data Enable display               Status"
              },
              "VDES": {
                "bit": 0,
                "description": "Vertical Data Enable display               Status"
              }
            },
            "L1CR": {
              "CLUTEN": {
                "bit": 4,
                "description": "Color Look-Up Table Enable"
              },
              "COLKEN": {
                "bit": 1,
                "description": "Color Keying Enable"
              },
              "LEN": {
                "bit": 0,
                "description": "Layer Enable"
              }
            },
            "L1WHPCR": {
              "WHSPPOS": {
                "bit": 16,
                "description": "Window Horizontal Stop               Position",
                "width": 12
              },
              "WHSTPOS": {
                "bit": 0,
                "description": "Window Horizontal Start               Position",
                "width": 12
              }
            },
            "L1WVPCR": {
              "WVSPPOS": {
                "bit": 16,
                "description": "Window Vertical Stop               Position",
                "width": 11
              },
              "WVSTPOS": {
                "bit": 0,
                "description": "Window Vertical Start               Position",
                "width": 11
              }
            },
            "L1CKCR": {
              "CKRED": {
                "bit": 16,
                "description": "Color Key Red value",
                "width": 8
              },
              "CKGREEN": {
                "bit": 8,
                "description": "Color Key Green value",
                "width": 8
              },
              "CKBLUE": {
                "bit": 0,
                "description": "Color Key Blue value",
                "width": 8
              }
            },
            "L1PFCR": {
              "PF": {
                "bit": 0,
                "description": "Pixel Format",
                "width": 3
              }
            },
            "L1CACR": {
              "CONSTA": {
                "bit": 0,
                "description": "Constant Alpha",
                "width": 8
              }
            },
            "L1DCCR": {
              "DCALPHA": {
                "bit": 24,
                "description": "Default Color Alpha",
                "width": 8
              },
              "DCRED": {
                "bit": 16,
                "description": "Default Color Red",
                "width": 8
              },
              "DCGREEN": {
                "bit": 8,
                "description": "Default Color Green",
                "width": 8
              },
              "DCBLUE": {
                "bit": 0,
                "description": "Default Color Blue",
                "width": 8
              }
            },
            "L1BFCR": {
              "BF1": {
                "bit": 8,
                "description": "Blending Factor 1",
                "width": 3
              },
              "BF2": {
                "bit": 0,
                "description": "Blending Factor 2",
                "width": 3
              }
            },
            "L1CFBAR": {
              "CFBADD": {
                "bit": 0,
                "description": "Color Frame Buffer Start               Address",
                "width": 32
              }
            },
            "L1CFBLR": {
              "CFBP": {
                "bit": 16,
                "description": "Color Frame Buffer Pitch in               bytes",
                "width": 13
              },
              "CFBLL": {
                "bit": 0,
                "description": "Color Frame Buffer Line               Length",
                "width": 13
              }
            },
            "L1CFBLNR": {
              "CFBLNBR": {
                "bit": 0,
                "description": "Frame Buffer Line Number",
                "width": 11
              }
            },
            "L1CLUTWR": {
              "CLUTADD": {
                "bit": 24,
                "description": "CLUT Address",
                "width": 8
              },
              "RED": {
                "bit": 16,
                "description": "Red value",
                "width": 8
              },
              "GREEN": {
                "bit": 8,
                "description": "Green value",
                "width": 8
              },
              "BLUE": {
                "bit": 0,
                "description": "Blue value",
                "width": 8
              }
            },
            "L2CR": {
              "CLUTEN": {
                "bit": 4,
                "description": "Color Look-Up Table Enable"
              },
              "COLKEN": {
                "bit": 1,
                "description": "Color Keying Enable"
              },
              "LEN": {
                "bit": 0,
                "description": "Layer Enable"
              }
            },
            "L2WHPCR": {
              "WHSPPOS": {
                "bit": 16,
                "description": "Window Horizontal Stop               Position",
                "width": 12
              },
              "WHSTPOS": {
                "bit": 0,
                "description": "Window Horizontal Start               Position",
                "width": 12
              }
            },
            "L2WVPCR": {
              "WVSPPOS": {
                "bit": 16,
                "description": "Window Vertical Stop               Position",
                "width": 11
              },
              "WVSTPOS": {
                "bit": 0,
                "description": "Window Vertical Start               Position",
                "width": 11
              }
            },
            "L2CKCR": {
              "CKRED": {
                "bit": 15,
                "description": "Color Key Red value",
                "width": 9
              },
              "CKGREEN": {
                "bit": 8,
                "description": "Color Key Green value",
                "width": 7
              },
              "CKBLUE": {
                "bit": 0,
                "description": "Color Key Blue value",
                "width": 8
              }
            },
            "L2PFCR": {
              "PF": {
                "bit": 0,
                "description": "Pixel Format",
                "width": 3
              }
            },
            "L2CACR": {
              "CONSTA": {
                "bit": 0,
                "description": "Constant Alpha",
                "width": 8
              }
            },
            "L2DCCR": {
              "DCALPHA": {
                "bit": 24,
                "description": "Default Color Alpha",
                "width": 8
              },
              "DCRED": {
                "bit": 16,
                "description": "Default Color Red",
                "width": 8
              },
              "DCGREEN": {
                "bit": 8,
                "description": "Default Color Green",
                "width": 8
              },
              "DCBLUE": {
                "bit": 0,
                "description": "Default Color Blue",
                "width": 8
              }
            },
            "L2BFCR": {
              "BF1": {
                "bit": 8,
                "description": "Blending Factor 1",
                "width": 3
              },
              "BF2": {
                "bit": 0,
                "description": "Blending Factor 2",
                "width": 3
              }
            },
            "L2CFBAR": {
              "CFBADD": {
                "bit": 0,
                "description": "Color Frame Buffer Start               Address",
                "width": 32
              }
            },
            "L2CFBLR": {
              "CFBP": {
                "bit": 16,
                "description": "Color Frame Buffer Pitch in               bytes",
                "width": 13
              },
              "CFBLL": {
                "bit": 0,
                "description": "Color Frame Buffer Line               Length",
                "width": 13
              }
            },
            "L2CFBLNR": {
              "CFBLNBR": {
                "bit": 0,
                "description": "Frame Buffer Line Number",
                "width": 11
              }
            },
            "L2CLUTWR": {
              "CLUTADD": {
                "bit": 24,
                "description": "CLUT Address",
                "width": 8
              },
              "RED": {
                "bit": 16,
                "description": "Red value",
                "width": 8
              },
              "GREEN": {
                "bit": 8,
                "description": "Green value",
                "width": 8
              },
              "BLUE": {
                "bit": 0,
                "description": "Blue value",
                "width": 8
              }
            }
          }
        },
        "SAI1": {
          "instances": [
            {
              "name": "SAI1",
              "base": "0x40015800",
              "irq": 87
            }
          ],
          "registers": {
            "BCR1": {
              "offset": "0x24",
              "size": 32,
              "description": "BConfiguration register 1"
            },
            "BCR2": {
              "offset": "0x28",
              "size": 32,
              "description": "BConfiguration register 2"
            },
            "BFRCR": {
              "offset": "0x2C",
              "size": 32,
              "description": "BFRCR"
            },
            "BSLOTR": {
              "offset": "0x30",
              "size": 32,
              "description": "BSlot register"
            },
            "BIM": {
              "offset": "0x34",
              "size": 32,
              "description": "BInterrupt mask register2"
            },
            "BSR": {
              "offset": "0x38",
              "size": 32,
              "description": "BStatus register"
            },
            "BCLRFR": {
              "offset": "0x3C",
              "size": 32,
              "description": "BClear flag register"
            },
            "BDR": {
              "offset": "0x40",
              "size": 32,
              "description": "BData register"
            },
            "ACR1": {
              "offset": "0x04",
              "size": 32,
              "description": "AConfiguration register 1"
            },
            "ACR2": {
              "offset": "0x08",
              "size": 32,
              "description": "AConfiguration register 2"
            },
            "AFRCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "AFRCR"
            },
            "ASLOTR": {
              "offset": "0x10",
              "size": 32,
              "description": "ASlot register"
            },
            "AIM": {
              "offset": "0x14",
              "size": 32,
              "description": "AInterrupt mask register2"
            },
            "ASR": {
              "offset": "0x18",
              "size": 32,
              "description": "AStatus register"
            },
            "ACLRFR": {
              "offset": "0x1C",
              "size": 32,
              "description": "AClear flag register"
            },
            "ADR": {
              "offset": "0x20",
              "size": 32,
              "description": "AData register"
            },
            "GCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Global configuration register"
            }
          },
          "bits": {
            "BCR1": {
              "MCJDIV": {
                "bit": 20,
                "description": "Master clock divider",
                "width": 4
              },
              "NODIV": {
                "bit": 19,
                "description": "No divider"
              },
              "DMAEN": {
                "bit": 17,
                "description": "DMA enable"
              },
              "SAIBEN": {
                "bit": 16,
                "description": "Audio block B enable"
              },
              "OutDri": {
                "bit": 13,
                "description": "Output drive"
              },
              "MONO": {
                "bit": 12,
                "description": "Mono mode"
              },
              "SYNCEN": {
                "bit": 10,
                "description": "Synchronization enable",
                "width": 2
              },
              "CKSTR": {
                "bit": 9,
                "description": "Clock strobing edge"
              },
              "LSBFIRST": {
                "bit": 8,
                "description": "Least significant bit               first"
              },
              "DS": {
                "bit": 5,
                "description": "Data size",
                "width": 3
              },
              "PRTCFG": {
                "bit": 2,
                "description": "Protocol configuration",
                "width": 2
              },
              "MODE": {
                "bit": 0,
                "description": "Audio block mode",
                "width": 2
              }
            },
            "BCR2": {
              "COMP": {
                "bit": 14,
                "description": "Companding mode",
                "width": 2
              },
              "CPL": {
                "bit": 13,
                "description": "Complement bit"
              },
              "MUTECN": {
                "bit": 7,
                "description": "Mute counter",
                "width": 6
              },
              "MUTEVAL": {
                "bit": 6,
                "description": "Mute value"
              },
              "MUTE": {
                "bit": 5,
                "description": "Mute"
              },
              "TRIS": {
                "bit": 4,
                "description": "Tristate management on data               line"
              },
              "FFLUS": {
                "bit": 3,
                "description": "FIFO flush"
              },
              "FTH": {
                "bit": 0,
                "description": "FIFO threshold",
                "width": 3
              }
            },
            "BFRCR": {
              "FSOFF": {
                "bit": 18,
                "description": "Frame synchronization               offset"
              },
              "FSPOL": {
                "bit": 17,
                "description": "Frame synchronization               polarity"
              },
              "FSDEF": {
                "bit": 16,
                "description": "Frame synchronization               definition"
              },
              "FSALL": {
                "bit": 8,
                "description": "Frame synchronization active level               length",
                "width": 7
              },
              "FRL": {
                "bit": 0,
                "description": "Frame length",
                "width": 8
              }
            },
            "BSLOTR": {
              "SLOTEN": {
                "bit": 16,
                "description": "Slot enable",
                "width": 16
              },
              "NBSLOT": {
                "bit": 8,
                "description": "Number of slots in an audio               frame",
                "width": 4
              },
              "SLOTSZ": {
                "bit": 6,
                "description": "Slot size",
                "width": 2
              },
              "FBOFF": {
                "bit": 0,
                "description": "First bit offset",
                "width": 5
              }
            },
            "BIM": {
              "LFSDETIE": {
                "bit": 6,
                "description": "Late frame synchronization detection               interrupt enable"
              },
              "AFSDETIE": {
                "bit": 5,
                "description": "Anticipated frame synchronization               detection interrupt enable"
              },
              "CNRDYIE": {
                "bit": 4,
                "description": "Codec not ready interrupt               enable"
              },
              "FREQIE": {
                "bit": 3,
                "description": "FIFO request interrupt               enable"
              },
              "WCKCFG": {
                "bit": 2,
                "description": "Wrong clock configuration interrupt               enable"
              },
              "MUTEDET": {
                "bit": 1,
                "description": "Mute detection interrupt               enable"
              },
              "OVRUDRIE": {
                "bit": 0,
                "description": "Overrun/underrun interrupt               enable"
              }
            },
            "BSR": {
              "FLVL": {
                "bit": 16,
                "description": "FIFO level threshold",
                "width": 3
              },
              "LFSDET": {
                "bit": 6,
                "description": "Late frame synchronization               detection"
              },
              "AFSDET": {
                "bit": 5,
                "description": "Anticipated frame synchronization               detection"
              },
              "CNRDY": {
                "bit": 4,
                "description": "Codec not ready"
              },
              "FREQ": {
                "bit": 3,
                "description": "FIFO request"
              },
              "WCKCFG": {
                "bit": 2,
                "description": "Wrong clock configuration               flag"
              },
              "MUTEDET": {
                "bit": 1,
                "description": "Mute detection"
              },
              "OVRUDR": {
                "bit": 0,
                "description": "Overrun / underrun"
              }
            },
            "BCLRFR": {
              "LFSDET": {
                "bit": 6,
                "description": "Clear late frame synchronization               detection flag"
              },
              "CAFSDET": {
                "bit": 5,
                "description": "Clear anticipated frame synchronization               detection flag"
              },
              "CNRDY": {
                "bit": 4,
                "description": "Clear codec not ready flag"
              },
              "WCKCFG": {
                "bit": 2,
                "description": "Clear wrong clock configuration               flag"
              },
              "MUTEDET": {
                "bit": 1,
                "description": "Mute detection flag"
              },
              "OVRUDR": {
                "bit": 0,
                "description": "Clear overrun / underrun"
              }
            },
            "BDR": {
              "DATA": {
                "bit": 0,
                "description": "Data",
                "width": 32
              }
            },
            "ACR1": {
              "MCJDIV": {
                "bit": 20,
                "description": "Master clock divider",
                "width": 4
              },
              "NODIV": {
                "bit": 19,
                "description": "No divider"
              },
              "DMAEN": {
                "bit": 17,
                "description": "DMA enable"
              },
              "SAIAEN": {
                "bit": 16,
                "description": "Audio block A enable"
              },
              "OutDri": {
                "bit": 13,
                "description": "Output drive"
              },
              "MONO": {
                "bit": 12,
                "description": "Mono mode"
              },
              "SYNCEN": {
                "bit": 10,
                "description": "Synchronization enable",
                "width": 2
              },
              "CKSTR": {
                "bit": 9,
                "description": "Clock strobing edge"
              },
              "LSBFIRST": {
                "bit": 8,
                "description": "Least significant bit               first"
              },
              "DS": {
                "bit": 5,
                "description": "Data size",
                "width": 3
              },
              "PRTCFG": {
                "bit": 2,
                "description": "Protocol configuration",
                "width": 2
              },
              "MODE": {
                "bit": 0,
                "description": "Audio block mode",
                "width": 2
              }
            },
            "ACR2": {
              "COMP": {
                "bit": 14,
                "description": "Companding mode",
                "width": 2
              },
              "CPL": {
                "bit": 13,
                "description": "Complement bit"
              },
              "MUTECN": {
                "bit": 7,
                "description": "Mute counter",
                "width": 6
              },
              "MUTEVAL": {
                "bit": 6,
                "description": "Mute value"
              },
              "MUTE": {
                "bit": 5,
                "description": "Mute"
              },
              "TRIS": {
                "bit": 4,
                "description": "Tristate management on data               line"
              },
              "FFLUS": {
                "bit": 3,
                "description": "FIFO flush"
              },
              "FTH": {
                "bit": 0,
                "description": "FIFO threshold",
                "width": 3
              }
            },
            "AFRCR": {
              "FSOFF": {
                "bit": 18,
                "description": "Frame synchronization               offset"
              },
              "FSPOL": {
                "bit": 17,
                "description": "Frame synchronization               polarity"
              },
              "FSDEF": {
                "bit": 16,
                "description": "Frame synchronization               definition"
              },
              "FSALL": {
                "bit": 8,
                "description": "Frame synchronization active level               length",
                "width": 7
              },
              "FRL": {
                "bit": 0,
                "description": "Frame length",
                "width": 8
              }
            },
            "ASLOTR": {
              "SLOTEN": {
                "bit": 16,
                "description": "Slot enable",
                "width": 16
              },
              "NBSLOT": {
                "bit": 8,
                "description": "Number of slots in an audio               frame",
                "width": 4
              },
              "SLOTSZ": {
                "bit": 6,
                "description": "Slot size",
                "width": 2
              },
              "FBOFF": {
                "bit": 0,
                "description": "First bit offset",
                "width": 5
              }
            },
            "AIM": {
              "LFSDET": {
                "bit": 6,
                "description": "Late frame synchronization detection               interrupt enable"
              },
              "AFSDETIE": {
                "bit": 5,
                "description": "Anticipated frame synchronization               detection interrupt enable"
              },
              "CNRDYIE": {
                "bit": 4,
                "description": "Codec not ready interrupt               enable"
              },
              "FREQIE": {
                "bit": 3,
                "description": "FIFO request interrupt               enable"
              },
              "WCKCFG": {
                "bit": 2,
                "description": "Wrong clock configuration interrupt               enable"
              },
              "MUTEDET": {
                "bit": 1,
                "description": "Mute detection interrupt               enable"
              },
              "OVRUDRIE": {
                "bit": 0,
                "description": "Overrun/underrun interrupt               enable"
              }
            },
            "ASR": {
              "FLVL": {
                "bit": 16,
                "description": "FIFO level threshold",
                "width": 3
              },
              "LFSDET": {
                "bit": 6,
                "description": "Late frame synchronization               detection"
              },
              "AFSDET": {
                "bit": 5,
                "description": "Anticipated frame synchronization               detection"
              },
              "CNRDY": {
                "bit": 4,
                "description": "Codec not ready"
              },
              "FREQ": {
                "bit": 3,
                "description": "FIFO request"
              },
              "WCKCFG": {
                "bit": 2,
                "description": "Wrong clock configuration flag. This bit               is read only."
              },
              "MUTEDET": {
                "bit": 1,
                "description": "Mute detection"
              },
              "OVRUDR": {
                "bit": 0,
                "description": "Overrun / underrun"
              }
            },
            "ACLRFR": {
              "LFSDET": {
                "bit": 6,
                "description": "Clear late frame synchronization               detection flag"
              },
              "CAFSDET": {
                "bit": 5,
                "description": "Clear anticipated frame synchronization               detection flag."
              },
              "CNRDY": {
                "bit": 4,
                "description": "Clear codec not ready flag"
              },
              "WCKCFG": {
                "bit": 2,
                "description": "Clear wrong clock configuration               flag"
              },
              "MUTEDET": {
                "bit": 1,
                "description": "Mute detection flag"
              },
              "OVRUDR": {
                "bit": 0,
                "description": "Clear overrun / underrun"
              }
            },
            "ADR": {
              "DATA": {
                "bit": 0,
                "description": "Data",
                "width": 32
              }
            },
            "GCR": {
              "SYNCIN": {
                "bit": 0,
                "description": "Synchronization inputs",
                "width": 2
              },
              "SYNCOUT": {
                "bit": 4,
                "description": "Synchronization outputs",
                "width": 2
              }
            }
          }
        },
        "SAI2": {
          "instances": [
            {
              "name": "SAI2",
              "base": "0x40015C00",
              "irq": 91
            }
          ],
          "registers": {}
        },
        "CEC": {
          "instances": [
            {
              "name": "CEC",
              "base": "0x40006C00",
              "irq": 94
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "control register"
            },
            "CFGR": {
              "offset": "0x04",
              "size": 32,
              "description": "configuration register"
            },
            "TXDR": {
              "offset": "0x08",
              "size": 32,
              "description": "Tx data register"
            },
            "RXDR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Rx Data Register"
            },
            "ISR": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt and Status Register"
            },
            "IER": {
              "offset": "0x14",
              "size": 32,
              "description": "interrupt enable register"
            }
          },
          "bits": {
            "CR": {
              "TXEOM": {
                "bit": 2,
                "description": "Tx End Of Message"
              },
              "TXSOM": {
                "bit": 1,
                "description": "Tx start of message"
              },
              "CECEN": {
                "bit": 0,
                "description": "CEC Enable"
              }
            },
            "CFGR": {
              "SFT": {
                "bit": 0,
                "description": "Signal Free Time",
                "width": 3
              },
              "RXTOL": {
                "bit": 3,
                "description": "Rx-Tolerance"
              },
              "BRESTP": {
                "bit": 4,
                "description": "Rx-stop on bit rising               error"
              },
              "BREGEN": {
                "bit": 5,
                "description": "Generate error-bit on bit rising               error"
              },
              "LBPEGEN": {
                "bit": 6,
                "description": "Generate Error-Bit on Long Bit Period               Error"
              },
              "BRDNOGEN": {
                "bit": 7,
                "description": "Avoid Error-Bit Generation in               Broadcast"
              },
              "SFTOP": {
                "bit": 8,
                "description": "SFT Option Bit"
              },
              "OAR": {
                "bit": 16,
                "description": "Own addresses               configuration",
                "width": 15
              },
              "LSTN": {
                "bit": 31,
                "description": "Listen mode"
              }
            },
            "TXDR": {
              "TXD": {
                "bit": 0,
                "description": "Tx Data register",
                "width": 8
              }
            },
            "RXDR": {
              "RXDR": {
                "bit": 0,
                "description": "CEC Rx Data Register",
                "width": 8
              }
            },
            "ISR": {
              "TXACKE": {
                "bit": 12,
                "description": "Tx-Missing acknowledge               error"
              },
              "TXERR": {
                "bit": 11,
                "description": "Tx-Error"
              },
              "TXUDR": {
                "bit": 10,
                "description": "Tx-Buffer Underrun"
              },
              "TXEND": {
                "bit": 9,
                "description": "End of Transmission"
              },
              "TXBR": {
                "bit": 8,
                "description": "Tx-Byte Request"
              },
              "ARBLST": {
                "bit": 7,
                "description": "Arbitration Lost"
              },
              "RXACKE": {
                "bit": 6,
                "description": "Rx-Missing Acknowledge"
              },
              "LBPE": {
                "bit": 5,
                "description": "Rx-Long Bit Period Error"
              },
              "SBPE": {
                "bit": 4,
                "description": "Rx-Short Bit period error"
              },
              "BRE": {
                "bit": 3,
                "description": "Rx-Bit rising error"
              },
              "RXOVR": {
                "bit": 2,
                "description": "Rx-Overrun"
              },
              "RXEND": {
                "bit": 1,
                "description": "End Of Reception"
              },
              "RXBR": {
                "bit": 0,
                "description": "Rx-Byte Received"
              }
            },
            "IER": {
              "TXACKIE": {
                "bit": 12,
                "description": "Tx-Missing Acknowledge Error Interrupt               Enable"
              },
              "TXERRIE": {
                "bit": 11,
                "description": "Tx-Error Interrupt Enable"
              },
              "TXUDRIE": {
                "bit": 10,
                "description": "Tx-Underrun interrupt               enable"
              },
              "TXENDIE": {
                "bit": 9,
                "description": "Tx-End of message interrupt               enable"
              },
              "TXBRIE": {
                "bit": 8,
                "description": "Tx-Byte Request Interrupt               Enable"
              },
              "ARBLSTIE": {
                "bit": 7,
                "description": "Arbitration Lost Interrupt               Enable"
              },
              "RXACKIE": {
                "bit": 6,
                "description": "Rx-Missing Acknowledge Error Interrupt               Enable"
              },
              "LBPEIE": {
                "bit": 5,
                "description": "Long Bit Period Error Interrupt               Enable"
              },
              "SBPEIE": {
                "bit": 4,
                "description": "Short Bit Period Error Interrupt               Enable"
              },
              "BREIE": {
                "bit": 3,
                "description": "Bit Rising Error Interrupt               Enable"
              },
              "RXOVRIE": {
                "bit": 2,
                "description": "Rx-Buffer Overrun Interrupt               Enable"
              },
              "RXENDIE": {
                "bit": 1,
                "description": "End Of Reception Interrupt               Enable"
              },
              "RXBRIE": {
                "bit": 0,
                "description": "Rx-Byte Received Interrupt               Enable"
              }
            }
          }
        },
        "SPDIF": {
          "instances": [
            {
              "name": "SPDIF_RX",
              "base": "0x40004000",
              "irq": 97
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control register"
            },
            "IMR": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt mask register"
            },
            "SR": {
              "offset": "0x08",
              "size": 32,
              "description": "Status register"
            },
            "IFCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Flag Clear register"
            },
            "DR": {
              "offset": "0x10",
              "size": 32,
              "description": "Data input register"
            },
            "CSR": {
              "offset": "0x14",
              "size": 32,
              "description": "Channel Status register"
            },
            "DIR": {
              "offset": "0x18",
              "size": 32,
              "description": "Debug Information register"
            }
          },
          "bits": {
            "CR": {
              "SPDIFEN": {
                "bit": 0,
                "description": "Peripheral Block Enable",
                "width": 2
              },
              "RXDMAEN": {
                "bit": 2,
                "description": "Receiver DMA ENable for data               flow"
              },
              "RXSTEO": {
                "bit": 3,
                "description": "STerEO Mode"
              },
              "DRFMT": {
                "bit": 4,
                "description": "RX Data format",
                "width": 2
              },
              "PMSK": {
                "bit": 6,
                "description": "Mask Parity error bit"
              },
              "VMSK": {
                "bit": 7,
                "description": "Mask of Validity bit"
              },
              "CUMSK": {
                "bit": 8,
                "description": "Mask of channel status and user               bits"
              },
              "PTMSK": {
                "bit": 9,
                "description": "Mask of Preamble Type bits"
              },
              "CBDMAEN": {
                "bit": 10,
                "description": "Control Buffer DMA ENable for control               flow"
              },
              "CHSEL": {
                "bit": 11,
                "description": "Channel Selection"
              },
              "NBTR": {
                "bit": 12,
                "description": "Maximum allowed re-tries during               synchronization phase",
                "width": 2
              },
              "WFA": {
                "bit": 14,
                "description": "Wait For Activity"
              },
              "INSEL": {
                "bit": 16,
                "description": "input selection",
                "width": 3
              }
            },
            "IMR": {
              "RXNEIE": {
                "bit": 0,
                "description": "RXNE interrupt enable"
              },
              "CSRNEIE": {
                "bit": 1,
                "description": "Control Buffer Ready Interrupt               Enable"
              },
              "PERRIE": {
                "bit": 2,
                "description": "Parity error interrupt               enable"
              },
              "OVRIE": {
                "bit": 3,
                "description": "Overrun error Interrupt               Enable"
              },
              "SBLKIE": {
                "bit": 4,
                "description": "Synchronization Block Detected Interrupt               Enable"
              },
              "SYNCDIE": {
                "bit": 5,
                "description": "Synchronization Done"
              },
              "IFEIE": {
                "bit": 6,
                "description": "Serial Interface Error Interrupt               Enable"
              }
            },
            "SR": {
              "RXNE": {
                "bit": 0,
                "description": "Read data register not               empty"
              },
              "CSRNE": {
                "bit": 1,
                "description": "Control Buffer register is not               empty"
              },
              "PERR": {
                "bit": 2,
                "description": "Parity error"
              },
              "OVR": {
                "bit": 3,
                "description": "Overrun error"
              },
              "SBD": {
                "bit": 4,
                "description": "Synchronization Block               Detected"
              },
              "SYNCD": {
                "bit": 5,
                "description": "Synchronization Done"
              },
              "FERR": {
                "bit": 6,
                "description": "Framing error"
              },
              "SERR": {
                "bit": 7,
                "description": "Synchronization error"
              },
              "TERR": {
                "bit": 8,
                "description": "Time-out error"
              },
              "WIDTH5": {
                "bit": 16,
                "description": "Duration of 5 symbols counted with               SPDIF_CLK",
                "width": 15
              }
            },
            "IFCR": {
              "PERRCF": {
                "bit": 2,
                "description": "Clears the Parity error               flag"
              },
              "OVRCF": {
                "bit": 3,
                "description": "Clears the Overrun error               flag"
              },
              "SBDCF": {
                "bit": 4,
                "description": "Clears the Synchronization Block               Detected flag"
              },
              "SYNCDCF": {
                "bit": 5,
                "description": "Clears the Synchronization Done               flag"
              }
            },
            "DR": {
              "DR": {
                "bit": 0,
                "description": "Parity Error bit",
                "width": 24
              },
              "PE": {
                "bit": 24,
                "description": "Parity Error bit"
              },
              "V": {
                "bit": 25,
                "description": "Validity bit"
              },
              "U": {
                "bit": 26,
                "description": "User bit"
              },
              "C": {
                "bit": 27,
                "description": "Channel Status bit"
              },
              "PT": {
                "bit": 28,
                "description": "Preamble Type",
                "width": 2
              }
            },
            "CSR": {
              "USR": {
                "bit": 0,
                "description": "User data information",
                "width": 16
              },
              "CS": {
                "bit": 16,
                "description": "Channel A status               information",
                "width": 8
              },
              "SOB": {
                "bit": 24,
                "description": "Start Of Block"
              }
            },
            "DIR": {
              "THI": {
                "bit": 0,
                "description": "Threshold HIGH",
                "width": 13
              },
              "TLO": {
                "bit": 16,
                "description": "Threshold LOW",
                "width": 13
              }
            }
          }
        },
        "SDIO": {
          "instances": [
            {
              "name": "SDMMC1",
              "base": "0x40012C00",
              "irq": 49
            },
            {
              "name": "SDMMC2",
              "base": "0x40011C00",
              "irq": 103
            }
          ],
          "registers": {
            "POWER": {
              "offset": "0x00",
              "size": 32,
              "description": "power control register"
            },
            "CLKCR": {
              "offset": "0x04",
              "size": 32,
              "description": "SDI clock control register"
            },
            "ARG": {
              "offset": "0x08",
              "size": 32,
              "description": "argument register"
            },
            "CMD": {
              "offset": "0x0C",
              "size": 32,
              "description": "command register"
            },
            "RESPCMD": {
              "offset": "0x10",
              "size": 32,
              "description": "command response register"
            },
            "RESP1": {
              "offset": "0x14",
              "size": 32,
              "description": "response 1..4 register"
            },
            "RESP2": {
              "offset": "0x18",
              "size": 32,
              "description": "response 1..4 register"
            },
            "RESP3": {
              "offset": "0x1C",
              "size": 32,
              "description": "response 1..4 register"
            },
            "RESP4": {
              "offset": "0x20",
              "size": 32,
              "description": "response 1..4 register"
            },
            "DTIMER": {
              "offset": "0x24",
              "size": 32,
              "description": "data timer register"
            },
            "DLEN": {
              "offset": "0x28",
              "size": 32,
              "description": "data length register"
            },
            "DCTRL": {
              "offset": "0x2C",
              "size": 32,
              "description": "data control register"
            },
            "DCOUNT": {
              "offset": "0x30",
              "size": 32,
              "description": "data counter register"
            },
            "STA": {
              "offset": "0x34",
              "size": 32,
              "description": "status register"
            },
            "ICR": {
              "offset": "0x38",
              "size": 32,
              "description": "interrupt clear register"
            },
            "MASK": {
              "offset": "0x3C",
              "size": 32,
              "description": "mask register"
            },
            "FIFOCNT": {
              "offset": "0x48",
              "size": 32,
              "description": "FIFO counter register"
            },
            "FIFO": {
              "offset": "0x80",
              "size": 32,
              "description": "data FIFO register"
            }
          },
          "bits": {
            "POWER": {
              "PWRCTRL": {
                "bit": 0,
                "description": "PWRCTRL",
                "width": 2
              }
            },
            "CLKCR": {
              "HWFC_EN": {
                "bit": 14,
                "description": "HW Flow Control enable"
              },
              "NEGEDGE": {
                "bit": 13,
                "description": "SDIO_CK dephasing selection               bit"
              },
              "WIDBUS": {
                "bit": 11,
                "description": "Wide bus mode enable bit",
                "width": 2
              },
              "BYPASS": {
                "bit": 10,
                "description": "Clock divider bypass enable               bit"
              },
              "PWRSAV": {
                "bit": 9,
                "description": "Power saving configuration               bit"
              },
              "CLKEN": {
                "bit": 8,
                "description": "Clock enable bit"
              },
              "CLKDIV": {
                "bit": 0,
                "description": "Clock divide factor",
                "width": 8
              }
            },
            "ARG": {
              "CMDARG": {
                "bit": 0,
                "description": "Command argument",
                "width": 32
              }
            },
            "CMD": {
              "CE_ATACMD": {
                "bit": 14,
                "description": "CE-ATA command"
              },
              "nIEN": {
                "bit": 13,
                "description": "not Interrupt Enable"
              },
              "ENCMDcompl": {
                "bit": 12,
                "description": "Enable CMD completion"
              },
              "SDIOSuspend": {
                "bit": 11,
                "description": "SD I/O suspend command"
              },
              "CPSMEN": {
                "bit": 10,
                "description": "Command path state machine (CPSM) Enable               bit"
              },
              "WAITPEND": {
                "bit": 9,
                "description": "CPSM Waits for ends of data transfer               (CmdPend internal signal)"
              },
              "WAITINT": {
                "bit": 8,
                "description": "CPSM waits for interrupt               request"
              },
              "WAITRESP": {
                "bit": 6,
                "description": "Wait for response bits",
                "width": 2
              },
              "CMDINDEX": {
                "bit": 0,
                "description": "Command index",
                "width": 6
              }
            },
            "RESPCMD": {
              "RESPCMD": {
                "bit": 0,
                "description": "Response command index",
                "width": 6
              }
            },
            "RESP1": {
              "CARDSTATUS1": {
                "bit": 0,
                "description": "see Table 132",
                "width": 32
              }
            },
            "RESP2": {
              "CARDSTATUS2": {
                "bit": 0,
                "description": "see Table 132",
                "width": 32
              }
            },
            "RESP3": {
              "CARDSTATUS3": {
                "bit": 0,
                "description": "see Table 132",
                "width": 32
              }
            },
            "RESP4": {
              "CARDSTATUS4": {
                "bit": 0,
                "description": "see Table 132",
                "width": 32
              }
            },
            "DTIMER": {
              "DATATIME": {
                "bit": 0,
                "description": "Data timeout period",
                "width": 32
              }
            },
            "DLEN": {
              "DATALENGTH": {
                "bit": 0,
                "description": "Data length value",
                "width": 25
              }
            },
            "DCTRL": {
              "SDIOEN": {
                "bit": 11,
                "description": "SD I/O enable functions"
              },
              "RWMOD": {
                "bit": 10,
                "description": "Read wait mode"
              },
              "RWSTOP": {
                "bit": 9,
                "description": "Read wait stop"
              },
              "RWSTART": {
                "bit": 8,
                "description": "Read wait start"
              },
              "DBLOCKSIZE": {
                "bit": 4,
                "description": "Data block size",
                "width": 4
              },
              "DMAEN": {
                "bit": 3,
                "description": "DMA enable bit"
              },
              "DTMODE": {
                "bit": 2,
                "description": "Data transfer mode selection 1: Stream               or SDIO multibyte data transfer"
              },
              "DTDIR": {
                "bit": 1,
                "description": "Data transfer direction               selection"
              },
              "DTEN": {
                "bit": 0,
                "description": "DTEN"
              }
            },
            "DCOUNT": {
              "DATACOUNT": {
                "bit": 0,
                "description": "Data count value",
                "width": 25
              }
            },
            "STA": {
              "CEATAEND": {
                "bit": 23,
                "description": "CE-ATA command completion signal               received for CMD61"
              },
              "SDIOIT": {
                "bit": 22,
                "description": "SDIO interrupt received"
              },
              "RXDAVL": {
                "bit": 21,
                "description": "Data available in receive               FIFO"
              },
              "TXDAVL": {
                "bit": 20,
                "description": "Data available in transmit               FIFO"
              },
              "RXFIFOE": {
                "bit": 19,
                "description": "Receive FIFO empty"
              },
              "TXFIFOE": {
                "bit": 18,
                "description": "Transmit FIFO empty"
              },
              "RXFIFOF": {
                "bit": 17,
                "description": "Receive FIFO full"
              },
              "TXFIFOF": {
                "bit": 16,
                "description": "Transmit FIFO full"
              },
              "RXFIFOHF": {
                "bit": 15,
                "description": "Receive FIFO half full: there are at               least 8 words in the FIFO"
              },
              "TXFIFOHE": {
                "bit": 14,
                "description": "Transmit FIFO half empty: at least 8               words can be written into the FIFO"
              },
              "RXACT": {
                "bit": 13,
                "description": "Data receive in progress"
              },
              "TXACT": {
                "bit": 12,
                "description": "Data transmit in progress"
              },
              "CMDACT": {
                "bit": 11,
                "description": "Command transfer in               progress"
              },
              "DBCKEND": {
                "bit": 10,
                "description": "Data block sent/received (CRC check               passed)"
              },
              "STBITERR": {
                "bit": 9,
                "description": "Start bit not detected on all data               signals in wide bus mode"
              },
              "DATAEND": {
                "bit": 8,
                "description": "Data end (data counter, SDIDCOUNT, is               zero)"
              },
              "CMDSENT": {
                "bit": 7,
                "description": "Command sent (no response               required)"
              },
              "CMDREND": {
                "bit": 6,
                "description": "Command response received (CRC check               passed)"
              },
              "RXOVERR": {
                "bit": 5,
                "description": "Received FIFO overrun               error"
              },
              "TXUNDERR": {
                "bit": 4,
                "description": "Transmit FIFO underrun               error"
              },
              "DTIMEOUT": {
                "bit": 3,
                "description": "Data timeout"
              },
              "CTIMEOUT": {
                "bit": 2,
                "description": "Command response timeout"
              },
              "DCRCFAIL": {
                "bit": 1,
                "description": "Data block sent/received (CRC check               failed)"
              },
              "CCRCFAIL": {
                "bit": 0,
                "description": "Command response received (CRC check               failed)"
              }
            },
            "ICR": {
              "CEATAENDC": {
                "bit": 23,
                "description": "CEATAEND flag clear bit"
              },
              "SDIOITC": {
                "bit": 22,
                "description": "SDIOIT flag clear bit"
              },
              "DBCKENDC": {
                "bit": 10,
                "description": "DBCKEND flag clear bit"
              },
              "STBITERRC": {
                "bit": 9,
                "description": "STBITERR flag clear bit"
              },
              "DATAENDC": {
                "bit": 8,
                "description": "DATAEND flag clear bit"
              },
              "CMDSENTC": {
                "bit": 7,
                "description": "CMDSENT flag clear bit"
              },
              "CMDRENDC": {
                "bit": 6,
                "description": "CMDREND flag clear bit"
              },
              "RXOVERRC": {
                "bit": 5,
                "description": "RXOVERR flag clear bit"
              },
              "TXUNDERRC": {
                "bit": 4,
                "description": "TXUNDERR flag clear bit"
              },
              "DTIMEOUTC": {
                "bit": 3,
                "description": "DTIMEOUT flag clear bit"
              },
              "CTIMEOUTC": {
                "bit": 2,
                "description": "CTIMEOUT flag clear bit"
              },
              "DCRCFAILC": {
                "bit": 1,
                "description": "DCRCFAIL flag clear bit"
              },
              "CCRCFAILC": {
                "bit": 0,
                "description": "CCRCFAIL flag clear bit"
              }
            },
            "MASK": {
              "CEATAENDIE": {
                "bit": 23,
                "description": "CE-ATA command completion signal               received interrupt enable"
              },
              "SDIOITIE": {
                "bit": 22,
                "description": "SDIO mode interrupt received interrupt               enable"
              },
              "RXDAVLIE": {
                "bit": 21,
                "description": "Data available in Rx FIFO interrupt               enable"
              },
              "TXDAVLIE": {
                "bit": 20,
                "description": "Data available in Tx FIFO interrupt               enable"
              },
              "RXFIFOEIE": {
                "bit": 19,
                "description": "Rx FIFO empty interrupt               enable"
              },
              "TXFIFOEIE": {
                "bit": 18,
                "description": "Tx FIFO empty interrupt               enable"
              },
              "RXFIFOFIE": {
                "bit": 17,
                "description": "Rx FIFO full interrupt               enable"
              },
              "TXFIFOFIE": {
                "bit": 16,
                "description": "Tx FIFO full interrupt               enable"
              },
              "RXFIFOHFIE": {
                "bit": 15,
                "description": "Rx FIFO half full interrupt               enable"
              },
              "TXFIFOHEIE": {
                "bit": 14,
                "description": "Tx FIFO half empty interrupt               enable"
              },
              "RXACTIE": {
                "bit": 13,
                "description": "Data receive acting interrupt               enable"
              },
              "TXACTIE": {
                "bit": 12,
                "description": "Data transmit acting interrupt               enable"
              },
              "CMDACTIE": {
                "bit": 11,
                "description": "Command acting interrupt               enable"
              },
              "DBCKENDIE": {
                "bit": 10,
                "description": "Data block end interrupt               enable"
              },
              "STBITERRIE": {
                "bit": 9,
                "description": "Start bit error interrupt               enable"
              },
              "DATAENDIE": {
                "bit": 8,
                "description": "Data end interrupt enable"
              },
              "CMDSENTIE": {
                "bit": 7,
                "description": "Command sent interrupt               enable"
              },
              "CMDRENDIE": {
                "bit": 6,
                "description": "Command response received interrupt               enable"
              },
              "RXOVERRIE": {
                "bit": 5,
                "description": "Rx FIFO overrun error interrupt               enable"
              },
              "TXUNDERRIE": {
                "bit": 4,
                "description": "Tx FIFO underrun error interrupt               enable"
              },
              "DTIMEOUTIE": {
                "bit": 3,
                "description": "Data timeout interrupt               enable"
              },
              "CTIMEOUTIE": {
                "bit": 2,
                "description": "Command timeout interrupt               enable"
              },
              "DCRCFAILIE": {
                "bit": 1,
                "description": "Data CRC fail interrupt               enable"
              },
              "CCRCFAILIE": {
                "bit": 0,
                "description": "Command CRC fail interrupt               enable"
              }
            },
            "FIFOCNT": {
              "FIFOCOUNT": {
                "bit": 0,
                "description": "Remaining number of words to be written               to or read from the FIFO",
                "width": 24
              }
            },
            "FIFO": {
              "FIFOData": {
                "bit": 0,
                "description": "Receive and transmit FIFO               data",
                "width": 32
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "I2C1",
              "base": "0x40005400",
              "irq": 31
            },
            {
              "name": "I2C2",
              "base": "0x40005800",
              "irq": 33
            },
            {
              "name": "I2C3",
              "base": "0x40005C00",
              "irq": 72
            },
            {
              "name": "I2C4",
              "base": "0x40006000",
              "irq": 95
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "Control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "Control register 2"
            },
            "OAR1": {
              "offset": "0x08",
              "size": 32,
              "description": "Own address register 1"
            },
            "OAR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "Own address register 2"
            },
            "TIMINGR": {
              "offset": "0x10",
              "size": 32,
              "description": "Timing register"
            },
            "TIMEOUTR": {
              "offset": "0x14",
              "size": 32,
              "description": "Status register 1"
            },
            "ISR": {
              "offset": "0x18",
              "size": 32,
              "description": "Interrupt and Status register"
            },
            "ICR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Interrupt clear register"
            },
            "PECR": {
              "offset": "0x20",
              "size": 32,
              "description": "PEC register"
            },
            "RXDR": {
              "offset": "0x24",
              "size": 32,
              "description": "Receive data register"
            },
            "TXDR": {
              "offset": "0x28",
              "size": 32,
              "description": "Transmit data register"
            }
          },
          "bits": {
            "CR1": {
              "PE": {
                "bit": 0,
                "description": "Peripheral enable"
              },
              "TXIE": {
                "bit": 1,
                "description": "TX Interrupt enable"
              },
              "RXIE": {
                "bit": 2,
                "description": "RX Interrupt enable"
              },
              "ADDRIE": {
                "bit": 3,
                "description": "Address match interrupt enable (slave               only)"
              },
              "NACKIE": {
                "bit": 4,
                "description": "Not acknowledge received interrupt               enable"
              },
              "STOPIE": {
                "bit": 5,
                "description": "STOP detection Interrupt               enable"
              },
              "TCIE": {
                "bit": 6,
                "description": "Transfer Complete interrupt               enable"
              },
              "ERRIE": {
                "bit": 7,
                "description": "Error interrupts enable"
              },
              "DNF": {
                "bit": 8,
                "description": "Digital noise filter",
                "width": 4
              },
              "ANFOFF": {
                "bit": 12,
                "description": "Analog noise filter OFF"
              },
              "TXDMAEN": {
                "bit": 14,
                "description": "DMA transmission requests               enable"
              },
              "RXDMAEN": {
                "bit": 15,
                "description": "DMA reception requests               enable"
              },
              "SBC": {
                "bit": 16,
                "description": "Slave byte control"
              },
              "NOSTRETCH": {
                "bit": 17,
                "description": "Clock stretching disable"
              },
              "WUPEN": {
                "bit": 18,
                "description": "Wakeup from STOP enable"
              },
              "GCEN": {
                "bit": 19,
                "description": "General call enable"
              },
              "SMBHEN": {
                "bit": 20,
                "description": "SMBus Host address enable"
              },
              "SMBDEN": {
                "bit": 21,
                "description": "SMBus Device Default address               enable"
              },
              "ALERTEN": {
                "bit": 22,
                "description": "SMBUS alert enable"
              },
              "PECEN": {
                "bit": 23,
                "description": "PEC enable"
              }
            },
            "CR2": {
              "PECBYTE": {
                "bit": 26,
                "description": "Packet error checking byte"
              },
              "AUTOEND": {
                "bit": 25,
                "description": "Automatic end mode (master               mode)"
              },
              "RELOAD": {
                "bit": 24,
                "description": "NBYTES reload mode"
              },
              "NBYTES": {
                "bit": 16,
                "description": "Number of bytes",
                "width": 8
              },
              "NACK": {
                "bit": 15,
                "description": "NACK generation (slave               mode)"
              },
              "STOP": {
                "bit": 14,
                "description": "Stop generation (master               mode)"
              },
              "START": {
                "bit": 13,
                "description": "Start generation"
              },
              "HEAD10R": {
                "bit": 12,
                "description": "10-bit address header only read               direction (master receiver mode)"
              },
              "ADD10": {
                "bit": 11,
                "description": "10-bit addressing mode (master               mode)"
              },
              "RD_WRN": {
                "bit": 10,
                "description": "Transfer direction (master               mode)"
              },
              "SADD": {
                "bit": 0,
                "description": "Slave address bit (master               mode)",
                "width": 10
              }
            },
            "OAR1": {
              "OA1": {
                "bit": 0,
                "description": "Interface address",
                "width": 10
              },
              "OA1MODE": {
                "bit": 10,
                "description": "Own Address 1 10-bit mode"
              },
              "OA1EN": {
                "bit": 15,
                "description": "Own Address 1 enable"
              }
            },
            "OAR2": {
              "OA2": {
                "bit": 1,
                "description": "Interface address",
                "width": 7
              },
              "OA2MSK": {
                "bit": 8,
                "description": "Own Address 2 masks",
                "width": 3
              },
              "OA2EN": {
                "bit": 15,
                "description": "Own Address 2 enable"
              }
            },
            "TIMINGR": {
              "SCLL": {
                "bit": 0,
                "description": "SCL low period (master               mode)",
                "width": 8
              },
              "SCLH": {
                "bit": 8,
                "description": "SCL high period (master               mode)",
                "width": 8
              },
              "SDADEL": {
                "bit": 16,
                "description": "Data hold time",
                "width": 4
              },
              "SCLDEL": {
                "bit": 20,
                "description": "Data setup time",
                "width": 4
              },
              "PRESC": {
                "bit": 28,
                "description": "Timing prescaler",
                "width": 4
              }
            },
            "TIMEOUTR": {
              "TIMEOUTA": {
                "bit": 0,
                "description": "Bus timeout A",
                "width": 12
              },
              "TIDLE": {
                "bit": 12,
                "description": "Idle clock timeout               detection"
              },
              "TIMOUTEN": {
                "bit": 15,
                "description": "Clock timeout enable"
              },
              "TIMEOUTB": {
                "bit": 16,
                "description": "Bus timeout B",
                "width": 12
              },
              "TEXTEN": {
                "bit": 31,
                "description": "Extended clock timeout               enable"
              }
            },
            "ISR": {
              "ADDCODE": {
                "bit": 17,
                "description": "Address match code (Slave               mode)",
                "width": 7
              },
              "DIR": {
                "bit": 16,
                "description": "Transfer direction (Slave               mode)"
              },
              "BUSY": {
                "bit": 15,
                "description": "Bus busy"
              },
              "ALERT": {
                "bit": 13,
                "description": "SMBus alert"
              },
              "TIMEOUT": {
                "bit": 12,
                "description": "Timeout or t_low detection               flag"
              },
              "PECERR": {
                "bit": 11,
                "description": "PEC Error in reception"
              },
              "OVR": {
                "bit": 10,
                "description": "Overrun/Underrun (slave               mode)"
              },
              "ARLO": {
                "bit": 9,
                "description": "Arbitration lost"
              },
              "BERR": {
                "bit": 8,
                "description": "Bus error"
              },
              "TCR": {
                "bit": 7,
                "description": "Transfer Complete Reload"
              },
              "TC": {
                "bit": 6,
                "description": "Transfer Complete (master               mode)"
              },
              "STOPF": {
                "bit": 5,
                "description": "Stop detection flag"
              },
              "NACKF": {
                "bit": 4,
                "description": "Not acknowledge received               flag"
              },
              "ADDR": {
                "bit": 3,
                "description": "Address matched (slave               mode)"
              },
              "RXNE": {
                "bit": 2,
                "description": "Receive data register not empty               (receivers)"
              },
              "TXIS": {
                "bit": 1,
                "description": "Transmit interrupt status               (transmitters)"
              },
              "TXE": {
                "bit": 0,
                "description": "Transmit data register empty               (transmitters)"
              }
            },
            "ICR": {
              "ALERTCF": {
                "bit": 13,
                "description": "Alert flag clear"
              },
              "TIMOUTCF": {
                "bit": 12,
                "description": "Timeout detection flag               clear"
              },
              "PECCF": {
                "bit": 11,
                "description": "PEC Error flag clear"
              },
              "OVRCF": {
                "bit": 10,
                "description": "Overrun/Underrun flag               clear"
              },
              "ARLOCF": {
                "bit": 9,
                "description": "Arbitration lost flag               clear"
              },
              "BERRCF": {
                "bit": 8,
                "description": "Bus error flag clear"
              },
              "STOPCF": {
                "bit": 5,
                "description": "Stop detection flag clear"
              },
              "NACKCF": {
                "bit": 4,
                "description": "Not Acknowledge flag clear"
              },
              "ADDRCF": {
                "bit": 3,
                "description": "Address Matched flag clear"
              }
            },
            "PECR": {
              "PEC": {
                "bit": 0,
                "description": "Packet error checking               register",
                "width": 8
              }
            },
            "RXDR": {
              "RXDATA": {
                "bit": 0,
                "description": "8-bit receive data",
                "width": 8
              }
            },
            "TXDR": {
              "TXDATA": {
                "bit": 0,
                "description": "8-bit transmit data",
                "width": 8
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x40002800",
              "irq": 3
            }
          ],
          "registers": {
            "TR": {
              "offset": "0x00",
              "size": 32,
              "description": "time register"
            },
            "DR": {
              "offset": "0x04",
              "size": 32,
              "description": "date register"
            },
            "CR": {
              "offset": "0x08",
              "size": 32,
              "description": "control register"
            },
            "ISR": {
              "offset": "0x0C",
              "size": 32,
              "description": "initialization and status           register"
            },
            "PRER": {
              "offset": "0x10",
              "size": 32,
              "description": "prescaler register"
            },
            "WUTR": {
              "offset": "0x14",
              "size": 32,
              "description": "wakeup timer register"
            },
            "ALRMAR": {
              "offset": "0x1C",
              "size": 32,
              "description": "alarm A register"
            },
            "ALRMBR": {
              "offset": "0x20",
              "size": 32,
              "description": "alarm B register"
            },
            "WPR": {
              "offset": "0x24",
              "size": 32,
              "description": "write protection register"
            },
            "SSR": {
              "offset": "0x28",
              "size": 32,
              "description": "sub second register"
            },
            "SHIFTR": {
              "offset": "0x2C",
              "size": 32,
              "description": "shift control register"
            },
            "TSTR": {
              "offset": "0x30",
              "size": 32,
              "description": "time stamp time register"
            },
            "TSDR": {
              "offset": "0x34",
              "size": 32,
              "description": "time stamp date register"
            },
            "TSSSR": {
              "offset": "0x38",
              "size": 32,
              "description": "timestamp sub second register"
            },
            "CALR": {
              "offset": "0x3C",
              "size": 32,
              "description": "calibration register"
            },
            "TAMPCR": {
              "offset": "0x40",
              "size": 32,
              "description": "tamper configuration register"
            },
            "ALRMASSR": {
              "offset": "0x44",
              "size": 32,
              "description": "alarm A sub second register"
            },
            "ALRMBSSR": {
              "offset": "0x48",
              "size": 32,
              "description": "alarm B sub second register"
            },
            "OR": {
              "offset": "0x4C",
              "size": 32,
              "description": "option register"
            },
            "BKP0R": {
              "offset": "0x50",
              "size": 32,
              "description": "backup register"
            },
            "BKP1R": {
              "offset": "0x54",
              "size": 32,
              "description": "backup register"
            },
            "BKP2R": {
              "offset": "0x58",
              "size": 32,
              "description": "backup register"
            },
            "BKP3R": {
              "offset": "0x5C",
              "size": 32,
              "description": "backup register"
            },
            "BKP4R": {
              "offset": "0x60",
              "size": 32,
              "description": "backup register"
            },
            "BKP5R": {
              "offset": "0x64",
              "size": 32,
              "description": "backup register"
            },
            "BKP6R": {
              "offset": "0x68",
              "size": 32,
              "description": "backup register"
            },
            "BKP7R": {
              "offset": "0x6C",
              "size": 32,
              "description": "backup register"
            },
            "BKP8R": {
              "offset": "0x70",
              "size": 32,
              "description": "backup register"
            },
            "BKP9R": {
              "offset": "0x74",
              "size": 32,
              "description": "backup register"
            },
            "BKP10R": {
              "offset": "0x78",
              "size": 32,
              "description": "backup register"
            },
            "BKP11R": {
              "offset": "0x7C",
              "size": 32,
              "description": "backup register"
            },
            "BKP12R": {
              "offset": "0x80",
              "size": 32,
              "description": "backup register"
            },
            "BKP13R": {
              "offset": "0x84",
              "size": 32,
              "description": "backup register"
            },
            "BKP14R": {
              "offset": "0x88",
              "size": 32,
              "description": "backup register"
            },
            "BKP15R": {
              "offset": "0x8C",
              "size": 32,
              "description": "backup register"
            },
            "BKP16R": {
              "offset": "0x90",
              "size": 32,
              "description": "backup register"
            },
            "BKP17R": {
              "offset": "0x94",
              "size": 32,
              "description": "backup register"
            },
            "BKP18R": {
              "offset": "0x98",
              "size": 32,
              "description": "backup register"
            },
            "BKP19R": {
              "offset": "0x9C",
              "size": 32,
              "description": "backup register"
            },
            "BKP20R": {
              "offset": "0xA0",
              "size": 32,
              "description": "backup register"
            },
            "BKP21R": {
              "offset": "0xA4",
              "size": 32,
              "description": "backup register"
            },
            "BKP22R": {
              "offset": "0xA8",
              "size": 32,
              "description": "backup register"
            },
            "BKP23R": {
              "offset": "0xAC",
              "size": 32,
              "description": "backup register"
            },
            "BKP24R": {
              "offset": "0xB0",
              "size": 32,
              "description": "backup register"
            },
            "BKP25R": {
              "offset": "0xB4",
              "size": 32,
              "description": "backup register"
            },
            "BKP26R": {
              "offset": "0xB8",
              "size": 32,
              "description": "backup register"
            },
            "BKP27R": {
              "offset": "0xBC",
              "size": 32,
              "description": "backup register"
            },
            "BKP28R": {
              "offset": "0xC0",
              "size": 32,
              "description": "backup register"
            },
            "BKP29R": {
              "offset": "0xC4",
              "size": 32,
              "description": "backup register"
            },
            "BKP30R": {
              "offset": "0xC8",
              "size": 32,
              "description": "backup register"
            },
            "BKP31R": {
              "offset": "0xCC",
              "size": 32,
              "description": "backup register"
            }
          },
          "bits": {
            "TR": {
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format",
                "width": 2
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format",
                "width": 4
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD format",
                "width": 4
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format",
                "width": 3
              },
              "SU": {
                "bit": 0,
                "description": "Second units in BCD format",
                "width": 4
              }
            },
            "DR": {
              "YT": {
                "bit": 20,
                "description": "Year tens in BCD format",
                "width": 4
              },
              "YU": {
                "bit": 16,
                "description": "Year units in BCD format",
                "width": 4
              },
              "WDU": {
                "bit": 13,
                "description": "Week day units",
                "width": 3
              },
              "MT": {
                "bit": 12,
                "description": "Month tens in BCD format"
              },
              "MU": {
                "bit": 8,
                "description": "Month units in BCD format",
                "width": 4
              },
              "DT": {
                "bit": 4,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "DU": {
                "bit": 0,
                "description": "Date units in BCD format",
                "width": 4
              }
            },
            "CR": {
              "WCKSEL": {
                "bit": 0,
                "description": "Wakeup clock selection",
                "width": 3
              },
              "TSEDGE": {
                "bit": 3,
                "description": "Time-stamp event active               edge"
              },
              "REFCKON": {
                "bit": 4,
                "description": "Reference clock detection enable (50 or               60 Hz)"
              },
              "BYPSHAD": {
                "bit": 5,
                "description": "Bypass the shadow               registers"
              },
              "FMT": {
                "bit": 6,
                "description": "Hour format"
              },
              "ALRAE": {
                "bit": 8,
                "description": "Alarm A enable"
              },
              "ALRBE": {
                "bit": 9,
                "description": "Alarm B enable"
              },
              "WUTE": {
                "bit": 10,
                "description": "Wakeup timer enable"
              },
              "TSE": {
                "bit": 11,
                "description": "Time stamp enable"
              },
              "ALRAIE": {
                "bit": 12,
                "description": "Alarm A interrupt enable"
              },
              "ALRBIE": {
                "bit": 13,
                "description": "Alarm B interrupt enable"
              },
              "WUTIE": {
                "bit": 14,
                "description": "Wakeup timer interrupt               enable"
              },
              "TSIE": {
                "bit": 15,
                "description": "Time-stamp interrupt               enable"
              },
              "ADD1H": {
                "bit": 16,
                "description": "Add 1 hour (summer time               change)"
              },
              "SUB1H": {
                "bit": 17,
                "description": "Subtract 1 hour (winter time               change)"
              },
              "BKP": {
                "bit": 18,
                "description": "Backup"
              },
              "COSEL": {
                "bit": 19,
                "description": "Calibration output               selection"
              },
              "POL": {
                "bit": 20,
                "description": "Output polarity"
              },
              "OSEL": {
                "bit": 21,
                "description": "Output selection",
                "width": 2
              },
              "COE": {
                "bit": 23,
                "description": "Calibration output enable"
              },
              "ITSE": {
                "bit": 24,
                "description": "timestamp on internal event               enable"
              }
            },
            "ISR": {
              "ALRAWF": {
                "bit": 0,
                "description": "Alarm A write flag"
              },
              "ALRBWF": {
                "bit": 1,
                "description": "Alarm B write flag"
              },
              "WUTWF": {
                "bit": 2,
                "description": "Wakeup timer write flag"
              },
              "SHPF": {
                "bit": 3,
                "description": "Shift operation pending"
              },
              "INITS": {
                "bit": 4,
                "description": "Initialization status flag"
              },
              "RSF": {
                "bit": 5,
                "description": "Registers synchronization               flag"
              },
              "INITF": {
                "bit": 6,
                "description": "Initialization flag"
              },
              "INIT": {
                "bit": 7,
                "description": "Initialization mode"
              },
              "ALRAF": {
                "bit": 8,
                "description": "Alarm A flag"
              },
              "ALRBF": {
                "bit": 9,
                "description": "Alarm B flag"
              },
              "WUTF": {
                "bit": 10,
                "description": "Wakeup timer flag"
              },
              "TSF": {
                "bit": 11,
                "description": "Time-stamp flag"
              },
              "TSOVF": {
                "bit": 12,
                "description": "Time-stamp overflow flag"
              },
              "TAMP1F": {
                "bit": 13,
                "description": "Tamper detection flag"
              },
              "TAMP2F": {
                "bit": 14,
                "description": "RTC_TAMP2 detection flag"
              },
              "TAMP3F": {
                "bit": 15,
                "description": "RTC_TAMP3 detection flag"
              },
              "RECALPF": {
                "bit": 16,
                "description": "Recalibration pending Flag"
              }
            },
            "PRER": {
              "PREDIV_A": {
                "bit": 16,
                "description": "Asynchronous prescaler               factor",
                "width": 7
              },
              "PREDIV_S": {
                "bit": 0,
                "description": "Synchronous prescaler               factor",
                "width": 15
              }
            },
            "WUTR": {
              "WUT": {
                "bit": 0,
                "description": "Wakeup auto-reload value               bits",
                "width": 16
              }
            },
            "ALRMAR": {
              "MSK4": {
                "bit": 31,
                "description": "Alarm A date mask"
              },
              "WDSEL": {
                "bit": 30,
                "description": "Week day selection"
              },
              "DT": {
                "bit": 28,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "DU": {
                "bit": 24,
                "description": "Date units or day in BCD               format",
                "width": 4
              },
              "MSK3": {
                "bit": 23,
                "description": "Alarm A hours mask"
              },
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format",
                "width": 2
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format",
                "width": 4
              },
              "MSK2": {
                "bit": 15,
                "description": "Alarm A minutes mask"
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD format",
                "width": 4
              },
              "MSK1": {
                "bit": 7,
                "description": "Alarm A seconds mask"
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format",
                "width": 3
              },
              "SU": {
                "bit": 0,
                "description": "Second units in BCD format",
                "width": 4
              }
            },
            "ALRMBR": {
              "MSK4": {
                "bit": 31,
                "description": "Alarm B date mask"
              },
              "WDSEL": {
                "bit": 30,
                "description": "Week day selection"
              },
              "DT": {
                "bit": 28,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "DU": {
                "bit": 24,
                "description": "Date units or day in BCD               format",
                "width": 4
              },
              "MSK3": {
                "bit": 23,
                "description": "Alarm B hours mask"
              },
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format",
                "width": 2
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format",
                "width": 4
              },
              "MSK2": {
                "bit": 15,
                "description": "Alarm B minutes mask"
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD format",
                "width": 4
              },
              "MSK1": {
                "bit": 7,
                "description": "Alarm B seconds mask"
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format",
                "width": 3
              },
              "SU": {
                "bit": 0,
                "description": "Second units in BCD format",
                "width": 4
              }
            },
            "WPR": {
              "KEY": {
                "bit": 0,
                "description": "Write protection key",
                "width": 8
              }
            },
            "SSR": {
              "SS": {
                "bit": 0,
                "description": "Sub second value",
                "width": 16
              }
            },
            "SHIFTR": {
              "ADD1S": {
                "bit": 31,
                "description": "Add one second"
              },
              "SUBFS": {
                "bit": 0,
                "description": "Subtract a fraction of a               second",
                "width": 15
              }
            },
            "TSTR": {
              "SU": {
                "bit": 0,
                "description": "Second units in BCD format",
                "width": 4
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD format",
                "width": 4
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format",
                "width": 3
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format",
                "width": 4
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format",
                "width": 2
              },
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              }
            },
            "TSDR": {
              "WDU": {
                "bit": 13,
                "description": "Week day units",
                "width": 3
              },
              "MT": {
                "bit": 12,
                "description": "Month tens in BCD format"
              },
              "MU": {
                "bit": 8,
                "description": "Month units in BCD format",
                "width": 4
              },
              "DT": {
                "bit": 4,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "DU": {
                "bit": 0,
                "description": "Date units in BCD format",
                "width": 4
              }
            },
            "TSSSR": {
              "SS": {
                "bit": 0,
                "description": "Sub second value",
                "width": 16
              }
            },
            "CALR": {
              "CALP": {
                "bit": 15,
                "description": "Increase frequency of RTC by 488.5               ppm"
              },
              "CALW8": {
                "bit": 14,
                "description": "Use an 8-second calibration cycle               period"
              },
              "CALW16": {
                "bit": 13,
                "description": "Use a 16-second calibration cycle               period"
              },
              "CALM": {
                "bit": 0,
                "description": "Calibration minus",
                "width": 9
              }
            },
            "TAMPCR": {
              "TAMP1E": {
                "bit": 0,
                "description": "Tamper 1 detection enable"
              },
              "TAMP1TRG": {
                "bit": 1,
                "description": "Active level for tamper 1"
              },
              "TAMPIE": {
                "bit": 2,
                "description": "Tamper interrupt enable"
              },
              "TAMP2E": {
                "bit": 3,
                "description": "Tamper 2 detection enable"
              },
              "TAMP2TRG": {
                "bit": 4,
                "description": "Active level for tamper 2"
              },
              "TAMP3E": {
                "bit": 5,
                "description": "Tamper 3 detection enable"
              },
              "TAMP3TRG": {
                "bit": 6,
                "description": "Active level for tamper 3"
              },
              "TAMPTS": {
                "bit": 7,
                "description": "Activate timestamp on tamper detection               event"
              },
              "TAMPFREQ": {
                "bit": 8,
                "description": "Tamper sampling frequency",
                "width": 3
              },
              "TAMPFLT": {
                "bit": 11,
                "description": "Tamper filter count",
                "width": 2
              },
              "TAMPPRCH": {
                "bit": 13,
                "description": "Tamper precharge duration",
                "width": 2
              },
              "TAMPPUDIS": {
                "bit": 15,
                "description": "TAMPER pull-up disable"
              },
              "TAMP1IE": {
                "bit": 16,
                "description": "Tamper 1 interrupt enable"
              },
              "TAMP1NOERASE": {
                "bit": 17,
                "description": "Tamper 1 no erase"
              },
              "TAMP1MF": {
                "bit": 18,
                "description": "Tamper 1 mask flag"
              },
              "TAMP2IE": {
                "bit": 19,
                "description": "Tamper 2 interrupt enable"
              },
              "TAMP2NOERASE": {
                "bit": 20,
                "description": "Tamper 2 no erase"
              },
              "TAMP2MF": {
                "bit": 21,
                "description": "Tamper 2 mask flag"
              },
              "TAMP3IE": {
                "bit": 22,
                "description": "Tamper 3 interrupt enable"
              },
              "TAMP3NOERASE": {
                "bit": 23,
                "description": "Tamper 3 no erase"
              },
              "TAMP3MF": {
                "bit": 24,
                "description": "Tamper 3 mask flag"
              }
            },
            "ALRMASSR": {
              "MASKSS": {
                "bit": 24,
                "description": "Mask the most-significant bits starting               at this bit",
                "width": 4
              },
              "SS": {
                "bit": 0,
                "description": "Sub seconds value",
                "width": 15
              }
            },
            "ALRMBSSR": {
              "MASKSS": {
                "bit": 24,
                "description": "Mask the most-significant bits starting               at this bit",
                "width": 4
              },
              "SS": {
                "bit": 0,
                "description": "Sub seconds value",
                "width": 15
              }
            },
            "OR": {
              "RTC_ALARM_TYPE": {
                "bit": 0,
                "description": "RTC_ALARM on PC13 output               type"
              },
              "RTC_OUT_RMP": {
                "bit": 1,
                "description": "RTC_OUT remap"
              }
            },
            "BKP0R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP1R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP2R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP3R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP4R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP5R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP6R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP7R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP8R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP9R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP10R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP11R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP12R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP13R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP14R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP15R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP16R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP17R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP18R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP19R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP20R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP21R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP22R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP23R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP24R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP25R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP26R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP27R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP28R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP29R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP30R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP31R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "USART6",
              "base": "0x40011400",
              "irq": 71
            },
            {
              "name": "USART1",
              "base": "0x40011000",
              "irq": 37
            },
            {
              "name": "USART3",
              "base": "0x40004800",
              "irq": 39
            },
            {
              "name": "USART2",
              "base": "0x40004400",
              "irq": 38
            },
            {
              "name": "UART5",
              "base": "0x40005000",
              "irq": 53
            },
            {
              "name": "UART4",
              "base": "0x40004C00",
              "irq": 52
            },
            {
              "name": "UART8",
              "base": "0x40007C00",
              "irq": 83
            },
            {
              "name": "UART7",
              "base": "0x40007800",
              "irq": 82
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "Control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "Control register 2"
            },
            "CR3": {
              "offset": "0x08",
              "size": 32,
              "description": "Control register 3"
            },
            "BRR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Baud rate register"
            },
            "GTPR": {
              "offset": "0x10",
              "size": 32,
              "description": "Guard time and prescaler           register"
            },
            "RTOR": {
              "offset": "0x14",
              "size": 32,
              "description": "Receiver timeout register"
            },
            "RQR": {
              "offset": "0x18",
              "size": 32,
              "description": "Request register"
            },
            "ISR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Interrupt & status           register"
            },
            "ICR": {
              "offset": "0x20",
              "size": 32,
              "description": "Interrupt flag clear register"
            },
            "RDR": {
              "offset": "0x24",
              "size": 32,
              "description": "Receive data register"
            },
            "TDR": {
              "offset": "0x28",
              "size": 32,
              "description": "Transmit data register"
            }
          },
          "bits": {
            "CR1": {
              "M1": {
                "bit": 28,
                "description": "Word length"
              },
              "EOBIE": {
                "bit": 27,
                "description": "End of Block interrupt               enable"
              },
              "RTOIE": {
                "bit": 26,
                "description": "Receiver timeout interrupt               enable"
              },
              "DEAT4": {
                "bit": 25,
                "description": "Driver Enable assertion               time"
              },
              "DEAT3": {
                "bit": 24,
                "description": "DEAT3"
              },
              "DEAT2": {
                "bit": 23,
                "description": "DEAT2"
              },
              "DEAT1": {
                "bit": 22,
                "description": "DEAT1"
              },
              "DEAT0": {
                "bit": 21,
                "description": "DEAT0"
              },
              "DEDT4": {
                "bit": 20,
                "description": "Driver Enable de-assertion               time"
              },
              "DEDT3": {
                "bit": 19,
                "description": "DEDT3"
              },
              "DEDT2": {
                "bit": 18,
                "description": "DEDT2"
              },
              "DEDT1": {
                "bit": 17,
                "description": "DEDT1"
              },
              "DEDT0": {
                "bit": 16,
                "description": "DEDT0"
              },
              "OVER8": {
                "bit": 15,
                "description": "Oversampling mode"
              },
              "CMIE": {
                "bit": 14,
                "description": "Character match interrupt               enable"
              },
              "MME": {
                "bit": 13,
                "description": "Mute mode enable"
              },
              "M0": {
                "bit": 12,
                "description": "Word length"
              },
              "WAKE": {
                "bit": 11,
                "description": "Receiver wakeup method"
              },
              "PCE": {
                "bit": 10,
                "description": "Parity control enable"
              },
              "PS": {
                "bit": 9,
                "description": "Parity selection"
              },
              "PEIE": {
                "bit": 8,
                "description": "PE interrupt enable"
              },
              "TXEIE": {
                "bit": 7,
                "description": "interrupt enable"
              },
              "TCIE": {
                "bit": 6,
                "description": "Transmission complete interrupt               enable"
              },
              "RXNEIE": {
                "bit": 5,
                "description": "RXNE interrupt enable"
              },
              "IDLEIE": {
                "bit": 4,
                "description": "IDLE interrupt enable"
              },
              "TE": {
                "bit": 3,
                "description": "Transmitter enable"
              },
              "RE": {
                "bit": 2,
                "description": "Receiver enable"
              },
              "UESM": {
                "bit": 1,
                "description": "USART enable in Stop mode"
              },
              "UE": {
                "bit": 0,
                "description": "USART enable"
              }
            },
            "CR2": {
              "ADD4_7": {
                "bit": 28,
                "description": "Address of the USART node",
                "width": 4
              },
              "ADD0_3": {
                "bit": 24,
                "description": "Address of the USART node",
                "width": 4
              },
              "RTOEN": {
                "bit": 23,
                "description": "Receiver timeout enable"
              },
              "ABRMOD1": {
                "bit": 22,
                "description": "Auto baud rate mode"
              },
              "ABRMOD0": {
                "bit": 21,
                "description": "ABRMOD0"
              },
              "ABREN": {
                "bit": 20,
                "description": "Auto baud rate enable"
              },
              "MSBFIRST": {
                "bit": 19,
                "description": "Most significant bit first"
              },
              "TAINV": {
                "bit": 18,
                "description": "Binary data inversion"
              },
              "TXINV": {
                "bit": 17,
                "description": "TX pin active level               inversion"
              },
              "RXINV": {
                "bit": 16,
                "description": "RX pin active level               inversion"
              },
              "SWAP": {
                "bit": 15,
                "description": "Swap TX/RX pins"
              },
              "LINEN": {
                "bit": 14,
                "description": "LIN mode enable"
              },
              "STOP": {
                "bit": 12,
                "description": "STOP bits",
                "width": 2
              },
              "CLKEN": {
                "bit": 11,
                "description": "Clock enable"
              },
              "CPOL": {
                "bit": 10,
                "description": "Clock polarity"
              },
              "CPHA": {
                "bit": 9,
                "description": "Clock phase"
              },
              "LBCL": {
                "bit": 8,
                "description": "Last bit clock pulse"
              },
              "LBDIE": {
                "bit": 6,
                "description": "LIN break detection interrupt               enable"
              },
              "LBDL": {
                "bit": 5,
                "description": "LIN break detection length"
              },
              "ADDM7": {
                "bit": 4,
                "description": "7-bit Address Detection/4-bit Address               Detection"
              }
            },
            "CR3": {
              "WUFIE": {
                "bit": 22,
                "description": "Wakeup from Stop mode interrupt               enable"
              },
              "WUS": {
                "bit": 20,
                "description": "Wakeup from Stop mode interrupt flag               selection",
                "width": 2
              },
              "SCARCNT": {
                "bit": 17,
                "description": "Smartcard auto-retry count",
                "width": 3
              },
              "DEP": {
                "bit": 15,
                "description": "Driver enable polarity               selection"
              },
              "DEM": {
                "bit": 14,
                "description": "Driver enable mode"
              },
              "DDRE": {
                "bit": 13,
                "description": "DMA Disable on Reception               Error"
              },
              "OVRDIS": {
                "bit": 12,
                "description": "Overrun Disable"
              },
              "ONEBIT": {
                "bit": 11,
                "description": "One sample bit method               enable"
              },
              "CTSIE": {
                "bit": 10,
                "description": "CTS interrupt enable"
              },
              "CTSE": {
                "bit": 9,
                "description": "CTS enable"
              },
              "RTSE": {
                "bit": 8,
                "description": "RTS enable"
              },
              "DMAT": {
                "bit": 7,
                "description": "DMA enable transmitter"
              },
              "DMAR": {
                "bit": 6,
                "description": "DMA enable receiver"
              },
              "SCEN": {
                "bit": 5,
                "description": "Smartcard mode enable"
              },
              "NACK": {
                "bit": 4,
                "description": "Smartcard NACK enable"
              },
              "HDSEL": {
                "bit": 3,
                "description": "Half-duplex selection"
              },
              "IRLP": {
                "bit": 2,
                "description": "Ir low-power"
              },
              "IREN": {
                "bit": 1,
                "description": "Ir mode enable"
              },
              "EIE": {
                "bit": 0,
                "description": "Error interrupt enable"
              }
            },
            "BRR": {
              "DIV_Mantissa": {
                "bit": 4,
                "description": "DIV_Mantissa",
                "width": 12
              },
              "DIV_Fraction": {
                "bit": 0,
                "description": "DIV_Fraction",
                "width": 4
              }
            },
            "GTPR": {
              "GT": {
                "bit": 8,
                "description": "Guard time value",
                "width": 8
              },
              "PSC": {
                "bit": 0,
                "description": "Prescaler value",
                "width": 8
              }
            },
            "RTOR": {
              "BLEN": {
                "bit": 24,
                "description": "Block Length",
                "width": 8
              },
              "RTO": {
                "bit": 0,
                "description": "Receiver timeout value",
                "width": 24
              }
            },
            "RQR": {
              "TXFRQ": {
                "bit": 4,
                "description": "Transmit data flush               request"
              },
              "RXFRQ": {
                "bit": 3,
                "description": "Receive data flush request"
              },
              "MMRQ": {
                "bit": 2,
                "description": "Mute mode request"
              },
              "SBKRQ": {
                "bit": 1,
                "description": "Send break request"
              },
              "ABRRQ": {
                "bit": 0,
                "description": "Auto baud rate request"
              }
            },
            "ISR": {
              "REACK": {
                "bit": 22,
                "description": "REACK"
              },
              "TEACK": {
                "bit": 21,
                "description": "TEACK"
              },
              "WUF": {
                "bit": 20,
                "description": "WUF"
              },
              "RWU": {
                "bit": 19,
                "description": "RWU"
              },
              "SBKF": {
                "bit": 18,
                "description": "SBKF"
              },
              "CMF": {
                "bit": 17,
                "description": "CMF"
              },
              "BUSY": {
                "bit": 16,
                "description": "BUSY"
              },
              "ABRF": {
                "bit": 15,
                "description": "ABRF"
              },
              "ABRE": {
                "bit": 14,
                "description": "ABRE"
              },
              "EOBF": {
                "bit": 12,
                "description": "EOBF"
              },
              "RTOF": {
                "bit": 11,
                "description": "RTOF"
              },
              "CTS": {
                "bit": 10,
                "description": "CTS"
              },
              "CTSIF": {
                "bit": 9,
                "description": "CTSIF"
              },
              "LBDF": {
                "bit": 8,
                "description": "LBDF"
              },
              "TXE": {
                "bit": 7,
                "description": "TXE"
              },
              "TC": {
                "bit": 6,
                "description": "TC"
              },
              "RXNE": {
                "bit": 5,
                "description": "RXNE"
              },
              "IDLE": {
                "bit": 4,
                "description": "IDLE"
              },
              "ORE": {
                "bit": 3,
                "description": "ORE"
              },
              "NF": {
                "bit": 2,
                "description": "NF"
              },
              "FE": {
                "bit": 1,
                "description": "FE"
              },
              "PE": {
                "bit": 0,
                "description": "PE"
              }
            },
            "ICR": {
              "WUCF": {
                "bit": 20,
                "description": "Wakeup from Stop mode clear               flag"
              },
              "CMCF": {
                "bit": 17,
                "description": "Character match clear flag"
              },
              "EOBCF": {
                "bit": 12,
                "description": "End of block clear flag"
              },
              "RTOCF": {
                "bit": 11,
                "description": "Receiver timeout clear               flag"
              },
              "CTSCF": {
                "bit": 9,
                "description": "CTS clear flag"
              },
              "LBDCF": {
                "bit": 8,
                "description": "LIN break detection clear               flag"
              },
              "TCCF": {
                "bit": 6,
                "description": "Transmission complete clear               flag"
              },
              "IDLECF": {
                "bit": 4,
                "description": "Idle line detected clear               flag"
              },
              "ORECF": {
                "bit": 3,
                "description": "Overrun error clear flag"
              },
              "NCF": {
                "bit": 2,
                "description": "Noise detected clear flag"
              },
              "FECF": {
                "bit": 1,
                "description": "Framing error clear flag"
              },
              "PECF": {
                "bit": 0,
                "description": "Parity error clear flag"
              }
            },
            "RDR": {
              "RDR": {
                "bit": 0,
                "description": "Receive data value",
                "width": 9
              }
            },
            "TDR": {
              "TDR": {
                "bit": 0,
                "description": "Transmit data value",
                "width": 9
              }
            }
          }
        },
        "OTG": {
          "instances": [
            {
              "name": "OTG_FS_GLOBAL",
              "base": "0x50000000"
            },
            {
              "name": "OTG_FS_HOST",
              "base": "0x50000400"
            },
            {
              "name": "OTG_FS_DEVICE",
              "base": "0x50000800"
            },
            {
              "name": "OTG_HS_GLOBAL",
              "base": "0x40040000"
            },
            {
              "name": "OTG_HS_HOST",
              "base": "0x40040400"
            },
            {
              "name": "OTG_HS_DEVICE",
              "base": "0x40040800"
            }
          ],
          "registers": {
            "OTG_FS_GOTGCTL": {
              "offset": "0x00",
              "size": 32,
              "description": "OTG_FS control and status register           (OTG_FS_GOTGCTL)"
            },
            "OTG_FS_GOTGINT": {
              "offset": "0x04",
              "size": 32,
              "description": "OTG_FS interrupt register           (OTG_FS_GOTGINT)"
            },
            "OTG_FS_GAHBCFG": {
              "offset": "0x08",
              "size": 32,
              "description": "OTG_FS AHB configuration register           (OTG_FS_GAHBCFG)"
            },
            "OTG_FS_GUSBCFG": {
              "offset": "0x0C",
              "size": 32,
              "description": "OTG_FS USB configuration register           (OTG_FS_GUSBCFG)"
            },
            "OTG_FS_GRSTCTL": {
              "offset": "0x10",
              "size": 32,
              "description": "OTG_FS reset register           (OTG_FS_GRSTCTL)"
            },
            "OTG_FS_GINTSTS": {
              "offset": "0x14",
              "size": 32,
              "description": "OTG_FS core interrupt register           (OTG_FS_GINTSTS)"
            },
            "OTG_FS_GINTMSK": {
              "offset": "0x18",
              "size": 32,
              "description": "OTG_FS interrupt mask register           (OTG_FS_GINTMSK)"
            },
            "OTG_FS_GRXSTSR_Device": {
              "offset": "0x1C",
              "size": 32,
              "description": "OTG_FS Receive status debug read(Device           mode)"
            },
            "OTG_FS_GRXSTSR_Host": {
              "offset": "0x1C",
              "size": 32,
              "description": "OTG_FS Receive status debug read(Host           mode)"
            },
            "OTG_FS_GRXFSIZ": {
              "offset": "0x24",
              "size": 32,
              "description": "OTG_FS Receive FIFO size register           (OTG_FS_GRXFSIZ)"
            },
            "OTG_FS_DIEPTXF0_Device": {
              "offset": "0x28",
              "size": 32,
              "description": "OTG_FS Endpoint 0 Transmit FIFO           size"
            },
            "OTG_FS_HNPTXFSIZ_Host": {
              "offset": "0x28",
              "size": 32,
              "description": "OTG_FS Host non-periodic transmit FIFO size           register"
            },
            "OTG_FS_HNPTXSTS": {
              "offset": "0x2C",
              "size": 32,
              "description": "OTG_FS non-periodic transmit FIFO/queue           status register (OTG_FS_GNPTXSTS)"
            },
            "OTG_FS_GCCFG": {
              "offset": "0x38",
              "size": 32,
              "description": "OTG_FS general core configuration register           (OTG_FS_GCCFG)"
            },
            "OTG_FS_CID": {
              "offset": "0x3C",
              "size": 32,
              "description": "core ID register"
            },
            "OTG_FS_HPTXFSIZ": {
              "offset": "0x100",
              "size": 32,
              "description": "OTG_FS Host periodic transmit FIFO size           register (OTG_FS_HPTXFSIZ)"
            },
            "OTG_FS_DIEPTXF1": {
              "offset": "0x104",
              "size": 32,
              "description": "OTG_FS device IN endpoint transmit FIFO size           register (OTG_FS_DIEPTXF1)"
            },
            "OTG_FS_DIEPTXF2": {
              "offset": "0x108",
              "size": 32,
              "description": "OTG_FS device IN endpoint transmit FIFO size           register (OTG_FS_DIEPTXF2)"
            },
            "OTG_FS_DIEPTXF3": {
              "offset": "0x10C",
              "size": 32,
              "description": "OTG_FS device IN endpoint transmit FIFO size           register (OTG_FS_DIEPTXF3)"
            },
            "OTG_FS_GRXSTSP_Device": {
              "offset": "0x20",
              "size": 32,
              "description": "OTG status read and pop register (Device           mode)"
            },
            "OTG_FS_GRXSTSP_Host": {
              "offset": "0x20",
              "size": 32,
              "description": "OTG status read and pop register (Host           mode)"
            },
            "OTG_FS_GI2CCTL": {
              "offset": "0x30",
              "size": 32,
              "description": "OTG I2C access register"
            },
            "OTG_FS_GPWRDN": {
              "offset": "0x58",
              "size": 32,
              "description": "OTG power down register"
            },
            "OTG_FS_GADPCTL": {
              "offset": "0x60",
              "size": 32,
              "description": "OTG ADP timer, control and status           register"
            },
            "OTG_FS_DIEPTXF4": {
              "offset": "0x110",
              "size": 32,
              "description": "OTG_FS device IN endpoint transmit FIFO size           register (OTG_FS_DIEPTXF4)"
            },
            "OTG_FS_DIEPTXF5": {
              "offset": "0x114",
              "size": 32,
              "description": "OTG_FS device IN endpoint transmit FIFO size           register (OTG_FS_DIEPTXF5)"
            },
            "OTG_FS_GLPMCFG": {
              "offset": "0x54",
              "size": 32,
              "description": "OTG core LPM configuration           register"
            }
          },
          "bits": {
            "OTG_FS_GOTGCTL": {
              "SRQSCS": {
                "bit": 0,
                "description": "Session request success"
              },
              "SRQ": {
                "bit": 1,
                "description": "Session request"
              },
              "HNGSCS": {
                "bit": 8,
                "description": "Host negotiation success"
              },
              "HNPRQ": {
                "bit": 9,
                "description": "HNP request"
              },
              "HSHNPEN": {
                "bit": 10,
                "description": "Host set HNP enable"
              },
              "DHNPEN": {
                "bit": 11,
                "description": "Device HNP enabled"
              },
              "CIDSTS": {
                "bit": 16,
                "description": "Connector ID status"
              },
              "DBCT": {
                "bit": 17,
                "description": "Long/short debounce time"
              },
              "ASVLD": {
                "bit": 18,
                "description": "A-session valid"
              },
              "BSVLD": {
                "bit": 19,
                "description": "B-session valid"
              },
              "VBVALOEN": {
                "bit": 2,
                "description": "VBUS valid override enable"
              },
              "VBVALOVAL": {
                "bit": 3,
                "description": "VBUS valid override value"
              },
              "AVALOEN": {
                "bit": 4,
                "description": "A-peripheral session valid override               enable"
              },
              "AVALOVAL": {
                "bit": 5,
                "description": "A-peripheral session valid override               value"
              },
              "BVALOEN": {
                "bit": 6,
                "description": "B-peripheral session valid override               enable"
              },
              "BVALOVAL": {
                "bit": 7,
                "description": "B-peripheral session valid override               value"
              },
              "EHEN": {
                "bit": 12,
                "description": "Embedded host enable"
              },
              "OTGVER": {
                "bit": 20,
                "description": "OTG version"
              }
            },
            "OTG_FS_GOTGINT": {
              "SEDET": {
                "bit": 2,
                "description": "Session end detected"
              },
              "SRSSCHG": {
                "bit": 8,
                "description": "Session request success status               change"
              },
              "HNSSCHG": {
                "bit": 9,
                "description": "Host negotiation success status               change"
              },
              "HNGDET": {
                "bit": 17,
                "description": "Host negotiation detected"
              },
              "ADTOCHG": {
                "bit": 18,
                "description": "A-device timeout change"
              },
              "DBCDNE": {
                "bit": 19,
                "description": "Debounce done"
              },
              "IDCHNG": {
                "bit": 20,
                "description": "ID input pin changed"
              }
            },
            "OTG_FS_GAHBCFG": {
              "GINT": {
                "bit": 0,
                "description": "Global interrupt mask"
              },
              "TXFELVL": {
                "bit": 7,
                "description": "TxFIFO empty level"
              },
              "PTXFELVL": {
                "bit": 8,
                "description": "Periodic TxFIFO empty               level"
              }
            },
            "OTG_FS_GUSBCFG": {
              "TOCAL": {
                "bit": 0,
                "description": "FS timeout calibration",
                "width": 3
              },
              "PHYSEL": {
                "bit": 6,
                "description": "Full Speed serial transceiver               select"
              },
              "SRPCAP": {
                "bit": 8,
                "description": "SRP-capable"
              },
              "HNPCAP": {
                "bit": 9,
                "description": "HNP-capable"
              },
              "TRDT": {
                "bit": 10,
                "description": "USB turnaround time",
                "width": 4
              },
              "FHMOD": {
                "bit": 29,
                "description": "Force host mode"
              },
              "FDMOD": {
                "bit": 30,
                "description": "Force device mode"
              }
            },
            "OTG_FS_GRSTCTL": {
              "CSRST": {
                "bit": 0,
                "description": "Core soft reset"
              },
              "HSRST": {
                "bit": 1,
                "description": "HCLK soft reset"
              },
              "FCRST": {
                "bit": 2,
                "description": "Host frame counter reset"
              },
              "RXFFLSH": {
                "bit": 4,
                "description": "RxFIFO flush"
              },
              "TXFFLSH": {
                "bit": 5,
                "description": "TxFIFO flush"
              },
              "TXFNUM": {
                "bit": 6,
                "description": "TxFIFO number",
                "width": 5
              },
              "AHBIDL": {
                "bit": 31,
                "description": "AHB master idle"
              }
            },
            "OTG_FS_GINTSTS": {
              "CMOD": {
                "bit": 0,
                "description": "Current mode of operation"
              },
              "MMIS": {
                "bit": 1,
                "description": "Mode mismatch interrupt"
              },
              "OTGINT": {
                "bit": 2,
                "description": "OTG interrupt"
              },
              "SOF": {
                "bit": 3,
                "description": "Start of frame"
              },
              "RXFLVL": {
                "bit": 4,
                "description": "RxFIFO non-empty"
              },
              "NPTXFE": {
                "bit": 5,
                "description": "Non-periodic TxFIFO empty"
              },
              "GINAKEFF": {
                "bit": 6,
                "description": "Global IN non-periodic NAK               effective"
              },
              "GOUTNAKEFF": {
                "bit": 7,
                "description": "Global OUT NAK effective"
              },
              "ESUSP": {
                "bit": 10,
                "description": "Early suspend"
              },
              "USBSUSP": {
                "bit": 11,
                "description": "USB suspend"
              },
              "USBRST": {
                "bit": 12,
                "description": "USB reset"
              },
              "ENUMDNE": {
                "bit": 13,
                "description": "Enumeration done"
              },
              "ISOODRP": {
                "bit": 14,
                "description": "Isochronous OUT packet dropped               interrupt"
              },
              "EOPF": {
                "bit": 15,
                "description": "End of periodic frame               interrupt"
              },
              "IEPINT": {
                "bit": 18,
                "description": "IN endpoint interrupt"
              },
              "OEPINT": {
                "bit": 19,
                "description": "OUT endpoint interrupt"
              },
              "IISOIXFR": {
                "bit": 20,
                "description": "Incomplete isochronous IN               transfer"
              },
              "IPXFR_INCOMPISOOUT": {
                "bit": 21,
                "description": "Incomplete periodic transfer(Host               mode)/Incomplete isochronous OUT transfer(Device               mode)"
              },
              "HPRTINT": {
                "bit": 24,
                "description": "Host port interrupt"
              },
              "HCINT": {
                "bit": 25,
                "description": "Host channels interrupt"
              },
              "PTXFE": {
                "bit": 26,
                "description": "Periodic TxFIFO empty"
              },
              "CIDSCHG": {
                "bit": 28,
                "description": "Connector ID status change"
              },
              "DISCINT": {
                "bit": 29,
                "description": "Disconnect detected               interrupt"
              },
              "SRQINT": {
                "bit": 30,
                "description": "Session request/new session detected               interrupt"
              },
              "WKUPINT": {
                "bit": 31,
                "description": "Resume/remote wakeup detected               interrupt"
              },
              "RSTDET": {
                "bit": 23,
                "description": "Reset detected interrupt"
              }
            },
            "OTG_FS_GINTMSK": {
              "MMISM": {
                "bit": 1,
                "description": "Mode mismatch interrupt               mask"
              },
              "OTGINT": {
                "bit": 2,
                "description": "OTG interrupt mask"
              },
              "SOFM": {
                "bit": 3,
                "description": "Start of frame mask"
              },
              "RXFLVLM": {
                "bit": 4,
                "description": "Receive FIFO non-empty               mask"
              },
              "NPTXFEM": {
                "bit": 5,
                "description": "Non-periodic TxFIFO empty               mask"
              },
              "GINAKEFFM": {
                "bit": 6,
                "description": "Global non-periodic IN NAK effective               mask"
              },
              "GONAKEFFM": {
                "bit": 7,
                "description": "Global OUT NAK effective               mask"
              },
              "ESUSPM": {
                "bit": 10,
                "description": "Early suspend mask"
              },
              "USBSUSPM": {
                "bit": 11,
                "description": "USB suspend mask"
              },
              "USBRST": {
                "bit": 12,
                "description": "USB reset mask"
              },
              "ENUMDNEM": {
                "bit": 13,
                "description": "Enumeration done mask"
              },
              "ISOODRPM": {
                "bit": 14,
                "description": "Isochronous OUT packet dropped interrupt               mask"
              },
              "EOPFM": {
                "bit": 15,
                "description": "End of periodic frame interrupt               mask"
              },
              "IEPINT": {
                "bit": 18,
                "description": "IN endpoints interrupt               mask"
              },
              "OEPINT": {
                "bit": 19,
                "description": "OUT endpoints interrupt               mask"
              },
              "IISOIXFRM": {
                "bit": 20,
                "description": "Incomplete isochronous IN transfer               mask"
              },
              "IPXFRM_IISOOXFRM": {
                "bit": 21,
                "description": "Incomplete periodic transfer mask(Host               mode)/Incomplete isochronous OUT transfer mask(Device               mode)"
              },
              "PRTIM": {
                "bit": 24,
                "description": "Host port interrupt mask"
              },
              "HCIM": {
                "bit": 25,
                "description": "Host channels interrupt               mask"
              },
              "PTXFEM": {
                "bit": 26,
                "description": "Periodic TxFIFO empty mask"
              },
              "CIDSCHGM": {
                "bit": 28,
                "description": "Connector ID status change               mask"
              },
              "DISCINT": {
                "bit": 29,
                "description": "Disconnect detected interrupt               mask"
              },
              "SRQIM": {
                "bit": 30,
                "description": "Session request/new session detected               interrupt mask"
              },
              "WUIM": {
                "bit": 31,
                "description": "Resume/remote wakeup detected interrupt               mask"
              },
              "RSTDETM": {
                "bit": 23,
                "description": "Reset detected interrupt               mask"
              },
              "LPMIN": {
                "bit": 27,
                "description": "LPM interrupt mask"
              }
            },
            "OTG_FS_GRXSTSR_Device": {
              "EPNUM": {
                "bit": 0,
                "description": "Endpoint number",
                "width": 4
              },
              "BCNT": {
                "bit": 4,
                "description": "Byte count",
                "width": 11
              },
              "DPID": {
                "bit": 15,
                "description": "Data PID",
                "width": 2
              },
              "PKTSTS": {
                "bit": 17,
                "description": "Packet status",
                "width": 4
              },
              "FRMNUM": {
                "bit": 21,
                "description": "Frame number",
                "width": 4
              }
            },
            "OTG_FS_GRXSTSR_Host": {
              "CHNUM": {
                "bit": 0,
                "description": "Endpoint number",
                "width": 4
              },
              "BCNT": {
                "bit": 4,
                "description": "Byte count",
                "width": 11
              },
              "DPID": {
                "bit": 15,
                "description": "Data PID",
                "width": 2
              },
              "PKTSTS": {
                "bit": 17,
                "description": "Packet status",
                "width": 4
              }
            },
            "OTG_FS_GRXFSIZ": {
              "RXFD": {
                "bit": 0,
                "description": "RxFIFO depth",
                "width": 16
              }
            },
            "OTG_FS_DIEPTXF0_Device": {
              "TX0FSA": {
                "bit": 0,
                "description": "Endpoint 0 transmit RAM start               address",
                "width": 16
              },
              "TX0FD": {
                "bit": 16,
                "description": "Endpoint 0 TxFIFO depth",
                "width": 16
              }
            },
            "OTG_FS_HNPTXFSIZ_Host": {
              "NPTXFSA": {
                "bit": 0,
                "description": "Non-periodic transmit RAM start               address",
                "width": 16
              },
              "NPTXFD": {
                "bit": 16,
                "description": "Non-periodic TxFIFO depth",
                "width": 16
              }
            },
            "OTG_FS_HNPTXSTS": {
              "NPTXFSAV": {
                "bit": 0,
                "description": "Non-periodic TxFIFO space               available",
                "width": 16
              },
              "NPTQXSAV": {
                "bit": 16,
                "description": "Non-periodic transmit request queue               space available",
                "width": 8
              },
              "NPTXQTOP": {
                "bit": 24,
                "description": "Top of the non-periodic transmit request               queue",
                "width": 7
              }
            },
            "OTG_FS_GCCFG": {
              "PWRDWN": {
                "bit": 16,
                "description": "Power down"
              },
              "BCDEN": {
                "bit": 17,
                "description": "Battery charging detector (BCD)               enable"
              },
              "DCDEN": {
                "bit": 18,
                "description": "Data contact detection (DCD) mode               enable"
              },
              "PDEN": {
                "bit": 19,
                "description": "Primary detection (PD) mode               enable"
              },
              "SDEN": {
                "bit": 20,
                "description": "Secondary detection (SD) mode               enable"
              },
              "VBDEN": {
                "bit": 21,
                "description": "USB VBUS detection enable"
              },
              "DCDET": {
                "bit": 0,
                "description": "Data contact detection (DCD)               status"
              },
              "PDET": {
                "bit": 1,
                "description": "Primary detection (PD)               status"
              },
              "SDET": {
                "bit": 2,
                "description": "Secondary detection (SD)               status"
              },
              "PS2DET": {
                "bit": 3,
                "description": "DM pull-up detection               status"
              }
            },
            "OTG_FS_CID": {
              "PRODUCT_ID": {
                "bit": 0,
                "description": "Product ID field",
                "width": 32
              }
            },
            "OTG_FS_HPTXFSIZ": {
              "PTXSA": {
                "bit": 0,
                "description": "Host periodic TxFIFO start               address",
                "width": 16
              },
              "PTXFSIZ": {
                "bit": 16,
                "description": "Host periodic TxFIFO depth",
                "width": 16
              }
            },
            "OTG_FS_DIEPTXF1": {
              "INEPTXSA": {
                "bit": 0,
                "description": "IN endpoint FIFO2 transmit RAM start               address",
                "width": 16
              },
              "INEPTXFD": {
                "bit": 16,
                "description": "IN endpoint TxFIFO depth",
                "width": 16
              }
            },
            "OTG_FS_DIEPTXF2": {
              "INEPTXSA": {
                "bit": 0,
                "description": "IN endpoint FIFO3 transmit RAM start               address",
                "width": 16
              },
              "INEPTXFD": {
                "bit": 16,
                "description": "IN endpoint TxFIFO depth",
                "width": 16
              }
            },
            "OTG_FS_DIEPTXF3": {
              "INEPTXSA": {
                "bit": 0,
                "description": "IN endpoint FIFO4 transmit RAM start               address",
                "width": 16
              },
              "INEPTXFD": {
                "bit": 16,
                "description": "IN endpoint TxFIFO depth",
                "width": 16
              }
            },
            "OTG_FS_GRXSTSP_Device": {
              "EPNUM": {
                "bit": 0,
                "description": "Endpoint number",
                "width": 4
              },
              "BCNT": {
                "bit": 4,
                "description": "Byte count",
                "width": 11
              },
              "DPID": {
                "bit": 15,
                "description": "Data PID",
                "width": 2
              },
              "PKTSTS": {
                "bit": 17,
                "description": "Packet status",
                "width": 4
              },
              "FRMNUM": {
                "bit": 21,
                "description": "Frame number",
                "width": 4
              }
            },
            "OTG_FS_GRXSTSP_Host": {
              "CHNUM": {
                "bit": 0,
                "description": "Channel number",
                "width": 4
              },
              "BCNT": {
                "bit": 4,
                "description": "Byte count",
                "width": 11
              },
              "DPID": {
                "bit": 15,
                "description": "Data PID",
                "width": 2
              },
              "PKTSTS": {
                "bit": 17,
                "description": "Packet status",
                "width": 4
              }
            },
            "OTG_FS_GI2CCTL": {
              "RWDATA": {
                "bit": 0,
                "description": "I2C Read/Write Data",
                "width": 8
              },
              "REGADDR": {
                "bit": 8,
                "description": "I2C Register Address",
                "width": 8
              },
              "ADDR": {
                "bit": 16,
                "description": "I2C Address",
                "width": 7
              },
              "I2CEN": {
                "bit": 23,
                "description": "I2C Enable"
              },
              "ACK": {
                "bit": 24,
                "description": "I2C ACK"
              },
              "I2CDEVADR": {
                "bit": 26,
                "description": "I2C Device Address",
                "width": 2
              },
              "I2CDATSE0": {
                "bit": 28,
                "description": "I2C DatSe0 USB mode"
              },
              "RW": {
                "bit": 30,
                "description": "Read/Write Indicator"
              },
              "BSYDNE": {
                "bit": 31,
                "description": "I2C Busy/Done"
              }
            },
            "OTG_FS_GPWRDN": {
              "ADPMEN": {
                "bit": 0,
                "description": "ADP module enable"
              },
              "ADPIF": {
                "bit": 23,
                "description": "ADP interrupt flag"
              }
            },
            "OTG_FS_GADPCTL": {
              "PRBDSCHG": {
                "bit": 0,
                "description": "Probe discharge",
                "width": 2
              },
              "PRBDELTA": {
                "bit": 2,
                "description": "Probe delta",
                "width": 2
              },
              "PRBPER": {
                "bit": 4,
                "description": "Probe period",
                "width": 2
              },
              "RTIM": {
                "bit": 6,
                "description": "Ramp time",
                "width": 11
              },
              "ENAPRB": {
                "bit": 17,
                "description": "Enable probe"
              },
              "ENASNS": {
                "bit": 18,
                "description": "Enable sense"
              },
              "ADPRST": {
                "bit": 19,
                "description": "ADP reset"
              },
              "ADPEN": {
                "bit": 20,
                "description": "ADP enable"
              },
              "ADPPRBIF": {
                "bit": 21,
                "description": "ADP probe interrupt flag"
              },
              "ADPSNSIF": {
                "bit": 22,
                "description": "ADP sense interrupt flag"
              },
              "ADPTOIF": {
                "bit": 23,
                "description": "ADP timeout interrupt flag"
              },
              "ADPPRBIM": {
                "bit": 24,
                "description": "ADP probe interrupt mask"
              },
              "ADPSNSIM": {
                "bit": 25,
                "description": "ADP sense interrupt mask"
              },
              "ADPTOIM": {
                "bit": 26,
                "description": "ADP timeout interrupt mask"
              },
              "AR": {
                "bit": 27,
                "description": "Access request",
                "width": 2
              }
            },
            "OTG_FS_DIEPTXF4": {
              "INEPTXSA": {
                "bit": 0,
                "description": "IN endpoint FIFOx transmit RAM start               address",
                "width": 16
              },
              "INEPTXFD": {
                "bit": 16,
                "description": "IN endpoint Tx FIFO depth",
                "width": 16
              }
            },
            "OTG_FS_DIEPTXF5": {
              "INEPTXSA": {
                "bit": 0,
                "description": "IN endpoint FIFOx transmit RAM start               address",
                "width": 16
              },
              "INEPTXFD": {
                "bit": 16,
                "description": "IN endpoint Tx FIFO depth",
                "width": 16
              }
            },
            "OTG_FS_GLPMCFG": {
              "LPMEN": {
                "bit": 0,
                "description": "LPM support enable"
              },
              "LPMACK": {
                "bit": 1,
                "description": "LPM token acknowledge               enable"
              },
              "BESL": {
                "bit": 2,
                "description": "Best effort service               latency",
                "width": 4
              },
              "REMWAKE": {
                "bit": 6,
                "description": "bRemoteWake value"
              },
              "L1SSEN": {
                "bit": 7,
                "description": "L1 Shallow Sleep enable"
              },
              "BESLTHRS": {
                "bit": 8,
                "description": "BESL threshold",
                "width": 4
              },
              "L1DSEN": {
                "bit": 12,
                "description": "L1 deep sleep enable"
              },
              "LPMRST": {
                "bit": 13,
                "description": "LPM response",
                "width": 2
              },
              "SLPSTS": {
                "bit": 15,
                "description": "Port sleep status"
              },
              "L1RSMOK": {
                "bit": 16,
                "description": "Sleep State Resume OK"
              },
              "LPMCHIDX": {
                "bit": 17,
                "description": "LPM Channel Index",
                "width": 4
              },
              "LPMRCNT": {
                "bit": 21,
                "description": "LPM retry count",
                "width": 3
              },
              "SNDLPM": {
                "bit": 24,
                "description": "Send LPM transaction"
              },
              "LPMRCNTSTS": {
                "bit": 25,
                "description": "LPM retry count status",
                "width": 3
              },
              "ENBESL": {
                "bit": 28,
                "description": "Enable best effort service               latency"
              }
            }
          }
        },
        "NVIC": {
          "instances": [
            {
              "name": "NVIC",
              "base": "0xE000E100"
            },
            {
              "name": "NVIC_STIR",
              "base": "0xE000EF00"
            }
          ],
          "registers": {
            "ISER0": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt Set-Enable Register"
            },
            "ISER1": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt Set-Enable Register"
            },
            "ISER2": {
              "offset": "0x08",
              "size": 32,
              "description": "Interrupt Set-Enable Register"
            },
            "ICER0": {
              "offset": "0x80",
              "size": 32,
              "description": "Interrupt Clear-Enable           Register"
            },
            "ICER1": {
              "offset": "0x84",
              "size": 32,
              "description": "Interrupt Clear-Enable           Register"
            },
            "ICER2": {
              "offset": "0x88",
              "size": 32,
              "description": "Interrupt Clear-Enable           Register"
            },
            "ISPR0": {
              "offset": "0x100",
              "size": 32,
              "description": "Interrupt Set-Pending Register"
            },
            "ISPR1": {
              "offset": "0x104",
              "size": 32,
              "description": "Interrupt Set-Pending Register"
            },
            "ISPR2": {
              "offset": "0x108",
              "size": 32,
              "description": "Interrupt Set-Pending Register"
            },
            "ICPR0": {
              "offset": "0x180",
              "size": 32,
              "description": "Interrupt Clear-Pending           Register"
            },
            "ICPR1": {
              "offset": "0x184",
              "size": 32,
              "description": "Interrupt Clear-Pending           Register"
            },
            "ICPR2": {
              "offset": "0x188",
              "size": 32,
              "description": "Interrupt Clear-Pending           Register"
            },
            "IABR0": {
              "offset": "0x200",
              "size": 32,
              "description": "Interrupt Active Bit Register"
            },
            "IABR1": {
              "offset": "0x204",
              "size": 32,
              "description": "Interrupt Active Bit Register"
            },
            "IABR2": {
              "offset": "0x208",
              "size": 32,
              "description": "Interrupt Active Bit Register"
            },
            "IPR0": {
              "offset": "0x300",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR1": {
              "offset": "0x304",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR2": {
              "offset": "0x308",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR3": {
              "offset": "0x30C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR4": {
              "offset": "0x310",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR5": {
              "offset": "0x314",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR6": {
              "offset": "0x318",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR7": {
              "offset": "0x31C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR8": {
              "offset": "0x320",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR9": {
              "offset": "0x324",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR10": {
              "offset": "0x328",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR11": {
              "offset": "0x32C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR12": {
              "offset": "0x330",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR13": {
              "offset": "0x334",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR14": {
              "offset": "0x338",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR15": {
              "offset": "0x33C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR16": {
              "offset": "0x340",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR17": {
              "offset": "0x344",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR18": {
              "offset": "0x348",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR19": {
              "offset": "0x34C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR20": {
              "offset": "0x350",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR21": {
              "offset": "0x354",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR22": {
              "offset": "0x358",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR23": {
              "offset": "0x35C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR24": {
              "offset": "0x360",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR25": {
              "offset": "0x364",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR26": {
              "offset": "0x368",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR27": {
              "offset": "0x36C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR28": {
              "offset": "0x370",
              "size": 32,
              "description": "Interrupt Priority Register"
            }
          },
          "bits": {
            "ISER0": {
              "SETENA": {
                "bit": 0,
                "description": "SETENA",
                "width": 32
              }
            },
            "ISER1": {
              "SETENA": {
                "bit": 0,
                "description": "SETENA",
                "width": 32
              }
            },
            "ISER2": {
              "SETENA": {
                "bit": 0,
                "description": "SETENA",
                "width": 32
              }
            },
            "ICER0": {
              "CLRENA": {
                "bit": 0,
                "description": "CLRENA",
                "width": 32
              }
            },
            "ICER1": {
              "CLRENA": {
                "bit": 0,
                "description": "CLRENA",
                "width": 32
              }
            },
            "ICER2": {
              "CLRENA": {
                "bit": 0,
                "description": "CLRENA",
                "width": 32
              }
            },
            "ISPR0": {
              "SETPEND": {
                "bit": 0,
                "description": "SETPEND",
                "width": 32
              }
            },
            "ISPR1": {
              "SETPEND": {
                "bit": 0,
                "description": "SETPEND",
                "width": 32
              }
            },
            "ISPR2": {
              "SETPEND": {
                "bit": 0,
                "description": "SETPEND",
                "width": 32
              }
            },
            "ICPR0": {
              "CLRPEND": {
                "bit": 0,
                "description": "CLRPEND",
                "width": 32
              }
            },
            "ICPR1": {
              "CLRPEND": {
                "bit": 0,
                "description": "CLRPEND",
                "width": 32
              }
            },
            "ICPR2": {
              "CLRPEND": {
                "bit": 0,
                "description": "CLRPEND",
                "width": 32
              }
            },
            "IABR0": {
              "ACTIVE": {
                "bit": 0,
                "description": "ACTIVE",
                "width": 32
              }
            },
            "IABR1": {
              "ACTIVE": {
                "bit": 0,
                "description": "ACTIVE",
                "width": 32
              }
            },
            "IABR2": {
              "ACTIVE": {
                "bit": 0,
                "description": "ACTIVE",
                "width": 32
              }
            },
            "IPR0": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR1": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR2": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR3": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR4": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR5": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR6": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR7": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR8": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR9": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR10": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR11": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR12": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR13": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR14": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR15": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR16": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR17": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR18": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR19": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR20": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR21": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR22": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR23": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR24": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR25": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            }
          }
        },
        "MPU": {
          "instances": [
            {
              "name": "MPU",
              "base": "0xE000ED90"
            }
          ],
          "registers": {
            "MPU_TYPER": {
              "offset": "0x00",
              "size": 32,
              "description": "MPU type register"
            },
            "MPU_CTRL": {
              "offset": "0x04",
              "size": 32,
              "description": "MPU control register"
            },
            "MPU_RNR": {
              "offset": "0x08",
              "size": 32,
              "description": "MPU region number register"
            },
            "MPU_RBAR": {
              "offset": "0x0C",
              "size": 32,
              "description": "MPU region base address           register"
            },
            "MPU_RASR": {
              "offset": "0x10",
              "size": 32,
              "description": "MPU region attribute and size           register"
            }
          },
          "bits": {
            "MPU_TYPER": {
              "SEPARATE": {
                "bit": 0,
                "description": "Separate flag"
              },
              "DREGION": {
                "bit": 8,
                "description": "Number of MPU data regions",
                "width": 8
              },
              "IREGION": {
                "bit": 16,
                "description": "Number of MPU instruction               regions",
                "width": 8
              }
            },
            "MPU_CTRL": {
              "ENABLE": {
                "bit": 0,
                "description": "Enables the MPU"
              },
              "HFNMIENA": {
                "bit": 1,
                "description": "Enables the operation of MPU during hard               fault"
              },
              "PRIVDEFENA": {
                "bit": 2,
                "description": "Enable priviliged software access to               default memory map"
              }
            },
            "MPU_RNR": {
              "REGION": {
                "bit": 0,
                "description": "MPU region",
                "width": 8
              }
            },
            "MPU_RBAR": {
              "REGION": {
                "bit": 0,
                "description": "MPU region field",
                "width": 4
              },
              "VALID": {
                "bit": 4,
                "description": "MPU region number valid"
              },
              "ADDR": {
                "bit": 5,
                "description": "Region base address field",
                "width": 27
              }
            },
            "MPU_RASR": {
              "ENABLE": {
                "bit": 0,
                "description": "Region enable bit."
              },
              "SIZE": {
                "bit": 1,
                "description": "Size of the MPU protection               region",
                "width": 5
              },
              "SRD": {
                "bit": 8,
                "description": "Subregion disable bits",
                "width": 8
              },
              "B": {
                "bit": 16,
                "description": "memory attribute"
              },
              "C": {
                "bit": 17,
                "description": "memory attribute"
              },
              "S": {
                "bit": 18,
                "description": "Shareable memory attribute"
              },
              "TEX": {
                "bit": 19,
                "description": "memory attribute",
                "width": 3
              },
              "AP": {
                "bit": 24,
                "description": "Access permission",
                "width": 3
              },
              "XN": {
                "bit": 28,
                "description": "Instruction access disable               bit"
              }
            }
          }
        },
        "STK": {
          "instances": [
            {
              "name": "STK",
              "base": "0xE000E010"
            }
          ],
          "registers": {
            "CSR": {
              "offset": "0x00",
              "size": 32,
              "description": "SysTick control and status           register"
            },
            "RVR": {
              "offset": "0x04",
              "size": 32,
              "description": "SysTick reload value register"
            },
            "CVR": {
              "offset": "0x08",
              "size": 32,
              "description": "SysTick current value register"
            },
            "CALIB": {
              "offset": "0x0C",
              "size": 32,
              "description": "SysTick calibration value           register"
            }
          },
          "bits": {
            "CSR": {
              "ENABLE": {
                "bit": 0,
                "description": "Counter enable"
              },
              "TICKINT": {
                "bit": 1,
                "description": "SysTick exception request               enable"
              },
              "CLKSOURCE": {
                "bit": 2,
                "description": "Clock source selection"
              },
              "COUNTFLAG": {
                "bit": 16,
                "description": "COUNTFLAG"
              }
            },
            "RVR": {
              "RELOAD": {
                "bit": 0,
                "description": "RELOAD value",
                "width": 24
              }
            },
            "CVR": {
              "CURRENT": {
                "bit": 0,
                "description": "Current counter value",
                "width": 24
              }
            },
            "CALIB": {
              "TENMS": {
                "bit": 0,
                "description": "Calibration value",
                "width": 24
              },
              "SKEW": {
                "bit": 30,
                "description": "SKEW flag: Indicates whether the TENMS               value is exact"
              },
              "NOREF": {
                "bit": 31,
                "description": "NOREF flag. Reads as zero"
              }
            }
          }
        },
        "FPU": {
          "instances": [
            {
              "name": "FPU_CPACR",
              "base": "0xE000ED88"
            },
            {
              "name": "FPU",
              "base": "0xE000EF34",
              "irq": 81
            }
          ],
          "registers": {
            "CPACR": {
              "offset": "0x00",
              "size": 32,
              "description": "Coprocessor access control           register"
            }
          },
          "bits": {
            "CPACR": {
              "CP": {
                "bit": 20,
                "description": "CP",
                "width": 4
              }
            }
          }
        },
        "SCB": {
          "instances": [
            {
              "name": "SCB_ACTRL",
              "base": "0xE000E008"
            },
            {
              "name": "SCB",
              "base": "0xE000ED00"
            }
          ],
          "registers": {
            "ACTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "Auxiliary control register"
            }
          },
          "bits": {
            "ACTRL": {
              "DISFOLD": {
                "bit": 2,
                "description": "DISFOLD"
              },
              "FPEXCODIS": {
                "bit": 10,
                "description": "FPEXCODIS"
              },
              "DISRAMODE": {
                "bit": 11,
                "description": "DISRAMODE"
              },
              "DISITMATBFLUSH": {
                "bit": 12,
                "description": "DISITMATBFLUSH"
              }
            }
          }
        },
        "PF": {
          "instances": [
            {
              "name": "PF",
              "base": "0xE000ED78"
            }
          ],
          "registers": {
            "CLIDR": {
              "offset": "0x00",
              "size": 32,
              "description": "Cache Level ID register"
            },
            "CTR": {
              "offset": "0x04",
              "size": 32,
              "description": "Cache Type register"
            },
            "CCSIDR": {
              "offset": "0x08",
              "size": 32,
              "description": "Cache Size ID register"
            }
          },
          "bits": {
            "CLIDR": {
              "CL1": {
                "bit": 0,
                "description": "CL1",
                "width": 3
              },
              "CL2": {
                "bit": 3,
                "description": "CL2",
                "width": 3
              },
              "CL3": {
                "bit": 6,
                "description": "CL3",
                "width": 3
              },
              "CL4": {
                "bit": 9,
                "description": "CL4",
                "width": 3
              },
              "CL5": {
                "bit": 12,
                "description": "CL5",
                "width": 3
              },
              "CL6": {
                "bit": 15,
                "description": "CL6",
                "width": 3
              },
              "CL7": {
                "bit": 18,
                "description": "CL7",
                "width": 3
              },
              "LoUIS": {
                "bit": 21,
                "description": "LoUIS",
                "width": 3
              },
              "LoC": {
                "bit": 24,
                "description": "LoC",
                "width": 3
              },
              "LoU": {
                "bit": 27,
                "description": "LoU",
                "width": 3
              }
            },
            "CTR": {
              "_IminLine": {
                "bit": 0,
                "description": "IminLine",
                "width": 4
              },
              "DMinLine": {
                "bit": 16,
                "description": "DMinLine",
                "width": 4
              },
              "ERG": {
                "bit": 20,
                "description": "ERG",
                "width": 4
              },
              "CWG": {
                "bit": 24,
                "description": "CWG",
                "width": 4
              },
              "Format": {
                "bit": 29,
                "description": "Format",
                "width": 3
              }
            },
            "CCSIDR": {
              "LineSize": {
                "bit": 0,
                "description": "LineSize",
                "width": 3
              },
              "Associativity": {
                "bit": 3,
                "description": "Associativity",
                "width": 10
              },
              "NumSets": {
                "bit": 13,
                "description": "NumSets",
                "width": 15
              },
              "WA": {
                "bit": 28,
                "description": "WA"
              },
              "RA": {
                "bit": 29,
                "description": "RA"
              },
              "WB": {
                "bit": 30,
                "description": "WB"
              },
              "WT": {
                "bit": 31,
                "description": "WT"
              }
            }
          }
        },
        "AC": {
          "instances": [
            {
              "name": "AC",
              "base": "0xE000EF90"
            }
          ],
          "registers": {
            "ITCMCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Instruction and Data Tightly-Coupled Memory           Control Registers"
            },
            "DTCMCR": {
              "offset": "0x04",
              "size": 32,
              "description": "Instruction and Data Tightly-Coupled Memory           Control Registers"
            },
            "AHBPCR": {
              "offset": "0x08",
              "size": 32,
              "description": "AHBP Control register"
            },
            "CACR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Auxiliary Cache Control           register"
            },
            "AHBSCR": {
              "offset": "0x10",
              "size": 32,
              "description": "AHB Slave Control register"
            },
            "ABFSR": {
              "offset": "0x18",
              "size": 32,
              "description": "Auxiliary Bus Fault Status           register"
            }
          },
          "bits": {
            "ITCMCR": {
              "EN": {
                "bit": 0,
                "description": "EN"
              },
              "RMW": {
                "bit": 1,
                "description": "RMW"
              },
              "RETEN": {
                "bit": 2,
                "description": "RETEN"
              },
              "SZ": {
                "bit": 3,
                "description": "SZ",
                "width": 4
              }
            },
            "DTCMCR": {
              "EN": {
                "bit": 0,
                "description": "EN"
              },
              "RMW": {
                "bit": 1,
                "description": "RMW"
              },
              "RETEN": {
                "bit": 2,
                "description": "RETEN"
              },
              "SZ": {
                "bit": 3,
                "description": "SZ",
                "width": 4
              }
            },
            "AHBPCR": {
              "EN": {
                "bit": 0,
                "description": "EN"
              },
              "SZ": {
                "bit": 1,
                "description": "SZ",
                "width": 3
              }
            },
            "CACR": {
              "SIWT": {
                "bit": 0,
                "description": "SIWT"
              },
              "ECCEN": {
                "bit": 1,
                "description": "ECCEN"
              },
              "FORCEWT": {
                "bit": 2,
                "description": "FORCEWT"
              }
            },
            "AHBSCR": {
              "CTL": {
                "bit": 0,
                "description": "CTL",
                "width": 2
              },
              "TPRI": {
                "bit": 2,
                "description": "TPRI",
                "width": 9
              },
              "INITCOUNT": {
                "bit": 11,
                "description": "INITCOUNT",
                "width": 5
              }
            },
            "ABFSR": {
              "ITCM": {
                "bit": 0,
                "description": "ITCM"
              },
              "DTCM": {
                "bit": 1,
                "description": "DTCM"
              },
              "AHBP": {
                "bit": 2,
                "description": "AHBP"
              },
              "AXIM": {
                "bit": 3,
                "description": "AXIM"
              },
              "EPPB": {
                "bit": 4,
                "description": "EPPB"
              },
              "AXIMTYPE": {
                "bit": 8,
                "description": "AXIMTYPE",
                "width": 2
              }
            }
          }
        },
        "MDIOS": {
          "instances": [
            {
              "name": "MDIOS",
              "base": "0x40017800",
              "irq": 109
            }
          ],
          "registers": {
            "MDIOS_CR": {
              "offset": "0x00",
              "size": 32,
              "description": "MDIOS configuration register"
            },
            "MDIOS_WRFR": {
              "offset": "0x04",
              "size": 32,
              "description": "MDIOS write flag register"
            },
            "MDIOS_CWRFR": {
              "offset": "0x08",
              "size": 32,
              "description": "MDIOS clear write flag           register"
            },
            "MDIOS_RDFR": {
              "offset": "0x0C",
              "size": 32,
              "description": "MDIOS read flag register"
            },
            "MDIOS_CRDFR": {
              "offset": "0x10",
              "size": 32,
              "description": "MDIOS clear read flag register"
            },
            "MDIOS_SR": {
              "offset": "0x14",
              "size": 32,
              "description": "MDIOS status register"
            },
            "MDIOS_CLRFR": {
              "offset": "0x18",
              "size": 32,
              "description": "MDIOS clear flag register"
            },
            "MDIOS_DINR0": {
              "offset": "0x1C",
              "size": 32,
              "description": "MDIOS input data register 0"
            },
            "MDIOS_DINR1": {
              "offset": "0x20",
              "size": 32,
              "description": "MDIOS input data register 1"
            },
            "MDIOS_DINR2": {
              "offset": "0x24",
              "size": 32,
              "description": "MDIOS input data register 2"
            },
            "MDIOS_DINR3": {
              "offset": "0x28",
              "size": 32,
              "description": "MDIOS input data register 3"
            },
            "MDIOS_DINR4": {
              "offset": "0x2C",
              "size": 32,
              "description": "MDIOS input data register 4"
            },
            "MDIOS_DINR5": {
              "offset": "0x30",
              "size": 32,
              "description": "MDIOS input data register 5"
            },
            "MDIOS_DINR6": {
              "offset": "0x34",
              "size": 32,
              "description": "MDIOS input data register 6"
            },
            "MDIOS_DINR7": {
              "offset": "0x38",
              "size": 32,
              "description": "MDIOS input data register 7"
            },
            "MDIOS_DINR8": {
              "offset": "0x3C",
              "size": 32,
              "description": "MDIOS input data register 8"
            },
            "MDIOS_DINR9": {
              "offset": "0x40",
              "size": 32,
              "description": "MDIOS input data register 9"
            },
            "MDIOS_DINR10": {
              "offset": "0x44",
              "size": 32,
              "description": "MDIOS input data register 10"
            },
            "MDIOS_DINR11": {
              "offset": "0x48",
              "size": 32,
              "description": "MDIOS input data register 11"
            },
            "MDIOS_DINR12": {
              "offset": "0x4C",
              "size": 32,
              "description": "MDIOS input data register 12"
            },
            "MDIOS_DINR13": {
              "offset": "0x50",
              "size": 32,
              "description": "MDIOS input data register 13"
            },
            "MDIOS_DINR14": {
              "offset": "0x54",
              "size": 32,
              "description": "MDIOS input data register 14"
            },
            "MDIOS_DINR15": {
              "offset": "0x58",
              "size": 32,
              "description": "MDIOS input data register 15"
            },
            "MDIOS_DINR16": {
              "offset": "0x5C",
              "size": 32,
              "description": "MDIOS input data register 16"
            },
            "MDIOS_DINR17": {
              "offset": "0x60",
              "size": 32,
              "description": "MDIOS input data register 17"
            },
            "MDIOS_DINR18": {
              "offset": "0x64",
              "size": 32,
              "description": "MDIOS input data register 18"
            },
            "MDIOS_DINR19": {
              "offset": "0x68",
              "size": 32,
              "description": "MDIOS input data register 19"
            },
            "MDIOS_DINR20": {
              "offset": "0x6C",
              "size": 32,
              "description": "MDIOS input data register 20"
            },
            "MDIOS_DINR21": {
              "offset": "0x70",
              "size": 32,
              "description": "MDIOS input data register 21"
            },
            "MDIOS_DINR22": {
              "offset": "0x74",
              "size": 32,
              "description": "MDIOS input data register 22"
            },
            "MDIOS_DINR23": {
              "offset": "0x78",
              "size": 32,
              "description": "MDIOS input data register 23"
            },
            "MDIOS_DINR24": {
              "offset": "0x7C",
              "size": 32,
              "description": "MDIOS input data register 24"
            },
            "MDIOS_DINR25": {
              "offset": "0x80",
              "size": 32,
              "description": "MDIOS input data register 25"
            },
            "MDIOS_DINR26": {
              "offset": "0x84",
              "size": 32,
              "description": "MDIOS input data register 26"
            },
            "MDIOS_DINR27": {
              "offset": "0x88",
              "size": 32,
              "description": "MDIOS input data register 27"
            },
            "MDIOS_DINR28": {
              "offset": "0x8C",
              "size": 32,
              "description": "MDIOS input data register 28"
            },
            "MDIOS_DINR29": {
              "offset": "0x90",
              "size": 32,
              "description": "MDIOS input data register 29"
            },
            "MDIOS_DINR30": {
              "offset": "0x94",
              "size": 32,
              "description": "MDIOS input data register 30"
            },
            "MDIOS_DINR31": {
              "offset": "0x98",
              "size": 32,
              "description": "MDIOS input data register 31"
            },
            "MDIOS_DOUTR0": {
              "offset": "0x9C",
              "size": 32,
              "description": "MDIOS output data register 0"
            },
            "MDIOS_DOUTR1": {
              "offset": "0xA0",
              "size": 32,
              "description": "MDIOS output data register 1"
            },
            "MDIOS_DOUTR2": {
              "offset": "0xA4",
              "size": 32,
              "description": "MDIOS output data register 2"
            },
            "MDIOS_DOUTR3": {
              "offset": "0xA8",
              "size": 32,
              "description": "MDIOS output data register 3"
            },
            "MDIOS_DOUTR4": {
              "offset": "0xAC",
              "size": 32,
              "description": "MDIOS output data register 4"
            },
            "MDIOS_DOUTR5": {
              "offset": "0xB0",
              "size": 32,
              "description": "MDIOS output data register 5"
            },
            "MDIOS_DOUTR6": {
              "offset": "0xB4",
              "size": 32,
              "description": "MDIOS output data register 6"
            },
            "MDIOS_DOUTR7": {
              "offset": "0xB8",
              "size": 32,
              "description": "MDIOS output data register 7"
            },
            "MDIOS_DOUTR8": {
              "offset": "0xBC",
              "size": 32,
              "description": "MDIOS output data register 8"
            },
            "MDIOS_DOUTR9": {
              "offset": "0xC0",
              "size": 32,
              "description": "MDIOS output data register 9"
            },
            "MDIOS_DOUTR10": {
              "offset": "0xC4",
              "size": 32,
              "description": "MDIOS output data register 10"
            },
            "MDIOS_DOUTR11": {
              "offset": "0xC8",
              "size": 32,
              "description": "MDIOS output data register 11"
            },
            "MDIOS_DOUTR12": {
              "offset": "0xCC",
              "size": 32,
              "description": "MDIOS output data register 12"
            },
            "MDIOS_DOUTR13": {
              "offset": "0xD0",
              "size": 32,
              "description": "MDIOS output data register 13"
            },
            "MDIOS_DOUTR14": {
              "offset": "0xD4",
              "size": 32,
              "description": "MDIOS output data register 14"
            },
            "MDIOS_DOUTR15": {
              "offset": "0xD8",
              "size": 32,
              "description": "MDIOS output data register 15"
            },
            "MDIOS_DOUTR16": {
              "offset": "0xDC",
              "size": 32,
              "description": "MDIOS output data register 16"
            },
            "MDIOS_DOUTR17": {
              "offset": "0xE0",
              "size": 32,
              "description": "MDIOS output data register 17"
            },
            "MDIOS_DOUTR18": {
              "offset": "0xE4",
              "size": 32,
              "description": "MDIOS output data register 18"
            },
            "MDIOS_DOUTR19": {
              "offset": "0xE8",
              "size": 32,
              "description": "MDIOS output data register 19"
            },
            "MDIOS_DOUTR20": {
              "offset": "0xEC",
              "size": 32,
              "description": "MDIOS output data register 20"
            },
            "MDIOS_DOUTR21": {
              "offset": "0xF0",
              "size": 32,
              "description": "MDIOS output data register 21"
            },
            "MDIOS_DOUTR22": {
              "offset": "0xF4",
              "size": 32,
              "description": "MDIOS output data register 22"
            },
            "MDIOS_DOUTR23": {
              "offset": "0xF8",
              "size": 32,
              "description": "MDIOS output data register 23"
            },
            "MDIOS_DOUTR24": {
              "offset": "0xFC",
              "size": 32,
              "description": "MDIOS output data register 24"
            },
            "MDIOS_DOUTR25": {
              "offset": "0x100",
              "size": 32,
              "description": "MDIOS output data register 25"
            },
            "MDIOS_DOUTR26": {
              "offset": "0x104",
              "size": 32,
              "description": "MDIOS output data register 26"
            },
            "MDIOS_DOUTR27": {
              "offset": "0x108",
              "size": 32,
              "description": "MDIOS output data register 27"
            },
            "MDIOS_DOUTR28": {
              "offset": "0x10C",
              "size": 32,
              "description": "MDIOS output data register 28"
            },
            "MDIOS_DOUTR29": {
              "offset": "0x110",
              "size": 32,
              "description": "MDIOS output data register 29"
            },
            "MDIOS_DOUTR30": {
              "offset": "0x114",
              "size": 32,
              "description": "MDIOS output data register 30"
            },
            "MDIOS_DOUTR31": {
              "offset": "0x118",
              "size": 32,
              "description": "MDIOS output data register 31"
            }
          },
          "bits": {
            "MDIOS_CR": {
              "EN": {
                "bit": 0,
                "description": "Peripheral enable"
              },
              "WRIE": {
                "bit": 1,
                "description": "Register write interrupt               enable"
              },
              "RDIE": {
                "bit": 2,
                "description": "Register Read Interrupt               Enable"
              },
              "EIE": {
                "bit": 3,
                "description": "Error interrupt enable"
              },
              "DPC": {
                "bit": 7,
                "description": "Disable Preamble Check"
              },
              "PORT_ADDRESS": {
                "bit": 8,
                "description": "Slaves's address",
                "width": 5
              }
            },
            "MDIOS_WRFR": {
              "WRF": {
                "bit": 0,
                "description": "Write flags for MDIO registers 0 to               31",
                "width": 32
              }
            },
            "MDIOS_CWRFR": {
              "CWRF": {
                "bit": 0,
                "description": "Clear the write flag",
                "width": 32
              }
            },
            "MDIOS_RDFR": {
              "RDF": {
                "bit": 0,
                "description": "Read flags for MDIO registers 0 to               31",
                "width": 32
              }
            },
            "MDIOS_CRDFR": {
              "CRDF": {
                "bit": 0,
                "description": "Clear the read flag",
                "width": 32
              }
            },
            "MDIOS_SR": {
              "PERF": {
                "bit": 0,
                "description": "Preamble error flag"
              },
              "SERF": {
                "bit": 1,
                "description": "Start error flag"
              },
              "TERF": {
                "bit": 2,
                "description": "Turnaround error flag"
              }
            },
            "MDIOS_CLRFR": {
              "CPERF": {
                "bit": 0,
                "description": "Clear the preamble error               flag"
              },
              "CSERF": {
                "bit": 1,
                "description": "Clear the start error flag"
              },
              "CTERF": {
                "bit": 2,
                "description": "Clear the turnaround error               flag"
              }
            },
            "MDIOS_DINR0": {
              "DIN0": {
                "bit": 0,
                "description": "Input data received from MDIO Master               during write frames",
                "width": 16
              }
            },
            "MDIOS_DINR1": {
              "DIN1": {
                "bit": 0,
                "description": "Input data received from MDIO Master               during write frames",
                "width": 16
              }
            },
            "MDIOS_DINR2": {
              "DIN2": {
                "bit": 0,
                "description": "Input data received from MDIO Master               during write frames",
                "width": 16
              }
            },
            "MDIOS_DINR3": {
              "DIN3": {
                "bit": 0,
                "description": "Input data received from MDIO Master               during write frames",
                "width": 16
              }
            },
            "MDIOS_DINR4": {
              "DIN4": {
                "bit": 0,
                "description": "Input data received from MDIO Master               during write frames",
                "width": 16
              }
            },
            "MDIOS_DINR5": {
              "DIN5": {
                "bit": 0,
                "description": "Input data received from MDIO Master               during write frames",
                "width": 16
              }
            },
            "MDIOS_DINR6": {
              "DIN6": {
                "bit": 0,
                "description": "Input data received from MDIO Master               during write frames",
                "width": 16
              }
            },
            "MDIOS_DINR7": {
              "DIN7": {
                "bit": 0,
                "description": "Input data received from MDIO Master               during write frames",
                "width": 16
              }
            },
            "MDIOS_DINR8": {
              "DIN8": {
                "bit": 0,
                "description": "Input data received from MDIO Master               during write frames",
                "width": 16
              }
            },
            "MDIOS_DINR9": {
              "DIN9": {
                "bit": 0,
                "description": "Input data received from MDIO Master               during write frames",
                "width": 16
              }
            },
            "MDIOS_DINR10": {
              "DIN10": {
                "bit": 0,
                "description": "Input data received from MDIO Master               during write frames",
                "width": 16
              }
            },
            "MDIOS_DINR11": {
              "DIN11": {
                "bit": 0,
                "description": "Input data received from MDIO Master               during write frames",
                "width": 16
              }
            },
            "MDIOS_DINR12": {
              "DIN12": {
                "bit": 0,
                "description": "Input data received from MDIO Master               during write frames",
                "width": 16
              }
            },
            "MDIOS_DINR13": {
              "DIN13": {
                "bit": 0,
                "description": "Input data received from MDIO Master               during write frames",
                "width": 16
              }
            },
            "MDIOS_DINR14": {
              "DIN14": {
                "bit": 0,
                "description": "Input data received from MDIO Master               during write frames",
                "width": 16
              }
            },
            "MDIOS_DINR15": {
              "DIN15": {
                "bit": 0,
                "description": "Input data received from MDIO Master               during write frames",
                "width": 16
              }
            },
            "MDIOS_DINR16": {
              "DIN16": {
                "bit": 0,
                "description": "Input data received from MDIO Master               during write frames",
                "width": 16
              }
            },
            "MDIOS_DINR17": {
              "DIN17": {
                "bit": 0,
                "description": "Input data received from MDIO Master               during write frames",
                "width": 16
              }
            },
            "MDIOS_DINR18": {
              "DIN18": {
                "bit": 0,
                "description": "Input data received from MDIO Master               during write frames",
                "width": 16
              }
            },
            "MDIOS_DINR19": {
              "DIN19": {
                "bit": 0,
                "description": "Input data received from MDIO Master               during write frames",
                "width": 16
              }
            },
            "MDIOS_DINR20": {
              "DIN20": {
                "bit": 0,
                "description": "Input data received from MDIO Master               during write frames",
                "width": 16
              }
            },
            "MDIOS_DINR21": {
              "DIN21": {
                "bit": 0,
                "description": "Input data received from MDIO Master               during write frames",
                "width": 16
              }
            },
            "MDIOS_DINR22": {
              "DIN22": {
                "bit": 0,
                "description": "Input data received from MDIO Master               during write frames",
                "width": 16
              }
            },
            "MDIOS_DINR23": {
              "DIN23": {
                "bit": 0,
                "description": "Input data received from MDIO Master               during write frames",
                "width": 16
              }
            },
            "MDIOS_DINR24": {
              "DIN24": {
                "bit": 0,
                "description": "Input data received from MDIO Master               during write frames",
                "width": 16
              }
            },
            "MDIOS_DINR25": {
              "DIN25": {
                "bit": 0,
                "description": "Input data received from MDIO Master               during write frames",
                "width": 16
              }
            },
            "MDIOS_DINR26": {
              "DIN26": {
                "bit": 0,
                "description": "Input data received from MDIO Master               during write frames",
                "width": 16
              }
            },
            "MDIOS_DINR27": {
              "DIN27": {
                "bit": 0,
                "description": "Input data received from MDIO Master               during write frames",
                "width": 16
              }
            },
            "MDIOS_DINR28": {
              "DIN28": {
                "bit": 0,
                "description": "Input data received from MDIO Master               during write frames",
                "width": 16
              }
            },
            "MDIOS_DINR29": {
              "DIN29": {
                "bit": 0,
                "description": "Input data received from MDIO Master               during write frames",
                "width": 16
              }
            },
            "MDIOS_DINR30": {
              "DIN30": {
                "bit": 0,
                "description": "Input data received from MDIO Master               during write frames",
                "width": 16
              }
            },
            "MDIOS_DINR31": {
              "DIN31": {
                "bit": 0,
                "description": "Input data received from MDIO Master               during write frames",
                "width": 16
              }
            },
            "MDIOS_DOUTR0": {
              "DOUT0": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during               read frames",
                "width": 16
              }
            },
            "MDIOS_DOUTR1": {
              "DOUT1": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during               read frames",
                "width": 16
              }
            },
            "MDIOS_DOUTR2": {
              "DOUT2": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during               read frames",
                "width": 16
              }
            },
            "MDIOS_DOUTR3": {
              "DOUT3": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during               read frames",
                "width": 16
              }
            },
            "MDIOS_DOUTR4": {
              "DOUT4": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during               read frames",
                "width": 16
              }
            },
            "MDIOS_DOUTR5": {
              "DOUT5": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during               read frames",
                "width": 16
              }
            },
            "MDIOS_DOUTR6": {
              "DOUT6": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during               read frames",
                "width": 16
              }
            },
            "MDIOS_DOUTR7": {
              "DOUT7": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during               read frames",
                "width": 16
              }
            },
            "MDIOS_DOUTR8": {
              "DOUT8": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during               read frames",
                "width": 16
              }
            },
            "MDIOS_DOUTR9": {
              "DOUT9": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during               read frames",
                "width": 16
              }
            },
            "MDIOS_DOUTR10": {
              "DOUT10": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during               read frames",
                "width": 16
              }
            },
            "MDIOS_DOUTR11": {
              "DOUT11": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during               read frames",
                "width": 16
              }
            },
            "MDIOS_DOUTR12": {
              "DOUT12": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during               read frames",
                "width": 16
              }
            },
            "MDIOS_DOUTR13": {
              "DOUT13": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during               read frames",
                "width": 16
              }
            },
            "MDIOS_DOUTR14": {
              "DOUT14": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during               read frames",
                "width": 16
              }
            },
            "MDIOS_DOUTR15": {
              "DOUT15": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during               read frames",
                "width": 16
              }
            },
            "MDIOS_DOUTR16": {
              "DOUT16": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during               read frames",
                "width": 16
              }
            },
            "MDIOS_DOUTR17": {
              "DOUT17": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during               read frames",
                "width": 16
              }
            },
            "MDIOS_DOUTR18": {
              "DOUT18": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during               read frames",
                "width": 16
              }
            },
            "MDIOS_DOUTR19": {
              "DOUT19": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during               read frames",
                "width": 16
              }
            },
            "MDIOS_DOUTR20": {
              "DOUT20": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during               read frames",
                "width": 16
              }
            },
            "MDIOS_DOUTR21": {
              "DOUT21": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during               read frames",
                "width": 16
              }
            },
            "MDIOS_DOUTR22": {
              "DOUT22": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during               read frames",
                "width": 16
              }
            },
            "MDIOS_DOUTR23": {
              "DOUT23": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during               read frames",
                "width": 16
              }
            },
            "MDIOS_DOUTR24": {
              "DOUT24": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during               read frames",
                "width": 16
              }
            },
            "MDIOS_DOUTR25": {
              "DOUT25": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during               read frames",
                "width": 16
              }
            },
            "MDIOS_DOUTR26": {
              "DOUT26": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during               read frames",
                "width": 16
              }
            },
            "MDIOS_DOUTR27": {
              "DOUT27": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during               read frames",
                "width": 16
              }
            },
            "MDIOS_DOUTR28": {
              "DOUT28": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during               read frames",
                "width": 16
              }
            },
            "MDIOS_DOUTR29": {
              "DOUT29": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during               read frames",
                "width": 16
              }
            },
            "MDIOS_DOUTR30": {
              "DOUT30": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during               read frames",
                "width": 16
              }
            },
            "MDIOS_DOUTR31": {
              "DOUT31": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during               read frames",
                "width": 16
              }
            }
          }
        },
        "JPEG": {
          "instances": [
            {
              "name": "JPEG",
              "base": "0x50051000",
              "irq": 108
            }
          ],
          "registers": {
            "JPEG_CONFR0": {
              "offset": "0x00",
              "size": 32,
              "description": "JPEG codec configuration register           0"
            },
            "JPEG_CONFR1": {
              "offset": "0x04",
              "size": 32,
              "description": "JPEG codec configuration register           1"
            },
            "JPEG_CONFR2": {
              "offset": "0x08",
              "size": 32,
              "description": "JPEG codec configuration register           2"
            },
            "JPEG_CONFR3": {
              "offset": "0x0C",
              "size": 32,
              "description": "JPEG codec configuration register           3"
            },
            "JPEG_CONFR4": {
              "offset": "0x10",
              "size": 32,
              "description": "JPEG codec configuration register           4"
            },
            "JPEG_CONFR5": {
              "offset": "0x14",
              "size": 32,
              "description": "JPEG codec configuration register           5"
            },
            "JPEG_CONFR6": {
              "offset": "0x18",
              "size": 32,
              "description": "JPEG codec configuration register           6"
            },
            "JPEG_CONFR7": {
              "offset": "0x1C",
              "size": 32,
              "description": "JPEG codec configuration register           7"
            },
            "JPEG_CR": {
              "offset": "0x30",
              "size": 32,
              "description": "JPEG control register"
            },
            "JPEG_SR": {
              "offset": "0x34",
              "size": 32,
              "description": "JPEG status register"
            },
            "JPEG_CFR": {
              "offset": "0x38",
              "size": 32,
              "description": "JPEG clear flag register"
            },
            "JPEG_DIR": {
              "offset": "0x40",
              "size": 32,
              "description": "JPEG data input register"
            },
            "JPEG_DOR": {
              "offset": "0x44",
              "size": 32,
              "description": "JPEG data output register"
            },
            "QMEM0_0": {
              "offset": "0x50",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM0_1": {
              "offset": "0x54",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM0_2": {
              "offset": "0x58",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM0_3": {
              "offset": "0x5C",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM0_4": {
              "offset": "0x60",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM0_5": {
              "offset": "0x64",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM0_6": {
              "offset": "0x68",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM0_7": {
              "offset": "0x6C",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM0_8": {
              "offset": "0x70",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM0_9": {
              "offset": "0x74",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM0_10": {
              "offset": "0x78",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM0_11": {
              "offset": "0x7C",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM0_12": {
              "offset": "0x80",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM0_13": {
              "offset": "0x84",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM0_14": {
              "offset": "0x88",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM0_15": {
              "offset": "0x8C",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM1_0": {
              "offset": "0x90",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM1_1": {
              "offset": "0x94",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM1_2": {
              "offset": "0x98",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM1_3": {
              "offset": "0x9C",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM1_4": {
              "offset": "0xA0",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM1_5": {
              "offset": "0xA4",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM1_6": {
              "offset": "0xA8",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM1_7": {
              "offset": "0xAC",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM1_8": {
              "offset": "0xB0",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM1_9": {
              "offset": "0xB4",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM1_10": {
              "offset": "0xB8",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM1_11": {
              "offset": "0xBC",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM1_12": {
              "offset": "0xC0",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM1_13": {
              "offset": "0xC4",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM1_14": {
              "offset": "0xC8",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM1_15": {
              "offset": "0xCC",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM2_0": {
              "offset": "0xD0",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM2_1": {
              "offset": "0xD4",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM2_2": {
              "offset": "0xD8",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM2_3": {
              "offset": "0xDC",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM2_4": {
              "offset": "0xE0",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM2_5": {
              "offset": "0xE4",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM2_6": {
              "offset": "0xE8",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM2_7": {
              "offset": "0xEC",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM2_8": {
              "offset": "0xF0",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM2_9": {
              "offset": "0xF4",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM2_10": {
              "offset": "0xF8",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM2_11": {
              "offset": "0xFC",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM2_12": {
              "offset": "0x100",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM2_13": {
              "offset": "0x104",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM2_14": {
              "offset": "0x108",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM2_15": {
              "offset": "0x10C",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM3_0": {
              "offset": "0x110",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM3_1": {
              "offset": "0x114",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM3_2": {
              "offset": "0x118",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM3_3": {
              "offset": "0x11C",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM3_4": {
              "offset": "0x120",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM3_5": {
              "offset": "0x124",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM3_6": {
              "offset": "0x128",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM3_7": {
              "offset": "0x12C",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM3_8": {
              "offset": "0x130",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM3_9": {
              "offset": "0x134",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM3_10": {
              "offset": "0x138",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM3_11": {
              "offset": "0x13C",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM3_12": {
              "offset": "0x140",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM3_13": {
              "offset": "0x144",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM3_14": {
              "offset": "0x148",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "QMEM3_15": {
              "offset": "0x14C",
              "size": 32,
              "description": "JPEG quantization tables"
            },
            "HUFFMIN_0": {
              "offset": "0x150",
              "size": 32,
              "description": "JPEG HuffMin tables"
            },
            "HUFFMIN_1": {
              "offset": "0x154",
              "size": 32,
              "description": "JPEG HuffMin tables"
            },
            "HUFFMIN_2": {
              "offset": "0x158",
              "size": 32,
              "description": "JPEG HuffMin tables"
            },
            "HUFFMIN_3": {
              "offset": "0x15C",
              "size": 32,
              "description": "JPEG HuffMin tables"
            },
            "HUFFMIN_4": {
              "offset": "0x160",
              "size": 32,
              "description": "JPEG HuffMin tables"
            },
            "HUFFMIN_5": {
              "offset": "0x164",
              "size": 32,
              "description": "JPEG HuffMin tables"
            },
            "HUFFMIN_6": {
              "offset": "0x168",
              "size": 32,
              "description": "JPEG HuffMin tables"
            },
            "HUFFMIN_7": {
              "offset": "0x16C",
              "size": 32,
              "description": "JPEG HuffMin tables"
            },
            "HUFFMIN_8": {
              "offset": "0x170",
              "size": 32,
              "description": "JPEG HuffMin tables"
            },
            "HUFFMIN_9": {
              "offset": "0x174",
              "size": 32,
              "description": "JPEG HuffMin tables"
            },
            "HUFFMIN_10": {
              "offset": "0x178",
              "size": 32,
              "description": "JPEG HuffMin tables"
            },
            "HUFFMIN_11": {
              "offset": "0x17C",
              "size": 32,
              "description": "JPEG HuffMin tables"
            },
            "HUFFMIN_12": {
              "offset": "0x180",
              "size": 32,
              "description": "JPEG HuffMin tables"
            },
            "HUFFMIN_13": {
              "offset": "0x184",
              "size": 32,
              "description": "JPEG HuffMin tables"
            },
            "HUFFMIN_14": {
              "offset": "0x188",
              "size": 32,
              "description": "JPEG HuffMin tables"
            },
            "HUFFMIN_15": {
              "offset": "0x18C",
              "size": 32,
              "description": "JPEG HuffMin tables"
            },
            "HUFFBASE0": {
              "offset": "0x190",
              "size": 32,
              "description": "JPEG HuffSymb tables"
            },
            "HUFFBASE1": {
              "offset": "0x194",
              "size": 32,
              "description": "JPEG HuffSymb tables"
            },
            "HUFFBASE2": {
              "offset": "0x198",
              "size": 32,
              "description": "JPEG HuffSymb tables"
            },
            "HUFFBASE3": {
              "offset": "0x19C",
              "size": 32,
              "description": "JPEG HuffSymb tables"
            },
            "HUFFBASE4": {
              "offset": "0x1A0",
              "size": 32,
              "description": "JPEG HuffSymb tables"
            },
            "HUFFBASE5": {
              "offset": "0x1A4",
              "size": 32,
              "description": "JPEG HuffSymb tables"
            },
            "HUFFBASE6": {
              "offset": "0x1A8",
              "size": 32,
              "description": "JPEG HuffSymb tables"
            },
            "HUFFBASE7": {
              "offset": "0x1AC",
              "size": 32,
              "description": "JPEG HuffSymb tables"
            },
            "HUFFBASE8": {
              "offset": "0x1B0",
              "size": 32,
              "description": "JPEG HuffSymb tables"
            },
            "HUFFBASE9": {
              "offset": "0x1B4",
              "size": 32,
              "description": "JPEG HuffSymb tables"
            },
            "HUFFBASE10": {
              "offset": "0x1B8",
              "size": 32,
              "description": "JPEG HuffSymb tables"
            },
            "HUFFBASE11": {
              "offset": "0x1BC",
              "size": 32,
              "description": "JPEG HuffSymb tables"
            },
            "HUFFBASE12": {
              "offset": "0x1C0",
              "size": 32,
              "description": "JPEG HuffSymb tables"
            },
            "HUFFBASE13": {
              "offset": "0x1C4",
              "size": 32,
              "description": "JPEG HuffSymb tables"
            },
            "HUFFBASE14": {
              "offset": "0x1C8",
              "size": 32,
              "description": "JPEG HuffSymb tables"
            },
            "HUFFBASE15": {
              "offset": "0x1CC",
              "size": 32,
              "description": "JPEG HuffSymb tables"
            },
            "HUFFBASE16": {
              "offset": "0x1D0",
              "size": 32,
              "description": "JPEG HuffSymb tables"
            },
            "HUFFBASE17": {
              "offset": "0x1D4",
              "size": 32,
              "description": "JPEG HuffSymb tables"
            },
            "HUFFBASE18": {
              "offset": "0x1D8",
              "size": 32,
              "description": "JPEG HuffSymb tables"
            },
            "HUFFBASE19": {
              "offset": "0x1DC",
              "size": 32,
              "description": "JPEG HuffSymb tables"
            },
            "HUFFBASE20": {
              "offset": "0x1E0",
              "size": 32,
              "description": "JPEG HuffSymb tables"
            },
            "HUFFBASE21": {
              "offset": "0x1E4",
              "size": 32,
              "description": "JPEG HuffSymb tables"
            },
            "HUFFBASE22": {
              "offset": "0x1E8",
              "size": 32,
              "description": "JPEG HuffSymb tables"
            },
            "HUFFBASE23": {
              "offset": "0x1EC",
              "size": 32,
              "description": "JPEG HuffSymb tables"
            },
            "HUFFBASE24": {
              "offset": "0x1F0",
              "size": 32,
              "description": "JPEG HuffSymb tables"
            },
            "HUFFBASE25": {
              "offset": "0x1F4",
              "size": 32,
              "description": "JPEG HuffSymb tables"
            },
            "HUFFBASE26": {
              "offset": "0x1F8",
              "size": 32,
              "description": "JPEG HuffSymb tables"
            },
            "HUFFBASE27": {
              "offset": "0x1FC",
              "size": 32,
              "description": "JPEG HuffSymb tables"
            },
            "HUFFBASE28": {
              "offset": "0x200",
              "size": 32,
              "description": "JPEG HuffSymb tables"
            },
            "HUFFBASE29": {
              "offset": "0x204",
              "size": 32,
              "description": "JPEG HuffSymb tables"
            },
            "HUFFBASE30": {
              "offset": "0x208",
              "size": 32,
              "description": "JPEG HuffSymb tables"
            },
            "HUFFBASE31": {
              "offset": "0x20C",
              "size": 32,
              "description": "JPEG HuffSymb tables"
            },
            "HUFFSYMB0": {
              "offset": "0x210",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB1": {
              "offset": "0x214",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB2": {
              "offset": "0x218",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB3": {
              "offset": "0x21C",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB4": {
              "offset": "0x220",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB5": {
              "offset": "0x224",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB6": {
              "offset": "0x228",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB7": {
              "offset": "0x22C",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB8": {
              "offset": "0x230",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB9": {
              "offset": "0x234",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB10": {
              "offset": "0x238",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB11": {
              "offset": "0x23C",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB12": {
              "offset": "0x240",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB13": {
              "offset": "0x244",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB14": {
              "offset": "0x248",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB15": {
              "offset": "0x24C",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB16": {
              "offset": "0x250",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB17": {
              "offset": "0x254",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB18": {
              "offset": "0x258",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB19": {
              "offset": "0x25C",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB20": {
              "offset": "0x260",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB21": {
              "offset": "0x264",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB22": {
              "offset": "0x268",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB23": {
              "offset": "0x26C",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB24": {
              "offset": "0x270",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB25": {
              "offset": "0x274",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB26": {
              "offset": "0x278",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB27": {
              "offset": "0x27C",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB28": {
              "offset": "0x280",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB29": {
              "offset": "0x284",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB30": {
              "offset": "0x288",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB31": {
              "offset": "0x28C",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB32": {
              "offset": "0x290",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB33": {
              "offset": "0x294",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB34": {
              "offset": "0x298",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB35": {
              "offset": "0x29C",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB36": {
              "offset": "0x2A0",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB37": {
              "offset": "0x2A4",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB38": {
              "offset": "0x2A8",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB39": {
              "offset": "0x2AC",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB40": {
              "offset": "0x2B0",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB41": {
              "offset": "0x2B4",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB42": {
              "offset": "0x2B8",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB43": {
              "offset": "0x2BC",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB44": {
              "offset": "0x2C0",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB45": {
              "offset": "0x2C4",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB46": {
              "offset": "0x2C8",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB47": {
              "offset": "0x2CC",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB48": {
              "offset": "0x2D0",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB49": {
              "offset": "0x2D4",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB50": {
              "offset": "0x2D8",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB51": {
              "offset": "0x2DC",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB52": {
              "offset": "0x2E0",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB53": {
              "offset": "0x2E4",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB54": {
              "offset": "0x2E8",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB55": {
              "offset": "0x2EC",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB56": {
              "offset": "0x2F0",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB57": {
              "offset": "0x2F4",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB58": {
              "offset": "0x2F8",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB59": {
              "offset": "0x2FC",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB60": {
              "offset": "0x300",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB61": {
              "offset": "0x304",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB62": {
              "offset": "0x308",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB63": {
              "offset": "0x30C",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB64": {
              "offset": "0x310",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB65": {
              "offset": "0x314",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB66": {
              "offset": "0x318",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB67": {
              "offset": "0x31C",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB68": {
              "offset": "0x320",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB69": {
              "offset": "0x324",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB70": {
              "offset": "0x328",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB71": {
              "offset": "0x32C",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB72": {
              "offset": "0x330",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB73": {
              "offset": "0x334",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB74": {
              "offset": "0x338",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB75": {
              "offset": "0x33C",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB76": {
              "offset": "0x340",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB77": {
              "offset": "0x344",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB78": {
              "offset": "0x348",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB79": {
              "offset": "0x34C",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB80": {
              "offset": "0x350",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB81": {
              "offset": "0x354",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB82": {
              "offset": "0x358",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "HUFFSYMB83": {
              "offset": "0x35C",
              "size": 32,
              "description": "JPEG HUFFSYMB tables"
            },
            "DHTMEM0": {
              "offset": "0x360",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM2": {
              "offset": "0x364",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM3": {
              "offset": "0x368",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM4": {
              "offset": "0x36C",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM5": {
              "offset": "0x370",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM6": {
              "offset": "0x374",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM7": {
              "offset": "0x378",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM8": {
              "offset": "0x37C",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM9": {
              "offset": "0x380",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM10": {
              "offset": "0x384",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM11": {
              "offset": "0x388",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM12": {
              "offset": "0x38C",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM13": {
              "offset": "0x390",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM14": {
              "offset": "0x394",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM15": {
              "offset": "0x398",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM16": {
              "offset": "0x39C",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM17": {
              "offset": "0x3A0",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM18": {
              "offset": "0x3A4",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM19": {
              "offset": "0x3A8",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM20": {
              "offset": "0x3AC",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM21": {
              "offset": "0x3B0",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM22": {
              "offset": "0x3B4",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM23": {
              "offset": "0x3B8",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM24": {
              "offset": "0x3BC",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM25": {
              "offset": "0x3C0",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM26": {
              "offset": "0x3C4",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM27": {
              "offset": "0x3C8",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM28": {
              "offset": "0x3CC",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM29": {
              "offset": "0x3D0",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM30": {
              "offset": "0x3D4",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM31": {
              "offset": "0x3D8",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM32": {
              "offset": "0x3DC",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM33": {
              "offset": "0x3E0",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM34": {
              "offset": "0x3E4",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM35": {
              "offset": "0x3E8",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM36": {
              "offset": "0x3EC",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM37": {
              "offset": "0x3F0",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM38": {
              "offset": "0x3F4",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM39": {
              "offset": "0x3F8",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM40": {
              "offset": "0x3FC",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM41": {
              "offset": "0x400",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM42": {
              "offset": "0x404",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM43": {
              "offset": "0x408",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM44": {
              "offset": "0x40C",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM45": {
              "offset": "0x410",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM46": {
              "offset": "0x414",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM47": {
              "offset": "0x418",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM48": {
              "offset": "0x41C",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM49": {
              "offset": "0x420",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM50": {
              "offset": "0x424",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM51": {
              "offset": "0x428",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM52": {
              "offset": "0x42C",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM53": {
              "offset": "0x430",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM54": {
              "offset": "0x434",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM55": {
              "offset": "0x438",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM56": {
              "offset": "0x43C",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM57": {
              "offset": "0x440",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM58": {
              "offset": "0x444",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM59": {
              "offset": "0x448",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM60": {
              "offset": "0x44C",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM61": {
              "offset": "0x450",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM62": {
              "offset": "0x454",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM63": {
              "offset": "0x458",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM64": {
              "offset": "0x45C",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM65": {
              "offset": "0x460",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM66": {
              "offset": "0x464",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM67": {
              "offset": "0x468",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM68": {
              "offset": "0x46C",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM69": {
              "offset": "0x470",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM70": {
              "offset": "0x474",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM71": {
              "offset": "0x478",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM72": {
              "offset": "0x47C",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM73": {
              "offset": "0x480",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM74": {
              "offset": "0x484",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM75": {
              "offset": "0x488",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM76": {
              "offset": "0x48C",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM77": {
              "offset": "0x490",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM78": {
              "offset": "0x494",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM79": {
              "offset": "0x498",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM80": {
              "offset": "0x49C",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM81": {
              "offset": "0x4A0",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM82": {
              "offset": "0x4A4",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM83": {
              "offset": "0x4A8",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM84": {
              "offset": "0x4AC",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM85": {
              "offset": "0x4B0",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM86": {
              "offset": "0x4B4",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM87": {
              "offset": "0x4B8",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM88": {
              "offset": "0x4BC",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM89": {
              "offset": "0x4C0",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM90": {
              "offset": "0x4C4",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM91": {
              "offset": "0x4C8",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM92": {
              "offset": "0x4CC",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM93": {
              "offset": "0x4D0",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM94": {
              "offset": "0x4D4",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM95": {
              "offset": "0x4D8",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM96": {
              "offset": "0x4DC",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM97": {
              "offset": "0x4E0",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM98": {
              "offset": "0x4E4",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM99": {
              "offset": "0x4E8",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM100": {
              "offset": "0x4EC",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM101": {
              "offset": "0x4F0",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM102": {
              "offset": "0x4F4",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "DHTMEM103": {
              "offset": "0x4F8",
              "size": 32,
              "description": "JPEG DHTMem tables"
            },
            "HUFFENC_AC0_0": {
              "offset": "0x500",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_1": {
              "offset": "0x504",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_2": {
              "offset": "0x508",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_3": {
              "offset": "0x50C",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_4": {
              "offset": "0x510",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_5": {
              "offset": "0x514",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_6": {
              "offset": "0x518",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_7": {
              "offset": "0x51C",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_8": {
              "offset": "0x520",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_9": {
              "offset": "0x524",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_10": {
              "offset": "0x528",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_11": {
              "offset": "0x52C",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_12": {
              "offset": "0x530",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_13": {
              "offset": "0x534",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_14": {
              "offset": "0x538",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_15": {
              "offset": "0x53C",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_16": {
              "offset": "0x540",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_17": {
              "offset": "0x544",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_18": {
              "offset": "0x548",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_19": {
              "offset": "0x54C",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_20": {
              "offset": "0x550",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_21": {
              "offset": "0x554",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_22": {
              "offset": "0x558",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_23": {
              "offset": "0x55C",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_24": {
              "offset": "0x560",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_25": {
              "offset": "0x564",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_26": {
              "offset": "0x568",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_27": {
              "offset": "0x56C",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_28": {
              "offset": "0x570",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_29": {
              "offset": "0x574",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_30": {
              "offset": "0x578",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_31": {
              "offset": "0x57C",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_32": {
              "offset": "0x580",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_33": {
              "offset": "0x584",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_34": {
              "offset": "0x588",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_35": {
              "offset": "0x58C",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_36": {
              "offset": "0x590",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_37": {
              "offset": "0x594",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_38": {
              "offset": "0x598",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_39": {
              "offset": "0x59C",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_40": {
              "offset": "0x5A0",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_41": {
              "offset": "0x5A4",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_42": {
              "offset": "0x5A8",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_43": {
              "offset": "0x5AC",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_44": {
              "offset": "0x5B0",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_45": {
              "offset": "0x5B4",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_46": {
              "offset": "0x5B8",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_47": {
              "offset": "0x5BC",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_48": {
              "offset": "0x5C0",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_49": {
              "offset": "0x5C4",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_50": {
              "offset": "0x5C8",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_51": {
              "offset": "0x5CC",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_52": {
              "offset": "0x5D0",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_53": {
              "offset": "0x5D4",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_54": {
              "offset": "0x5D8",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_55": {
              "offset": "0x5DC",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_56": {
              "offset": "0x5E0",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_57": {
              "offset": "0x5E4",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_58": {
              "offset": "0x5E8",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_59": {
              "offset": "0x5EC",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_60": {
              "offset": "0x5F0",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_61": {
              "offset": "0x5F4",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_62": {
              "offset": "0x5F8",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_63": {
              "offset": "0x5FC",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_64": {
              "offset": "0x600",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_65": {
              "offset": "0x604",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_66": {
              "offset": "0x608",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_67": {
              "offset": "0x60C",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_68": {
              "offset": "0x610",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_69": {
              "offset": "0x614",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_70": {
              "offset": "0x618",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_71": {
              "offset": "0x61C",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_72": {
              "offset": "0x620",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_73": {
              "offset": "0x624",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_74": {
              "offset": "0x628",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_75": {
              "offset": "0x62C",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_76": {
              "offset": "0x630",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_77": {
              "offset": "0x634",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_78": {
              "offset": "0x638",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_79": {
              "offset": "0x63C",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_80": {
              "offset": "0x640",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_81": {
              "offset": "0x644",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_82": {
              "offset": "0x648",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_83": {
              "offset": "0x64C",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_84": {
              "offset": "0x650",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_85": {
              "offset": "0x654",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_86": {
              "offset": "0x658",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC0_87": {
              "offset": "0x65C",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           0"
            },
            "HUFFENC_AC1_0": {
              "offset": "0x660",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_1": {
              "offset": "0x664",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_2": {
              "offset": "0x668",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_3": {
              "offset": "0x66C",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_4": {
              "offset": "0x670",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_5": {
              "offset": "0x674",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_6": {
              "offset": "0x678",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_7": {
              "offset": "0x67C",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_8": {
              "offset": "0x680",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_9": {
              "offset": "0x684",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_10": {
              "offset": "0x688",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_11": {
              "offset": "0x68C",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_12": {
              "offset": "0x690",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_13": {
              "offset": "0x694",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_14": {
              "offset": "0x698",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_15": {
              "offset": "0x69C",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_16": {
              "offset": "0x6A0",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_17": {
              "offset": "0x6A4",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_18": {
              "offset": "0x6A8",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_19": {
              "offset": "0x6AC",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_20": {
              "offset": "0x6B0",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_21": {
              "offset": "0x6B4",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_22": {
              "offset": "0x6B8",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_23": {
              "offset": "0x6BC",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_24": {
              "offset": "0x6C0",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_25": {
              "offset": "0x6C4",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_26": {
              "offset": "0x6C8",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_27": {
              "offset": "0x6CC",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_28": {
              "offset": "0x6D0",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_29": {
              "offset": "0x6D4",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_30": {
              "offset": "0x6D8",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_31": {
              "offset": "0x6DC",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_32": {
              "offset": "0x6E0",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_33": {
              "offset": "0x6E4",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_34": {
              "offset": "0x6E8",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_35": {
              "offset": "0x6EC",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_36": {
              "offset": "0x6F0",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_37": {
              "offset": "0x6F4",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_38": {
              "offset": "0x6F8",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_39": {
              "offset": "0x6FC",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_40": {
              "offset": "0x700",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_41": {
              "offset": "0x704",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_42": {
              "offset": "0x708",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_43": {
              "offset": "0x70C",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_44": {
              "offset": "0x710",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_45": {
              "offset": "0x714",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_46": {
              "offset": "0x718",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_47": {
              "offset": "0x71C",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_48": {
              "offset": "0x720",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_49": {
              "offset": "0x724",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_50": {
              "offset": "0x728",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_51": {
              "offset": "0x72C",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_52": {
              "offset": "0x730",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_53": {
              "offset": "0x734",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_54": {
              "offset": "0x738",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_55": {
              "offset": "0x73C",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_56": {
              "offset": "0x740",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_57": {
              "offset": "0x744",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_58": {
              "offset": "0x748",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_59": {
              "offset": "0x74C",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_60": {
              "offset": "0x750",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_61": {
              "offset": "0x754",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_62": {
              "offset": "0x758",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_63": {
              "offset": "0x75C",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_64": {
              "offset": "0x760",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_65": {
              "offset": "0x764",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_66": {
              "offset": "0x768",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_67": {
              "offset": "0x76C",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_68": {
              "offset": "0x770",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_69": {
              "offset": "0x774",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_70": {
              "offset": "0x778",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_71": {
              "offset": "0x77C",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_72": {
              "offset": "0x780",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_73": {
              "offset": "0x784",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_74": {
              "offset": "0x788",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_75": {
              "offset": "0x78C",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_76": {
              "offset": "0x790",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_77": {
              "offset": "0x794",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_78": {
              "offset": "0x798",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_79": {
              "offset": "0x79C",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_80": {
              "offset": "0x7A0",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_81": {
              "offset": "0x7A4",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_82": {
              "offset": "0x7A8",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_83": {
              "offset": "0x7AC",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_84": {
              "offset": "0x7B0",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_85": {
              "offset": "0x7B4",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_86": {
              "offset": "0x7B8",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_AC1_87": {
              "offset": "0x7BC",
              "size": 32,
              "description": "JPEG encoder, AC Huffman table           1"
            },
            "HUFFENC_DC0_0": {
              "offset": "0x7C0",
              "size": 32,
              "description": "JPEG encoder, DC Huffman table           0"
            },
            "HUFFENC_DC0_1": {
              "offset": "0x7C4",
              "size": 32,
              "description": "JPEG encoder, DC Huffman table           0"
            },
            "HUFFENC_DC0_2": {
              "offset": "0x7C8",
              "size": 32,
              "description": "JPEG encoder, DC Huffman table           0"
            },
            "HUFFENC_DC0_3": {
              "offset": "0x7CC",
              "size": 32,
              "description": "JPEG encoder, DC Huffman table           0"
            },
            "HUFFENC_DC0_4": {
              "offset": "0x7D0",
              "size": 32,
              "description": "JPEG encoder, DC Huffman table           0"
            },
            "HUFFENC_DC0_5": {
              "offset": "0x7D4",
              "size": 32,
              "description": "JPEG encoder, DC Huffman table           0"
            },
            "HUFFENC_DC0_6": {
              "offset": "0x7D8",
              "size": 32,
              "description": "JPEG encoder, DC Huffman table           0"
            },
            "HUFFENC_DC0_7": {
              "offset": "0x7DC",
              "size": 32,
              "description": "JPEG encoder, DC Huffman table           0"
            },
            "HUFFENC_DC1_0": {
              "offset": "0x7E0",
              "size": 32,
              "description": "JPEG encoder, DC Huffman table           1"
            },
            "HUFFENC_DC1_1": {
              "offset": "0x7E4",
              "size": 32,
              "description": "JPEG encoder, DC Huffman table           1"
            },
            "HUFFENC_DC1_2": {
              "offset": "0x7E8",
              "size": 32,
              "description": "JPEG encoder, DC Huffman table           1"
            },
            "HUFFENC_DC1_3": {
              "offset": "0x7EC",
              "size": 32,
              "description": "JPEG encoder, DC Huffman table           1"
            },
            "HUFFENC_DC1_4": {
              "offset": "0x7F0",
              "size": 32,
              "description": "JPEG encoder, DC Huffman table           1"
            },
            "HUFFENC_DC1_5": {
              "offset": "0x7F4",
              "size": 32,
              "description": "JPEG encoder, DC Huffman table           1"
            },
            "HUFFENC_DC1_6": {
              "offset": "0x7F8",
              "size": 32,
              "description": "JPEG encoder, DC Huffman table           1"
            },
            "HUFFENC_DC1_7": {
              "offset": "0x7FC",
              "size": 32,
              "description": "JPEG encoder, DC Huffman table           1"
            }
          },
          "bits": {
            "JPEG_CONFR0": {
              "START": {
                "bit": 0,
                "description": "Start"
              }
            },
            "JPEG_CONFR1": {
              "NF": {
                "bit": 0,
                "description": "Number of color components",
                "width": 2
              },
              "DE": {
                "bit": 3,
                "description": "Decoding Enable"
              },
              "COLORSPACE": {
                "bit": 4,
                "description": "Color Space",
                "width": 2
              },
              "NS": {
                "bit": 6,
                "description": "Number of components for               Scan",
                "width": 2
              },
              "HDR": {
                "bit": 8,
                "description": "Header Processing"
              },
              "YSIZE": {
                "bit": 16,
                "description": "Y Size",
                "width": 16
              }
            },
            "JPEG_CONFR2": {
              "NMCU": {
                "bit": 0,
                "description": "Number of MCU",
                "width": 26
              }
            },
            "JPEG_CONFR3": {
              "XSIZE": {
                "bit": 16,
                "description": "X size",
                "width": 16
              }
            },
            "JPEG_CONFR4": {
              "HD": {
                "bit": 0,
                "description": "Huffman DC"
              },
              "HA": {
                "bit": 1,
                "description": "Huffman AC"
              },
              "QT": {
                "bit": 2,
                "description": "Quantization Table",
                "width": 2
              },
              "NB": {
                "bit": 4,
                "description": "Number of Block",
                "width": 4
              },
              "VSF": {
                "bit": 8,
                "description": "Vertical Sampling Factor",
                "width": 4
              },
              "HSF": {
                "bit": 12,
                "description": "Horizontal Sampling Factor",
                "width": 4
              }
            },
            "JPEG_CONFR5": {
              "HD": {
                "bit": 0,
                "description": "Huffman DC"
              },
              "HA": {
                "bit": 1,
                "description": "Huffman AC"
              },
              "QT": {
                "bit": 2,
                "description": "Quantization Table",
                "width": 2
              },
              "NB": {
                "bit": 4,
                "description": "Number of Block",
                "width": 4
              },
              "VSF": {
                "bit": 8,
                "description": "Vertical Sampling Factor",
                "width": 4
              },
              "HSF": {
                "bit": 12,
                "description": "Horizontal Sampling Factor",
                "width": 4
              }
            },
            "JPEG_CONFR6": {
              "HD": {
                "bit": 0,
                "description": "Huffman DC"
              },
              "HA": {
                "bit": 1,
                "description": "Huffman AC"
              },
              "QT": {
                "bit": 2,
                "description": "Quantization Table",
                "width": 2
              },
              "NB": {
                "bit": 4,
                "description": "Number of Block",
                "width": 4
              },
              "VSF": {
                "bit": 8,
                "description": "Vertical Sampling Factor",
                "width": 4
              },
              "HSF": {
                "bit": 12,
                "description": "Horizontal Sampling Factor",
                "width": 4
              }
            },
            "JPEG_CONFR7": {
              "HD": {
                "bit": 0,
                "description": "Huffman DC"
              },
              "HA": {
                "bit": 1,
                "description": "Huffman AC"
              },
              "QT": {
                "bit": 2,
                "description": "Quantization Table",
                "width": 2
              },
              "NB": {
                "bit": 4,
                "description": "Number of Block",
                "width": 4
              },
              "VSF": {
                "bit": 8,
                "description": "Vertical Sampling Factor",
                "width": 4
              },
              "HSF": {
                "bit": 12,
                "description": "Horizontal Sampling Factor",
                "width": 4
              }
            },
            "JPEG_CR": {
              "JCEN": {
                "bit": 0,
                "description": "JPEG Core Enable"
              },
              "IFTIE": {
                "bit": 1,
                "description": "Input FIFO Threshold Interrupt               Enable"
              },
              "IFNFIE": {
                "bit": 2,
                "description": "Input FIFO Not Full Interrupt               Enable"
              },
              "OFTIE": {
                "bit": 3,
                "description": "Output FIFO Threshold Interrupt               Enable"
              },
              "OFNEIE": {
                "bit": 4,
                "description": "Output FIFO Not Empty Interrupt               Enable"
              },
              "EOCIE": {
                "bit": 5,
                "description": "End of Conversion Interrupt               Enable"
              },
              "HPDIE": {
                "bit": 6,
                "description": "Header Parsing Done Interrupt               Enable"
              },
              "IDMAEN": {
                "bit": 11,
                "description": "Input DMA Enable"
              },
              "ODMAEN": {
                "bit": 12,
                "description": "Output DMA Enable"
              },
              "IFF": {
                "bit": 13,
                "description": "Input FIFO Flush"
              },
              "OFF": {
                "bit": 14,
                "description": "Output FIFO Flush"
              }
            },
            "JPEG_SR": {
              "IFTF": {
                "bit": 1,
                "description": "Input FIFO Threshold Flag"
              },
              "IFNFF": {
                "bit": 2,
                "description": "Input FIFO Not Full Flag"
              },
              "OFTF": {
                "bit": 3,
                "description": "Output FIFO Threshold Flag"
              },
              "OFNEF": {
                "bit": 4,
                "description": "Output FIFO Not Empty Flag"
              },
              "EOCF": {
                "bit": 5,
                "description": "End of Conversion Flag"
              },
              "HPDF": {
                "bit": 6,
                "description": "Header Parsing Done Flag"
              },
              "COF": {
                "bit": 7,
                "description": "Codec Operation Flag"
              }
            },
            "JPEG_CFR": {
              "CEOCF": {
                "bit": 5,
                "description": "Clear End of Conversion               Flag"
              },
              "CHPDF": {
                "bit": 6,
                "description": "Clear Header Parsing Done               Flag"
              }
            },
            "JPEG_DIR": {
              "DATAIN": {
                "bit": 0,
                "description": "Data Input FIFO",
                "width": 32
              }
            },
            "JPEG_DOR": {
              "DATAOUT": {
                "bit": 0,
                "description": "Data Output FIFO",
                "width": 32
              }
            },
            "QMEM0_0": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM0_1": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM0_2": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM0_3": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM0_4": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM0_5": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM0_6": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM0_7": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM0_8": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM0_9": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM0_10": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM0_11": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM0_12": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM0_13": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM0_14": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM0_15": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM1_0": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM1_1": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM1_2": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM1_3": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM1_4": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM1_5": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM1_6": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM1_7": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM1_8": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM1_9": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM1_10": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM1_11": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM1_12": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM1_13": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM1_14": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM1_15": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM2_0": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM2_1": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM2_2": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM2_3": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM2_4": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM2_5": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM2_6": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM2_7": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM2_8": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM2_9": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM2_10": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM2_11": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM2_12": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM2_13": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM2_14": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM2_15": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM3_0": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM3_1": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM3_2": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM3_3": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM3_4": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM3_5": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM3_6": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM3_7": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM3_8": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM3_9": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM3_10": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM3_11": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM3_12": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM3_13": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM3_14": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "QMEM3_15": {
              "QMem_RAM": {
                "bit": 0,
                "description": "QMem RAM",
                "width": 32
              }
            },
            "HUFFMIN_0": {
              "HuffMin_RAM": {
                "bit": 0,
                "description": "HuffMin RAM",
                "width": 32
              }
            },
            "HUFFMIN_1": {
              "HuffMin_RAM": {
                "bit": 0,
                "description": "HuffMin RAM",
                "width": 32
              }
            },
            "HUFFMIN_2": {
              "HuffMin_RAM": {
                "bit": 0,
                "description": "HuffMin RAM",
                "width": 32
              }
            },
            "HUFFMIN_3": {
              "HuffMin_RAM": {
                "bit": 0,
                "description": "HuffMin RAM",
                "width": 32
              }
            },
            "HUFFMIN_4": {
              "HuffMin_RAM": {
                "bit": 0,
                "description": "HuffMin RAM",
                "width": 32
              }
            },
            "HUFFMIN_5": {
              "HuffMin_RAM": {
                "bit": 0,
                "description": "HuffMin RAM",
                "width": 32
              }
            },
            "HUFFMIN_6": {
              "HuffMin_RAM": {
                "bit": 0,
                "description": "HuffMin RAM",
                "width": 32
              }
            },
            "HUFFMIN_7": {
              "HuffMin_RAM": {
                "bit": 0,
                "description": "HuffMin RAM",
                "width": 32
              }
            },
            "HUFFMIN_8": {
              "HuffMin_RAM": {
                "bit": 0,
                "description": "HuffMin RAM",
                "width": 32
              }
            },
            "HUFFMIN_9": {
              "HuffMin_RAM": {
                "bit": 0,
                "description": "HuffMin RAM",
                "width": 32
              }
            },
            "HUFFMIN_10": {
              "HuffMin_RAM": {
                "bit": 0,
                "description": "HuffMin RAM",
                "width": 32
              }
            },
            "HUFFMIN_11": {
              "HuffMin_RAM": {
                "bit": 0,
                "description": "HuffMin RAM",
                "width": 32
              }
            },
            "HUFFMIN_12": {
              "HuffMin_RAM": {
                "bit": 0,
                "description": "HuffMin RAM",
                "width": 32
              }
            },
            "HUFFMIN_13": {
              "HuffMin_RAM": {
                "bit": 0,
                "description": "HuffMin RAM",
                "width": 32
              }
            },
            "HUFFMIN_14": {
              "HuffMin_RAM": {
                "bit": 0,
                "description": "HuffMin RAM",
                "width": 32
              }
            },
            "HUFFMIN_15": {
              "HuffMin_RAM": {
                "bit": 0,
                "description": "HuffMin RAM",
                "width": 32
              }
            },
            "HUFFBASE0": {
              "HuffBase_RAM_0": {
                "bit": 0,
                "description": "HuffBase RAM",
                "width": 9
              },
              "HuffBase_RAM_1": {
                "bit": 16,
                "description": "HuffBase RAM",
                "width": 9
              }
            },
            "HUFFBASE1": {
              "HuffBase_RAM_0": {
                "bit": 0,
                "description": "HuffBase RAM",
                "width": 9
              },
              "HuffBase_RAM_1": {
                "bit": 16,
                "description": "HuffBase RAM",
                "width": 9
              }
            },
            "HUFFBASE2": {
              "HuffBase_RAM_0": {
                "bit": 0,
                "description": "HuffBase RAM",
                "width": 9
              },
              "HuffBase_RAM_1": {
                "bit": 16,
                "description": "HuffBase RAM",
                "width": 9
              }
            },
            "HUFFBASE3": {
              "HuffBase_RAM_0": {
                "bit": 0,
                "description": "HuffBase RAM",
                "width": 9
              },
              "HuffBase_RAM_1": {
                "bit": 16,
                "description": "HuffBase RAM",
                "width": 9
              }
            },
            "HUFFBASE4": {
              "HuffBase_RAM_0": {
                "bit": 0,
                "description": "HuffBase RAM",
                "width": 9
              },
              "HuffBase_RAM_1": {
                "bit": 16,
                "description": "HuffBase RAM",
                "width": 9
              }
            },
            "HUFFBASE5": {
              "HuffBase_RAM_0": {
                "bit": 0,
                "description": "HuffBase RAM",
                "width": 9
              },
              "HuffBase_RAM_1": {
                "bit": 16,
                "description": "HuffBase RAM",
                "width": 9
              }
            },
            "HUFFBASE6": {
              "HuffBase_RAM_0": {
                "bit": 0,
                "description": "HuffBase RAM",
                "width": 9
              },
              "HuffBase_RAM_1": {
                "bit": 16,
                "description": "HuffBase RAM",
                "width": 9
              }
            },
            "HUFFBASE7": {
              "HuffBase_RAM_0": {
                "bit": 0,
                "description": "HuffBase RAM",
                "width": 9
              },
              "HuffBase_RAM_1": {
                "bit": 16,
                "description": "HuffBase RAM",
                "width": 9
              }
            },
            "HUFFBASE8": {
              "HuffBase_RAM_0": {
                "bit": 0,
                "description": "HuffBase RAM",
                "width": 9
              },
              "HuffBase_RAM_1": {
                "bit": 16,
                "description": "HuffBase RAM",
                "width": 9
              }
            },
            "HUFFBASE9": {
              "HuffBase_RAM_0": {
                "bit": 0,
                "description": "HuffBase RAM",
                "width": 9
              },
              "HuffBase_RAM_1": {
                "bit": 16,
                "description": "HuffBase RAM",
                "width": 9
              }
            },
            "HUFFBASE10": {
              "HuffBase_RAM_0": {
                "bit": 0,
                "description": "HuffBase RAM",
                "width": 9
              },
              "HuffBase_RAM_1": {
                "bit": 16,
                "description": "HuffBase RAM",
                "width": 9
              }
            },
            "HUFFBASE11": {
              "HuffBase_RAM_0": {
                "bit": 0,
                "description": "HuffBase RAM",
                "width": 9
              },
              "HuffBase_RAM_1": {
                "bit": 16,
                "description": "HuffBase RAM",
                "width": 9
              }
            },
            "HUFFBASE12": {
              "HuffBase_RAM_0": {
                "bit": 0,
                "description": "HuffBase RAM",
                "width": 9
              },
              "HuffBase_RAM_1": {
                "bit": 16,
                "description": "HuffBase RAM",
                "width": 9
              }
            },
            "HUFFBASE13": {
              "HuffBase_RAM_0": {
                "bit": 0,
                "description": "HuffBase RAM",
                "width": 9
              },
              "HuffBase_RAM_1": {
                "bit": 16,
                "description": "HuffBase RAM",
                "width": 9
              }
            },
            "HUFFBASE14": {
              "HuffBase_RAM_0": {
                "bit": 0,
                "description": "HuffBase RAM",
                "width": 9
              },
              "HuffBase_RAM_1": {
                "bit": 16,
                "description": "HuffBase RAM",
                "width": 9
              }
            },
            "HUFFBASE15": {
              "HuffBase_RAM_0": {
                "bit": 0,
                "description": "HuffBase RAM",
                "width": 9
              },
              "HuffBase_RAM_1": {
                "bit": 16,
                "description": "HuffBase RAM",
                "width": 9
              }
            },
            "HUFFBASE16": {
              "HuffBase_RAM_0": {
                "bit": 0,
                "description": "HuffBase RAM",
                "width": 9
              },
              "HuffBase_RAM_1": {
                "bit": 16,
                "description": "HuffBase RAM",
                "width": 9
              }
            },
            "HUFFBASE17": {
              "HuffBase_RAM_0": {
                "bit": 0,
                "description": "HuffBase RAM",
                "width": 9
              },
              "HuffBase_RAM_1": {
                "bit": 16,
                "description": "HuffBase RAM",
                "width": 9
              }
            },
            "HUFFBASE18": {
              "HuffBase_RAM_0": {
                "bit": 0,
                "description": "HuffBase RAM",
                "width": 9
              },
              "HuffBase_RAM_1": {
                "bit": 16,
                "description": "HuffBase RAM",
                "width": 9
              }
            },
            "HUFFBASE19": {
              "HuffBase_RAM_0": {
                "bit": 0,
                "description": "HuffBase RAM",
                "width": 9
              },
              "HuffBase_RAM_1": {
                "bit": 16,
                "description": "HuffBase RAM",
                "width": 9
              }
            },
            "HUFFBASE20": {
              "HuffBase_RAM_0": {
                "bit": 0,
                "description": "HuffBase RAM",
                "width": 9
              },
              "HuffBase_RAM_1": {
                "bit": 16,
                "description": "HuffBase RAM",
                "width": 9
              }
            },
            "HUFFBASE21": {
              "HuffBase_RAM_0": {
                "bit": 0,
                "description": "HuffBase RAM",
                "width": 9
              },
              "HuffBase_RAM_1": {
                "bit": 16,
                "description": "HuffBase RAM",
                "width": 9
              }
            },
            "HUFFBASE22": {
              "HuffBase_RAM_0": {
                "bit": 0,
                "description": "HuffBase RAM",
                "width": 9
              },
              "HuffBase_RAM_1": {
                "bit": 16,
                "description": "HuffBase RAM",
                "width": 9
              }
            },
            "HUFFBASE23": {
              "HuffBase_RAM_0": {
                "bit": 0,
                "description": "HuffBase RAM",
                "width": 9
              },
              "HuffBase_RAM_1": {
                "bit": 16,
                "description": "HuffBase RAM",
                "width": 9
              }
            },
            "HUFFBASE24": {
              "HuffBase_RAM_0": {
                "bit": 0,
                "description": "HuffBase RAM",
                "width": 9
              },
              "HuffBase_RAM_1": {
                "bit": 16,
                "description": "HuffBase RAM",
                "width": 9
              }
            },
            "HUFFBASE25": {
              "HuffBase_RAM_0": {
                "bit": 0,
                "description": "HuffBase RAM",
                "width": 9
              },
              "HuffBase_RAM_1": {
                "bit": 16,
                "description": "HuffBase RAM",
                "width": 9
              }
            },
            "HUFFBASE26": {
              "HuffBase_RAM_0": {
                "bit": 0,
                "description": "HuffBase RAM",
                "width": 9
              },
              "HuffBase_RAM_1": {
                "bit": 16,
                "description": "HuffBase RAM",
                "width": 9
              }
            },
            "HUFFBASE27": {
              "HuffBase_RAM_0": {
                "bit": 0,
                "description": "HuffBase RAM",
                "width": 9
              },
              "HuffBase_RAM_1": {
                "bit": 16,
                "description": "HuffBase RAM",
                "width": 9
              }
            },
            "HUFFBASE28": {
              "HuffBase_RAM_0": {
                "bit": 0,
                "description": "HuffBase RAM",
                "width": 9
              },
              "HuffBase_RAM_1": {
                "bit": 16,
                "description": "HuffBase RAM",
                "width": 9
              }
            },
            "HUFFBASE29": {
              "HuffBase_RAM_0": {
                "bit": 0,
                "description": "HuffBase RAM",
                "width": 9
              },
              "HuffBase_RAM_1": {
                "bit": 16,
                "description": "HuffBase RAM",
                "width": 9
              }
            },
            "HUFFBASE30": {
              "HuffBase_RAM_0": {
                "bit": 0,
                "description": "HuffBase RAM",
                "width": 9
              },
              "HuffBase_RAM_1": {
                "bit": 16,
                "description": "HuffBase RAM",
                "width": 9
              }
            },
            "HUFFBASE31": {
              "HuffBase_RAM_0": {
                "bit": 0,
                "description": "HuffBase RAM",
                "width": 9
              },
              "HuffBase_RAM_1": {
                "bit": 16,
                "description": "HuffBase RAM",
                "width": 9
              }
            },
            "HUFFSYMB0": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB1": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB2": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB3": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB4": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB5": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB6": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB7": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB8": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB9": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB10": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB11": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB12": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB13": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB14": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB15": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB16": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB17": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB18": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB19": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB20": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB21": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB22": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB23": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB24": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB25": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB26": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB27": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB28": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB29": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB30": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB31": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB32": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB33": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB34": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB35": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB36": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB37": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB38": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB39": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB40": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB41": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB42": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB43": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB44": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB45": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB46": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB47": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB48": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB49": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB50": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB51": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB52": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB53": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB54": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB55": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB56": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB57": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB58": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB59": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB60": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB61": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB62": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB63": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB64": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB65": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB66": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB67": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB68": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB69": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB70": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB71": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB72": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB73": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB74": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB75": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB76": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB77": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB78": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB79": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB80": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB81": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB82": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "HUFFSYMB83": {
              "HuffSymb_RAM": {
                "bit": 0,
                "description": "DHTSymb RAM",
                "width": 32
              }
            },
            "DHTMEM0": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM2": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM3": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM4": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM5": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM6": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM7": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM8": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM9": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM10": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM11": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM12": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM13": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM14": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM15": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM16": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM17": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM18": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM19": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM20": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM21": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM22": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM23": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM24": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM25": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM26": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM27": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM28": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM29": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM30": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM31": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM32": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM33": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM34": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM35": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM36": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM37": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM38": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM39": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM40": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM41": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM42": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM43": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM44": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM45": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM46": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM47": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM48": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM49": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM50": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM51": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM52": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM53": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM54": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM55": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM56": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM57": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM58": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM59": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM60": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM61": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM62": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM63": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM64": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM65": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM66": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM67": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM68": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM69": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM70": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM71": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM72": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM73": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM74": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM75": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM76": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM77": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM78": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM79": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM80": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM81": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM82": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM83": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM84": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM85": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM86": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM87": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM88": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM89": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM90": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM91": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM92": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM93": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM94": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM95": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM96": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM97": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM98": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM99": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM100": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM101": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM102": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "DHTMEM103": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_0": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_1": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_2": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_3": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_4": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_5": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_6": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_7": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_8": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_9": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_10": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_11": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_12": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_13": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_14": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_15": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_16": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_17": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_18": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_19": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_20": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_21": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_22": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_23": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_24": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_25": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_26": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_27": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_28": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_29": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_30": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_31": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_32": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_33": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_34": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_35": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_36": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_37": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_38": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_39": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_40": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_41": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_42": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_43": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_44": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_45": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_46": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_47": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_48": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_49": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_50": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_51": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_52": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_53": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_54": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_55": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_56": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_57": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_58": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_59": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_60": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_61": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_62": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_63": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_64": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_65": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_66": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_67": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_68": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_69": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_70": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_71": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_72": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_73": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_74": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_75": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_76": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_77": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_78": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_79": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_80": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_81": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_82": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_83": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_84": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_85": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_86": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC0_87": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_0": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_1": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_2": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_3": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_4": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_5": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_6": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_7": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_8": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_9": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_10": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_11": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_12": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_13": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_14": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_15": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_16": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_17": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_18": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_19": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_20": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_21": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_22": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_23": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_24": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_25": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_26": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_27": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_28": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_29": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_30": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_31": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_32": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_33": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_34": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_35": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_36": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_37": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_38": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_39": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_40": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_41": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_42": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_43": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_44": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_45": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_46": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_47": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_48": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_49": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_50": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_51": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_52": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_53": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_54": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_55": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_56": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_57": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_58": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_59": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_60": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_61": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_62": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_63": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_64": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_65": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_66": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_67": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_68": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_69": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_70": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_71": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_72": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_73": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_74": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_75": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_76": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_77": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_78": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_79": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_80": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_81": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_82": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_83": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_84": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_85": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_86": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_AC1_87": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_DC0_0": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_DC0_1": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_DC0_2": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_DC0_3": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_DC0_4": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_DC0_5": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_DC0_6": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_DC0_7": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_DC1_0": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_DC1_1": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_DC1_2": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_DC1_3": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_DC1_4": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_DC1_5": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_DC1_6": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            },
            "HUFFENC_DC1_7": {
              "DHTMem_RAM": {
                "bit": 0,
                "description": "DHTMem RAM",
                "width": 32
              }
            }
          }
        },
        "DFSDM1": {
          "instances": [
            {
              "name": "DFSDM1",
              "base": "0x40017400",
              "irq": 99
            }
          ],
          "registers": {
            "DFSDM_CHCFG0R1": {
              "offset": "0x00",
              "size": 32,
              "description": "DFSDM channel configuration 0 register           1"
            },
            "DFSDM_CHCFG1R1": {
              "offset": "0x20",
              "size": 32,
              "description": "DFSDM channel configuration 1 register           1"
            },
            "DFSDM_CHCFG2R1": {
              "offset": "0x40",
              "size": 32,
              "description": "DFSDM channel configuration 2 register           1"
            },
            "DFSDM_CHCFG3R1": {
              "offset": "0x60",
              "size": 32,
              "description": "DFSDM channel configuration 3 register           1"
            },
            "DFSDM_CHCFG4R1": {
              "offset": "0x80",
              "size": 32,
              "description": "DFSDM channel configuration 4 register           1"
            },
            "DFSDM_CHCFG5R1": {
              "offset": "0xA0",
              "size": 32,
              "description": "DFSDM channel configuration 5 register           1"
            },
            "DFSDM_CHCFG6R1": {
              "offset": "0xC0",
              "size": 32,
              "description": "DFSDM channel configuration 6 register           1"
            },
            "DFSDM_CHCFG7R1": {
              "offset": "0xE0",
              "size": 32,
              "description": "DFSDM channel configuration 7 register           1"
            },
            "DFSDM_CHCFG0R2": {
              "offset": "0x04",
              "size": 32,
              "description": "DFSDM channel configuration 0 register           2"
            },
            "DFSDM_CHCFG1R2": {
              "offset": "0x24",
              "size": 32,
              "description": "DFSDM channel configuration 1 register           2"
            },
            "DFSDM_CHCFG2R2": {
              "offset": "0x44",
              "size": 32,
              "description": "DFSDM channel configuration 2 register           2"
            },
            "DFSDM_CHCFG3R2": {
              "offset": "0x64",
              "size": 32,
              "description": "DFSDM channel configuration 3 register           2"
            },
            "DFSDM_CHCFG4R2": {
              "offset": "0x84",
              "size": 32,
              "description": "DFSDM channel configuration 4 register           2"
            },
            "DFSDM_CHCFG5R2": {
              "offset": "0xA4",
              "size": 32,
              "description": "DFSDM channel configuration 5 register           2"
            },
            "DFSDM_CHCFG6R2": {
              "offset": "0xC4",
              "size": 32,
              "description": "DFSDM channel configuration 6 register           2"
            },
            "DFSDM_CHCFG7R2": {
              "offset": "0xE4",
              "size": 32,
              "description": "DFSDM channel configuration 7 register           2"
            },
            "DFSDM_AWSCD0R": {
              "offset": "0x08",
              "size": 32,
              "description": "DFSDM analog watchdog and short-circuit           detector register"
            },
            "DFSDM_AWSCD1R": {
              "offset": "0x28",
              "size": 32,
              "description": "DFSDM analog watchdog and short-circuit           detector register"
            },
            "DFSDM_AWSCD2R": {
              "offset": "0x48",
              "size": 32,
              "description": "DFSDM analog watchdog and short-circuit           detector register"
            },
            "DFSDM_AWSCD3R": {
              "offset": "0x68",
              "size": 32,
              "description": "DFSDM analog watchdog and short-circuit           detector register"
            },
            "DFSDM_AWSCD4R": {
              "offset": "0x88",
              "size": 32,
              "description": "DFSDM analog watchdog and short-circuit           detector register"
            },
            "DFSDM_AWSCD5R": {
              "offset": "0xA8",
              "size": 32,
              "description": "DFSDM analog watchdog and short-circuit           detector register"
            },
            "DFSDM_AWSCD6R": {
              "offset": "0xC8",
              "size": 32,
              "description": "DFSDM analog watchdog and short-circuit           detector register"
            },
            "DFSDM_AWSCD7R": {
              "offset": "0xE8",
              "size": 32,
              "description": "DFSDM analog watchdog and short-circuit           detector register"
            },
            "DFSDM_CHWDAT0R": {
              "offset": "0x0C",
              "size": 32,
              "description": "DFSDM channel watchdog filter data           register"
            },
            "DFSDM_CHWDAT1R": {
              "offset": "0x2C",
              "size": 32,
              "description": "DFSDM channel watchdog filter data           register"
            },
            "DFSDM_CHWDAT2R": {
              "offset": "0x4C",
              "size": 32,
              "description": "DFSDM channel watchdog filter data           register"
            },
            "DFSDM_CHWDAT3R": {
              "offset": "0x6C",
              "size": 32,
              "description": "DFSDM channel watchdog filter data           register"
            },
            "DFSDM_CHWDAT4R": {
              "offset": "0x8C",
              "size": 32,
              "description": "DFSDM channel watchdog filter data           register"
            },
            "DFSDM_CHWDAT5R": {
              "offset": "0xAC",
              "size": 32,
              "description": "DFSDM channel watchdog filter data           register"
            },
            "DFSDM_CHWDAT6R": {
              "offset": "0xCC",
              "size": 32,
              "description": "DFSDM channel watchdog filter data           register"
            },
            "DFSDM_CHWDAT7R": {
              "offset": "0xEC",
              "size": 32,
              "description": "DFSDM channel watchdog filter data           register"
            },
            "DFSDM_CHDATIN0R": {
              "offset": "0x10",
              "size": 32,
              "description": "DFSDM channel data input           register"
            },
            "DFSDM_CHDATIN1R": {
              "offset": "0x30",
              "size": 32,
              "description": "DFSDM channel data input           register"
            },
            "DFSDM_CHDATIN2R": {
              "offset": "0x50",
              "size": 32,
              "description": "DFSDM channel data input           register"
            },
            "DFSDM_CHDATIN3R": {
              "offset": "0x70",
              "size": 32,
              "description": "DFSDM channel data input           register"
            },
            "DFSDM_CHDATIN4R": {
              "offset": "0x90",
              "size": 32,
              "description": "DFSDM channel data input           register"
            },
            "DFSDM_CHDATIN5R": {
              "offset": "0xB0",
              "size": 32,
              "description": "DFSDM channel data input           register"
            },
            "DFSDM_CHDATIN6R": {
              "offset": "0xD0",
              "size": 32,
              "description": "DFSDM channel data input           register"
            },
            "DFSDM_CHDATIN7R": {
              "offset": "0xF0",
              "size": 32,
              "description": "DFSDM channel data input           register"
            },
            "DFSDM0_CR1": {
              "offset": "0x100",
              "size": 32,
              "description": "DFSDM control register 1"
            },
            "DFSDM1_CR1": {
              "offset": "0x180",
              "size": 32,
              "description": "DFSDM control register 1"
            },
            "DFSDM2_CR1": {
              "offset": "0x200",
              "size": 32,
              "description": "DFSDM control register 1"
            },
            "DFSDM3_CR1": {
              "offset": "0x380",
              "size": 32,
              "description": "DFSDM control register 1"
            },
            "DFSDM0_CR2": {
              "offset": "0x104",
              "size": 32,
              "description": "DFSDM control register 2"
            },
            "DFSDM1_CR2": {
              "offset": "0x184",
              "size": 32,
              "description": "DFSDM control register 2"
            },
            "DFSDM2_CR2": {
              "offset": "0x204",
              "size": 32,
              "description": "DFSDM control register 2"
            },
            "DFSDM3_CR2": {
              "offset": "0x384",
              "size": 32,
              "description": "DFSDM control register 2"
            },
            "DFSDM0_ISR": {
              "offset": "0x108",
              "size": 32,
              "description": "DFSDM interrupt and status           register"
            },
            "DFSDM1_ISR": {
              "offset": "0x188",
              "size": 32,
              "description": "DFSDM interrupt and status           register"
            },
            "DFSDM2_ISR": {
              "offset": "0x208",
              "size": 32,
              "description": "DFSDM interrupt and status           register"
            },
            "DFSDM3_ISR": {
              "offset": "0x388",
              "size": 32,
              "description": "DFSDM interrupt and status           register"
            },
            "DFSDM0_ICR": {
              "offset": "0x10C",
              "size": 32,
              "description": "DFSDM interrupt flag clear           register"
            },
            "DFSDM1_ICR": {
              "offset": "0x18C",
              "size": 32,
              "description": "DFSDM interrupt flag clear           register"
            },
            "DFSDM2_ICR": {
              "offset": "0x20C",
              "size": 32,
              "description": "DFSDM interrupt flag clear           register"
            },
            "DFSDM3_ICR": {
              "offset": "0x38C",
              "size": 32,
              "description": "DFSDM interrupt flag clear           register"
            },
            "DFSDM0_JCHGR": {
              "offset": "0x110",
              "size": 32,
              "description": "DFSDM injected channel group selection           register"
            },
            "DFSDM1_JCHGR": {
              "offset": "0x190",
              "size": 32,
              "description": "DFSDM injected channel group selection           register"
            },
            "DFSDM2_JCHGR": {
              "offset": "0x210",
              "size": 32,
              "description": "DFSDM injected channel group selection           register"
            },
            "DFSDM3_JCHGR": {
              "offset": "0x310",
              "size": 32,
              "description": "DFSDM injected channel group selection           register"
            },
            "DFSDM0_FCR": {
              "offset": "0x114",
              "size": 32,
              "description": "DFSDM filter control register"
            },
            "DFSDM1_FCR": {
              "offset": "0x194",
              "size": 32,
              "description": "DFSDM filter control register"
            },
            "DFSDM2_FCR": {
              "offset": "0x214",
              "size": 32,
              "description": "DFSDM filter control register"
            },
            "DFSDM3_FCR": {
              "offset": "0x314",
              "size": 32,
              "description": "DFSDM filter control register"
            },
            "DFSDM0_JDATAR": {
              "offset": "0x118",
              "size": 32,
              "description": "DFSDM data register for injected           group"
            },
            "DFSDM1_JDATAR": {
              "offset": "0x198",
              "size": 32,
              "description": "DFSDM data register for injected           group"
            },
            "DFSDM2_JDATAR": {
              "offset": "0x218",
              "size": 32,
              "description": "DFSDM data register for injected           group"
            },
            "DFSDM3_JDATAR": {
              "offset": "0x318",
              "size": 32,
              "description": "DFSDM data register for injected           group"
            },
            "DFSDM0_RDATAR": {
              "offset": "0x11C",
              "size": 32,
              "description": "DFSDM data register for the regular           channel"
            },
            "DFSDM1_RDATAR": {
              "offset": "0x198",
              "size": 32,
              "description": "DFSDM data register for the regular           channel"
            },
            "DFSDM2_RDATAR": {
              "offset": "0x218",
              "size": 32,
              "description": "DFSDM data register for the regular           channel"
            },
            "DFSDM3_RDATAR": {
              "offset": "0x318",
              "size": 32,
              "description": "DFSDM data register for the regular           channel"
            },
            "DFSDM0_AWHTR": {
              "offset": "0x120",
              "size": 32,
              "description": "DFSDM analog watchdog high threshold           register"
            },
            "DFSDM1_AWHTR": {
              "offset": "0x1A0",
              "size": 32,
              "description": "DFSDM analog watchdog high threshold           register"
            },
            "DFSDM2_AWHTR": {
              "offset": "0x220",
              "size": 32,
              "description": "DFSDM analog watchdog high threshold           register"
            },
            "DFSDM3_AWHTR": {
              "offset": "0x2A0",
              "size": 32,
              "description": "DFSDM analog watchdog high threshold           register"
            },
            "DFSDM0_AWLTR": {
              "offset": "0x124",
              "size": 32,
              "description": "DFSDM analog watchdog low threshold           register"
            },
            "DFSDM1_AWLTR": {
              "offset": "0x1A4",
              "size": 32,
              "description": "DFSDM analog watchdog low threshold           register"
            },
            "DFSDM2_AWLTR": {
              "offset": "0x224",
              "size": 32,
              "description": "DFSDM analog watchdog low threshold           register"
            },
            "DFSDM3_AWLTR": {
              "offset": "0x2A4",
              "size": 32,
              "description": "DFSDM analog watchdog low threshold           register"
            },
            "DFSDM0_AWSR": {
              "offset": "0x128",
              "size": 32,
              "description": "DFSDM analog watchdog status           register"
            },
            "DFSDM1_AWSR": {
              "offset": "0x1A8",
              "size": 32,
              "description": "DFSDM analog watchdog status           register"
            },
            "DFSDM2_AWSR": {
              "offset": "0x228",
              "size": 32,
              "description": "DFSDM analog watchdog status           register"
            },
            "DFSDM3_AWSR": {
              "offset": "0x2A8",
              "size": 32,
              "description": "DFSDM analog watchdog status           register"
            },
            "DFSDM0_AWCFR": {
              "offset": "0x12C",
              "size": 32,
              "description": "DFSDM analog watchdog clear flag           register"
            },
            "DFSDM1_AWCFR": {
              "offset": "0x1AC",
              "size": 32,
              "description": "DFSDM analog watchdog clear flag           register"
            },
            "DFSDM2_AWCFR": {
              "offset": "0x22C",
              "size": 32,
              "description": "DFSDM analog watchdog clear flag           register"
            },
            "DFSDM3_AWCFR": {
              "offset": "0x2AC",
              "size": 32,
              "description": "DFSDM analog watchdog clear flag           register"
            },
            "DFSDM0_EXMAX": {
              "offset": "0x130",
              "size": 32,
              "description": "DFSDM Extremes detector maximum           register"
            },
            "DFSDM1_EXMAX": {
              "offset": "0x1B0",
              "size": 32,
              "description": "DFSDM Extremes detector maximum           register"
            },
            "DFSDM2_EXMAX": {
              "offset": "0x230",
              "size": 32,
              "description": "DFSDM Extremes detector maximum           register"
            },
            "DFSDM3_EXMAX": {
              "offset": "0x2B0",
              "size": 32,
              "description": "DFSDM Extremes detector maximum           register"
            },
            "DFSDM0_EXMIN": {
              "offset": "0x134",
              "size": 32,
              "description": "DFSDM Extremes detector minimum           register"
            },
            "DFSDM1_EXMIN": {
              "offset": "0x1B4",
              "size": 32,
              "description": "DFSDM Extremes detector minimum           register"
            },
            "DFSDM2_EXMIN": {
              "offset": "0x234",
              "size": 32,
              "description": "DFSDM Extremes detector minimum           register"
            },
            "DFSDM3_EXMIN": {
              "offset": "0x2B4",
              "size": 32,
              "description": "DFSDM Extremes detector minimum           register"
            },
            "DFSDM0_CNVTIMR": {
              "offset": "0x138",
              "size": 32,
              "description": "DFSDM conversion timer           register"
            },
            "DFSDM1_CNVTIMR": {
              "offset": "0x1B8",
              "size": 32,
              "description": "DFSDM conversion timer           register"
            },
            "DFSDM2_CNVTIMR": {
              "offset": "0x238",
              "size": 32,
              "description": "DFSDM conversion timer           register"
            },
            "DFSDM3_CNVTIMR": {
              "offset": "0x2B8",
              "size": 32,
              "description": "DFSDM conversion timer           register"
            }
          },
          "bits": {
            "DFSDM_CHCFG0R1": {
              "SITP": {
                "bit": 0,
                "description": "Serial interface type for channel               0",
                "width": 2
              },
              "SPICKSEL": {
                "bit": 2,
                "description": "SPI clock select for channel               0",
                "width": 2
              },
              "SCDEN": {
                "bit": 5,
                "description": "Short-circuit detector enable on channel               0"
              },
              "CKABEN": {
                "bit": 6,
                "description": "Clock absence detector enable on channel               0"
              },
              "CHEN": {
                "bit": 7,
                "description": "Channel 0 enable"
              },
              "CHINSEL": {
                "bit": 8,
                "description": "Channel inputs selection"
              },
              "DATMPX": {
                "bit": 12,
                "description": "Input data multiplexer for channel               0",
                "width": 2
              },
              "DATPACK": {
                "bit": 14,
                "description": "Data packing mode in DFSDM_CHDATINyR               register",
                "width": 2
              },
              "CKOUTDIV": {
                "bit": 16,
                "description": "Output serial clock               divider",
                "width": 8
              },
              "CKOUTSRC": {
                "bit": 30,
                "description": "Output serial clock source               selection"
              },
              "DFSDMEN": {
                "bit": 31,
                "description": "Global enable for DFSDM               interface"
              }
            },
            "DFSDM_CHCFG1R1": {
              "SITP": {
                "bit": 0,
                "description": "Serial interface type for channel               1",
                "width": 2
              },
              "SPICKSEL": {
                "bit": 2,
                "description": "SPI clock select for channel               1",
                "width": 2
              },
              "SCDEN": {
                "bit": 5,
                "description": "Short-circuit detector enable on channel               1"
              },
              "CKABEN": {
                "bit": 6,
                "description": "Clock absence detector enable on channel               1"
              },
              "CHEN": {
                "bit": 7,
                "description": "Channel 1 enable"
              },
              "CHINSEL": {
                "bit": 8,
                "description": "Channel inputs selection"
              },
              "DATMPX": {
                "bit": 12,
                "description": "Input data multiplexer for channel               1",
                "width": 2
              },
              "DATPACK": {
                "bit": 14,
                "description": "Data packing mode in DFSDM_CHDATINyR               register",
                "width": 2
              },
              "CKOUTDIV": {
                "bit": 16,
                "description": "Output serial clock               divider",
                "width": 8
              },
              "CKOUTSRC": {
                "bit": 30,
                "description": "Output serial clock source               selection"
              },
              "DFSDMEN": {
                "bit": 31,
                "description": "Global enable for DFSDM               interface"
              }
            },
            "DFSDM_CHCFG2R1": {
              "SITP": {
                "bit": 0,
                "description": "Serial interface type for channel               2",
                "width": 2
              },
              "SPICKSEL": {
                "bit": 2,
                "description": "SPI clock select for channel               2",
                "width": 2
              },
              "SCDEN": {
                "bit": 5,
                "description": "Short-circuit detector enable on channel               2"
              },
              "CKABEN": {
                "bit": 6,
                "description": "Clock absence detector enable on channel               2"
              },
              "CHEN": {
                "bit": 7,
                "description": "Channel 2 enable"
              },
              "CHINSEL": {
                "bit": 8,
                "description": "Channel inputs selection"
              },
              "DATMPX": {
                "bit": 12,
                "description": "Input data multiplexer for channel               2",
                "width": 2
              },
              "DATPACK": {
                "bit": 14,
                "description": "Data packing mode in DFSDM_CHDATINyR               register",
                "width": 2
              },
              "CKOUTDIV": {
                "bit": 16,
                "description": "Output serial clock               divider",
                "width": 8
              },
              "CKOUTSRC": {
                "bit": 30,
                "description": "Output serial clock source               selection"
              },
              "DFSDMEN": {
                "bit": 31,
                "description": "Global enable for DFSDM               interface"
              }
            },
            "DFSDM_CHCFG3R1": {
              "SITP": {
                "bit": 0,
                "description": "Serial interface type for channel               3",
                "width": 2
              },
              "SPICKSEL": {
                "bit": 2,
                "description": "SPI clock select for channel               3",
                "width": 2
              },
              "SCDEN": {
                "bit": 5,
                "description": "Short-circuit detector enable on channel               3"
              },
              "CKABEN": {
                "bit": 6,
                "description": "Clock absence detector enable on channel               3"
              },
              "CHEN": {
                "bit": 7,
                "description": "Channel 3 enable"
              },
              "CHINSEL": {
                "bit": 8,
                "description": "Channel inputs selection"
              },
              "DATMPX": {
                "bit": 12,
                "description": "Input data multiplexer for channel               3",
                "width": 2
              },
              "DATPACK": {
                "bit": 14,
                "description": "Data packing mode in DFSDM_CHDATINyR               register",
                "width": 2
              },
              "CKOUTDIV": {
                "bit": 16,
                "description": "Output serial clock               divider",
                "width": 8
              },
              "CKOUTSRC": {
                "bit": 30,
                "description": "Output serial clock source               selection"
              },
              "DFSDMEN": {
                "bit": 31,
                "description": "Global enable for DFSDM               interface"
              }
            },
            "DFSDM_CHCFG4R1": {
              "SITP": {
                "bit": 0,
                "description": "Serial interface type for channel               4",
                "width": 2
              },
              "SPICKSEL": {
                "bit": 2,
                "description": "SPI clock select for channel               4",
                "width": 2
              },
              "SCDEN": {
                "bit": 5,
                "description": "Short-circuit detector enable on channel               4"
              },
              "CKABEN": {
                "bit": 6,
                "description": "Clock absence detector enable on channel               4"
              },
              "CHEN": {
                "bit": 7,
                "description": "Channel 4 enable"
              },
              "CHINSEL": {
                "bit": 8,
                "description": "Channel inputs selection"
              },
              "DATMPX": {
                "bit": 12,
                "description": "Input data multiplexer for channel               4",
                "width": 2
              },
              "DATPACK": {
                "bit": 14,
                "description": "Data packing mode in DFSDM_CHDATINyR               register",
                "width": 2
              },
              "CKOUTDIV": {
                "bit": 16,
                "description": "Output serial clock               divider",
                "width": 8
              },
              "CKOUTSRC": {
                "bit": 30,
                "description": "Output serial clock source               selection"
              },
              "DFSDMEN": {
                "bit": 31,
                "description": "Global enable for DFSDM               interface"
              }
            },
            "DFSDM_CHCFG5R1": {
              "SITP": {
                "bit": 0,
                "description": "Serial interface type for channel               5",
                "width": 2
              },
              "SPICKSEL": {
                "bit": 2,
                "description": "SPI clock select for channel               5",
                "width": 2
              },
              "SCDEN": {
                "bit": 5,
                "description": "Short-circuit detector enable on channel               5"
              },
              "CKABEN": {
                "bit": 6,
                "description": "Clock absence detector enable on channel               5"
              },
              "CHEN": {
                "bit": 7,
                "description": "Channel 5 enable"
              },
              "CHINSEL": {
                "bit": 8,
                "description": "Channel inputs selection"
              },
              "DATMPX": {
                "bit": 12,
                "description": "Input data multiplexer for channel               5",
                "width": 2
              },
              "DATPACK": {
                "bit": 14,
                "description": "Data packing mode in DFSDM_CHDATINyR               register",
                "width": 2
              },
              "CKOUTDIV": {
                "bit": 16,
                "description": "Output serial clock               divider",
                "width": 8
              },
              "CKOUTSRC": {
                "bit": 30,
                "description": "Output serial clock source               selection"
              },
              "DFSDMEN": {
                "bit": 31,
                "description": "Global enable for DFSDM               interface"
              }
            },
            "DFSDM_CHCFG6R1": {
              "SITP": {
                "bit": 0,
                "description": "Serial interface type for channel               6",
                "width": 2
              },
              "SPICKSEL": {
                "bit": 2,
                "description": "SPI clock select for channel               6",
                "width": 2
              },
              "SCDEN": {
                "bit": 5,
                "description": "Short-circuit detector enable on channel               6"
              },
              "CKABEN": {
                "bit": 6,
                "description": "Clock absence detector enable on channel               6"
              },
              "CHEN": {
                "bit": 7,
                "description": "Channel 6 enable"
              },
              "CHINSEL": {
                "bit": 8,
                "description": "Channel inputs selection"
              },
              "DATMPX": {
                "bit": 12,
                "description": "Input data multiplexer for channel               6",
                "width": 2
              },
              "DATPACK": {
                "bit": 14,
                "description": "Data packing mode in DFSDM_CHDATINyR               register",
                "width": 2
              },
              "CKOUTDIV": {
                "bit": 16,
                "description": "Output serial clock               divider",
                "width": 8
              },
              "CKOUTSRC": {
                "bit": 30,
                "description": "Output serial clock source               selection"
              },
              "DFSDMEN": {
                "bit": 31,
                "description": "Global enable for DFSDM               interface"
              }
            },
            "DFSDM_CHCFG7R1": {
              "SITP": {
                "bit": 0,
                "description": "Serial interface type for channel               7",
                "width": 2
              },
              "SPICKSEL": {
                "bit": 2,
                "description": "SPI clock select for channel               7",
                "width": 2
              },
              "SCDEN": {
                "bit": 5,
                "description": "Short-circuit detector enable on channel               7"
              },
              "CKABEN": {
                "bit": 6,
                "description": "Clock absence detector enable on channel               7"
              },
              "CHEN": {
                "bit": 7,
                "description": "Channel 7 enable"
              },
              "CHINSEL": {
                "bit": 8,
                "description": "Channel inputs selection"
              },
              "DATMPX": {
                "bit": 12,
                "description": "Input data multiplexer for channel               7",
                "width": 2
              },
              "DATPACK": {
                "bit": 14,
                "description": "Data packing mode in DFSDM_CHDATINyR               register",
                "width": 2
              },
              "CKOUTDIV": {
                "bit": 16,
                "description": "Output serial clock               divider",
                "width": 8
              },
              "CKOUTSRC": {
                "bit": 30,
                "description": "Output serial clock source               selection"
              },
              "DFSDMEN": {
                "bit": 31,
                "description": "Global enable for DFSDM               interface"
              }
            },
            "DFSDM_CHCFG0R2": {
              "DTRBS": {
                "bit": 3,
                "description": "Data right bit-shift for channel               0",
                "width": 5
              },
              "OFFSET": {
                "bit": 8,
                "description": "24-bit calibration offset for channel               0",
                "width": 24
              }
            },
            "DFSDM_CHCFG1R2": {
              "DTRBS": {
                "bit": 3,
                "description": "Data right bit-shift for channel               1",
                "width": 5
              },
              "OFFSET": {
                "bit": 8,
                "description": "24-bit calibration offset for channel               1",
                "width": 24
              }
            },
            "DFSDM_CHCFG2R2": {
              "DTRBS": {
                "bit": 3,
                "description": "Data right bit-shift for channel               2",
                "width": 5
              },
              "OFFSET": {
                "bit": 8,
                "description": "24-bit calibration offset for channel               2",
                "width": 24
              }
            },
            "DFSDM_CHCFG3R2": {
              "DTRBS": {
                "bit": 3,
                "description": "Data right bit-shift for channel               3",
                "width": 5
              },
              "OFFSET": {
                "bit": 8,
                "description": "24-bit calibration offset for channel               3",
                "width": 24
              }
            },
            "DFSDM_CHCFG4R2": {
              "DTRBS": {
                "bit": 3,
                "description": "Data right bit-shift for channel               4",
                "width": 5
              },
              "OFFSET": {
                "bit": 8,
                "description": "24-bit calibration offset for channel               4",
                "width": 24
              }
            },
            "DFSDM_CHCFG5R2": {
              "DTRBS": {
                "bit": 3,
                "description": "Data right bit-shift for channel               5",
                "width": 5
              },
              "OFFSET": {
                "bit": 8,
                "description": "24-bit calibration offset for channel               5",
                "width": 24
              }
            },
            "DFSDM_CHCFG6R2": {
              "DTRBS": {
                "bit": 3,
                "description": "Data right bit-shift for channel               6",
                "width": 5
              },
              "OFFSET": {
                "bit": 8,
                "description": "24-bit calibration offset for channel               6",
                "width": 24
              }
            },
            "DFSDM_CHCFG7R2": {
              "DTRBS": {
                "bit": 3,
                "description": "Data right bit-shift for channel               7",
                "width": 5
              },
              "OFFSET": {
                "bit": 8,
                "description": "24-bit calibration offset for channel               7",
                "width": 24
              }
            },
            "DFSDM_AWSCD0R": {
              "SCDT": {
                "bit": 0,
                "description": "short-circuit detector threshold for               channel 0",
                "width": 8
              },
              "BKSCD": {
                "bit": 12,
                "description": "Break signal assignment for               short-circuit detector on channel 0",
                "width": 4
              },
              "AWFOSR": {
                "bit": 16,
                "description": "Analog watchdog filter oversampling               ratio (decimation rate) on channel 0",
                "width": 5
              },
              "AWFORD": {
                "bit": 22,
                "description": "Analog watchdog Sinc filter order on               channel 0",
                "width": 2
              }
            },
            "DFSDM_AWSCD1R": {
              "SCDT": {
                "bit": 0,
                "description": "short-circuit detector threshold for               channel 1",
                "width": 8
              },
              "BKSCD": {
                "bit": 12,
                "description": "Break signal assignment for               short-circuit detector on channel 1",
                "width": 4
              },
              "AWFOSR": {
                "bit": 16,
                "description": "Analog watchdog filter oversampling               ratio (decimation rate) on channel 1",
                "width": 5
              },
              "AWFORD": {
                "bit": 22,
                "description": "Analog watchdog Sinc filter order on               channel 1",
                "width": 2
              }
            },
            "DFSDM_AWSCD2R": {
              "SCDT": {
                "bit": 0,
                "description": "short-circuit detector threshold for               channel 2",
                "width": 8
              },
              "BKSCD": {
                "bit": 12,
                "description": "Break signal assignment for               short-circuit detector on channel 2",
                "width": 4
              },
              "AWFOSR": {
                "bit": 16,
                "description": "Analog watchdog filter oversampling               ratio (decimation rate) on channel 2",
                "width": 5
              },
              "AWFORD": {
                "bit": 22,
                "description": "Analog watchdog Sinc filter order on               channel 2",
                "width": 2
              }
            },
            "DFSDM_AWSCD3R": {
              "SCDT": {
                "bit": 0,
                "description": "short-circuit detector threshold for               channel 3",
                "width": 8
              },
              "BKSCD": {
                "bit": 12,
                "description": "Break signal assignment for               short-circuit detector on channel 3",
                "width": 4
              },
              "AWFOSR": {
                "bit": 16,
                "description": "Analog watchdog filter oversampling               ratio (decimation rate) on channel 3",
                "width": 5
              },
              "AWFORD": {
                "bit": 22,
                "description": "Analog watchdog Sinc filter order on               channel 3",
                "width": 2
              }
            },
            "DFSDM_AWSCD4R": {
              "SCDT": {
                "bit": 0,
                "description": "short-circuit detector threshold for               channel 4",
                "width": 8
              },
              "BKSCD": {
                "bit": 12,
                "description": "Break signal assignment for               short-circuit detector on channel 4",
                "width": 4
              },
              "AWFOSR": {
                "bit": 16,
                "description": "Analog watchdog filter oversampling               ratio (decimation rate) on channel 4",
                "width": 5
              },
              "AWFORD": {
                "bit": 22,
                "description": "Analog watchdog Sinc filter order on               channel 4",
                "width": 2
              }
            },
            "DFSDM_AWSCD5R": {
              "SCDT": {
                "bit": 0,
                "description": "short-circuit detector threshold for               channel 5",
                "width": 8
              },
              "BKSCD": {
                "bit": 12,
                "description": "Break signal assignment for               short-circuit detector on channel 5",
                "width": 4
              },
              "AWFOSR": {
                "bit": 16,
                "description": "Analog watchdog filter oversampling               ratio (decimation rate) on channel 5",
                "width": 5
              },
              "AWFORD": {
                "bit": 22,
                "description": "Analog watchdog Sinc filter order on               channel 5",
                "width": 2
              }
            },
            "DFSDM_AWSCD6R": {
              "SCDT": {
                "bit": 0,
                "description": "short-circuit detector threshold for               channel 6",
                "width": 8
              },
              "BKSCD": {
                "bit": 12,
                "description": "Break signal assignment for               short-circuit detector on channel 6",
                "width": 4
              },
              "AWFOSR": {
                "bit": 16,
                "description": "Analog watchdog filter oversampling               ratio (decimation rate) on channel 6",
                "width": 5
              },
              "AWFORD": {
                "bit": 22,
                "description": "Analog watchdog Sinc filter order on               channel 6",
                "width": 2
              }
            },
            "DFSDM_AWSCD7R": {
              "SCDT": {
                "bit": 0,
                "description": "short-circuit detector threshold for               channel 7",
                "width": 8
              },
              "BKSCD": {
                "bit": 12,
                "description": "Break signal assignment for               short-circuit detector on channel 7",
                "width": 4
              },
              "AWFOSR": {
                "bit": 16,
                "description": "Analog watchdog filter oversampling               ratio (decimation rate) on channel 7",
                "width": 5
              },
              "AWFORD": {
                "bit": 22,
                "description": "Analog watchdog Sinc filter order on               channel 7",
                "width": 2
              }
            },
            "DFSDM_CHWDAT0R": {
              "WDATA": {
                "bit": 0,
                "description": "Input channel y watchdog               data",
                "width": 16
              }
            },
            "DFSDM_CHWDAT1R": {
              "WDATA": {
                "bit": 0,
                "description": "Input channel y watchdog               data",
                "width": 16
              }
            },
            "DFSDM_CHWDAT2R": {
              "WDATA": {
                "bit": 0,
                "description": "Input channel y watchdog               data",
                "width": 16
              }
            },
            "DFSDM_CHWDAT3R": {
              "WDATA": {
                "bit": 0,
                "description": "Input channel y watchdog               data",
                "width": 16
              }
            },
            "DFSDM_CHWDAT4R": {
              "WDATA": {
                "bit": 0,
                "description": "Input channel y watchdog               data",
                "width": 16
              }
            },
            "DFSDM_CHWDAT5R": {
              "WDATA": {
                "bit": 0,
                "description": "Input channel y watchdog               data",
                "width": 16
              }
            },
            "DFSDM_CHWDAT6R": {
              "WDATA": {
                "bit": 0,
                "description": "Input channel y watchdog               data",
                "width": 16
              }
            },
            "DFSDM_CHWDAT7R": {
              "WDATA": {
                "bit": 0,
                "description": "Input channel y watchdog               data",
                "width": 16
              }
            },
            "DFSDM_CHDATIN0R": {
              "INDAT0": {
                "bit": 0,
                "description": "Input data for channel 0",
                "width": 16
              },
              "INDAT1": {
                "bit": 16,
                "description": "Input data for channel 1",
                "width": 16
              }
            },
            "DFSDM_CHDATIN1R": {
              "INDAT0": {
                "bit": 0,
                "description": "Input data for channel 1",
                "width": 16
              },
              "INDAT1": {
                "bit": 16,
                "description": "Input data for channel 2",
                "width": 16
              }
            },
            "DFSDM_CHDATIN2R": {
              "INDAT0": {
                "bit": 0,
                "description": "Input data for channel 2",
                "width": 16
              },
              "INDAT1": {
                "bit": 16,
                "description": "Input data for channel 3",
                "width": 16
              }
            },
            "DFSDM_CHDATIN3R": {
              "INDAT0": {
                "bit": 0,
                "description": "Input data for channel 3",
                "width": 16
              },
              "INDAT1": {
                "bit": 16,
                "description": "Input data for channel 4",
                "width": 16
              }
            },
            "DFSDM_CHDATIN4R": {
              "INDAT0": {
                "bit": 0,
                "description": "Input data for channel 4",
                "width": 16
              },
              "INDAT1": {
                "bit": 16,
                "description": "Input data for channel 5",
                "width": 16
              }
            },
            "DFSDM_CHDATIN5R": {
              "INDAT0": {
                "bit": 0,
                "description": "Input data for channel 5",
                "width": 16
              },
              "INDAT1": {
                "bit": 16,
                "description": "Input data for channel 6",
                "width": 16
              }
            },
            "DFSDM_CHDATIN6R": {
              "INDAT0": {
                "bit": 0,
                "description": "Input data for channel 6",
                "width": 16
              },
              "INDAT1": {
                "bit": 16,
                "description": "Input data for channel 7",
                "width": 16
              }
            },
            "DFSDM_CHDATIN7R": {
              "INDAT0": {
                "bit": 0,
                "description": "Input data for channel 7",
                "width": 16
              },
              "INDAT1": {
                "bit": 16,
                "description": "Input data for channel 8",
                "width": 16
              }
            },
            "DFSDM0_CR1": {
              "DFEN": {
                "bit": 0,
                "description": "DFSDM enable"
              },
              "JSWSTART": {
                "bit": 1,
                "description": "Start a conversion of the injected group               of channels"
              },
              "JSYNC": {
                "bit": 3,
                "description": "Launch an injected conversion               synchronously with the DFSDM0 JSWSTART               trigger"
              },
              "JSCAN": {
                "bit": 4,
                "description": "Scanning conversion mode for injected               conversions"
              },
              "JDMAEN": {
                "bit": 5,
                "description": "DMA channel enabled to read data for the               injected channel group"
              },
              "JEXTSEL": {
                "bit": 8,
                "description": "Trigger signal selection for launching               injected conversions",
                "width": 5
              },
              "JEXTEN": {
                "bit": 13,
                "description": "Trigger enable and trigger edge               selection for injected conversions",
                "width": 2
              },
              "RSWSTART": {
                "bit": 17,
                "description": "Software start of a conversion on the               regular channel"
              },
              "RCONT": {
                "bit": 18,
                "description": "Continuous mode selection for regular               conversions"
              },
              "RSYNC": {
                "bit": 19,
                "description": "Launch regular conversion synchronously               with DFSDM0"
              },
              "RDMAEN": {
                "bit": 21,
                "description": "DMA channel enabled to read data for the               regular conversion"
              },
              "RCH": {
                "bit": 24,
                "description": "Regular channel selection",
                "width": 3
              },
              "FAST": {
                "bit": 29,
                "description": "Fast conversion mode selection for               regular conversions"
              },
              "AWFSEL": {
                "bit": 30,
                "description": "Analog watchdog fast mode               select"
              }
            },
            "DFSDM1_CR1": {
              "DFEN": {
                "bit": 0,
                "description": "DFSDM enable"
              },
              "JSWSTART": {
                "bit": 1,
                "description": "Start a conversion of the injected group               of channels"
              },
              "JSYNC": {
                "bit": 3,
                "description": "Launch an injected conversion               synchronously with the DFSDM0 JSWSTART               trigger"
              },
              "JSCAN": {
                "bit": 4,
                "description": "Scanning conversion mode for injected               conversions"
              },
              "JDMAEN": {
                "bit": 5,
                "description": "DMA channel enabled to read data for the               injected channel group"
              },
              "JEXTSEL": {
                "bit": 8,
                "description": "Trigger signal selection for launching               injected conversions",
                "width": 5
              },
              "JEXTEN": {
                "bit": 13,
                "description": "Trigger enable and trigger edge               selection for injected conversions",
                "width": 2
              },
              "RSWSTART": {
                "bit": 17,
                "description": "Software start of a conversion on the               regular channel"
              },
              "RCONT": {
                "bit": 18,
                "description": "Continuous mode selection for regular               conversions"
              },
              "RSYNC": {
                "bit": 19,
                "description": "Launch regular conversion synchronously               with DFSDM0"
              },
              "RDMAEN": {
                "bit": 21,
                "description": "DMA channel enabled to read data for the               regular conversion"
              },
              "RCH": {
                "bit": 24,
                "description": "Regular channel selection",
                "width": 3
              },
              "FAST": {
                "bit": 29,
                "description": "Fast conversion mode selection for               regular conversions"
              },
              "AWFSEL": {
                "bit": 30,
                "description": "Analog watchdog fast mode               select"
              }
            },
            "DFSDM2_CR1": {
              "DFEN": {
                "bit": 0,
                "description": "DFSDM enable"
              },
              "JSWSTART": {
                "bit": 1,
                "description": "Start a conversion of the injected group               of channels"
              },
              "JSYNC": {
                "bit": 3,
                "description": "Launch an injected conversion               synchronously with the DFSDM0 JSWSTART               trigger"
              },
              "JSCAN": {
                "bit": 4,
                "description": "Scanning conversion mode for injected               conversions"
              },
              "JDMAEN": {
                "bit": 5,
                "description": "DMA channel enabled to read data for the               injected channel group"
              },
              "JEXTSEL": {
                "bit": 8,
                "description": "Trigger signal selection for launching               injected conversions",
                "width": 5
              },
              "JEXTEN": {
                "bit": 13,
                "description": "Trigger enable and trigger edge               selection for injected conversions",
                "width": 2
              },
              "RSWSTART": {
                "bit": 17,
                "description": "Software start of a conversion on the               regular channel"
              },
              "RCONT": {
                "bit": 18,
                "description": "Continuous mode selection for regular               conversions"
              },
              "RSYNC": {
                "bit": 19,
                "description": "Launch regular conversion synchronously               with DFSDM0"
              },
              "RDMAEN": {
                "bit": 21,
                "description": "DMA channel enabled to read data for the               regular conversion"
              },
              "RCH": {
                "bit": 24,
                "description": "Regular channel selection",
                "width": 3
              },
              "FAST": {
                "bit": 29,
                "description": "Fast conversion mode selection for               regular conversions"
              },
              "AWFSEL": {
                "bit": 30,
                "description": "Analog watchdog fast mode               select"
              }
            },
            "DFSDM3_CR1": {
              "DFEN": {
                "bit": 0,
                "description": "DFSDM enable"
              },
              "JSWSTART": {
                "bit": 1,
                "description": "Start a conversion of the injected group               of channels"
              },
              "JSYNC": {
                "bit": 3,
                "description": "Launch an injected conversion               synchronously with the DFSDM0 JSWSTART               trigger"
              },
              "JSCAN": {
                "bit": 4,
                "description": "Scanning conversion mode for injected               conversions"
              },
              "JDMAEN": {
                "bit": 5,
                "description": "DMA channel enabled to read data for the               injected channel group"
              },
              "JEXTSEL": {
                "bit": 8,
                "description": "Trigger signal selection for launching               injected conversions",
                "width": 5
              },
              "JEXTEN": {
                "bit": 13,
                "description": "Trigger enable and trigger edge               selection for injected conversions",
                "width": 2
              },
              "RSWSTART": {
                "bit": 17,
                "description": "Software start of a conversion on the               regular channel"
              },
              "RCONT": {
                "bit": 18,
                "description": "Continuous mode selection for regular               conversions"
              },
              "RSYNC": {
                "bit": 19,
                "description": "Launch regular conversion synchronously               with DFSDM0"
              },
              "RDMAEN": {
                "bit": 21,
                "description": "DMA channel enabled to read data for the               regular conversion"
              },
              "RCH": {
                "bit": 24,
                "description": "Regular channel selection",
                "width": 3
              },
              "FAST": {
                "bit": 29,
                "description": "Fast conversion mode selection for               regular conversions"
              },
              "AWFSEL": {
                "bit": 30,
                "description": "Analog watchdog fast mode               select"
              }
            },
            "DFSDM0_CR2": {
              "JEOCIE": {
                "bit": 0,
                "description": "Injected end of conversion interrupt               enable"
              },
              "REOCIE": {
                "bit": 1,
                "description": "Regular end of conversion interrupt               enable"
              },
              "JOVRIE": {
                "bit": 2,
                "description": "Injected data overrun interrupt               enable"
              },
              "ROVRIE": {
                "bit": 3,
                "description": "Regular data overrun interrupt               enable"
              },
              "AWDIE": {
                "bit": 4,
                "description": "Analog watchdog interrupt               enable"
              },
              "SCDIE": {
                "bit": 5,
                "description": "Short-circuit detector interrupt               enable"
              },
              "CKABIE": {
                "bit": 6,
                "description": "Clock absence interrupt               enable"
              },
              "EXCH": {
                "bit": 8,
                "description": "Extremes detector channel               selection",
                "width": 8
              },
              "AWDCH": {
                "bit": 16,
                "description": "Analog watchdog channel               selection",
                "width": 8
              }
            },
            "DFSDM1_CR2": {
              "JEOCIE": {
                "bit": 0,
                "description": "Injected end of conversion interrupt               enable"
              },
              "REOCIE": {
                "bit": 1,
                "description": "Regular end of conversion interrupt               enable"
              },
              "JOVRIE": {
                "bit": 2,
                "description": "Injected data overrun interrupt               enable"
              },
              "ROVRIE": {
                "bit": 3,
                "description": "Regular data overrun interrupt               enable"
              },
              "AWDIE": {
                "bit": 4,
                "description": "Analog watchdog interrupt               enable"
              },
              "SCDIE": {
                "bit": 5,
                "description": "Short-circuit detector interrupt               enable"
              },
              "CKABIE": {
                "bit": 6,
                "description": "Clock absence interrupt               enable"
              },
              "EXCH": {
                "bit": 8,
                "description": "Extremes detector channel               selection",
                "width": 8
              },
              "AWDCH": {
                "bit": 16,
                "description": "Analog watchdog channel               selection",
                "width": 8
              }
            },
            "DFSDM2_CR2": {
              "JEOCIE": {
                "bit": 0,
                "description": "Injected end of conversion interrupt               enable"
              },
              "REOCIE": {
                "bit": 1,
                "description": "Regular end of conversion interrupt               enable"
              },
              "JOVRIE": {
                "bit": 2,
                "description": "Injected data overrun interrupt               enable"
              },
              "ROVRIE": {
                "bit": 3,
                "description": "Regular data overrun interrupt               enable"
              },
              "AWDIE": {
                "bit": 4,
                "description": "Analog watchdog interrupt               enable"
              },
              "SCDIE": {
                "bit": 5,
                "description": "Short-circuit detector interrupt               enable"
              },
              "CKABIE": {
                "bit": 6,
                "description": "Clock absence interrupt               enable"
              },
              "EXCH": {
                "bit": 8,
                "description": "Extremes detector channel               selection",
                "width": 8
              },
              "AWDCH": {
                "bit": 16,
                "description": "Analog watchdog channel               selection",
                "width": 8
              }
            },
            "DFSDM3_CR2": {
              "JEOCIE": {
                "bit": 0,
                "description": "Injected end of conversion interrupt               enable"
              },
              "REOCIE": {
                "bit": 1,
                "description": "Regular end of conversion interrupt               enable"
              },
              "JOVRIE": {
                "bit": 2,
                "description": "Injected data overrun interrupt               enable"
              },
              "ROVRIE": {
                "bit": 3,
                "description": "Regular data overrun interrupt               enable"
              },
              "AWDIE": {
                "bit": 4,
                "description": "Analog watchdog interrupt               enable"
              },
              "SCDIE": {
                "bit": 5,
                "description": "Short-circuit detector interrupt               enable"
              },
              "CKABIE": {
                "bit": 6,
                "description": "Clock absence interrupt               enable"
              },
              "EXCH": {
                "bit": 8,
                "description": "Extremes detector channel               selection",
                "width": 8
              },
              "AWDCH": {
                "bit": 16,
                "description": "Analog watchdog channel               selection",
                "width": 8
              }
            },
            "DFSDM0_ISR": {
              "JEOCF": {
                "bit": 0,
                "description": "End of injected conversion               flag"
              },
              "REOCF": {
                "bit": 1,
                "description": "End of regular conversion               flag"
              },
              "JOVRF": {
                "bit": 2,
                "description": "Injected conversion overrun               flag"
              },
              "ROVRF": {
                "bit": 3,
                "description": "Regular conversion overrun               flag"
              },
              "AWDF": {
                "bit": 4,
                "description": "Analog watchdog"
              },
              "JCIP": {
                "bit": 13,
                "description": "Injected conversion in progress               status"
              },
              "RCIP": {
                "bit": 14,
                "description": "Regular conversion in progress               status"
              },
              "CKABF": {
                "bit": 16,
                "description": "Clock absence flag",
                "width": 8
              },
              "SCDF": {
                "bit": 24,
                "description": "short-circuit detector               flag",
                "width": 8
              }
            },
            "DFSDM1_ISR": {
              "JEOCF": {
                "bit": 0,
                "description": "End of injected conversion               flag"
              },
              "REOCF": {
                "bit": 1,
                "description": "End of regular conversion               flag"
              },
              "JOVRF": {
                "bit": 2,
                "description": "Injected conversion overrun               flag"
              },
              "ROVRF": {
                "bit": 3,
                "description": "Regular conversion overrun               flag"
              },
              "AWDF": {
                "bit": 4,
                "description": "Analog watchdog"
              },
              "JCIP": {
                "bit": 13,
                "description": "Injected conversion in progress               status"
              },
              "RCIP": {
                "bit": 14,
                "description": "Regular conversion in progress               status"
              },
              "CKABF": {
                "bit": 16,
                "description": "Clock absence flag",
                "width": 8
              },
              "SCDF": {
                "bit": 24,
                "description": "short-circuit detector               flag",
                "width": 8
              }
            },
            "DFSDM2_ISR": {
              "JEOCF": {
                "bit": 0,
                "description": "End of injected conversion               flag"
              },
              "REOCF": {
                "bit": 1,
                "description": "End of regular conversion               flag"
              },
              "JOVRF": {
                "bit": 2,
                "description": "Injected conversion overrun               flag"
              },
              "ROVRF": {
                "bit": 3,
                "description": "Regular conversion overrun               flag"
              },
              "AWDF": {
                "bit": 4,
                "description": "Analog watchdog"
              },
              "JCIP": {
                "bit": 13,
                "description": "Injected conversion in progress               status"
              },
              "RCIP": {
                "bit": 14,
                "description": "Regular conversion in progress               status"
              },
              "CKABF": {
                "bit": 16,
                "description": "Clock absence flag",
                "width": 8
              },
              "SCDF": {
                "bit": 24,
                "description": "short-circuit detector               flag",
                "width": 8
              }
            },
            "DFSDM3_ISR": {
              "JEOCF": {
                "bit": 0,
                "description": "End of injected conversion               flag"
              },
              "REOCF": {
                "bit": 1,
                "description": "End of regular conversion               flag"
              },
              "JOVRF": {
                "bit": 2,
                "description": "Injected conversion overrun               flag"
              },
              "ROVRF": {
                "bit": 3,
                "description": "Regular conversion overrun               flag"
              },
              "AWDF": {
                "bit": 4,
                "description": "Analog watchdog"
              },
              "JCIP": {
                "bit": 13,
                "description": "Injected conversion in progress               status"
              },
              "RCIP": {
                "bit": 14,
                "description": "Regular conversion in progress               status"
              },
              "CKABF": {
                "bit": 16,
                "description": "Clock absence flag",
                "width": 8
              },
              "SCDF": {
                "bit": 24,
                "description": "short-circuit detector               flag",
                "width": 8
              }
            },
            "DFSDM0_ICR": {
              "CLRJOVRF": {
                "bit": 2,
                "description": "Clear the injected conversion overrun               flag"
              },
              "CLRROVRF": {
                "bit": 3,
                "description": "Clear the regular conversion overrun               flag"
              },
              "CLRCKABF": {
                "bit": 16,
                "description": "Clear the clock absence               flag",
                "width": 8
              },
              "CLRSCDF": {
                "bit": 24,
                "description": "Clear the short-circuit detector               flag",
                "width": 8
              }
            },
            "DFSDM1_ICR": {
              "CLRJOVRF": {
                "bit": 2,
                "description": "Clear the injected conversion overrun               flag"
              },
              "CLRROVRF": {
                "bit": 3,
                "description": "Clear the regular conversion overrun               flag"
              },
              "CLRCKABF": {
                "bit": 16,
                "description": "Clear the clock absence               flag",
                "width": 8
              },
              "CLRSCDF": {
                "bit": 24,
                "description": "Clear the short-circuit detector               flag",
                "width": 8
              }
            },
            "DFSDM2_ICR": {
              "CLRJOVRF": {
                "bit": 2,
                "description": "Clear the injected conversion overrun               flag"
              },
              "CLRROVRF": {
                "bit": 3,
                "description": "Clear the regular conversion overrun               flag"
              },
              "CLRCKABF": {
                "bit": 16,
                "description": "Clear the clock absence               flag",
                "width": 8
              },
              "CLRSCDF": {
                "bit": 24,
                "description": "Clear the short-circuit detector               flag",
                "width": 8
              }
            },
            "DFSDM3_ICR": {
              "CLRJOVRF": {
                "bit": 2,
                "description": "Clear the injected conversion overrun               flag"
              },
              "CLRROVRF": {
                "bit": 3,
                "description": "Clear the regular conversion overrun               flag"
              },
              "CLRCKABF": {
                "bit": 16,
                "description": "Clear the clock absence               flag",
                "width": 8
              },
              "CLRSCDF": {
                "bit": 24,
                "description": "Clear the short-circuit detector               flag",
                "width": 8
              }
            },
            "DFSDM0_JCHGR": {
              "JCHG": {
                "bit": 0,
                "description": "Injected channel group               selection",
                "width": 8
              }
            },
            "DFSDM1_JCHGR": {
              "JCHG": {
                "bit": 0,
                "description": "Injected channel group               selection",
                "width": 8
              }
            },
            "DFSDM2_JCHGR": {
              "JCHG": {
                "bit": 0,
                "description": "Injected channel group               selection",
                "width": 8
              }
            },
            "DFSDM3_JCHGR": {
              "JCHG": {
                "bit": 0,
                "description": "Injected channel group               selection",
                "width": 8
              }
            },
            "DFSDM0_FCR": {
              "IOSR": {
                "bit": 0,
                "description": "Integrator oversampling ratio (averaging               length)",
                "width": 8
              },
              "FOSR": {
                "bit": 16,
                "description": "Sinc filter oversampling ratio               (decimation rate)",
                "width": 10
              },
              "FORD": {
                "bit": 29,
                "description": "Sinc filter order",
                "width": 3
              }
            },
            "DFSDM1_FCR": {
              "IOSR": {
                "bit": 0,
                "description": "Integrator oversampling ratio (averaging               length)",
                "width": 8
              },
              "FOSR": {
                "bit": 16,
                "description": "Sinc filter oversampling ratio               (decimation rate)",
                "width": 10
              },
              "FORD": {
                "bit": 29,
                "description": "Sinc filter order",
                "width": 3
              }
            },
            "DFSDM2_FCR": {
              "IOSR": {
                "bit": 0,
                "description": "Integrator oversampling ratio (averaging               length)",
                "width": 8
              },
              "FOSR": {
                "bit": 16,
                "description": "Sinc filter oversampling ratio               (decimation rate)",
                "width": 10
              },
              "FORD": {
                "bit": 29,
                "description": "Sinc filter order",
                "width": 3
              }
            },
            "DFSDM3_FCR": {
              "IOSR": {
                "bit": 0,
                "description": "Integrator oversampling ratio (averaging               length)",
                "width": 8
              },
              "FOSR": {
                "bit": 16,
                "description": "Sinc filter oversampling ratio               (decimation rate)",
                "width": 10
              },
              "FORD": {
                "bit": 29,
                "description": "Sinc filter order",
                "width": 3
              }
            },
            "DFSDM0_JDATAR": {
              "JDATACH": {
                "bit": 0,
                "description": "Injected channel most recently               converted",
                "width": 3
              },
              "JDATA": {
                "bit": 8,
                "description": "Injected group conversion               data",
                "width": 24
              }
            },
            "DFSDM1_JDATAR": {
              "JDATACH": {
                "bit": 0,
                "description": "Injected channel most recently               converted",
                "width": 3
              },
              "JDATA": {
                "bit": 8,
                "description": "Injected group conversion               data",
                "width": 24
              }
            },
            "DFSDM2_JDATAR": {
              "JDATACH": {
                "bit": 0,
                "description": "Injected channel most recently               converted",
                "width": 3
              },
              "JDATA": {
                "bit": 8,
                "description": "Injected group conversion               data",
                "width": 24
              }
            },
            "DFSDM3_JDATAR": {
              "JDATACH": {
                "bit": 0,
                "description": "Injected channel most recently               converted",
                "width": 3
              },
              "JDATA": {
                "bit": 8,
                "description": "Injected group conversion               data",
                "width": 24
              }
            },
            "DFSDM0_RDATAR": {
              "RDATACH": {
                "bit": 0,
                "description": "Regular channel most recently               converted",
                "width": 3
              },
              "RPEND": {
                "bit": 4,
                "description": "Regular channel pending               data"
              },
              "RDATA": {
                "bit": 8,
                "description": "Regular channel conversion               data",
                "width": 24
              }
            },
            "DFSDM1_RDATAR": {
              "RDATACH": {
                "bit": 0,
                "description": "Regular channel most recently               converted",
                "width": 3
              },
              "RPEND": {
                "bit": 4,
                "description": "Regular channel pending               data"
              },
              "RDATA": {
                "bit": 8,
                "description": "Regular channel conversion               data",
                "width": 24
              }
            },
            "DFSDM2_RDATAR": {
              "RDATACH": {
                "bit": 0,
                "description": "Regular channel most recently               converted",
                "width": 3
              },
              "RPEND": {
                "bit": 4,
                "description": "Regular channel pending               data"
              },
              "RDATA": {
                "bit": 8,
                "description": "Regular channel conversion               data",
                "width": 24
              }
            },
            "DFSDM3_RDATAR": {
              "RDATACH": {
                "bit": 0,
                "description": "Regular channel most recently               converted",
                "width": 3
              },
              "RPEND": {
                "bit": 4,
                "description": "Regular channel pending               data"
              },
              "RDATA": {
                "bit": 8,
                "description": "Regular channel conversion               data",
                "width": 24
              }
            },
            "DFSDM0_AWHTR": {
              "BKAWH": {
                "bit": 0,
                "description": "Break signal assignment to analog               watchdog high threshold event",
                "width": 4
              },
              "AWHT": {
                "bit": 8,
                "description": "Analog watchdog high               threshold",
                "width": 24
              }
            },
            "DFSDM1_AWHTR": {
              "BKAWH": {
                "bit": 0,
                "description": "Break signal assignment to analog               watchdog high threshold event",
                "width": 4
              },
              "AWHT": {
                "bit": 8,
                "description": "Analog watchdog high               threshold",
                "width": 24
              }
            },
            "DFSDM2_AWHTR": {
              "BKAWH": {
                "bit": 0,
                "description": "Break signal assignment to analog               watchdog high threshold event",
                "width": 4
              },
              "AWHT": {
                "bit": 8,
                "description": "Analog watchdog high               threshold",
                "width": 24
              }
            },
            "DFSDM3_AWHTR": {
              "BKAWH": {
                "bit": 0,
                "description": "Break signal assignment to analog               watchdog high threshold event",
                "width": 4
              },
              "AWHT": {
                "bit": 8,
                "description": "Analog watchdog high               threshold",
                "width": 24
              }
            },
            "DFSDM0_AWLTR": {
              "BKAWL": {
                "bit": 0,
                "description": "Break signal assignment to analog               watchdog low threshold event",
                "width": 4
              },
              "AWLT": {
                "bit": 8,
                "description": "Analog watchdog low               threshold",
                "width": 24
              }
            },
            "DFSDM1_AWLTR": {
              "BKAWL": {
                "bit": 0,
                "description": "Break signal assignment to analog               watchdog low threshold event",
                "width": 4
              },
              "AWLT": {
                "bit": 8,
                "description": "Analog watchdog low               threshold",
                "width": 24
              }
            },
            "DFSDM2_AWLTR": {
              "BKAWL": {
                "bit": 0,
                "description": "Break signal assignment to analog               watchdog low threshold event",
                "width": 4
              },
              "AWLT": {
                "bit": 8,
                "description": "Analog watchdog low               threshold",
                "width": 24
              }
            },
            "DFSDM3_AWLTR": {
              "BKAWL": {
                "bit": 0,
                "description": "Break signal assignment to analog               watchdog low threshold event",
                "width": 4
              },
              "AWLT": {
                "bit": 8,
                "description": "Analog watchdog low               threshold",
                "width": 24
              }
            },
            "DFSDM0_AWSR": {
              "AWLTF": {
                "bit": 0,
                "description": "Analog watchdog low threshold               flag",
                "width": 8
              },
              "AWHTF": {
                "bit": 8,
                "description": "Analog watchdog high threshold               flag",
                "width": 8
              }
            },
            "DFSDM1_AWSR": {
              "AWLTF": {
                "bit": 0,
                "description": "Analog watchdog low threshold               flag",
                "width": 8
              },
              "AWHTF": {
                "bit": 8,
                "description": "Analog watchdog high threshold               flag",
                "width": 8
              }
            },
            "DFSDM2_AWSR": {
              "AWLTF": {
                "bit": 0,
                "description": "Analog watchdog low threshold               flag",
                "width": 8
              },
              "AWHTF": {
                "bit": 8,
                "description": "Analog watchdog high threshold               flag",
                "width": 8
              }
            },
            "DFSDM3_AWSR": {
              "AWLTF": {
                "bit": 0,
                "description": "Analog watchdog low threshold               flag",
                "width": 8
              },
              "AWHTF": {
                "bit": 8,
                "description": "Analog watchdog high threshold               flag",
                "width": 8
              }
            },
            "DFSDM0_AWCFR": {
              "CLRAWLTF": {
                "bit": 0,
                "description": "Clear the analog watchdog low threshold               flag",
                "width": 8
              },
              "CLRAWHTF": {
                "bit": 8,
                "description": "Clear the analog watchdog high threshold               flag",
                "width": 8
              }
            },
            "DFSDM1_AWCFR": {
              "CLRAWLTF": {
                "bit": 0,
                "description": "Clear the analog watchdog low threshold               flag",
                "width": 8
              },
              "CLRAWHTF": {
                "bit": 8,
                "description": "Clear the analog watchdog high threshold               flag",
                "width": 8
              }
            },
            "DFSDM2_AWCFR": {
              "CLRAWLTF": {
                "bit": 0,
                "description": "Clear the analog watchdog low threshold               flag",
                "width": 8
              },
              "CLRAWHTF": {
                "bit": 8,
                "description": "Clear the analog watchdog high threshold               flag",
                "width": 8
              }
            },
            "DFSDM3_AWCFR": {
              "CLRAWLTF": {
                "bit": 0,
                "description": "Clear the analog watchdog low threshold               flag",
                "width": 8
              },
              "CLRAWHTF": {
                "bit": 8,
                "description": "Clear the analog watchdog high threshold               flag",
                "width": 8
              }
            },
            "DFSDM0_EXMAX": {
              "EXMAXCH": {
                "bit": 0,
                "description": "Extremes detector maximum data               channel",
                "width": 3
              },
              "EXMAX": {
                "bit": 8,
                "description": "Extremes detector maximum               value",
                "width": 24
              }
            },
            "DFSDM1_EXMAX": {
              "EXMAXCH": {
                "bit": 0,
                "description": "Extremes detector maximum data               channel",
                "width": 3
              },
              "EXMAX": {
                "bit": 8,
                "description": "Extremes detector maximum               value",
                "width": 24
              }
            },
            "DFSDM2_EXMAX": {
              "EXMAXCH": {
                "bit": 0,
                "description": "Extremes detector maximum data               channel",
                "width": 3
              },
              "EXMAX": {
                "bit": 8,
                "description": "Extremes detector maximum               value",
                "width": 24
              }
            },
            "DFSDM3_EXMAX": {
              "EXMAXCH": {
                "bit": 0,
                "description": "Extremes detector maximum data               channel",
                "width": 3
              },
              "EXMAX": {
                "bit": 8,
                "description": "Extremes detector maximum               value",
                "width": 24
              }
            },
            "DFSDM0_EXMIN": {
              "EXMINCH": {
                "bit": 0,
                "description": "Extremes detector minimum data               channel",
                "width": 3
              },
              "EXMIN": {
                "bit": 8,
                "description": "Extremes detector minimum               value",
                "width": 24
              }
            },
            "DFSDM1_EXMIN": {
              "EXMINCH": {
                "bit": 0,
                "description": "Extremes detector minimum data               channel",
                "width": 3
              },
              "EXMIN": {
                "bit": 8,
                "description": "Extremes detector minimum               value",
                "width": 24
              }
            },
            "DFSDM2_EXMIN": {
              "EXMINCH": {
                "bit": 0,
                "description": "Extremes detector minimum data               channel",
                "width": 3
              },
              "EXMIN": {
                "bit": 8,
                "description": "Extremes detector minimum               value",
                "width": 24
              }
            },
            "DFSDM3_EXMIN": {
              "EXMINCH": {
                "bit": 0,
                "description": "Extremes detector minimum data               channel",
                "width": 3
              },
              "EXMIN": {
                "bit": 8,
                "description": "Extremes detector minimum               value",
                "width": 24
              }
            },
            "DFSDM0_CNVTIMR": {
              "CNVCNT": {
                "bit": 4,
                "description": "28-bit timer counting conversion               time",
                "width": 28
              }
            },
            "DFSDM1_CNVTIMR": {
              "CNVCNT": {
                "bit": 4,
                "description": "28-bit timer counting conversion               time",
                "width": 28
              }
            },
            "DFSDM2_CNVTIMR": {
              "CNVCNT": {
                "bit": 4,
                "description": "28-bit timer counting conversion               time",
                "width": 28
              }
            },
            "DFSDM3_CNVTIMR": {
              "CNVCNT": {
                "bit": 4,
                "description": "28-bit timer counting conversion               time",
                "width": 28
              }
            }
          }
        },
        "DSI": {
          "instances": [
            {
              "name": "DSI",
              "base": "0x40016C00",
              "irq": 98
            }
          ],
          "registers": {
            "DSI_VR": {
              "offset": "0x00",
              "size": 32,
              "description": "DSI Host Version Register"
            },
            "DSI_CR": {
              "offset": "0x04",
              "size": 32,
              "description": "DSI Host Control Register"
            },
            "DSI_CCR": {
              "offset": "0x08",
              "size": 32,
              "description": "DSI HOST Clock Control           Register"
            },
            "DSI_LVCIDR": {
              "offset": "0x0C",
              "size": 32,
              "description": "DSI Host LTDC VCID Register"
            },
            "DSI_LCOLCR": {
              "offset": "0x10",
              "size": 32,
              "description": "DSI Host LTDC Color Coding           Register"
            },
            "DSI_LPCR": {
              "offset": "0x14",
              "size": 32,
              "description": "DSI Host LTDC Polarity Configuration           Register"
            },
            "DSI_LPMCR": {
              "offset": "0x18",
              "size": 32,
              "description": "DSI Host Low-Power mode Configuration           Register"
            },
            "DSI_PCR": {
              "offset": "0x2C",
              "size": 32,
              "description": "DSI Host Protocol Configuration           Register"
            },
            "DSI_GVCIDR": {
              "offset": "0x30",
              "size": 32,
              "description": "DSI Host Generic VCID Register"
            },
            "DSI_MCR": {
              "offset": "0x34",
              "size": 32,
              "description": "DSI Host mode Configuration           Register"
            },
            "DSI_VMCR": {
              "offset": "0x38",
              "size": 32,
              "description": "DSI Host Video mode Configuration           Register"
            },
            "DSI_VPCR": {
              "offset": "0x3C",
              "size": 32,
              "description": "DSI Host Video Packet Configuration           Register"
            },
            "DSI_VCCR": {
              "offset": "0x40",
              "size": 32,
              "description": "DSI Host Video Chunks Configuration           Register"
            },
            "DSI_VNPCR": {
              "offset": "0x44",
              "size": 32,
              "description": "DSI Host Video Null Packet Configuration           Register"
            },
            "DSI_VHSACR": {
              "offset": "0x48",
              "size": 32,
              "description": "DSI Host Video HSA Configuration           Register"
            },
            "DSI_VHBPCR": {
              "offset": "0x4C",
              "size": 32,
              "description": "DSI Host Video HBP Configuration           Register"
            },
            "DSI_VLCR": {
              "offset": "0x50",
              "size": 32,
              "description": "DSI Host Video Line Configuration           Register"
            },
            "DSI_VVSACR": {
              "offset": "0x54",
              "size": 32,
              "description": "DSI Host Video VSA Configuration           Register"
            },
            "DSI_VVBPCR": {
              "offset": "0x58",
              "size": 32,
              "description": "DSI Host Video VBP Configuration           Register"
            },
            "DSI_VVFPCR": {
              "offset": "0x5C",
              "size": 32,
              "description": "DSI Host Video VFP Configuration           Register"
            },
            "DSI_VVACR": {
              "offset": "0x60",
              "size": 32,
              "description": "DSI Host Video VA Configuration           Register"
            },
            "DSI_LCCR": {
              "offset": "0x64",
              "size": 32,
              "description": "DSI Host LTDC Command Configuration           Register"
            },
            "DSI_CMCR": {
              "offset": "0x68",
              "size": 32,
              "description": "DSI Host Command mode Configuration           Register"
            },
            "DSI_GHCR": {
              "offset": "0x6C",
              "size": 32,
              "description": "DSI Host Generic Header Configuration           Register"
            },
            "DSI_GPDR": {
              "offset": "0x70",
              "size": 32,
              "description": "DSI Host Generic Payload Data           Register"
            },
            "DSI_GPSR": {
              "offset": "0x74",
              "size": 32,
              "description": "DSI Host Generic Packet Status           Register"
            },
            "DSI_TCCR0": {
              "offset": "0x78",
              "size": 32,
              "description": "DSI Host Timeout Counter Configuration           Register 0"
            },
            "DSI_TCCR1": {
              "offset": "0x7C",
              "size": 32,
              "description": "DSI Host Timeout Counter Configuration           Register 1"
            },
            "DSI_TCCR2": {
              "offset": "0x80",
              "size": 32,
              "description": "DSI Host Timeout Counter Configuration           Register 2"
            },
            "DSI_TCCR3": {
              "offset": "0x84",
              "size": 32,
              "description": "DSI Host Timeout Counter Configuration           Register 3"
            },
            "DSI_TCCR4": {
              "offset": "0x88",
              "size": 32,
              "description": "DSI Host Timeout Counter Configuration           Register 4"
            },
            "DSI_TCCR5": {
              "offset": "0x8C",
              "size": 32,
              "description": "DSI Host Timeout Counter Configuration           Register 5"
            },
            "DSI_CLCR": {
              "offset": "0x94",
              "size": 32,
              "description": "DSI Host Clock Lane Configuration           Register"
            },
            "DSI_CLTCR": {
              "offset": "0x98",
              "size": 32,
              "description": "DSI Host Clock Lane Timer Configuration           Register"
            },
            "DSI_DLTCR": {
              "offset": "0x9C",
              "size": 32,
              "description": "DSI Host Data Lane Timer Configuration           Register"
            },
            "DSI_PCTLR": {
              "offset": "0xA0",
              "size": 32,
              "description": "DSI Host PHY Control Register"
            },
            "DSI_PCONFR": {
              "offset": "0xA4",
              "size": 32,
              "description": "DSI Host PHY Configuration           Register"
            },
            "DSI_PUCR": {
              "offset": "0xA8",
              "size": 32,
              "description": "DSI Host PHY ULPS Control           Register"
            },
            "DSI_PTTCR": {
              "offset": "0xAC",
              "size": 32,
              "description": "DSI Host PHY TX Triggers Configuration           Register"
            },
            "DSI_PSR": {
              "offset": "0xB0",
              "size": 32,
              "description": "DSI Host PHY Status Register"
            },
            "DSI_ISR0": {
              "offset": "0xBC",
              "size": 32,
              "description": "DSI Host Interrupt & Status Register           0"
            },
            "DSI_ISR1": {
              "offset": "0xC0",
              "size": 32,
              "description": "DSI Host Interrupt & Status Register           1"
            },
            "DSI_IER0": {
              "offset": "0xC4",
              "size": 32,
              "description": "DSI Host Interrupt Enable Register           0"
            },
            "DSI_IER1": {
              "offset": "0xC8",
              "size": 32,
              "description": "DSI Host Interrupt Enable Register           1"
            },
            "DSI_FIR0": {
              "offset": "0xD8",
              "size": 32,
              "description": "DSI Host Force Interrupt Register           0"
            },
            "DSI_FIR1": {
              "offset": "0xDC",
              "size": 32,
              "description": "DSI Host Force Interrupt Register           1"
            },
            "DSI_VSCR": {
              "offset": "0x100",
              "size": 32,
              "description": "DSI Host Video Shadow Control           Register"
            },
            "DSI_LCVCIDR": {
              "offset": "0x10C",
              "size": 32,
              "description": "DSI Host LTDC Current VCID           Register"
            },
            "DSI_LCCCR": {
              "offset": "0x110",
              "size": 32,
              "description": "DSI Host LTDC Current Color Coding           Register"
            },
            "DSI_LPMCCR": {
              "offset": "0x118",
              "size": 32,
              "description": "DSI Host Low-Power mode Current           Configuration Register"
            },
            "DSI_VMCCR": {
              "offset": "0x138",
              "size": 32,
              "description": "DSI Host Video mode Current Configuration           Register"
            },
            "DSI_VPCCR": {
              "offset": "0x13C",
              "size": 32,
              "description": "DSI Host Video Packet Current Configuration           Register"
            },
            "DSI_VCCCR": {
              "offset": "0x140",
              "size": 32,
              "description": "DSI Host Video Chunks Current Configuration           Register"
            },
            "DSI_VNPCCR": {
              "offset": "0x144",
              "size": 32,
              "description": "DSI Host Video Null Packet Current           Configuration Register"
            },
            "DSI_VHSACCR": {
              "offset": "0x148",
              "size": 32,
              "description": "DSI Host Video HSA Current Configuration           Register"
            },
            "DSI_VHBPCCR": {
              "offset": "0x14C",
              "size": 32,
              "description": "DSI Host Video HBP Current Configuration           Register"
            },
            "DSI_VLCCR": {
              "offset": "0x150",
              "size": 32,
              "description": "DSI Host Video Line Current Configuration           Register"
            },
            "DSI_VVSACCR": {
              "offset": "0x154",
              "size": 32,
              "description": "DSI Host Video VSA Current Configuration           Register"
            },
            "DSI_VVBPCCR": {
              "offset": "0x158",
              "size": 32,
              "description": "DSI Host Video VBP Current Configuration           Register"
            },
            "DSI_VVFPCCR": {
              "offset": "0x15C",
              "size": 32,
              "description": "DSI Host Video VFP Current Configuration           Register"
            },
            "DSI_VVACCR": {
              "offset": "0x160",
              "size": 32,
              "description": "DSI Host Video VA Current Configuration           Register"
            },
            "DSI_WCFGR": {
              "offset": "0x400",
              "size": 32,
              "description": "DSI Wrapper Configuration           Register"
            },
            "DSI_WCR": {
              "offset": "0x404",
              "size": 32,
              "description": "DSI Wrapper Control Register"
            },
            "DSI_WIER": {
              "offset": "0x408",
              "size": 32,
              "description": "DSI Wrapper Interrupt Enable           Register"
            },
            "DSI_WISR": {
              "offset": "0x40C",
              "size": 32,
              "description": "DSI Wrapper Interrupt & Status           Register"
            },
            "DSI_WIFCR": {
              "offset": "0x410",
              "size": 32,
              "description": "DSI Wrapper Interrupt Flag Clear           Register"
            },
            "DSI_WPCR1": {
              "offset": "0x418",
              "size": 32,
              "description": "DSI Wrapper PHY Configuration Register           1"
            },
            "DSI_WPCR2": {
              "offset": "0x41C",
              "size": 32,
              "description": "DSI Wrapper PHY Configuration Register           2"
            },
            "DSI_WPCR3": {
              "offset": "0x420",
              "size": 32,
              "description": "DSI Wrapper PHY Configuration Register           3"
            },
            "DSI_WPCR4": {
              "offset": "0x424",
              "size": 32,
              "description": "DSI_WPCR4"
            },
            "DSI_WPCR5": {
              "offset": "0x428",
              "size": 32,
              "description": "DSI Wrapper PHY Configuration Register           5"
            },
            "DSI_WRPCR": {
              "offset": "0x430",
              "size": 32,
              "description": "DSI Wrapper Regulator and PLL Control           Register"
            }
          },
          "bits": {
            "DSI_VR": {
              "VERSION": {
                "bit": 0,
                "description": "Version of the DSI Host",
                "width": 32
              }
            },
            "DSI_CR": {
              "EN": {
                "bit": 0,
                "description": "Enable"
              }
            },
            "DSI_CCR": {
              "TXECKDIV": {
                "bit": 0,
                "description": "TX Escape Clock Division",
                "width": 8
              },
              "TOCKDIV": {
                "bit": 8,
                "description": "Timeout Clock Division",
                "width": 8
              }
            },
            "DSI_LVCIDR": {
              "VCID": {
                "bit": 0,
                "description": "Virtual Channel ID",
                "width": 2
              }
            },
            "DSI_LCOLCR": {
              "COLC": {
                "bit": 0,
                "description": "Color Coding",
                "width": 4
              },
              "LPE": {
                "bit": 8,
                "description": "Loosely Packet Enable"
              }
            },
            "DSI_LPCR": {
              "DEP": {
                "bit": 0,
                "description": "Data Enable Polarity"
              },
              "VSP": {
                "bit": 1,
                "description": "VSYNC Polarity"
              },
              "HSP": {
                "bit": 2,
                "description": "HSYNC Polarity"
              }
            },
            "DSI_LPMCR": {
              "VLPSIZE": {
                "bit": 0,
                "description": "VACT Largest Packet Size",
                "width": 8
              },
              "LPSIZE": {
                "bit": 16,
                "description": "Largest Packet Size",
                "width": 8
              }
            },
            "DSI_PCR": {
              "ETTXE": {
                "bit": 0,
                "description": "EoTp Transmission Enable"
              },
              "ETRXE": {
                "bit": 1,
                "description": "EoTp Reception Enable"
              },
              "BTAE": {
                "bit": 2,
                "description": "Bus Turn Around Enable"
              },
              "ECCRXE": {
                "bit": 3,
                "description": "ECC Reception Enable"
              },
              "CRCRXE": {
                "bit": 4,
                "description": "CRC Reception Enable"
              }
            },
            "DSI_GVCIDR": {
              "VCID": {
                "bit": 0,
                "description": "Virtual Channel ID",
                "width": 2
              }
            },
            "DSI_MCR": {
              "CMDM": {
                "bit": 0,
                "description": "Command mode"
              }
            },
            "DSI_VMCR": {
              "VMT": {
                "bit": 0,
                "description": "Video mode Type",
                "width": 2
              },
              "LPVSAE": {
                "bit": 8,
                "description": "Low-Power Vertical Sync Active               Enable"
              },
              "LPVBPE": {
                "bit": 9,
                "description": "Low-power Vertical Back-Porch               Enable"
              },
              "LPVFPE": {
                "bit": 10,
                "description": "Low-power Vertical Front-porch               Enable"
              },
              "LPVAE": {
                "bit": 11,
                "description": "Low-Power Vertical Active               Enable"
              },
              "LPHBPE": {
                "bit": 12,
                "description": "Low-Power Horizontal Back-Porch               Enable"
              },
              "LPHFPE": {
                "bit": 13,
                "description": "Low-Power Horizontal Front-Porch               Enable"
              },
              "FBTAAE": {
                "bit": 14,
                "description": "Frame Bus-Turn-Around Acknowledge               Enable"
              },
              "LPCE": {
                "bit": 15,
                "description": "Low-Power Command Enable"
              },
              "PGE": {
                "bit": 16,
                "description": "Pattern Generator Enable"
              },
              "PGM": {
                "bit": 20,
                "description": "Pattern Generator mode"
              },
              "PGO": {
                "bit": 24,
                "description": "Pattern Generator               Orientation"
              }
            },
            "DSI_VPCR": {
              "VPSIZE": {
                "bit": 0,
                "description": "Video Packet Size",
                "width": 14
              }
            },
            "DSI_VCCR": {
              "NUMC": {
                "bit": 0,
                "description": "Number of Chunks",
                "width": 13
              }
            },
            "DSI_VNPCR": {
              "NPSIZE": {
                "bit": 0,
                "description": "Null Packet Size",
                "width": 13
              }
            },
            "DSI_VHSACR": {
              "HSA": {
                "bit": 0,
                "description": "Horizontal Synchronism Active               duration",
                "width": 12
              }
            },
            "DSI_VHBPCR": {
              "HBP": {
                "bit": 0,
                "description": "Horizontal Back-Porch               duration",
                "width": 12
              }
            },
            "DSI_VLCR": {
              "HLINE": {
                "bit": 0,
                "description": "Horizontal Line duration",
                "width": 15
              }
            },
            "DSI_VVSACR": {
              "VSA": {
                "bit": 0,
                "description": "Vertical Synchronism Active               duration",
                "width": 10
              }
            },
            "DSI_VVBPCR": {
              "VBP": {
                "bit": 0,
                "description": "Vertical Back-Porch               duration",
                "width": 10
              }
            },
            "DSI_VVFPCR": {
              "VFP": {
                "bit": 0,
                "description": "Vertical Front-Porch               duration",
                "width": 10
              }
            },
            "DSI_VVACR": {
              "VA": {
                "bit": 0,
                "description": "Vertical Active duration",
                "width": 14
              }
            },
            "DSI_LCCR": {
              "CMDSIZE": {
                "bit": 0,
                "description": "Command Size",
                "width": 16
              }
            },
            "DSI_CMCR": {
              "TEARE": {
                "bit": 0,
                "description": "Tearing Effect Acknowledge Request               Enable"
              },
              "ARE": {
                "bit": 1,
                "description": "Acknowledge Request Enable"
              },
              "GSW0TX": {
                "bit": 8,
                "description": "Generic Short Write Zero parameters               Transmission"
              },
              "GSW1TX": {
                "bit": 9,
                "description": "Generic Short Write One parameters               Transmission"
              },
              "GSW2TX": {
                "bit": 10,
                "description": "Generic Short Write Two parameters               Transmission"
              },
              "GSR0TX": {
                "bit": 11,
                "description": "Generic Short Read Zero parameters               Transmission"
              },
              "GSR1TX": {
                "bit": 12,
                "description": "Generic Short Read One parameters               Transmission"
              },
              "GSR2TX": {
                "bit": 13,
                "description": "Generic Short Read Two parameters               Transmission"
              },
              "GLWTX": {
                "bit": 14,
                "description": "Generic Long Write               Transmission"
              },
              "DSW0TX": {
                "bit": 16,
                "description": "DCS Short Write Zero parameter               Transmission"
              },
              "DSW1TX": {
                "bit": 17,
                "description": "DCS Short Read One parameter               Transmission"
              },
              "DSR0TX": {
                "bit": 18,
                "description": "DCS Short Read Zero parameter               Transmission"
              },
              "DLWTX": {
                "bit": 19,
                "description": "DCS Long Write               Transmission"
              },
              "MRDPS": {
                "bit": 24,
                "description": "Maximum Read Packet Size"
              }
            },
            "DSI_GHCR": {
              "DT": {
                "bit": 0,
                "description": "Type",
                "width": 6
              },
              "VCID": {
                "bit": 6,
                "description": "Channel",
                "width": 2
              },
              "WCLSB": {
                "bit": 8,
                "description": "WordCount LSB",
                "width": 8
              },
              "WCMSB": {
                "bit": 16,
                "description": "WordCount MSB",
                "width": 8
              }
            },
            "DSI_GPDR": {
              "DATA1": {
                "bit": 0,
                "description": "Payload Byte 1",
                "width": 8
              },
              "DATA2": {
                "bit": 8,
                "description": "Payload Byte 2",
                "width": 8
              },
              "DATA3": {
                "bit": 16,
                "description": "Payload Byte 3",
                "width": 8
              },
              "DATA4": {
                "bit": 24,
                "description": "Payload Byte 4",
                "width": 8
              }
            },
            "DSI_GPSR": {
              "CMDFE": {
                "bit": 0,
                "description": "Command FIFO Empty"
              },
              "CMDFF": {
                "bit": 1,
                "description": "Command FIFO Full"
              },
              "PWRFE": {
                "bit": 2,
                "description": "Payload Write FIFO Empty"
              },
              "PWRFF": {
                "bit": 3,
                "description": "Payload Write FIFO Full"
              },
              "PRDFE": {
                "bit": 4,
                "description": "Payload Read FIFO Empty"
              },
              "PRDFF": {
                "bit": 5,
                "description": "Payload Read FIFO Full"
              },
              "RCB": {
                "bit": 6,
                "description": "Read Command Busy"
              }
            },
            "DSI_TCCR0": {
              "LPRX_TOCNT": {
                "bit": 0,
                "description": "Low-power Reception Timeout               Counter",
                "width": 16
              },
              "HSTX_TOCNT": {
                "bit": 16,
                "description": "High-Speed Transmission Timeout               Counter",
                "width": 16
              }
            },
            "DSI_TCCR1": {
              "HSRD_TOCNT": {
                "bit": 0,
                "description": "High-Speed Read Timeout               Counter",
                "width": 16
              }
            },
            "DSI_TCCR2": {
              "LPRD_TOCNT": {
                "bit": 0,
                "description": "Low-Power Read Timeout               Counter",
                "width": 16
              }
            },
            "DSI_TCCR3": {
              "HSWR_TOCNT": {
                "bit": 0,
                "description": "High-Speed Write Timeout               Counter",
                "width": 16
              },
              "PM": {
                "bit": 24,
                "description": "Presp mode"
              }
            },
            "DSI_TCCR4": {
              "LSWR_TOCNT": {
                "bit": 0,
                "description": "Low-Power Write Timeout               Counter",
                "width": 16
              }
            },
            "DSI_TCCR5": {
              "BTA_TOCNT": {
                "bit": 0,
                "description": "Bus-Turn-Around Timeout               Counter",
                "width": 16
              }
            },
            "DSI_CLCR": {
              "DPCC": {
                "bit": 0,
                "description": "D-PHY Clock Control"
              },
              "ACR": {
                "bit": 1,
                "description": "Automatic Clock lane               Control"
              }
            },
            "DSI_CLTCR": {
              "LP2HS_TIME": {
                "bit": 0,
                "description": "Low-Power to High-Speed               Time",
                "width": 10
              },
              "HS2LP_TIME": {
                "bit": 16,
                "description": "High-Speed to Low-Power               Time",
                "width": 10
              }
            },
            "DSI_DLTCR": {
              "MRD_TIME": {
                "bit": 0,
                "description": "Maximum Read Time",
                "width": 15
              },
              "LP2HS_TIME": {
                "bit": 16,
                "description": "Low-Power To High-Speed               Time",
                "width": 8
              },
              "HS2LP_TIME": {
                "bit": 24,
                "description": "High-Speed To Low-Power               Time",
                "width": 8
              }
            },
            "DSI_PCTLR": {
              "DEN": {
                "bit": 1,
                "description": "Digital Enable"
              },
              "CKE": {
                "bit": 2,
                "description": "Clock Enable"
              }
            },
            "DSI_PCONFR": {
              "NL": {
                "bit": 0,
                "description": "Number of Lanes",
                "width": 2
              },
              "SW_TIME": {
                "bit": 8,
                "description": "Stop Wait Time",
                "width": 8
              }
            },
            "DSI_PUCR": {
              "URCL": {
                "bit": 0,
                "description": "ULPS Request on Clock Lane"
              },
              "UECL": {
                "bit": 1,
                "description": "ULPS Exit on Clock Lane"
              },
              "URDL": {
                "bit": 2,
                "description": "ULPS Request on Data Lane"
              },
              "UEDL": {
                "bit": 3,
                "description": "ULPS Exit on Data Lane"
              }
            },
            "DSI_PTTCR": {
              "TX_TRIG": {
                "bit": 0,
                "description": "Transmission Trigger",
                "width": 4
              }
            },
            "DSI_PSR": {
              "PD": {
                "bit": 1,
                "description": "PHY Direction"
              },
              "PSSC": {
                "bit": 2,
                "description": "PHY Stop State Clock lane"
              },
              "UANC": {
                "bit": 3,
                "description": "ULPS Active Not Clock lane"
              },
              "PSS0": {
                "bit": 4,
                "description": "PHY Stop State lane 0"
              },
              "UAN0": {
                "bit": 5,
                "description": "ULPS Active Not lane 1"
              },
              "RUE0": {
                "bit": 6,
                "description": "RX ULPS Escape lane 0"
              },
              "PSS1": {
                "bit": 7,
                "description": "PHY Stop State lane 1"
              },
              "UAN1": {
                "bit": 8,
                "description": "ULPS Active Not lane 1"
              }
            },
            "DSI_ISR0": {
              "AE0": {
                "bit": 0,
                "description": "Acknowledge Error 0"
              },
              "AE1": {
                "bit": 1,
                "description": "Acknowledge Error 1"
              },
              "AE2": {
                "bit": 2,
                "description": "Acknowledge Error 2"
              },
              "AE3": {
                "bit": 3,
                "description": "Acknowledge Error 3"
              },
              "AE4": {
                "bit": 4,
                "description": "Acknowledge Error 4"
              },
              "AE5": {
                "bit": 5,
                "description": "Acknowledge Error 5"
              },
              "AE6": {
                "bit": 6,
                "description": "Acknowledge Error 6"
              },
              "AE7": {
                "bit": 7,
                "description": "Acknowledge Error 7"
              },
              "AE8": {
                "bit": 8,
                "description": "Acknowledge Error 8"
              },
              "AE9": {
                "bit": 9,
                "description": "Acknowledge Error 9"
              },
              "AE10": {
                "bit": 10,
                "description": "Acknowledge Error 10"
              },
              "AE11": {
                "bit": 11,
                "description": "Acknowledge Error 11"
              },
              "AE12": {
                "bit": 12,
                "description": "Acknowledge Error 12"
              },
              "AE13": {
                "bit": 13,
                "description": "Acknowledge Error 13"
              },
              "AE14": {
                "bit": 14,
                "description": "Acknowledge Error 14"
              },
              "AE15": {
                "bit": 15,
                "description": "Acknowledge Error 15"
              },
              "PE0": {
                "bit": 16,
                "description": "PHY Error 0"
              },
              "PE1": {
                "bit": 17,
                "description": "PHY Error 1"
              },
              "PE2": {
                "bit": 18,
                "description": "PHY Error 2"
              },
              "PE3": {
                "bit": 19,
                "description": "PHY Error 3"
              },
              "PE4": {
                "bit": 20,
                "description": "PHY Error 4"
              }
            },
            "DSI_ISR1": {
              "TOHSTX": {
                "bit": 0,
                "description": "Timeout High-Speed               Transmission"
              },
              "TOLPRX": {
                "bit": 1,
                "description": "Timeout Low-Power               Reception"
              },
              "ECCSE": {
                "bit": 2,
                "description": "ECC Single-bit Error"
              },
              "ECCME": {
                "bit": 3,
                "description": "ECC Multi-bit Error"
              },
              "CRCE": {
                "bit": 4,
                "description": "CRC Error"
              },
              "PSE": {
                "bit": 5,
                "description": "Packet Size Error"
              },
              "EOTPE": {
                "bit": 6,
                "description": "EoTp Error"
              },
              "LPWRE": {
                "bit": 7,
                "description": "LTDC Payload Write Error"
              },
              "GCWRE": {
                "bit": 8,
                "description": "Generic Command Write               Error"
              },
              "GPWRE": {
                "bit": 9,
                "description": "Generic Payload Write               Error"
              },
              "GPTXE": {
                "bit": 10,
                "description": "Generic Payload Transmit               Error"
              },
              "GPRDE": {
                "bit": 11,
                "description": "Generic Payload Read Error"
              },
              "GPRXE": {
                "bit": 12,
                "description": "Generic Payload Receive               Error"
              }
            },
            "DSI_IER0": {
              "AE0IE": {
                "bit": 0,
                "description": "Acknowledge Error 0 Interrupt               Enable"
              },
              "AE1IE": {
                "bit": 1,
                "description": "Acknowledge Error 1 Interrupt               Enable"
              },
              "AE2IE": {
                "bit": 2,
                "description": "Acknowledge Error 2 Interrupt               Enable"
              },
              "AE3IE": {
                "bit": 3,
                "description": "Acknowledge Error 3 Interrupt               Enable"
              },
              "AE4IE": {
                "bit": 4,
                "description": "Acknowledge Error 4 Interrupt               Enable"
              },
              "AE5IE": {
                "bit": 5,
                "description": "Acknowledge Error 5 Interrupt               Enable"
              },
              "AE6IE": {
                "bit": 6,
                "description": "Acknowledge Error 6 Interrupt               Enable"
              },
              "AE7IE": {
                "bit": 7,
                "description": "Acknowledge Error 7 Interrupt               Enable"
              },
              "AE8IE": {
                "bit": 8,
                "description": "Acknowledge Error 8 Interrupt               Enable"
              },
              "AE9IE": {
                "bit": 9,
                "description": "Acknowledge Error 9 Interrupt               Enable"
              },
              "AE10IE": {
                "bit": 10,
                "description": "Acknowledge Error 10 Interrupt               Enable"
              },
              "AE11IE": {
                "bit": 11,
                "description": "Acknowledge Error 11 Interrupt               Enable"
              },
              "AE12IE": {
                "bit": 12,
                "description": "Acknowledge Error 12 Interrupt               Enable"
              },
              "AE13IE": {
                "bit": 13,
                "description": "Acknowledge Error 13 Interrupt               Enable"
              },
              "AE14IE": {
                "bit": 14,
                "description": "Acknowledge Error 14 Interrupt               Enable"
              },
              "AE15IE": {
                "bit": 15,
                "description": "Acknowledge Error 15 Interrupt               Enable"
              },
              "PE0IE": {
                "bit": 16,
                "description": "PHY Error 0 Interrupt               Enable"
              },
              "PE1IE": {
                "bit": 17,
                "description": "PHY Error 1 Interrupt               Enable"
              },
              "PE2IE": {
                "bit": 18,
                "description": "PHY Error 2 Interrupt               Enable"
              },
              "PE3IE": {
                "bit": 19,
                "description": "PHY Error 3 Interrupt               Enable"
              },
              "PE4IE": {
                "bit": 20,
                "description": "PHY Error 4 Interrupt               Enable"
              }
            },
            "DSI_IER1": {
              "TOHSTXIE": {
                "bit": 0,
                "description": "Timeout High-Speed Transmission               Interrupt Enable"
              },
              "TOLPRXIE": {
                "bit": 1,
                "description": "Timeout Low-Power Reception Interrupt               Enable"
              },
              "ECCSEIE": {
                "bit": 2,
                "description": "ECC Single-bit Error Interrupt               Enable"
              },
              "ECCMEIE": {
                "bit": 3,
                "description": "ECC Multi-bit Error Interrupt               Enable"
              },
              "CRCEIE": {
                "bit": 4,
                "description": "CRC Error Interrupt Enable"
              },
              "PSEIE": {
                "bit": 5,
                "description": "Packet Size Error Interrupt               Enable"
              },
              "EOTPEIE": {
                "bit": 6,
                "description": "EoTp Error Interrupt               Enable"
              },
              "LPWREIE": {
                "bit": 7,
                "description": "LTDC Payload Write Error Interrupt               Enable"
              },
              "GCWREIE": {
                "bit": 8,
                "description": "Generic Command Write Error Interrupt               Enable"
              },
              "GPWREIE": {
                "bit": 9,
                "description": "Generic Payload Write Error Interrupt               Enable"
              },
              "GPTXEIE": {
                "bit": 10,
                "description": "Generic Payload Transmit Error Interrupt               Enable"
              },
              "GPRDEIE": {
                "bit": 11,
                "description": "Generic Payload Read Error Interrupt               Enable"
              },
              "GPRXEIE": {
                "bit": 12,
                "description": "Generic Payload Receive Error Interrupt               Enable"
              }
            },
            "DSI_FIR0": {
              "FAE0": {
                "bit": 0,
                "description": "Force Acknowledge Error 0"
              },
              "FAE1": {
                "bit": 1,
                "description": "Force Acknowledge Error 1"
              },
              "FAE2": {
                "bit": 2,
                "description": "Force Acknowledge Error 2"
              },
              "FAE3": {
                "bit": 3,
                "description": "Force Acknowledge Error 3"
              },
              "FAE4": {
                "bit": 4,
                "description": "Force Acknowledge Error 4"
              },
              "FAE5": {
                "bit": 5,
                "description": "Force Acknowledge Error 5"
              },
              "FAE6": {
                "bit": 6,
                "description": "Force Acknowledge Error 6"
              },
              "FAE7": {
                "bit": 7,
                "description": "Force Acknowledge Error 7"
              },
              "FAE8": {
                "bit": 8,
                "description": "Force Acknowledge Error 8"
              },
              "FAE9": {
                "bit": 9,
                "description": "Force Acknowledge Error 9"
              },
              "FAE10": {
                "bit": 10,
                "description": "Force Acknowledge Error 10"
              },
              "FAE11": {
                "bit": 11,
                "description": "Force Acknowledge Error 11"
              },
              "FAE12": {
                "bit": 12,
                "description": "Force Acknowledge Error 12"
              },
              "FAE13": {
                "bit": 13,
                "description": "Force Acknowledge Error 13"
              },
              "FAE14": {
                "bit": 14,
                "description": "Force Acknowledge Error 14"
              },
              "FAE15": {
                "bit": 15,
                "description": "Force Acknowledge Error 15"
              },
              "FPE0": {
                "bit": 16,
                "description": "Force PHY Error 0"
              },
              "FPE1": {
                "bit": 17,
                "description": "Force PHY Error 1"
              },
              "FPE2": {
                "bit": 18,
                "description": "Force PHY Error 2"
              },
              "FPE3": {
                "bit": 19,
                "description": "Force PHY Error 3"
              },
              "FPE4": {
                "bit": 20,
                "description": "Force PHY Error 4"
              }
            },
            "DSI_FIR1": {
              "FTOHSTX": {
                "bit": 0,
                "description": "Force Timeout High-Speed               Transmission"
              },
              "FTOLPRX": {
                "bit": 1,
                "description": "Force Timeout Low-Power               Reception"
              },
              "FECCSE": {
                "bit": 2,
                "description": "Force ECC Single-bit Error"
              },
              "FECCME": {
                "bit": 3,
                "description": "Force ECC Multi-bit Error"
              },
              "FCRCE": {
                "bit": 4,
                "description": "Force CRC Error"
              },
              "FPSE": {
                "bit": 5,
                "description": "Force Packet Size Error"
              },
              "FEOTPE": {
                "bit": 6,
                "description": "Force EoTp Error"
              },
              "FLPWRE": {
                "bit": 7,
                "description": "Force LTDC Payload Write               Error"
              },
              "FGCWRE": {
                "bit": 8,
                "description": "Force Generic Command Write               Error"
              },
              "FGPWRE": {
                "bit": 9,
                "description": "Force Generic Payload Write               Error"
              },
              "FGPTXE": {
                "bit": 10,
                "description": "Force Generic Payload Transmit               Error"
              },
              "FGPRDE": {
                "bit": 11,
                "description": "Force Generic Payload Read               Error"
              },
              "FGPRXE": {
                "bit": 12,
                "description": "Force Generic Payload Receive               Error"
              }
            },
            "DSI_VSCR": {
              "EN": {
                "bit": 0,
                "description": "Enable"
              },
              "UR": {
                "bit": 8,
                "description": "Update Register"
              }
            },
            "DSI_LCVCIDR": {
              "VCID": {
                "bit": 0,
                "description": "Virtual Channel ID",
                "width": 2
              }
            },
            "DSI_LCCCR": {
              "COLC": {
                "bit": 0,
                "description": "Color Coding",
                "width": 4
              },
              "LPE": {
                "bit": 8,
                "description": "Loosely Packed Enable"
              }
            },
            "DSI_LPMCCR": {
              "VLPSIZE": {
                "bit": 0,
                "description": "VACT Largest Packet Size",
                "width": 8
              },
              "LPSIZE": {
                "bit": 16,
                "description": "Largest Packet Size",
                "width": 8
              }
            },
            "DSI_VMCCR": {
              "VMT": {
                "bit": 0,
                "description": "Video mode Type",
                "width": 2
              },
              "LPVSAE": {
                "bit": 2,
                "description": "Low-Power Vertical Sync time               Enable"
              },
              "LPVBPE": {
                "bit": 3,
                "description": "Low-power Vertical Back-Porch               Enable"
              },
              "LPVFPE": {
                "bit": 4,
                "description": "Low-power Vertical Front-Porch               Enable"
              },
              "LPVAE": {
                "bit": 5,
                "description": "Low-Power Vertical Active               Enable"
              },
              "LPHBPE": {
                "bit": 6,
                "description": "Low-power Horizontal Back-Porch               Enable"
              },
              "LPHFE": {
                "bit": 7,
                "description": "Low-Power Horizontal Front-Porch               Enable"
              },
              "FBTAAE": {
                "bit": 8,
                "description": "Frame BTA Acknowledge               Enable"
              },
              "LPCE": {
                "bit": 9,
                "description": "Low-Power Command Enable"
              }
            },
            "DSI_VPCCR": {
              "VPSIZE": {
                "bit": 0,
                "description": "Video Packet Size",
                "width": 14
              }
            },
            "DSI_VCCCR": {
              "NUMC": {
                "bit": 0,
                "description": "Number of Chunks",
                "width": 13
              }
            },
            "DSI_VNPCCR": {
              "NPSIZE": {
                "bit": 0,
                "description": "Null Packet Size",
                "width": 13
              }
            },
            "DSI_VHSACCR": {
              "HSA": {
                "bit": 0,
                "description": "Horizontal Synchronism Active               duration",
                "width": 12
              }
            },
            "DSI_VHBPCCR": {
              "HBP": {
                "bit": 0,
                "description": "Horizontal Back-Porch               duration",
                "width": 12
              }
            },
            "DSI_VLCCR": {
              "HLINE": {
                "bit": 0,
                "description": "Horizontal Line duration",
                "width": 15
              }
            },
            "DSI_VVSACCR": {
              "VSA": {
                "bit": 0,
                "description": "Vertical Synchronism Active               duration",
                "width": 10
              }
            },
            "DSI_VVBPCCR": {
              "VBP": {
                "bit": 0,
                "description": "Vertical Back-Porch               duration",
                "width": 10
              }
            },
            "DSI_VVFPCCR": {
              "VFP": {
                "bit": 0,
                "description": "Vertical Front-Porch               duration",
                "width": 10
              }
            },
            "DSI_VVACCR": {
              "VA": {
                "bit": 0,
                "description": "Vertical Active duration",
                "width": 14
              }
            },
            "DSI_WCFGR": {
              "VSPOL": {
                "bit": 7,
                "description": "VSync Polarity"
              },
              "AR": {
                "bit": 6,
                "description": "Automatic Refresh"
              },
              "TEPOL": {
                "bit": 5,
                "description": "TE Polarity"
              },
              "TESRC": {
                "bit": 4,
                "description": "TE Source"
              },
              "COLMUX": {
                "bit": 1,
                "description": "Color Multiplexing",
                "width": 3
              },
              "DSIM": {
                "bit": 0,
                "description": "DSI Mode"
              }
            },
            "DSI_WCR": {
              "DSIEN": {
                "bit": 3,
                "description": "DSI Enable"
              },
              "LTDCEN": {
                "bit": 2,
                "description": "LTDC Enable"
              },
              "SHTDN": {
                "bit": 1,
                "description": "Shutdown"
              },
              "COLM": {
                "bit": 0,
                "description": "Color Mode"
              }
            },
            "DSI_WIER": {
              "RRIE": {
                "bit": 13,
                "description": "Regulator Ready Interrupt               Enable"
              },
              "PLLUIE": {
                "bit": 10,
                "description": "PLL Unlock Interrupt               Enable"
              },
              "PLLLIE": {
                "bit": 9,
                "description": "PLL Lock Interrupt Enable"
              },
              "ERIE": {
                "bit": 1,
                "description": "End of Refresh Interrupt               Enable"
              },
              "TEIE": {
                "bit": 0,
                "description": "Tearing Effect Interrupt               Enable"
              }
            },
            "DSI_WISR": {
              "RRIF": {
                "bit": 13,
                "description": "Regulator Ready Interrupt               Flag"
              },
              "RRS": {
                "bit": 12,
                "description": "Regulator Ready Status"
              },
              "PLLUIF": {
                "bit": 10,
                "description": "PLL Unlock Interrupt Flag"
              },
              "PLLLIF": {
                "bit": 9,
                "description": "PLL Lock Interrupt Flag"
              },
              "PLLLS": {
                "bit": 8,
                "description": "PLL Lock Status"
              },
              "BUSY": {
                "bit": 2,
                "description": "Busy Flag"
              },
              "ERIF": {
                "bit": 1,
                "description": "End of Refresh Interrupt               Flag"
              },
              "TEIF": {
                "bit": 0,
                "description": "Tearing Effect Interrupt               Flag"
              }
            },
            "DSI_WIFCR": {
              "CRRIF": {
                "bit": 13,
                "description": "Clear Regulator Ready Interrupt               Flag"
              },
              "CPLLUIF": {
                "bit": 10,
                "description": "Clear PLL Unlock Interrupt               Flag"
              },
              "CPLLLIF": {
                "bit": 9,
                "description": "Clear PLL Lock Interrupt               Flag"
              },
              "CERIF": {
                "bit": 1,
                "description": "Clear End of Refresh Interrupt               Flag"
              },
              "CTEIF": {
                "bit": 0,
                "description": "Clear Tearing Effect Interrupt               Flag"
              }
            },
            "DSI_WPCR1": {
              "TCLKPOSTEN": {
                "bit": 27,
                "description": "custom time for tCLK-POST               Enable"
              },
              "TLPXCEN": {
                "bit": 26,
                "description": "custom time for tLPX for Clock lane               Enable"
              },
              "THSEXITEN": {
                "bit": 25,
                "description": "custom time for tHS-EXIT               Enable"
              },
              "TLPXDEN": {
                "bit": 24,
                "description": "custom time for tLPX for Data lanes               Enable"
              },
              "THSZEROEN": {
                "bit": 23,
                "description": "custom time for tHS-ZERO               Enable"
              },
              "THSTRAILEN": {
                "bit": 22,
                "description": "custom time for tHS-TRAIL               Enable"
              },
              "THSPREPEN": {
                "bit": 21,
                "description": "custom time for tHS-PREPARE               Enable"
              },
              "TCLKZEROEN": {
                "bit": 20,
                "description": "custom time for tCLK-ZERO               Enable"
              },
              "TCLKPREPEN": {
                "bit": 19,
                "description": "custom time for tCLK-PREPARE               Enable"
              },
              "PDEN": {
                "bit": 18,
                "description": "Pull-Down Enable"
              },
              "TDDL": {
                "bit": 16,
                "description": "Turn Disable Data Lanes"
              },
              "CDOFFDL": {
                "bit": 14,
                "description": "Contention Detection OFF on Data               Lanes"
              },
              "FTXSMDL": {
                "bit": 13,
                "description": "Force in TX Stop Mode the Data               Lanes"
              },
              "FTXSMCL": {
                "bit": 12,
                "description": "Force in TX Stop Mode the Clock               Lane"
              },
              "HSIDL1": {
                "bit": 11,
                "description": "Invert the High-Speed data signal on               Data Lane 1"
              },
              "HSIDL0": {
                "bit": 10,
                "description": "Invert the Hight-Speed data signal on               Data Lane 0"
              },
              "HSICL": {
                "bit": 9,
                "description": "Invert Hight-Speed data signal on Clock               Lane"
              },
              "SWDL1": {
                "bit": 8,
                "description": "Swap Data Lane 1 pins"
              },
              "SWDL0": {
                "bit": 7,
                "description": "Swap Data Lane 0 pins"
              },
              "SWCL": {
                "bit": 6,
                "description": "Swap Clock Lane pins"
              },
              "UIX4": {
                "bit": 0,
                "description": "Unit Interval multiplied by               4",
                "width": 6
              }
            },
            "DSI_WPCR2": {
              "LPRXFT": {
                "bit": 25,
                "description": "Low-Power RX low-pass Filtering               Tuning",
                "width": 2
              },
              "FLPRXLPM": {
                "bit": 22,
                "description": "Forces LP Receiver in Low-Power               Mode"
              },
              "HSTXSRCDL": {
                "bit": 18,
                "description": "High-Speed Transmission Slew Rate               Control on Data Lanes",
                "width": 2
              },
              "HSTXSRCCL": {
                "bit": 16,
                "description": "High-Speed Transmission Slew Rate               Control on Clock Lane",
                "width": 2
              },
              "SDCC": {
                "bit": 12,
                "description": "SDD Control"
              },
              "LPSRDL": {
                "bit": 8,
                "description": "Low-Power transmission Slew Rate               Compensation on Data Lanes",
                "width": 2
              },
              "LPSRCL": {
                "bit": 6,
                "description": "Low-Power transmission Slew Rate               Compensation on Clock Lane",
                "width": 2
              },
              "HSTXDLL": {
                "bit": 2,
                "description": "High-Speed Transmission Delay on Data               Lanes",
                "width": 2
              },
              "HSTXDCL": {
                "bit": 0,
                "description": "High-Speed Transmission Delay on Clock               Lane",
                "width": 2
              }
            },
            "DSI_WPCR3": {
              "THSTRAIL": {
                "bit": 24,
                "description": "tHSTRAIL",
                "width": 8
              },
              "THSPREP": {
                "bit": 16,
                "description": "tHS-PREPARE",
                "width": 8
              },
              "TCLKZEO": {
                "bit": 8,
                "description": "tCLK-ZERO",
                "width": 8
              },
              "TCLKPREP": {
                "bit": 0,
                "description": "tCLK-PREPARE",
                "width": 8
              }
            },
            "DSI_WPCR4": {
              "TLPXC": {
                "bit": 24,
                "description": "tLPXC for Clock lane",
                "width": 8
              },
              "THSEXIT": {
                "bit": 16,
                "description": "tHSEXIT",
                "width": 8
              },
              "TLPXD": {
                "bit": 8,
                "description": "tLPX for Data lanes",
                "width": 8
              },
              "THSZERO": {
                "bit": 0,
                "description": "tHS-ZERO",
                "width": 8
              }
            },
            "DSI_WPCR5": {
              "THSZERO": {
                "bit": 0,
                "description": "tCLK-POST",
                "width": 8
              }
            },
            "DSI_WRPCR": {
              "REGEN": {
                "bit": 24,
                "description": "Regulator Enable"
              },
              "ODF": {
                "bit": 16,
                "description": "PLL Output Division Factor",
                "width": 2
              },
              "IDF": {
                "bit": 11,
                "description": "PLL Input Division Factor",
                "width": 4
              },
              "NDIV": {
                "bit": 2,
                "description": "PLL Loop Division Factor",
                "width": 7
              },
              "PLLEN": {
                "bit": 0,
                "description": "PLL Enable"
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 126,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "WWDG_IRQHandler"
          },
          {
            "number": 17,
            "name": "PVD_IRQHandler"
          },
          {
            "number": 18,
            "name": "TAMP_STAMP_IRQHandler"
          },
          {
            "number": 19,
            "name": "RTC_WKUP_IRQHandler"
          },
          {
            "number": 20,
            "name": "FLASH_IRQHandler"
          },
          {
            "number": 21,
            "name": "RCC_IRQHandler"
          },
          {
            "number": 22,
            "name": "EXTI0_IRQHandler"
          },
          {
            "number": 23,
            "name": "EXTI1_IRQHandler"
          },
          {
            "number": 24,
            "name": "EXTI2_IRQHandler"
          },
          {
            "number": 25,
            "name": "EXTI3_IRQHandler"
          },
          {
            "number": 26,
            "name": "EXTI4_IRQHandler"
          },
          {
            "number": 27,
            "name": "DMA1_Stream0_IRQHandler"
          },
          {
            "number": 28,
            "name": "DMA1_Stream1_IRQHandler"
          },
          {
            "number": 29,
            "name": "DMA1_Stream2_IRQHandler"
          },
          {
            "number": 30,
            "name": "DMA1_Stream3_IRQHandler"
          },
          {
            "number": 31,
            "name": "DMA1_Stream4_IRQHandler"
          },
          {
            "number": 32,
            "name": "DMA1_Stream5_IRQHandler"
          },
          {
            "number": 33,
            "name": "DMA1_Stream6_IRQHandler"
          },
          {
            "number": 34,
            "name": "ADC_IRQHandler"
          },
          {
            "number": 35,
            "name": "CAN1_TX_IRQHandler"
          },
          {
            "number": 36,
            "name": "CAN1_RX0_IRQHandler"
          },
          {
            "number": 37,
            "name": "CAN1_RX1_IRQHandler"
          },
          {
            "number": 38,
            "name": "CAN1_SCE_IRQHandler"
          },
          {
            "number": 39,
            "name": "EXTI9_5_IRQHandler"
          },
          {
            "number": 40,
            "name": "TIM1_BRK_TIM9_IRQHandler"
          },
          {
            "number": 41,
            "name": "TIM1_UP_TIM10_IRQHandler"
          },
          {
            "number": 42,
            "name": "TIM1_TRG_COM_TIM11_IRQHandler"
          },
          {
            "number": 43,
            "name": "TIM1_CC_IRQHandler"
          },
          {
            "number": 44,
            "name": "TIM2_IRQHandler"
          },
          {
            "number": 45,
            "name": "TIM3_IRQHandler"
          },
          {
            "number": 46,
            "name": "TIM4_IRQHandler"
          },
          {
            "number": 47,
            "name": "I2C1_EV_IRQHandler"
          },
          {
            "number": 48,
            "name": "I2C1_ER_IRQHandler"
          },
          {
            "number": 49,
            "name": "I2C2_EV_IRQHandler"
          },
          {
            "number": 50,
            "name": "I2C2_ER_IRQHandler"
          },
          {
            "number": 51,
            "name": "SPI1_IRQHandler"
          },
          {
            "number": 52,
            "name": "SPI2_IRQHandler"
          },
          {
            "number": 53,
            "name": "USART1_IRQHandler"
          },
          {
            "number": 54,
            "name": "USART2_IRQHandler"
          },
          {
            "number": 55,
            "name": "USART3_IRQHandler"
          },
          {
            "number": 56,
            "name": "EXTI15_10_IRQHandler"
          },
          {
            "number": 57,
            "name": "RTC_ALARM_IRQHandler"
          },
          {
            "number": 58,
            "name": "OTG_FS_WKUP_IRQHandler"
          },
          {
            "number": 59,
            "name": "TIM8_BRK_TIM12_IRQHandler"
          },
          {
            "number": 60,
            "name": "TIM8_UP_TIM13_IRQHandler"
          },
          {
            "number": 61,
            "name": "TIM8_TRG_COM_TIM14_IRQHandler"
          },
          {
            "number": 62,
            "name": "TIM8_CC_IRQHandler"
          },
          {
            "number": 63,
            "name": "DMA1_Stream7_IRQHandler"
          },
          {
            "number": 64,
            "name": "FMC_IRQHandler"
          },
          {
            "number": 65,
            "name": "SDMMC1_IRQHandler"
          },
          {
            "number": 66,
            "name": "TIM5_IRQHandler"
          },
          {
            "number": 67,
            "name": "SPI3_IRQHandler"
          },
          {
            "number": 68,
            "name": "UART4_IRQHandler"
          },
          {
            "number": 69,
            "name": "UART5_IRQHandler"
          },
          {
            "number": 70,
            "name": "TIM6_DAC_IRQHandler"
          },
          {
            "number": 71,
            "name": "TIM7_IRQHandler"
          },
          {
            "number": 72,
            "name": "DMA2_Stream0_IRQHandler"
          },
          {
            "number": 73,
            "name": "DMA2_Stream1_IRQHandler"
          },
          {
            "number": 74,
            "name": "DMA2_Stream2_IRQHandler"
          },
          {
            "number": 75,
            "name": "DMA2_Stream3_IRQHandler"
          },
          {
            "number": 76,
            "name": "DMA2_Stream4_IRQHandler"
          },
          {
            "number": 77,
            "name": "ETH_IRQHandler"
          },
          {
            "number": 78,
            "name": "ETH_WKUP_IRQHandler"
          },
          {
            "number": 79,
            "name": "CAN2_TX_IRQHandler"
          },
          {
            "number": 80,
            "name": "CAN2_RX0_IRQHandler"
          },
          {
            "number": 81,
            "name": "CAN2_RX1_IRQHandler"
          },
          {
            "number": 82,
            "name": "CAN2_SCE_IRQHandler"
          },
          {
            "number": 83,
            "name": "OTG_FS_IRQHandler"
          },
          {
            "number": 84,
            "name": "DMA2_Stream5_IRQHandler"
          },
          {
            "number": 85,
            "name": "DMA2_Stream6_IRQHandler"
          },
          {
            "number": 86,
            "name": "DMA2_Stream7_IRQHandler"
          },
          {
            "number": 87,
            "name": "USART6_IRQHandler"
          },
          {
            "number": 88,
            "name": "I2C3_EV_IRQHandler"
          },
          {
            "number": 89,
            "name": "I2C3_ER_IRQHandler"
          },
          {
            "number": 90,
            "name": "OTG_HS_EP1_OUT_IRQHandler"
          },
          {
            "number": 91,
            "name": "OTG_HS_EP1_IN_IRQHandler"
          },
          {
            "number": 92,
            "name": "OTG_HS_WKUP_IRQHandler"
          },
          {
            "number": 93,
            "name": "OTG_HS_IRQHandler"
          },
          {
            "number": 94,
            "name": "DCMI_IRQHandler"
          },
          {
            "number": 95,
            "name": "CRYP_IRQHandler"
          },
          {
            "number": 96,
            "name": "HASH_RNG_IRQHandler"
          },
          {
            "number": 97,
            "name": "FPU_IRQHandler"
          },
          {
            "number": 98,
            "name": "UART7_IRQHandler"
          },
          {
            "number": 99,
            "name": "UART8_IRQHandler"
          },
          {
            "number": 100,
            "name": "SPI4_IRQHandler"
          },
          {
            "number": 101,
            "name": "SPI5_IRQHandler"
          },
          {
            "number": 102,
            "name": "SPI6_IRQHandler"
          },
          {
            "number": 103,
            "name": "SAI1_IRQHandler"
          },
          {
            "number": 104,
            "name": "LCD_TFT_IRQHandler"
          },
          {
            "number": 105,
            "name": "LCD_TFT_IRQHandler"
          },
          {
            "number": 106,
            "name": "DMA2D_IRQHandler"
          },
          {
            "number": 107,
            "name": "SAI2_IRQHandler"
          },
          {
            "number": 108,
            "name": "QuadSPI_IRQHandler"
          },
          {
            "number": 109,
            "name": "LPTimer1_IRQHandler"
          },
          {
            "number": 110,
            "name": "HDMI_CEC_IRQHandler"
          },
          {
            "number": 111,
            "name": "I2C4_EV_IRQHandler"
          },
          {
            "number": 112,
            "name": "I2C4_ER_IRQHandler"
          },
          {
            "number": 113,
            "name": "SPDIFRX_IRQHandler"
          },
          {
            "number": 114,
            "name": "DSIHOST_IRQHandler"
          },
          {
            "number": 115,
            "name": "DFSDM1_FLT0_IRQHandler"
          },
          {
            "number": 116,
            "name": "DFSDM1_FLT1_IRQHandler"
          },
          {
            "number": 117,
            "name": "DFSDM1_FLT2_IRQHandler"
          },
          {
            "number": 118,
            "name": "DFSDM1_FLT3_IRQHandler"
          },
          {
            "number": 119,
            "name": "SDMMC2_IRQHandler"
          },
          {
            "number": 120,
            "name": "CAN3_TX_IRQHandler"
          },
          {
            "number": 121,
            "name": "CAN3_RX0_IRQHandler"
          },
          {
            "number": 122,
            "name": "CAN3_RX1_IRQHandler"
          },
          {
            "number": 123,
            "name": "CAN3_SCE_IRQHandler"
          },
          {
            "number": 124,
            "name": "JPEG_IRQHandler"
          },
          {
            "number": 125,
            "name": "MDIOS_IRQHandler"
          }
        ]
      }
    }
  }
}