spice

.load ./int.so

.verilog
paramset myint integrator;
	.gain=1k;
endparamset

myint int1 (nint, 0, n1, 0);
spice

V1 n1 0 pulse iv=0 pv=1 rise=1m delay=0 width=3m period=5m

.print dc v(nodes) i(R*)
.dc

.list
.print tran v(nodes) state0(int1)
.tran 0 10m 10m basic trace=a
.end
