vendor_name = ModelSim
source_file = 1, C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/se9.vhdl
source_file = 1, C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/se6.vhdl
source_file = 1, C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/1_shifter.vhd
source_file = 1, C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/instr_reg.vhd
source_file = 1, C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/memory.vhd
source_file = 1, C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd
source_file = 1, C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd
source_file = 1, C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/controller.vhd
source_file = 1, C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/inc_dec.vhd
source_file = 1, C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/datapath.vhd
source_file = 1, C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/dex.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/db/vinayak.cbx.xml
design_name = datapath
instance = comp, \rst_ctrl~I\, rst_ctrl, datapath, 1
instance = comp, \clk~I\, clk, datapath, 1
instance = comp, \init_mem~I\, init_mem, datapath, 1
