$date
	Fri Nov 12 14:57:30 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_mux2to1 $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ sel $end
$scope module imux2to1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ sel $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1"
#20
1!
1$
#30
1#
#40
