** Name: SymmetricalOpAmp60

.MACRO SymmetricalOpAmp60 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=7e-6 W=22e-6
mDiodeTransistorNmos2 inOutputStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=6e-6 W=19e-6
mDiodeTransistorPmos3 inTransconductanceComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=31e-6
mDiodeTransistorPmos4 outFirstStage outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=31e-6
mDiodeTransistorPmos5 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=8e-6 W=192e-6
mNormalTransistorNmos6 inSourceStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage StageBiasComplementarySecondStageYinner StageBiasComplementarySecondStageYinner nmos4 L=6e-6 W=104e-6
mNormalTransistorNmos7 inTransconductanceComplementarySecondStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=9e-6 W=85e-6
mNormalTransistorNmos8 out inOutputStageBiasComplementarySecondStage SecondStageYinnerStageBias SecondStageYinnerStageBias nmos4 L=6e-6 W=21e-6
mNormalTransistorNmos9 outFirstStage in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=9e-6 W=85e-6
mNormalTransistorNmos10 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=7e-6 W=100e-6
mNormalTransistorNmos11 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=7e-6 W=80e-6
mNormalTransistorNmos12 FirstStageYsourceTransconductance inOutputStageBiasComplementarySecondStage FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=6e-6 W=26e-6
mNormalTransistorNmos13 SecondStageYinnerStageBias inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=6e-6 W=112e-6
mNormalTransistorNmos14 StageBiasComplementarySecondStageYinner inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=6e-6 W=112e-6
mNormalTransistorPmos15 inOutputStageBiasComplementarySecondStage outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=8e-6 W=296e-6
mNormalTransistorPmos16 inSourceStageBiasComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=63e-6
mNormalTransistorPmos17 out outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=63e-6
Capacitor1 out sourceNmos 10e-12
.EOM SymmetricalOpAmp60

** Expected Performance Values: 
** Gain: 53 dB
** Power consumption: 1.16701 mW
** Area: 9400 (mu_m)^2
** Transit frequency: 7.74501 MHz
** Transit frequency with error factor: 7.74466 MHz
** Slew rate: 7.43826 V/mu_s
** Phase margin: 69.328Â°
** CMRR: 106 dB
** negPSRR: 95 dB
** posPSRR: 53 dB
** VoutMax: 4.82001 V
** VoutMin: 0.510001 V
** VcmMax: 4.66001 V
** VcmMin: 1.47001 V


** Expected Currents: 
** NormalTransistorNmos: 44.9161 muA
** NormalTransistorPmos: -67.9549 muA
** DiodeTransistorPmos: -17.9899 muA
** DiodeTransistorPmos: -17.9899 muA
** NormalTransistorNmos: 35.9771 muA
** NormalTransistorNmos: 35.9761 muA
** NormalTransistorNmos: 17.9891 muA
** NormalTransistorNmos: 17.9891 muA
** NormalTransistorNmos: 37.2541 muA
** NormalTransistorNmos: 37.2531 muA
** NormalTransistorPmos: -37.2549 muA
** NormalTransistorNmos: 37.2541 muA
** NormalTransistorNmos: 37.2531 muA
** NormalTransistorPmos: -37.2549 muA
** DiodeTransistorNmos: 67.9541 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -44.9169 muA


** Expected Voltages: 
** ibias: 0.598001  V
** in1: 2.5  V
** in2: 2.5  V
** inOutputStageBiasComplementarySecondStage: 0.911001  V
** inSourceStageBiasComplementarySecondStage: 0.558001  V
** inTransconductanceComplementarySecondStage: 4.25501  V
** out: 2.5  V
** outFirstStage: 4.25501  V
** outVoltageBiasXXpXX0: 4.11401  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerStageBias: 0.193001  V
** sourceTransconductance: 1.94501  V
** innerStageBias: 0.153001  V
** inner: 0.346001  V


.END