
Circuit 1 cell sky130_fd_pr__pfet_01v8 and Circuit 2 cell sky130_fd_pr__pfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8                  |Circuit 2: sky130_fd_pr__pfet_01v8                  
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
3                                                   |3                                                   
4                                                   |4                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8 and sky130_fd_pr__pfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8                  |Circuit 2: sky130_fd_pr__nfet_01v8                  
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
3                                                   |3                                                   
4                                                   |4                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_g5v0d10v5 and Circuit 2 cell sky130_fd_pr__pfet_g5v0d10v5 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_g5v0d10v5 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_g5v0d10v5 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_g5v0d10v5             |Circuit 2: sky130_fd_pr__pfet_g5v0d10v5             
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
3                                                   |3                                                   
4                                                   |4                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_g5v0d10v5 and sky130_fd_pr__pfet_g5v0d10v5 are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_g5v0d10v5 and Circuit 2 cell sky130_fd_pr__nfet_g5v0d10v5 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_g5v0d10v5 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_g5v0d10v5 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_g5v0d10v5             |Circuit 2: sky130_fd_pr__nfet_g5v0d10v5             
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
3                                                   |3                                                   
4                                                   |4                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_g5v0d10v5 and sky130_fd_pr__nfet_g5v0d10v5 are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_01v8_hvt and Circuit 2 cell sky130_fd_pr__pfet_01v8_hvt are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_hvt is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_hvt is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8_hvt              |Circuit 2: sky130_fd_pr__pfet_01v8_hvt              
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
3                                                   |3                                                   
4                                                   |4                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8_hvt and sky130_fd_pr__pfet_01v8_hvt are equivalent.

Circuit 1 cell sky130_fd_pr__diode_pw2nd_11v0 and Circuit 2 cell sky130_fd_pr__diode_pw2nd_11v0 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__diode_pw2nd_11v0 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__diode_pw2nd_11v0 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__diode_pw2nd_11v0           |Circuit 2: sky130_fd_pr__diode_pw2nd_11v0           
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__diode_pw2nd_11v0 and sky130_fd_pr__diode_pw2nd_11v0 are equivalent.

Circuit 1 cell sky130_fd_pr__diode_pw2nd_05v5 and Circuit 2 cell sky130_fd_pr__diode_pw2nd_05v5 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__diode_pw2nd_05v5 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__diode_pw2nd_05v5 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__diode_pw2nd_05v5           |Circuit 2: sky130_fd_pr__diode_pw2nd_05v5           
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__diode_pw2nd_05v5 and sky130_fd_pr__diode_pw2nd_05v5 are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_05v0_nvt and Circuit 2 cell sky130_fd_pr__nfet_05v0_nvt are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_05v0_nvt is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_05v0_nvt is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_05v0_nvt              |Circuit 2: sky130_fd_pr__nfet_05v0_nvt              
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
3                                                   |3                                                   
4                                                   |4                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_05v0_nvt and sky130_fd_pr__nfet_05v0_nvt are equivalent.

Circuit 1 cell sky130_fd_pr__cap_mim_m3_1 and Circuit 2 cell sky130_fd_pr__cap_mim_m3_1 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__cap_mim_m3_1 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__cap_mim_m3_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__cap_mim_m3_1               |Circuit 2: sky130_fd_pr__cap_mim_m3_1               
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__cap_mim_m3_1 and sky130_fd_pr__cap_mim_m3_1 are equivalent.

Class sky130_fd_sc_hvl__inv_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hvl__inv_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hvl__inv_2                  |Circuit 2: sky130_fd_sc_hvl__inv_2                  
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (2->1)                 |sky130_fd_pr__pfet_g5v0d10v5 (2->1)                 
sky130_fd_pr__nfet_g5v0d10v5 (2->1)                 |sky130_fd_pr__nfet_g5v0d10v5 (2->1)                 
Number of devices: 2                                |Number of devices: 2                                
Number of nets: 6                                   |Number of nets: 6                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hvl__inv_2                  |Circuit 2: sky130_fd_sc_hvl__inv_2                  
----------------------------------------------------|----------------------------------------------------
A                                                   |A                                                   
Y                                                   |Y                                                   
VPWR                                                |VPWR                                                
VPB                                                 |VPB                                                 
VGND                                                |VGND                                                
VNB                                                 |VNB                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hvl__inv_2 and sky130_fd_sc_hvl__inv_2 are equivalent.

Class sky130_fd_sc_hvl__lsbuflv2hv_1 (0):  Merged 8 parallel devices.
Class sky130_fd_sc_hvl__lsbuflv2hv_1 (1):  Merged 8 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hvl__lsbuflv2hv_1           |Circuit 2: sky130_fd_sc_hvl__lsbuflv2hv_1           
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (12->4)                |sky130_fd_pr__nfet_g5v0d10v5 (12->4)                
sky130_fd_pr__pfet_g5v0d10v5 (4)                    |sky130_fd_pr__pfet_g5v0d10v5 (4)                    
sky130_fd_pr__nfet_01v8 (2)                         |sky130_fd_pr__nfet_01v8 (2)                         
sky130_fd_pr__pfet_01v8_hvt (2)                     |sky130_fd_pr__pfet_01v8_hvt (2)                     
Number of devices: 12                               |Number of devices: 12                               
Number of nets: 14 **Mismatch**                     |Number of nets: 12 **Mismatch**                     
---------------------------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: sky130_fd_sc_hvl__lsbuflv2hv_1           |Circuit 2: sky130_fd_sc_hvl__lsbuflv2hv_1           

---------------------------------------------------------------------------------------------------------
Net: VGND                                           |Net: VGND                                           
  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 3            |  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 4            
                                                    |  sky130_fd_pr__nfet_01v8/(1|3) = 2                 
                                                    |                                                    
Net: VPWR                                           |Net: VPWR                                           
  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 3            |  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 4            
                                                    |                                                    
Net: VGND_uq0                                       |(no matching net)                                   
  sky130_fd_pr__nfet_01v8/(1|3) = 2                 |                                                    
  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 1            |                                                    
                                                    |                                                    
Net: VPWR_uq0                                       |(no matching net)                                   
  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 1            |                                                    
---------------------------------------------------------------------------------------------------------
Netlists do not match.
  Flattening non-matched subcircuits sky130_fd_sc_hvl__lsbuflv2hv_1 sky130_fd_sc_hvl__lsbuflv2hv_1

Cell sky130_fd_sc_hvl__diode_2 (0) disconnected node: VGND
Cell sky130_fd_sc_hvl__diode_2 (0) disconnected node: VPB
Cell sky130_fd_sc_hvl__diode_2 (0) disconnected node: VPWR
Cell sky130_fd_sc_hvl__diode_2 (1) disconnected node: VGND
Cell sky130_fd_sc_hvl__diode_2 (1) disconnected node: VPB
Cell sky130_fd_sc_hvl__diode_2 (1) disconnected node: VPWR
Subcircuit summary:
Circuit 1: sky130_fd_sc_hvl__diode_2                |Circuit 2: sky130_fd_sc_hvl__diode_2                
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__diode_pw2nd_11v0 (1)                  |sky130_fd_pr__diode_pw2nd_11v0 (1)                  
Number of devices: 1                                |Number of devices: 1                                
Number of nets: 2                                   |Number of nets: 2                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hvl__diode_2                |Circuit 2: sky130_fd_sc_hvl__diode_2                
----------------------------------------------------|----------------------------------------------------
VNB                                                 |VNB                                                 
DIODE                                               |DIODE                                               
VGND                                                |VGND                                                
VPB                                                 |VPB                                                 
VPWR                                                |VPWR                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hvl__diode_2 and sky130_fd_sc_hvl__diode_2 are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_KLHCT5 in circuit simple_analog_switch (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_KL97Y6 in circuit simple_analog_switch (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_EJGQFX in circuit simple_analog_switch (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_WSEQJ8 in circuit simple_analog_switch (0)(2 instances)

Class simple_analog_switch (0):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: simple_analog_switch                     |Circuit 2: simple_analog_switch                     
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (8->3)                 |sky130_fd_pr__pfet_g5v0d10v5 (3)                    
sky130_fd_pr__nfet_g5v0d10v5 (4->3)                 |sky130_fd_pr__nfet_g5v0d10v5 (3)                    
Number of devices: 6                                |Number of devices: 6                                
Number of nets: 6                                   |Number of nets: 6                                   
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: simple_analog_switch                     |Circuit 2: simple_analog_switch                     
----------------------------------------------------|----------------------------------------------------
on                                                  |on                                                  
vss                                                 |vss                                                 
off                                                 |off                                                 
vdd                                                 |vdd                                                 
in                                                  |in                                                  
out                                                 |out                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes simple_analog_switch and simple_analog_switch are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hvl__decap_4                |Circuit 2: sky130_fd_sc_hvl__decap_4                
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (1)                    |sky130_fd_pr__nfet_g5v0d10v5 (1)                    
sky130_fd_pr__pfet_g5v0d10v5 (1)                    |sky130_fd_pr__pfet_g5v0d10v5 (1)                    
Number of devices: 2                                |Number of devices: 2                                
Number of nets: 4                                   |Number of nets: 4                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hvl__decap_4                |Circuit 2: sky130_fd_sc_hvl__decap_4                
----------------------------------------------------|----------------------------------------------------
VNB                                                 |VNB                                                 
VPB                                                 |VPB                                                 
VGND                                                |VGND                                                
VPWR                                                |VPWR                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hvl__decap_4 and sky130_fd_sc_hvl__decap_4 are equivalent.

Circuit 1 cell sky130_fd_pr__cap_mim_m3_2 and Circuit 2 cell sky130_fd_pr__cap_mim_m3_2 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__cap_mim_m3_2 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__cap_mim_m3_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__cap_mim_m3_2               |Circuit 2: sky130_fd_pr__cap_mim_m3_2               
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__cap_mim_m3_2 and sky130_fd_pr__cap_mim_m3_2 are equivalent.

Circuit 1 cell sky130_fd_pr__res_high_po_0p35 and Circuit 2 cell sky130_fd_pr__res_high_po_0p35 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__res_high_po_0p35 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__res_high_po_0p35 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__res_high_po_0p35           |Circuit 2: sky130_fd_pr__res_high_po_0p35           
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
3                                                   |3                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__res_high_po_0p35 and sky130_fd_pr__res_high_po_0p35 are equivalent.

Circuit 1 cell sky130_fd_pr__res_xhigh_po_0p69 and Circuit 2 cell sky130_fd_pr__res_xhigh_po_0p69 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__res_xhigh_po_0p69 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__res_xhigh_po_0p69 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__res_xhigh_po_0p69          |Circuit 2: sky130_fd_pr__res_xhigh_po_0p69          
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
3                                                   |3                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__res_xhigh_po_0p69 and sky130_fd_pr__res_xhigh_po_0p69 are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_F5JQJ7 in circuit isolated_switch_4 (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_AQSWZU in circuit isolated_switch_4 (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_EJGQJV in circuit isolated_switch_4 (0)(1 instance)

Class isolated_switch_4 (0):  Merged 32 parallel devices.
Subcircuit summary:
Circuit 1: isolated_switch_4                        |Circuit 2: isolated_switch_4                        
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (13->3)                |sky130_fd_pr__nfet_g5v0d10v5 (3)                    
sky130_fd_pr__pfet_g5v0d10v5 (24->2)                |sky130_fd_pr__pfet_g5v0d10v5 (2)                    
Number of devices: 5                                |Number of devices: 5                                
Number of nets: 8                                   |Number of nets: 8                                   
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: isolated_switch_4                        |Circuit 2: isolated_switch_4                        
----------------------------------------------------|----------------------------------------------------
shunt                                               |shunt                                               
vss                                                 |vss                                                 
on                                                  |on                                                  
off                                                 |off                                                 
vdd                                                 |vdd                                                 
in                                                  |in                                                  
out                                                 |out                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes isolated_switch_4 and isolated_switch_4 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hvl__inv_1                  |Circuit 2: sky130_fd_sc_hvl__inv_1                  
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (1)                    |sky130_fd_pr__pfet_g5v0d10v5 (1)                    
sky130_fd_pr__nfet_g5v0d10v5 (1)                    |sky130_fd_pr__nfet_g5v0d10v5 (1)                    
Number of devices: 2                                |Number of devices: 2                                
Number of nets: 6                                   |Number of nets: 6                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hvl__inv_1                  |Circuit 2: sky130_fd_sc_hvl__inv_1                  
----------------------------------------------------|----------------------------------------------------
VPWR                                                |VPWR                                                
VPB                                                 |VPB                                                 
VGND                                                |VGND                                                
VNB                                                 |VNB                                                 
A                                                   |A                                                   
Y                                                   |Y                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hvl__inv_1 and sky130_fd_sc_hvl__inv_1 are equivalent.

Circuit 1 cell sky130_fd_pr__res_xhigh_po_0p35 and Circuit 2 cell sky130_fd_pr__res_xhigh_po_0p35 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__res_xhigh_po_0p35 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__res_xhigh_po_0p35 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__res_xhigh_po_0p35          |Circuit 2: sky130_fd_pr__res_xhigh_po_0p35          
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
3                                                   |3                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__res_xhigh_po_0p35 and sky130_fd_pr__res_xhigh_po_0p35 are equivalent.

Class sky130_fd_sc_hvl__inv_16 (0):  Merged 30 parallel devices.
Class sky130_fd_sc_hvl__inv_16 (1):  Merged 30 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hvl__inv_16                 |Circuit 2: sky130_fd_sc_hvl__inv_16                 
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (16->1)                |sky130_fd_pr__pfet_g5v0d10v5 (16->1)                
sky130_fd_pr__nfet_g5v0d10v5 (16->1)                |sky130_fd_pr__nfet_g5v0d10v5 (16->1)                
Number of devices: 2                                |Number of devices: 2                                
Number of nets: 6                                   |Number of nets: 6                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hvl__inv_16                 |Circuit 2: sky130_fd_sc_hvl__inv_16                 
----------------------------------------------------|----------------------------------------------------
Y                                                   |Y                                                   
A                                                   |A                                                   
VGND                                                |VGND                                                
VNB                                                 |VNB                                                 
VPWR                                                |VPWR                                                
VPB                                                 |VPB                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hvl__inv_16 and sky130_fd_sc_hvl__inv_16 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_ls__decap_4                 |Circuit 2: sky130_fd_sc_ls__decap_4                 
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (1)                     |sky130_fd_pr__pfet_01v8_hvt (1)                     
sky130_fd_pr__nfet_01v8 (1)                         |sky130_fd_pr__nfet_01v8 (1)                         
Number of devices: 2                                |Number of devices: 2                                
Number of nets: 4                                   |Number of nets: 4                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_ls__decap_4                 |Circuit 2: sky130_fd_sc_ls__decap_4                 
----------------------------------------------------|----------------------------------------------------
VPB                                                 |VPB                                                 
VNB                                                 |VNB                                                 
VPWR                                                |VPWR                                                
VGND                                                |VGND                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_ls__decap_4 and sky130_fd_sc_ls__decap_4 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_ls__dfrtn_1                 |Circuit 2: sky130_fd_sc_ls__dfrtn_1                 
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_01v8 (16)                        |sky130_fd_pr__nfet_01v8 (16)                        
sky130_fd_pr__pfet_01v8_hvt (16)                    |sky130_fd_pr__pfet_01v8_hvt (16)                    
Number of devices: 32                               |Number of devices: 32                               
Number of nets: 23                                  |Number of nets: 23                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_ls__dfrtn_1                 |Circuit 2: sky130_fd_sc_ls__dfrtn_1                 
----------------------------------------------------|----------------------------------------------------
VPWR                                                |VPWR                                                
VGND                                                |VGND                                                
VNB                                                 |VNB                                                 
VPB                                                 |VPB                                                 
RESET_B                                             |RESET_B                                             
Q                                                   |Q                                                   
D                                                   |D                                                   
CLK_N                                               |CLK_N                                               
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_ls__dfrtn_1 and sky130_fd_sc_ls__dfrtn_1 are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_L9ESAD in circuit TieH_1p8 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_XJT6XQ in circuit TieH_1p8 (0)(1 instance)

Class TieH_1p8 (0):  Merged 1 parallel devices.
Subcircuit summary:
Circuit 1: TieH_1p8                                 |Circuit 2: TieH_1p8                                 
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_01v8 (1)                         |sky130_fd_pr__nfet_01v8 (1)                         
sky130_fd_pr__pfet_01v8 (2->1)                      |sky130_fd_pr__pfet_01v8 (1)                         
Number of devices: 2                                |Number of devices: 2                                
Number of nets: 4                                   |Number of nets: 4                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: TieH_1p8                                 |Circuit 2: TieH_1p8                                 
----------------------------------------------------|----------------------------------------------------
TieH                                                |TieH                                                
VSS                                                 |VSS                                                 
VCC                                                 |VCC                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes TieH_1p8 and TieH_1p8 are equivalent.

Class sky130_fd_sc_ls__buf_8 (0):  Merged 18 parallel devices.
Class sky130_fd_sc_ls__buf_8 (1):  Merged 18 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_ls__buf_8                   |Circuit 2: sky130_fd_sc_ls__buf_8                   
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_01v8 (11->2)                     |sky130_fd_pr__nfet_01v8 (11->2)                     
sky130_fd_pr__pfet_01v8_hvt (11->2)                 |sky130_fd_pr__pfet_01v8_hvt (11->2)                 
Number of devices: 4                                |Number of devices: 4                                
Number of nets: 7                                   |Number of nets: 7                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_ls__buf_8                   |Circuit 2: sky130_fd_sc_ls__buf_8                   
----------------------------------------------------|----------------------------------------------------
X                                                   |X                                                   
VPWR                                                |VPWR                                                
VPB                                                 |VPB                                                 
VGND                                                |VGND                                                
VNB                                                 |VNB                                                 
A                                                   |A                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_ls__buf_8 and sky130_fd_sc_ls__buf_8 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_ls__dfrtp_1                 |Circuit 2: sky130_fd_sc_ls__dfrtp_1                 
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (16)                    |sky130_fd_pr__pfet_01v8_hvt (16)                    
sky130_fd_pr__nfet_01v8 (16)                        |sky130_fd_pr__nfet_01v8 (16)                        
Number of devices: 32                               |Number of devices: 32                               
Number of nets: 23                                  |Number of nets: 23                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_ls__dfrtp_1                 |Circuit 2: sky130_fd_sc_ls__dfrtp_1                 
----------------------------------------------------|----------------------------------------------------
CLK                                                 |CLK                                                 
Q                                                   |Q                                                   
D                                                   |D                                                   
VGND                                                |VGND                                                
VNB                                                 |VNB                                                 
VPB                                                 |VPB                                                 
RESET_B                                             |RESET_B                                             
VPWR                                                |VPWR                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_ls__dfrtp_1 and sky130_fd_sc_ls__dfrtp_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_ls__xor2_1                  |Circuit 2: sky130_fd_sc_ls__xor2_1                  
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_01v8 (5)                         |sky130_fd_pr__nfet_01v8 (5)                         
sky130_fd_pr__pfet_01v8_hvt (5)                     |sky130_fd_pr__pfet_01v8_hvt (5)                     
Number of devices: 10                               |Number of devices: 10                               
Number of nets: 11                                  |Number of nets: 11                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_ls__xor2_1                  |Circuit 2: sky130_fd_sc_ls__xor2_1                  
----------------------------------------------------|----------------------------------------------------
VNB                                                 |VNB                                                 
VPB                                                 |VPB                                                 
VGND                                                |VGND                                                
A                                                   |A                                                   
B                                                   |B                                                   
VPWR                                                |VPWR                                                
X                                                   |X                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_ls__xor2_1 and sky130_fd_sc_ls__xor2_1 are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_03v3_nvt and Circuit 2 cell sky130_fd_pr__nfet_03v3_nvt are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_03v3_nvt is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_03v3_nvt is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_03v3_nvt              |Circuit 2: sky130_fd_pr__nfet_03v3_nvt              
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
3                                                   |3                                                   
4                                                   |4                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_03v3_nvt and sky130_fd_pr__nfet_03v3_nvt are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_SF7DK5 in circuit minimum_analog_switch (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_VDJU7P in circuit minimum_analog_switch (0)(1 instance)

Cell minimum_analog_switch (0) disconnected node: vdd
Cell minimum_analog_switch (1) disconnected node: vdd
Class minimum_analog_switch (0):  Merged 1 parallel devices.
Cell minimum_analog_switch (0) disconnected node: vdd
Cell minimum_analog_switch (1) disconnected node: vdd
Subcircuit summary:
Circuit 1: minimum_analog_switch                    |Circuit 2: minimum_analog_switch                    
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (4->3)                 |sky130_fd_pr__nfet_g5v0d10v5 (3)                    
Number of devices: 3                                |Number of devices: 3                                
Number of nets: 5                                   |Number of nets: 5                                   
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: minimum_analog_switch                    |Circuit 2: minimum_analog_switch                    
----------------------------------------------------|----------------------------------------------------
on                                                  |on                                                  
off                                                 |off                                                 
vss                                                 |vss                                                 
out                                                 |out                                                 
in                                                  |in                                                  
vdd                                                 |vdd                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes minimum_analog_switch and minimum_analog_switch are equivalent.

Class sky130_fd_sc_hd__inv_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__inv_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__inv_2                   |Circuit 2: sky130_fd_sc_hd__inv_2                   
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (2->1)                  |sky130_fd_pr__pfet_01v8_hvt (2->1)                  
sky130_fd_pr__nfet_01v8 (2->1)                      |sky130_fd_pr__nfet_01v8 (2->1)                      
Number of devices: 2                                |Number of devices: 2                                
Number of nets: 6                                   |Number of nets: 6                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__inv_2                   |Circuit 2: sky130_fd_sc_hd__inv_2                   
----------------------------------------------------|----------------------------------------------------
VGND                                                |VGND                                                
VNB                                                 |VNB                                                 
VPWR                                                |VPWR                                                
VPB                                                 |VPB                                                 
Y                                                   |Y                                                   
A                                                   |A                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__inv_2 and sky130_fd_sc_hd__inv_2 are equivalent.

Class simple_analog_switch_ena1v8 (0):  Merged 1 parallel devices.
Class simple_analog_switch_ena1v8 (1):  Merged 1 parallel devices.
Subcircuit summary:
Circuit 1: simple_analog_switch_ena1v8              |Circuit 2: simple_analog_switch_ena1v8              
----------------------------------------------------|----------------------------------------------------
sky130_fd_sc_hvl__inv_2 (2)                         |sky130_fd_sc_hvl__inv_2 (2)                         
sky130_fd_pr__nfet_g5v0d10v5 (12->4)                |sky130_fd_pr__nfet_g5v0d10v5 (12->4)                
sky130_fd_pr__pfet_g5v0d10v5 (4)                    |sky130_fd_pr__pfet_g5v0d10v5 (4)                    
sky130_fd_pr__nfet_01v8 (2)                         |sky130_fd_pr__nfet_01v8 (2)                         
sky130_fd_pr__pfet_01v8_hvt (2)                     |sky130_fd_pr__pfet_01v8_hvt (2)                     
sky130_fd_sc_hvl__diode_2 (1)                       |sky130_fd_sc_hvl__diode_2 (1)                       
simple_analog_switch (1)                            |simple_analog_switch (1)                            
sky130_fd_sc_hvl__decap_4 (2->1)                    |sky130_fd_sc_hvl__decap_4 (2->1)                    
Number of devices: 17                               |Number of devices: 17                               
Number of nets: 15                                  |Number of nets: 15                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: simple_analog_switch_ena1v8              |Circuit 2: simple_analog_switch_ena1v8              
----------------------------------------------------|----------------------------------------------------
avss                                                |avss                                                
out                                                 |out                                                 
in                                                  |in                                                  
dvdd                                                |dvdd                                                
avdd                                                |avdd                                                
dvss                                                |dvss                                                
on                                                  |on                                                  
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes simple_analog_switch_ena1v8 and simple_analog_switch_ena1v8 are equivalent.

Circuit 1 cell sky130_fd_pr__res_generic_po and Circuit 2 cell sky130_fd_pr__res_generic_po are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__res_generic_po is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__res_generic_po is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__res_generic_po             |Circuit 2: sky130_fd_pr__res_generic_po             
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__res_generic_po and sky130_fd_pr__res_generic_po are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_C3WBNQ in circuit bias_nstack (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__diode_pw2nd_05v5_FT76RK in circuit bias_nstack (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_05v0_nvt_QRKT8P in circuit bias_nstack (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_ZMKT8P in circuit bias_nstack (0)(1 instance)

Subcircuit summary:
Circuit 1: bias_nstack                              |Circuit 2: bias_nstack                              
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (2)                    |sky130_fd_pr__nfet_g5v0d10v5 (2)                    
sky130_fd_pr__diode_pw2nd_05v5 (1)                  |sky130_fd_pr__diode_pw2nd_05v5 (1)                  
sky130_fd_pr__nfet_05v0_nvt (1)                     |sky130_fd_pr__nfet_05v0_nvt (1)                     
Number of devices: 4                                |Number of devices: 4                                
Number of nets: 6                                   |Number of nets: 6                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: bias_nstack                              |Circuit 2: bias_nstack                              
----------------------------------------------------|----------------------------------------------------
itail                                               |itail                                               
nbias                                               |nbias                                               
vcasc                                               |vcasc                                               
ena                                                 |ena                                                 
avss                                                |avss                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes bias_nstack and bias_nstack are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_G8LMTZ in circuit bias_pstack (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__diode_pw2nd_05v5_FT76RK in circuit bias_pstack (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_H75TTW in circuit bias_pstack (0)(1 instance)

Subcircuit summary:
Circuit 1: bias_pstack                              |Circuit 2: bias_pstack                              
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (3)                    |sky130_fd_pr__pfet_g5v0d10v5 (3)                    
sky130_fd_pr__diode_pw2nd_05v5 (1)                  |sky130_fd_pr__diode_pw2nd_05v5 (1)                  
Number of devices: 4                                |Number of devices: 4                                
Number of nets: 8                                   |Number of nets: 8                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: bias_pstack                              |Circuit 2: bias_pstack                              
----------------------------------------------------|----------------------------------------------------
pbias                                               |pbias                                               
itail                                               |itail                                               
pcasc                                               |pcasc                                               
avss                                                |avss                                                
avdd                                                |avdd                                                
enb                                                 |enb                                                 
vcasc                                               |vcasc                                               
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes bias_pstack and bias_pstack are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_05v0_nvt_F3TL5C in circuit bias_amp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_56WC32 in circuit bias_amp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_QSDYAY in circuit bias_amp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_V5WCXY in circuit bias_amp (0)(1 instance)

Class bias_amp (0):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: bias_amp                                 |Circuit 2: bias_amp                                 
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_05v0_nvt (1)                     |sky130_fd_pr__nfet_05v0_nvt (1)                     
sky130_fd_pr__nfet_g5v0d10v5 (5->3)                 |sky130_fd_pr__nfet_g5v0d10v5 (3)                    
sky130_fd_pr__pfet_g5v0d10v5 (2)                    |sky130_fd_pr__pfet_g5v0d10v5 (2)                    
Number of devices: 6                                |Number of devices: 6                                
Number of nets: 10                                  |Number of nets: 10                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: bias_amp                                 |Circuit 2: bias_amp                                 
----------------------------------------------------|----------------------------------------------------
avdd                                                |avdd                                                
nbias                                               |nbias                                               
inp                                                 |inp                                                 
inn                                                 |inn                                                 
ena                                                 |ena                                                 
out                                                 |out                                                 
avss                                                |avss                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes bias_amp and bias_amp are equivalent.

Subcircuit summary:
Circuit 1: isolated_switch_xlarge                   |Circuit 2: isolated_switch_xlarge                   
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (24->8)                |sky130_fd_pr__nfet_g5v0d10v5 (24->8)                
sky130_fd_pr__pfet_g5v0d10v5 (8)                    |sky130_fd_pr__pfet_g5v0d10v5 (8)                    
sky130_fd_pr__nfet_01v8 (4)                         |sky130_fd_pr__nfet_01v8 (4)                         
sky130_fd_pr__pfet_01v8_hvt (4)                     |sky130_fd_pr__pfet_01v8_hvt (4)                     
isolated_switch_4 (1)                               |isolated_switch_4 (1)                               
sky130_fd_sc_hvl__diode_2 (2)                       |sky130_fd_sc_hvl__diode_2 (2)                       
sky130_fd_sc_hvl__inv_1 (1)                         |sky130_fd_sc_hvl__inv_1 (1)                         
Number of devices: 28                               |Number of devices: 28                               
Number of nets: 21                                  |Number of nets: 21                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: isolated_switch_xlarge                   |Circuit 2: isolated_switch_xlarge                   
----------------------------------------------------|----------------------------------------------------
avss                                                |avss                                                
out                                                 |out                                                 
in                                                  |in                                                  
avdd                                                |avdd                                                
dvss                                                |dvss                                                
dvdd                                                |dvdd                                                
off                                                 |off                                                 
on                                                  |on                                                  
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes isolated_switch_xlarge and isolated_switch_xlarge are equivalent.

Circuit 1 cell sky130_fd_pr__res_high_po_1p41 and Circuit 2 cell sky130_fd_pr__res_high_po_1p41 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__res_high_po_1p41 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__res_high_po_1p41 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__res_high_po_1p41           |Circuit 2: sky130_fd_pr__res_high_po_1p41           
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
3                                                   |3                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__res_high_po_1p41 and sky130_fd_pr__res_high_po_1p41 are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_UNEQ2N#0 in circuit mux2to1 (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_KLD8Y6 in circuit mux2to1 (0)(3 instances)

Subcircuit summary:
Circuit 1: mux2to1                                  |Circuit 2: mux2to1                                  
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (3)                    |sky130_fd_pr__nfet_g5v0d10v5 (3)                    
sky130_fd_pr__pfet_g5v0d10v5 (3)                    |sky130_fd_pr__pfet_g5v0d10v5 (3)                    
Number of devices: 6                                |Number of devices: 6                                
Number of nets: 7                                   |Number of nets: 7                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: mux2to1                                  |Circuit 2: mux2to1                                  
----------------------------------------------------|----------------------------------------------------
A1                                                  |A1                                                  
A0                                                  |A0                                                  
S                                                   |S                                                   
VSS                                                 |VSS                                                 
VCC                                                 |VCC                                                 
Z                                                   |Z                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes mux2to1 and mux2to1 are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_WSE8X6 in circuit levelShifter (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_PHU9Y6 in circuit levelShifter (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_X6X8XQ in circuit levelShifter (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_L9ESAD in circuit levelShifter (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_N5F8XL in circuit levelShifter (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_FJFAMD in circuit levelShifter (0)(1 instance)

Class levelShifter (0):  Merged 7 parallel devices.
Subcircuit summary:
Circuit 1: levelShifter                             |Circuit 2: levelShifter                             
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (5->3)                 |sky130_fd_pr__nfet_g5v0d10v5 (3)                    
sky130_fd_pr__pfet_g5v0d10v5 (6->3)                 |sky130_fd_pr__pfet_g5v0d10v5 (3)                    
sky130_fd_pr__pfet_01v8 (4->2)                      |sky130_fd_pr__pfet_01v8 (2)                         
sky130_fd_pr__nfet_01v8 (2)                         |sky130_fd_pr__nfet_01v8 (2)                         
sky130_fd_pr__cap_mim_m3_1 (1)                      |sky130_fd_pr__cap_mim_m3_1 (1)                      
Number of devices: 11                               |Number of devices: 11                               
Number of nets: 9                                   |Number of nets: 9                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: levelShifter                             |Circuit 2: levelShifter                             
----------------------------------------------------|----------------------------------------------------
VCCL                                                |VCCL                                                
ain                                                 |ain                                                 
aout                                                |aout                                                
VCCH                                                |VCCH                                                
VSS                                                 |VSS                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes levelShifter and levelShifter are equivalent.

Subcircuit summary:
Circuit 1: minimal_n_switch_ena1v8                  |Circuit 2: minimal_n_switch_ena1v8                  
----------------------------------------------------|----------------------------------------------------
minimum_analog_switch (1)                           |minimum_analog_switch (1)                           
sky130_fd_sc_hvl__inv_2 (2)                         |sky130_fd_sc_hvl__inv_2 (2)                         
sky130_fd_pr__nfet_g5v0d10v5 (12->4)                |sky130_fd_pr__nfet_g5v0d10v5 (12->4)                
sky130_fd_pr__pfet_g5v0d10v5 (4)                    |sky130_fd_pr__pfet_g5v0d10v5 (4)                    
sky130_fd_pr__nfet_01v8 (2)                         |sky130_fd_pr__nfet_01v8 (2)                         
sky130_fd_pr__pfet_01v8_hvt (2)                     |sky130_fd_pr__pfet_01v8_hvt (2)                     
sky130_fd_sc_hvl__diode_2 (1)                       |sky130_fd_sc_hvl__diode_2 (1)                       
sky130_fd_sc_hvl__decap_4 (1)                       |sky130_fd_sc_hvl__decap_4 (1)                       
Number of devices: 17                               |Number of devices: 17                               
Number of nets: 15                                  |Number of nets: 15                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: minimal_n_switch_ena1v8                  |Circuit 2: minimal_n_switch_ena1v8                  
----------------------------------------------------|----------------------------------------------------
dvdd                                                |dvdd                                                
dvss                                                |dvss                                                
avdd                                                |avdd                                                
out                                                 |out                                                 
in                                                  |in                                                  
avss                                                |avss                                                
on                                                  |on                                                  
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes minimal_n_switch_ena1v8 and minimal_n_switch_ena1v8 are equivalent.

Subcircuit summary:
Circuit 1: EF_AMUX21x                               |Circuit 2: EF_AMUX21x                               
----------------------------------------------------|----------------------------------------------------
sky130_fd_sc_hd__inv_2 (1)                          |sky130_fd_sc_hd__inv_2 (1)                          
simple_analog_switch_ena1v8 (2)                     |simple_analog_switch_ena1v8 (2)                     
Number of devices: 3                                |Number of devices: 3                                
Number of nets: 9                                   |Number of nets: 9                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: EF_AMUX21x                               |Circuit 2: EF_AMUX21x                               
----------------------------------------------------|----------------------------------------------------
b                                                   |b                                                   
a                                                   |a                                                   
vdd1p8                                              |vdd1p8                                              
dvss                                                |dvss                                                
vss                                                 |vss                                                 
sel                                                 |sel                                                 
vo                                                  |vo                                                  
vdd3p3                                              |vdd3p3                                              
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes EF_AMUX21x and EF_AMUX21x are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_6ELFTH in circuit rc_osc_level_shifter (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_6XHUDR in circuit rc_osc_level_shifter (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_LGS3BL in circuit rc_osc_level_shifter (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_64Z3AY in circuit rc_osc_level_shifter (0)(1 instance)

Subcircuit summary:
Circuit 1: rc_osc_level_shifter                     |Circuit 2: rc_osc_level_shifter                     
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (4)                    |sky130_fd_pr__pfet_g5v0d10v5 (4)                    
sky130_fd_pr__nfet_g5v0d10v5 (2)                    |sky130_fd_pr__nfet_g5v0d10v5 (2)                    
sky130_fd_pr__pfet_01v8 (1)                         |sky130_fd_pr__pfet_01v8 (1)                         
sky130_fd_pr__nfet_01v8 (1)                         |sky130_fd_pr__nfet_01v8 (1)                         
Number of devices: 8                                |Number of devices: 8                                
Number of nets: 10                                  |Number of nets: 10                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: rc_osc_level_shifter                     |Circuit 2: rc_osc_level_shifter                     
----------------------------------------------------|----------------------------------------------------
inb_l                                               |inb_l                                               
in_l                                                |in_l                                                
dvdd                                                |dvdd                                                
dvss                                                |dvss                                                
avdd                                                |avdd                                                
out_h                                               |out_h                                               
outb_h                                              |outb_h                                              
avss                                                |avss                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes rc_osc_level_shifter and rc_osc_level_shifter are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__decap_3                 |Circuit 2: sky130_fd_sc_hd__decap_3                 
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (1)                     |sky130_fd_pr__pfet_01v8_hvt (1)                     
sky130_fd_pr__nfet_01v8 (1)                         |sky130_fd_pr__nfet_01v8 (1)                         
Number of devices: 2                                |Number of devices: 2                                
Number of nets: 4                                   |Number of nets: 4                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__decap_3                 |Circuit 2: sky130_fd_sc_hd__decap_3                 
----------------------------------------------------|----------------------------------------------------
VPB                                                 |VPB                                                 
VNB                                                 |VNB                                                 
VPWR                                                |VPWR                                                
VGND                                                |VGND                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__decap_3 and sky130_fd_sc_hd__decap_3 are equivalent.

Class sky130_fd_sc_hd__inv_4 (0):  Merged 6 parallel devices.
Class sky130_fd_sc_hd__inv_4 (1):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__inv_4                   |Circuit 2: sky130_fd_sc_hd__inv_4                   
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4->1)                  |sky130_fd_pr__pfet_01v8_hvt (4->1)                  
sky130_fd_pr__nfet_01v8 (4->1)                      |sky130_fd_pr__nfet_01v8 (4->1)                      
Number of devices: 2                                |Number of devices: 2                                
Number of nets: 6                                   |Number of nets: 6                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__inv_4                   |Circuit 2: sky130_fd_sc_hd__inv_4                   
----------------------------------------------------|----------------------------------------------------
Y                                                   |Y                                                   
A                                                   |A                                                   
VGND                                                |VGND                                                
VNB                                                 |VNB                                                 
VPWR                                                |VPWR                                                
VPB                                                 |VPB                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__inv_4 and sky130_fd_sc_hd__inv_4 are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_WQT6C6 in circuit gate_drive (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_7WGKBW in circuit gate_drive (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_3BH9ZH in circuit gate_drive (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_RTDP6L in circuit gate_drive (0)(1 instance)

Cell gate_drive (0) disconnected node: vsub
Cell gate_drive (1) disconnected node: VSUB
Class gate_drive (0):  Merged 172 parallel devices.
Cell gate_drive (0) disconnected node: vsub
Cell gate_drive (1) disconnected node: VSUB
Subcircuit summary:
Circuit 1: gate_drive                               |Circuit 2: gate_drive                               
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (92->6)                |sky130_fd_pr__nfet_g5v0d10v5 (92->6)                
sky130_fd_pr__pfet_g5v0d10v5 (92->6)                |sky130_fd_pr__pfet_g5v0d10v5 (92->6)                
Number of devices: 12                               |Number of devices: 12                               
Number of nets: 10                                  |Number of nets: 10                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gate_drive                               |Circuit 2: gate_drive                               
----------------------------------------------------|----------------------------------------------------
in_p                                                |IN_P                                                
in_m                                                |IN_M                                                
out                                                 |OUT                                                 
vss                                                 |VSS                                                 
vdd                                                 |VDD                                                 
vsub                                                |VSUB                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gate_drive and gate_drive are equivalent.

Cell sky130_fd_sc_hd__diode_2 (0) disconnected node: VGND
Cell sky130_fd_sc_hd__diode_2 (0) disconnected node: VPB
Cell sky130_fd_sc_hd__diode_2 (0) disconnected node: VPWR
Cell sky130_fd_sc_hd__diode_2 (1) disconnected node: VGND
Cell sky130_fd_sc_hd__diode_2 (1) disconnected node: VPB
Cell sky130_fd_sc_hd__diode_2 (1) disconnected node: VPWR
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__diode_2                 |Circuit 2: sky130_fd_sc_hd__diode_2                 
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__diode_pw2nd_05v5 (1)                  |sky130_fd_pr__diode_pw2nd_05v5 (1)                  
Number of devices: 1                                |Number of devices: 1                                
Number of nets: 2                                   |Number of nets: 2                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__diode_2                 |Circuit 2: sky130_fd_sc_hd__diode_2                 
----------------------------------------------------|----------------------------------------------------
VNB                                                 |VNB                                                 
DIODE                                               |DIODE                                               
VGND                                                |VGND                                                
VPB                                                 |VPB                                                 
VPWR                                                |VPWR                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__diode_2 and sky130_fd_sc_hd__diode_2 are equivalent.
Flattening unmatched subcell sky130_fd_pr__diode_pw2nd_05v5_FT76RJ in circuit bias_generator_fe (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_high_po_0p35_P35QVK in circuit bias_generator_fe (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_high_po_0p35_L4QTBM in circuit bias_generator_fe (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_MQZGVK in circuit bias_generator_fe (0)(2 instances)

Removing zero-valued device vsrc from cell bias_generator_fe (1) makes a better match
Making another compare attempt.

Class bias_generator_fe (0):  Merged 8 parallel devices.
Class bias_generator_fe (0):  Merged 144 series devices.
Class bias_generator_fe (1):  Merged 1 parallel devices.
Subcircuit summary:
Circuit 1: bias_generator_fe                        |Circuit 2: bias_generator_fe                        
----------------------------------------------------|----------------------------------------------------
bias_nstack (23)                                    |bias_nstack (23)                                    
sky130_fd_pr__diode_pw2nd_05v5 (1)                  |sky130_fd_pr__diode_pw2nd_05v5 (1)                  
sky130_fd_pr__res_high_po_0p35 (147->3)             |sky130_fd_pr__res_high_po_0p35 (3)                  
sky130_fd_pr__nfet_g5v0d10v5 (48->16)               |sky130_fd_pr__nfet_g5v0d10v5 (48->16)               
sky130_fd_pr__pfet_g5v0d10v5 (16)                   |sky130_fd_pr__pfet_g5v0d10v5 (16)                   
sky130_fd_pr__nfet_01v8 (8)                         |sky130_fd_pr__nfet_01v8 (8)                         
sky130_fd_pr__pfet_01v8_hvt (8)                     |sky130_fd_pr__pfet_01v8_hvt (8)                     
sky130_fd_sc_hvl__inv_2 (2)                         |sky130_fd_sc_hvl__inv_2 (2)                         
bias_pstack (23)                                    |bias_pstack (23)                                    
sky130_fd_sc_hvl__diode_2 (4)                       |sky130_fd_sc_hvl__diode_2 (4)                       
sky130_fd_sc_hvl__decap_4 (2->1)                    |sky130_fd_sc_hvl__decap_4 (2->1)                    
bias_amp (1)                                        |bias_amp (1)                                        
sky130_fd_pr__cap_mim_m3_1 (8->1)                   |sky130_fd_pr__cap_mim_m3_1 (8->1)                   
Number of devices: 107                              |Number of devices: 107                              
Number of nets: 69                                  |Number of nets: 69                                  
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 7 symmetries.

Subcircuit pins:
Circuit 1: bias_generator_fe                        |Circuit 2: bias_generator_fe                        
----------------------------------------------------|----------------------------------------------------
src_test0                                           |src_test0                                           
avdd                                                |avdd                                                
dvss                                                |dvss                                                
dvdd                                                |dvdd                                                
ref_sel_vbg                                         |ref_sel_vbg                                         
ena                                                 |ena                                                 
ena_src_test0                                       |ena_src_test0                                       
ena_snk_test0                                       |ena_snk_test0                                       
bias_pstack_0[9]/pcasc                              |pcasc **Mismatch**                                  
bias_amp_0/out                                      |pbias **Mismatch**                                  
ref_in                                              |ref_in                                              
avss                                                |avss                                                
bias_amp_0/nbias                                    |nbias **Mismatch**                                  
snk_test0                                           |snk_test0                                           
vbg                                                 |vbg                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists for bias_generator_fe and bias_generator_fe altered to match.
Device classes bias_generator_fe and bias_generator_fe are equivalent.

Cell bias_generator_idac_be (0) disconnected node: a_135144_n10736#
Cell bias_generator_idac_be (0) disconnected node: m4_89432_13963#
Cell bias_generator_idac_be (0) disconnected node: a_89514_n1347#
Cell bias_generator_idac_be (0) disconnected node: m4_89432_n426#
Cell bias_generator_idac_be (0) disconnected node: a_89514_7744#
Class bias_generator_idac_be (0):  Merged 7 parallel devices.
Class bias_generator_idac_be (1):  Merged 7 parallel devices.
Cell bias_generator_idac_be (0) disconnected node: a_135144_n10736#
Cell bias_generator_idac_be (0) disconnected node: m4_89432_13963#
Cell bias_generator_idac_be (0) disconnected node: a_89514_n1347#
Cell bias_generator_idac_be (0) disconnected node: m4_89432_n426#
Cell bias_generator_idac_be (0) disconnected node: a_89514_7744#
Subcircuit summary:
Circuit 1: bias_generator_idac_be                   |Circuit 2: bias_generator_idac_be                   
----------------------------------------------------|----------------------------------------------------
bias_nstack (256)                                   |bias_nstack (256)                                   
sky130_fd_sc_hvl__decap_4 (8->1)                    |sky130_fd_sc_hvl__decap_4 (8->1)                    
sky130_fd_sc_hvl__inv_2 (8)                         |sky130_fd_sc_hvl__inv_2 (8)                         
sky130_fd_pr__nfet_g5v0d10v5 (96->32)               |sky130_fd_pr__nfet_g5v0d10v5 (96->32)               
sky130_fd_pr__pfet_g5v0d10v5 (32)                   |sky130_fd_pr__pfet_g5v0d10v5 (32)                   
sky130_fd_pr__nfet_01v8 (16)                        |sky130_fd_pr__nfet_01v8 (16)                        
sky130_fd_pr__pfet_01v8_hvt (16)                    |sky130_fd_pr__pfet_01v8_hvt (16)                    
bias_pstack (256)                                   |bias_pstack (256)                                   
sky130_fd_sc_hvl__diode_2 (8)                       |sky130_fd_sc_hvl__diode_2 (8)                       
Number of devices: 625                              |Number of devices: 625                              
Number of nets: 597 **Mismatch**                    |Number of nets: 585 **Mismatch**                    
---------------------------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: bias_generator_idac_be                   |Circuit 2: bias_generator_idac_be                   

---------------------------------------------------------------------------------------------------------
Net: bias_nstack_3[3]/nbias                         |Net: snk_out                                        
  bias_nstack/nbias = 256                           |  bias_nstack/itail = 256                           
                                                    |                                                    
Net: bias_pstack_3[3]/pcasc                         |Net: nbias                                          
  bias_pstack/pcasc = 256                           |  bias_nstack/nbias = 256                           
                                                    |                                                    
Net: bias_pstack_3[3]/pbias                         |Net: pbias                                          
  bias_pstack/pbias = 256                           |  bias_pstack/pbias = 256                           
                                                    |                                                    
Net: avss_uq2                                       |Net: pcasc                                          
  bias_nstack/avss = 76                             |  bias_pstack/pcasc = 256                           
  bias_pstack/avss = 76                             |                                                    
                                                    |                                                    
Net: bias_nstack_1[9]/itail                         |Net: src_out                                        
  bias_nstack/itail = 88                            |  bias_pstack/itail = 256                           
                                                    |                                                    
Net: avss                                           |Net: avss                                           
  bias_nstack/avss = 88                             |  bias_nstack/avss = 256                            
  bias_pstack/avss = 88                             |  bias_pstack/avss = 256                            
                                                    |  bias_nstack/ena = 1                               
                                                    |                                                    
Net: avdd                                           |Net: avdd                                           
  bias_pstack/avdd = 88                             |  bias_pstack/avdd = 256                            
                                                    |  bias_pstack/enb = 1                               
                                                    |  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 32           
                                                    |  sky130_fd_pr__pfet_g5v0d10v5/4 = 32               
                                                    |  sky130_fd_sc_hvl__inv_2/VPB = 8                   
                                                    |  sky130_fd_sc_hvl__inv_2/VPWR = 8                  
                                                    |  sky130_fd_sc_hvl__decap_4/VPB = 1                 
                                                    |  sky130_fd_sc_hvl__decap_4/VPWR = 1                
                                                    |  sky130_fd_sc_hvl__diode_2/VPB = 8                 
                                                    |  sky130_fd_sc_hvl__diode_2/VPWR = 8                
                                                    |                                                    
Net: bias_pstack_2[9]/itail                         |(no matching net)                                   
  bias_pstack/itail = 88                            |                                                    
                                                    |                                                    
Net: bias_pstack_1[9]/itail                         |(no matching net)                                   
  bias_pstack/itail = 88                            |                                                    
                                                    |                                                    
Net: avss_uq1                                       |(no matching net)                                   
  bias_nstack/ena = 1                               |                                                    
  bias_nstack/avss = 88                             |                                                    
  bias_pstack/avss = 88                             |                                                    
                                                    |                                                    
Net: bias_nstack_3[3]/itail                         |(no matching net)                                   
  bias_nstack/itail = 4                             |                                                    
                                                    |                                                    
Net: bias_pstack_3[3]/itail                         |(no matching net)                                   
  bias_pstack/itail = 4                             |                                                    
                                                    |                                                    
Net: avdd_uq0                                       |(no matching net)                                   
  bias_pstack/avdd = 4                              |                                                    
                                                    |                                                    
Net: avdd_uq2                                       |(no matching net)                                   
  sky130_fd_sc_hvl__decap_4/VPB = 1                 |                                                    
  sky130_fd_sc_hvl__decap_4/VPWR = 1                |                                                    
  sky130_fd_sc_hvl__inv_2/VPB = 8                   |                                                    
  sky130_fd_sc_hvl__inv_2/VPWR = 8                  |                                                    
  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 32           |                                                    
  sky130_fd_pr__pfet_g5v0d10v5/4 = 32               |                                                    
  bias_pstack/avdd = 76                             |                                                    
  sky130_fd_sc_hvl__diode_2/VPB = 8                 |                                                    
  sky130_fd_sc_hvl__diode_2/VPWR = 8                |                                                    
                                                    |                                                    
Net: bias_nstack_2[9]/itail                         |(no matching net)                                   
  bias_nstack/itail = 88                            |                                                    
                                                    |                                                    
Net: avss_uq0                                       |(no matching net)                                   
  bias_nstack/avss = 4                              |                                                    
  bias_pstack/avss = 4                              |                                                    
                                                    |                                                    
Net: avdd_uq1                                       |(no matching net)                                   
  bias_pstack/enb = 1                               |                                                    
  bias_pstack/avdd = 88                             |                                                    
---------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------
Net: enb_bit6                                       |Net: enb_bit6                                       
  sky130_fd_sc_hvl__inv_2/Y = 1                     |  sky130_fd_sc_hvl__inv_2/Y = 1                     
  bias_pstack/enb = 64                              |  bias_pstack/enb = 64                              
---------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------
Net: enb_bit3                                       |Net: enb_bit3                                       
  sky130_fd_sc_hvl__inv_2/Y = 1                     |  sky130_fd_sc_hvl__inv_2/Y = 1                     
  bias_pstack/enb = 8                               |  bias_pstack/enb = 8                               
---------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------
Net: enb_bit2                                       |Net: enb_bit2                                       
  bias_pstack/enb = 4                               |  bias_pstack/enb = 4                               
  sky130_fd_sc_hvl__inv_2/Y = 1                     |  sky130_fd_sc_hvl__inv_2/Y = 1                     
---------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------
Net: ena_bit2                                       |Net: ena_bit2                                       
  bias_nstack/ena = 4                               |  bias_nstack/ena = 4                               
  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 1            |  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 1            
  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 1            |  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 1            
  sky130_fd_sc_hvl__inv_2/A = 1                     |  sky130_fd_sc_hvl__inv_2/A = 1                     
---------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------
Net: ena_bit3                                       |Net: ena_bit3                                       
  bias_nstack/ena = 8                               |  bias_nstack/ena = 8                               
  sky130_fd_sc_hvl__inv_2/A = 1                     |  sky130_fd_sc_hvl__inv_2/A = 1                     
  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 1            |  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 1            
  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 1            |  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 1            
---------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------
Net: bias_pstack_0[75]/vcasc                        |Net: net17[0]                                       
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[74]/vcasc                        |Net: net17[1]                                       
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[73]/vcasc                        |Net: net17[2]                                       
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[72]/vcasc                        |Net: net17[3]                                       
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[71]/vcasc                        |Net: net17[4]                                       
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[70]/vcasc                        |Net: net17[5]                                       
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[69]/vcasc                        |Net: net17[6]                                       
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[68]/vcasc                        |Net: net17[7]                                       
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[67]/vcasc                        |Net: net17[8]                                       
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[66]/vcasc                        |Net: net17[9]                                       
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[65]/vcasc                        |Net: net17[10]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[64]/vcasc                        |Net: net17[11]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[63]/vcasc                        |Net: net17[12]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[62]/vcasc                        |Net: net17[13]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[61]/vcasc                        |Net: net17[14]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[60]/vcasc                        |Net: net17[15]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[59]/vcasc                        |Net: net17[16]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[58]/vcasc                        |Net: net17[17]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[57]/vcasc                        |Net: net17[18]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[56]/vcasc                        |Net: net17[19]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[55]/vcasc                        |Net: net17[20]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[54]/vcasc                        |Net: net17[21]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[53]/vcasc                        |Net: net17[22]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[52]/vcasc                        |Net: net17[23]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[51]/vcasc                        |Net: net17[24]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[50]/vcasc                        |Net: net17[25]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[49]/vcasc                        |Net: net17[26]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[48]/vcasc                        |Net: net17[27]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[47]/vcasc                        |Net: net17[28]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[46]/vcasc                        |Net: net17[29]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[45]/vcasc                        |Net: net17[30]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[44]/vcasc                        |Net: net17[31]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[43]/vcasc                        |Net: net17[32]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[42]/vcasc                        |Net: net17[33]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[41]/vcasc                        |Net: net17[34]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[40]/vcasc                        |Net: net17[35]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[39]/vcasc                        |Net: net17[36]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[38]/vcasc                        |Net: net17[37]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[37]/vcasc                        |Net: net17[38]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[36]/vcasc                        |Net: net17[39]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[35]/vcasc                        |Net: net17[40]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[34]/vcasc                        |Net: net17[41]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[33]/vcasc                        |Net: net17[42]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[32]/vcasc                        |Net: net17[43]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[31]/vcasc                        |Net: net17[44]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[30]/vcasc                        |Net: net17[45]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[29]/vcasc                        |Net: net17[46]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[28]/vcasc                        |Net: net17[47]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[27]/vcasc                        |Net: net17[48]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[26]/vcasc                        |Net: net17[49]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[25]/vcasc                        |Net: net17[50]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[24]/vcasc                        |Net: net17[51]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[23]/vcasc                        |Net: net17[52]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[22]/vcasc                        |Net: net17[53]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[21]/vcasc                        |Net: net17[54]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[20]/vcasc                        |Net: net17[55]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[19]/vcasc                        |Net: net17[56]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[18]/vcasc                        |Net: net17[57]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[17]/vcasc                        |Net: net17[58]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[16]/vcasc                        |Net: net17[59]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[15]/vcasc                        |Net: net17[60]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[14]/vcasc                        |Net: net17[61]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[13]/vcasc                        |Net: net17[62]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[12]/vcasc                        |Net: net17[63]                                      
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[11]/vcasc                        |Net: net14[0]                                       
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[10]/vcasc                        |Net: net14[1]                                       
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[9]/vcasc                         |Net: net14[2]                                       
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[8]/vcasc                         |Net: net14[3]                                       
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[7]/vcasc                         |Net: net14[4]                                       
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[6]/vcasc                         |Net: net14[5]                                       
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[5]/vcasc                         |Net: net14[6]                                       
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[4]/vcasc                         |Net: net14[7]                                       
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[3]/vcasc                         |Net: net13[0]                                       
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[2]/vcasc                         |Net: net13[1]                                       
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[1]/vcasc                         |Net: net13[2]                                       
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_pstack_0[0]/vcasc                         |Net: net13[3]                                       
  bias_pstack/vcasc = 1                             |  bias_nstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[75]/vcasc                        |Net: net9[0]                                        
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[74]/vcasc                        |Net: net9[1]                                        
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[73]/vcasc                        |Net: net9[2]                                        
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[72]/vcasc                        |Net: net9[3]                                        
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[71]/vcasc                        |Net: net9[4]                                        
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[70]/vcasc                        |Net: net9[5]                                        
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[69]/vcasc                        |Net: net9[6]                                        
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[68]/vcasc                        |Net: net9[7]                                        
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[67]/vcasc                        |Net: net9[8]                                        
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[66]/vcasc                        |Net: net9[9]                                        
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[65]/vcasc                        |Net: net9[10]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[64]/vcasc                        |Net: net9[11]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[63]/vcasc                        |Net: net9[12]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[62]/vcasc                        |Net: net9[13]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[61]/vcasc                        |Net: net9[14]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[60]/vcasc                        |Net: net9[15]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[59]/vcasc                        |Net: net9[16]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[58]/vcasc                        |Net: net9[17]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[57]/vcasc                        |Net: net9[18]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[56]/vcasc                        |Net: net9[19]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[55]/vcasc                        |Net: net9[20]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[54]/vcasc                        |Net: net9[21]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[53]/vcasc                        |Net: net9[22]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[52]/vcasc                        |Net: net9[23]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[51]/vcasc                        |Net: net9[24]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[50]/vcasc                        |Net: net9[25]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[49]/vcasc                        |Net: net9[26]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[48]/vcasc                        |Net: net9[27]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[47]/vcasc                        |Net: net9[28]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[46]/vcasc                        |Net: net9[29]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[45]/vcasc                        |Net: net9[30]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[44]/vcasc                        |Net: net9[31]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[43]/vcasc                        |Net: net9[32]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[42]/vcasc                        |Net: net9[33]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[41]/vcasc                        |Net: net9[34]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[40]/vcasc                        |Net: net9[35]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[39]/vcasc                        |Net: net9[36]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[38]/vcasc                        |Net: net9[37]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[37]/vcasc                        |Net: net9[38]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[36]/vcasc                        |Net: net9[39]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[35]/vcasc                        |Net: net9[40]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[34]/vcasc                        |Net: net9[41]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[33]/vcasc                        |Net: net9[42]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[32]/vcasc                        |Net: net9[43]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[31]/vcasc                        |Net: net9[44]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[30]/vcasc                        |Net: net9[45]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[29]/vcasc                        |Net: net9[46]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[28]/vcasc                        |Net: net9[47]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[27]/vcasc                        |Net: net9[48]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[26]/vcasc                        |Net: net9[49]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[25]/vcasc                        |Net: net9[50]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[24]/vcasc                        |Net: net9[51]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[23]/vcasc                        |Net: net9[52]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[22]/vcasc                        |Net: net9[53]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[21]/vcasc                        |Net: net9[54]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[20]/vcasc                        |Net: net9[55]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[19]/vcasc                        |Net: net9[56]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[18]/vcasc                        |Net: net9[57]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[17]/vcasc                        |Net: net9[58]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[16]/vcasc                        |Net: net9[59]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[15]/vcasc                        |Net: net9[60]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[14]/vcasc                        |Net: net9[61]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[13]/vcasc                        |Net: net9[62]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[12]/vcasc                        |Net: net9[63]                                       
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[11]/vcasc                        |Net: net6[0]                                        
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[10]/vcasc                        |Net: net6[1]                                        
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[9]/vcasc                         |Net: net6[2]                                        
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[8]/vcasc                         |Net: net6[3]                                        
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[7]/vcasc                         |Net: net6[4]                                        
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[6]/vcasc                         |Net: net6[5]                                        
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[5]/vcasc                         |Net: net6[6]                                        
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[4]/vcasc                         |Net: net6[7]                                        
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[3]/vcasc                         |Net: net5[0]                                        
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[2]/vcasc                         |Net: net5[1]                                        
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[1]/vcasc                         |Net: net5[2]                                        
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
                                                    |                                                    
Net: bias_nstack_0[0]/vcasc                         |Net: net5[3]                                        
  bias_nstack/vcasc = 1                             |  bias_pstack/vcasc = 1                             
---------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------
Net: ena_bit6                                       |Net: ena_bit6                                       
  bias_nstack/ena = 64                              |  bias_nstack/ena = 64                              
  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 1            |  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 1            
  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 1            |  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 1            
  sky130_fd_sc_hvl__inv_2/A = 1                     |  sky130_fd_sc_hvl__inv_2/A = 1                     
---------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------
Net: bias_pstack_0[9]/itail                         |(no matching net)                                   
  bias_pstack/itail = 76                            |                                                    
                                                    |                                                    
Net: bias_nstack_0[9]/itail                         |(no matching net)                                   
  bias_nstack/itail = 76                            |                                                    
---------------------------------------------------------------------------------------------------------
DEVICE mismatches: Class fragments follow (with node fanout counts):
Circuit 1: bias_generator_idac_be                   |Circuit 2: bias_generator_idac_be                   

---------------------------------------------------------------------------------------------------------
Instance: bias_pstack_0[75]                         |Instance: bias_pstack:12[0]                         
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 5                                           |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[74]                         |Instance: bias_pstack:12[1]                         
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 5                                           |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[73]                         |Instance: bias_pstack:12[2]                         
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 5                                           |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[72]                         |Instance: bias_pstack:12[3]                         
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 5                                           |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[71]                         |Instance: bias_pstack:12[4]                         
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 9                                           |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[70]                         |Instance: bias_pstack:12[5]                         
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 9                                           |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[69]                         |Instance: bias_pstack:12[6]                         
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 9                                           |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[68]                         |Instance: bias_pstack:12[7]                         
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 9                                           |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[67]                         |Instance: bias_pstack:12[8]                         
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 9                                           |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[66]                         |Instance: bias_pstack:12[9]                         
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 9                                           |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[65]                         |Instance: bias_pstack:12[10]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 9                                           |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[64]                         |Instance: bias_pstack:12[11]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 9                                           |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[63]                         |Instance: bias_pstack:12[12]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[62]                         |Instance: bias_pstack:12[13]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[61]                         |Instance: bias_pstack:12[14]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[60]                         |Instance: bias_pstack:12[15]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[59]                         |Instance: bias_pstack:12[16]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[58]                         |Instance: bias_pstack:12[17]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[57]                         |Instance: bias_pstack:12[18]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[56]                         |Instance: bias_pstack:12[19]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[55]                         |Instance: bias_pstack:12[20]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[54]                         |Instance: bias_pstack:12[21]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[53]                         |Instance: bias_pstack:12[22]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[52]                         |Instance: bias_pstack:12[23]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[51]                         |Instance: bias_pstack:12[24]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[50]                         |Instance: bias_pstack:12[25]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[49]                         |Instance: bias_pstack:12[26]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[48]                         |Instance: bias_pstack:12[27]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[47]                         |Instance: bias_pstack:12[28]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[46]                         |Instance: bias_pstack:12[29]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[45]                         |Instance: bias_pstack:12[30]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[44]                         |Instance: bias_pstack:12[31]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[43]                         |Instance: bias_pstack:12[32]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[42]                         |Instance: bias_pstack:12[33]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[41]                         |Instance: bias_pstack:12[34]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[40]                         |Instance: bias_pstack:12[35]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[39]                         |Instance: bias_pstack:12[36]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[38]                         |Instance: bias_pstack:12[37]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[37]                         |Instance: bias_pstack:12[38]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[36]                         |Instance: bias_pstack:12[39]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[35]                         |Instance: bias_pstack:12[40]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[34]                         |Instance: bias_pstack:12[41]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[33]                         |Instance: bias_pstack:12[42]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[32]                         |Instance: bias_pstack:12[43]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[31]                         |Instance: bias_pstack:12[44]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[30]                         |Instance: bias_pstack:12[45]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[29]                         |Instance: bias_pstack:12[46]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[28]                         |Instance: bias_pstack:12[47]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[27]                         |Instance: bias_pstack:12[48]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[26]                         |Instance: bias_pstack:12[49]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[25]                         |Instance: bias_pstack:12[50]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[24]                         |Instance: bias_pstack:12[51]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[23]                         |Instance: bias_pstack:12[52]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[22]                         |Instance: bias_pstack:12[53]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[21]                         |Instance: bias_pstack:12[54]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[20]                         |Instance: bias_pstack:12[55]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[19]                         |Instance: bias_pstack:12[56]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[18]                         |Instance: bias_pstack:12[57]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[17]                         |Instance: bias_pstack:12[58]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[16]                         |Instance: bias_pstack:12[59]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[15]                         |Instance: bias_pstack:12[60]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[14]                         |Instance: bias_pstack:12[61]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[13]                         |Instance: bias_pstack:12[62]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[12]                         |Instance: bias_pstack:12[63]                        
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 65                                          
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[11]                         |Instance: bias_pstack:6[0]                          
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 9                                           
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[10]                         |Instance: bias_pstack:6[1]                          
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 9                                           
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[9]                          |Instance: bias_pstack:6[2]                          
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 9                                           
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[8]                          |Instance: bias_pstack:6[3]                          
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 9                                           
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[7]                          |Instance: bias_pstack:6[4]                          
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 9                                           
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[6]                          |Instance: bias_pstack:6[5]                          
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 9                                           
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[5]                          |Instance: bias_pstack:6[6]                          
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 9                                           
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[4]                          |Instance: bias_pstack:6[7]                          
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 9                                           
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[3]                          |Instance: bias_pstack:5[0]                          
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 5                                           
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[2]                          |Instance: bias_pstack:5[1]                          
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 5                                           
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[1]                          |Instance: bias_pstack:5[2]                          
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 5                                           
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
                                                    |                                                    
Instance: bias_pstack_0[0]                          |Instance: bias_pstack:5[3]                          
  pcasc = 256                                       |  pcasc = 256                                       
  enb = 65                                          |  enb = 5                                           
  itail = 76                                        |  itail = 256                                       
  vcasc = 1                                         |  vcasc = 1                                         
  pbias = 256                                       |  pbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  avdd = 174                                        |  avdd = 355                                        
---------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------
Instance: bias_nstack_0[75]                         |Instance: bias_nstack:14[0]                         
  itail = 76                                        |  itail = 256                                       
  ena = 7                                           |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[74]                         |Instance: bias_nstack:14[1]                         
  itail = 76                                        |  itail = 256                                       
  ena = 7                                           |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[73]                         |Instance: bias_nstack:14[2]                         
  itail = 76                                        |  itail = 256                                       
  ena = 7                                           |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[72]                         |Instance: bias_nstack:14[3]                         
  itail = 76                                        |  itail = 256                                       
  ena = 7                                           |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[71]                         |Instance: bias_nstack:14[4]                         
  itail = 76                                        |  itail = 256                                       
  ena = 11                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[70]                         |Instance: bias_nstack:14[5]                         
  itail = 76                                        |  itail = 256                                       
  ena = 11                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[69]                         |Instance: bias_nstack:14[6]                         
  itail = 76                                        |  itail = 256                                       
  ena = 11                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[68]                         |Instance: bias_nstack:14[7]                         
  itail = 76                                        |  itail = 256                                       
  ena = 11                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[67]                         |Instance: bias_nstack:14[8]                         
  itail = 76                                        |  itail = 256                                       
  ena = 11                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[66]                         |Instance: bias_nstack:14[9]                         
  itail = 76                                        |  itail = 256                                       
  ena = 11                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[65]                         |Instance: bias_nstack:14[10]                        
  itail = 76                                        |  itail = 256                                       
  ena = 11                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[64]                         |Instance: bias_nstack:14[11]                        
  itail = 76                                        |  itail = 256                                       
  ena = 11                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[63]                         |Instance: bias_nstack:14[12]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[62]                         |Instance: bias_nstack:14[13]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[61]                         |Instance: bias_nstack:14[14]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[60]                         |Instance: bias_nstack:14[15]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[59]                         |Instance: bias_nstack:14[16]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[58]                         |Instance: bias_nstack:14[17]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[57]                         |Instance: bias_nstack:14[18]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[56]                         |Instance: bias_nstack:14[19]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[55]                         |Instance: bias_nstack:14[20]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[54]                         |Instance: bias_nstack:14[21]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[53]                         |Instance: bias_nstack:14[22]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[52]                         |Instance: bias_nstack:14[23]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[51]                         |Instance: bias_nstack:14[24]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[50]                         |Instance: bias_nstack:14[25]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[49]                         |Instance: bias_nstack:14[26]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[48]                         |Instance: bias_nstack:14[27]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[47]                         |Instance: bias_nstack:14[28]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[46]                         |Instance: bias_nstack:14[29]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[45]                         |Instance: bias_nstack:14[30]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[44]                         |Instance: bias_nstack:14[31]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[43]                         |Instance: bias_nstack:14[32]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[42]                         |Instance: bias_nstack:14[33]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[41]                         |Instance: bias_nstack:14[34]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[40]                         |Instance: bias_nstack:14[35]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[39]                         |Instance: bias_nstack:14[36]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[38]                         |Instance: bias_nstack:14[37]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[37]                         |Instance: bias_nstack:14[38]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[36]                         |Instance: bias_nstack:14[39]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[35]                         |Instance: bias_nstack:14[40]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[34]                         |Instance: bias_nstack:14[41]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[33]                         |Instance: bias_nstack:14[42]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[32]                         |Instance: bias_nstack:14[43]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[31]                         |Instance: bias_nstack:14[44]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[30]                         |Instance: bias_nstack:14[45]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[29]                         |Instance: bias_nstack:14[46]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[28]                         |Instance: bias_nstack:14[47]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[27]                         |Instance: bias_nstack:14[48]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[26]                         |Instance: bias_nstack:14[49]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[25]                         |Instance: bias_nstack:14[50]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[24]                         |Instance: bias_nstack:14[51]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[23]                         |Instance: bias_nstack:14[52]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[22]                         |Instance: bias_nstack:14[53]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[21]                         |Instance: bias_nstack:14[54]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[20]                         |Instance: bias_nstack:14[55]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[19]                         |Instance: bias_nstack:14[56]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[18]                         |Instance: bias_nstack:14[57]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[17]                         |Instance: bias_nstack:14[58]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[16]                         |Instance: bias_nstack:14[59]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[15]                         |Instance: bias_nstack:14[60]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[14]                         |Instance: bias_nstack:14[61]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[13]                         |Instance: bias_nstack:14[62]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[12]                         |Instance: bias_nstack:14[63]                        
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 67                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[11]                         |Instance: bias_nstack:9[0]                          
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 11                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[10]                         |Instance: bias_nstack:9[1]                          
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 11                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[9]                          |Instance: bias_nstack:9[2]                          
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 11                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[8]                          |Instance: bias_nstack:9[3]                          
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 11                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[7]                          |Instance: bias_nstack:9[4]                          
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 11                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[6]                          |Instance: bias_nstack:9[5]                          
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 11                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[5]                          |Instance: bias_nstack:9[6]                          
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 11                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[4]                          |Instance: bias_nstack:9[7]                          
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 11                                          
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[3]                          |Instance: bias_nstack:3[0]                          
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 7                                           
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[2]                          |Instance: bias_nstack:3[1]                          
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 7                                           
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[1]                          |Instance: bias_nstack:3[2]                          
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 7                                           
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
                                                    |                                                    
Instance: bias_nstack_0[0]                          |Instance: bias_nstack:3[3]                          
  itail = 76                                        |  itail = 256                                       
  ena = 67                                          |  ena = 7                                           
  nbias = 256                                       |  nbias = 256                                       
  avss = 152                                        |  avss = 513                                        
  vcasc = 1                                         |  vcasc = 1                                         
---------------------------------------------------------------------------------------------------------
Netlists do not match.
  Flattening non-matched subcircuits bias_generator_idac_be bias_generator_idac_be

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__buf_1                   |Circuit 2: sky130_fd_sc_hd__buf_1                   
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (2)                     |sky130_fd_pr__pfet_01v8_hvt (2)                     
sky130_fd_pr__nfet_01v8 (2)                         |sky130_fd_pr__nfet_01v8 (2)                         
Number of devices: 4                                |Number of devices: 4                                
Number of nets: 7                                   |Number of nets: 7                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__buf_1                   |Circuit 2: sky130_fd_sc_hd__buf_1                   
----------------------------------------------------|----------------------------------------------------
VGND                                                |VGND                                                
X                                                   |X                                                   
VNB                                                 |VNB                                                 
A                                                   |A                                                   
VPWR                                                |VPWR                                                
VPB                                                 |VPB                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__buf_1 and sky130_fd_sc_hd__buf_1 are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_QTPFY2 in circuit sbvfcm (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_QGRVRG in circuit sbvfcm (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_VCAG9S in circuit sbvfcm (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_ME6MQD in circuit sbvfcm (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_6H4ZLK in circuit sbvfcm (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_D2R37Y in circuit sbvfcm (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_5TKQ2R in circuit sbvfcm (0)(1 instance)

Removing zero-valued device vsrc from cell sbvfcm (1) makes a better match
Removing zero-valued device vsrc from cell sbvfcm (1) makes a better match
Removing zero-valued device vsrc from cell sbvfcm (1) makes a better match
Removing zero-valued device vsrc from cell sbvfcm (1) makes a better match
Making another compare attempt.

Class sbvfcm (0):  Merged 8 parallel devices.
Subcircuit summary:
Circuit 1: sbvfcm                                   |Circuit 2: sbvfcm                                   
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_01v8 (13->6)                     |sky130_fd_pr__nfet_01v8 (6)                         
sky130_fd_pr__cap_mim_m3_1 (2->1)                   |sky130_fd_pr__cap_mim_m3_1 (2->1)                   
sky130_fd_pr__pfet_01v8 (2)                         |sky130_fd_pr__pfet_01v8 (2)                         
Number of devices: 9                                |Number of devices: 9                                
Number of nets: 12 **Mismatch**                     |Number of nets: 9 **Mismatch**                      
---------------------------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: sbvfcm                                   |Circuit 2: sbvfcm                                   

---------------------------------------------------------------------------------------------------------
Net: vdd                                            |Net: vdd                                            
  sky130_fd_pr__cap_mim_m3_1/1 = 1                  |  sky130_fd_pr__cap_mim_m3_1/1 = 1                  
  sky130_fd_pr__pfet_01v8/(1|3) = 2                 |  sky130_fd_pr__pfet_01v8/(1|3) = 2                 
                                                    |  sky130_fd_pr__pfet_01v8/4 = 2                     
                                                    |                                                    
Net: vss                                            |Net: vss                                            
  sky130_fd_pr__nfet_01v8/(1|3) = 3                 |  sky130_fd_pr__nfet_01v8/(1|3) = 3                 
                                                    |  sky130_fd_pr__nfet_01v8/4 = 6                     
                                                    |                                                    
Net: VSUBS                                          |(no matching net)                                   
  sky130_fd_pr__nfet_01v8/4 = 6                     |                                                    
---------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------
Net: XM8/w_n1196_n719#                              |(no matching net)                                   
  sky130_fd_pr__pfet_01v8/4 = 1                     |                                                    
                                                    |                                                    
Net: XM7/w_n1196_n719#                              |(no matching net)                                   
  sky130_fd_pr__pfet_01v8/4 = 1                     |                                                    
---------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------
Net: pbias                                          |Net: pbias                                          
  sky130_fd_pr__nfet_01v8/(1|3) = 2                 |  sky130_fd_pr__nfet_01v8/(1|3) = 2                 
  sky130_fd_pr__pfet_01v8/(1|3) = 1                 |  sky130_fd_pr__pfet_01v8/(1|3) = 1                 
  sky130_fd_pr__pfet_01v8/2 = 2                     |  sky130_fd_pr__pfet_01v8/2 = 2                     
---------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------
Net: m1_5868_n3400#                                 |Net: vbias_st                                       
  sky130_fd_pr__nfet_01v8/2 = 3                     |  sky130_fd_pr__nfet_01v8/2 = 3                     
  sky130_fd_pr__nfet_01v8/(1|3) = 1                 |  sky130_fd_pr__nfet_01v8/(1|3) = 1                 
  sky130_fd_pr__pfet_01v8/(1|3) = 1                 |  sky130_fd_pr__pfet_01v8/(1|3) = 1                 
---------------------------------------------------------------------------------------------------------
DEVICE mismatches: Class fragments follow (with node fanout counts):
Circuit 1: sbvfcm                                   |Circuit 2: sbvfcm                                   

---------------------------------------------------------------------------------------------------------
Instance: sky130_fd_pr__pfet_01v8_6H4ZLK:XM7/sky130 |Instance: sky130_fd_pr__pfet_01v8:M7                
  (1,3) = (5,3)                                     |  (1,3) = (5,5)                                     
  2 = 5                                             |  2 = 5                                             
  4 = 1                                             |  4 = 5                                             
                                                    |                                                    
Instance: sky130_fd_pr__pfet_01v8_6H4ZLK:XM8/sky130 |Instance: sky130_fd_pr__pfet_01v8:M8                
  (1,3) = (5,3)                                     |  (1,3) = (5,5)                                     
  2 = 5                                             |  2 = 5                                             
  4 = 1                                             |  4 = 5                                             
---------------------------------------------------------------------------------------------------------
Netlists do not match.
  Flattening non-matched subcircuits sbvfcm sbvfcm
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p69_H5FMR6 in circuit trim_res (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p69_H5TM75 in circuit trim_res (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_J222PV in circuit trim_res (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p69_D5BT6X in circuit trim_res (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p69_2G52HS in circuit trim_res (0)(1 instance)

Class trim_res (0):  Merged 4 parallel devices.
Class trim_res (0):  Merged 11 series devices.
Subcircuit summary:
Circuit 1: trim_res                                 |Circuit 2: trim_res                                 
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__res_xhigh_po_0p69 (15->4)             |sky130_fd_pr__res_xhigh_po_0p69 (4)                 
sky130_fd_pr__nfet_01v8 (8->4)                      |sky130_fd_pr__nfet_01v8 (4)                         
Number of devices: 8                                |Number of devices: 8                                
Number of nets: 10 **Mismatch**                     |Number of nets: 9 **Mismatch**                      
---------------------------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: trim_res                                 |Circuit 2: trim_res                                 

---------------------------------------------------------------------------------------------------------
Net: A                                              |Net: A                                              
  sky130_fd_pr__nfet_01v8/(1|3) = 1                 |  sky130_fd_pr__nfet_01v8/(1|3) = 1                 
  sky130_fd_pr__res_xhigh_po_0p69/(1|2) = 1         |  sky130_fd_pr__res_xhigh_po_0p69/(1|2) = 1         
                                                    |                                                    
Net: B                                              |Net: B                                              
  sky130_fd_pr__res_xhigh_po_0p69/(1|2) = 1         |  sky130_fd_pr__res_xhigh_po_0p69/(1|2) = 1         
  sky130_fd_pr__nfet_01v8/(1|3) = 1                 |  sky130_fd_pr__nfet_01v8/(1|3) = 1                 
                                                    |  sky130_fd_pr__nfet_01v8/4 = 4                     
                                                    |  sky130_fd_pr__res_xhigh_po_0p69/3 = 4             
                                                    |                                                    
Net: VSUBS                                          |(no matching net)                                   
  sky130_fd_pr__res_xhigh_po_0p69/3 = 4             |                                                    
  sky130_fd_pr__nfet_01v8/4 = 4                     |                                                    
---------------------------------------------------------------------------------------------------------
Netlists do not match.
  Flattening non-matched subcircuits trim_res trim_res
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_QGMQL3 in circuit output_amp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_MMMA4V in circuit output_amp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_HS3BL4 in circuit output_amp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_W2FWA4 in circuit output_amp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_VCAG9S in circuit output_amp (0)(10 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_J222PV in circuit output_amp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_6H4ZLK in circuit output_amp (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_ST5LSM in circuit output_amp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_05v0_nvt_CXW7PW in circuit output_amp (0)(2 instances)

Removing zero-valued device vsrc from cell output_amp (1) makes a better match
Removing zero-valued device vsrc from cell output_amp (1) makes a better match
Removing zero-valued device vsrc from cell output_amp (1) makes a better match
Removing zero-valued device vsrc from cell output_amp (1) makes a better match
Removing zero-valued device vsrc from cell output_amp (1) makes a better match
Making another compare attempt.

Class output_amp (0):  Merged 14 parallel devices.
Subcircuit summary:
Circuit 1: output_amp                               |Circuit 2: output_amp                               
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_01v8 (7->5)                      |sky130_fd_pr__nfet_01v8 (5)                         
sky130_fd_pr__cap_mim_m3_1 (10->1)                  |sky130_fd_pr__cap_mim_m3_1 (10->1)                  
sky130_fd_pr__pfet_01v8 (4->3)                      |sky130_fd_pr__pfet_01v8 (3)                         
sky130_fd_pr__nfet_05v0_nvt (4->2)                  |sky130_fd_pr__nfet_05v0_nvt (2)                     
Number of devices: 11                               |Number of devices: 11                               
Number of nets: 12 **Mismatch**                     |Number of nets: 11 **Mismatch**                     
---------------------------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: output_amp                               |Circuit 2: output_amp                               

---------------------------------------------------------------------------------------------------------
Net: vss                                            |Net: vss                                            
  sky130_fd_pr__nfet_01v8/(1|3) = 3                 |  sky130_fd_pr__nfet_01v8/(1|3) = 3                 
                                                    |  sky130_fd_pr__nfet_01v8/4 = 5                     
                                                    |  sky130_fd_pr__nfet_05v0_nvt/4 = 2                 
                                                    |                                                    
Net: VSUBS                                          |(no matching net)                                   
  sky130_fd_pr__nfet_01v8/4 = 5                     |                                                    
  sky130_fd_pr__nfet_05v0_nvt/4 = 2                 |                                                    
---------------------------------------------------------------------------------------------------------
Netlists do not match.
  Flattening non-matched subcircuits output_amp output_amp

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__decap_6                 |Circuit 2: sky130_fd_sc_hd__decap_6                 
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (1)                     |sky130_fd_pr__pfet_01v8_hvt (1)                     
sky130_fd_pr__nfet_01v8 (1)                         |sky130_fd_pr__nfet_01v8 (1)                         
Number of devices: 2                                |Number of devices: 2                                
Number of nets: 4                                   |Number of nets: 4                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__decap_6                 |Circuit 2: sky130_fd_sc_hd__decap_6                 
----------------------------------------------------|----------------------------------------------------
VPB                                                 |VPB                                                 
VNB                                                 |VNB                                                 
VPWR                                                |VPWR                                                
VGND                                                |VGND                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__decap_6 and sky130_fd_sc_hd__decap_6 are equivalent.

Subcircuit summary:
Circuit 1: switch_array_2                           |Circuit 2: switch_array_2                           
----------------------------------------------------|----------------------------------------------------
isolated_switch_xlarge (2)                          |isolated_switch_xlarge (2)                          
Number of devices: 2                                |Number of devices: 2                                
Number of nets: 12                                  |Number of nets: 12                                  
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: switch_array_2                           |Circuit 2: switch_array_2                           
----------------------------------------------------|----------------------------------------------------
avss                                                |avss                                                
avdd                                                |avdd                                                
dvdd                                                |dvdd                                                
dvss                                                |dvss                                                
channel0_in_to_out[0]                               |channel0_in_to_out[0]                               
channel1_in_to_out[0]                               |channel1_in_to_out[0]                               
channel0_out                                        |channel0_out                                        
channel1_out                                        |channel1_out                                        
channel0_in                                         |channel0_in                                         
channel1_in                                         |channel1_in                                         
channel0_in_to_out[1]                               |channel0_in_to_out[1]                               
channel1_in_to_out[1]                               |channel1_in_to_out[1]                               
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes switch_array_2 and switch_array_2 are equivalent.

Class audiodac_drv_latch (0):  Merged 4 parallel devices.
Subcircuit summary:
Circuit 1: audiodac_drv_latch                       |Circuit 2: audiodac_drv_latch                       
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (4->2)                 |sky130_fd_pr__nfet_g5v0d10v5 (2)                    
sky130_fd_pr__pfet_g5v0d10v5 (4->2)                 |sky130_fd_pr__pfet_g5v0d10v5 (2)                    
Number of devices: 4                                |Number of devices: 4                                
Number of nets: 4                                   |Number of nets: 4                                   
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: audiodac_drv_latch                       |Circuit 2: audiodac_drv_latch                       
----------------------------------------------------|----------------------------------------------------
in_n                                                |in_n                                                
in_p                                                |in_p                                                
vdd_hi                                              |vdd_hi                                              
vss                                                 |vss                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes audiodac_drv_latch and audiodac_drv_latch are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_CYU746 in circuit audiodac_drv_lite_half (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_QABAEG in circuit audiodac_drv_lite_half (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_MJGQJ3 in circuit audiodac_drv_lite_half (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_RX3AJQ in circuit audiodac_drv_lite_half (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_YSH3F7 in circuit audiodac_drv_lite_half (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_QCNVDG in circuit audiodac_drv_lite_half (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_WECJAU in circuit audiodac_drv_lite_half (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_54K6JW in circuit audiodac_drv_lite_half (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_HKUKAU in circuit audiodac_drv_lite_half (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_3QQKN5 in circuit audiodac_drv_lite_half (0)(1 instance)

Class audiodac_drv_lite_half (0):  Merged 79 parallel devices.
Subcircuit summary:
Circuit 1: audiodac_drv_lite_half                   |Circuit 2: audiodac_drv_lite_half                   
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (58->5)                |sky130_fd_pr__pfet_g5v0d10v5 (8->5)                 
sky130_fd_pr__nfet_g5v0d10v5 (31->5)                |sky130_fd_pr__nfet_g5v0d10v5 (6->5)                 
Number of devices: 10                               |Number of devices: 10                               
Number of nets: 8                                   |Number of nets: 8                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: audiodac_drv_lite_half                   |Circuit 2: audiodac_drv_lite_half                   
----------------------------------------------------|----------------------------------------------------
out                                                 |out                                                 
in                                                  |in                                                  
crosscon                                            |crosscon                                            
vdd_hi                                              |vdd_hi                                              
vss                                                 |vss                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes audiodac_drv_lite_half and audiodac_drv_lite_half are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_U85QGS in circuit audiodac_drv_ls (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_B24TY6 in circuit audiodac_drv_ls (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_05v0_nvt_ARHMTT in circuit audiodac_drv_ls (0)(2 instances)

Class audiodac_drv_ls (0):  Merged 34 parallel devices.
Subcircuit summary:
Circuit 1: audiodac_drv_ls                          |Circuit 2: audiodac_drv_ls                          
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_01v8 (20->2)                     |sky130_fd_pr__nfet_01v8 (2)                         
sky130_fd_pr__pfet_g5v0d10v5 (10->2)                |sky130_fd_pr__pfet_g5v0d10v5 (2)                    
sky130_fd_pr__nfet_05v0_nvt (10->2)                 |sky130_fd_pr__nfet_05v0_nvt (2)                     
Number of devices: 6                                |Number of devices: 6                                
Number of nets: 9                                   |Number of nets: 9                                   
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: audiodac_drv_ls                          |Circuit 2: audiodac_drv_ls                          
----------------------------------------------------|----------------------------------------------------
vdd_hi                                              |vdd_hi                                              
out_p                                               |out_p                                               
out_n                                               |out_n                                               
vdd_lo                                              |vdd_lo                                              
in_n                                                |in_n                                                
in_p                                                |in_p                                                
VSUBS                                               |vss_lo **Mismatch**                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists for audiodac_drv_ls and audiodac_drv_ls altered to match.
Device classes audiodac_drv_ls and audiodac_drv_ls are equivalent.

Class comparator_bias (0):  Merged 6 parallel devices.
Class comparator_bias (0):  Merged 6 series devices.
Subcircuit summary:
Circuit 1: comparator_bias                          |Circuit 2: comparator_bias                          
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__res_high_po_1p41 (7->1)               |sky130_fd_pr__res_high_po_1p41 (1)                  
sky130_fd_pr__nfet_g5v0d10v5 (6)                    |sky130_fd_pr__nfet_g5v0d10v5 (6)                    
sky130_fd_pr__pfet_g5v0d10v5 (10->4)                |sky130_fd_pr__pfet_g5v0d10v5 (4)                    
Number of devices: 11                               |Number of devices: 11                               
Number of nets: 8                                   |Number of nets: 8                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: comparator_bias                          |Circuit 2: comparator_bias                          
----------------------------------------------------|----------------------------------------------------
ena3v3                                              |ena3v3                                              
VBN                                                 |VBN                                                 
VSS                                                 |VSS                                                 
VDD                                                 |VDD                                                 
VBP                                                 |VBP                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes comparator_bias and comparator_bias are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_58RHGH in circuit comparator_core_cload (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_99SHXG in circuit comparator_core_cload (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_HHDTQV in circuit comparator_core_cload (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_H9Q64V in circuit comparator_core_cload (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_SK4LJA in circuit comparator_core_cload (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_VKQJ4Z in circuit comparator_core_cload (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_CNFY23 in circuit comparator_core_cload (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_FXMKC5 in circuit comparator_core_cload (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_H998DU in circuit comparator_core_cload (0)(1 instance)

Class comparator_core_cload (0):  Merged 66 parallel devices.
Subcircuit summary:
Circuit 1: comparator_core_cload                    |Circuit 2: comparator_core_cload                    
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (49->16)               |sky130_fd_pr__pfet_g5v0d10v5 (40->16)               
sky130_fd_pr__nfet_g5v0d10v5 (49->16)               |sky130_fd_pr__nfet_g5v0d10v5 (41->16)               
Number of devices: 32                               |Number of devices: 32                               
Number of nets: 23                                  |Number of nets: 23                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: comparator_core_cload                    |Circuit 2: comparator_core_cload                    
----------------------------------------------------|----------------------------------------------------
VBP                                                 |VBP                                                 
VBN                                                 |VBN                                                 
VINP                                                |VINP                                                
VINM                                                |VINM                                                
VOUT                                                |VOUT                                                
CLOAD                                               |CLOAD                                               
DVDD                                                |DVDD                                                
ena3v3                                              |ena3v3                                              
VSS                                                 |VSS                                                 
VDD                                                 |VDD                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes comparator_core_cload and comparator_core_cload are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_UNEQ2N#0 in circuit comparator_final (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_VHBZVD in circuit comparator_final (0)(5 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_KLNSY6 in circuit comparator_final (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_MJGQJ3#0 in circuit comparator_final (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_YYAQG7 in circuit comparator_final (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_KLAZY6#0 in circuit comparator_final (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_T4TNG7 in circuit comparator_final (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_SALWK2 in circuit comparator_final (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_FGK6VM in circuit comparator_final (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p35_FVGVKR in circuit comparator_final (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_KL3SY6 in circuit comparator_final (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_KB5CJD in circuit comparator_final (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_B8TQK3 in circuit comparator_final (0)(4 instances)

Class comparator_final (0):  Merged 10 parallel devices.
Class comparator_final (0):  Merged 3 series devices.
Subcircuit summary:
Circuit 1: comparator_final                         |Circuit 2: comparator_final                         
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (13->10)               |sky130_fd_pr__nfet_g5v0d10v5 (13->10)               
sky130_fd_pr__pfet_g5v0d10v5 (14->12)               |sky130_fd_pr__pfet_g5v0d10v5 (12)                   
mux2to1 (1)                                         |mux2to1 (1)                                         
sky130_fd_pr__nfet_01v8 (9->4)                      |sky130_fd_pr__nfet_01v8 (9->4)                      
sky130_fd_pr__res_xhigh_po_0p35 (4->1)              |sky130_fd_pr__res_xhigh_po_0p35 (1)                 
sky130_fd_pr__cap_mim_m3_1 (1)                      |sky130_fd_pr__cap_mim_m3_1 (1)                      
Number of devices: 29                               |Number of devices: 29                               
Number of nets: 22                                  |Number of nets: 22                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: comparator_final                         |Circuit 2: comparator_final                         
----------------------------------------------------|----------------------------------------------------
Vinp                                                |Vinp                                                
RST                                                 |RST                                                 
DVDD                                                |DVDD                                                
Vinn                                                |Vinn                                                
AVDD                                                |AVDD                                                
VSS                                                 |VSS                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes comparator_final and comparator_final are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_L9ESAD in circuit delayPulse_final (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_XPC8Y6 in circuit delayPulse_final (0)(15 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_GHZ9W9 in circuit delayPulse_final (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_2_2V27AY in circuit delayPulse_final (0)(2 instances)
Flattening unmatched subcell por_output_buffer in circuit delayPulse_final (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_PR763Z in circuit delayPulse_final (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_DD63S8 in circuit delayPulse_final (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_U6B66J in circuit delayPulse_final (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_PQJ659 in circuit delayPulse_final (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_G7LLWL in circuit delayPulse_final (0)(5 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_5QNSAB in circuit delayPulse_final (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_KLZS5A in circuit delayPulse_final (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_SKYQWJ in circuit delayPulse_final (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_69TNYL in circuit delayPulse_final (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_ESEQJ8 in circuit delayPulse_final (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_TBT74C in circuit delayPulse_final (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_SYBQJL in circuit delayPulse_final (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_KB5CJD in circuit delayPulse_final (0)(3 instances)
Flattening unmatched subcell por_output_driver_h in circuit delayPulse_final (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_CAF9E7 in circuit delayPulse_final (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_X6E435 in circuit delayPulse_final (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_X6XW7S in circuit delayPulse_final (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_2_RQPX7Z in circuit delayPulse_final (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_2_HYMU45 in circuit delayPulse_final (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_2_4PHTN9 in circuit delayPulse_final (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_EEU5EF in circuit delayPulse_final (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_RRZ644 in circuit delayPulse_final (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p69_KA8C77 in circuit delayPulse_final (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_XSEQJ6 in circuit delayPulse_final (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_6QC8WZ in circuit delayPulse_final (0)(1 instance)
Flattening unmatched subcell delayPulse_digital in circuit delayPulse_final (0)(1 instance)

Class delayPulse_final (0):  Merged 294 parallel devices.
Class delayPulse_final (0):  Merged 47 series devices.
Class delayPulse_final (1):  Merged 1 series devices.
Subcircuit summary:
Circuit 1: delayPulse_final                         |Circuit 2: delayPulse_final                         
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_01v8 (74->20)                    |sky130_fd_pr__nfet_01v8 (72->20)                    
sky130_fd_pr__pfet_01v8 (168->26)                   |sky130_fd_pr__pfet_01v8 (87->26)                    
sky130_fd_pr__cap_mim_m3_2 (47->9)                  |sky130_fd_pr__cap_mim_m3_2 (47->9)                  
sky130_fd_pr__pfet_g5v0d10v5 (17->7)                |sky130_fd_pr__pfet_g5v0d10v5 (7)                    
sky130_fd_pr__nfet_g5v0d10v5 (19->7)                |sky130_fd_pr__nfet_g5v0d10v5 (16->7)                
levelShifter (1)                                    |levelShifter (1)                                    
sky130_fd_pr__cap_mim_m3_1 (47->9)                  |sky130_fd_pr__cap_mim_m3_1 (47->9)                  
sky130_fd_sc_hvl__inv_16 (2)                        |sky130_fd_sc_hvl__inv_16 (2)                        
sky130_fd_pr__res_xhigh_po_0p69 (48->1)             |sky130_fd_pr__res_xhigh_po_0p69 (2->1)              
sky130_fd_sc_ls__decap_4 (1)                        |sky130_fd_sc_ls__decap_4 (1)                        
sky130_fd_sc_ls__dfrtn_1 (1)                        |sky130_fd_sc_ls__dfrtn_1 (1)                        
TieH_1p8 (1)                                        |TieH_1p8 (1)                                        
sky130_fd_sc_ls__buf_8 (1)                          |sky130_fd_sc_ls__buf_8 (1)                          
sky130_fd_sc_ls__dfrtp_1 (1)                        |sky130_fd_sc_ls__dfrtp_1 (1)                        
sky130_fd_sc_ls__xor2_1 (1)                         |sky130_fd_sc_ls__xor2_1 (1)                         
Number of devices: 88                               |Number of devices: 88                               
Number of nets: 48                                  |Number of nets: 48                                  
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: delayPulse_final                         |Circuit 2: delayPulse_final                         
----------------------------------------------------|----------------------------------------------------
Vbg                                                 |Vbg                                                 
porb_h[0]                                           |porb_h[0]                                           
porb_h[1]                                           |porb_h[1]                                           
VCCH                                                |VCCH                                                
VCCL                                                |VCCL                                                
din                                                 |din                                                 
porb                                                |porb                                                
por                                                 |por                                                 
VSS                                                 |VSS                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes delayPulse_final and delayPulse_final are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_GTJ6Y6 in circuit balanced_switch (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_U62SY6 in circuit balanced_switch (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_EJGQFX#0 in circuit balanced_switch (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_U6NWY6 in circuit balanced_switch (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_WSEQJ8#0 in circuit balanced_switch (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__diode_pw2nd_05v5_FT76RJ#0 in circuit balanced_switch (0)(1 instance)

Class balanced_switch (0):  Merged 4 parallel devices.
Subcircuit summary:
Circuit 1: balanced_switch                          |Circuit 2: balanced_switch                          
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (8->5)                 |sky130_fd_pr__pfet_g5v0d10v5 (5)                    
sky130_fd_pr__nfet_g5v0d10v5 (6->5)                 |sky130_fd_pr__nfet_g5v0d10v5 (5)                    
sky130_fd_pr__diode_pw2nd_05v5 (1)                  |sky130_fd_pr__diode_pw2nd_05v5 (1)                  
Number of devices: 11                               |Number of devices: 11                               
Number of nets: 7                                   |Number of nets: 7                                   
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: balanced_switch                          |Circuit 2: balanced_switch                          
----------------------------------------------------|----------------------------------------------------
hold                                                |hold                                                
vss                                                 |vss                                                 
in                                                  |in                                                  
out                                                 |out                                                 
vdd                                                 |vdd                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes balanced_switch and balanced_switch are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_AQ2WAW in circuit follower_amp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_UNEQFS in circuit follower_amp (0)(5 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_KLJMY6 in circuit follower_amp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_KLWMS5 in circuit follower_amp (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p35_HLA228 in circuit follower_amp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_FJGQFC in circuit follower_amp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__diode_pw2nd_05v5_FT76RJ#0 in circuit follower_amp (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_XJGQ2Y in circuit follower_amp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_05v0_nvt_BH6ZTK in circuit follower_amp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_Z8JNCQ in circuit follower_amp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_H7BQFY in circuit follower_amp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_H7BQ24 in circuit follower_amp (0)(1 instance)

Cell follower_amp (0) disconnected node: vsub
Cell follower_amp (1) disconnected node: vsub
Class follower_amp (0):  Merged 312 parallel devices.
Class follower_amp (0):  Merged 2 series devices.
Cell follower_amp (0) disconnected node: vsub
Cell follower_amp (1) disconnected node: vsub
Subcircuit summary:
Circuit 1: follower_amp                             |Circuit 2: follower_amp                             
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (315->10)              |sky130_fd_pr__pfet_g5v0d10v5 (10)                   
sky130_fd_pr__nfet_g5v0d10v5 (17->10)               |sky130_fd_pr__nfet_g5v0d10v5 (10)                   
sky130_fd_pr__res_xhigh_po_0p35 (3->1)              |sky130_fd_pr__res_xhigh_po_0p35 (1)                 
sky130_fd_pr__diode_pw2nd_05v5 (2)                  |sky130_fd_pr__diode_pw2nd_05v5 (2)                  
sky130_fd_pr__nfet_05v0_nvt (2)                     |sky130_fd_pr__nfet_05v0_nvt (2)                     
Number of devices: 25                               |Number of devices: 25                               
Number of nets: 17                                  |Number of nets: 17                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely with property errors.
sky130_fd_pr__diode_pw2nd_05v5_FT76RJ#0:XXD2/sky130_fd_pr__diode_pw2nd_05v5:0 vs. sky130_fd_pr__diode_pw2nd_05v5:XD1:
 perim circuit1: 1.8e+06   circuit2: 4e+06   (delta=75.9%, cutoff=2%)
sky130_fd_pr__diode_pw2nd_05v5_FT76RJ#0:XXD1/sky130_fd_pr__diode_pw2nd_05v5:0 vs. sky130_fd_pr__diode_pw2nd_05v5:XD2:
 perim circuit1: 1.8e+06   circuit2: 4e+06   (delta=75.9%, cutoff=2%)

Subcircuit pins:
Circuit 1: follower_amp                             |Circuit 2: follower_amp                             
----------------------------------------------------|----------------------------------------------------
in                                                  |in                                                  
vss                                                 |vss                                                 
ena                                                 |ena                                                 
vdd                                                 |vdd                                                 
out                                                 |out                                                 
vsub                                                |vsub                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes follower_amp and follower_amp are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_PVEW3M in circuit Stage0_clk_inv (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_XPB8Y6 in circuit Stage0_clk_inv (0)(2 instances)

Subcircuit summary:
Circuit 1: Stage0_clk_inv                           |Circuit 2: Stage0_clk_inv                           
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_01v8 (2)                         |sky130_fd_pr__nfet_01v8 (2)                         
sky130_fd_pr__pfet_01v8 (2)                         |sky130_fd_pr__pfet_01v8 (2)                         
Number of devices: 4                                |Number of devices: 4                                
Number of nets: 5                                   |Number of nets: 5                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: Stage0_clk_inv                           |Circuit 2: Stage0_clk_inv                           
----------------------------------------------------|----------------------------------------------------
clka                                                |clka                                                
clk                                                 |clk                                                 
clkb                                                |clkb                                                
dvddb                                               |dvddb                                               
dvss                                                |dvss                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes Stage0_clk_inv and Stage0_clk_inv are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_hvt_3HBZVM in circuit Stage2_latch (0)(10 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_03v3_nvt_WSEQJ8 in circuit Stage2_latch (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_PVEW3M in circuit Stage2_latch (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_3HY9VM in circuit Stage2_latch (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_03v3_nvt_UNEQ2N in circuit Stage2_latch (0)(4 instances)

Class Stage2_latch (0):  Merged 5 parallel devices.
Subcircuit summary:
Circuit 1: Stage2_latch                             |Circuit 2: Stage2_latch                             
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (10->5)                 |sky130_fd_pr__pfet_01v8_hvt (10->5)                 
sky130_fd_pr__nfet_03v3_nvt (5)                     |sky130_fd_pr__nfet_03v3_nvt (5)                     
sky130_fd_pr__nfet_01v8 (1)                         |sky130_fd_pr__nfet_01v8 (1)                         
sky130_fd_pr__pfet_01v8 (1)                         |sky130_fd_pr__pfet_01v8 (1)                         
Number of devices: 12                               |Number of devices: 12                               
Number of nets: 13                                  |Number of nets: 13                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: Stage2_latch                             |Circuit 2: Stage2_latch                             
----------------------------------------------------|----------------------------------------------------
enab                                                |enab                                                
opos                                                |opos                                                
oneg                                                |oneg                                                
vout                                                |vout                                                
dvdd                                                |dvdd                                                
dvss                                                |dvss                                                
clkb                                                |clkb                                                
dvddb                                               |dvddb                                               
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes Stage2_latch and Stage2_latch are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_FGL9FS in circuit Stage1 (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_E2TVSU in circuit Stage1 (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_FJGQ2Y in circuit Stage1 (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_03v3_nvt_FJGQ2Y in circuit Stage1 (0)(2 instances)

Class Stage1 (0):  Merged 53 parallel devices.
Subcircuit summary:
Circuit 1: Stage1                                   |Circuit 2: Stage1                                   
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (26->10)               |sky130_fd_pr__nfet_g5v0d10v5 (26->10)               
sky130_fd_pr__pfet_g5v0d10v5 (64->12)               |sky130_fd_pr__pfet_g5v0d10v5 (16->12)               
sky130_fd_pr__nfet_01v8 (4)                         |sky130_fd_pr__nfet_01v8 (4)                         
sky130_fd_pr__pfet_01v8_hvt (4)                     |sky130_fd_pr__pfet_01v8_hvt (4)                     
sky130_fd_pr__nfet_03v3_nvt (2->1)                  |sky130_fd_pr__nfet_03v3_nvt (2->1)                  
Number of devices: 31                               |Number of devices: 31                               
Number of nets: 25                                  |Number of nets: 25                                  
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: Stage1                                   |Circuit 2: Stage1                                   
----------------------------------------------------|----------------------------------------------------
w_608_n4573#                                        |(no matching pin)                                   
vinp                                                |vinp                                                
vinn                                                |vinn                                                
avdd                                                |avdd                                                
dvss                                                |dvss                                                
dvdd                                                |dvdd                                                
oneg                                                |oneg                                                
opos                                                |opos                                                
avss                                                |avss                                                
enab                                                |enab                                                
clka                                                |clka                                                
w_608_n4573#                                        |(no matching pin)                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists for Stage1 and Stage1 altered to match.
Device classes Stage1 and Stage1 are equivalent.
  Flattening non-matched subcircuits Stage1 Stage1
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_PVEW3M in circuit Stage0_ena_inv (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_XPB8Y6 in circuit Stage0_ena_inv (0)(1 instance)

Subcircuit summary:
Circuit 1: Stage0_ena_inv                           |Circuit 2: Stage0_ena_inv                           
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_01v8 (1)                         |sky130_fd_pr__nfet_01v8 (1)                         
sky130_fd_pr__pfet_01v8 (1)                         |sky130_fd_pr__pfet_01v8 (1)                         
Number of devices: 2                                |Number of devices: 2                                
Number of nets: 4                                   |Number of nets: 4                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: Stage0_ena_inv                           |Circuit 2: Stage0_ena_inv                           
----------------------------------------------------|----------------------------------------------------
enab                                                |enab                                                
ena                                                 |ena                                                 
dvdd                                                |dvdd                                                
dvss                                                |dvss                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes Stage0_ena_inv and Stage0_ena_inv are equivalent.

Subcircuit summary:
Circuit 1: EF_SW_RST                                |Circuit 2: EF_SW_RST                                
----------------------------------------------------|----------------------------------------------------
simple_analog_switch_ena1v8 (1)                     |simple_analog_switch_ena1v8 (1)                     
minimal_n_switch_ena1v8 (1)                         |minimal_n_switch_ena1v8 (1)                         
Number of devices: 2                                |Number of devices: 2                                
Number of nets: 7                                   |Number of nets: 7                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: EF_SW_RST                                |Circuit 2: EF_SW_RST                                
----------------------------------------------------|----------------------------------------------------
AVSS                                                |AVSS                                                
VP2                                                 |VP2                                                 
VP1                                                 |VP1                                                 
RST                                                 |RST                                                 
AVDD                                                |AVDD                                                
DVDD                                                |DVDD                                                
DVSS                                                |DVSS                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes EF_SW_RST and EF_SW_RST are equivalent.

Subcircuit summary:
Circuit 1: EF_AMUX0201_ARRAY1                       |Circuit 2: EF_AMUX0201_ARRAY1                       
----------------------------------------------------|----------------------------------------------------
EF_AMUX21x (12)                                     |EF_AMUX21x (12)                                     
Number of devices: 12                               |Number of devices: 12                               
Number of nets: 30                                  |Number of nets: 30                                  
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: EF_AMUX0201_ARRAY1                       |Circuit 2: EF_AMUX0201_ARRAY1                       
----------------------------------------------------|----------------------------------------------------
VDD                                                 |VDD                                                 
DVDD                                                |DVDD                                                
VSS                                                 |VSS                                                 
VH                                                  |VH                                                  
VL                                                  |VL                                                  
DVSS                                                |DVSS                                                
D7                                                  |D7                                                  
D9                                                  |D9                                                  
D10                                                 |D10                                                 
D1                                                  |D1                                                  
D5                                                  |D5                                                  
D11                                                 |D11                                                 
D2                                                  |D2                                                  
D0                                                  |D0                                                  
D6                                                  |D6                                                  
D4                                                  |D4                                                  
D8                                                  |D8                                                  
D3                                                  |D3                                                  
SELD7                                               |SELD7                                               
SELD9                                               |SELD9                                               
SELD10                                              |SELD10                                              
SELD1                                               |SELD1                                               
SELD5                                               |SELD5                                               
SELD11                                              |SELD11                                              
SELD2                                               |SELD2                                               
SELD0                                               |SELD0                                               
SELD6                                               |SELD6                                               
SELD4                                               |SELD4                                               
SELD8                                               |SELD8                                               
SELD3                                               |SELD3                                               
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes EF_AMUX0201_ARRAY1 and EF_AMUX0201_ARRAY1 are equivalent.
Flattening unmatched subcell cap_array_half in circuit EF_BANK_CAP_12 (0)(2 instances)
Flattening unmatched subcell cdac_unit_cap in circuit EF_BANK_CAP_12 (0)(180 instances)
Flattening unmatched subcell cdac_ratioed_cap in circuit EF_BANK_CAP_12 (0)(10 instances)
Flattening unmatched subcell EF_LSB_CAP in circuit EF_BANK_CAP_12 (1)(1 instance)
Flattening unmatched subcell EF_MSB_CAP in circuit EF_BANK_CAP_12 (1)(1 instance)
Flattening unmatched subcell EF_SC_CAP in circuit EF_BANK_CAP_12 (1)(1 instance)

Cell EF_BANK_CAP_12 (0) disconnected node: w_58549_n26640#
Class EF_BANK_CAP_12 (0):  Merged 350 parallel devices.
Class EF_BANK_CAP_12 (1):  Merged 4 parallel devices.
Cell EF_BANK_CAP_12 (0) disconnected node: w_58549_n26640#
Subcircuit summary:
Circuit 1: EF_BANK_CAP_12                           |Circuit 2: EF_BANK_CAP_12                           
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__cap_mim_m3_1 (190->15)                |sky130_fd_pr__cap_mim_m3_1 (190->15)                
sky130_fd_pr__cap_mim_m3_2 (190->15)                |sky130_fd_pr__cap_mim_m3_2 (190->15)                
Number of devices: 30                               |Number of devices: 30                               
Number of nets: 15                                  |Number of nets: 15                                  
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: EF_BANK_CAP_12                           |Circuit 2: EF_BANK_CAP_12                           
----------------------------------------------------|----------------------------------------------------
VP1                                                 |VP1                                                 
VP2                                                 |VP2                                                 
D0                                                  |D0                                                  
D1                                                  |D1                                                  
D2                                                  |D2                                                  
D3                                                  |D3                                                  
D4                                                  |D4                                                  
D5                                                  |D5                                                  
D8                                                  |D8                                                  
D10                                                 |D10                                                 
D9                                                  |D9                                                  
D6                                                  |D6                                                  
D7                                                  |D7                                                  
D11                                                 |D11                                                 
VSS                                                 |VSS                                                 
w_58549_n26640#                                     |(no matching pin)                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes EF_BANK_CAP_12 and EF_BANK_CAP_12 are equivalent.
  Flattening non-matched subcircuits EF_BANK_CAP_12 EF_BANK_CAP_12
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_6XHUDR in circuit sky130_ef_ip__rc_osc_16M (0)(17 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_6ELFTH in circuit sky130_ef_ip__rc_osc_16M (0)(17 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_L7BSKG in circuit sky130_ef_ip__rc_osc_16M (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_L9WNCD in circuit sky130_ef_ip__rc_osc_16M (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__diode_pw2nd_05v5_FT76RJ#1 in circuit sky130_ef_ip__rc_osc_16M (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_856REK in circuit sky130_ef_ip__rc_osc_16M (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p35_NVJ5PF in circuit sky130_ef_ip__rc_osc_16M (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_2Z69BZ in circuit sky130_ef_ip__rc_osc_16M (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_T537S5 in circuit sky130_ef_ip__rc_osc_16M (0)(1 instance)

Class sky130_ef_ip__rc_osc_16M (0):  Merged 5 parallel devices.
Class sky130_ef_ip__rc_osc_16M (0):  Merged 118 series devices.
Subcircuit summary:
Circuit 1: sky130_ef_ip__rc_osc_16M                 |Circuit 2: sky130_ef_ip__rc_osc_16M                 
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (17)                   |sky130_fd_pr__nfet_g5v0d10v5 (17)                   
sky130_fd_pr__pfet_g5v0d10v5 (18->13)               |sky130_fd_pr__pfet_g5v0d10v5 (13)                   
sky130_fd_pr__nfet_01v8 (2)                         |sky130_fd_pr__nfet_01v8 (2)                         
rc_osc_level_shifter (1)                            |rc_osc_level_shifter (1)                            
sky130_fd_pr__diode_pw2nd_05v5 (1)                  |sky130_fd_pr__diode_pw2nd_05v5 (1)                  
sky130_fd_pr__pfet_01v8 (3)                         |sky130_fd_pr__pfet_01v8 (3)                         
sky130_fd_pr__res_xhigh_po_0p35 (120->2)            |sky130_fd_pr__res_xhigh_po_0p35 (2)                 
Number of devices: 39                               |Number of devices: 39                               
Number of nets: 31                                  |Number of nets: 31                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely with property errors.
sky130_fd_pr__diode_pw2nd_05v5_FT76RJ#1:D3/sky130_fd_pr__diode_pw2nd_05v5:0 vs. sky130_fd_pr__diode_pw2nd_05v5:D3:
 perim circuit1: 1.8e+06   circuit2: 4e+06   (delta=75.9%, cutoff=2%)

Subcircuit pins:
Circuit 1: sky130_ef_ip__rc_osc_16M                 |Circuit 2: sky130_ef_ip__rc_osc_16M                 
----------------------------------------------------|----------------------------------------------------
dvdd                                                |dvdd                                                
dout                                                |dout                                                
ena                                                 |ena                                                 
avdd                                                |avdd                                                
dvss                                                |dvss                                                
avss                                                |avss                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_ef_ip__rc_osc_16M and sky130_ef_ip__rc_osc_16M are equivalent.
Flattening unmatched subcell pmos_waffle_48x48 in circuit power_stage (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__tapvpwrvgnd_1 in circuit power_stage (1)(3 instances)

Class power_stage (0):  Merged 4512 parallel devices.
Class power_stage (1):  Merged 1 parallel devices.
Subcircuit summary:
Circuit 1: power_stage                              |Circuit 2: power_stage                              
----------------------------------------------------|----------------------------------------------------
sky130_fd_sc_hd__decap_3 (2->1)                     |sky130_fd_sc_hd__decap_3 (2->1)                     
sky130_fd_sc_hd__inv_4 (2)                          |sky130_fd_sc_hd__inv_4 (2)                          
gate_drive (1)                                      |gate_drive (1)                                      
sky130_fd_sc_hd__diode_2 (1)                        |sky130_fd_sc_hd__diode_2 (1)                        
sky130_fd_pr__pfet_g5v0d10v5 (4512->1)              |sky130_fd_pr__pfet_g5v0d10v5 (4512->1)              
Number of devices: 6                                |Number of devices: 6                                
Number of nets: 9                                   |Number of nets: 9                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: power_stage                              |Circuit 2: power_stage                              
----------------------------------------------------|----------------------------------------------------
sw_node                                             |SW_NODE                                             
vss                                                 |VSS                                                 
vdd_pwr                                             |VDD_PWR                                             
p_in                                                |P_IN                                                
sky130_fd_sc_hd__inv_4_1/VPB                        |DVDD **Mismatch**                                   
dvss                                                |DVSS                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists for power_stage and power_stage altered to match.
Device classes power_stage and power_stage are equivalent.

Subcircuit summary:
Circuit 1: sky130_ef_ip__idac3v_8bit                |Circuit 2: sky130_ef_ip__idac3v_8bit                
----------------------------------------------------|----------------------------------------------------
bias_generator_fe (1)                               |bias_generator_fe (1)                               
bias_nstack (256)                                   |bias_nstack (256)                                   
sky130_fd_sc_hvl__decap_4 (8->1)                    |sky130_fd_sc_hvl__decap_4 (8->1)                    
sky130_fd_sc_hvl__inv_2 (8)                         |sky130_fd_sc_hvl__inv_2 (8)                         
sky130_fd_pr__nfet_g5v0d10v5 (96->32)               |sky130_fd_pr__nfet_g5v0d10v5 (96->32)               
sky130_fd_pr__pfet_g5v0d10v5 (32)                   |sky130_fd_pr__pfet_g5v0d10v5 (32)                   
sky130_fd_pr__nfet_01v8 (16)                        |sky130_fd_pr__nfet_01v8 (16)                        
sky130_fd_pr__pfet_01v8_hvt (16)                    |sky130_fd_pr__pfet_01v8_hvt (16)                    
bias_pstack (256)                                   |bias_pstack (256)                                   
sky130_fd_sc_hvl__diode_2 (8)                       |sky130_fd_sc_hvl__diode_2 (8)                       
Number of devices: 626                              |Number of devices: 626                              
Number of nets: 591                                 |Number of nets: 591                                 
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 28 symmetries.

Subcircuit pins:
Circuit 1: sky130_ef_ip__idac3v_8bit                |Circuit 2: sky130_ef_ip__idac3v_8bit                
----------------------------------------------------|----------------------------------------------------
src_out                                             |src_out                                             
snk_out                                             |snk_out                                             
din[7]                                              |din[7]                                              
din[4]                                              |din[4]                                              
din[5]                                              |din[5]                                              
din[1]                                              |din[1]                                              
din[0]                                              |din[0]                                              
din[2]                                              |din[2]                                              
din[3]                                              |din[3]                                              
din[6]                                              |din[6]                                              
avss                                                |avss                                                
avdd                                                |avdd                                                
dvss                                                |dvss                                                
dvdd                                                |dvdd                                                
ena                                                 |ena                                                 
vbg                                                 |vbg                                                 
ref_sel_vbg                                         |ref_sel_vbg                                         
ref_in                                              |ref_in                                              
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_ef_ip__idac3v_8bit and sky130_ef_ip__idac3v_8bit are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_BWAZV5 in circuit sky130_am_ip__ldo_01v8 (0)(6 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_A2FZRM in circuit sky130_am_ip__ldo_01v8 (0)(7 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_UNEQ2N in circuit sky130_am_ip__ldo_01v8 (0)(8 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_KLAZY6 in circuit sky130_am_ip__ldo_01v8 (0)(8 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_PC2PN5 in circuit sky130_am_ip__ldo_01v8 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_69K6TN in circuit sky130_am_ip__ldo_01v8 (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p35_QZEXQH in circuit sky130_am_ip__ldo_01v8 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p35_Z7JM9H in circuit sky130_am_ip__ldo_01v8 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p35_743D3R in circuit sky130_am_ip__ldo_01v8 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_MRZGNS in circuit sky130_am_ip__ldo_01v8 (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_VCAG9S#0 in circuit sky130_am_ip__ldo_01v8 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_PXBJUB in circuit sky130_am_ip__ldo_01v8 (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_47NWVV in circuit sky130_am_ip__ldo_01v8 (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_YHRXVR in circuit sky130_am_ip__ldo_01v8 (0)(5 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_7EJ6Y6 in circuit sky130_am_ip__ldo_01v8 (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_WSEQJ0 in circuit sky130_am_ip__ldo_01v8 (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_L9TFKV in circuit sky130_am_ip__ldo_01v8 (0)(1 instance)

Class sky130_am_ip__ldo_01v8 (0):  Merged 1032 parallel devices.
Class sky130_am_ip__ldo_01v8 (0):  Merged 53 series devices.
Subcircuit summary:
Circuit 1: sky130_am_ip__ldo_01v8                   |Circuit 2: sky130_am_ip__ldo_01v8                   
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (28)                   |sky130_fd_pr__pfet_g5v0d10v5 (28)                   
sky130_fd_pr__nfet_g5v0d10v5 (1075->29)             |sky130_fd_pr__nfet_g5v0d10v5 (1075->29)             
sky130_fd_pr__nfet_01v8 (4)                         |sky130_fd_pr__nfet_01v8 (4)                         
sky130_fd_pr__pfet_01v8_hvt (4)                     |sky130_fd_pr__pfet_01v8_hvt (4)                     
sky130_fd_pr__res_xhigh_po_0p35 (56->3)             |sky130_fd_pr__res_xhigh_po_0p35 (3)                 
sky130_fd_pr__cap_mim_m3_1 (4->2)                   |sky130_fd_pr__cap_mim_m3_1 (4->2)                   
Number of devices: 70                               |Number of devices: 70                               
Number of nets: 43                                  |Number of nets: 43                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_am_ip__ldo_01v8                   |Circuit 2: sky130_am_ip__ldo_01v8                   
----------------------------------------------------|----------------------------------------------------
VREF_EXT                                            |VREF_EXT                                            
DVSS                                                |DVSS                                                
VOUT                                                |VOUT                                                
SEL_EXT                                             |SEL_EXT                                             
ENA                                                 |ENA                                                 
DVDD                                                |DVDD                                                
AVSS                                                |AVSS                                                
AVDD                                                |AVDD                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_am_ip__ldo_01v8 and sky130_am_ip__ldo_01v8 are equivalent.
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p69_E9MCU4 in circuit sky130_ak_ip__cmos_vref (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p69_39QBTQ in circuit sky130_ak_ip__cmos_vref (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p69_NB3ZKH in circuit sky130_ak_ip__cmos_vref (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p69_GAZAU4 in circuit sky130_ak_ip__cmos_vref (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_2333C8 in circuit sky130_ak_ip__cmos_vref (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_Q33MQV in circuit sky130_ak_ip__cmos_vref (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_6H4ZLK in circuit sky130_ak_ip__cmos_vref (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_B3G3L7 in circuit sky130_ak_ip__cmos_vref (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_XPMKX6 in circuit sky130_ak_ip__cmos_vref (0)(1 instance)

Removing zero-valued device vsrc from cell sky130_ak_ip__cmos_vref (1) makes a better match
Removing zero-valued device vsrc from cell sky130_ak_ip__cmos_vref (1) makes a better match
Removing zero-valued device vsrc from cell sky130_ak_ip__cmos_vref (1) makes a better match
Making another compare attempt.

Class sky130_ak_ip__cmos_vref (0):  Merged 3 parallel devices.
Class sky130_ak_ip__cmos_vref (0):  Merged 18 series devices.
Subcircuit summary:
Circuit 1: sky130_ak_ip__cmos_vref                  |Circuit 2: sky130_ak_ip__cmos_vref                  
----------------------------------------------------|----------------------------------------------------
sky130_fd_sc_hd__buf_1 (4)                          |sky130_fd_sc_hd__buf_1 (4)                          
sky130_fd_pr__nfet_01v8 (30->17)                    |sky130_fd_pr__nfet_01v8 (17)                        
sky130_fd_pr__cap_mim_m3_1 (12->2)                  |sky130_fd_pr__cap_mim_m3_1 (12->2)                  
sky130_fd_pr__pfet_01v8 (12->8)                     |sky130_fd_pr__pfet_01v8 (8)                         
sky130_fd_pr__res_xhigh_po_0p69 (37->8)             |sky130_fd_pr__res_xhigh_po_0p69 (8)                 
sky130_fd_pr__nfet_05v0_nvt (4->2)                  |sky130_fd_pr__nfet_05v0_nvt (2)                     
sky130_fd_sc_hd__inv_2 (1)                          |sky130_fd_sc_hd__inv_2 (1)                          
sky130_fd_sc_hd__diode_2 (5)                        |sky130_fd_sc_hd__diode_2 (5)                        
sky130_fd_sc_hd__decap_6 (1)                        |sky130_fd_sc_hd__decap_6 (1)                        
Number of devices: 48                               |Number of devices: 48                               
Number of nets: 36                                  |Number of nets: 36                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_ak_ip__cmos_vref                  |Circuit 2: sky130_ak_ip__cmos_vref                  
----------------------------------------------------|----------------------------------------------------
avdd18                                              |avdd18                                              
vbg                                                 |vbg                                                 
avss                                                |avss                                                
vptat                                               |vptat                                               
dvdd                                                |dvdd                                                
dvss                                                |dvss                                                
vbgsc                                               |vbgsc                                               
vbgtg                                               |vbgtg                                               
trim0                                               |trim0                                               
trim3                                               |trim3                                               
trim2                                               |trim2                                               
trim1                                               |trim1                                               
ena                                                 |ena                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_ak_ip__cmos_vref and sky130_ak_ip__cmos_vref are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_VDASXE in circuit sky130_iic_ip__audiodac_drv_lite (0)(2 instances)

Class sky130_iic_ip__audiodac_drv_lite (0):  Merged 1 parallel devices.
Subcircuit summary:
Circuit 1: sky130_iic_ip__audiodac_drv_lite         |Circuit 2: sky130_iic_ip__audiodac_drv_lite         
----------------------------------------------------|----------------------------------------------------
audiodac_drv_latch (1)                              |audiodac_drv_latch (1)                              
audiodac_drv_lite_half (2)                          |audiodac_drv_lite_half (2)                          
audiodac_drv_ls (1)                                 |audiodac_drv_ls (1)                                 
sky130_fd_pr__pfet_g5v0d10v5 (2->1)                 |sky130_fd_pr__pfet_g5v0d10v5 (2->1)                 
Number of devices: 5                                |Number of devices: 5                                
Number of nets: 11                                  |Number of nets: 11                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_iic_ip__audiodac_drv_lite         |Circuit 2: sky130_iic_ip__audiodac_drv_lite         
----------------------------------------------------|----------------------------------------------------
in_hi                                               |in_hi                                               
in_p                                                |in_p                                                
in_n                                                |in_n                                                
out_p                                               |out_p                                               
out_n                                               |out_n                                               
vss                                                 |vss                                                 
vdd                                                 |vdd                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_iic_ip__audiodac_drv_lite and sky130_iic_ip__audiodac_drv_lite are equivalent.

Subcircuit summary:
Circuit 1: sky130_ef_ip__ccomp3v_cl                 |Circuit 2: sky130_ef_ip__ccomp3v_cl                 
----------------------------------------------------|----------------------------------------------------
comparator_bias (1)                                 |comparator_bias (1)                                 
comparator_core_cload (1)                           |comparator_core_cload (1)                           
sky130_fd_pr__nfet_g5v0d10v5 (12->4)                |sky130_fd_pr__nfet_g5v0d10v5 (12->4)                
sky130_fd_pr__pfet_g5v0d10v5 (4)                    |sky130_fd_pr__pfet_g5v0d10v5 (4)                    
sky130_fd_pr__nfet_01v8 (2)                         |sky130_fd_pr__nfet_01v8 (2)                         
sky130_fd_pr__pfet_01v8_hvt (2)                     |sky130_fd_pr__pfet_01v8_hvt (2)                     
sky130_fd_sc_hvl__diode_2 (1)                       |sky130_fd_sc_hvl__diode_2 (1)                       
sky130_fd_sc_hvl__decap_4 (1)                       |sky130_fd_sc_hvl__decap_4 (1)                       
Number of devices: 16                               |Number of devices: 16                               
Number of nets: 17                                  |Number of nets: 17                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_ef_ip__ccomp3v_cl                 |Circuit 2: sky130_ef_ip__ccomp3v_cl                 
----------------------------------------------------|----------------------------------------------------
DVSS                                                |DVSS                                                
ENA                                                 |ENA                                                 
DVDD                                                |DVDD                                                
VINP                                                |VINP                                                
VOUT                                                |VOUT                                                
VINM                                                |VINM                                                
CLOAD                                               |CLOAD                                               
VDD                                                 |VDD                                                 
VSS                                                 |VSS                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_ef_ip__ccomp3v_cl and sky130_ef_ip__ccomp3v_cl are equivalent.
Flattening unmatched subcell 7b_divider in circuit sky130_aa_ip__programmable_pll (1)(4 instances)
Flattening unmatched subcell OR in circuit sky130_aa_ip__programmable_pll (1)(8 instances)
Flattening unmatched subcell NOR_1 in circuit sky130_aa_ip__programmable_pll (1)(8 instances)
Flattening unmatched subcell inverter_1 in circuit sky130_aa_ip__programmable_pll (1)(8 instances)
Flattening unmatched subcell div_by_2 in circuit sky130_aa_ip__programmable_pll (1)(8 instances)
Flattening unmatched subcell tg in circuit sky130_aa_ip__programmable_pll (1)(32 instances)
Flattening unmatched subcell inverter in circuit sky130_aa_ip__programmable_pll (1)(80 instances)
Flattening unmatched subcell 7b_counter_new in circuit sky130_aa_ip__programmable_pll (1)(4 instances)
Flattening unmatched subcell MOD_DFF_latest in circuit sky130_aa_ip__programmable_pll (1)(28 instances)
Flattening unmatched subcell tspc_FF in circuit sky130_aa_ip__programmable_pll (1)(28 instances)
Flattening unmatched subcell MUX in circuit sky130_aa_ip__programmable_pll (1)(96 instances)
Flattening unmatched subcell AND in circuit sky130_aa_ip__programmable_pll (1)(200 instances)
Flattening unmatched subcell inverter_1 in circuit sky130_aa_ip__programmable_pll (1)(200 instances)
Flattening unmatched subcell NAND_1 in circuit sky130_aa_ip__programmable_pll (1)(200 instances)
Flattening unmatched subcell OR in circuit sky130_aa_ip__programmable_pll (1)(96 instances)
Flattening unmatched subcell NOR_1 in circuit sky130_aa_ip__programmable_pll (1)(96 instances)
Flattening unmatched subcell inverter_1 in circuit sky130_aa_ip__programmable_pll (1)(96 instances)
Flattening unmatched subcell LD_GENERATOR in circuit sky130_aa_ip__programmable_pll (1)(4 instances)
Flattening unmatched subcell NAND in circuit sky130_aa_ip__programmable_pll (1)(4 instances)
Flattening unmatched subcell 3_inp_NOR in circuit sky130_aa_ip__programmable_pll (1)(8 instances)
Flattening unmatched subcell DFF in circuit sky130_aa_ip__programmable_pll (1)(8 instances)
Flattening unmatched subcell inverter in circuit sky130_aa_ip__programmable_pll (1)(44 instances)
Flattening unmatched subcell tg in circuit sky130_aa_ip__programmable_pll (1)(32 instances)
Flattening unmatched subcell inverter in circuit sky130_aa_ip__programmable_pll (1)(32 instances)
Flattening unmatched subcell 3_inp_AND in circuit sky130_aa_ip__programmable_pll (1)(16 instances)
Flattening unmatched subcell NOR in circuit sky130_aa_ip__programmable_pll (1)(16 instances)
Flattening unmatched subcell P2_GENERATOR in circuit sky130_aa_ip__programmable_pll (1)(4 instances)
Flattening unmatched subcell XNOR in circuit sky130_aa_ip__programmable_pll (1)(28 instances)
Flattening unmatched subcell inverter in circuit sky130_aa_ip__programmable_pll (1)(56 instances)
Flattening unmatched subcell 3_inp_AND in circuit sky130_aa_ip__programmable_pll (1)(8 instances)
Flattening unmatched subcell AND in circuit sky130_aa_ip__programmable_pll (1)(8 instances)
Flattening unmatched subcell inverter_1 in circuit sky130_aa_ip__programmable_pll (1)(8 instances)
Flattening unmatched subcell NAND_1 in circuit sky130_aa_ip__programmable_pll (1)(8 instances)
Flattening unmatched subcell DFF in circuit sky130_aa_ip__programmable_pll (1)(4 instances)
Flattening unmatched subcell inverter in circuit sky130_aa_ip__programmable_pll (1)(20 instances)
Flattening unmatched subcell tg in circuit sky130_aa_ip__programmable_pll (1)(16 instances)
Flattening unmatched subcell inverter in circuit sky130_aa_ip__programmable_pll (1)(16 instances)
Flattening unmatched subcell P3_GENERATION in circuit sky130_aa_ip__programmable_pll (1)(4 instances)
Flattening unmatched subcell XNOR in circuit sky130_aa_ip__programmable_pll (1)(28 instances)
Flattening unmatched subcell inverter in circuit sky130_aa_ip__programmable_pll (1)(60 instances)
Flattening unmatched subcell 3_inp_AND in circuit sky130_aa_ip__programmable_pll (1)(8 instances)
Flattening unmatched subcell AND in circuit sky130_aa_ip__programmable_pll (1)(8 instances)
Flattening unmatched subcell inverter_1 in circuit sky130_aa_ip__programmable_pll (1)(8 instances)
Flattening unmatched subcell NAND_1 in circuit sky130_aa_ip__programmable_pll (1)(8 instances)
Flattening unmatched subcell ned_DFF in circuit sky130_aa_ip__programmable_pll (1)(4 instances)
Flattening unmatched subcell tg in circuit sky130_aa_ip__programmable_pll (1)(16 instances)
Flattening unmatched subcell inverter in circuit sky130_aa_ip__programmable_pll (1)(36 instances)
Flattening unmatched subcell Tappered-Buffer_1 in circuit sky130_aa_ip__programmable_pll (1)(9 instances)
Flattening unmatched subcell A_MUX in circuit sky130_aa_ip__programmable_pll (1)(7 instances)
Flattening unmatched subcell TR_Gate in circuit sky130_aa_ip__programmable_pll (1)(14 instances)
Flattening unmatched subcell INV_Mux in circuit sky130_aa_ip__programmable_pll (1)(7 instances)
Flattening unmatched subcell CP in circuit sky130_aa_ip__programmable_pll (1)(1 instance)
Flattening unmatched subcell VCO_1 in circuit sky130_aa_ip__programmable_pll (1)(1 instance)
Flattening unmatched subcell DelayCell_1 in circuit sky130_aa_ip__programmable_pll (1)(2 instances)
Flattening unmatched subcell INV_1 in circuit sky130_aa_ip__programmable_pll (1)(6 instances)
Flattening unmatched subcell div_by_2 in circuit sky130_aa_ip__programmable_pll (1)(1 instance)
Flattening unmatched subcell tg in circuit sky130_aa_ip__programmable_pll (1)(4 instances)
Flattening unmatched subcell inverter in circuit sky130_aa_ip__programmable_pll (1)(10 instances)
Flattening unmatched subcell PFD in circuit sky130_aa_ip__programmable_pll (1)(1 instance)
Flattening unmatched subcell PFD_INV in circuit sky130_aa_ip__programmable_pll (1)(6 instances)
Flattening unmatched subcell Current_Mirror_Top_s in circuit sky130_aa_ip__programmable_pll (1)(1 instance)

Cell sky130_aa_ip__programmable_pll (0) disconnected node: S6
Cell sky130_aa_ip__programmable_pll (0) disconnected node: UP_INPUT
Cell sky130_aa_ip__programmable_pll (0) disconnected node: DN_INPUT
Cell sky130_aa_ip__programmable_pll (0) disconnected node: S2
Cell sky130_aa_ip__programmable_pll (0) disconnected node: S3
Cell sky130_aa_ip__programmable_pll (0) disconnected node: UP_OUT
Cell sky130_aa_ip__programmable_pll (0) disconnected node: DN_OUT
Cell sky130_aa_ip__programmable_pll (0) disconnected node: ITAIL
Cell sky130_aa_ip__programmable_pll (0) disconnected node: S4
Cell sky130_aa_ip__programmable_pll (0) disconnected node: VCTRL_IN
Cell sky130_aa_ip__programmable_pll (0) disconnected node: LF_OFFCHIP
Cell sky130_aa_ip__programmable_pll (0) disconnected node: S5
Cell sky130_aa_ip__programmable_pll (0) disconnected node: OUT_CORE
Cell sky130_aa_ip__programmable_pll (0) disconnected node: OUT_USB
Cell sky130_aa_ip__programmable_pll (0) disconnected node: D12
Cell sky130_aa_ip__programmable_pll (0) disconnected node: D13
Cell sky130_aa_ip__programmable_pll (0) disconnected node: D14
Cell sky130_aa_ip__programmable_pll (0) disconnected node: D15
Cell sky130_aa_ip__programmable_pll (0) disconnected node: F_IN
Cell sky130_aa_ip__programmable_pll (0) disconnected node: D0
Cell sky130_aa_ip__programmable_pll (0) disconnected node: D1
Cell sky130_aa_ip__programmable_pll (0) disconnected node: D2
Cell sky130_aa_ip__programmable_pll (0) disconnected node: D3
Cell sky130_aa_ip__programmable_pll (0) disconnected node: D4
Cell sky130_aa_ip__programmable_pll (0) disconnected node: D5
Cell sky130_aa_ip__programmable_pll (0) disconnected node: D6
Cell sky130_aa_ip__programmable_pll (0) disconnected node: D7
Cell sky130_aa_ip__programmable_pll (0) disconnected node: D8
Cell sky130_aa_ip__programmable_pll (0) disconnected node: D9
Cell sky130_aa_ip__programmable_pll (0) disconnected node: D10
Cell sky130_aa_ip__programmable_pll (0) disconnected node: D16
Cell sky130_aa_ip__programmable_pll (0) disconnected node: D17
Cell sky130_aa_ip__programmable_pll (0) disconnected node: D18
Cell sky130_aa_ip__programmable_pll (0) disconnected node: D19
Cell sky130_aa_ip__programmable_pll (0) disconnected node: OUTB
Cell sky130_aa_ip__programmable_pll (0) disconnected node: OUT
Cell sky130_aa_ip__programmable_pll (0) disconnected node: PRE_SCALAR
Cell sky130_aa_ip__programmable_pll (0) disconnected node: S1
Cell sky130_aa_ip__programmable_pll (0) disconnected node: S7
Cell sky130_aa_ip__programmable_pll (0) disconnected node: DIV_OUT
Cell sky130_aa_ip__programmable_pll (0) disconnected node: VDD
Cell sky130_aa_ip__programmable_pll (0) disconnected node: VSS

Subcircuit pins:
Circuit 1: sky130_aa_ip__programmable_pll           |Circuit 2: sky130_aa_ip__programmable_pll           
----------------------------------------------------|----------------------------------------------------
S6                                                  |S6                                                  
UP_INPUT                                            |UP_INPUT                                            
DN_INPUT                                            |DN_INPUT                                            
S2                                                  |S2                                                  
S3                                                  |S3                                                  
UP_OUT                                              |UP_OUT                                              
DN_OUT                                              |DN_OUT                                              
ITAIL                                               |ITAIL                                               
S4                                                  |S4                                                  
VCTRL_IN                                            |VCTRL_IN                                            
LF_OFFCHIP                                          |LF_OFFCHIP                                          
S5                                                  |S5                                                  
OUT_CORE                                            |OUT_CORE                                            
OUT_USB                                             |OUT_USB                                             
D12                                                 |D12                                                 
D13                                                 |D13                                                 
D14                                                 |D14                                                 
D15                                                 |D15                                                 
F_IN                                                |F_IN                                                
D0                                                  |D0                                                  
D1                                                  |D1                                                  
D2                                                  |D2                                                  
D3                                                  |D3                                                  
D4                                                  |D4                                                  
D5                                                  |D5                                                  
D6                                                  |D6                                                  
D7                                                  |D7                                                  
D8                                                  |D8                                                  
D9                                                  |D9                                                  
D10                                                 |D10                                                 
D16                                                 |D16                                                 
D17                                                 |D17                                                 
D18                                                 |D18                                                 
D19                                                 |D19                                                 
OUTB                                                |OUTB                                                
OUT                                                 |OUT                                                 
PRE_SCALAR                                          |PRE_SCALAR                                          
S1                                                  |S1                                                  
S7                                                  |S7                                                  
DIV_OUT                                             |DIV_OUT                                             
VDD                                                 |VDD                                                 
VSS                                                 |VSS                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_aa_ip__programmable_pll and sky130_aa_ip__programmable_pll are equivalent.
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p35_NZA8SD in circuit sky130_sw_ip__bgrref_por (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p35_D2SRCG in circuit sky130_sw_ip__bgrref_por (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p35_SZAJAG in circuit sky130_sw_ip__bgrref_por (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_05v0_nvt_CZFQWY in circuit sky130_sw_ip__bgrref_por (0)(1 instance)

Class sky130_sw_ip__bgrref_por (0):  Merged 1 parallel devices.
Class sky130_sw_ip__bgrref_por (0):  Merged 38 series devices.
Subcircuit summary:
Circuit 1: sky130_sw_ip__bgrref_por                 |Circuit 2: sky130_sw_ip__bgrref_por                 
----------------------------------------------------|----------------------------------------------------
comparator_final (1)                                |comparator_final (1)                                
delayPulse_final (1)                                |delayPulse_final (1)                                
sky130_fd_pr__res_xhigh_po_0p35 (41->3)             |sky130_fd_pr__res_xhigh_po_0p35 (3)                 
sky130_fd_pr__nfet_05v0_nvt (2->1)                  |sky130_fd_pr__nfet_05v0_nvt (2->1)                  
Number of devices: 6                                |Number of devices: 6                                
Number of nets: 13                                  |Number of nets: 13                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_sw_ip__bgrref_por                 |Circuit 2: sky130_sw_ip__bgrref_por                 
----------------------------------------------------|----------------------------------------------------
por                                                 |por                                                 
dvss                                                |dvss                                                
vbg                                                 |vbg                                                 
porb                                                |porb                                                
porb_h[1]                                           |porb_h[1]                                           
porb_h[0]                                           |porb_h[0]                                           
avss                                                |avss                                                
avdd                                                |avdd                                                
dvdd                                                |dvdd                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_sw_ip__bgrref_por and sky130_sw_ip__bgrref_por are equivalent.
Flattening unmatched subcell rheo_half in circuit sky130_ef_ip__rheostat_8bit (1)(2 instances)
Flattening unmatched subcell rheo_column in circuit sky130_ef_ip__rheostat_8bit (1)(32 instances)
Flattening unmatched subcell passtrans in circuit sky130_ef_ip__rheostat_8bit (1)(640 instances)
Flattening unmatched subcell rheo_level_shifter in circuit sky130_ef_ip__rheostat_8bit (1)(8 instances)
Flattening unmatched subcell sky130_fd_sc_hvl__inv_4 in circuit sky130_ef_ip__rheostat_8bit (1)(8 instances)
Flattening unmatched subcell sky130_fd_sc_hvl__inv_8 in circuit sky130_ef_ip__rheostat_8bit (1)(16 instances)
Flattening unmatched subcell rheo_column_dummy in circuit sky130_ef_ip__rheostat_8bit (1)(4 instances)
Flattening unmatched subcell passtrans in circuit sky130_ef_ip__rheostat_8bit (1)(80 instances)

Flattening instances of sky130_fd_sc_hvl__inv_2 in cell sky130_ef_ip__rheostat_8bit (1) makes a better match
Making another compare attempt.

Class sky130_ef_ip__rheostat_8bit (0):  Merged 387 parallel devices.
Class sky130_ef_ip__rheostat_8bit (1):  Merged 307 parallel devices.
Subcircuit summary:
Circuit 1: sky130_ef_ip__rheostat_8bit              |Circuit 2: sky130_ef_ip__rheostat_8bit              
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (992->784)             |sky130_fd_pr__nfet_g5v0d10v5 (992->784)             
sky130_fd_pr__res_generic_po (360->325)             |sky130_fd_pr__res_generic_po (360->325)             
sky130_fd_pr__pfet_g5v0d10v5 (928->784)             |sky130_fd_pr__pfet_g5v0d10v5 (928->784)             
sky130_fd_pr__pfet_01v8_hvt (16)                    |sky130_fd_pr__pfet_01v8_hvt (16)                    
sky130_fd_pr__nfet_01v8 (16)                        |sky130_fd_pr__nfet_01v8 (16)                        
sky130_fd_pr__diode_pw2nd_05v5 (8)                  |sky130_fd_pr__diode_pw2nd_05v5 (8)                  
Number of devices: 1933                             |Number of devices: 1933                             
Number of nets: 777                                 |Number of nets: 777                                 
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 23 symmetries.

Subcircuit pins:
Circuit 1: sky130_ef_ip__rheostat_8bit              |Circuit 2: sky130_ef_ip__rheostat_8bit              
----------------------------------------------------|----------------------------------------------------
dvdd                                                |dvdd                                                
Vlow                                                |Vlow                                                
Vhigh                                               |Vhigh                                               
b7                                                  |b7                                                  
b6                                                  |b6                                                  
b5                                                  |b5                                                  
b4                                                  |b4                                                  
b3                                                  |b3                                                  
b2                                                  |b2                                                  
b1                                                  |b1                                                  
b0                                                  |b0                                                  
vdd                                                 |vdd                                                 
out                                                 |out                                                 
dvss                                                |dvss                                                
vss                                                 |vss                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_ef_ip__rheostat_8bit and sky130_ef_ip__rheostat_8bit are equivalent.
Flattening unmatched subcell sky130_fd_pr__diode_pw2nd_05v5_L93GHW in circuit sky130_ef_ip__samplehold (0)(2 instances)
Flattening unmatched subcell hold_cap_array in circuit sky130_ef_ip__samplehold (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_VCAG9S_alt in circuit sky130_ef_ip__samplehold (0)(48 instances)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_2_VCAE9S in circuit sky130_ef_ip__samplehold (0)(48 instances)

Class sky130_ef_ip__samplehold (0):  Merged 94 parallel devices.
Subcircuit summary:
Circuit 1: sky130_ef_ip__samplehold                 |Circuit 2: sky130_ef_ip__samplehold                 
----------------------------------------------------|----------------------------------------------------
balanced_switch (1)                                 |balanced_switch (1)                                 
follower_amp (2)                                    |follower_amp (2)                                    
sky130_fd_pr__nfet_g5v0d10v5 (24->8)                |sky130_fd_pr__nfet_g5v0d10v5 (24->8)                
sky130_fd_pr__pfet_g5v0d10v5 (8)                    |sky130_fd_pr__pfet_g5v0d10v5 (8)                    
sky130_fd_pr__nfet_01v8 (4)                         |sky130_fd_pr__nfet_01v8 (4)                         
sky130_fd_pr__pfet_01v8_hvt (4)                     |sky130_fd_pr__pfet_01v8_hvt (4)                     
sky130_fd_pr__diode_pw2nd_05v5 (2)                  |sky130_fd_pr__diode_pw2nd_05v5 (2)                  
sky130_fd_pr__cap_mim_m3_1 (48->1)                  |sky130_fd_pr__cap_mim_m3_1 (48->1)                  
sky130_fd_pr__cap_mim_m3_2 (48->1)                  |sky130_fd_pr__cap_mim_m3_2 (48->1)                  
Number of devices: 31                               |Number of devices: 31                               
Number of nets: 22                                  |Number of nets: 22                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_ef_ip__samplehold                 |Circuit 2: sky130_ef_ip__samplehold                 
----------------------------------------------------|----------------------------------------------------
dvdd                                                |dvdd                                                
dvss                                                |dvss                                                
out                                                 |out                                                 
in                                                  |in                                                  
vss                                                 |vss                                                 
vdd                                                 |vdd                                                 
hold                                                |hold                                                
ena                                                 |ena                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_ef_ip__samplehold and sky130_ef_ip__samplehold are equivalent.

Subcircuit summary:
Circuit 1: sky130_icrg_ip__ulpcomp2                 |Circuit 2: sky130_icrg_ip__ulpcomp2                 
----------------------------------------------------|----------------------------------------------------
Stage0_clk_inv (1)                                  |Stage0_clk_inv (1)                                  
Stage2_latch (1)                                    |Stage2_latch (1)                                    
sky130_fd_pr__nfet_g5v0d10v5 (26->10)               |sky130_fd_pr__nfet_g5v0d10v5 (26->10)               
sky130_fd_pr__pfet_g5v0d10v5 (12)                   |sky130_fd_pr__pfet_g5v0d10v5 (12)                   
sky130_fd_pr__nfet_01v8 (4)                         |sky130_fd_pr__nfet_01v8 (4)                         
sky130_fd_pr__pfet_01v8_hvt (4)                     |sky130_fd_pr__pfet_01v8_hvt (4)                     
sky130_fd_pr__nfet_03v3_nvt (2->1)                  |sky130_fd_pr__nfet_03v3_nvt (2->1)                  
Stage0_ena_inv (1)                                  |Stage0_ena_inv (1)                                  
Number of devices: 34                               |Number of devices: 34                               
Number of nets: 30                                  |Number of nets: 30                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: sky130_icrg_ip__ulpcomp2                 |Circuit 2: sky130_icrg_ip__ulpcomp2                 
----------------------------------------------------|----------------------------------------------------
w_288_n7621#                                        |(no matching pin)                                   
avdd                                                |avdd                                                
dvdd                                                |dvdd                                                
dvss                                                |dvss                                                
clk                                                 |clk                                                 
vinp                                                |vinp                                                
vinn                                                |vinn                                                
vout                                                |vout                                                
ena                                                 |ena                                                 
avss                                                |avss                                                
w_288_n7621#                                        |(no matching pin)                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists for sky130_icrg_ip__ulpcomp2 and sky130_icrg_ip__ulpcomp2 altered to match.
Device classes sky130_icrg_ip__ulpcomp2 and sky130_icrg_ip__ulpcomp2 are equivalent.
  Flattening non-matched subcircuits sky130_icrg_ip__ulpcomp2 sky130_icrg_ip__ulpcomp2

Subcircuit summary:
Circuit 1: sky130_ef_ip__cdac3v_12bit               |Circuit 2: sky130_ef_ip__cdac3v_12bit               
----------------------------------------------------|----------------------------------------------------
EF_SW_RST (1)                                       |EF_SW_RST (1)                                       
EF_AMUX0201_ARRAY1 (1)                              |EF_AMUX0201_ARRAY1 (1)                              
sky130_fd_pr__cap_mim_m3_1 (190->15)                |sky130_fd_pr__cap_mim_m3_1 (190->15)                
sky130_fd_pr__cap_mim_m3_2 (190->15)                |sky130_fd_pr__cap_mim_m3_2 (190->15)                
Number of devices: 32                               |Number of devices: 32                               
Number of nets: 33                                  |Number of nets: 33                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_ef_ip__cdac3v_12bit               |Circuit 2: sky130_ef_ip__cdac3v_12bit               
----------------------------------------------------|----------------------------------------------------
VDD                                                 |VDD                                                 
DVDD                                                |DVDD                                                
DVSS                                                |DVSS                                                
VSS                                                 |VSS                                                 
SELD0                                               |SELD0                                               
SELD1                                               |SELD1                                               
SELD2                                               |SELD2                                               
SELD3                                               |SELD3                                               
SELD4                                               |SELD4                                               
SELD5                                               |SELD5                                               
SELD6                                               |SELD6                                               
SELD7                                               |SELD7                                               
SELD8                                               |SELD8                                               
SELD9                                               |SELD9                                               
VH                                                  |VH                                                  
VL                                                  |VL                                                  
SELD10                                              |SELD10                                              
SELD11                                              |SELD11                                              
RST                                                 |RST                                                 
OUTNC                                               |OUTNC                                               
OUT                                                 |OUT                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_ef_ip__cdac3v_12bit and sky130_ef_ip__cdac3v_12bit are equivalent.
Flattening unmatched subcell dac_half in circuit sky130_ef_ip__rdac3v_8bit (1)(2 instances)
Flattening unmatched subcell dac_column in circuit sky130_ef_ip__rdac3v_8bit (1)(32 instances)
Flattening unmatched subcell passtrans in circuit sky130_ef_ip__rdac3v_8bit (1)(640 instances)
Flattening unmatched subcell level_shifter in circuit sky130_ef_ip__rdac3v_8bit (1)(8 instances)
Flattening unmatched subcell sky130_fd_sc_hvl__inv_4 in circuit sky130_ef_ip__rdac3v_8bit (1)(8 instances)
Flattening unmatched subcell sky130_fd_sc_hvl__inv_8 in circuit sky130_ef_ip__rdac3v_8bit (1)(16 instances)
Flattening unmatched subcell dac_column_dummy in circuit sky130_ef_ip__rdac3v_8bit (1)(4 instances)
Flattening unmatched subcell passtrans in circuit sky130_ef_ip__rdac3v_8bit (1)(80 instances)

Flattening instances of sky130_fd_sc_hvl__inv_2 in cell sky130_ef_ip__rdac3v_8bit (1) makes a better match
Flattening instances of follower_amp in cell sky130_ef_ip__rdac3v_8bit (1) makes a better match
Making another compare attempt.

Class sky130_ef_ip__rdac3v_8bit (0):  Merged 699 parallel devices.
Class sky130_ef_ip__rdac3v_8bit (0):  Merged 2 series devices.
Class sky130_ef_ip__rdac3v_8bit (1):  Merged 307 parallel devices.
Subcircuit summary:
Circuit 1: sky130_ef_ip__rdac3v_8bit                |Circuit 2: sky130_ef_ip__rdac3v_8bit                
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (1243->794)            |sky130_fd_pr__pfet_g5v0d10v5 (938->794)             
sky130_fd_pr__nfet_g5v0d10v5 (1009->794)            |sky130_fd_pr__nfet_g5v0d10v5 (1002->794)            
sky130_fd_pr__res_high_po_0p35 (360->325)           |sky130_fd_pr__res_high_po_0p35 (360->325)           
sky130_fd_pr__pfet_01v8_hvt (16)                    |sky130_fd_pr__pfet_01v8_hvt (16)                    
sky130_fd_pr__res_xhigh_po_0p35 (3->1)              |sky130_fd_pr__res_xhigh_po_0p35 (1)                 
sky130_fd_pr__nfet_01v8 (16)                        |sky130_fd_pr__nfet_01v8 (16)                        
sky130_fd_pr__diode_pw2nd_05v5 (10)                 |sky130_fd_pr__diode_pw2nd_05v5 (10)                 
sky130_fd_pr__nfet_05v0_nvt (2)                     |sky130_fd_pr__nfet_05v0_nvt (2)                     
Number of devices: 1958                             |Number of devices: 1958                             
Number of nets: 791                                 |Number of nets: 791                                 
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 23 symmetries with property errors.
sky130_fd_pr__diode_pw2nd_05v5:1565 vs. follower_amp:6/sky130_fd_pr__diode_pw2nd_05v5:XD1:
 perim circuit1: 1.8e+06   circuit2: 4e+06   (delta=75.9%, cutoff=2%)
sky130_fd_pr__diode_pw2nd_05v5:2644 vs. follower_amp:6/sky130_fd_pr__diode_pw2nd_05v5:XD2:
 perim circuit1: 1.8e+06   circuit2: 4e+06   (delta=75.9%, cutoff=2%)

Subcircuit pins:
Circuit 1: sky130_ef_ip__rdac3v_8bit                |Circuit 2: sky130_ef_ip__rdac3v_8bit                
----------------------------------------------------|----------------------------------------------------
ena                                                 |ena                                                 
dvdd                                                |dvdd                                                
Vlow                                                |Vlow                                                
Vhigh                                               |Vhigh                                               
dvss                                                |dvss                                                
vss                                                 |vss                                                 
vdd                                                 |vdd                                                 
b7                                                  |b7                                                  
b6                                                  |b6                                                  
b5                                                  |b5                                                  
b4                                                  |b4                                                  
b3                                                  |b3                                                  
b2                                                  |b2                                                  
b1                                                  |b1                                                  
b0                                                  |b0                                                  
out                                                 |out                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_ef_ip__rdac3v_8bit and sky130_ef_ip__rdac3v_8bit are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_6XHUDR#0 in circuit sky130_ef_ip__rc_osc_500k (0)(21 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_6ELFTH#0 in circuit sky130_ef_ip__rc_osc_500k (0)(17 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_L7BSKG#0 in circuit sky130_ef_ip__rc_osc_500k (0)(1 instance)
Flattening unmatched subcell rc_osc_level_shifter#0 in circuit sky130_ef_ip__rc_osc_500k (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_6ELFTH#0 in circuit sky130_ef_ip__rc_osc_500k (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_6XHUDR#0 in circuit sky130_ef_ip__rc_osc_500k (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_LGS3BL#0 in circuit sky130_ef_ip__rc_osc_500k (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_64Z3AY#0 in circuit sky130_ef_ip__rc_osc_500k (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p35_DEAPHQ in circuit sky130_ef_ip__rc_osc_500k (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_L9WNCD#0 in circuit sky130_ef_ip__rc_osc_500k (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__diode_pw2nd_05v5_FT76RJ#0 in circuit sky130_ef_ip__rc_osc_500k (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_AZFCP3 in circuit sky130_ef_ip__rc_osc_500k (0)(5 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_2Z69BZ#0 in circuit sky130_ef_ip__rc_osc_500k (0)(1 instance)

Flattening instances of rc_osc_level_shifter in cell sky130_ef_ip__rc_osc_500k (1) makes a better match
Making another compare attempt.

Class sky130_ef_ip__rc_osc_500k (0):  Merged 21 parallel devices.
Class sky130_ef_ip__rc_osc_500k (0):  Merged 113 series devices.
Class sky130_ef_ip__rc_osc_500k (1):  Merged 21 parallel devices.
Subcircuit summary:
Circuit 1: sky130_ef_ip__rc_osc_500k                |Circuit 2: sky130_ef_ip__rc_osc_500k                
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (23)                   |sky130_fd_pr__nfet_g5v0d10v5 (23)                   
sky130_fd_pr__pfet_g5v0d10v5 (21)                   |sky130_fd_pr__pfet_g5v0d10v5 (21)                   
sky130_fd_pr__nfet_01v8 (4)                         |sky130_fd_pr__nfet_01v8 (4)                         
sky130_fd_pr__pfet_01v8 (3)                         |sky130_fd_pr__pfet_01v8 (3)                         
sky130_fd_pr__res_xhigh_po_0p35 (136->2)            |sky130_fd_pr__res_xhigh_po_0p35 (23->2)             
sky130_fd_pr__diode_pw2nd_05v5 (1)                  |sky130_fd_pr__diode_pw2nd_05v5 (1)                  
sky130_fd_pr__cap_mim_m3_1 (5)                      |sky130_fd_pr__cap_mim_m3_1 (5)                      
Number of devices: 59                               |Number of devices: 59                               
Number of nets: 39                                  |Number of nets: 39                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely with property errors.
sky130_fd_pr__diode_pw2nd_05v5_FT76RJ#0:D3/sky130_fd_pr__diode_pw2nd_05v5:0 vs. sky130_fd_pr__diode_pw2nd_05v5:D3:
 perim circuit1: 1.8e+06   circuit2: 4e+06   (delta=75.9%, cutoff=2%)

Subcircuit pins:
Circuit 1: sky130_ef_ip__rc_osc_500k                |Circuit 2: sky130_ef_ip__rc_osc_500k                
----------------------------------------------------|----------------------------------------------------
dvss                                                |dvss                                                
dout                                                |dout                                                
avdd                                                |avdd                                                
dvdd                                                |dvdd                                                
ena                                                 |ena                                                 
avss                                                |avss                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_ef_ip__rc_osc_500k and sky130_ef_ip__rc_osc_500k are equivalent.
Flattening unmatched subcell chipalooza_testchip_2 in circuit user_analog_project_wrapper (0)(1 instance)
Flattening unmatched subcell ct2_switch_array in circuit user_analog_project_wrapper (0)(16 instances)
Flattening unmatched subcell chipalooza_testchip2 in circuit user_analog_project_wrapper (1)(1 instance)

Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[0]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[10]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[11]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[12]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[13]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[14]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[15]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[16]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[1]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[2]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[3]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[4]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[5]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[6]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[7]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[8]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[9]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[17]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[2]
Cell user_analog_project_wrapper (0) disconnected node: io_analog[4]
Cell user_analog_project_wrapper (0) disconnected node: io_analog[5]
Cell user_analog_project_wrapper (0) disconnected node: io_analog[6]
Cell user_analog_project_wrapper (0) disconnected node: io_clamp_high[0]
Cell user_analog_project_wrapper (0) disconnected node: io_clamp_high[1]
Cell user_analog_project_wrapper (0) disconnected node: io_clamp_high[2]
Cell user_analog_project_wrapper (0) disconnected node: io_clamp_low[0]
Cell user_analog_project_wrapper (0) disconnected node: io_clamp_low[1]
Cell user_analog_project_wrapper (0) disconnected node: io_clamp_low[2]
Cell user_analog_project_wrapper (0) disconnected node: io_in[0]
Cell user_analog_project_wrapper (0) disconnected node: io_in[10]
Cell user_analog_project_wrapper (0) disconnected node: io_in[11]
Cell user_analog_project_wrapper (0) disconnected node: io_in[12]
Cell user_analog_project_wrapper (0) disconnected node: io_in[13]
Cell user_analog_project_wrapper (0) disconnected node: io_in[14]
Cell user_analog_project_wrapper (0) disconnected node: io_in[15]
Cell user_analog_project_wrapper (0) disconnected node: io_in[16]
Cell user_analog_project_wrapper (0) disconnected node: io_in[17]
Cell user_analog_project_wrapper (0) disconnected node: io_in[18]
Cell user_analog_project_wrapper (0) disconnected node: io_in[19]
Cell user_analog_project_wrapper (0) disconnected node: io_in[1]
Cell user_analog_project_wrapper (0) disconnected node: io_in[20]
Cell user_analog_project_wrapper (0) disconnected node: io_in[21]
Cell user_analog_project_wrapper (0) disconnected node: io_in[22]
Cell user_analog_project_wrapper (0) disconnected node: io_in[23]
Cell user_analog_project_wrapper (0) disconnected node: io_in[24]
Cell user_analog_project_wrapper (0) disconnected node: io_in[2]
Cell user_analog_project_wrapper (0) disconnected node: io_in[3]
Cell user_analog_project_wrapper (0) disconnected node: io_in[4]
Cell user_analog_project_wrapper (0) disconnected node: io_in[5]
Cell user_analog_project_wrapper (0) disconnected node: io_in[6]
Cell user_analog_project_wrapper (0) disconnected node: io_in[7]
Cell user_analog_project_wrapper (0) disconnected node: io_in[8]
Cell user_analog_project_wrapper (0) disconnected node: io_in[9]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[0]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[10]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[11]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[12]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[13]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[14]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[15]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[16]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[17]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[18]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[19]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[1]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[20]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[21]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[22]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[23]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[24]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[25]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[26]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[2]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[7]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[8]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[9]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[0]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[1]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[22]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[23]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[24]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[25]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[26]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[2]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[3]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[4]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[5]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[6]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[9]
Cell user_analog_project_wrapper (0) disconnected node: io_out[0]
Cell user_analog_project_wrapper (0) disconnected node: io_out[1]
Cell user_analog_project_wrapper (0) disconnected node: io_out[22]
Cell user_analog_project_wrapper (0) disconnected node: io_out[23]
Cell user_analog_project_wrapper (0) disconnected node: io_out[24]
Cell user_analog_project_wrapper (0) disconnected node: io_out[25]
Cell user_analog_project_wrapper (0) disconnected node: io_out[26]
Cell user_analog_project_wrapper (0) disconnected node: io_out[2]
Cell user_analog_project_wrapper (0) disconnected node: io_out[3]
Cell user_analog_project_wrapper (0) disconnected node: io_out[4]
Cell user_analog_project_wrapper (0) disconnected node: io_out[5]
Cell user_analog_project_wrapper (0) disconnected node: io_out[6]
Cell user_analog_project_wrapper (0) disconnected node: io_out[9]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[0]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[100]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[101]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[102]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[103]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[104]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[105]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[106]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[107]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[108]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[109]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[10]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[110]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[111]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[112]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[113]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[114]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[115]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[116]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[117]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[118]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[119]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[11]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[120]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[121]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[122]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[123]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[124]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[125]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[126]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[127]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[12]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[13]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[14]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[15]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[16]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[17]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[18]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[19]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[1]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[20]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[21]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[22]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[23]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[24]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[25]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[26]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[27]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[28]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[29]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[2]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[30]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[31]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[32]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[33]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[34]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[35]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[36]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[37]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[38]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[39]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[3]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[40]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[41]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[42]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[43]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[44]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[45]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[46]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[47]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[48]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[49]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[4]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[50]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[51]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[52]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[53]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[54]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[55]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[56]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[57]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[58]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[59]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[5]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[60]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[61]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[62]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[63]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[64]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[65]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[66]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[67]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[68]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[69]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[6]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[70]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[71]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[72]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[73]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[74]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[75]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[76]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[77]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[78]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[79]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[7]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[80]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[81]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[82]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[83]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[84]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[85]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[86]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[87]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[88]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[89]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[8]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[90]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[91]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[92]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[93]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[94]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[95]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[96]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[97]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[98]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[99]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[9]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[36]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[37]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[38]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[39]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[40]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[55]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[56]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[57]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[58]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[59]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[60]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[61]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[62]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[63]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[64]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[65]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[66]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[67]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[68]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[69]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[70]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[71]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[72]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[73]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[74]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[75]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[76]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[77]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[78]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[79]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[80]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[81]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[82]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[83]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[84]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[85]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[86]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[87]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[88]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[89]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[90]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[36]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[37]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[38]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[39]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[40]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[41]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[42]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[43]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[44]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[45]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[46]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[47]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[48]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[49]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[50]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[51]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[52]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[53]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[54]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[55]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[56]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[57]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[58]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[59]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[60]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[61]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[62]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[63]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[64]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[65]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[66]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[67]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[68]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[69]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[70]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[71]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[72]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[73]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[74]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[75]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[76]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[77]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[78]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[79]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[80]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[81]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[82]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[83]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[84]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[85]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[86]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[87]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[88]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[89]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[99]
Cell user_analog_project_wrapper (0) disconnected node: user_clock2
Cell user_analog_project_wrapper (0) disconnected node: user_irq[0]
Cell user_analog_project_wrapper (0) disconnected node: user_irq[1]
Cell user_analog_project_wrapper (0) disconnected node: user_irq[2]
Cell user_analog_project_wrapper (0) disconnected node: wb_clk_i
Cell user_analog_project_wrapper (0) disconnected node: wb_rst_i
Cell user_analog_project_wrapper (0) disconnected node: wbs_ack_o
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[0]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[10]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[11]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[12]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[13]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[14]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[15]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[16]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[17]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[18]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[19]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[1]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[20]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[21]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[22]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[23]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[24]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[25]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[26]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[27]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[28]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[29]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[2]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[30]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[31]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[3]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[4]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[5]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[6]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[7]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[8]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[9]
Cell user_analog_project_wrapper (0) disconnected node: wbs_cyc_i
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[0]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[10]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[11]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[12]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[13]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[14]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[15]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[16]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[17]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[18]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[19]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[1]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[20]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[21]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[22]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[23]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[24]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[25]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[26]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[27]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[28]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[29]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[2]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[30]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[31]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[3]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[4]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[5]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[6]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[7]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[8]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[9]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[0]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[10]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[11]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[12]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[13]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[14]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[15]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[16]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[17]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[18]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[19]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[1]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[20]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[21]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[22]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[23]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[24]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[25]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[26]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[27]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[28]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[29]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[2]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[30]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[31]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[3]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[4]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[5]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[6]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[7]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[8]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[9]
Cell user_analog_project_wrapper (0) disconnected node: wbs_sel_i[0]
Cell user_analog_project_wrapper (0) disconnected node: wbs_sel_i[1]
Cell user_analog_project_wrapper (0) disconnected node: wbs_sel_i[2]
Cell user_analog_project_wrapper (0) disconnected node: wbs_sel_i[3]
Cell user_analog_project_wrapper (0) disconnected node: wbs_stb_i
Cell user_analog_project_wrapper (0) disconnected node: wbs_we_i
Cell user_analog_project_wrapper (0) disconnected node: io_analog[4]_uq0
Cell user_analog_project_wrapper (0) disconnected node: io_analog[4]_uq1
Cell user_analog_project_wrapper (0) disconnected node: io_analog[4]_uq2
Cell user_analog_project_wrapper (0) disconnected node: io_analog[4]_uq4
Cell user_analog_project_wrapper (0) disconnected node: io_analog[5]_uq0
Cell user_analog_project_wrapper (0) disconnected node: io_analog[5]_uq1
Cell user_analog_project_wrapper (0) disconnected node: io_analog[5]_uq2
Cell user_analog_project_wrapper (0) disconnected node: io_analog[5]_uq3
Cell user_analog_project_wrapper (0) disconnected node: io_analog[6]_uq0
Cell user_analog_project_wrapper (0) disconnected node: io_analog[6]_uq1
Cell user_analog_project_wrapper (0) disconnected node: io_analog[6]_uq2
Cell user_analog_project_wrapper (0) disconnected node: io_analog[6]_uq3
Cell user_analog_project_wrapper (1) disconnected node: wb_clk_i
Cell user_analog_project_wrapper (1) disconnected node: wb_rst_i
Cell user_analog_project_wrapper (1) disconnected node: wbs_stb_i
Cell user_analog_project_wrapper (1) disconnected node: wbs_cyc_i
Cell user_analog_project_wrapper (1) disconnected node: wbs_we_i
Cell user_analog_project_wrapper (1) disconnected node: wbs_sel_i[3]
Cell user_analog_project_wrapper (1) disconnected node: wbs_sel_i[2]
Cell user_analog_project_wrapper (1) disconnected node: wbs_sel_i[1]
Cell user_analog_project_wrapper (1) disconnected node: wbs_sel_i[0]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[31]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[30]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[29]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[28]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[27]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[26]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[25]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[24]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[23]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[22]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[21]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[20]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[19]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[18]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[17]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[16]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[15]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[14]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[13]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[12]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[11]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[10]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[9]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[8]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[7]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[6]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[5]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[4]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[3]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[2]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[1]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[0]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[31]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[30]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[29]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[28]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[27]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[26]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[25]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[24]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[23]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[22]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[21]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[20]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[19]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[18]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[17]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[16]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[15]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[14]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[13]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[12]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[11]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[10]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[9]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[8]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[7]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[6]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[5]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[4]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[3]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[2]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[1]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[0]
Cell user_analog_project_wrapper (1) disconnected node: wbs_ack_o
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[31]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[30]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[29]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[28]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[27]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[26]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[25]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[24]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[23]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[22]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[21]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[20]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[19]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[18]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[17]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[16]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[15]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[14]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[13]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[12]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[11]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[10]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[9]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[8]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[7]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[6]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[5]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[4]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[3]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[2]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[1]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[0]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[127]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[126]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[125]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[124]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[123]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[122]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[121]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[120]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[119]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[118]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[117]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[116]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[115]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[114]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[113]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[112]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[111]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[110]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[109]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[108]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[107]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[106]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[105]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[104]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[103]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[102]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[101]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[100]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[99]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[98]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[97]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[96]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[95]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[94]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[93]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[92]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[91]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[90]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[89]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[88]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[87]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[86]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[85]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[84]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[83]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[82]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[81]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[80]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[79]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[78]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[77]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[76]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[75]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[74]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[73]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[72]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[71]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[70]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[69]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[68]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[67]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[66]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[65]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[64]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[63]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[62]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[61]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[60]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[59]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[58]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[57]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[56]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[55]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[54]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[53]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[52]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[51]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[50]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[49]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[48]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[47]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[46]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[45]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[44]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[43]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[42]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[41]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[40]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[39]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[38]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[37]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[36]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[35]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[34]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[33]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[32]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[31]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[30]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[29]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[28]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[27]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[26]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[25]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[24]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[23]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[22]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[21]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[20]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[19]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[18]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[17]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[16]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[15]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[14]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[13]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[12]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[11]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[10]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[9]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[8]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[7]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[6]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[5]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[4]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[3]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[2]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[1]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[0]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[90]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[89]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[88]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[87]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[86]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[85]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[84]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[83]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[82]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[81]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[80]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[79]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[78]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[77]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[76]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[75]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[74]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[73]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[72]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[71]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[70]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[69]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[68]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[67]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[66]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[65]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[64]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[63]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[62]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[61]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[60]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[59]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[58]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[57]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[56]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[55]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[40]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[39]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[38]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[37]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[36]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[127]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[126]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[125]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[124]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[123]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[122]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[121]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[120]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[119]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[118]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[117]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[116]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[115]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[114]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[113]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[112]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[111]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[110]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[109]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[108]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[107]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[106]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[105]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[104]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[103]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[102]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[101]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[100]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[99]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[98]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[97]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[96]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[95]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[94]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[93]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[92]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[91]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[90]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[89]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[88]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[87]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[86]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[85]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[84]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[83]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[82]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[81]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[80]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[79]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[78]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[77]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[76]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[75]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[74]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[73]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[72]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[71]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[70]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[69]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[68]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[67]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[66]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[65]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[64]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[63]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[62]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[61]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[60]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[59]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[58]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[57]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[56]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[55]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[54]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[53]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[52]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[51]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[50]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[49]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[48]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[47]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[46]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[45]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[44]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[43]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[42]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[41]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[40]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[39]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[38]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[37]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[36]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[35]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[34]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[33]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[32]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[31]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[30]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[29]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[28]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[27]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[26]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[25]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[24]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[23]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[22]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[21]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[20]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[19]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[18]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[17]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[16]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[15]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[14]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[13]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[12]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[11]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[10]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[9]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[8]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[7]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[6]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[5]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[4]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[3]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[2]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[1]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[0]
Cell user_analog_project_wrapper (1) disconnected node: io_in[26]
Cell user_analog_project_wrapper (1) disconnected node: io_in[25]
Cell user_analog_project_wrapper (1) disconnected node: io_in[24]
Cell user_analog_project_wrapper (1) disconnected node: io_in[23]
Cell user_analog_project_wrapper (1) disconnected node: io_in[22]
Cell user_analog_project_wrapper (1) disconnected node: io_in[21]
Cell user_analog_project_wrapper (1) disconnected node: io_in[20]
Cell user_analog_project_wrapper (1) disconnected node: io_in[19]
Cell user_analog_project_wrapper (1) disconnected node: io_in[18]
Cell user_analog_project_wrapper (1) disconnected node: io_in[17]
Cell user_analog_project_wrapper (1) disconnected node: io_in[16]
Cell user_analog_project_wrapper (1) disconnected node: io_in[15]
Cell user_analog_project_wrapper (1) disconnected node: io_in[14]
Cell user_analog_project_wrapper (1) disconnected node: io_in[13]
Cell user_analog_project_wrapper (1) disconnected node: io_in[12]
Cell user_analog_project_wrapper (1) disconnected node: io_in[11]
Cell user_analog_project_wrapper (1) disconnected node: io_in[10]
Cell user_analog_project_wrapper (1) disconnected node: io_in[9]
Cell user_analog_project_wrapper (1) disconnected node: io_in[8]
Cell user_analog_project_wrapper (1) disconnected node: io_in[7]
Cell user_analog_project_wrapper (1) disconnected node: io_in[6]
Cell user_analog_project_wrapper (1) disconnected node: io_in[5]
Cell user_analog_project_wrapper (1) disconnected node: io_in[4]
Cell user_analog_project_wrapper (1) disconnected node: io_in[3]
Cell user_analog_project_wrapper (1) disconnected node: io_in[2]
Cell user_analog_project_wrapper (1) disconnected node: io_in[1]
Cell user_analog_project_wrapper (1) disconnected node: io_in[0]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[26]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[25]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[24]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[23]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[22]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[21]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[20]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[19]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[18]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[17]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[16]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[15]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[14]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[13]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[12]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[11]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[10]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[9]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[8]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[7]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[6]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[5]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[4]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[3]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[2]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[1]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[0]
Cell user_analog_project_wrapper (1) disconnected node: io_out[26]
Cell user_analog_project_wrapper (1) disconnected node: io_out[25]
Cell user_analog_project_wrapper (1) disconnected node: io_out[24]
Cell user_analog_project_wrapper (1) disconnected node: io_out[23]
Cell user_analog_project_wrapper (1) disconnected node: io_out[22]
Cell user_analog_project_wrapper (1) disconnected node: io_out[9]
Cell user_analog_project_wrapper (1) disconnected node: io_out[6]
Cell user_analog_project_wrapper (1) disconnected node: io_out[5]
Cell user_analog_project_wrapper (1) disconnected node: io_out[4]
Cell user_analog_project_wrapper (1) disconnected node: io_out[3]
Cell user_analog_project_wrapper (1) disconnected node: io_out[2]
Cell user_analog_project_wrapper (1) disconnected node: io_out[1]
Cell user_analog_project_wrapper (1) disconnected node: io_out[0]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[26]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[25]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[24]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[23]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[22]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[9]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[6]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[5]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[4]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[3]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[2]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[1]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[0]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[16]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[15]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[14]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[13]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[12]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[11]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[10]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[9]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[8]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[7]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[6]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[5]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[4]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[3]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[2]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[1]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[0]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[17]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[2]
Cell user_analog_project_wrapper (1) disconnected node: io_clamp_high[2]
Cell user_analog_project_wrapper (1) disconnected node: io_clamp_high[1]
Cell user_analog_project_wrapper (1) disconnected node: io_clamp_high[0]
Cell user_analog_project_wrapper (1) disconnected node: io_clamp_low[2]
Cell user_analog_project_wrapper (1) disconnected node: io_clamp_low[1]
Cell user_analog_project_wrapper (1) disconnected node: io_clamp_low[0]
Cell user_analog_project_wrapper (1) disconnected node: user_clock2
Cell user_analog_project_wrapper (1) disconnected node: user_irq[2]
Cell user_analog_project_wrapper (1) disconnected node: user_irq[1]
Cell user_analog_project_wrapper (1) disconnected node: user_irq[0]
Subcircuit summary:
Circuit 1: user_analog_project_wrapper              |Circuit 2: user_analog_project_wrapper              
----------------------------------------------------|----------------------------------------------------
sky130_ef_ip__rc_osc_16M (1)                        |sky130_ef_ip__rc_osc_16M (1)                        
power_stage (14)                                    |power_stage (14)                                    
sky130_ef_ip__idac3v_8bit (1)                       |sky130_ef_ip__idac3v_8bit (1)                       
sky130_am_ip__ldo_01v8 (1)                          |sky130_am_ip__ldo_01v8 (1)                          
sky130_ak_ip__cmos_vref (1)                         |sky130_ak_ip__cmos_vref (1)                         
switch_array_2 (16)                                 |switch_array_2 (16)                                 
sky130_iic_ip__audiodac_drv_lite (1)                |sky130_iic_ip__audiodac_drv_lite (1)                
sky130_ef_ip__ccomp3v_cl (1)                        |sky130_ef_ip__ccomp3v_cl (1)                        
sky130_aa_ip__programmable_pll (1)                  |sky130_aa_ip__programmable_pll (1)                  
sky130_sw_ip__bgrref_por (1)                        |sky130_sw_ip__bgrref_por (1)                        
sky130_ef_ip__rheostat_8bit (1)                     |sky130_ef_ip__rheostat_8bit (1)                     
sky130_ef_ip__samplehold (1)                        |sky130_ef_ip__samplehold (1)                        
Stage0_clk_inv (1)                                  |Stage0_clk_inv (1)                                  
Stage2_latch (1)                                    |Stage2_latch (1)                                    
sky130_fd_pr__nfet_g5v0d10v5 (26->10)               |sky130_fd_pr__nfet_g5v0d10v5 (26->10)               
sky130_fd_pr__pfet_g5v0d10v5 (12)                   |sky130_fd_pr__pfet_g5v0d10v5 (12)                   
sky130_fd_pr__nfet_01v8 (4)                         |sky130_fd_pr__nfet_01v8 (4)                         
sky130_fd_pr__pfet_01v8_hvt (4)                     |sky130_fd_pr__pfet_01v8_hvt (4)                     
sky130_fd_pr__nfet_03v3_nvt (2->1)                  |sky130_fd_pr__nfet_03v3_nvt (2->1)                  
Stage0_ena_inv (1)                                  |Stage0_ena_inv (1)                                  
sky130_ef_ip__cdac3v_12bit (1)                      |sky130_ef_ip__cdac3v_12bit (1)                      
sky130_ef_ip__rdac3v_8bit (1)                       |sky130_ef_ip__rdac3v_8bit (1)                       
sky130_ef_ip__rc_osc_500k (1)                       |sky130_ef_ip__rc_osc_500k (1)                       
sky130_fd_pr__res_generic_m3 (19)                   |sky130_fd_pr__res_generic_m3 (19)                   
Number of devices: 96                               |Number of devices: 96                               
Number of nets: 289                                 |Number of nets: 289                                 
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: user_analog_project_wrapper              |Circuit 2: user_analog_project_wrapper              
----------------------------------------------------|----------------------------------------------------
vssa2                                               |vssa2                                               
vssd2                                               |vssd2                                               
vssd1                                               |vssd1                                               
vdda2                                               |vdda2                                               
vdda1                                               |vdda1                                               
vccd2                                               |vccd2                                               
vccd1                                               |vccd1                                               
vssa1                                               |vssa1                                               
io_analog[3]                                        |io_analog[3]                                        
gpio_noesd[16]                                      |gpio_noesd[16]                                      
gpio_noesd[14]                                      |gpio_noesd[14]                                      
gpio_noesd[8]                                       |gpio_noesd[8]                                       
gpio_noesd[12]                                      |gpio_noesd[12]                                      
gpio_noesd[11]                                      |gpio_noesd[11]                                      
gpio_noesd[13]                                      |gpio_noesd[13]                                      
gpio_noesd[10]                                      |gpio_noesd[10]                                      
gpio_noesd[9]                                       |gpio_noesd[9]                                       
gpio_noesd[15]                                      |gpio_noesd[15]                                      
gpio_noesd[7]                                       |gpio_noesd[7]                                       
gpio_noesd[1]                                       |gpio_noesd[1]                                       
gpio_noesd[3]                                       |gpio_noesd[3]                                       
gpio_noesd[5]                                       |gpio_noesd[5]                                       
gpio_noesd[0]                                       |gpio_noesd[0]                                       
gpio_noesd[6]                                       |gpio_noesd[6]                                       
gpio_noesd[4]                                       |gpio_noesd[4]                                       
io_analog[10]                                       |io_analog[10]                                       
io_analog[9]                                        |io_analog[9]                                        
io_analog[8]                                        |io_analog[8]                                        
io_analog[7]                                        |io_analog[7]                                        
io_analog[6]_uq4                                    |io_analog[6] **Mismatch**                           
io_analog[5]_uq4                                    |io_analog[5] **Mismatch**                           
io_analog[4]_uq3                                    |io_analog[4] **Mismatch**                           
io_analog[2]                                        |io_analog[2]                                        
io_analog[1]                                        |io_analog[1]                                        
io_analog[0]                                        |io_analog[0]                                        
io_oeb[21]                                          |io_oeb[21]                                          
io_oeb[19]                                          |io_oeb[19]                                          
io_oeb[20]                                          |io_oeb[20]                                          
io_oeb[16]                                          |io_oeb[16]                                          
io_oeb[18]                                          |io_oeb[18]                                          
io_oeb[14]                                          |io_oeb[14]                                          
io_oeb[15]                                          |io_oeb[15]                                          
io_oeb[17]                                          |io_oeb[17]                                          
io_oeb[11]                                          |io_oeb[11]                                          
io_oeb[10]                                          |io_oeb[10]                                          
io_oeb[8]                                           |io_oeb[8]                                           
io_oeb[7]                                           |io_oeb[7]                                           
io_oeb[13]                                          |io_oeb[13]                                          
io_oeb[12]                                          |io_oeb[12]                                          
io_out[21]                                          |io_out[21]                                          
io_out[20]                                          |io_out[20]                                          
io_out[19]                                          |io_out[19]                                          
io_out[18]                                          |io_out[18]                                          
io_out[17]                                          |io_out[17]                                          
io_out[16]                                          |io_out[16]                                          
io_out[15]                                          |io_out[15]                                          
io_out[14]                                          |io_out[14]                                          
io_out[13]                                          |io_out[13]                                          
io_out[12]                                          |io_out[12]                                          
io_out[11]                                          |io_out[11]                                          
io_out[10]                                          |io_out[10]                                          
io_out[8]                                           |io_out[8]                                           
io_out[7]                                           |io_out[7]                                           
gpio_analog[17]                                     |gpio_analog[17]                                     
la_data_out[125]                                    |la_data_out[125]                                    
la_data_out[123]                                    |la_data_out[123]                                    
la_data_out[124]                                    |la_data_out[124]                                    
la_data_out[122]                                    |la_data_out[122]                                    
la_data_out[127]                                    |la_data_out[127]                                    
la_data_out[119]                                    |la_data_out[119]                                    
la_data_out[117]                                    |la_data_out[117]                                    
la_data_out[121]                                    |la_data_out[121]                                    
la_data_out[118]                                    |la_data_out[118]                                    
la_data_out[120]                                    |la_data_out[120]                                    
la_data_out[126]                                    |la_data_out[126]                                    
la_data_out[116]                                    |la_data_out[116]                                    
la_data_out[115]                                    |la_data_out[115]                                    
la_data_out[114]                                    |la_data_out[114]                                    
la_data_out[113]                                    |la_data_out[113]                                    
la_data_out[112]                                    |la_data_out[112]                                    
la_data_out[111]                                    |la_data_out[111]                                    
la_data_out[110]                                    |la_data_out[110]                                    
la_data_out[109]                                    |la_data_out[109]                                    
la_data_out[108]                                    |la_data_out[108]                                    
la_data_out[107]                                    |la_data_out[107]                                    
la_data_out[106]                                    |la_data_out[106]                                    
la_data_out[105]                                    |la_data_out[105]                                    
la_data_out[104]                                    |la_data_out[104]                                    
la_data_out[103]                                    |la_data_out[103]                                    
la_data_out[102]                                    |la_data_out[102]                                    
la_data_out[101]                                    |la_data_out[101]                                    
la_data_out[100]                                    |la_data_out[100]                                    
la_data_out[99]                                     |la_data_out[99]                                     
la_data_out[98]                                     |la_data_out[98]                                     
la_data_out[97]                                     |la_data_out[97]                                     
la_data_out[96]                                     |la_data_out[96]                                     
la_data_out[95]                                     |la_data_out[95]                                     
la_data_out[94]                                     |la_data_out[94]                                     
la_data_out[93]                                     |la_data_out[93]                                     
la_data_out[92]                                     |la_data_out[92]                                     
la_data_out[91]                                     |la_data_out[91]                                     
la_data_out[51]                                     |la_data_out[51]                                     
la_data_out[50]                                     |la_data_out[50]                                     
la_data_out[54]                                     |la_data_out[54]                                     
la_data_out[53]                                     |la_data_out[53]                                     
la_data_out[52]                                     |la_data_out[52]                                     
la_data_out[49]                                     |la_data_out[49]                                     
la_data_out[48]                                     |la_data_out[48]                                     
la_data_out[47]                                     |la_data_out[47]                                     
la_data_out[46]                                     |la_data_out[46]                                     
la_data_out[44]                                     |la_data_out[44]                                     
la_data_out[43]                                     |la_data_out[43]                                     
la_data_out[42]                                     |la_data_out[42]                                     
la_data_out[45]                                     |la_data_out[45]                                     
la_data_out[41]                                     |la_data_out[41]                                     
la_data_out[35]                                     |la_data_out[35]                                     
la_data_out[34]                                     |la_data_out[34]                                     
la_data_out[33]                                     |la_data_out[33]                                     
la_data_out[32]                                     |la_data_out[32]                                     
la_data_out[31]                                     |la_data_out[31]                                     
la_data_out[30]                                     |la_data_out[30]                                     
la_data_out[29]                                     |la_data_out[29]                                     
la_data_out[28]                                     |la_data_out[28]                                     
la_data_out[27]                                     |la_data_out[27]                                     
la_data_out[26]                                     |la_data_out[26]                                     
la_data_out[25]                                     |la_data_out[25]                                     
la_data_out[24]                                     |la_data_out[24]                                     
la_data_out[23]                                     |la_data_out[23]                                     
la_data_out[22]                                     |la_data_out[22]                                     
la_data_out[21]                                     |la_data_out[21]                                     
la_data_out[20]                                     |la_data_out[20]                                     
la_data_out[5]                                      |la_data_out[5]                                      
la_data_out[4]                                      |la_data_out[4]                                      
la_data_out[9]                                      |la_data_out[9]                                      
la_data_out[7]                                      |la_data_out[7]                                      
la_data_out[3]                                      |la_data_out[3]                                      
la_data_out[19]                                     |la_data_out[19]                                     
la_data_out[17]                                     |la_data_out[17]                                     
la_data_out[15]                                     |la_data_out[15]                                     
la_data_out[13]                                     |la_data_out[13]                                     
la_data_out[11]                                     |la_data_out[11]                                     
la_data_out[8]                                      |la_data_out[8]                                      
la_data_out[6]                                      |la_data_out[6]                                      
la_data_out[2]                                      |la_data_out[2]                                      
la_data_out[18]                                     |la_data_out[18]                                     
la_data_out[16]                                     |la_data_out[16]                                     
la_data_out[14]                                     |la_data_out[14]                                     
la_data_out[12]                                     |la_data_out[12]                                     
la_data_out[10]                                     |la_data_out[10]                                     
la_data_out[1]                                      |la_data_out[1]                                      
la_data_out[0]                                      |la_data_out[0]                                      
la_oenb[107]                                        |(no matching pin)                                   
la_oenb[108]                                        |(no matching pin)                                   
la_oenb[109]                                        |(no matching pin)                                   
la_oenb[110]                                        |(no matching pin)                                   
la_oenb[91]                                         |(no matching pin)                                   
la_oenb[25]                                         |(no matching pin)                                   
la_oenb[24]                                         |(no matching pin)                                   
la_oenb[23]                                         |(no matching pin)                                   
la_oenb[22]                                         |(no matching pin)                                   
la_oenb[21]                                         |(no matching pin)                                   
la_oenb[26]                                         |(no matching pin)                                   
la_oenb[20]                                         |(no matching pin)                                   
la_oenb[106]                                        |(no matching pin)                                   
la_oenb[29]                                         |(no matching pin)                                   
la_oenb[28]                                         |(no matching pin)                                   
la_oenb[27]                                         |(no matching pin)                                   
io_in[26]                                           |(no matching pin)                                   
io_in[25]                                           |(no matching pin)                                   
la_oenb[30]                                         |(no matching pin)                                   
la_oenb[90]                                         |(no matching pin)                                   
la_oenb[111]                                        |(no matching pin)                                   
la_oenb[112]                                        |(no matching pin)                                   
la_oenb[113]                                        |(no matching pin)                                   
la_oenb[115]                                        |(no matching pin)                                   
la_oenb[114]                                        |(no matching pin)                                   
la_oenb[35]                                         |(no matching pin)                                   
la_oenb[31]                                         |(no matching pin)                                   
la_oenb[32]                                         |(no matching pin)                                   
la_oenb[33]                                         |(no matching pin)                                   
la_oenb[34]                                         |(no matching pin)                                   
la_oenb[4]                                          |(no matching pin)                                   
la_oenb[5]                                          |(no matching pin)                                   
la_oenb[18]                                         |(no matching pin)                                   
la_oenb[8]                                          |(no matching pin)                                   
la_oenb[12]                                         |(no matching pin)                                   
la_oenb[2]                                          |(no matching pin)                                   
la_oenb[16]                                         |(no matching pin)                                   
la_oenb[6]                                          |(no matching pin)                                   
la_oenb[10]                                         |(no matching pin)                                   
la_oenb[14]                                         |(no matching pin)                                   
la_oenb[9]                                          |(no matching pin)                                   
la_oenb[13]                                         |(no matching pin)                                   
la_oenb[17]                                         |(no matching pin)                                   
la_oenb[7]                                          |(no matching pin)                                   
la_oenb[11]                                         |(no matching pin)                                   
la_oenb[3]                                          |(no matching pin)                                   
la_oenb[15]                                         |(no matching pin)                                   
la_oenb[19]                                         |(no matching pin)                                   
la_oenb[0]                                          |(no matching pin)                                   
la_oenb[1]                                          |(no matching pin)                                   
la_oenb[125]                                        |(no matching pin)                                   
la_oenb[123]                                        |(no matching pin)                                   
la_oenb[124]                                        |(no matching pin)                                   
la_oenb[122]                                        |(no matching pin)                                   
la_oenb[119]                                        |(no matching pin)                                   
la_oenb[121]                                        |(no matching pin)                                   
la_oenb[127]                                        |(no matching pin)                                   
la_oenb[117]                                        |(no matching pin)                                   
la_oenb[126]                                        |(no matching pin)                                   
la_oenb[118]                                        |(no matching pin)                                   
la_oenb[120]                                        |(no matching pin)                                   
la_oenb[116]                                        |(no matching pin)                                   
io_in_3v3[5]                                        |(no matching pin)                                   
io_in_3v3[3]                                        |(no matching pin)                                   
io_in_3v3[4]                                        |(no matching pin)                                   
io_in_3v3[6]                                        |(no matching pin)                                   
la_oenb[95]                                         |(no matching pin)                                   
la_oenb[103]                                        |(no matching pin)                                   
la_oenb[96]                                         |(no matching pin)                                   
la_oenb[102]                                        |(no matching pin)                                   
la_oenb[94]                                         |(no matching pin)                                   
la_oenb[97]                                         |(no matching pin)                                   
la_oenb[93]                                         |(no matching pin)                                   
la_oenb[98]                                         |(no matching pin)                                   
la_oenb[104]                                        |(no matching pin)                                   
la_oenb[101]                                        |(no matching pin)                                   
la_oenb[105]                                        |(no matching pin)                                   
la_oenb[100]                                        |(no matching pin)                                   
la_oenb[92]                                         |(no matching pin)                                   
gpio_analog[0]                                      |gpio_analog[0]                                      
gpio_analog[10]                                     |gpio_analog[10]                                     
gpio_analog[11]                                     |gpio_analog[11]                                     
gpio_analog[12]                                     |gpio_analog[12]                                     
gpio_analog[13]                                     |gpio_analog[13]                                     
gpio_analog[14]                                     |gpio_analog[14]                                     
gpio_analog[15]                                     |gpio_analog[15]                                     
gpio_analog[16]                                     |gpio_analog[16]                                     
gpio_analog[1]                                      |gpio_analog[1]                                      
gpio_analog[2]                                      |gpio_analog[2]                                      
gpio_analog[3]                                      |gpio_analog[3]                                      
gpio_analog[4]                                      |gpio_analog[4]                                      
gpio_analog[5]                                      |gpio_analog[5]                                      
gpio_analog[6]                                      |gpio_analog[6]                                      
gpio_analog[7]                                      |gpio_analog[7]                                      
gpio_analog[8]                                      |gpio_analog[8]                                      
gpio_analog[9]                                      |gpio_analog[9]                                      
gpio_noesd[17]                                      |gpio_noesd[17]                                      
gpio_noesd[2]                                       |gpio_noesd[2]                                       
io_clamp_high[0]                                    |io_clamp_high[0]                                    
io_clamp_high[1]                                    |io_clamp_high[1]                                    
io_clamp_high[2]                                    |io_clamp_high[2]                                    
io_clamp_low[0]                                     |io_clamp_low[0]                                     
io_clamp_low[1]                                     |io_clamp_low[1]                                     
io_clamp_low[2]                                     |io_clamp_low[2]                                     
io_in[0]                                            |io_in[0]                                            
io_in[10]                                           |io_in[10]                                           
io_in[11]                                           |io_in[11]                                           
io_in[12]                                           |io_in[12]                                           
io_in[13]                                           |io_in[13]                                           
io_in[14]                                           |io_in[14]                                           
io_in[15]                                           |io_in[15]                                           
io_in[16]                                           |io_in[16]                                           
io_in[17]                                           |io_in[17]                                           
io_in[18]                                           |io_in[18]                                           
io_in[19]                                           |io_in[19]                                           
io_in[1]                                            |io_in[1]                                            
io_in[20]                                           |io_in[20]                                           
io_in[21]                                           |io_in[21]                                           
io_in[22]                                           |io_in[22]                                           
io_in[23]                                           |io_in[23]                                           
io_in[24]                                           |io_in[24]                                           
io_in[2]                                            |io_in[2]                                            
io_in[3]                                            |io_in[3]                                            
io_in[4]                                            |io_in[4]                                            
io_in[5]                                            |io_in[5]                                            
io_in[6]                                            |io_in[6]                                            
io_in[7]                                            |io_in[7]                                            
io_in[8]                                            |io_in[8]                                            
io_in[9]                                            |io_in[9]                                            
io_in_3v3[0]                                        |io_in_3v3[0]                                        
io_in_3v3[10]                                       |io_in_3v3[10]                                       
io_in_3v3[11]                                       |io_in_3v3[11]                                       
io_in_3v3[12]                                       |io_in_3v3[12]                                       
io_in_3v3[13]                                       |io_in_3v3[13]                                       
io_in_3v3[14]                                       |io_in_3v3[14]                                       
io_in_3v3[15]                                       |io_in_3v3[15]                                       
io_in_3v3[16]                                       |io_in_3v3[16]                                       
io_in_3v3[17]                                       |io_in_3v3[17]                                       
io_in_3v3[18]                                       |io_in_3v3[18]                                       
io_in_3v3[19]                                       |io_in_3v3[19]                                       
io_in_3v3[1]                                        |io_in_3v3[1]                                        
io_in_3v3[20]                                       |io_in_3v3[20]                                       
io_in_3v3[21]                                       |io_in_3v3[21]                                       
io_in_3v3[22]                                       |io_in_3v3[22]                                       
io_in_3v3[23]                                       |io_in_3v3[23]                                       
io_in_3v3[24]                                       |io_in_3v3[24]                                       
io_in_3v3[25]                                       |io_in_3v3[25]                                       
io_in_3v3[26]                                       |io_in_3v3[26]                                       
io_in_3v3[2]                                        |io_in_3v3[2]                                        
io_in_3v3[7]                                        |io_in_3v3[7]                                        
io_in_3v3[8]                                        |io_in_3v3[8]                                        
io_in_3v3[9]                                        |io_in_3v3[9]                                        
io_oeb[0]                                           |io_oeb[0]                                           
io_oeb[1]                                           |io_oeb[1]                                           
io_oeb[22]                                          |io_oeb[22]                                          
io_oeb[23]                                          |io_oeb[23]                                          
io_oeb[24]                                          |io_oeb[24]                                          
io_oeb[25]                                          |io_oeb[25]                                          
io_oeb[26]                                          |io_oeb[26]                                          
io_oeb[2]                                           |io_oeb[2]                                           
io_oeb[3]                                           |io_oeb[3]                                           
io_oeb[4]                                           |io_oeb[4]                                           
io_oeb[5]                                           |io_oeb[5]                                           
io_oeb[6]                                           |io_oeb[6]                                           
io_oeb[9]                                           |io_oeb[9]                                           
io_out[0]                                           |io_out[0]                                           
io_out[1]                                           |io_out[1]                                           
io_out[22]                                          |io_out[22]                                          
io_out[23]                                          |io_out[23]                                          
io_out[24]                                          |io_out[24]                                          
io_out[25]                                          |io_out[25]                                          
io_out[26]                                          |io_out[26]                                          
io_out[2]                                           |io_out[2]                                           
io_out[3]                                           |io_out[3]                                           
io_out[4]                                           |io_out[4]                                           
io_out[5]                                           |io_out[5]                                           
io_out[6]                                           |io_out[6]                                           
io_out[9]                                           |io_out[9]                                           
la_data_in[0]                                       |la_data_in[0]                                       
la_data_in[100]                                     |la_data_in[100]                                     
la_data_in[101]                                     |la_data_in[101]                                     
la_data_in[102]                                     |la_data_in[102]                                     
la_data_in[103]                                     |la_data_in[103]                                     
la_data_in[104]                                     |la_data_in[104]                                     
la_data_in[105]                                     |la_data_in[105]                                     
la_data_in[106]                                     |la_data_in[106]                                     
la_data_in[107]                                     |la_data_in[107]                                     
la_data_in[108]                                     |la_data_in[108]                                     
la_data_in[109]                                     |la_data_in[109]                                     
la_data_in[10]                                      |la_data_in[10]                                      
la_data_in[110]                                     |la_data_in[110]                                     
la_data_in[111]                                     |la_data_in[111]                                     
la_data_in[112]                                     |la_data_in[112]                                     
la_data_in[113]                                     |la_data_in[113]                                     
la_data_in[114]                                     |la_data_in[114]                                     
la_data_in[115]                                     |la_data_in[115]                                     
la_data_in[116]                                     |la_data_in[116]                                     
la_data_in[117]                                     |la_data_in[117]                                     
la_data_in[118]                                     |la_data_in[118]                                     
la_data_in[119]                                     |la_data_in[119]                                     
la_data_in[11]                                      |la_data_in[11]                                      
la_data_in[120]                                     |la_data_in[120]                                     
la_data_in[121]                                     |la_data_in[121]                                     
la_data_in[122]                                     |la_data_in[122]                                     
la_data_in[123]                                     |la_data_in[123]                                     
la_data_in[124]                                     |la_data_in[124]                                     
la_data_in[125]                                     |la_data_in[125]                                     
la_data_in[126]                                     |la_data_in[126]                                     
la_data_in[127]                                     |la_data_in[127]                                     
la_data_in[12]                                      |la_data_in[12]                                      
la_data_in[13]                                      |la_data_in[13]                                      
la_data_in[14]                                      |la_data_in[14]                                      
la_data_in[15]                                      |la_data_in[15]                                      
la_data_in[16]                                      |la_data_in[16]                                      
la_data_in[17]                                      |la_data_in[17]                                      
la_data_in[18]                                      |la_data_in[18]                                      
la_data_in[19]                                      |la_data_in[19]                                      
la_data_in[1]                                       |la_data_in[1]                                       
la_data_in[20]                                      |la_data_in[20]                                      
la_data_in[21]                                      |la_data_in[21]                                      
la_data_in[22]                                      |la_data_in[22]                                      
la_data_in[23]                                      |la_data_in[23]                                      
la_data_in[24]                                      |la_data_in[24]                                      
la_data_in[25]                                      |la_data_in[25]                                      
la_data_in[26]                                      |la_data_in[26]                                      
la_data_in[27]                                      |la_data_in[27]                                      
la_data_in[28]                                      |la_data_in[28]                                      
la_data_in[29]                                      |la_data_in[29]                                      
la_data_in[2]                                       |la_data_in[2]                                       
la_data_in[30]                                      |la_data_in[30]                                      
la_data_in[31]                                      |la_data_in[31]                                      
la_data_in[32]                                      |la_data_in[32]                                      
la_data_in[33]                                      |la_data_in[33]                                      
la_data_in[34]                                      |la_data_in[34]                                      
la_data_in[35]                                      |la_data_in[35]                                      
la_data_in[36]                                      |la_data_in[36]                                      
la_data_in[37]                                      |la_data_in[37]                                      
la_data_in[38]                                      |la_data_in[38]                                      
la_data_in[39]                                      |la_data_in[39]                                      
la_data_in[3]                                       |la_data_in[3]                                       
la_data_in[40]                                      |la_data_in[40]                                      
la_data_in[41]                                      |la_data_in[41]                                      
la_data_in[42]                                      |la_data_in[42]                                      
la_data_in[43]                                      |la_data_in[43]                                      
la_data_in[44]                                      |la_data_in[44]                                      
la_data_in[45]                                      |la_data_in[45]                                      
la_data_in[46]                                      |la_data_in[46]                                      
la_data_in[47]                                      |la_data_in[47]                                      
la_data_in[48]                                      |la_data_in[48]                                      
la_data_in[49]                                      |la_data_in[49]                                      
la_data_in[4]                                       |la_data_in[4]                                       
la_data_in[50]                                      |la_data_in[50]                                      
la_data_in[51]                                      |la_data_in[51]                                      
la_data_in[52]                                      |la_data_in[52]                                      
la_data_in[53]                                      |la_data_in[53]                                      
la_data_in[54]                                      |la_data_in[54]                                      
la_data_in[55]                                      |la_data_in[55]                                      
la_data_in[56]                                      |la_data_in[56]                                      
la_data_in[57]                                      |la_data_in[57]                                      
la_data_in[58]                                      |la_data_in[58]                                      
la_data_in[59]                                      |la_data_in[59]                                      
la_data_in[5]                                       |la_data_in[5]                                       
la_data_in[60]                                      |la_data_in[60]                                      
la_data_in[61]                                      |la_data_in[61]                                      
la_data_in[62]                                      |la_data_in[62]                                      
la_data_in[63]                                      |la_data_in[63]                                      
la_data_in[64]                                      |la_data_in[64]                                      
la_data_in[65]                                      |la_data_in[65]                                      
la_data_in[66]                                      |la_data_in[66]                                      
la_data_in[67]                                      |la_data_in[67]                                      
la_data_in[68]                                      |la_data_in[68]                                      
la_data_in[69]                                      |la_data_in[69]                                      
la_data_in[6]                                       |la_data_in[6]                                       
la_data_in[70]                                      |la_data_in[70]                                      
la_data_in[71]                                      |la_data_in[71]                                      
la_data_in[72]                                      |la_data_in[72]                                      
la_data_in[73]                                      |la_data_in[73]                                      
la_data_in[74]                                      |la_data_in[74]                                      
la_data_in[75]                                      |la_data_in[75]                                      
la_data_in[76]                                      |la_data_in[76]                                      
la_data_in[77]                                      |la_data_in[77]                                      
la_data_in[78]                                      |la_data_in[78]                                      
la_data_in[79]                                      |la_data_in[79]                                      
la_data_in[7]                                       |la_data_in[7]                                       
la_data_in[80]                                      |la_data_in[80]                                      
la_data_in[81]                                      |la_data_in[81]                                      
la_data_in[82]                                      |la_data_in[82]                                      
la_data_in[83]                                      |la_data_in[83]                                      
la_data_in[84]                                      |la_data_in[84]                                      
la_data_in[85]                                      |la_data_in[85]                                      
la_data_in[86]                                      |la_data_in[86]                                      
la_data_in[87]                                      |la_data_in[87]                                      
la_data_in[88]                                      |la_data_in[88]                                      
la_data_in[89]                                      |la_data_in[89]                                      
la_data_in[8]                                       |la_data_in[8]                                       
la_data_in[90]                                      |la_data_in[90]                                      
la_data_in[91]                                      |la_data_in[91]                                      
la_data_in[92]                                      |la_data_in[92]                                      
la_data_in[93]                                      |la_data_in[93]                                      
la_data_in[94]                                      |la_data_in[94]                                      
la_data_in[95]                                      |la_data_in[95]                                      
la_data_in[96]                                      |la_data_in[96]                                      
la_data_in[97]                                      |la_data_in[97]                                      
la_data_in[98]                                      |la_data_in[98]                                      
la_data_in[99]                                      |la_data_in[99]                                      
la_data_in[9]                                       |la_data_in[9]                                       
la_data_out[36]                                     |la_data_out[36]                                     
la_data_out[37]                                     |la_data_out[37]                                     
la_data_out[38]                                     |la_data_out[38]                                     
la_data_out[39]                                     |la_data_out[39]                                     
la_data_out[40]                                     |la_data_out[40]                                     
la_data_out[55]                                     |la_data_out[55]                                     
la_data_out[56]                                     |la_data_out[56]                                     
la_data_out[57]                                     |la_data_out[57]                                     
la_data_out[58]                                     |la_data_out[58]                                     
la_data_out[59]                                     |la_data_out[59]                                     
la_data_out[60]                                     |la_data_out[60]                                     
la_data_out[61]                                     |la_data_out[61]                                     
la_data_out[62]                                     |la_data_out[62]                                     
la_data_out[63]                                     |la_data_out[63]                                     
la_data_out[64]                                     |la_data_out[64]                                     
la_data_out[65]                                     |la_data_out[65]                                     
la_data_out[66]                                     |la_data_out[66]                                     
la_data_out[67]                                     |la_data_out[67]                                     
la_data_out[68]                                     |la_data_out[68]                                     
la_data_out[69]                                     |la_data_out[69]                                     
la_data_out[70]                                     |la_data_out[70]                                     
la_data_out[71]                                     |la_data_out[71]                                     
la_data_out[72]                                     |la_data_out[72]                                     
la_data_out[73]                                     |la_data_out[73]                                     
la_data_out[74]                                     |la_data_out[74]                                     
la_data_out[75]                                     |la_data_out[75]                                     
la_data_out[76]                                     |la_data_out[76]                                     
la_data_out[77]                                     |la_data_out[77]                                     
la_data_out[78]                                     |la_data_out[78]                                     
la_data_out[79]                                     |la_data_out[79]                                     
la_data_out[80]                                     |la_data_out[80]                                     
la_data_out[81]                                     |la_data_out[81]                                     
la_data_out[82]                                     |la_data_out[82]                                     
la_data_out[83]                                     |la_data_out[83]                                     
la_data_out[84]                                     |la_data_out[84]                                     
la_data_out[85]                                     |la_data_out[85]                                     
la_data_out[86]                                     |la_data_out[86]                                     
la_data_out[87]                                     |la_data_out[87]                                     
la_data_out[88]                                     |la_data_out[88]                                     
la_data_out[89]                                     |la_data_out[89]                                     
la_data_out[90]                                     |la_data_out[90]                                     
la_oenb[36]                                         |la_oenb[36]                                         
la_oenb[37]                                         |la_oenb[37]                                         
la_oenb[38]                                         |la_oenb[38]                                         
la_oenb[39]                                         |la_oenb[39]                                         
la_oenb[40]                                         |la_oenb[40]                                         
la_oenb[41]                                         |la_oenb[41]                                         
la_oenb[42]                                         |la_oenb[42]                                         
la_oenb[43]                                         |la_oenb[43]                                         
la_oenb[44]                                         |la_oenb[44]                                         
la_oenb[45]                                         |la_oenb[45]                                         
la_oenb[46]                                         |la_oenb[46]                                         
la_oenb[47]                                         |la_oenb[47]                                         
la_oenb[48]                                         |la_oenb[48]                                         
la_oenb[49]                                         |la_oenb[49]                                         
la_oenb[50]                                         |la_oenb[50]                                         
la_oenb[51]                                         |la_oenb[51]                                         
la_oenb[52]                                         |la_oenb[52]                                         
la_oenb[53]                                         |la_oenb[53]                                         
la_oenb[54]                                         |la_oenb[54]                                         
la_oenb[55]                                         |la_oenb[55]                                         
la_oenb[56]                                         |la_oenb[56]                                         
la_oenb[57]                                         |la_oenb[57]                                         
la_oenb[58]                                         |la_oenb[58]                                         
la_oenb[59]                                         |la_oenb[59]                                         
la_oenb[60]                                         |la_oenb[60]                                         
la_oenb[61]                                         |la_oenb[61]                                         
la_oenb[62]                                         |la_oenb[62]                                         
la_oenb[63]                                         |la_oenb[63]                                         
la_oenb[64]                                         |la_oenb[64]                                         
la_oenb[65]                                         |la_oenb[65]                                         
la_oenb[66]                                         |la_oenb[66]                                         
la_oenb[67]                                         |la_oenb[67]                                         
la_oenb[68]                                         |la_oenb[68]                                         
la_oenb[69]                                         |la_oenb[69]                                         
la_oenb[70]                                         |la_oenb[70]                                         
la_oenb[71]                                         |la_oenb[71]                                         
la_oenb[72]                                         |la_oenb[72]                                         
la_oenb[73]                                         |la_oenb[73]                                         
la_oenb[74]                                         |la_oenb[74]                                         
la_oenb[75]                                         |la_oenb[75]                                         
la_oenb[76]                                         |la_oenb[76]                                         
la_oenb[77]                                         |la_oenb[77]                                         
la_oenb[78]                                         |la_oenb[78]                                         
la_oenb[79]                                         |la_oenb[79]                                         
la_oenb[80]                                         |la_oenb[80]                                         
la_oenb[81]                                         |la_oenb[81]                                         
la_oenb[82]                                         |la_oenb[82]                                         
la_oenb[83]                                         |la_oenb[83]                                         
la_oenb[84]                                         |la_oenb[84]                                         
la_oenb[85]                                         |la_oenb[85]                                         
la_oenb[86]                                         |la_oenb[86]                                         
la_oenb[87]                                         |la_oenb[87]                                         
la_oenb[88]                                         |la_oenb[88]                                         
la_oenb[89]                                         |la_oenb[89]                                         
la_oenb[99]                                         |la_oenb[99]                                         
user_clock2                                         |user_clock2                                         
user_irq[0]                                         |user_irq[0]                                         
user_irq[1]                                         |user_irq[1]                                         
user_irq[2]                                         |user_irq[2]                                         
wb_clk_i                                            |wb_clk_i                                            
wb_rst_i                                            |wb_rst_i                                            
wbs_ack_o                                           |wbs_ack_o                                           
wbs_adr_i[0]                                        |wbs_adr_i[0]                                        
wbs_adr_i[10]                                       |wbs_adr_i[10]                                       
wbs_adr_i[11]                                       |wbs_adr_i[11]                                       
wbs_adr_i[12]                                       |wbs_adr_i[12]                                       
wbs_adr_i[13]                                       |wbs_adr_i[13]                                       
wbs_adr_i[14]                                       |wbs_adr_i[14]                                       
wbs_adr_i[15]                                       |wbs_adr_i[15]                                       
wbs_adr_i[16]                                       |wbs_adr_i[16]                                       
wbs_adr_i[17]                                       |wbs_adr_i[17]                                       
wbs_adr_i[18]                                       |wbs_adr_i[18]                                       
wbs_adr_i[19]                                       |wbs_adr_i[19]                                       
wbs_adr_i[1]                                        |wbs_adr_i[1]                                        
wbs_adr_i[20]                                       |wbs_adr_i[20]                                       
wbs_adr_i[21]                                       |wbs_adr_i[21]                                       
wbs_adr_i[22]                                       |wbs_adr_i[22]                                       
wbs_adr_i[23]                                       |wbs_adr_i[23]                                       
wbs_adr_i[24]                                       |wbs_adr_i[24]                                       
wbs_adr_i[25]                                       |wbs_adr_i[25]                                       
wbs_adr_i[26]                                       |wbs_adr_i[26]                                       
wbs_adr_i[27]                                       |wbs_adr_i[27]                                       
wbs_adr_i[28]                                       |wbs_adr_i[28]                                       
wbs_adr_i[29]                                       |wbs_adr_i[29]                                       
wbs_adr_i[2]                                        |wbs_adr_i[2]                                        
wbs_adr_i[30]                                       |wbs_adr_i[30]                                       
wbs_adr_i[31]                                       |wbs_adr_i[31]                                       
wbs_adr_i[3]                                        |wbs_adr_i[3]                                        
wbs_adr_i[4]                                        |wbs_adr_i[4]                                        
wbs_adr_i[5]                                        |wbs_adr_i[5]                                        
wbs_adr_i[6]                                        |wbs_adr_i[6]                                        
wbs_adr_i[7]                                        |wbs_adr_i[7]                                        
wbs_adr_i[8]                                        |wbs_adr_i[8]                                        
wbs_adr_i[9]                                        |wbs_adr_i[9]                                        
wbs_cyc_i                                           |wbs_cyc_i                                           
wbs_dat_i[0]                                        |wbs_dat_i[0]                                        
wbs_dat_i[10]                                       |wbs_dat_i[10]                                       
wbs_dat_i[11]                                       |wbs_dat_i[11]                                       
wbs_dat_i[12]                                       |wbs_dat_i[12]                                       
wbs_dat_i[13]                                       |wbs_dat_i[13]                                       
wbs_dat_i[14]                                       |wbs_dat_i[14]                                       
wbs_dat_i[15]                                       |wbs_dat_i[15]                                       
wbs_dat_i[16]                                       |wbs_dat_i[16]                                       
wbs_dat_i[17]                                       |wbs_dat_i[17]                                       
wbs_dat_i[18]                                       |wbs_dat_i[18]                                       
wbs_dat_i[19]                                       |wbs_dat_i[19]                                       
wbs_dat_i[1]                                        |wbs_dat_i[1]                                        
wbs_dat_i[20]                                       |wbs_dat_i[20]                                       
wbs_dat_i[21]                                       |wbs_dat_i[21]                                       
wbs_dat_i[22]                                       |wbs_dat_i[22]                                       
wbs_dat_i[23]                                       |wbs_dat_i[23]                                       
wbs_dat_i[24]                                       |wbs_dat_i[24]                                       
wbs_dat_i[25]                                       |wbs_dat_i[25]                                       
wbs_dat_i[26]                                       |wbs_dat_i[26]                                       
wbs_dat_i[27]                                       |wbs_dat_i[27]                                       
wbs_dat_i[28]                                       |wbs_dat_i[28]                                       
wbs_dat_i[29]                                       |wbs_dat_i[29]                                       
wbs_dat_i[2]                                        |wbs_dat_i[2]                                        
wbs_dat_i[30]                                       |wbs_dat_i[30]                                       
wbs_dat_i[31]                                       |wbs_dat_i[31]                                       
wbs_dat_i[3]                                        |wbs_dat_i[3]                                        
wbs_dat_i[4]                                        |wbs_dat_i[4]                                        
wbs_dat_i[5]                                        |wbs_dat_i[5]                                        
wbs_dat_i[6]                                        |wbs_dat_i[6]                                        
wbs_dat_i[7]                                        |wbs_dat_i[7]                                        
wbs_dat_i[8]                                        |wbs_dat_i[8]                                        
wbs_dat_i[9]                                        |wbs_dat_i[9]                                        
wbs_dat_o[0]                                        |wbs_dat_o[0]                                        
wbs_dat_o[10]                                       |wbs_dat_o[10]                                       
wbs_dat_o[11]                                       |wbs_dat_o[11]                                       
wbs_dat_o[12]                                       |wbs_dat_o[12]                                       
wbs_dat_o[13]                                       |wbs_dat_o[13]                                       
wbs_dat_o[14]                                       |wbs_dat_o[14]                                       
wbs_dat_o[15]                                       |wbs_dat_o[15]                                       
wbs_dat_o[16]                                       |wbs_dat_o[16]                                       
wbs_dat_o[17]                                       |wbs_dat_o[17]                                       
wbs_dat_o[18]                                       |wbs_dat_o[18]                                       
wbs_dat_o[19]                                       |wbs_dat_o[19]                                       
wbs_dat_o[1]                                        |wbs_dat_o[1]                                        
wbs_dat_o[20]                                       |wbs_dat_o[20]                                       
wbs_dat_o[21]                                       |wbs_dat_o[21]                                       
wbs_dat_o[22]                                       |wbs_dat_o[22]                                       
wbs_dat_o[23]                                       |wbs_dat_o[23]                                       
wbs_dat_o[24]                                       |wbs_dat_o[24]                                       
wbs_dat_o[25]                                       |wbs_dat_o[25]                                       
wbs_dat_o[26]                                       |wbs_dat_o[26]                                       
wbs_dat_o[27]                                       |wbs_dat_o[27]                                       
wbs_dat_o[28]                                       |wbs_dat_o[28]                                       
wbs_dat_o[29]                                       |wbs_dat_o[29]                                       
wbs_dat_o[2]                                        |wbs_dat_o[2]                                        
wbs_dat_o[30]                                       |wbs_dat_o[30]                                       
wbs_dat_o[31]                                       |wbs_dat_o[31]                                       
wbs_dat_o[3]                                        |wbs_dat_o[3]                                        
wbs_dat_o[4]                                        |wbs_dat_o[4]                                        
wbs_dat_o[5]                                        |wbs_dat_o[5]                                        
wbs_dat_o[6]                                        |wbs_dat_o[6]                                        
wbs_dat_o[7]                                        |wbs_dat_o[7]                                        
wbs_dat_o[8]                                        |wbs_dat_o[8]                                        
wbs_dat_o[9]                                        |wbs_dat_o[9]                                        
wbs_sel_i[0]                                        |wbs_sel_i[0]                                        
wbs_sel_i[1]                                        |wbs_sel_i[1]                                        
wbs_sel_i[2]                                        |wbs_sel_i[2]                                        
wbs_sel_i[3]                                        |wbs_sel_i[3]                                        
wbs_stb_i                                           |wbs_stb_i                                           
wbs_we_i                                            |wbs_we_i                                            
(no matching pin)                                   |la_oenb[127]                                        
(no matching pin)                                   |la_oenb[126]                                        
(no matching pin)                                   |la_oenb[125]                                        
(no matching pin)                                   |la_oenb[124]                                        
(no matching pin)                                   |la_oenb[123]                                        
(no matching pin)                                   |la_oenb[122]                                        
(no matching pin)                                   |la_oenb[121]                                        
(no matching pin)                                   |la_oenb[120]                                        
(no matching pin)                                   |la_oenb[119]                                        
(no matching pin)                                   |la_oenb[118]                                        
(no matching pin)                                   |la_oenb[117]                                        
(no matching pin)                                   |la_oenb[116]                                        
(no matching pin)                                   |la_oenb[115]                                        
(no matching pin)                                   |la_oenb[114]                                        
(no matching pin)                                   |la_oenb[113]                                        
(no matching pin)                                   |la_oenb[112]                                        
(no matching pin)                                   |la_oenb[111]                                        
(no matching pin)                                   |la_oenb[110]                                        
(no matching pin)                                   |la_oenb[109]                                        
(no matching pin)                                   |la_oenb[108]                                        
(no matching pin)                                   |la_oenb[107]                                        
(no matching pin)                                   |la_oenb[106]                                        
(no matching pin)                                   |la_oenb[105]                                        
(no matching pin)                                   |la_oenb[104]                                        
(no matching pin)                                   |la_oenb[103]                                        
(no matching pin)                                   |la_oenb[102]                                        
(no matching pin)                                   |la_oenb[101]                                        
(no matching pin)                                   |la_oenb[100]                                        
(no matching pin)                                   |la_oenb[98]                                         
(no matching pin)                                   |la_oenb[97]                                         
(no matching pin)                                   |la_oenb[96]                                         
(no matching pin)                                   |la_oenb[95]                                         
(no matching pin)                                   |la_oenb[94]                                         
(no matching pin)                                   |la_oenb[93]                                         
(no matching pin)                                   |la_oenb[92]                                         
(no matching pin)                                   |la_oenb[91]                                         
(no matching pin)                                   |la_oenb[90]                                         
(no matching pin)                                   |la_oenb[35]                                         
(no matching pin)                                   |la_oenb[34]                                         
(no matching pin)                                   |la_oenb[33]                                         
(no matching pin)                                   |la_oenb[32]                                         
(no matching pin)                                   |la_oenb[31]                                         
(no matching pin)                                   |la_oenb[30]                                         
(no matching pin)                                   |la_oenb[29]                                         
(no matching pin)                                   |la_oenb[28]                                         
(no matching pin)                                   |la_oenb[27]                                         
(no matching pin)                                   |la_oenb[26]                                         
(no matching pin)                                   |la_oenb[25]                                         
(no matching pin)                                   |la_oenb[24]                                         
(no matching pin)                                   |la_oenb[23]                                         
(no matching pin)                                   |la_oenb[22]                                         
(no matching pin)                                   |la_oenb[21]                                         
(no matching pin)                                   |la_oenb[20]                                         
(no matching pin)                                   |la_oenb[19]                                         
(no matching pin)                                   |la_oenb[18]                                         
(no matching pin)                                   |la_oenb[17]                                         
(no matching pin)                                   |la_oenb[16]                                         
(no matching pin)                                   |la_oenb[15]                                         
(no matching pin)                                   |la_oenb[14]                                         
(no matching pin)                                   |la_oenb[13]                                         
(no matching pin)                                   |la_oenb[12]                                         
(no matching pin)                                   |la_oenb[11]                                         
(no matching pin)                                   |la_oenb[10]                                         
(no matching pin)                                   |la_oenb[9]                                          
(no matching pin)                                   |la_oenb[8]                                          
(no matching pin)                                   |la_oenb[7]                                          
(no matching pin)                                   |la_oenb[6]                                          
(no matching pin)                                   |la_oenb[5]                                          
(no matching pin)                                   |la_oenb[4]                                          
(no matching pin)                                   |la_oenb[3]                                          
(no matching pin)                                   |la_oenb[2]                                          
(no matching pin)                                   |la_oenb[1]                                          
(no matching pin)                                   |la_oenb[0]                                          
(no matching pin)                                   |io_in[26]                                           
(no matching pin)                                   |io_in[25]                                           
(no matching pin)                                   |io_in_3v3[6]                                        
(no matching pin)                                   |io_in_3v3[5]                                        
(no matching pin)                                   |io_in_3v3[4]                                        
(no matching pin)                                   |io_in_3v3[3]                                        
io_analog[4]                                        |(no matching pin)                                   
io_analog[5]                                        |(no matching pin)                                   
io_analog[6]                                        |(no matching pin)                                   
io_in[25]                                           |(no matching pin)                                   
io_in[26]                                           |(no matching pin)                                   
io_in_3v3[3]                                        |(no matching pin)                                   
io_in_3v3[4]                                        |(no matching pin)                                   
io_in_3v3[5]                                        |(no matching pin)                                   
io_in_3v3[6]                                        |(no matching pin)                                   
la_oenb[0]                                          |(no matching pin)                                   
la_oenb[100]                                        |(no matching pin)                                   
la_oenb[101]                                        |(no matching pin)                                   
la_oenb[102]                                        |(no matching pin)                                   
la_oenb[103]                                        |(no matching pin)                                   
la_oenb[104]                                        |(no matching pin)                                   
la_oenb[105]                                        |(no matching pin)                                   
la_oenb[106]                                        |(no matching pin)                                   
la_oenb[107]                                        |(no matching pin)                                   
la_oenb[108]                                        |(no matching pin)                                   
la_oenb[109]                                        |(no matching pin)                                   
la_oenb[10]                                         |(no matching pin)                                   
la_oenb[110]                                        |(no matching pin)                                   
la_oenb[111]                                        |(no matching pin)                                   
la_oenb[112]                                        |(no matching pin)                                   
la_oenb[113]                                        |(no matching pin)                                   
la_oenb[114]                                        |(no matching pin)                                   
la_oenb[115]                                        |(no matching pin)                                   
la_oenb[116]                                        |(no matching pin)                                   
la_oenb[117]                                        |(no matching pin)                                   
la_oenb[118]                                        |(no matching pin)                                   
la_oenb[119]                                        |(no matching pin)                                   
la_oenb[11]                                         |(no matching pin)                                   
la_oenb[120]                                        |(no matching pin)                                   
la_oenb[121]                                        |(no matching pin)                                   
la_oenb[122]                                        |(no matching pin)                                   
la_oenb[123]                                        |(no matching pin)                                   
la_oenb[124]                                        |(no matching pin)                                   
la_oenb[125]                                        |(no matching pin)                                   
la_oenb[126]                                        |(no matching pin)                                   
la_oenb[127]                                        |(no matching pin)                                   
la_oenb[12]                                         |(no matching pin)                                   
la_oenb[13]                                         |(no matching pin)                                   
la_oenb[14]                                         |(no matching pin)                                   
la_oenb[15]                                         |(no matching pin)                                   
la_oenb[16]                                         |(no matching pin)                                   
la_oenb[17]                                         |(no matching pin)                                   
la_oenb[18]                                         |(no matching pin)                                   
la_oenb[19]                                         |(no matching pin)                                   
la_oenb[1]                                          |(no matching pin)                                   
la_oenb[20]                                         |(no matching pin)                                   
la_oenb[21]                                         |(no matching pin)                                   
la_oenb[22]                                         |(no matching pin)                                   
la_oenb[23]                                         |(no matching pin)                                   
la_oenb[24]                                         |(no matching pin)                                   
la_oenb[25]                                         |(no matching pin)                                   
la_oenb[26]                                         |(no matching pin)                                   
la_oenb[27]                                         |(no matching pin)                                   
la_oenb[28]                                         |(no matching pin)                                   
la_oenb[29]                                         |(no matching pin)                                   
la_oenb[2]                                          |(no matching pin)                                   
la_oenb[30]                                         |(no matching pin)                                   
la_oenb[31]                                         |(no matching pin)                                   
la_oenb[32]                                         |(no matching pin)                                   
la_oenb[33]                                         |(no matching pin)                                   
la_oenb[34]                                         |(no matching pin)                                   
la_oenb[35]                                         |(no matching pin)                                   
la_oenb[3]                                          |(no matching pin)                                   
la_oenb[4]                                          |(no matching pin)                                   
la_oenb[5]                                          |(no matching pin)                                   
la_oenb[6]                                          |(no matching pin)                                   
la_oenb[7]                                          |(no matching pin)                                   
la_oenb[8]                                          |(no matching pin)                                   
la_oenb[90]                                         |(no matching pin)                                   
la_oenb[91]                                         |(no matching pin)                                   
la_oenb[92]                                         |(no matching pin)                                   
la_oenb[93]                                         |(no matching pin)                                   
la_oenb[94]                                         |(no matching pin)                                   
la_oenb[95]                                         |(no matching pin)                                   
la_oenb[96]                                         |(no matching pin)                                   
la_oenb[97]                                         |(no matching pin)                                   
la_oenb[98]                                         |(no matching pin)                                   
la_oenb[9]                                          |(no matching pin)                                   
io_analog[4]_uq0                                    |(no matching pin)                                   
io_analog[4]_uq1                                    |(no matching pin)                                   
io_analog[4]_uq2                                    |(no matching pin)                                   
io_analog[4]_uq4                                    |(no matching pin)                                   
io_analog[5]_uq0                                    |(no matching pin)                                   
io_analog[5]_uq1                                    |(no matching pin)                                   
io_analog[5]_uq2                                    |(no matching pin)                                   
io_analog[5]_uq3                                    |(no matching pin)                                   
io_analog[6]_uq0                                    |(no matching pin)                                   
io_analog[6]_uq1                                    |(no matching pin)                                   
io_analog[6]_uq2                                    |(no matching pin)                                   
io_analog[6]_uq3                                    |(no matching pin)                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists for user_analog_project_wrapper and user_analog_project_wrapper altered to match.
Device classes user_analog_project_wrapper and user_analog_project_wrapper are equivalent.

Final result: Top level cell failed pin matching.

The following cells had property errors:
 follower_amp
 sky130_ef_ip__rc_osc_16M
 sky130_ef_ip__rdac3v_8bit
 sky130_ef_ip__rc_osc_500k
