{"ast":null,"code":"import React from'react';import GitHubIcon from'@mui/icons-material/GitHub';import LinkedInIcon from'@mui/icons-material/LinkedIn';import'../assets/styles/Main.scss';import avatar from'../assets/images/screenshot.png';import mock09 from'../assets/images/mock09.png';import mock10 from'../assets/images/mock10.png';import{jsx as _jsx,jsxs as _jsxs}from\"react/jsx-runtime\";const Main=()=>{return/*#__PURE__*/_jsxs(\"div\",{className:\"container\",children:[/*#__PURE__*/_jsxs(\"div\",{className:\"about-section\",children:[/*#__PURE__*/_jsx(\"div\",{className:\"image-wrapper\",children:/*#__PURE__*/_jsx(\"a\",{href:\"https://github.com/smokevan\",target:\"_blank\",rel:\"noreferrer\",children:/*#__PURE__*/_jsx(\"img\",{src:avatar,alt:\"Avatar\"})})}),/*#__PURE__*/_jsxs(\"div\",{className:\"content\",children:[/*#__PURE__*/_jsxs(\"div\",{className:\"social_icons\",children:[/*#__PURE__*/_jsx(\"a\",{href:\"https://github.com/smokevan\",target:\"_blank\",rel:\"noreferrer\",children:/*#__PURE__*/_jsx(GitHubIcon,{})}),/*#__PURE__*/_jsx(\"a\",{href:\"https://www.linkedin.com/in/ism27/\",target:\"_blank\",rel:\"noreferrer\",children:/*#__PURE__*/_jsx(LinkedInIcon,{})})]}),/*#__PURE__*/_jsx(\"h1\",{children:\"Iv\\xE1n Mokeyev\"}),/*#__PURE__*/_jsx(\"p\",{children:\"engineer, among other things\"}),/*#__PURE__*/_jsxs(\"div\",{className:\"mobile_social_icons\",children:[/*#__PURE__*/_jsx(\"a\",{href:\"https://github.com/smokevan\",target:\"_blank\",rel:\"noreferrer\",children:/*#__PURE__*/_jsx(GitHubIcon,{})}),/*#__PURE__*/_jsx(\"a\",{href:\"https://www.linkedin.com/in/ism27/\",target:\"_blank\",rel:\"noreferrer\",children:/*#__PURE__*/_jsx(LinkedInIcon,{})})]})]})]}),/*#__PURE__*/_jsx(\"div\",{className:\"container\",id:\"expertise\",children:/*#__PURE__*/_jsxs(\"div\",{className:\"skills-container\",children:[/*#__PURE__*/_jsx(\"h1\",{children:\"what i do:\"}),/*#__PURE__*/_jsxs(\"div\",{className:\"skills-grid\",children:[/*#__PURE__*/_jsxs(\"div\",{className:\"skill\",children:[/*#__PURE__*/_jsx(\"h3\",{children:\"Hardware Design\"}),/*#__PURE__*/_jsx(\"p\",{children:\"Designing a diverse array of hardware designs from scratch, from RISC-V cores to asynchronous buffers, to custom acceleration modules.\"}),/*#__PURE__*/_jsxs(\"div\",{className:\"flex-chips\",children:[/*#__PURE__*/_jsx(\"span\",{className:\"chip-title\",children:\"using:\"}),/*#__PURE__*/_jsx(\"div\",{className:\"chip\",children:\"Verilog\"}),/*#__PURE__*/_jsx(\"div\",{className:\"chip\",children:\"SystemVerilog\"}),/*#__PURE__*/_jsx(\"div\",{className:\"chip\",children:\"Python\"}),/*#__PURE__*/_jsx(\"div\",{className:\"chip\",children:\"C\"}),/*#__PURE__*/_jsx(\"div\",{className:\"chip\",children:\"C++\"})]})]}),/*#__PURE__*/_jsxs(\"div\",{className:\"skill\",children:[/*#__PURE__*/_jsx(\"h3\",{children:\"Verification and Testing\"}),/*#__PURE__*/_jsx(\"p\",{children:\"Setting up verification and testing suites through both four-state, gate-level, and back-annotated methods using open and closed source tools.\"}),/*#__PURE__*/_jsxs(\"div\",{className:\"flex-chips\",children:[/*#__PURE__*/_jsx(\"span\",{className:\"chip-title\",children:\"using:\"}),/*#__PURE__*/_jsx(\"div\",{className:\"chip\",children:\"Git\"}),/*#__PURE__*/_jsx(\"div\",{className:\"chip\",children:\"CoCoTB\"}),/*#__PURE__*/_jsx(\"div\",{className:\"chip\",children:\"PyMTL3\"}),/*#__PURE__*/_jsx(\"div\",{className:\"chip\",children:\"Synopsys VCS\"}),/*#__PURE__*/_jsx(\"div\",{className:\"chip\",children:\"Verilator\"})]})]}),/*#__PURE__*/_jsxs(\"div\",{className:\"skill\",children:[/*#__PURE__*/_jsx(\"h3\",{children:\"Design Implementation\"}),/*#__PURE__*/_jsx(\"p\",{children:\"Getting designs on silicon and FPGAs using industry tools, working on multiple tapeouts as an undergraduate, and doing so efficiently with automation and multi-processing techniques\"}),/*#__PURE__*/_jsxs(\"div\",{className:\"flex-chips\",children:[/*#__PURE__*/_jsx(\"span\",{className:\"chip-title\",children:\"using:\"}),/*#__PURE__*/_jsx(\"div\",{className:\"chip\",children:\"Synopsys DC & DV\"}),/*#__PURE__*/_jsx(\"div\",{className:\"chip\",children:\"Cadence Innovus\"}),/*#__PURE__*/_jsx(\"div\",{className:\"chip\",children:\"Siemens Calibre\"}),/*#__PURE__*/_jsx(\"div\",{className:\"chip\",children:\"TSMC PDKs\"}),/*#__PURE__*/_jsx(\"div\",{className:\"chip\",children:\"Quartus\"})]})]})]})]})}),/*#__PURE__*/_jsxs(\"div\",{className:\"projects-container\",id:\"projects\",children:[/*#__PURE__*/_jsx(\"h1\",{children:\"some projects:\"}),/*#__PURE__*/_jsxs(\"div\",{className:\"projects-grid\",children:[/*#__PURE__*/_jsxs(\"div\",{className:\"project\",children:[/*#__PURE__*/_jsx(\"a\",{href:\"#/docs/c2s2\",children:/*#__PURE__*/_jsx(\"img\",{src:mock10,className:\"zoom\",alt:\"thumbnail\",width:\"100%\"})}),/*#__PURE__*/_jsx(\"a\",{href:\"#/docs/c2s2\",children:/*#__PURE__*/_jsx(\"h2\",{children:\"Cornell Custom Sillicon Systems\"})}),/*#__PURE__*/_jsx(\"p\",{children:\"Taping out chips as an undergraduate, working on writing RTL and physical design tooling scripts for efficient, customizable flows.\"})]}),/*#__PURE__*/_jsxs(\"div\",{className:\"project\",children:[/*#__PURE__*/_jsx(\"a\",{href:\"#/docs/TRV2_processor\",children:/*#__PURE__*/_jsx(\"img\",{src:mock09,className:\"zoom\",alt:\"thumbnail\",width:\"100%\"})}),/*#__PURE__*/_jsx(\"a\",{href:\"#/docs/TRV2_processor\",children:/*#__PURE__*/_jsx(\"h2\",{children:\"TinyRiscV2 Processor\"})}),/*#__PURE__*/_jsx(\"p\",{children:\"Designed pipelined microprocessor with forwarding and in SVerilog from scratch, including 32-bit ALU with a variable cycle iterative algorithm for multiplication, streaming memory interface, and TinyRISCV2 instruction set compatibility. Working on multi-core.\"})]})]})]}),/*#__PURE__*/_jsx(\"div\",{id:\"contact\",children:/*#__PURE__*/_jsx(\"div\",{className:\"items-container\",children:/*#__PURE__*/_jsxs(\"div\",{className:\"contact_wrapper\",children:[/*#__PURE__*/_jsx(\"h1\",{children:\"Contact:\"}),/*#__PURE__*/_jsx(\"p\",{children:\"think im useful? shoot me an email at ivansmokeyev@gmail.com\"})]})})})]});};export default Main;","map":{"version":3,"names":["React","GitHubIcon","LinkedInIcon","avatar","mock09","mock10","jsx","_jsx","jsxs","_jsxs","Main","className","children","href","target","rel","src","alt","id","width"],"sources":["/Users/ivanmokeyev/Documents/Eng Projects/smokevan.github.io/src/components/Main.tsx"],"sourcesContent":["import React from 'react';\nimport GitHubIcon from '@mui/icons-material/GitHub';\nimport LinkedInIcon from '@mui/icons-material/LinkedIn';\nimport '../assets/styles/Main.scss';\nimport avatar from '../assets/images/screenshot.png';\nimport mock09 from '../assets/images/mock09.png';\nimport mock10 from '../assets/images/mock10.png';\n\nconst Main: React.FC = () => {\n  return (\n    <div className=\"container\">\n      <div className=\"about-section\">\n        <div className=\"image-wrapper\">\n          <a href=\"https://github.com/smokevan\" target=\"_blank\" rel=\"noreferrer\">\n            <img src={avatar} alt=\"Avatar\" />\n          </a>\n        </div>\n        <div className=\"content\">\n          <div className=\"social_icons\">\n            <a href=\"https://github.com/smokevan\" target=\"_blank\" rel=\"noreferrer\"><GitHubIcon/></a>\n            <a href=\"https://www.linkedin.com/in/ism27/\" target=\"_blank\" rel=\"noreferrer\"><LinkedInIcon/></a>\n          </div>\n          <h1>Iv√°n Mokeyev</h1>\n          <p>engineer, among other things</p>\n\n          <div className=\"mobile_social_icons\">\n            <a href=\"https://github.com/smokevan\" target=\"_blank\" rel=\"noreferrer\"><GitHubIcon/></a>\n            <a href=\"https://www.linkedin.com/in/ism27/\" target=\"_blank\" rel=\"noreferrer\"><LinkedInIcon/></a>\n          </div>\n        </div>\n      </div>\n\n      <div className=\"container\" id=\"expertise\">\n        <div className=\"skills-container\">\n          <h1>what i do:</h1>\n          <div className=\"skills-grid\">\n            <div className=\"skill\">\n              <h3>Hardware Design</h3>\n              <p>Designing a diverse array of hardware designs from scratch, from RISC-V cores to asynchronous buffers, to custom acceleration modules.</p>\n              <div className=\"flex-chips\"><span className=\"chip-title\">using:</span>\n                <div className=\"chip\">Verilog</div>\n                <div className=\"chip\">SystemVerilog</div>\n                <div className=\"chip\">Python</div>\n                <div className=\"chip\">C</div>\n                <div className=\"chip\">C++</div>\n              </div>\n            </div>\n\n            <div className=\"skill\">\n              <h3>Verification and Testing</h3>\n              <p>Setting up verification and testing suites through both four-state, gate-level, and back-annotated methods using open and closed source tools.</p>\n              <div className=\"flex-chips\"><span className=\"chip-title\">using:</span>\n                <div className=\"chip\">Git</div>\n                <div className=\"chip\">CoCoTB</div>\n                <div className=\"chip\">PyMTL3</div>\n                <div className=\"chip\">Synopsys VCS</div>\n                <div className=\"chip\">Verilator</div>\n              </div>\n            </div>\n\n            <div className=\"skill\">\n              <h3>Design Implementation</h3>\n              <p>Getting designs on silicon and FPGAs using industry tools, working on multiple tapeouts as an undergraduate, and doing so efficiently with automation and multi-processing techniques</p>\n              <div className=\"flex-chips\"><span className=\"chip-title\">using:</span>\n                <div className=\"chip\">Synopsys DC &amp; DV</div>\n                <div className=\"chip\">Cadence Innovus</div>\n                <div className=\"chip\">Siemens Calibre</div>\n                <div className=\"chip\">TSMC PDKs</div>\n                <div className=\"chip\">Quartus</div>\n              </div>\n            </div>\n          </div>\n        </div>\n      </div>\n\n      <div className=\"projects-container\" id=\"projects\">\n        <h1>some projects:</h1>\n        <div className=\"projects-grid\">\n          <div className=\"project\">\n            <a href=\"#/docs/c2s2\"><img src={mock10} className=\"zoom\" alt=\"thumbnail\" width=\"100%\"/></a>\n            <a href=\"#/docs/c2s2\"><h2>Cornell Custom Sillicon Systems</h2></a>\n            <p>Taping out chips as an undergraduate, working on writing RTL and physical design tooling scripts for efficient, customizable flows.</p>\n          </div>\n          <div className=\"project\">\n            <a href=\"#/docs/TRV2_processor\"><img src={mock09} className=\"zoom\" alt=\"thumbnail\" width=\"100%\"/></a>\n            <a href=\"#/docs/TRV2_processor\"><h2>TinyRiscV2 Processor</h2></a>\n            <p>Designed pipelined microprocessor with forwarding and in SVerilog from scratch, including 32-bit ALU with a variable cycle iterative algorithm for multiplication, streaming memory interface, and TinyRISCV2 instruction set compatibility. Working on multi-core.</p>\n          </div>\n        </div>\n      </div>\n\n      <div id=\"contact\">\n        <div className=\"items-container\">\n          <div className=\"contact_wrapper\">\n            <h1>Contact:</h1>\n            <p>think im useful? shoot me an email at ivansmokeyev@gmail.com</p>\n          </div>\n        </div>\n      </div>\n    </div>\n  );\n}\n\nexport default Main;"],"mappings":"AAAA,MAAO,CAAAA,KAAK,KAAM,OAAO,CACzB,MAAO,CAAAC,UAAU,KAAM,4BAA4B,CACnD,MAAO,CAAAC,YAAY,KAAM,8BAA8B,CACvD,MAAO,4BAA4B,CACnC,MAAO,CAAAC,MAAM,KAAM,iCAAiC,CACpD,MAAO,CAAAC,MAAM,KAAM,6BAA6B,CAChD,MAAO,CAAAC,MAAM,KAAM,6BAA6B,CAAC,OAAAC,GAAA,IAAAC,IAAA,CAAAC,IAAA,IAAAC,KAAA,yBAEjD,KAAM,CAAAC,IAAc,CAAGA,CAAA,GAAM,CAC3B,mBACED,KAAA,QAAKE,SAAS,CAAC,WAAW,CAAAC,QAAA,eACxBH,KAAA,QAAKE,SAAS,CAAC,eAAe,CAAAC,QAAA,eAC5BL,IAAA,QAAKI,SAAS,CAAC,eAAe,CAAAC,QAAA,cAC5BL,IAAA,MAAGM,IAAI,CAAC,6BAA6B,CAACC,MAAM,CAAC,QAAQ,CAACC,GAAG,CAAC,YAAY,CAAAH,QAAA,cACpEL,IAAA,QAAKS,GAAG,CAAEb,MAAO,CAACc,GAAG,CAAC,QAAQ,CAAE,CAAC,CAChC,CAAC,CACD,CAAC,cACNR,KAAA,QAAKE,SAAS,CAAC,SAAS,CAAAC,QAAA,eACtBH,KAAA,QAAKE,SAAS,CAAC,cAAc,CAAAC,QAAA,eAC3BL,IAAA,MAAGM,IAAI,CAAC,6BAA6B,CAACC,MAAM,CAAC,QAAQ,CAACC,GAAG,CAAC,YAAY,CAAAH,QAAA,cAACL,IAAA,CAACN,UAAU,GAAC,CAAC,CAAG,CAAC,cACxFM,IAAA,MAAGM,IAAI,CAAC,oCAAoC,CAACC,MAAM,CAAC,QAAQ,CAACC,GAAG,CAAC,YAAY,CAAAH,QAAA,cAACL,IAAA,CAACL,YAAY,GAAC,CAAC,CAAG,CAAC,EAC9F,CAAC,cACNK,IAAA,OAAAK,QAAA,CAAI,iBAAY,CAAI,CAAC,cACrBL,IAAA,MAAAK,QAAA,CAAG,8BAA4B,CAAG,CAAC,cAEnCH,KAAA,QAAKE,SAAS,CAAC,qBAAqB,CAAAC,QAAA,eAClCL,IAAA,MAAGM,IAAI,CAAC,6BAA6B,CAACC,MAAM,CAAC,QAAQ,CAACC,GAAG,CAAC,YAAY,CAAAH,QAAA,cAACL,IAAA,CAACN,UAAU,GAAC,CAAC,CAAG,CAAC,cACxFM,IAAA,MAAGM,IAAI,CAAC,oCAAoC,CAACC,MAAM,CAAC,QAAQ,CAACC,GAAG,CAAC,YAAY,CAAAH,QAAA,cAACL,IAAA,CAACL,YAAY,GAAC,CAAC,CAAG,CAAC,EAC9F,CAAC,EACH,CAAC,EACH,CAAC,cAENK,IAAA,QAAKI,SAAS,CAAC,WAAW,CAACO,EAAE,CAAC,WAAW,CAAAN,QAAA,cACvCH,KAAA,QAAKE,SAAS,CAAC,kBAAkB,CAAAC,QAAA,eAC/BL,IAAA,OAAAK,QAAA,CAAI,YAAU,CAAI,CAAC,cACnBH,KAAA,QAAKE,SAAS,CAAC,aAAa,CAAAC,QAAA,eAC1BH,KAAA,QAAKE,SAAS,CAAC,OAAO,CAAAC,QAAA,eACpBL,IAAA,OAAAK,QAAA,CAAI,iBAAe,CAAI,CAAC,cACxBL,IAAA,MAAAK,QAAA,CAAG,wIAAsI,CAAG,CAAC,cAC7IH,KAAA,QAAKE,SAAS,CAAC,YAAY,CAAAC,QAAA,eAACL,IAAA,SAAMI,SAAS,CAAC,YAAY,CAAAC,QAAA,CAAC,QAAM,CAAM,CAAC,cACpEL,IAAA,QAAKI,SAAS,CAAC,MAAM,CAAAC,QAAA,CAAC,SAAO,CAAK,CAAC,cACnCL,IAAA,QAAKI,SAAS,CAAC,MAAM,CAAAC,QAAA,CAAC,eAAa,CAAK,CAAC,cACzCL,IAAA,QAAKI,SAAS,CAAC,MAAM,CAAAC,QAAA,CAAC,QAAM,CAAK,CAAC,cAClCL,IAAA,QAAKI,SAAS,CAAC,MAAM,CAAAC,QAAA,CAAC,GAAC,CAAK,CAAC,cAC7BL,IAAA,QAAKI,SAAS,CAAC,MAAM,CAAAC,QAAA,CAAC,KAAG,CAAK,CAAC,EAC5B,CAAC,EACH,CAAC,cAENH,KAAA,QAAKE,SAAS,CAAC,OAAO,CAAAC,QAAA,eACpBL,IAAA,OAAAK,QAAA,CAAI,0BAAwB,CAAI,CAAC,cACjCL,IAAA,MAAAK,QAAA,CAAG,gJAA8I,CAAG,CAAC,cACrJH,KAAA,QAAKE,SAAS,CAAC,YAAY,CAAAC,QAAA,eAACL,IAAA,SAAMI,SAAS,CAAC,YAAY,CAAAC,QAAA,CAAC,QAAM,CAAM,CAAC,cACpEL,IAAA,QAAKI,SAAS,CAAC,MAAM,CAAAC,QAAA,CAAC,KAAG,CAAK,CAAC,cAC/BL,IAAA,QAAKI,SAAS,CAAC,MAAM,CAAAC,QAAA,CAAC,QAAM,CAAK,CAAC,cAClCL,IAAA,QAAKI,SAAS,CAAC,MAAM,CAAAC,QAAA,CAAC,QAAM,CAAK,CAAC,cAClCL,IAAA,QAAKI,SAAS,CAAC,MAAM,CAAAC,QAAA,CAAC,cAAY,CAAK,CAAC,cACxCL,IAAA,QAAKI,SAAS,CAAC,MAAM,CAAAC,QAAA,CAAC,WAAS,CAAK,CAAC,EAClC,CAAC,EACH,CAAC,cAENH,KAAA,QAAKE,SAAS,CAAC,OAAO,CAAAC,QAAA,eACpBL,IAAA,OAAAK,QAAA,CAAI,uBAAqB,CAAI,CAAC,cAC9BL,IAAA,MAAAK,QAAA,CAAG,uLAAqL,CAAG,CAAC,cAC5LH,KAAA,QAAKE,SAAS,CAAC,YAAY,CAAAC,QAAA,eAACL,IAAA,SAAMI,SAAS,CAAC,YAAY,CAAAC,QAAA,CAAC,QAAM,CAAM,CAAC,cACpEL,IAAA,QAAKI,SAAS,CAAC,MAAM,CAAAC,QAAA,CAAC,kBAAoB,CAAK,CAAC,cAChDL,IAAA,QAAKI,SAAS,CAAC,MAAM,CAAAC,QAAA,CAAC,iBAAe,CAAK,CAAC,cAC3CL,IAAA,QAAKI,SAAS,CAAC,MAAM,CAAAC,QAAA,CAAC,iBAAe,CAAK,CAAC,cAC3CL,IAAA,QAAKI,SAAS,CAAC,MAAM,CAAAC,QAAA,CAAC,WAAS,CAAK,CAAC,cACrCL,IAAA,QAAKI,SAAS,CAAC,MAAM,CAAAC,QAAA,CAAC,SAAO,CAAK,CAAC,EAChC,CAAC,EACH,CAAC,EACH,CAAC,EACH,CAAC,CACH,CAAC,cAENH,KAAA,QAAKE,SAAS,CAAC,oBAAoB,CAACO,EAAE,CAAC,UAAU,CAAAN,QAAA,eAC/CL,IAAA,OAAAK,QAAA,CAAI,gBAAc,CAAI,CAAC,cACvBH,KAAA,QAAKE,SAAS,CAAC,eAAe,CAAAC,QAAA,eAC5BH,KAAA,QAAKE,SAAS,CAAC,SAAS,CAAAC,QAAA,eACtBL,IAAA,MAAGM,IAAI,CAAC,aAAa,CAAAD,QAAA,cAACL,IAAA,QAAKS,GAAG,CAAEX,MAAO,CAACM,SAAS,CAAC,MAAM,CAACM,GAAG,CAAC,WAAW,CAACE,KAAK,CAAC,MAAM,CAAC,CAAC,CAAG,CAAC,cAC3FZ,IAAA,MAAGM,IAAI,CAAC,aAAa,CAAAD,QAAA,cAACL,IAAA,OAAAK,QAAA,CAAI,iCAA+B,CAAI,CAAC,CAAG,CAAC,cAClEL,IAAA,MAAAK,QAAA,CAAG,qIAAmI,CAAG,CAAC,EACvI,CAAC,cACNH,KAAA,QAAKE,SAAS,CAAC,SAAS,CAAAC,QAAA,eACtBL,IAAA,MAAGM,IAAI,CAAC,uBAAuB,CAAAD,QAAA,cAACL,IAAA,QAAKS,GAAG,CAAEZ,MAAO,CAACO,SAAS,CAAC,MAAM,CAACM,GAAG,CAAC,WAAW,CAACE,KAAK,CAAC,MAAM,CAAC,CAAC,CAAG,CAAC,cACrGZ,IAAA,MAAGM,IAAI,CAAC,uBAAuB,CAAAD,QAAA,cAACL,IAAA,OAAAK,QAAA,CAAI,sBAAoB,CAAI,CAAC,CAAG,CAAC,cACjEL,IAAA,MAAAK,QAAA,CAAG,qQAAmQ,CAAG,CAAC,EACvQ,CAAC,EACH,CAAC,EACH,CAAC,cAENL,IAAA,QAAKW,EAAE,CAAC,SAAS,CAAAN,QAAA,cACfL,IAAA,QAAKI,SAAS,CAAC,iBAAiB,CAAAC,QAAA,cAC9BH,KAAA,QAAKE,SAAS,CAAC,iBAAiB,CAAAC,QAAA,eAC9BL,IAAA,OAAAK,QAAA,CAAI,UAAQ,CAAI,CAAC,cACjBL,IAAA,MAAAK,QAAA,CAAG,8DAA4D,CAAG,CAAC,EAChE,CAAC,CACH,CAAC,CACH,CAAC,EACH,CAAC,CAEV,CAAC,CAED,cAAe,CAAAF,IAAI","ignoreList":[]},"metadata":{},"sourceType":"module","externalDependencies":[]}