<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="Practica1DSD" device="LCMXO2-7000HE-5TG144C" default_implementation="impl1">
    <Options/>
    <Implementation title="impl1" dir="impl1" description="impl1" synthesis="synplify" default_strategy="Strategy1">
        <Options def_top="seisEntradas"/>
<<<<<<< HEAD
        <Source name="Practica1.vhd" type="VHDL" type_short="VHDL">
            <Options top_module="seisEntradas"/>
        </Source>
        <Source name="impl1/impl1.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
=======
        <Source name="DosEntradas.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="XorComponentes.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="XorOperaciones.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="SeisEntradas.vhd" type="VHDL" type_short="VHDL">
            <Options top_module="seisEntradas"/>
        </Source>
>>>>>>> 1e0159934712de369f90e4d4827110fd69e68344
        <Source name="Practica1DSD.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
        <Source name="Sim/Sim.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
<<<<<<< HEAD
=======
        <Source name="impl1/impl1.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
>>>>>>> 1e0159934712de369f90e4d4827110fd69e68344
    </Implementation>
    <Strategy name="Strategy1" file="Practica1DSD1.sty"/>
</BaliProject>
